DECL|A9_LPSR|member|__I uint32_t A9_LPSR; /**< A9 Low Power Status Register, offset: 0x28 */
DECL|ACCCALCON|member|__IO uint32_t ACCCALCON; /**< ACC CALIBRATE CONTROL, offset: 0x80C */
DECL|ACCESSAR_ID|member|__IO uint32_t ACCESSAR_ID; /**< Accessar ID, offset: 0x400 */
DECL|ACCNOSLI|member|__IO uint32_t ACCNOSLI; /**< ACC NUMBER OF SLICE, offset: 0x808 */
DECL|ACCSTA|member|__IO uint32_t ACCSTA; /**< ACC STATUS, offset: 0x804 */
DECL|ACC_ID|member|__I uint32_t ACC_ID; /**< Acc ID, offset: 0x800 */
DECL|ACMR0|member|__IO uint32_t ACMR0; /**< AHB Channel Mask 0 Register, offset: 0x3D8 */
DECL|ACMR1|member|__IO uint32_t ACMR1; /**< AHB Channel Mask 1 Register, offset: 0x3DC */
DECL|ACSR0|member|__I uint32_t ACSR0; /**< AHB Channel Status 0 Register, offset: 0x3D0 */
DECL|ACSR1|member|__I uint32_t ACSR1; /**< AHB Channel Status 1 Register, offset: 0x3D4 */
DECL|ACTL|member|__IO uint32_t ACTL; /**< AHB Control Register, offset: 0x3C0 */
DECL|ADC1_BASE_PTR|macro|ADC1_BASE_PTR
DECL|ADC1_BASE|macro|ADC1_BASE
DECL|ADC1_CAL|macro|ADC1_CAL
DECL|ADC1_CFG|macro|ADC1_CFG
DECL|ADC1_CV|macro|ADC1_CV
DECL|ADC1_GC|macro|ADC1_GC
DECL|ADC1_GS|macro|ADC1_GS
DECL|ADC1_HC0|macro|ADC1_HC0
DECL|ADC1_HC1|macro|ADC1_HC1
DECL|ADC1_HS|macro|ADC1_HS
DECL|ADC1_IRQn|enumerator|ADC1_IRQn = 100, /**< ADC1 interrupt request. */
DECL|ADC1_OFS|macro|ADC1_OFS
DECL|ADC1_R0|macro|ADC1_R0
DECL|ADC1_R1|macro|ADC1_R1
DECL|ADC1|macro|ADC1
DECL|ADC2_BASE_PTR|macro|ADC2_BASE_PTR
DECL|ADC2_BASE|macro|ADC2_BASE
DECL|ADC2_CAL|macro|ADC2_CAL
DECL|ADC2_CFG|macro|ADC2_CFG
DECL|ADC2_CV|macro|ADC2_CV
DECL|ADC2_GC|macro|ADC2_GC
DECL|ADC2_GS|macro|ADC2_GS
DECL|ADC2_HC0|macro|ADC2_HC0
DECL|ADC2_HC1|macro|ADC2_HC1
DECL|ADC2_HS|macro|ADC2_HS
DECL|ADC2_IRQn|enumerator|ADC2_IRQn = 101, /**< ADC2 interrupt request. */
DECL|ADC2_OFS|macro|ADC2_OFS
DECL|ADC2_R0|macro|ADC2_R0
DECL|ADC2_R1|macro|ADC2_R1
DECL|ADC2|macro|ADC2
DECL|ADCDGN|member|__IO uint32_t ADCDGN; /**< ADC Digital Gain, offset: 0x468 */
DECL|ADCGN|member|__IO uint32_t ADCGN; /**< ADC Gain, offset: 0x41C */
DECL|ADCOMT|member|__IO uint32_t ADCOMT; /**< ADC COMPARATOR TIMING, offset: 0x478 */
DECL|ADC_BASE_ADDRS|macro|ADC_BASE_ADDRS
DECL|ADC_BASE_PTRS|macro|ADC_BASE_PTRS
DECL|ADC_CAL_CAL_CODE_MASK|macro|ADC_CAL_CAL_CODE_MASK
DECL|ADC_CAL_CAL_CODE_SHIFT|macro|ADC_CAL_CAL_CODE_SHIFT
DECL|ADC_CAL_CAL_CODE|macro|ADC_CAL_CAL_CODE
DECL|ADC_CAL_REG|macro|ADC_CAL_REG
DECL|ADC_CFG_ADHSC_MASK|macro|ADC_CFG_ADHSC_MASK
DECL|ADC_CFG_ADHSC_SHIFT|macro|ADC_CFG_ADHSC_SHIFT
DECL|ADC_CFG_ADICLK_MASK|macro|ADC_CFG_ADICLK_MASK
DECL|ADC_CFG_ADICLK_SHIFT|macro|ADC_CFG_ADICLK_SHIFT
DECL|ADC_CFG_ADICLK|macro|ADC_CFG_ADICLK
DECL|ADC_CFG_ADIV_MASK|macro|ADC_CFG_ADIV_MASK
DECL|ADC_CFG_ADIV_SHIFT|macro|ADC_CFG_ADIV_SHIFT
DECL|ADC_CFG_ADIV|macro|ADC_CFG_ADIV
DECL|ADC_CFG_ADLPC_MASK|macro|ADC_CFG_ADLPC_MASK
DECL|ADC_CFG_ADLPC_SHIFT|macro|ADC_CFG_ADLPC_SHIFT
DECL|ADC_CFG_ADLSMP_MASK|macro|ADC_CFG_ADLSMP_MASK
DECL|ADC_CFG_ADLSMP_SHIFT|macro|ADC_CFG_ADLSMP_SHIFT
DECL|ADC_CFG_ADSTS_MASK|macro|ADC_CFG_ADSTS_MASK
DECL|ADC_CFG_ADSTS_SHIFT|macro|ADC_CFG_ADSTS_SHIFT
DECL|ADC_CFG_ADSTS|macro|ADC_CFG_ADSTS
DECL|ADC_CFG_ADTRG_MASK|macro|ADC_CFG_ADTRG_MASK
DECL|ADC_CFG_ADTRG_SHIFT|macro|ADC_CFG_ADTRG_SHIFT
DECL|ADC_CFG_AVGS_MASK|macro|ADC_CFG_AVGS_MASK
DECL|ADC_CFG_AVGS_SHIFT|macro|ADC_CFG_AVGS_SHIFT
DECL|ADC_CFG_AVGS|macro|ADC_CFG_AVGS
DECL|ADC_CFG_MODE_MASK|macro|ADC_CFG_MODE_MASK
DECL|ADC_CFG_MODE_SHIFT|macro|ADC_CFG_MODE_SHIFT
DECL|ADC_CFG_MODE|macro|ADC_CFG_MODE
DECL|ADC_CFG_OVWREN_MASK|macro|ADC_CFG_OVWREN_MASK
DECL|ADC_CFG_OVWREN_SHIFT|macro|ADC_CFG_OVWREN_SHIFT
DECL|ADC_CFG_REFSEL_MASK|macro|ADC_CFG_REFSEL_MASK
DECL|ADC_CFG_REFSEL_SHIFT|macro|ADC_CFG_REFSEL_SHIFT
DECL|ADC_CFG_REFSEL|macro|ADC_CFG_REFSEL
DECL|ADC_CFG_REG|macro|ADC_CFG_REG
DECL|ADC_CV_CV1_MASK|macro|ADC_CV_CV1_MASK
DECL|ADC_CV_CV1_SHIFT|macro|ADC_CV_CV1_SHIFT
DECL|ADC_CV_CV1|macro|ADC_CV_CV1
DECL|ADC_CV_CV2_MASK|macro|ADC_CV_CV2_MASK
DECL|ADC_CV_CV2_SHIFT|macro|ADC_CV_CV2_SHIFT
DECL|ADC_CV_CV2|macro|ADC_CV_CV2
DECL|ADC_CV_REG|macro|ADC_CV_REG
DECL|ADC_GC_ACFE_MASK|macro|ADC_GC_ACFE_MASK
DECL|ADC_GC_ACFE_SHIFT|macro|ADC_GC_ACFE_SHIFT
DECL|ADC_GC_ACFGT_MASK|macro|ADC_GC_ACFGT_MASK
DECL|ADC_GC_ACFGT_SHIFT|macro|ADC_GC_ACFGT_SHIFT
DECL|ADC_GC_ACREN_MASK|macro|ADC_GC_ACREN_MASK
DECL|ADC_GC_ACREN_SHIFT|macro|ADC_GC_ACREN_SHIFT
DECL|ADC_GC_ADACKEN_MASK|macro|ADC_GC_ADACKEN_MASK
DECL|ADC_GC_ADACKEN_SHIFT|macro|ADC_GC_ADACKEN_SHIFT
DECL|ADC_GC_ADCO_MASK|macro|ADC_GC_ADCO_MASK
DECL|ADC_GC_ADCO_SHIFT|macro|ADC_GC_ADCO_SHIFT
DECL|ADC_GC_AVGE_MASK|macro|ADC_GC_AVGE_MASK
DECL|ADC_GC_AVGE_SHIFT|macro|ADC_GC_AVGE_SHIFT
DECL|ADC_GC_CAL_MASK|macro|ADC_GC_CAL_MASK
DECL|ADC_GC_CAL_SHIFT|macro|ADC_GC_CAL_SHIFT
DECL|ADC_GC_DMAEN_MASK|macro|ADC_GC_DMAEN_MASK
DECL|ADC_GC_DMAEN_SHIFT|macro|ADC_GC_DMAEN_SHIFT
DECL|ADC_GC_REG|macro|ADC_GC_REG
DECL|ADC_GS_ADACT_MASK|macro|ADC_GS_ADACT_MASK
DECL|ADC_GS_ADACT_SHIFT|macro|ADC_GS_ADACT_SHIFT
DECL|ADC_GS_AWKST_MASK|macro|ADC_GS_AWKST_MASK
DECL|ADC_GS_AWKST_SHIFT|macro|ADC_GS_AWKST_SHIFT
DECL|ADC_GS_CALF_MASK|macro|ADC_GS_CALF_MASK
DECL|ADC_GS_CALF_SHIFT|macro|ADC_GS_CALF_SHIFT
DECL|ADC_GS_REG|macro|ADC_GS_REG
DECL|ADC_HC0_ADCH_MASK|macro|ADC_HC0_ADCH_MASK
DECL|ADC_HC0_ADCH_SHIFT|macro|ADC_HC0_ADCH_SHIFT
DECL|ADC_HC0_ADCH|macro|ADC_HC0_ADCH
DECL|ADC_HC0_AIEN_MASK|macro|ADC_HC0_AIEN_MASK
DECL|ADC_HC0_AIEN_SHIFT|macro|ADC_HC0_AIEN_SHIFT
DECL|ADC_HC0_REG|macro|ADC_HC0_REG
DECL|ADC_HC1_ADCH_MASK|macro|ADC_HC1_ADCH_MASK
DECL|ADC_HC1_ADCH_SHIFT|macro|ADC_HC1_ADCH_SHIFT
DECL|ADC_HC1_ADCH|macro|ADC_HC1_ADCH
DECL|ADC_HC1_AIEN_MASK|macro|ADC_HC1_AIEN_MASK
DECL|ADC_HC1_AIEN_SHIFT|macro|ADC_HC1_AIEN_SHIFT
DECL|ADC_HC1_REG|macro|ADC_HC1_REG
DECL|ADC_HS_COCO0_MASK|macro|ADC_HS_COCO0_MASK
DECL|ADC_HS_COCO0_SHIFT|macro|ADC_HS_COCO0_SHIFT
DECL|ADC_HS_COCO1_MASK|macro|ADC_HS_COCO1_MASK
DECL|ADC_HS_COCO1_SHIFT|macro|ADC_HS_COCO1_SHIFT
DECL|ADC_HS_REG|macro|ADC_HS_REG
DECL|ADC_IRQS|macro|ADC_IRQS
DECL|ADC_MemMapPtr|typedef|} ADC_Type, *ADC_MemMapPtr;
DECL|ADC_OFS_OFS_MASK|macro|ADC_OFS_OFS_MASK
DECL|ADC_OFS_OFS_SHIFT|macro|ADC_OFS_OFS_SHIFT
DECL|ADC_OFS_OFS|macro|ADC_OFS_OFS
DECL|ADC_OFS_REG|macro|ADC_OFS_REG
DECL|ADC_OFS_SIGN_MASK|macro|ADC_OFS_SIGN_MASK
DECL|ADC_OFS_SIGN_SHIFT|macro|ADC_OFS_SIGN_SHIFT
DECL|ADC_R0_D_MASK|macro|ADC_R0_D_MASK
DECL|ADC_R0_D_SHIFT|macro|ADC_R0_D_SHIFT
DECL|ADC_R0_D|macro|ADC_R0_D
DECL|ADC_R0_REG|macro|ADC_R0_REG
DECL|ADC_R1_D_MASK|macro|ADC_R1_D_MASK
DECL|ADC_R1_D_SHIFT|macro|ADC_R1_D_SHIFT
DECL|ADC_R1_D|macro|ADC_R1_D
DECL|ADC_R1_REG|macro|ADC_R1_REG
DECL|ADC_Type|typedef|} ADC_Type, *ADC_MemMapPtr;
DECL|ADMA_ERR_STATUS|member|__I uint32_t ADMA_ERR_STATUS; /**< ADMA Error Status Register, offset: 0x54 */
DECL|ADMA_SYS_ADDR|member|__IO uint32_t ADMA_SYS_ADDR; /**< ADMA System Address, offset: 0x58 */
DECL|ADP_CFG2|member|__IO uint32_t ADP_CFG2; /**< , offset: 0x254 */
DECL|AFE_ACCCALCON_ANA_OFFSET_COMP_EN_MASK|macro|AFE_ACCCALCON_ANA_OFFSET_COMP_EN_MASK
DECL|AFE_ACCCALCON_ANA_OFFSET_COMP_EN_SHIFT|macro|AFE_ACCCALCON_ANA_OFFSET_COMP_EN_SHIFT
DECL|AFE_ACCCALCON_BYPASS_CALIB_MASK|macro|AFE_ACCCALCON_BYPASS_CALIB_MASK
DECL|AFE_ACCCALCON_BYPASS_CALIB_SHIFT|macro|AFE_ACCCALCON_BYPASS_CALIB_SHIFT
DECL|AFE_ACCCALCON_BYPASS_MASK|macro|AFE_ACCCALCON_BYPASS_MASK
DECL|AFE_ACCCALCON_BYPASS_SHIFT|macro|AFE_ACCCALCON_BYPASS_SHIFT
DECL|AFE_ACCCALCON_CALIBRATE_START_MASK|macro|AFE_ACCCALCON_CALIBRATE_START_MASK
DECL|AFE_ACCCALCON_CALIBRATE_START_SHIFT|macro|AFE_ACCCALCON_CALIBRATE_START_SHIFT
DECL|AFE_ACCCALCON_OFFSET_COMP_EN_MASK|macro|AFE_ACCCALCON_OFFSET_COMP_EN_MASK
DECL|AFE_ACCCALCON_OFFSET_COMP_EN_SHIFT|macro|AFE_ACCCALCON_OFFSET_COMP_EN_SHIFT
DECL|AFE_ACCCALCON_REG|macro|AFE_ACCCALCON_REG
DECL|AFE_ACCCALCON|macro|AFE_ACCCALCON
DECL|AFE_ACCESSAR_ID_ACCESSAR_ID_MASK|macro|AFE_ACCESSAR_ID_ACCESSAR_ID_MASK
DECL|AFE_ACCESSAR_ID_ACCESSAR_ID_SHIFT|macro|AFE_ACCESSAR_ID_ACCESSAR_ID_SHIFT
DECL|AFE_ACCESSAR_ID_ACCESSAR_ID|macro|AFE_ACCESSAR_ID_ACCESSAR_ID
DECL|AFE_ACCESSAR_ID_REG|macro|AFE_ACCESSAR_ID_REG
DECL|AFE_ACCESSAR_ID|macro|AFE_ACCESSAR_ID
DECL|AFE_ACCNOSLI_NO_OF_SLICES_MASK|macro|AFE_ACCNOSLI_NO_OF_SLICES_MASK
DECL|AFE_ACCNOSLI_NO_OF_SLICES_SHIFT|macro|AFE_ACCNOSLI_NO_OF_SLICES_SHIFT
DECL|AFE_ACCNOSLI_NO_OF_SLICES|macro|AFE_ACCNOSLI_NO_OF_SLICES
DECL|AFE_ACCNOSLI_REG|macro|AFE_ACCNOSLI_REG
DECL|AFE_ACCNOSLI|macro|AFE_ACCNOSLI
DECL|AFE_ACCSTA_REG|macro|AFE_ACCSTA_REG
DECL|AFE_ACCSTA_STATUS_MASK|macro|AFE_ACCSTA_STATUS_MASK
DECL|AFE_ACCSTA_STATUS_SHIFT|macro|AFE_ACCSTA_STATUS_SHIFT
DECL|AFE_ACCSTA_STATUS|macro|AFE_ACCSTA_STATUS
DECL|AFE_ACCSTA|macro|AFE_ACCSTA
DECL|AFE_ACC_ID_BLOCK_ID_MASK|macro|AFE_ACC_ID_BLOCK_ID_MASK
DECL|AFE_ACC_ID_BLOCK_ID_SHIFT|macro|AFE_ACC_ID_BLOCK_ID_SHIFT
DECL|AFE_ACC_ID_BLOCK_ID|macro|AFE_ACC_ID_BLOCK_ID
DECL|AFE_ACC_ID_REG|macro|AFE_ACC_ID_REG
DECL|AFE_ACC_ID|macro|AFE_ACC_ID
DECL|AFE_ADCDGN_ADC_DIGITAL_GAIN_BYPASS_MASK|macro|AFE_ADCDGN_ADC_DIGITAL_GAIN_BYPASS_MASK
DECL|AFE_ADCDGN_ADC_DIGITAL_GAIN_BYPASS_SHIFT|macro|AFE_ADCDGN_ADC_DIGITAL_GAIN_BYPASS_SHIFT
DECL|AFE_ADCDGN_ADC_DIGITAL_GAIN_MASK|macro|AFE_ADCDGN_ADC_DIGITAL_GAIN_MASK
DECL|AFE_ADCDGN_ADC_DIGITAL_GAIN_SHIFT|macro|AFE_ADCDGN_ADC_DIGITAL_GAIN_SHIFT
DECL|AFE_ADCDGN_ADC_DIGITAL_GAIN|macro|AFE_ADCDGN_ADC_DIGITAL_GAIN
DECL|AFE_ADCDGN_REG|macro|AFE_ADCDGN_REG
DECL|AFE_ADCDGN|macro|AFE_ADCDGN
DECL|AFE_ADCGN_ADC_GAIN_MASK|macro|AFE_ADCGN_ADC_GAIN_MASK
DECL|AFE_ADCGN_ADC_GAIN_SHIFT|macro|AFE_ADCGN_ADC_GAIN_SHIFT
DECL|AFE_ADCGN_ADC_GAIN|macro|AFE_ADCGN_ADC_GAIN
DECL|AFE_ADCGN_REG|macro|AFE_ADCGN_REG
DECL|AFE_ADCGN|macro|AFE_ADCGN
DECL|AFE_ADCOMT_MEASURE_TIMING_MASK|macro|AFE_ADCOMT_MEASURE_TIMING_MASK
DECL|AFE_ADCOMT_MEASURE_TIMING_SHIFT|macro|AFE_ADCOMT_MEASURE_TIMING_SHIFT
DECL|AFE_ADCOMT_MEASURE_TIMING|macro|AFE_ADCOMT_MEASURE_TIMING
DECL|AFE_ADCOMT_OVERRIDE_MASK|macro|AFE_ADCOMT_OVERRIDE_MASK
DECL|AFE_ADCOMT_OVERRIDE_SHIFT|macro|AFE_ADCOMT_OVERRIDE_SHIFT
DECL|AFE_ADCOMT_REG|macro|AFE_ADCOMT_REG
DECL|AFE_ADCOMT_WAIT_TIME_MASK|macro|AFE_ADCOMT_WAIT_TIME_MASK
DECL|AFE_ADCOMT_WAIT_TIME_SHIFT|macro|AFE_ADCOMT_WAIT_TIME_SHIFT
DECL|AFE_ADCOMT_WAIT_TIME|macro|AFE_ADCOMT_WAIT_TIME
DECL|AFE_ADCOMT|macro|AFE_ADCOMT
DECL|AFE_ALGDELAY_ALGORITHM_DELAY_MASK|macro|AFE_ALGDELAY_ALGORITHM_DELAY_MASK
DECL|AFE_ALGDELAY_ALGORITHM_DELAY_SHIFT|macro|AFE_ALGDELAY_ALGORITHM_DELAY_SHIFT
DECL|AFE_ALGDELAY_ALGORITHM_DELAY|macro|AFE_ALGDELAY_ALGORITHM_DELAY
DECL|AFE_ALGDELAY_REG|macro|AFE_ALGDELAY_REG
DECL|AFE_ALGDELAY|macro|AFE_ALGDELAY
DECL|AFE_BASE_ADDRS|macro|AFE_BASE_ADDRS
DECL|AFE_BASE_PTRS|macro|AFE_BASE_PTRS
DECL|AFE_BASE_PTR|macro|AFE_BASE_PTR
DECL|AFE_BASE|macro|AFE_BASE
DECL|AFE_BGREG_BGR_EN_EXT_CURRENT_MASK|macro|AFE_BGREG_BGR_EN_EXT_CURRENT_MASK
DECL|AFE_BGREG_BGR_EN_EXT_CURRENT_SHIFT|macro|AFE_BGREG_BGR_EN_EXT_CURRENT_SHIFT
DECL|AFE_BGREG_BGR_TRIMLEVEL_MASK|macro|AFE_BGREG_BGR_TRIMLEVEL_MASK
DECL|AFE_BGREG_BGR_TRIMLEVEL_SHIFT|macro|AFE_BGREG_BGR_TRIMLEVEL_SHIFT
DECL|AFE_BGREG_BGR_TRIMLEVEL|macro|AFE_BGREG_BGR_TRIMLEVEL
DECL|AFE_BGREG_REG|macro|AFE_BGREG_REG
DECL|AFE_BGREG|macro|AFE_BGREG
DECL|AFE_BLOCK_ID_BLOCK_ID_MASK|macro|AFE_BLOCK_ID_BLOCK_ID_MASK
DECL|AFE_BLOCK_ID_BLOCK_ID_SHIFT|macro|AFE_BLOCK_ID_BLOCK_ID_SHIFT
DECL|AFE_BLOCK_ID_BLOCK_ID|macro|AFE_BLOCK_ID_BLOCK_ID
DECL|AFE_BLOCK_ID_REG|macro|AFE_BLOCK_ID_REG
DECL|AFE_BLOCK_ID|macro|AFE_BLOCK_ID
DECL|AFE_BWEWRICTRL_BWE_CTRL_MASK|macro|AFE_BWEWRICTRL_BWE_CTRL_MASK
DECL|AFE_BWEWRICTRL_BWE_CTRL_SHIFT|macro|AFE_BWEWRICTRL_BWE_CTRL_SHIFT
DECL|AFE_BWEWRICTRL_BWE_CTRL|macro|AFE_BWEWRICTRL_BWE_CTRL
DECL|AFE_BWEWRICTRL_BWE_WRITE_CTRL_MASK|macro|AFE_BWEWRICTRL_BWE_WRITE_CTRL_MASK
DECL|AFE_BWEWRICTRL_BWE_WRITE_CTRL_SHIFT|macro|AFE_BWEWRICTRL_BWE_WRITE_CTRL_SHIFT
DECL|AFE_BWEWRICTRL_REG|macro|AFE_BWEWRICTRL_REG
DECL|AFE_BWEWRICTRL|macro|AFE_BWEWRICTRL
DECL|AFE_CLAMP_CLAMP_INEN_REG_MASK|macro|AFE_CLAMP_CLAMP_INEN_REG_MASK
DECL|AFE_CLAMP_CLAMP_INEN_REG_SHIFT|macro|AFE_CLAMP_CLAMP_INEN_REG_SHIFT
DECL|AFE_CLAMP_CLAMP_IPEN_REG_MASK|macro|AFE_CLAMP_CLAMP_IPEN_REG_MASK
DECL|AFE_CLAMP_CLAMP_IPEN_REG_SHIFT|macro|AFE_CLAMP_CLAMP_IPEN_REG_SHIFT
DECL|AFE_CLAMP_CLAMP_LOWCURRMODE_MASK|macro|AFE_CLAMP_CLAMP_LOWCURRMODE_MASK
DECL|AFE_CLAMP_CLAMP_LOWCURRMODE_SHIFT|macro|AFE_CLAMP_CLAMP_LOWCURRMODE_SHIFT
DECL|AFE_CLAMP_CLAMP_PWN_MODE_MASK|macro|AFE_CLAMP_CLAMP_PWN_MODE_MASK
DECL|AFE_CLAMP_CLAMP_PWN_MODE_SHIFT|macro|AFE_CLAMP_CLAMP_PWN_MODE_SHIFT
DECL|AFE_CLAMP_CLAMP_UP_DOWN_POLARITY_MASK|macro|AFE_CLAMP_CLAMP_UP_DOWN_POLARITY_MASK
DECL|AFE_CLAMP_CLAMP_UP_DOWN_POLARITY_SHIFT|macro|AFE_CLAMP_CLAMP_UP_DOWN_POLARITY_SHIFT
DECL|AFE_CLAMP_CLAMP_VN_MASK|macro|AFE_CLAMP_CLAMP_VN_MASK
DECL|AFE_CLAMP_CLAMP_VN_SHIFT|macro|AFE_CLAMP_CLAMP_VN_SHIFT
DECL|AFE_CLAMP_DIV_PROC_CLK_MASK|macro|AFE_CLAMP_DIV_PROC_CLK_MASK
DECL|AFE_CLAMP_DIV_PROC_CLK_SHIFT|macro|AFE_CLAMP_DIV_PROC_CLK_SHIFT
DECL|AFE_CLAMP_NCLAMP_POWERSAVE_MASK|macro|AFE_CLAMP_NCLAMP_POWERSAVE_MASK
DECL|AFE_CLAMP_NCLAMP_POWERSAVE_SHIFT|macro|AFE_CLAMP_NCLAMP_POWERSAVE_SHIFT
DECL|AFE_CLAMP_REG|macro|AFE_CLAMP_REG
DECL|AFE_CLAMP|macro|AFE_CLAMP
DECL|AFE_CLMPAMP_CLAMP_CURRENT_REG_OVERRIDE_MASK|macro|AFE_CLMPAMP_CLAMP_CURRENT_REG_OVERRIDE_MASK
DECL|AFE_CLMPAMP_CLAMP_CURRENT_REG_OVERRIDE_SHIFT|macro|AFE_CLMPAMP_CLAMP_CURRENT_REG_OVERRIDE_SHIFT
DECL|AFE_CLMPAMP_CLAMP_DACDATA_EXTRA_MASK|macro|AFE_CLMPAMP_CLAMP_DACDATA_EXTRA_MASK
DECL|AFE_CLMPAMP_CLAMP_DACDATA_EXTRA_SHIFT|macro|AFE_CLMPAMP_CLAMP_DACDATA_EXTRA_SHIFT
DECL|AFE_CLMPAMP_CLAMP_DACDATA_EXTRA|macro|AFE_CLMPAMP_CLAMP_DACDATA_EXTRA
DECL|AFE_CLMPAMP_CLAMP_DACDATA_WEIGHT_MASK|macro|AFE_CLMPAMP_CLAMP_DACDATA_WEIGHT_MASK
DECL|AFE_CLMPAMP_CLAMP_DACDATA_WEIGHT_SHIFT|macro|AFE_CLMPAMP_CLAMP_DACDATA_WEIGHT_SHIFT
DECL|AFE_CLMPAMP_CLAMP_DACDATA_WEIGHT|macro|AFE_CLMPAMP_CLAMP_DACDATA_WEIGHT
DECL|AFE_CLMPAMP_CLAMP_UPDN_REG_OVERRIDE_MASK|macro|AFE_CLMPAMP_CLAMP_UPDN_REG_OVERRIDE_MASK
DECL|AFE_CLMPAMP_CLAMP_UPDN_REG_OVERRIDE_SHIFT|macro|AFE_CLMPAMP_CLAMP_UPDN_REG_OVERRIDE_SHIFT
DECL|AFE_CLMPAMP_REG|macro|AFE_CLMPAMP_REG
DECL|AFE_CLMPAMP|macro|AFE_CLMPAMP
DECL|AFE_CLMPDAT_CLAMPDAC_DATA_MASK|macro|AFE_CLMPDAT_CLAMPDAC_DATA_MASK
DECL|AFE_CLMPDAT_CLAMPDAC_DATA_SHIFT|macro|AFE_CLMPDAT_CLAMPDAC_DATA_SHIFT
DECL|AFE_CLMPDAT_CLAMPDAC_DATA|macro|AFE_CLMPDAT_CLAMPDAC_DATA
DECL|AFE_CLMPDAT_REG|macro|AFE_CLMPDAT_REG
DECL|AFE_CLMPDAT|macro|AFE_CLMPDAT
DECL|AFE_DACAMP_CLAMPDAC_TRIM_MASK|macro|AFE_DACAMP_CLAMPDAC_TRIM_MASK
DECL|AFE_DACAMP_CLAMPDAC_TRIM_SHIFT|macro|AFE_DACAMP_CLAMPDAC_TRIM_SHIFT
DECL|AFE_DACAMP_CLAMPDAC_TRIM|macro|AFE_DACAMP_CLAMPDAC_TRIM
DECL|AFE_DACAMP_REG|macro|AFE_DACAMP_REG
DECL|AFE_DACAMP|macro|AFE_DACAMP
DECL|AFE_INPBUF_BUFF_EN_CM_MASK|macro|AFE_INPBUF_BUFF_EN_CM_MASK
DECL|AFE_INPBUF_BUFF_EN_CM_SHIFT|macro|AFE_INPBUF_BUFF_EN_CM_SHIFT
DECL|AFE_INPBUF_BUFF_EN_DI_MASK|macro|AFE_INPBUF_BUFF_EN_DI_MASK
DECL|AFE_INPBUF_BUFF_EN_DI_SHIFT|macro|AFE_INPBUF_BUFF_EN_DI_SHIFT
DECL|AFE_INPBUF_BUFF_EN_RI_MASK|macro|AFE_INPBUF_BUFF_EN_RI_MASK
DECL|AFE_INPBUF_BUFF_EN_RI_SHIFT|macro|AFE_INPBUF_BUFF_EN_RI_SHIFT
DECL|AFE_INPBUF_MUX_BUFFER_15M_EN_MASK|macro|AFE_INPBUF_MUX_BUFFER_15M_EN_MASK
DECL|AFE_INPBUF_MUX_BUFFER_15M_EN_SHIFT|macro|AFE_INPBUF_MUX_BUFFER_15M_EN_SHIFT
DECL|AFE_INPBUF_MUX_BUFFER_BP_EN_MASK|macro|AFE_INPBUF_MUX_BUFFER_BP_EN_MASK
DECL|AFE_INPBUF_MUX_BUFFER_BP_EN_SHIFT|macro|AFE_INPBUF_MUX_BUFFER_BP_EN_SHIFT
DECL|AFE_INPBUF_MUX_CLAMPEN_MASK|macro|AFE_INPBUF_MUX_CLAMPEN_MASK
DECL|AFE_INPBUF_MUX_CLAMPEN_SHIFT|macro|AFE_INPBUF_MUX_CLAMPEN_SHIFT
DECL|AFE_INPBUF_REG|macro|AFE_INPBUF_REG
DECL|AFE_INPBUF|macro|AFE_INPBUF
DECL|AFE_INPCONFIG_INPUT_PULLDOWN_EN_MASK|macro|AFE_INPCONFIG_INPUT_PULLDOWN_EN_MASK
DECL|AFE_INPCONFIG_INPUT_PULLDOWN_EN_SHIFT|macro|AFE_INPCONFIG_INPUT_PULLDOWN_EN_SHIFT
DECL|AFE_INPCONFIG_INPUT_PULLDOWN_EN|macro|AFE_INPCONFIG_INPUT_PULLDOWN_EN
DECL|AFE_INPCONFIG_MUX_ENLF_MASK|macro|AFE_INPCONFIG_MUX_ENLF_MASK
DECL|AFE_INPCONFIG_MUX_ENLF_SHIFT|macro|AFE_INPCONFIG_MUX_ENLF_SHIFT
DECL|AFE_INPCONFIG_MUX_ENLF|macro|AFE_INPCONFIG_MUX_ENLF
DECL|AFE_INPCONFIG_REG|macro|AFE_INPCONFIG_REG
DECL|AFE_INPCONFIG|macro|AFE_INPCONFIG
DECL|AFE_INPFLT_MUX_FILTERBYPASS_MASK|macro|AFE_INPFLT_MUX_FILTERBYPASS_MASK
DECL|AFE_INPFLT_MUX_FILTERBYPASS_SHIFT|macro|AFE_INPFLT_MUX_FILTERBYPASS_SHIFT
DECL|AFE_INPFLT_MUX_FILTER_15M_EN_MASK|macro|AFE_INPFLT_MUX_FILTER_15M_EN_MASK
DECL|AFE_INPFLT_MUX_FILTER_15M_EN_SHIFT|macro|AFE_INPFLT_MUX_FILTER_15M_EN_SHIFT
DECL|AFE_INPFLT_MUX_PDCURRENTMIRROR_MASK|macro|AFE_INPFLT_MUX_PDCURRENTMIRROR_MASK
DECL|AFE_INPFLT_MUX_PDCURRENTMIRROR_SHIFT|macro|AFE_INPFLT_MUX_PDCURRENTMIRROR_SHIFT
DECL|AFE_INPFLT_REG|macro|AFE_INPFLT_REG
DECL|AFE_INPFLT|macro|AFE_INPFLT
DECL|AFE_MemMapPtr|typedef|} AFE_Type, *AFE_MemMapPtr;
DECL|AFE_OFFDRV_ENOFFCHIPDRIVE_MASK|macro|AFE_OFFDRV_ENOFFCHIPDRIVE_MASK
DECL|AFE_OFFDRV_ENOFFCHIPDRIVE_SHIFT|macro|AFE_OFFDRV_ENOFFCHIPDRIVE_SHIFT
DECL|AFE_OFFDRV_ENOFFCHIPDRIVE|macro|AFE_OFFDRV_ENOFFCHIPDRIVE
DECL|AFE_OFFDRV_REG|macro|AFE_OFFDRV_REG
DECL|AFE_OFFDRV_SH_TRIM_MASK|macro|AFE_OFFDRV_SH_TRIM_MASK
DECL|AFE_OFFDRV_SH_TRIM_SHIFT|macro|AFE_OFFDRV_SH_TRIM_SHIFT
DECL|AFE_OFFDRV_SH_TRIM|macro|AFE_OFFDRV_SH_TRIM
DECL|AFE_OFFDRV|macro|AFE_OFFDRV
DECL|AFE_PDADCRFH_ADCREF_REFBUFSLICE_PD_N_MASK|macro|AFE_PDADCRFH_ADCREF_REFBUFSLICE_PD_N_MASK
DECL|AFE_PDADCRFH_ADCREF_REFBUFSLICE_PD_N_SHIFT|macro|AFE_PDADCRFH_ADCREF_REFBUFSLICE_PD_N_SHIFT
DECL|AFE_PDADCRFH_REG|macro|AFE_PDADCRFH_REG
DECL|AFE_PDADCRFH|macro|AFE_PDADCRFH
DECL|AFE_PDADCRFL_ADCREF_REFBUFSLICE_PD_N_MASK|macro|AFE_PDADCRFL_ADCREF_REFBUFSLICE_PD_N_MASK
DECL|AFE_PDADCRFL_ADCREF_REFBUFSLICE_PD_N_SHIFT|macro|AFE_PDADCRFL_ADCREF_REFBUFSLICE_PD_N_SHIFT
DECL|AFE_PDADCRFL_ADCREF_REFBUFSLICE_PD_N|macro|AFE_PDADCRFL_ADCREF_REFBUFSLICE_PD_N
DECL|AFE_PDADCRFL_REG|macro|AFE_PDADCRFL_REG
DECL|AFE_PDADCRFL|macro|AFE_PDADCRFL
DECL|AFE_PDADC_ACCESSAR_PD_N_MASK|macro|AFE_PDADC_ACCESSAR_PD_N_MASK
DECL|AFE_PDADC_ACCESSAR_PD_N_SHIFT|macro|AFE_PDADC_ACCESSAR_PD_N_SHIFT
DECL|AFE_PDADC_ADC_IREF_PD_N_MASK|macro|AFE_PDADC_ADC_IREF_PD_N_MASK
DECL|AFE_PDADC_ADC_IREF_PD_N_SHIFT|macro|AFE_PDADC_ADC_IREF_PD_N_SHIFT
DECL|AFE_PDADC_CLAMP_PD_N_MASK|macro|AFE_PDADC_CLAMP_PD_N_MASK
DECL|AFE_PDADC_CLAMP_PD_N_SHIFT|macro|AFE_PDADC_CLAMP_PD_N_SHIFT
DECL|AFE_PDADC_DLYLOOP_PD_N_MASK|macro|AFE_PDADC_DLYLOOP_PD_N_MASK
DECL|AFE_PDADC_DLYLOOP_PD_N_SHIFT|macro|AFE_PDADC_DLYLOOP_PD_N_SHIFT
DECL|AFE_PDADC_REG|macro|AFE_PDADC_REG
DECL|AFE_PDADC|macro|AFE_PDADC
DECL|AFE_PDBUF_ACAFE_PD_N_MASK|macro|AFE_PDBUF_ACAFE_PD_N_MASK
DECL|AFE_PDBUF_ACAFE_PD_N_SHIFT|macro|AFE_PDBUF_ACAFE_PD_N_SHIFT
DECL|AFE_PDBUF_BGR_BGR_PD_N_MASK|macro|AFE_PDBUF_BGR_BGR_PD_N_MASK
DECL|AFE_PDBUF_BGR_BGR_PD_N_SHIFT|macro|AFE_PDBUF_BGR_BGR_PD_N_SHIFT
DECL|AFE_PDBUF_BGR_PD_N_MASK|macro|AFE_PDBUF_BGR_PD_N_MASK
DECL|AFE_PDBUF_BGR_PD_N_SHIFT|macro|AFE_PDBUF_BGR_PD_N_SHIFT
DECL|AFE_PDBUF_REG|macro|AFE_PDBUF_REG
DECL|AFE_PDBUF_TESTBUFFERS_PD_N_MASK|macro|AFE_PDBUF_TESTBUFFERS_PD_N_MASK
DECL|AFE_PDBUF_TESTBUFFERS_PD_N_SHIFT|macro|AFE_PDBUF_TESTBUFFERS_PD_N_SHIFT
DECL|AFE_PDBUF_TESTBUFFERS_PD_N|macro|AFE_PDBUF_TESTBUFFERS_PD_N
DECL|AFE_PDBUF|macro|AFE_PDBUF
DECL|AFE_PDSARH_ADC_PD_N_MASK|macro|AFE_PDSARH_ADC_PD_N_MASK
DECL|AFE_PDSARH_ADC_PD_N_SHIFT|macro|AFE_PDSARH_ADC_PD_N_SHIFT
DECL|AFE_PDSARH_REG|macro|AFE_PDSARH_REG
DECL|AFE_PDSARH|macro|AFE_PDSARH
DECL|AFE_PDSARL_ADC_PD_N_MASK|macro|AFE_PDSARL_ADC_PD_N_MASK
DECL|AFE_PDSARL_ADC_PD_N_SHIFT|macro|AFE_PDSARL_ADC_PD_N_SHIFT
DECL|AFE_PDSARL_ADC_PD_N|macro|AFE_PDSARL_ADC_PD_N
DECL|AFE_PDSARL_REG|macro|AFE_PDSARL_REG
DECL|AFE_PDSARL|macro|AFE_PDSARL
DECL|AFE_PROGDELAY_PROG_DELAY_MASK|macro|AFE_PROGDELAY_PROG_DELAY_MASK
DECL|AFE_PROGDELAY_PROG_DELAY_SHIFT|macro|AFE_PROGDELAY_PROG_DELAY_SHIFT
DECL|AFE_PROGDELAY_PROG_DELAY|macro|AFE_PROGDELAY_PROG_DELAY
DECL|AFE_PROGDELAY_REG|macro|AFE_PROGDELAY_REG
DECL|AFE_PROGDELAY|macro|AFE_PROGDELAY
DECL|AFE_REDVAL_READ_VALUE_MASK|macro|AFE_REDVAL_READ_VALUE_MASK
DECL|AFE_REDVAL_READ_VALUE_SHIFT|macro|AFE_REDVAL_READ_VALUE_SHIFT
DECL|AFE_REDVAL_READ_VALUE|macro|AFE_REDVAL_READ_VALUE
DECL|AFE_REDVAL_REG|macro|AFE_REDVAL_REG
DECL|AFE_REDVAL|macro|AFE_REDVAL
DECL|AFE_REFTRIMH_ADCREF_REFTRIM_MASK|macro|AFE_REFTRIMH_ADCREF_REFTRIM_MASK
DECL|AFE_REFTRIMH_ADCREF_REFTRIM_SHIFT|macro|AFE_REFTRIMH_ADCREF_REFTRIM_SHIFT
DECL|AFE_REFTRIMH_ADCREF_REFTRIM|macro|AFE_REFTRIMH_ADCREF_REFTRIM
DECL|AFE_REFTRIMH_REG|macro|AFE_REFTRIMH_REG
DECL|AFE_REFTRIMH|macro|AFE_REFTRIMH
DECL|AFE_REFTRIML_ADCREF_REFTRIM02_MASK|macro|AFE_REFTRIML_ADCREF_REFTRIM02_MASK
DECL|AFE_REFTRIML_ADCREF_REFTRIM02_SHIFT|macro|AFE_REFTRIML_ADCREF_REFTRIM02_SHIFT
DECL|AFE_REFTRIML_ADCREF_REFTRIM02|macro|AFE_REFTRIML_ADCREF_REFTRIM02
DECL|AFE_REFTRIML_ADCREF_REFTRIM04_MASK|macro|AFE_REFTRIML_ADCREF_REFTRIM04_MASK
DECL|AFE_REFTRIML_ADCREF_REFTRIM04_SHIFT|macro|AFE_REFTRIML_ADCREF_REFTRIM04_SHIFT
DECL|AFE_REFTRIML_ADCREF_REFTRIM04|macro|AFE_REFTRIML_ADCREF_REFTRIM04
DECL|AFE_REFTRIML_ADCREF_REFTRIM08_MASK|macro|AFE_REFTRIML_ADCREF_REFTRIM08_MASK
DECL|AFE_REFTRIML_ADCREF_REFTRIM08_SHIFT|macro|AFE_REFTRIML_ADCREF_REFTRIM08_SHIFT
DECL|AFE_REFTRIML_ADCREF_REFTRIM08|macro|AFE_REFTRIML_ADCREF_REFTRIM08
DECL|AFE_REFTRIML_ADCREF_REFTRIMOP_MASK|macro|AFE_REFTRIML_ADCREF_REFTRIMOP_MASK
DECL|AFE_REFTRIML_ADCREF_REFTRIMOP_SHIFT|macro|AFE_REFTRIML_ADCREF_REFTRIMOP_SHIFT
DECL|AFE_REFTRIML_ADCREF_REFTRIMOP|macro|AFE_REFTRIML_ADCREF_REFTRIMOP
DECL|AFE_REFTRIML_REG|macro|AFE_REFTRIML_REG
DECL|AFE_REFTRIML|macro|AFE_REFTRIML
DECL|AFE_SELBYT_REG|macro|AFE_SELBYT_REG
DECL|AFE_SELBYT_SELECT_BYTE_MASK|macro|AFE_SELBYT_SELECT_BYTE_MASK
DECL|AFE_SELBYT_SELECT_BYTE_SHIFT|macro|AFE_SELBYT_SELECT_BYTE_SHIFT
DECL|AFE_SELBYT_SELECT_BYTE|macro|AFE_SELBYT_SELECT_BYTE
DECL|AFE_SELBYT|macro|AFE_SELBYT
DECL|AFE_SELSLI_REG|macro|AFE_SELSLI_REG
DECL|AFE_SELSLI_SELECT_SLICE_MASK|macro|AFE_SELSLI_SELECT_SLICE_MASK
DECL|AFE_SELSLI_SELECT_SLICE_SHIFT|macro|AFE_SELSLI_SELECT_SLICE_SHIFT
DECL|AFE_SELSLI_SELECT_SLICE|macro|AFE_SELSLI_SELECT_SLICE
DECL|AFE_SELSLI|macro|AFE_SELSLI
DECL|AFE_SWRST_ACAFE_SW_RST_N_MASK|macro|AFE_SWRST_ACAFE_SW_RST_N_MASK
DECL|AFE_SWRST_ACAFE_SW_RST_N_SHIFT|macro|AFE_SWRST_ACAFE_SW_RST_N_SHIFT
DECL|AFE_SWRST_ADC_PROC_CLK_SW_RST_N_MASK|macro|AFE_SWRST_ADC_PROC_CLK_SW_RST_N_MASK
DECL|AFE_SWRST_ADC_PROC_CLK_SW_RST_N_SHIFT|macro|AFE_SWRST_ADC_PROC_CLK_SW_RST_N_SHIFT
DECL|AFE_SWRST_REG|macro|AFE_SWRST_REG
DECL|AFE_SWRST_SYSCLK_SW_RST_N_MASK|macro|AFE_SWRST_SYSCLK_SW_RST_N_MASK
DECL|AFE_SWRST_SYSCLK_SW_RST_N_SHIFT|macro|AFE_SWRST_SYSCLK_SW_RST_N_SHIFT
DECL|AFE_SWRST|macro|AFE_SWRST
DECL|AFE_Type|typedef|} AFE_Type, *AFE_MemMapPtr;
DECL|AFE_WRIBYT_REG|macro|AFE_WRIBYT_REG
DECL|AFE_WRIBYT_WRITE_BYTE_MASK|macro|AFE_WRIBYT_WRITE_BYTE_MASK
DECL|AFE_WRIBYT_WRITE_BYTE_SHIFT|macro|AFE_WRIBYT_WRITE_BYTE_SHIFT
DECL|AFE_WRIBYT_WRITE_BYTE|macro|AFE_WRIBYT_WRITE_BYTE
DECL|AFE_WRIBYT|macro|AFE_WRIBYT
DECL|AFE|macro|AFE
DECL|AFTCLP|member|__IO uint32_t AFTCLP; /**< After Clamp, offset: 0x70 */
DECL|ALGDELAY|member|__IO uint32_t ALGDELAY; /**< ALGORITHM DELAY, offset: 0x47C */
DECL|ANA0|member|__IO uint32_t ANA0; /**< Value of OTP Bank1 Word5 (Memory Related Info.), offset: 0x4D0 */
DECL|ANA1|member|__IO uint32_t ANA1; /**< Value of OTP Bank1 Word6 (General Purpose Customer Defined Info.), offset: 0x4E0 */
DECL|ANA2|member|__IO uint32_t ANA2; /**< Value of OTP Bank1 Word7 (General Purpose Customer Defined Info.), offset: 0x4F0 */
DECL|ANATOP_USB_OTG_ID_SELECT_INPUT|member|__IO uint32_t ANATOP_USB_OTG_ID_SELECT_INPUT; /**< Select Input Register, offset: 0x624 */
DECL|ANATOP_USB_UH1_ID_SELECT_INPUT|member|__IO uint32_t ANATOP_USB_UH1_ID_SELECT_INPUT; /**< Select Input Register, offset: 0x628 */
DECL|APBHDMA_IRQn|enumerator|APBHDMA_IRQn = 13, /**< Logical OR of APBH DMA channels 0-3 completion and error interrupts. */
DECL|ASR56K|member|__IO uint32_t ASR56K; /**< ASRC 56kHz Period in terms of ASRC processing clock, offset: 0x9C */
DECL|ASR76K|member|__IO uint32_t ASR76K; /**< ASRC 76kHz Period in terms of ASRC processing clock, offset: 0x98 */
DECL|ASRCCR|member|__IO uint32_t ASRCCR; /**< ASRC Channel Counter Register, offset: 0x5C */
DECL|ASRCDR1|member|__IO uint32_t ASRCDR1; /**< ASRC Clock Divider Register 1, offset: 0x18 */
DECL|ASRCDR2|member|__IO uint32_t ASRCDR2; /**< ASRC Clock Divider Register 2, offset: 0x1C */
DECL|ASRCFG|member|__IO uint32_t ASRCFG; /**< ASRC Filter Configuration Status Register, offset: 0x10 */
DECL|ASRCNCR|member|__IO uint32_t ASRCNCR; /**< ASRC Channel Number Configuration Register, offset: 0xC */
DECL|ASRCSR|member|__IO uint32_t ASRCSR; /**< ASRC Clock Source Register, offset: 0x14 */
DECL|ASRCTR|member|__IO uint32_t ASRCTR; /**< ASRC Control Register, offset: 0x0 */
DECL|ASRC_ASR56K_ASR56K_MASK|macro|ASRC_ASR56K_ASR56K_MASK
DECL|ASRC_ASR56K_ASR56K_SHIFT|macro|ASRC_ASR56K_ASR56K_SHIFT
DECL|ASRC_ASR56K_ASR56K|macro|ASRC_ASR56K_ASR56K
DECL|ASRC_ASR56K_REG|macro|ASRC_ASR56K_REG
DECL|ASRC_ASR56K|macro|ASRC_ASR56K
DECL|ASRC_ASR76K_ASR76K_MASK|macro|ASRC_ASR76K_ASR76K_MASK
DECL|ASRC_ASR76K_ASR76K_SHIFT|macro|ASRC_ASR76K_ASR76K_SHIFT
DECL|ASRC_ASR76K_ASR76K|macro|ASRC_ASR76K_ASR76K
DECL|ASRC_ASR76K_REG|macro|ASRC_ASR76K_REG
DECL|ASRC_ASR76K|macro|ASRC_ASR76K
DECL|ASRC_ASRCCR_ACIA_MASK|macro|ASRC_ASRCCR_ACIA_MASK
DECL|ASRC_ASRCCR_ACIA_SHIFT|macro|ASRC_ASRCCR_ACIA_SHIFT
DECL|ASRC_ASRCCR_ACIA|macro|ASRC_ASRCCR_ACIA
DECL|ASRC_ASRCCR_ACIB_MASK|macro|ASRC_ASRCCR_ACIB_MASK
DECL|ASRC_ASRCCR_ACIB_SHIFT|macro|ASRC_ASRCCR_ACIB_SHIFT
DECL|ASRC_ASRCCR_ACIB|macro|ASRC_ASRCCR_ACIB
DECL|ASRC_ASRCCR_ACIC_MASK|macro|ASRC_ASRCCR_ACIC_MASK
DECL|ASRC_ASRCCR_ACIC_SHIFT|macro|ASRC_ASRCCR_ACIC_SHIFT
DECL|ASRC_ASRCCR_ACIC|macro|ASRC_ASRCCR_ACIC
DECL|ASRC_ASRCCR_ACOA_MASK|macro|ASRC_ASRCCR_ACOA_MASK
DECL|ASRC_ASRCCR_ACOA_SHIFT|macro|ASRC_ASRCCR_ACOA_SHIFT
DECL|ASRC_ASRCCR_ACOA|macro|ASRC_ASRCCR_ACOA
DECL|ASRC_ASRCCR_ACOB_MASK|macro|ASRC_ASRCCR_ACOB_MASK
DECL|ASRC_ASRCCR_ACOB_SHIFT|macro|ASRC_ASRCCR_ACOB_SHIFT
DECL|ASRC_ASRCCR_ACOB|macro|ASRC_ASRCCR_ACOB
DECL|ASRC_ASRCCR_ACOC_MASK|macro|ASRC_ASRCCR_ACOC_MASK
DECL|ASRC_ASRCCR_ACOC_SHIFT|macro|ASRC_ASRCCR_ACOC_SHIFT
DECL|ASRC_ASRCCR_ACOC|macro|ASRC_ASRCCR_ACOC
DECL|ASRC_ASRCCR_REG|macro|ASRC_ASRCCR_REG
DECL|ASRC_ASRCCR|macro|ASRC_ASRCCR
DECL|ASRC_ASRCDR1_AICDA_MASK|macro|ASRC_ASRCDR1_AICDA_MASK
DECL|ASRC_ASRCDR1_AICDA_SHIFT|macro|ASRC_ASRCDR1_AICDA_SHIFT
DECL|ASRC_ASRCDR1_AICDA|macro|ASRC_ASRCDR1_AICDA
DECL|ASRC_ASRCDR1_AICDB_MASK|macro|ASRC_ASRCDR1_AICDB_MASK
DECL|ASRC_ASRCDR1_AICDB_SHIFT|macro|ASRC_ASRCDR1_AICDB_SHIFT
DECL|ASRC_ASRCDR1_AICDB|macro|ASRC_ASRCDR1_AICDB
DECL|ASRC_ASRCDR1_AICPA_MASK|macro|ASRC_ASRCDR1_AICPA_MASK
DECL|ASRC_ASRCDR1_AICPA_SHIFT|macro|ASRC_ASRCDR1_AICPA_SHIFT
DECL|ASRC_ASRCDR1_AICPA|macro|ASRC_ASRCDR1_AICPA
DECL|ASRC_ASRCDR1_AICPB_MASK|macro|ASRC_ASRCDR1_AICPB_MASK
DECL|ASRC_ASRCDR1_AICPB_SHIFT|macro|ASRC_ASRCDR1_AICPB_SHIFT
DECL|ASRC_ASRCDR1_AICPB|macro|ASRC_ASRCDR1_AICPB
DECL|ASRC_ASRCDR1_AOCDA_MASK|macro|ASRC_ASRCDR1_AOCDA_MASK
DECL|ASRC_ASRCDR1_AOCDA_SHIFT|macro|ASRC_ASRCDR1_AOCDA_SHIFT
DECL|ASRC_ASRCDR1_AOCDA|macro|ASRC_ASRCDR1_AOCDA
DECL|ASRC_ASRCDR1_AOCDB_MASK|macro|ASRC_ASRCDR1_AOCDB_MASK
DECL|ASRC_ASRCDR1_AOCDB_SHIFT|macro|ASRC_ASRCDR1_AOCDB_SHIFT
DECL|ASRC_ASRCDR1_AOCDB|macro|ASRC_ASRCDR1_AOCDB
DECL|ASRC_ASRCDR1_AOCPA_MASK|macro|ASRC_ASRCDR1_AOCPA_MASK
DECL|ASRC_ASRCDR1_AOCPA_SHIFT|macro|ASRC_ASRCDR1_AOCPA_SHIFT
DECL|ASRC_ASRCDR1_AOCPA|macro|ASRC_ASRCDR1_AOCPA
DECL|ASRC_ASRCDR1_AOCPB_MASK|macro|ASRC_ASRCDR1_AOCPB_MASK
DECL|ASRC_ASRCDR1_AOCPB_SHIFT|macro|ASRC_ASRCDR1_AOCPB_SHIFT
DECL|ASRC_ASRCDR1_AOCPB|macro|ASRC_ASRCDR1_AOCPB
DECL|ASRC_ASRCDR1_REG|macro|ASRC_ASRCDR1_REG
DECL|ASRC_ASRCDR1|macro|ASRC_ASRCDR1
DECL|ASRC_ASRCDR2_AICDC_MASK|macro|ASRC_ASRCDR2_AICDC_MASK
DECL|ASRC_ASRCDR2_AICDC_SHIFT|macro|ASRC_ASRCDR2_AICDC_SHIFT
DECL|ASRC_ASRCDR2_AICDC|macro|ASRC_ASRCDR2_AICDC
DECL|ASRC_ASRCDR2_AICPC_MASK|macro|ASRC_ASRCDR2_AICPC_MASK
DECL|ASRC_ASRCDR2_AICPC_SHIFT|macro|ASRC_ASRCDR2_AICPC_SHIFT
DECL|ASRC_ASRCDR2_AICPC|macro|ASRC_ASRCDR2_AICPC
DECL|ASRC_ASRCDR2_AOCDC_MASK|macro|ASRC_ASRCDR2_AOCDC_MASK
DECL|ASRC_ASRCDR2_AOCDC_SHIFT|macro|ASRC_ASRCDR2_AOCDC_SHIFT
DECL|ASRC_ASRCDR2_AOCDC|macro|ASRC_ASRCDR2_AOCDC
DECL|ASRC_ASRCDR2_AOCPC_MASK|macro|ASRC_ASRCDR2_AOCPC_MASK
DECL|ASRC_ASRCDR2_AOCPC_SHIFT|macro|ASRC_ASRCDR2_AOCPC_SHIFT
DECL|ASRC_ASRCDR2_AOCPC|macro|ASRC_ASRCDR2_AOCPC
DECL|ASRC_ASRCDR2_REG|macro|ASRC_ASRCDR2_REG
DECL|ASRC_ASRCDR2|macro|ASRC_ASRCDR2
DECL|ASRC_ASRCFG_INIRQA_MASK|macro|ASRC_ASRCFG_INIRQA_MASK
DECL|ASRC_ASRCFG_INIRQA_SHIFT|macro|ASRC_ASRCFG_INIRQA_SHIFT
DECL|ASRC_ASRCFG_INIRQB_MASK|macro|ASRC_ASRCFG_INIRQB_MASK
DECL|ASRC_ASRCFG_INIRQB_SHIFT|macro|ASRC_ASRCFG_INIRQB_SHIFT
DECL|ASRC_ASRCFG_INIRQC_MASK|macro|ASRC_ASRCFG_INIRQC_MASK
DECL|ASRC_ASRCFG_INIRQC_SHIFT|macro|ASRC_ASRCFG_INIRQC_SHIFT
DECL|ASRC_ASRCFG_NDPRA_MASK|macro|ASRC_ASRCFG_NDPRA_MASK
DECL|ASRC_ASRCFG_NDPRA_SHIFT|macro|ASRC_ASRCFG_NDPRA_SHIFT
DECL|ASRC_ASRCFG_NDPRB_MASK|macro|ASRC_ASRCFG_NDPRB_MASK
DECL|ASRC_ASRCFG_NDPRB_SHIFT|macro|ASRC_ASRCFG_NDPRB_SHIFT
DECL|ASRC_ASRCFG_NDPRC_MASK|macro|ASRC_ASRCFG_NDPRC_MASK
DECL|ASRC_ASRCFG_NDPRC_SHIFT|macro|ASRC_ASRCFG_NDPRC_SHIFT
DECL|ASRC_ASRCFG_POSTMODA_MASK|macro|ASRC_ASRCFG_POSTMODA_MASK
DECL|ASRC_ASRCFG_POSTMODA_SHIFT|macro|ASRC_ASRCFG_POSTMODA_SHIFT
DECL|ASRC_ASRCFG_POSTMODA|macro|ASRC_ASRCFG_POSTMODA
DECL|ASRC_ASRCFG_POSTMODB_MASK|macro|ASRC_ASRCFG_POSTMODB_MASK
DECL|ASRC_ASRCFG_POSTMODB_SHIFT|macro|ASRC_ASRCFG_POSTMODB_SHIFT
DECL|ASRC_ASRCFG_POSTMODB|macro|ASRC_ASRCFG_POSTMODB
DECL|ASRC_ASRCFG_POSTMODC_MASK|macro|ASRC_ASRCFG_POSTMODC_MASK
DECL|ASRC_ASRCFG_POSTMODC_SHIFT|macro|ASRC_ASRCFG_POSTMODC_SHIFT
DECL|ASRC_ASRCFG_POSTMODC|macro|ASRC_ASRCFG_POSTMODC
DECL|ASRC_ASRCFG_PREMODA_MASK|macro|ASRC_ASRCFG_PREMODA_MASK
DECL|ASRC_ASRCFG_PREMODA_SHIFT|macro|ASRC_ASRCFG_PREMODA_SHIFT
DECL|ASRC_ASRCFG_PREMODA|macro|ASRC_ASRCFG_PREMODA
DECL|ASRC_ASRCFG_PREMODB_MASK|macro|ASRC_ASRCFG_PREMODB_MASK
DECL|ASRC_ASRCFG_PREMODB_SHIFT|macro|ASRC_ASRCFG_PREMODB_SHIFT
DECL|ASRC_ASRCFG_PREMODB|macro|ASRC_ASRCFG_PREMODB
DECL|ASRC_ASRCFG_PREMODC_MASK|macro|ASRC_ASRCFG_PREMODC_MASK
DECL|ASRC_ASRCFG_PREMODC_SHIFT|macro|ASRC_ASRCFG_PREMODC_SHIFT
DECL|ASRC_ASRCFG_PREMODC|macro|ASRC_ASRCFG_PREMODC
DECL|ASRC_ASRCFG_REG|macro|ASRC_ASRCFG_REG
DECL|ASRC_ASRCFG|macro|ASRC_ASRCFG
DECL|ASRC_ASRCNCR_ANCA_MASK|macro|ASRC_ASRCNCR_ANCA_MASK
DECL|ASRC_ASRCNCR_ANCA_SHIFT|macro|ASRC_ASRCNCR_ANCA_SHIFT
DECL|ASRC_ASRCNCR_ANCA|macro|ASRC_ASRCNCR_ANCA
DECL|ASRC_ASRCNCR_ANCB_MASK|macro|ASRC_ASRCNCR_ANCB_MASK
DECL|ASRC_ASRCNCR_ANCB_SHIFT|macro|ASRC_ASRCNCR_ANCB_SHIFT
DECL|ASRC_ASRCNCR_ANCB|macro|ASRC_ASRCNCR_ANCB
DECL|ASRC_ASRCNCR_ANCC_MASK|macro|ASRC_ASRCNCR_ANCC_MASK
DECL|ASRC_ASRCNCR_ANCC_SHIFT|macro|ASRC_ASRCNCR_ANCC_SHIFT
DECL|ASRC_ASRCNCR_ANCC|macro|ASRC_ASRCNCR_ANCC
DECL|ASRC_ASRCNCR_REG|macro|ASRC_ASRCNCR_REG
DECL|ASRC_ASRCNCR|macro|ASRC_ASRCNCR
DECL|ASRC_ASRCSR_AICSA_MASK|macro|ASRC_ASRCSR_AICSA_MASK
DECL|ASRC_ASRCSR_AICSA_SHIFT|macro|ASRC_ASRCSR_AICSA_SHIFT
DECL|ASRC_ASRCSR_AICSA|macro|ASRC_ASRCSR_AICSA
DECL|ASRC_ASRCSR_AICSB_MASK|macro|ASRC_ASRCSR_AICSB_MASK
DECL|ASRC_ASRCSR_AICSB_SHIFT|macro|ASRC_ASRCSR_AICSB_SHIFT
DECL|ASRC_ASRCSR_AICSB|macro|ASRC_ASRCSR_AICSB
DECL|ASRC_ASRCSR_AICSC_MASK|macro|ASRC_ASRCSR_AICSC_MASK
DECL|ASRC_ASRCSR_AICSC_SHIFT|macro|ASRC_ASRCSR_AICSC_SHIFT
DECL|ASRC_ASRCSR_AICSC|macro|ASRC_ASRCSR_AICSC
DECL|ASRC_ASRCSR_AOCSA_MASK|macro|ASRC_ASRCSR_AOCSA_MASK
DECL|ASRC_ASRCSR_AOCSA_SHIFT|macro|ASRC_ASRCSR_AOCSA_SHIFT
DECL|ASRC_ASRCSR_AOCSA|macro|ASRC_ASRCSR_AOCSA
DECL|ASRC_ASRCSR_AOCSB_MASK|macro|ASRC_ASRCSR_AOCSB_MASK
DECL|ASRC_ASRCSR_AOCSB_SHIFT|macro|ASRC_ASRCSR_AOCSB_SHIFT
DECL|ASRC_ASRCSR_AOCSB|macro|ASRC_ASRCSR_AOCSB
DECL|ASRC_ASRCSR_AOCSC_MASK|macro|ASRC_ASRCSR_AOCSC_MASK
DECL|ASRC_ASRCSR_AOCSC_SHIFT|macro|ASRC_ASRCSR_AOCSC_SHIFT
DECL|ASRC_ASRCSR_AOCSC|macro|ASRC_ASRCSR_AOCSC
DECL|ASRC_ASRCSR_REG|macro|ASRC_ASRCSR_REG
DECL|ASRC_ASRCSR|macro|ASRC_ASRCSR
DECL|ASRC_ASRCTR_ASRCEN_MASK|macro|ASRC_ASRCTR_ASRCEN_MASK
DECL|ASRC_ASRCTR_ASRCEN_SHIFT|macro|ASRC_ASRCTR_ASRCEN_SHIFT
DECL|ASRC_ASRCTR_ASREA_MASK|macro|ASRC_ASRCTR_ASREA_MASK
DECL|ASRC_ASRCTR_ASREA_SHIFT|macro|ASRC_ASRCTR_ASREA_SHIFT
DECL|ASRC_ASRCTR_ASREB_MASK|macro|ASRC_ASRCTR_ASREB_MASK
DECL|ASRC_ASRCTR_ASREB_SHIFT|macro|ASRC_ASRCTR_ASREB_SHIFT
DECL|ASRC_ASRCTR_ASREC_MASK|macro|ASRC_ASRCTR_ASREC_MASK
DECL|ASRC_ASRCTR_ASREC_SHIFT|macro|ASRC_ASRCTR_ASREC_SHIFT
DECL|ASRC_ASRCTR_ATSA_MASK|macro|ASRC_ASRCTR_ATSA_MASK
DECL|ASRC_ASRCTR_ATSA_SHIFT|macro|ASRC_ASRCTR_ATSA_SHIFT
DECL|ASRC_ASRCTR_ATSB_MASK|macro|ASRC_ASRCTR_ATSB_MASK
DECL|ASRC_ASRCTR_ATSB_SHIFT|macro|ASRC_ASRCTR_ATSB_SHIFT
DECL|ASRC_ASRCTR_ATSC_MASK|macro|ASRC_ASRCTR_ATSC_MASK
DECL|ASRC_ASRCTR_ATSC_SHIFT|macro|ASRC_ASRCTR_ATSC_SHIFT
DECL|ASRC_ASRCTR_IDRA_MASK|macro|ASRC_ASRCTR_IDRA_MASK
DECL|ASRC_ASRCTR_IDRA_SHIFT|macro|ASRC_ASRCTR_IDRA_SHIFT
DECL|ASRC_ASRCTR_IDRB_MASK|macro|ASRC_ASRCTR_IDRB_MASK
DECL|ASRC_ASRCTR_IDRB_SHIFT|macro|ASRC_ASRCTR_IDRB_SHIFT
DECL|ASRC_ASRCTR_IDRC_MASK|macro|ASRC_ASRCTR_IDRC_MASK
DECL|ASRC_ASRCTR_IDRC_SHIFT|macro|ASRC_ASRCTR_IDRC_SHIFT
DECL|ASRC_ASRCTR_REG|macro|ASRC_ASRCTR_REG
DECL|ASRC_ASRCTR_SRST_MASK|macro|ASRC_ASRCTR_SRST_MASK
DECL|ASRC_ASRCTR_SRST_SHIFT|macro|ASRC_ASRCTR_SRST_SHIFT
DECL|ASRC_ASRCTR_USRA_MASK|macro|ASRC_ASRCTR_USRA_MASK
DECL|ASRC_ASRCTR_USRA_SHIFT|macro|ASRC_ASRCTR_USRA_SHIFT
DECL|ASRC_ASRCTR_USRB_MASK|macro|ASRC_ASRCTR_USRB_MASK
DECL|ASRC_ASRCTR_USRB_SHIFT|macro|ASRC_ASRCTR_USRB_SHIFT
DECL|ASRC_ASRCTR_USRC_MASK|macro|ASRC_ASRCTR_USRC_MASK
DECL|ASRC_ASRCTR_USRC_SHIFT|macro|ASRC_ASRCTR_USRC_SHIFT
DECL|ASRC_ASRCTR|macro|ASRC_ASRCTR
DECL|ASRC_ASRDIA|macro|ASRC_ASRDIA
DECL|ASRC_ASRDIB|macro|ASRC_ASRDIB
DECL|ASRC_ASRDIC|macro|ASRC_ASRDIC
DECL|ASRC_ASRDI_DATA_MASK|macro|ASRC_ASRDI_DATA_MASK
DECL|ASRC_ASRDI_DATA_SHIFT|macro|ASRC_ASRDI_DATA_SHIFT
DECL|ASRC_ASRDI_DATA|macro|ASRC_ASRDI_DATA
DECL|ASRC_ASRDI_REG|macro|ASRC_ASRDI_REG
DECL|ASRC_ASRDI|macro|ASRC_ASRDI
DECL|ASRC_ASRDOA|macro|ASRC_ASRDOA
DECL|ASRC_ASRDOB|macro|ASRC_ASRDOB
DECL|ASRC_ASRDOC|macro|ASRC_ASRDOC
DECL|ASRC_ASRDO_DATA_MASK|macro|ASRC_ASRDO_DATA_MASK
DECL|ASRC_ASRDO_DATA_SHIFT|macro|ASRC_ASRDO_DATA_SHIFT
DECL|ASRC_ASRDO_DATA|macro|ASRC_ASRDO_DATA
DECL|ASRC_ASRDO_REG|macro|ASRC_ASRDO_REG
DECL|ASRC_ASRDO|macro|ASRC_ASRDO
DECL|ASRC_ASRFSTA_IAEA_MASK|macro|ASRC_ASRFSTA_IAEA_MASK
DECL|ASRC_ASRFSTA_IAEA_SHIFT|macro|ASRC_ASRFSTA_IAEA_SHIFT
DECL|ASRC_ASRFSTA_INFIFO_FILLA_MASK|macro|ASRC_ASRFSTA_INFIFO_FILLA_MASK
DECL|ASRC_ASRFSTA_INFIFO_FILLA_SHIFT|macro|ASRC_ASRFSTA_INFIFO_FILLA_SHIFT
DECL|ASRC_ASRFSTA_INFIFO_FILLA|macro|ASRC_ASRFSTA_INFIFO_FILLA
DECL|ASRC_ASRFSTA_OAFA_MASK|macro|ASRC_ASRFSTA_OAFA_MASK
DECL|ASRC_ASRFSTA_OAFA_SHIFT|macro|ASRC_ASRFSTA_OAFA_SHIFT
DECL|ASRC_ASRFSTA_OUTFIFO_FILLA_MASK|macro|ASRC_ASRFSTA_OUTFIFO_FILLA_MASK
DECL|ASRC_ASRFSTA_OUTFIFO_FILLA_SHIFT|macro|ASRC_ASRFSTA_OUTFIFO_FILLA_SHIFT
DECL|ASRC_ASRFSTA_OUTFIFO_FILLA|macro|ASRC_ASRFSTA_OUTFIFO_FILLA
DECL|ASRC_ASRFSTA_REG|macro|ASRC_ASRFSTA_REG
DECL|ASRC_ASRFSTA|macro|ASRC_ASRFSTA
DECL|ASRC_ASRFSTB_IAEB_MASK|macro|ASRC_ASRFSTB_IAEB_MASK
DECL|ASRC_ASRFSTB_IAEB_SHIFT|macro|ASRC_ASRFSTB_IAEB_SHIFT
DECL|ASRC_ASRFSTB_INFIFO_FILLB_MASK|macro|ASRC_ASRFSTB_INFIFO_FILLB_MASK
DECL|ASRC_ASRFSTB_INFIFO_FILLB_SHIFT|macro|ASRC_ASRFSTB_INFIFO_FILLB_SHIFT
DECL|ASRC_ASRFSTB_INFIFO_FILLB|macro|ASRC_ASRFSTB_INFIFO_FILLB
DECL|ASRC_ASRFSTB_OAFB_MASK|macro|ASRC_ASRFSTB_OAFB_MASK
DECL|ASRC_ASRFSTB_OAFB_SHIFT|macro|ASRC_ASRFSTB_OAFB_SHIFT
DECL|ASRC_ASRFSTB_OUTFIFO_FILLB_MASK|macro|ASRC_ASRFSTB_OUTFIFO_FILLB_MASK
DECL|ASRC_ASRFSTB_OUTFIFO_FILLB_SHIFT|macro|ASRC_ASRFSTB_OUTFIFO_FILLB_SHIFT
DECL|ASRC_ASRFSTB_OUTFIFO_FILLB|macro|ASRC_ASRFSTB_OUTFIFO_FILLB
DECL|ASRC_ASRFSTB_REG|macro|ASRC_ASRFSTB_REG
DECL|ASRC_ASRFSTB|macro|ASRC_ASRFSTB
DECL|ASRC_ASRFSTC_IAEC_MASK|macro|ASRC_ASRFSTC_IAEC_MASK
DECL|ASRC_ASRFSTC_IAEC_SHIFT|macro|ASRC_ASRFSTC_IAEC_SHIFT
DECL|ASRC_ASRFSTC_INFIFO_FILLC_MASK|macro|ASRC_ASRFSTC_INFIFO_FILLC_MASK
DECL|ASRC_ASRFSTC_INFIFO_FILLC_SHIFT|macro|ASRC_ASRFSTC_INFIFO_FILLC_SHIFT
DECL|ASRC_ASRFSTC_INFIFO_FILLC|macro|ASRC_ASRFSTC_INFIFO_FILLC
DECL|ASRC_ASRFSTC_OAFC_MASK|macro|ASRC_ASRFSTC_OAFC_MASK
DECL|ASRC_ASRFSTC_OAFC_SHIFT|macro|ASRC_ASRFSTC_OAFC_SHIFT
DECL|ASRC_ASRFSTC_OUTFIFO_FILLC_MASK|macro|ASRC_ASRFSTC_OUTFIFO_FILLC_MASK
DECL|ASRC_ASRFSTC_OUTFIFO_FILLC_SHIFT|macro|ASRC_ASRFSTC_OUTFIFO_FILLC_SHIFT
DECL|ASRC_ASRFSTC_OUTFIFO_FILLC|macro|ASRC_ASRFSTC_OUTFIFO_FILLC
DECL|ASRC_ASRFSTC_REG|macro|ASRC_ASRFSTC_REG
DECL|ASRC_ASRFSTC|macro|ASRC_ASRFSTC
DECL|ASRC_ASRIDRHA_IDRATIOA_MASK|macro|ASRC_ASRIDRHA_IDRATIOA_MASK
DECL|ASRC_ASRIDRHA_IDRATIOA_SHIFT|macro|ASRC_ASRIDRHA_IDRATIOA_SHIFT
DECL|ASRC_ASRIDRHA_IDRATIOA|macro|ASRC_ASRIDRHA_IDRATIOA
DECL|ASRC_ASRIDRHA_REG|macro|ASRC_ASRIDRHA_REG
DECL|ASRC_ASRIDRHA|macro|ASRC_ASRIDRHA
DECL|ASRC_ASRIDRHB_IDRATIOB_MASK|macro|ASRC_ASRIDRHB_IDRATIOB_MASK
DECL|ASRC_ASRIDRHB_IDRATIOB_SHIFT|macro|ASRC_ASRIDRHB_IDRATIOB_SHIFT
DECL|ASRC_ASRIDRHB_IDRATIOB|macro|ASRC_ASRIDRHB_IDRATIOB
DECL|ASRC_ASRIDRHB_REG|macro|ASRC_ASRIDRHB_REG
DECL|ASRC_ASRIDRHB|macro|ASRC_ASRIDRHB
DECL|ASRC_ASRIDRHC_IDRATIOC_MASK|macro|ASRC_ASRIDRHC_IDRATIOC_MASK
DECL|ASRC_ASRIDRHC_IDRATIOC_SHIFT|macro|ASRC_ASRIDRHC_IDRATIOC_SHIFT
DECL|ASRC_ASRIDRHC_IDRATIOC|macro|ASRC_ASRIDRHC_IDRATIOC
DECL|ASRC_ASRIDRHC_REG|macro|ASRC_ASRIDRHC_REG
DECL|ASRC_ASRIDRHC|macro|ASRC_ASRIDRHC
DECL|ASRC_ASRIDRLA_IDRATIOA_MASK|macro|ASRC_ASRIDRLA_IDRATIOA_MASK
DECL|ASRC_ASRIDRLA_IDRATIOA_SHIFT|macro|ASRC_ASRIDRLA_IDRATIOA_SHIFT
DECL|ASRC_ASRIDRLA_IDRATIOA|macro|ASRC_ASRIDRLA_IDRATIOA
DECL|ASRC_ASRIDRLA_REG|macro|ASRC_ASRIDRLA_REG
DECL|ASRC_ASRIDRLA|macro|ASRC_ASRIDRLA
DECL|ASRC_ASRIDRLB_IDRATIOB_MASK|macro|ASRC_ASRIDRLB_IDRATIOB_MASK
DECL|ASRC_ASRIDRLB_IDRATIOB_SHIFT|macro|ASRC_ASRIDRLB_IDRATIOB_SHIFT
DECL|ASRC_ASRIDRLB_IDRATIOB|macro|ASRC_ASRIDRLB_IDRATIOB
DECL|ASRC_ASRIDRLB_REG|macro|ASRC_ASRIDRLB_REG
DECL|ASRC_ASRIDRLB|macro|ASRC_ASRIDRLB
DECL|ASRC_ASRIDRLC_IDRATIOC_MASK|macro|ASRC_ASRIDRLC_IDRATIOC_MASK
DECL|ASRC_ASRIDRLC_IDRATIOC_SHIFT|macro|ASRC_ASRIDRLC_IDRATIOC_SHIFT
DECL|ASRC_ASRIDRLC_IDRATIOC|macro|ASRC_ASRIDRLC_IDRATIOC
DECL|ASRC_ASRIDRLC_REG|macro|ASRC_ASRIDRLC_REG
DECL|ASRC_ASRIDRLC|macro|ASRC_ASRIDRLC
DECL|ASRC_ASRIER_ADIEA_MASK|macro|ASRC_ASRIER_ADIEA_MASK
DECL|ASRC_ASRIER_ADIEA_SHIFT|macro|ASRC_ASRIER_ADIEA_SHIFT
DECL|ASRC_ASRIER_ADIEB_MASK|macro|ASRC_ASRIER_ADIEB_MASK
DECL|ASRC_ASRIER_ADIEB_SHIFT|macro|ASRC_ASRIER_ADIEB_SHIFT
DECL|ASRC_ASRIER_ADIEC_MASK|macro|ASRC_ASRIER_ADIEC_MASK
DECL|ASRC_ASRIER_ADIEC_SHIFT|macro|ASRC_ASRIER_ADIEC_SHIFT
DECL|ASRC_ASRIER_ADOEA_MASK|macro|ASRC_ASRIER_ADOEA_MASK
DECL|ASRC_ASRIER_ADOEA_SHIFT|macro|ASRC_ASRIER_ADOEA_SHIFT
DECL|ASRC_ASRIER_ADOEB_MASK|macro|ASRC_ASRIER_ADOEB_MASK
DECL|ASRC_ASRIER_ADOEB_SHIFT|macro|ASRC_ASRIER_ADOEB_SHIFT
DECL|ASRC_ASRIER_ADOEC_MASK|macro|ASRC_ASRIER_ADOEC_MASK
DECL|ASRC_ASRIER_ADOEC_SHIFT|macro|ASRC_ASRIER_ADOEC_SHIFT
DECL|ASRC_ASRIER_AFPWE_MASK|macro|ASRC_ASRIER_AFPWE_MASK
DECL|ASRC_ASRIER_AFPWE_SHIFT|macro|ASRC_ASRIER_AFPWE_SHIFT
DECL|ASRC_ASRIER_AOLIE_MASK|macro|ASRC_ASRIER_AOLIE_MASK
DECL|ASRC_ASRIER_AOLIE_SHIFT|macro|ASRC_ASRIER_AOLIE_SHIFT
DECL|ASRC_ASRIER_REG|macro|ASRC_ASRIER_REG
DECL|ASRC_ASRIER|macro|ASRC_ASRIER
DECL|ASRC_ASRMCR1A|macro|ASRC_ASRMCR1A
DECL|ASRC_ASRMCR1B|macro|ASRC_ASRMCR1B
DECL|ASRC_ASRMCR1C|macro|ASRC_ASRMCR1C
DECL|ASRC_ASRMCR1_IMSB_MASK|macro|ASRC_ASRMCR1_IMSB_MASK
DECL|ASRC_ASRMCR1_IMSB_SHIFT|macro|ASRC_ASRMCR1_IMSB_SHIFT
DECL|ASRC_ASRMCR1_IWD_MASK|macro|ASRC_ASRMCR1_IWD_MASK
DECL|ASRC_ASRMCR1_IWD_SHIFT|macro|ASRC_ASRMCR1_IWD_SHIFT
DECL|ASRC_ASRMCR1_IWD|macro|ASRC_ASRMCR1_IWD
DECL|ASRC_ASRMCR1_OMSB_MASK|macro|ASRC_ASRMCR1_OMSB_MASK
DECL|ASRC_ASRMCR1_OMSB_SHIFT|macro|ASRC_ASRMCR1_OMSB_SHIFT
DECL|ASRC_ASRMCR1_OSGN_MASK|macro|ASRC_ASRMCR1_OSGN_MASK
DECL|ASRC_ASRMCR1_OSGN_SHIFT|macro|ASRC_ASRMCR1_OSGN_SHIFT
DECL|ASRC_ASRMCR1_OW16_MASK|macro|ASRC_ASRMCR1_OW16_MASK
DECL|ASRC_ASRMCR1_OW16_SHIFT|macro|ASRC_ASRMCR1_OW16_SHIFT
DECL|ASRC_ASRMCR1_REG|macro|ASRC_ASRMCR1_REG
DECL|ASRC_ASRMCR1|macro|ASRC_ASRMCR1
DECL|ASRC_ASRMCRA_BUFSTALLA_MASK|macro|ASRC_ASRMCRA_BUFSTALLA_MASK
DECL|ASRC_ASRMCRA_BUFSTALLA_SHIFT|macro|ASRC_ASRMCRA_BUFSTALLA_SHIFT
DECL|ASRC_ASRMCRA_BYPASSPOLYA_MASK|macro|ASRC_ASRMCRA_BYPASSPOLYA_MASK
DECL|ASRC_ASRMCRA_BYPASSPOLYA_SHIFT|macro|ASRC_ASRMCRA_BYPASSPOLYA_SHIFT
DECL|ASRC_ASRMCRA_EXTTHRSHA_MASK|macro|ASRC_ASRMCRA_EXTTHRSHA_MASK
DECL|ASRC_ASRMCRA_EXTTHRSHA_SHIFT|macro|ASRC_ASRMCRA_EXTTHRSHA_SHIFT
DECL|ASRC_ASRMCRA_INFIFO_THRESHOLDA_MASK|macro|ASRC_ASRMCRA_INFIFO_THRESHOLDA_MASK
DECL|ASRC_ASRMCRA_INFIFO_THRESHOLDA_SHIFT|macro|ASRC_ASRMCRA_INFIFO_THRESHOLDA_SHIFT
DECL|ASRC_ASRMCRA_INFIFO_THRESHOLDA|macro|ASRC_ASRMCRA_INFIFO_THRESHOLDA
DECL|ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_MASK|macro|ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_MASK
DECL|ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_SHIFT|macro|ASRC_ASRMCRA_OUTFIFO_THRESHOLDA_SHIFT
DECL|ASRC_ASRMCRA_OUTFIFO_THRESHOLDA|macro|ASRC_ASRMCRA_OUTFIFO_THRESHOLDA
DECL|ASRC_ASRMCRA_REG|macro|ASRC_ASRMCRA_REG
DECL|ASRC_ASRMCRA_RSYNIFA_MASK|macro|ASRC_ASRMCRA_RSYNIFA_MASK
DECL|ASRC_ASRMCRA_RSYNIFA_SHIFT|macro|ASRC_ASRMCRA_RSYNIFA_SHIFT
DECL|ASRC_ASRMCRA_RSYNOFA_MASK|macro|ASRC_ASRMCRA_RSYNOFA_MASK
DECL|ASRC_ASRMCRA_RSYNOFA_SHIFT|macro|ASRC_ASRMCRA_RSYNOFA_SHIFT
DECL|ASRC_ASRMCRA_ZEROBUFA_MASK|macro|ASRC_ASRMCRA_ZEROBUFA_MASK
DECL|ASRC_ASRMCRA_ZEROBUFA_SHIFT|macro|ASRC_ASRMCRA_ZEROBUFA_SHIFT
DECL|ASRC_ASRMCRA|macro|ASRC_ASRMCRA
DECL|ASRC_ASRMCRB_BUFSTALLB_MASK|macro|ASRC_ASRMCRB_BUFSTALLB_MASK
DECL|ASRC_ASRMCRB_BUFSTALLB_SHIFT|macro|ASRC_ASRMCRB_BUFSTALLB_SHIFT
DECL|ASRC_ASRMCRB_BYPASSPOLYB_MASK|macro|ASRC_ASRMCRB_BYPASSPOLYB_MASK
DECL|ASRC_ASRMCRB_BYPASSPOLYB_SHIFT|macro|ASRC_ASRMCRB_BYPASSPOLYB_SHIFT
DECL|ASRC_ASRMCRB_EXTTHRSHB_MASK|macro|ASRC_ASRMCRB_EXTTHRSHB_MASK
DECL|ASRC_ASRMCRB_EXTTHRSHB_SHIFT|macro|ASRC_ASRMCRB_EXTTHRSHB_SHIFT
DECL|ASRC_ASRMCRB_INFIFO_THRESHOLDB_MASK|macro|ASRC_ASRMCRB_INFIFO_THRESHOLDB_MASK
DECL|ASRC_ASRMCRB_INFIFO_THRESHOLDB_SHIFT|macro|ASRC_ASRMCRB_INFIFO_THRESHOLDB_SHIFT
DECL|ASRC_ASRMCRB_INFIFO_THRESHOLDB|macro|ASRC_ASRMCRB_INFIFO_THRESHOLDB
DECL|ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_MASK|macro|ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_MASK
DECL|ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_SHIFT|macro|ASRC_ASRMCRB_OUTFIFO_THRESHOLDB_SHIFT
DECL|ASRC_ASRMCRB_OUTFIFO_THRESHOLDB|macro|ASRC_ASRMCRB_OUTFIFO_THRESHOLDB
DECL|ASRC_ASRMCRB_REG|macro|ASRC_ASRMCRB_REG
DECL|ASRC_ASRMCRB_RSYNIFB_MASK|macro|ASRC_ASRMCRB_RSYNIFB_MASK
DECL|ASRC_ASRMCRB_RSYNIFB_SHIFT|macro|ASRC_ASRMCRB_RSYNIFB_SHIFT
DECL|ASRC_ASRMCRB_RSYNOFB_MASK|macro|ASRC_ASRMCRB_RSYNOFB_MASK
DECL|ASRC_ASRMCRB_RSYNOFB_SHIFT|macro|ASRC_ASRMCRB_RSYNOFB_SHIFT
DECL|ASRC_ASRMCRB_ZEROBUFB_MASK|macro|ASRC_ASRMCRB_ZEROBUFB_MASK
DECL|ASRC_ASRMCRB_ZEROBUFB_SHIFT|macro|ASRC_ASRMCRB_ZEROBUFB_SHIFT
DECL|ASRC_ASRMCRB|macro|ASRC_ASRMCRB
DECL|ASRC_ASRMCRC_BUFSTALLC_MASK|macro|ASRC_ASRMCRC_BUFSTALLC_MASK
DECL|ASRC_ASRMCRC_BUFSTALLC_SHIFT|macro|ASRC_ASRMCRC_BUFSTALLC_SHIFT
DECL|ASRC_ASRMCRC_BYPASSPOLYC_MASK|macro|ASRC_ASRMCRC_BYPASSPOLYC_MASK
DECL|ASRC_ASRMCRC_BYPASSPOLYC_SHIFT|macro|ASRC_ASRMCRC_BYPASSPOLYC_SHIFT
DECL|ASRC_ASRMCRC_EXTTHRSHC_MASK|macro|ASRC_ASRMCRC_EXTTHRSHC_MASK
DECL|ASRC_ASRMCRC_EXTTHRSHC_SHIFT|macro|ASRC_ASRMCRC_EXTTHRSHC_SHIFT
DECL|ASRC_ASRMCRC_INFIFO_THRESHOLDC_MASK|macro|ASRC_ASRMCRC_INFIFO_THRESHOLDC_MASK
DECL|ASRC_ASRMCRC_INFIFO_THRESHOLDC_SHIFT|macro|ASRC_ASRMCRC_INFIFO_THRESHOLDC_SHIFT
DECL|ASRC_ASRMCRC_INFIFO_THRESHOLDC|macro|ASRC_ASRMCRC_INFIFO_THRESHOLDC
DECL|ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_MASK|macro|ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_MASK
DECL|ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_SHIFT|macro|ASRC_ASRMCRC_OUTFIFO_THRESHOLDC_SHIFT
DECL|ASRC_ASRMCRC_OUTFIFO_THRESHOLDC|macro|ASRC_ASRMCRC_OUTFIFO_THRESHOLDC
DECL|ASRC_ASRMCRC_REG|macro|ASRC_ASRMCRC_REG
DECL|ASRC_ASRMCRC_RSYNIFC_MASK|macro|ASRC_ASRMCRC_RSYNIFC_MASK
DECL|ASRC_ASRMCRC_RSYNIFC_SHIFT|macro|ASRC_ASRMCRC_RSYNIFC_SHIFT
DECL|ASRC_ASRMCRC_RSYNOFC_MASK|macro|ASRC_ASRMCRC_RSYNOFC_MASK
DECL|ASRC_ASRMCRC_RSYNOFC_SHIFT|macro|ASRC_ASRMCRC_RSYNOFC_SHIFT
DECL|ASRC_ASRMCRC_ZEROBUFC_MASK|macro|ASRC_ASRMCRC_ZEROBUFC_MASK
DECL|ASRC_ASRMCRC_ZEROBUFC_SHIFT|macro|ASRC_ASRMCRC_ZEROBUFC_SHIFT
DECL|ASRC_ASRMCRC|macro|ASRC_ASRMCRC
DECL|ASRC_ASRPMn1|macro|ASRC_ASRPMn1
DECL|ASRC_ASRPMn2|macro|ASRC_ASRPMn2
DECL|ASRC_ASRPMn3|macro|ASRC_ASRPMn3
DECL|ASRC_ASRPMn4|macro|ASRC_ASRPMn4
DECL|ASRC_ASRPMn5|macro|ASRC_ASRPMn5
DECL|ASRC_ASRPMn_PARAMETER_VALUE_MASK|macro|ASRC_ASRPMn_PARAMETER_VALUE_MASK
DECL|ASRC_ASRPMn_PARAMETER_VALUE_SHIFT|macro|ASRC_ASRPMn_PARAMETER_VALUE_SHIFT
DECL|ASRC_ASRPMn_PARAMETER_VALUE|macro|ASRC_ASRPMn_PARAMETER_VALUE
DECL|ASRC_ASRPMn_REG|macro|ASRC_ASRPMn_REG
DECL|ASRC_ASRPMn|macro|ASRC_ASRPMn
DECL|ASRC_ASRSTR_AIDEA_MASK|macro|ASRC_ASRSTR_AIDEA_MASK
DECL|ASRC_ASRSTR_AIDEA_SHIFT|macro|ASRC_ASRSTR_AIDEA_SHIFT
DECL|ASRC_ASRSTR_AIDEB_MASK|macro|ASRC_ASRSTR_AIDEB_MASK
DECL|ASRC_ASRSTR_AIDEB_SHIFT|macro|ASRC_ASRSTR_AIDEB_SHIFT
DECL|ASRC_ASRSTR_AIDEC_MASK|macro|ASRC_ASRSTR_AIDEC_MASK
DECL|ASRC_ASRSTR_AIDEC_SHIFT|macro|ASRC_ASRSTR_AIDEC_SHIFT
DECL|ASRC_ASRSTR_AIDUA_MASK|macro|ASRC_ASRSTR_AIDUA_MASK
DECL|ASRC_ASRSTR_AIDUA_SHIFT|macro|ASRC_ASRSTR_AIDUA_SHIFT
DECL|ASRC_ASRSTR_AIDUB_MASK|macro|ASRC_ASRSTR_AIDUB_MASK
DECL|ASRC_ASRSTR_AIDUB_SHIFT|macro|ASRC_ASRSTR_AIDUB_SHIFT
DECL|ASRC_ASRSTR_AIDUC_MASK|macro|ASRC_ASRSTR_AIDUC_MASK
DECL|ASRC_ASRSTR_AIDUC_SHIFT|macro|ASRC_ASRSTR_AIDUC_SHIFT
DECL|ASRC_ASRSTR_AIOLA_MASK|macro|ASRC_ASRSTR_AIOLA_MASK
DECL|ASRC_ASRSTR_AIOLA_SHIFT|macro|ASRC_ASRSTR_AIOLA_SHIFT
DECL|ASRC_ASRSTR_AIOLB_MASK|macro|ASRC_ASRSTR_AIOLB_MASK
DECL|ASRC_ASRSTR_AIOLB_SHIFT|macro|ASRC_ASRSTR_AIOLB_SHIFT
DECL|ASRC_ASRSTR_AIOLC_MASK|macro|ASRC_ASRSTR_AIOLC_MASK
DECL|ASRC_ASRSTR_AIOLC_SHIFT|macro|ASRC_ASRSTR_AIOLC_SHIFT
DECL|ASRC_ASRSTR_AODFA_MASK|macro|ASRC_ASRSTR_AODFA_MASK
DECL|ASRC_ASRSTR_AODFA_SHIFT|macro|ASRC_ASRSTR_AODFA_SHIFT
DECL|ASRC_ASRSTR_AODFB_MASK|macro|ASRC_ASRSTR_AODFB_MASK
DECL|ASRC_ASRSTR_AODFB_SHIFT|macro|ASRC_ASRSTR_AODFB_SHIFT
DECL|ASRC_ASRSTR_AODFC_MASK|macro|ASRC_ASRSTR_AODFC_MASK
DECL|ASRC_ASRSTR_AODFC_SHIFT|macro|ASRC_ASRSTR_AODFC_SHIFT
DECL|ASRC_ASRSTR_AODOA_MASK|macro|ASRC_ASRSTR_AODOA_MASK
DECL|ASRC_ASRSTR_AODOA_SHIFT|macro|ASRC_ASRSTR_AODOA_SHIFT
DECL|ASRC_ASRSTR_AODOB_MASK|macro|ASRC_ASRSTR_AODOB_MASK
DECL|ASRC_ASRSTR_AODOB_SHIFT|macro|ASRC_ASRSTR_AODOB_SHIFT
DECL|ASRC_ASRSTR_AODOC_MASK|macro|ASRC_ASRSTR_AODOC_MASK
DECL|ASRC_ASRSTR_AODOC_SHIFT|macro|ASRC_ASRSTR_AODOC_SHIFT
DECL|ASRC_ASRSTR_AOLE_MASK|macro|ASRC_ASRSTR_AOLE_MASK
DECL|ASRC_ASRSTR_AOLE_SHIFT|macro|ASRC_ASRSTR_AOLE_SHIFT
DECL|ASRC_ASRSTR_AOOLA_MASK|macro|ASRC_ASRSTR_AOOLA_MASK
DECL|ASRC_ASRSTR_AOOLA_SHIFT|macro|ASRC_ASRSTR_AOOLA_SHIFT
DECL|ASRC_ASRSTR_AOOLB_MASK|macro|ASRC_ASRSTR_AOOLB_MASK
DECL|ASRC_ASRSTR_AOOLB_SHIFT|macro|ASRC_ASRSTR_AOOLB_SHIFT
DECL|ASRC_ASRSTR_AOOLC_MASK|macro|ASRC_ASRSTR_AOOLC_MASK
DECL|ASRC_ASRSTR_AOOLC_SHIFT|macro|ASRC_ASRSTR_AOOLC_SHIFT
DECL|ASRC_ASRSTR_ATQOL_MASK|macro|ASRC_ASRSTR_ATQOL_MASK
DECL|ASRC_ASRSTR_ATQOL_SHIFT|macro|ASRC_ASRSTR_ATQOL_SHIFT
DECL|ASRC_ASRSTR_DSLCNT_MASK|macro|ASRC_ASRSTR_DSLCNT_MASK
DECL|ASRC_ASRSTR_DSLCNT_SHIFT|macro|ASRC_ASRSTR_DSLCNT_SHIFT
DECL|ASRC_ASRSTR_FPWT_MASK|macro|ASRC_ASRSTR_FPWT_MASK
DECL|ASRC_ASRSTR_FPWT_SHIFT|macro|ASRC_ASRSTR_FPWT_SHIFT
DECL|ASRC_ASRSTR_REG|macro|ASRC_ASRSTR_REG
DECL|ASRC_ASRSTR|macro|ASRC_ASRSTR
DECL|ASRC_ASRTFR1_REG|macro|ASRC_ASRTFR1_REG
DECL|ASRC_ASRTFR1_TF_BASE_MASK|macro|ASRC_ASRTFR1_TF_BASE_MASK
DECL|ASRC_ASRTFR1_TF_BASE_SHIFT|macro|ASRC_ASRTFR1_TF_BASE_SHIFT
DECL|ASRC_ASRTFR1_TF_BASE|macro|ASRC_ASRTFR1_TF_BASE
DECL|ASRC_ASRTFR1_TF_FILL_MASK|macro|ASRC_ASRTFR1_TF_FILL_MASK
DECL|ASRC_ASRTFR1_TF_FILL_SHIFT|macro|ASRC_ASRTFR1_TF_FILL_SHIFT
DECL|ASRC_ASRTFR1_TF_FILL|macro|ASRC_ASRTFR1_TF_FILL
DECL|ASRC_ASRTFR1|macro|ASRC_ASRTFR1
DECL|ASRC_BASE_ADDRS|macro|ASRC_BASE_ADDRS
DECL|ASRC_BASE_PTRS|macro|ASRC_BASE_PTRS
DECL|ASRC_BASE_PTR|macro|ASRC_BASE_PTR
DECL|ASRC_BASE|macro|ASRC_BASE
DECL|ASRC_IRQS|macro|ASRC_IRQS
DECL|ASRC_IRQn|enumerator|ASRC_IRQn = 50, /**< ASRC interrupt request. */
DECL|ASRC_MemMapPtr|typedef|} ASRC_Type, *ASRC_MemMapPtr;
DECL|ASRC_Type|typedef|} ASRC_Type, *ASRC_MemMapPtr;
DECL|ASRC|macro|ASRC
DECL|ASRDI|member|__O uint32_t ASRDI; /**< ASRC Data Input Register for Pair , array offset: 0x60, array step: 0x-8 */
DECL|ASRDO|member|__I uint32_t ASRDO; /**< ASRC Data Output Register for Pair , array offset: 0x64, array step: 0x-8 */
DECL|ASRD|member|} ASRD[3];
DECL|ASRFSTA|member|__I uint32_t ASRFSTA; /**< ASRC FIFO Status Register for Pair A, offset: 0xA4 */
DECL|ASRFSTB|member|__I uint32_t ASRFSTB; /**< ASRC FIFO Status Register for Pair B, offset: 0xAC */
DECL|ASRFSTC|member|__I uint32_t ASRFSTC; /**< ASRC FIFO Status Register for Pair C, offset: 0xB4 */
DECL|ASRIDRHA|member|__IO uint32_t ASRIDRHA; /**< ASRC Ideal Ratio for Pair A-High Part, offset: 0x80 */
DECL|ASRIDRHB|member|__IO uint32_t ASRIDRHB; /**< ASRC Ideal Ratio for Pair B-High Part, offset: 0x88 */
DECL|ASRIDRHC|member|__IO uint32_t ASRIDRHC; /**< ASRC Ideal Ratio for Pair C-High Part, offset: 0x90 */
DECL|ASRIDRLA|member|__IO uint32_t ASRIDRLA; /**< ASRC Ideal Ratio for Pair A -Low Part, offset: 0x84 */
DECL|ASRIDRLB|member|__IO uint32_t ASRIDRLB; /**< ASRC Ideal Ratio for Pair B-Low Part, offset: 0x8C */
DECL|ASRIDRLC|member|__IO uint32_t ASRIDRLC; /**< ASRC Ideal Ratio for Pair C-Low Part, offset: 0x94 */
DECL|ASRIER|member|__IO uint32_t ASRIER; /**< ASRC Interrupt Enable Register, offset: 0x4 */
DECL|ASRMCR1|member|__IO uint32_t ASRMCR1[3]; /**< ASRC Misc Control Register 1 for Pair X, array offset: 0xC0, array step: 0x0 */
DECL|ASRMCRA|member|__IO uint32_t ASRMCRA; /**< ASRC Misc Control Register for Pair A, offset: 0xA0 */
DECL|ASRMCRB|member|__IO uint32_t ASRMCRB; /**< ASRC Misc Control Register for Pair B, offset: 0xA8 */
DECL|ASRMCRC|member|__IO uint32_t ASRMCRC; /**< ASRC Misc Control Register for Pair C, offset: 0xB0 */
DECL|ASRPMn|member|__IO uint32_t ASRPMn[5]; /**< ASRC Parameter Register n, array offset: 0x40, array step: 0x4 */
DECL|ASRSTR|member|__I uint32_t ASRSTR; /**< ASRC Status Register, offset: 0x20 */
DECL|ASRTFR1|member|__IO uint32_t ASRTFR1; /**< ASRC ASRC Task Queue FIFO Register 1, offset: 0x54 */
DECL|ASYNCLKFREQ1|member|__IO uint32_t ASYNCLKFREQ1; /**< Asynchclk Frequency 1, offset: 0x320 */
DECL|ASYNCLKFREQ2|member|__IO uint32_t ASYNCLKFREQ2; /**< Asynchclk Frequency 2, offset: 0x324 */
DECL|ASYNCLKFREQ3|member|__IO uint32_t ASYNCLKFREQ3; /**< Asynchclk Frequency 3, offset: 0x328 */
DECL|ASYNCLKFREQ4|member|__IO uint32_t ASYNCLKFREQ4; /**< Asynchclk Frequency 4, offset: 0x32C */
DECL|AS_BUF|member|__IO uint32_t AS_BUF; /**< Alpha Surface Buffer Pointer, offset: 0x160 */
DECL|AS_BUF|member|__IO uint32_t AS_BUF; /**< Alpha Surface Buffer Pointer, offset: 0x220 */
DECL|AS_CLRKEYHIGH|member|__IO uint32_t AS_CLRKEYHIGH; /**< Overlay Color Key High, offset: 0x190 */
DECL|AS_CLRKEYHIGH|member|__IO uint32_t AS_CLRKEYHIGH; /**< eLCDIF Overlay Color Key High, offset: 0x250 */
DECL|AS_CLRKEYLOW|member|__IO uint32_t AS_CLRKEYLOW; /**< Overlay Color Key Low, offset: 0x180 */
DECL|AS_CLRKEYLOW|member|__IO uint32_t AS_CLRKEYLOW; /**< eLCDIF Overlay Color Key Low, offset: 0x240 */
DECL|AS_CTRL|member|__IO uint32_t AS_CTRL; /**< Alpha Surface Control, offset: 0x150 */
DECL|AS_CTRL|member|__IO uint32_t AS_CTRL; /**< eLCDIF AS Buffer Control Register, offset: 0x210 */
DECL|AS_NEXT_BUF|member|__IO uint32_t AS_NEXT_BUF; /**< , offset: 0x230 */
DECL|AS_PITCH|member|__IO uint32_t AS_PITCH; /**< Alpha Surface Pitch, offset: 0x170 */
DECL|ATCOR|member|__IO uint32_t ATCOR; /**< Timer Correction Register, offset: 0x410 */
DECL|ATCR|member|__IO uint32_t ATCR; /**< Adjustable Timer Control Register, offset: 0x400 */
DECL|ATINC|member|__IO uint32_t ATINC; /**< Time-Stamping Clock Period Register, offset: 0x414 */
DECL|ATOFF|member|__IO uint32_t ATOFF; /**< Timer Offset Register, offset: 0x408 */
DECL|ATPER|member|__IO uint32_t ATPER; /**< Timer Period Register, offset: 0x40C */
DECL|ATSTMP|member|__I uint32_t ATSTMP; /**< Timestamp of Last Transmitted Frame, offset: 0x418 */
DECL|ATVR|member|__IO uint32_t ATVR; /**< Timer Value Register, offset: 0x404 */
DECL|AUDMUX_BASE_ADDRS|macro|AUDMUX_BASE_ADDRS
DECL|AUDMUX_BASE_PTRS|macro|AUDMUX_BASE_PTRS
DECL|AUDMUX_BASE_PTR|macro|AUDMUX_BASE_PTR
DECL|AUDMUX_BASE|macro|AUDMUX_BASE
DECL|AUDMUX_MemMapPtr|typedef|} AUDMUX_Type, *AUDMUX_MemMapPtr;
DECL|AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x62C */
DECL|AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x630 */
DECL|AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x634 */
DECL|AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x638 */
DECL|AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x63C */
DECL|AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x640 */
DECL|AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x644 */
DECL|AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x648 */
DECL|AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x64C */
DECL|AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x650 */
DECL|AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x654 */
DECL|AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x658 */
DECL|AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x65C */
DECL|AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x660 */
DECL|AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x664 */
DECL|AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x668 */
DECL|AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x66C */
DECL|AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x670 */
DECL|AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x674 */
DECL|AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x678 */
DECL|AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x67C */
DECL|AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x680 */
DECL|AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x684 */
DECL|AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT|member|__IO uint32_t AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT; /**< Select Input Register, offset: 0x688 */
DECL|AUDMUX_PDCR1_INMMASK_MASK|macro|AUDMUX_PDCR1_INMMASK_MASK
DECL|AUDMUX_PDCR1_INMMASK_SHIFT|macro|AUDMUX_PDCR1_INMMASK_SHIFT
DECL|AUDMUX_PDCR1_INMMASK|macro|AUDMUX_PDCR1_INMMASK
DECL|AUDMUX_PDCR1_MODE_MASK|macro|AUDMUX_PDCR1_MODE_MASK
DECL|AUDMUX_PDCR1_MODE_SHIFT|macro|AUDMUX_PDCR1_MODE_SHIFT
DECL|AUDMUX_PDCR1_REG|macro|AUDMUX_PDCR1_REG
DECL|AUDMUX_PDCR1_RXDSEL_MASK|macro|AUDMUX_PDCR1_RXDSEL_MASK
DECL|AUDMUX_PDCR1_RXDSEL_SHIFT|macro|AUDMUX_PDCR1_RXDSEL_SHIFT
DECL|AUDMUX_PDCR1_RXDSEL|macro|AUDMUX_PDCR1_RXDSEL
DECL|AUDMUX_PDCR1_TXRXEN_MASK|macro|AUDMUX_PDCR1_TXRXEN_MASK
DECL|AUDMUX_PDCR1_TXRXEN_SHIFT|macro|AUDMUX_PDCR1_TXRXEN_SHIFT
DECL|AUDMUX_PDCR1|macro|AUDMUX_PDCR1
DECL|AUDMUX_PDCR2_INMMASK_MASK|macro|AUDMUX_PDCR2_INMMASK_MASK
DECL|AUDMUX_PDCR2_INMMASK_SHIFT|macro|AUDMUX_PDCR2_INMMASK_SHIFT
DECL|AUDMUX_PDCR2_INMMASK|macro|AUDMUX_PDCR2_INMMASK
DECL|AUDMUX_PDCR2_MODE_MASK|macro|AUDMUX_PDCR2_MODE_MASK
DECL|AUDMUX_PDCR2_MODE_SHIFT|macro|AUDMUX_PDCR2_MODE_SHIFT
DECL|AUDMUX_PDCR2_REG|macro|AUDMUX_PDCR2_REG
DECL|AUDMUX_PDCR2_RXDSEL_MASK|macro|AUDMUX_PDCR2_RXDSEL_MASK
DECL|AUDMUX_PDCR2_RXDSEL_SHIFT|macro|AUDMUX_PDCR2_RXDSEL_SHIFT
DECL|AUDMUX_PDCR2_RXDSEL|macro|AUDMUX_PDCR2_RXDSEL
DECL|AUDMUX_PDCR2_TXRXEN_MASK|macro|AUDMUX_PDCR2_TXRXEN_MASK
DECL|AUDMUX_PDCR2_TXRXEN_SHIFT|macro|AUDMUX_PDCR2_TXRXEN_SHIFT
DECL|AUDMUX_PDCR2|macro|AUDMUX_PDCR2
DECL|AUDMUX_PDCR3_INMMASK_MASK|macro|AUDMUX_PDCR3_INMMASK_MASK
DECL|AUDMUX_PDCR3_INMMASK_SHIFT|macro|AUDMUX_PDCR3_INMMASK_SHIFT
DECL|AUDMUX_PDCR3_INMMASK|macro|AUDMUX_PDCR3_INMMASK
DECL|AUDMUX_PDCR3_MODE_MASK|macro|AUDMUX_PDCR3_MODE_MASK
DECL|AUDMUX_PDCR3_MODE_SHIFT|macro|AUDMUX_PDCR3_MODE_SHIFT
DECL|AUDMUX_PDCR3_REG|macro|AUDMUX_PDCR3_REG
DECL|AUDMUX_PDCR3_RXDSEL_MASK|macro|AUDMUX_PDCR3_RXDSEL_MASK
DECL|AUDMUX_PDCR3_RXDSEL_SHIFT|macro|AUDMUX_PDCR3_RXDSEL_SHIFT
DECL|AUDMUX_PDCR3_RXDSEL|macro|AUDMUX_PDCR3_RXDSEL
DECL|AUDMUX_PDCR3_TXRXEN_MASK|macro|AUDMUX_PDCR3_TXRXEN_MASK
DECL|AUDMUX_PDCR3_TXRXEN_SHIFT|macro|AUDMUX_PDCR3_TXRXEN_SHIFT
DECL|AUDMUX_PDCR3|macro|AUDMUX_PDCR3
DECL|AUDMUX_PDCR4_INMMASK_MASK|macro|AUDMUX_PDCR4_INMMASK_MASK
DECL|AUDMUX_PDCR4_INMMASK_SHIFT|macro|AUDMUX_PDCR4_INMMASK_SHIFT
DECL|AUDMUX_PDCR4_INMMASK|macro|AUDMUX_PDCR4_INMMASK
DECL|AUDMUX_PDCR4_MODE_MASK|macro|AUDMUX_PDCR4_MODE_MASK
DECL|AUDMUX_PDCR4_MODE_SHIFT|macro|AUDMUX_PDCR4_MODE_SHIFT
DECL|AUDMUX_PDCR4_REG|macro|AUDMUX_PDCR4_REG
DECL|AUDMUX_PDCR4_RXDSEL_MASK|macro|AUDMUX_PDCR4_RXDSEL_MASK
DECL|AUDMUX_PDCR4_RXDSEL_SHIFT|macro|AUDMUX_PDCR4_RXDSEL_SHIFT
DECL|AUDMUX_PDCR4_RXDSEL|macro|AUDMUX_PDCR4_RXDSEL
DECL|AUDMUX_PDCR4_TXRXEN_MASK|macro|AUDMUX_PDCR4_TXRXEN_MASK
DECL|AUDMUX_PDCR4_TXRXEN_SHIFT|macro|AUDMUX_PDCR4_TXRXEN_SHIFT
DECL|AUDMUX_PDCR4|macro|AUDMUX_PDCR4
DECL|AUDMUX_PDCR5_INMMASK_MASK|macro|AUDMUX_PDCR5_INMMASK_MASK
DECL|AUDMUX_PDCR5_INMMASK_SHIFT|macro|AUDMUX_PDCR5_INMMASK_SHIFT
DECL|AUDMUX_PDCR5_INMMASK|macro|AUDMUX_PDCR5_INMMASK
DECL|AUDMUX_PDCR5_MODE_MASK|macro|AUDMUX_PDCR5_MODE_MASK
DECL|AUDMUX_PDCR5_MODE_SHIFT|macro|AUDMUX_PDCR5_MODE_SHIFT
DECL|AUDMUX_PDCR5_REG|macro|AUDMUX_PDCR5_REG
DECL|AUDMUX_PDCR5_RXDSEL_MASK|macro|AUDMUX_PDCR5_RXDSEL_MASK
DECL|AUDMUX_PDCR5_RXDSEL_SHIFT|macro|AUDMUX_PDCR5_RXDSEL_SHIFT
DECL|AUDMUX_PDCR5_RXDSEL|macro|AUDMUX_PDCR5_RXDSEL
DECL|AUDMUX_PDCR5_TXRXEN_MASK|macro|AUDMUX_PDCR5_TXRXEN_MASK
DECL|AUDMUX_PDCR5_TXRXEN_SHIFT|macro|AUDMUX_PDCR5_TXRXEN_SHIFT
DECL|AUDMUX_PDCR5|macro|AUDMUX_PDCR5
DECL|AUDMUX_PDCR6_INMMASK_MASK|macro|AUDMUX_PDCR6_INMMASK_MASK
DECL|AUDMUX_PDCR6_INMMASK_SHIFT|macro|AUDMUX_PDCR6_INMMASK_SHIFT
DECL|AUDMUX_PDCR6_INMMASK|macro|AUDMUX_PDCR6_INMMASK
DECL|AUDMUX_PDCR6_MODE_MASK|macro|AUDMUX_PDCR6_MODE_MASK
DECL|AUDMUX_PDCR6_MODE_SHIFT|macro|AUDMUX_PDCR6_MODE_SHIFT
DECL|AUDMUX_PDCR6_REG|macro|AUDMUX_PDCR6_REG
DECL|AUDMUX_PDCR6_RXDSEL_MASK|macro|AUDMUX_PDCR6_RXDSEL_MASK
DECL|AUDMUX_PDCR6_RXDSEL_SHIFT|macro|AUDMUX_PDCR6_RXDSEL_SHIFT
DECL|AUDMUX_PDCR6_RXDSEL|macro|AUDMUX_PDCR6_RXDSEL
DECL|AUDMUX_PDCR6_TXRXEN_MASK|macro|AUDMUX_PDCR6_TXRXEN_MASK
DECL|AUDMUX_PDCR6_TXRXEN_SHIFT|macro|AUDMUX_PDCR6_TXRXEN_SHIFT
DECL|AUDMUX_PDCR6|macro|AUDMUX_PDCR6
DECL|AUDMUX_PDCR7_INMMASK_MASK|macro|AUDMUX_PDCR7_INMMASK_MASK
DECL|AUDMUX_PDCR7_INMMASK_SHIFT|macro|AUDMUX_PDCR7_INMMASK_SHIFT
DECL|AUDMUX_PDCR7_INMMASK|macro|AUDMUX_PDCR7_INMMASK
DECL|AUDMUX_PDCR7_MODE_MASK|macro|AUDMUX_PDCR7_MODE_MASK
DECL|AUDMUX_PDCR7_MODE_SHIFT|macro|AUDMUX_PDCR7_MODE_SHIFT
DECL|AUDMUX_PDCR7_REG|macro|AUDMUX_PDCR7_REG
DECL|AUDMUX_PDCR7_RXDSEL_MASK|macro|AUDMUX_PDCR7_RXDSEL_MASK
DECL|AUDMUX_PDCR7_RXDSEL_SHIFT|macro|AUDMUX_PDCR7_RXDSEL_SHIFT
DECL|AUDMUX_PDCR7_RXDSEL|macro|AUDMUX_PDCR7_RXDSEL
DECL|AUDMUX_PDCR7_TXRXEN_MASK|macro|AUDMUX_PDCR7_TXRXEN_MASK
DECL|AUDMUX_PDCR7_TXRXEN_SHIFT|macro|AUDMUX_PDCR7_TXRXEN_SHIFT
DECL|AUDMUX_PDCR7|macro|AUDMUX_PDCR7
DECL|AUDMUX_PTCR1_RCLKDIR_MASK|macro|AUDMUX_PTCR1_RCLKDIR_MASK
DECL|AUDMUX_PTCR1_RCLKDIR_SHIFT|macro|AUDMUX_PTCR1_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR1_RCSEL_MASK|macro|AUDMUX_PTCR1_RCSEL_MASK
DECL|AUDMUX_PTCR1_RCSEL_SHIFT|macro|AUDMUX_PTCR1_RCSEL_SHIFT
DECL|AUDMUX_PTCR1_RCSEL|macro|AUDMUX_PTCR1_RCSEL
DECL|AUDMUX_PTCR1_REG|macro|AUDMUX_PTCR1_REG
DECL|AUDMUX_PTCR1_RFSEL_MASK|macro|AUDMUX_PTCR1_RFSEL_MASK
DECL|AUDMUX_PTCR1_RFSEL_SHIFT|macro|AUDMUX_PTCR1_RFSEL_SHIFT
DECL|AUDMUX_PTCR1_RFSEL|macro|AUDMUX_PTCR1_RFSEL
DECL|AUDMUX_PTCR1_RFS_DIR_MASK|macro|AUDMUX_PTCR1_RFS_DIR_MASK
DECL|AUDMUX_PTCR1_RFS_DIR_SHIFT|macro|AUDMUX_PTCR1_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR1_SYN_MASK|macro|AUDMUX_PTCR1_SYN_MASK
DECL|AUDMUX_PTCR1_SYN_SHIFT|macro|AUDMUX_PTCR1_SYN_SHIFT
DECL|AUDMUX_PTCR1_TCLKDIR_MASK|macro|AUDMUX_PTCR1_TCLKDIR_MASK
DECL|AUDMUX_PTCR1_TCLKDIR_SHIFT|macro|AUDMUX_PTCR1_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR1_TCSEL_MASK|macro|AUDMUX_PTCR1_TCSEL_MASK
DECL|AUDMUX_PTCR1_TCSEL_SHIFT|macro|AUDMUX_PTCR1_TCSEL_SHIFT
DECL|AUDMUX_PTCR1_TCSEL|macro|AUDMUX_PTCR1_TCSEL
DECL|AUDMUX_PTCR1_TFSEL_MASK|macro|AUDMUX_PTCR1_TFSEL_MASK
DECL|AUDMUX_PTCR1_TFSEL_SHIFT|macro|AUDMUX_PTCR1_TFSEL_SHIFT
DECL|AUDMUX_PTCR1_TFSEL|macro|AUDMUX_PTCR1_TFSEL
DECL|AUDMUX_PTCR1_TFS_DIR_MASK|macro|AUDMUX_PTCR1_TFS_DIR_MASK
DECL|AUDMUX_PTCR1_TFS_DIR_SHIFT|macro|AUDMUX_PTCR1_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR1|macro|AUDMUX_PTCR1
DECL|AUDMUX_PTCR2_RCLKDIR_MASK|macro|AUDMUX_PTCR2_RCLKDIR_MASK
DECL|AUDMUX_PTCR2_RCLKDIR_SHIFT|macro|AUDMUX_PTCR2_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR2_RCSEL_MASK|macro|AUDMUX_PTCR2_RCSEL_MASK
DECL|AUDMUX_PTCR2_RCSEL_SHIFT|macro|AUDMUX_PTCR2_RCSEL_SHIFT
DECL|AUDMUX_PTCR2_RCSEL|macro|AUDMUX_PTCR2_RCSEL
DECL|AUDMUX_PTCR2_REG|macro|AUDMUX_PTCR2_REG
DECL|AUDMUX_PTCR2_RFSEL_MASK|macro|AUDMUX_PTCR2_RFSEL_MASK
DECL|AUDMUX_PTCR2_RFSEL_SHIFT|macro|AUDMUX_PTCR2_RFSEL_SHIFT
DECL|AUDMUX_PTCR2_RFSEL|macro|AUDMUX_PTCR2_RFSEL
DECL|AUDMUX_PTCR2_RFS_DIR_MASK|macro|AUDMUX_PTCR2_RFS_DIR_MASK
DECL|AUDMUX_PTCR2_RFS_DIR_SHIFT|macro|AUDMUX_PTCR2_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR2_SYN_MASK|macro|AUDMUX_PTCR2_SYN_MASK
DECL|AUDMUX_PTCR2_SYN_SHIFT|macro|AUDMUX_PTCR2_SYN_SHIFT
DECL|AUDMUX_PTCR2_TCLKDIR_MASK|macro|AUDMUX_PTCR2_TCLKDIR_MASK
DECL|AUDMUX_PTCR2_TCLKDIR_SHIFT|macro|AUDMUX_PTCR2_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR2_TCSEL_MASK|macro|AUDMUX_PTCR2_TCSEL_MASK
DECL|AUDMUX_PTCR2_TCSEL_SHIFT|macro|AUDMUX_PTCR2_TCSEL_SHIFT
DECL|AUDMUX_PTCR2_TCSEL|macro|AUDMUX_PTCR2_TCSEL
DECL|AUDMUX_PTCR2_TFSEL_MASK|macro|AUDMUX_PTCR2_TFSEL_MASK
DECL|AUDMUX_PTCR2_TFSEL_SHIFT|macro|AUDMUX_PTCR2_TFSEL_SHIFT
DECL|AUDMUX_PTCR2_TFSEL|macro|AUDMUX_PTCR2_TFSEL
DECL|AUDMUX_PTCR2_TFS_DIR_MASK|macro|AUDMUX_PTCR2_TFS_DIR_MASK
DECL|AUDMUX_PTCR2_TFS_DIR_SHIFT|macro|AUDMUX_PTCR2_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR2|macro|AUDMUX_PTCR2
DECL|AUDMUX_PTCR3_RCLKDIR_MASK|macro|AUDMUX_PTCR3_RCLKDIR_MASK
DECL|AUDMUX_PTCR3_RCLKDIR_SHIFT|macro|AUDMUX_PTCR3_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR3_RCSEL_MASK|macro|AUDMUX_PTCR3_RCSEL_MASK
DECL|AUDMUX_PTCR3_RCSEL_SHIFT|macro|AUDMUX_PTCR3_RCSEL_SHIFT
DECL|AUDMUX_PTCR3_RCSEL|macro|AUDMUX_PTCR3_RCSEL
DECL|AUDMUX_PTCR3_REG|macro|AUDMUX_PTCR3_REG
DECL|AUDMUX_PTCR3_RFSEL_MASK|macro|AUDMUX_PTCR3_RFSEL_MASK
DECL|AUDMUX_PTCR3_RFSEL_SHIFT|macro|AUDMUX_PTCR3_RFSEL_SHIFT
DECL|AUDMUX_PTCR3_RFSEL|macro|AUDMUX_PTCR3_RFSEL
DECL|AUDMUX_PTCR3_RFS_DIR_MASK|macro|AUDMUX_PTCR3_RFS_DIR_MASK
DECL|AUDMUX_PTCR3_RFS_DIR_SHIFT|macro|AUDMUX_PTCR3_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR3_SYN_MASK|macro|AUDMUX_PTCR3_SYN_MASK
DECL|AUDMUX_PTCR3_SYN_SHIFT|macro|AUDMUX_PTCR3_SYN_SHIFT
DECL|AUDMUX_PTCR3_TCLKDIR_MASK|macro|AUDMUX_PTCR3_TCLKDIR_MASK
DECL|AUDMUX_PTCR3_TCLKDIR_SHIFT|macro|AUDMUX_PTCR3_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR3_TCSEL_MASK|macro|AUDMUX_PTCR3_TCSEL_MASK
DECL|AUDMUX_PTCR3_TCSEL_SHIFT|macro|AUDMUX_PTCR3_TCSEL_SHIFT
DECL|AUDMUX_PTCR3_TCSEL|macro|AUDMUX_PTCR3_TCSEL
DECL|AUDMUX_PTCR3_TFSEL_MASK|macro|AUDMUX_PTCR3_TFSEL_MASK
DECL|AUDMUX_PTCR3_TFSEL_SHIFT|macro|AUDMUX_PTCR3_TFSEL_SHIFT
DECL|AUDMUX_PTCR3_TFSEL|macro|AUDMUX_PTCR3_TFSEL
DECL|AUDMUX_PTCR3_TFS_DIR_MASK|macro|AUDMUX_PTCR3_TFS_DIR_MASK
DECL|AUDMUX_PTCR3_TFS_DIR_SHIFT|macro|AUDMUX_PTCR3_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR3|macro|AUDMUX_PTCR3
DECL|AUDMUX_PTCR4_RCLKDIR_MASK|macro|AUDMUX_PTCR4_RCLKDIR_MASK
DECL|AUDMUX_PTCR4_RCLKDIR_SHIFT|macro|AUDMUX_PTCR4_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR4_RCSEL_MASK|macro|AUDMUX_PTCR4_RCSEL_MASK
DECL|AUDMUX_PTCR4_RCSEL_SHIFT|macro|AUDMUX_PTCR4_RCSEL_SHIFT
DECL|AUDMUX_PTCR4_RCSEL|macro|AUDMUX_PTCR4_RCSEL
DECL|AUDMUX_PTCR4_REG|macro|AUDMUX_PTCR4_REG
DECL|AUDMUX_PTCR4_RFSEL_MASK|macro|AUDMUX_PTCR4_RFSEL_MASK
DECL|AUDMUX_PTCR4_RFSEL_SHIFT|macro|AUDMUX_PTCR4_RFSEL_SHIFT
DECL|AUDMUX_PTCR4_RFSEL|macro|AUDMUX_PTCR4_RFSEL
DECL|AUDMUX_PTCR4_RFS_DIR_MASK|macro|AUDMUX_PTCR4_RFS_DIR_MASK
DECL|AUDMUX_PTCR4_RFS_DIR_SHIFT|macro|AUDMUX_PTCR4_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR4_SYN_MASK|macro|AUDMUX_PTCR4_SYN_MASK
DECL|AUDMUX_PTCR4_SYN_SHIFT|macro|AUDMUX_PTCR4_SYN_SHIFT
DECL|AUDMUX_PTCR4_TCLKDIR_MASK|macro|AUDMUX_PTCR4_TCLKDIR_MASK
DECL|AUDMUX_PTCR4_TCLKDIR_SHIFT|macro|AUDMUX_PTCR4_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR4_TCSEL_MASK|macro|AUDMUX_PTCR4_TCSEL_MASK
DECL|AUDMUX_PTCR4_TCSEL_SHIFT|macro|AUDMUX_PTCR4_TCSEL_SHIFT
DECL|AUDMUX_PTCR4_TCSEL|macro|AUDMUX_PTCR4_TCSEL
DECL|AUDMUX_PTCR4_TFSEL_MASK|macro|AUDMUX_PTCR4_TFSEL_MASK
DECL|AUDMUX_PTCR4_TFSEL_SHIFT|macro|AUDMUX_PTCR4_TFSEL_SHIFT
DECL|AUDMUX_PTCR4_TFSEL|macro|AUDMUX_PTCR4_TFSEL
DECL|AUDMUX_PTCR4_TFS_DIR_MASK|macro|AUDMUX_PTCR4_TFS_DIR_MASK
DECL|AUDMUX_PTCR4_TFS_DIR_SHIFT|macro|AUDMUX_PTCR4_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR4|macro|AUDMUX_PTCR4
DECL|AUDMUX_PTCR5_RCLKDIR_MASK|macro|AUDMUX_PTCR5_RCLKDIR_MASK
DECL|AUDMUX_PTCR5_RCLKDIR_SHIFT|macro|AUDMUX_PTCR5_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR5_RCSEL_MASK|macro|AUDMUX_PTCR5_RCSEL_MASK
DECL|AUDMUX_PTCR5_RCSEL_SHIFT|macro|AUDMUX_PTCR5_RCSEL_SHIFT
DECL|AUDMUX_PTCR5_RCSEL|macro|AUDMUX_PTCR5_RCSEL
DECL|AUDMUX_PTCR5_REG|macro|AUDMUX_PTCR5_REG
DECL|AUDMUX_PTCR5_RFSEL_MASK|macro|AUDMUX_PTCR5_RFSEL_MASK
DECL|AUDMUX_PTCR5_RFSEL_SHIFT|macro|AUDMUX_PTCR5_RFSEL_SHIFT
DECL|AUDMUX_PTCR5_RFSEL|macro|AUDMUX_PTCR5_RFSEL
DECL|AUDMUX_PTCR5_RFS_DIR_MASK|macro|AUDMUX_PTCR5_RFS_DIR_MASK
DECL|AUDMUX_PTCR5_RFS_DIR_SHIFT|macro|AUDMUX_PTCR5_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR5_SYN_MASK|macro|AUDMUX_PTCR5_SYN_MASK
DECL|AUDMUX_PTCR5_SYN_SHIFT|macro|AUDMUX_PTCR5_SYN_SHIFT
DECL|AUDMUX_PTCR5_TCLKDIR_MASK|macro|AUDMUX_PTCR5_TCLKDIR_MASK
DECL|AUDMUX_PTCR5_TCLKDIR_SHIFT|macro|AUDMUX_PTCR5_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR5_TCSEL_MASK|macro|AUDMUX_PTCR5_TCSEL_MASK
DECL|AUDMUX_PTCR5_TCSEL_SHIFT|macro|AUDMUX_PTCR5_TCSEL_SHIFT
DECL|AUDMUX_PTCR5_TCSEL|macro|AUDMUX_PTCR5_TCSEL
DECL|AUDMUX_PTCR5_TFSEL_MASK|macro|AUDMUX_PTCR5_TFSEL_MASK
DECL|AUDMUX_PTCR5_TFSEL_SHIFT|macro|AUDMUX_PTCR5_TFSEL_SHIFT
DECL|AUDMUX_PTCR5_TFSEL|macro|AUDMUX_PTCR5_TFSEL
DECL|AUDMUX_PTCR5_TFS_DIR_MASK|macro|AUDMUX_PTCR5_TFS_DIR_MASK
DECL|AUDMUX_PTCR5_TFS_DIR_SHIFT|macro|AUDMUX_PTCR5_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR5|macro|AUDMUX_PTCR5
DECL|AUDMUX_PTCR6_RCLKDIR_MASK|macro|AUDMUX_PTCR6_RCLKDIR_MASK
DECL|AUDMUX_PTCR6_RCLKDIR_SHIFT|macro|AUDMUX_PTCR6_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR6_RCSEL_MASK|macro|AUDMUX_PTCR6_RCSEL_MASK
DECL|AUDMUX_PTCR6_RCSEL_SHIFT|macro|AUDMUX_PTCR6_RCSEL_SHIFT
DECL|AUDMUX_PTCR6_RCSEL|macro|AUDMUX_PTCR6_RCSEL
DECL|AUDMUX_PTCR6_REG|macro|AUDMUX_PTCR6_REG
DECL|AUDMUX_PTCR6_RFSEL_MASK|macro|AUDMUX_PTCR6_RFSEL_MASK
DECL|AUDMUX_PTCR6_RFSEL_SHIFT|macro|AUDMUX_PTCR6_RFSEL_SHIFT
DECL|AUDMUX_PTCR6_RFSEL|macro|AUDMUX_PTCR6_RFSEL
DECL|AUDMUX_PTCR6_RFS_DIR_MASK|macro|AUDMUX_PTCR6_RFS_DIR_MASK
DECL|AUDMUX_PTCR6_RFS_DIR_SHIFT|macro|AUDMUX_PTCR6_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR6_SYN_MASK|macro|AUDMUX_PTCR6_SYN_MASK
DECL|AUDMUX_PTCR6_SYN_SHIFT|macro|AUDMUX_PTCR6_SYN_SHIFT
DECL|AUDMUX_PTCR6_TCLKDIR_MASK|macro|AUDMUX_PTCR6_TCLKDIR_MASK
DECL|AUDMUX_PTCR6_TCLKDIR_SHIFT|macro|AUDMUX_PTCR6_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR6_TCSEL_MASK|macro|AUDMUX_PTCR6_TCSEL_MASK
DECL|AUDMUX_PTCR6_TCSEL_SHIFT|macro|AUDMUX_PTCR6_TCSEL_SHIFT
DECL|AUDMUX_PTCR6_TCSEL|macro|AUDMUX_PTCR6_TCSEL
DECL|AUDMUX_PTCR6_TFSEL_MASK|macro|AUDMUX_PTCR6_TFSEL_MASK
DECL|AUDMUX_PTCR6_TFSEL_SHIFT|macro|AUDMUX_PTCR6_TFSEL_SHIFT
DECL|AUDMUX_PTCR6_TFSEL|macro|AUDMUX_PTCR6_TFSEL
DECL|AUDMUX_PTCR6_TFS_DIR_MASK|macro|AUDMUX_PTCR6_TFS_DIR_MASK
DECL|AUDMUX_PTCR6_TFS_DIR_SHIFT|macro|AUDMUX_PTCR6_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR6|macro|AUDMUX_PTCR6
DECL|AUDMUX_PTCR7_RCLKDIR_MASK|macro|AUDMUX_PTCR7_RCLKDIR_MASK
DECL|AUDMUX_PTCR7_RCLKDIR_SHIFT|macro|AUDMUX_PTCR7_RCLKDIR_SHIFT
DECL|AUDMUX_PTCR7_RCSEL_MASK|macro|AUDMUX_PTCR7_RCSEL_MASK
DECL|AUDMUX_PTCR7_RCSEL_SHIFT|macro|AUDMUX_PTCR7_RCSEL_SHIFT
DECL|AUDMUX_PTCR7_RCSEL|macro|AUDMUX_PTCR7_RCSEL
DECL|AUDMUX_PTCR7_REG|macro|AUDMUX_PTCR7_REG
DECL|AUDMUX_PTCR7_RFSEL_MASK|macro|AUDMUX_PTCR7_RFSEL_MASK
DECL|AUDMUX_PTCR7_RFSEL_SHIFT|macro|AUDMUX_PTCR7_RFSEL_SHIFT
DECL|AUDMUX_PTCR7_RFSEL|macro|AUDMUX_PTCR7_RFSEL
DECL|AUDMUX_PTCR7_RFS_DIR_MASK|macro|AUDMUX_PTCR7_RFS_DIR_MASK
DECL|AUDMUX_PTCR7_RFS_DIR_SHIFT|macro|AUDMUX_PTCR7_RFS_DIR_SHIFT
DECL|AUDMUX_PTCR7_SYN_MASK|macro|AUDMUX_PTCR7_SYN_MASK
DECL|AUDMUX_PTCR7_SYN_SHIFT|macro|AUDMUX_PTCR7_SYN_SHIFT
DECL|AUDMUX_PTCR7_TCLKDIR_MASK|macro|AUDMUX_PTCR7_TCLKDIR_MASK
DECL|AUDMUX_PTCR7_TCLKDIR_SHIFT|macro|AUDMUX_PTCR7_TCLKDIR_SHIFT
DECL|AUDMUX_PTCR7_TCSEL_MASK|macro|AUDMUX_PTCR7_TCSEL_MASK
DECL|AUDMUX_PTCR7_TCSEL_SHIFT|macro|AUDMUX_PTCR7_TCSEL_SHIFT
DECL|AUDMUX_PTCR7_TCSEL|macro|AUDMUX_PTCR7_TCSEL
DECL|AUDMUX_PTCR7_TFSEL_MASK|macro|AUDMUX_PTCR7_TFSEL_MASK
DECL|AUDMUX_PTCR7_TFSEL_SHIFT|macro|AUDMUX_PTCR7_TFSEL_SHIFT
DECL|AUDMUX_PTCR7_TFSEL|macro|AUDMUX_PTCR7_TFSEL
DECL|AUDMUX_PTCR7_TFS_DIR_MASK|macro|AUDMUX_PTCR7_TFS_DIR_MASK
DECL|AUDMUX_PTCR7_TFS_DIR_SHIFT|macro|AUDMUX_PTCR7_TFS_DIR_SHIFT
DECL|AUDMUX_PTCR7|macro|AUDMUX_PTCR7
DECL|AUDMUX_Type|typedef|} AUDMUX_Type, *AUDMUX_MemMapPtr;
DECL|AUDMUX|macro|AUDMUX
DECL|AUTOCMD12_ERR_STATUS|member|__I uint32_t AUTOCMD12_ERR_STATUS; /**< Auto CMD12 Error Status, offset: 0x3C */
DECL|AUXILIARY|member|__IO uint32_t AUXILIARY; /**< GPMI Auxiliary Address Register Description, offset: 0x50 */
DECL|BCH_BASE_ADDRS|macro|BCH_BASE_ADDRS
DECL|BCH_BASE_PTRS|macro|BCH_BASE_PTRS
DECL|BCH_BASE_PTR|macro|BCH_BASE_PTR
DECL|BCH_BASE|macro|BCH_BASE
DECL|BCH_BLOCKNAME_CLR_NAME_MASK|macro|BCH_BLOCKNAME_CLR_NAME_MASK
DECL|BCH_BLOCKNAME_CLR_NAME_SHIFT|macro|BCH_BLOCKNAME_CLR_NAME_SHIFT
DECL|BCH_BLOCKNAME_CLR_NAME|macro|BCH_BLOCKNAME_CLR_NAME
DECL|BCH_BLOCKNAME_CLR_REG|macro|BCH_BLOCKNAME_CLR_REG
DECL|BCH_BLOCKNAME_CLR|macro|BCH_BLOCKNAME_CLR
DECL|BCH_BLOCKNAME_NAME_MASK|macro|BCH_BLOCKNAME_NAME_MASK
DECL|BCH_BLOCKNAME_NAME_SHIFT|macro|BCH_BLOCKNAME_NAME_SHIFT
DECL|BCH_BLOCKNAME_NAME|macro|BCH_BLOCKNAME_NAME
DECL|BCH_BLOCKNAME_REG|macro|BCH_BLOCKNAME_REG
DECL|BCH_BLOCKNAME_SET_NAME_MASK|macro|BCH_BLOCKNAME_SET_NAME_MASK
DECL|BCH_BLOCKNAME_SET_NAME_SHIFT|macro|BCH_BLOCKNAME_SET_NAME_SHIFT
DECL|BCH_BLOCKNAME_SET_NAME|macro|BCH_BLOCKNAME_SET_NAME
DECL|BCH_BLOCKNAME_SET_REG|macro|BCH_BLOCKNAME_SET_REG
DECL|BCH_BLOCKNAME_SET|macro|BCH_BLOCKNAME_SET
DECL|BCH_BLOCKNAME_TOG_NAME_MASK|macro|BCH_BLOCKNAME_TOG_NAME_MASK
DECL|BCH_BLOCKNAME_TOG_NAME_SHIFT|macro|BCH_BLOCKNAME_TOG_NAME_SHIFT
DECL|BCH_BLOCKNAME_TOG_NAME|macro|BCH_BLOCKNAME_TOG_NAME
DECL|BCH_BLOCKNAME_TOG_REG|macro|BCH_BLOCKNAME_TOG_REG
DECL|BCH_BLOCKNAME_TOG|macro|BCH_BLOCKNAME_TOG
DECL|BCH_BLOCKNAME|macro|BCH_BLOCKNAME
DECL|BCH_CTRL_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_CLKGATE_MASK|macro|BCH_CTRL_CLKGATE_MASK
DECL|BCH_CTRL_CLKGATE_SHIFT|macro|BCH_CTRL_CLKGATE_SHIFT
DECL|BCH_CTRL_CLR_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_CLR_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_CLR_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_CLR_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_CLR_CLKGATE_MASK|macro|BCH_CTRL_CLR_CLKGATE_MASK
DECL|BCH_CTRL_CLR_CLKGATE_SHIFT|macro|BCH_CTRL_CLR_CLKGATE_SHIFT
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_CLR_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_CLR_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_MASK|macro|BCH_CTRL_CLR_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_CLR_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_CLR_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_CLR_DEBUGSYNDROME_MASK|macro|BCH_CTRL_CLR_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_CLR_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_CLR_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_CLR_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_CLR_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_CLR_M2M_ENABLE_MASK|macro|BCH_CTRL_CLR_M2M_ENABLE_MASK
DECL|BCH_CTRL_CLR_M2M_ENABLE_SHIFT|macro|BCH_CTRL_CLR_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_CLR_M2M_ENCODE_MASK|macro|BCH_CTRL_CLR_M2M_ENCODE_MASK
DECL|BCH_CTRL_CLR_M2M_ENCODE_SHIFT|macro|BCH_CTRL_CLR_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_CLR_M2M_LAYOUT_MASK|macro|BCH_CTRL_CLR_M2M_LAYOUT_MASK
DECL|BCH_CTRL_CLR_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_CLR_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_CLR_M2M_LAYOUT|macro|BCH_CTRL_CLR_M2M_LAYOUT
DECL|BCH_CTRL_CLR_REG|macro|BCH_CTRL_CLR_REG
DECL|BCH_CTRL_CLR_RSVD0_MASK|macro|BCH_CTRL_CLR_RSVD0_MASK
DECL|BCH_CTRL_CLR_RSVD0_SHIFT|macro|BCH_CTRL_CLR_RSVD0_SHIFT
DECL|BCH_CTRL_CLR_RSVD1_MASK|macro|BCH_CTRL_CLR_RSVD1_MASK
DECL|BCH_CTRL_CLR_RSVD1_SHIFT|macro|BCH_CTRL_CLR_RSVD1_SHIFT
DECL|BCH_CTRL_CLR_RSVD1|macro|BCH_CTRL_CLR_RSVD1
DECL|BCH_CTRL_CLR_RSVD2_MASK|macro|BCH_CTRL_CLR_RSVD2_MASK
DECL|BCH_CTRL_CLR_RSVD2_SHIFT|macro|BCH_CTRL_CLR_RSVD2_SHIFT
DECL|BCH_CTRL_CLR_RSVD3_MASK|macro|BCH_CTRL_CLR_RSVD3_MASK
DECL|BCH_CTRL_CLR_RSVD3_SHIFT|macro|BCH_CTRL_CLR_RSVD3_SHIFT
DECL|BCH_CTRL_CLR_RSVD3|macro|BCH_CTRL_CLR_RSVD3
DECL|BCH_CTRL_CLR_RSVD4_MASK|macro|BCH_CTRL_CLR_RSVD4_MASK
DECL|BCH_CTRL_CLR_RSVD4_SHIFT|macro|BCH_CTRL_CLR_RSVD4_SHIFT
DECL|BCH_CTRL_CLR_RSVD4|macro|BCH_CTRL_CLR_RSVD4
DECL|BCH_CTRL_CLR_RSVD5_MASK|macro|BCH_CTRL_CLR_RSVD5_MASK
DECL|BCH_CTRL_CLR_RSVD5_SHIFT|macro|BCH_CTRL_CLR_RSVD5_SHIFT
DECL|BCH_CTRL_CLR_RSVD5|macro|BCH_CTRL_CLR_RSVD5
DECL|BCH_CTRL_CLR_SFTRST_MASK|macro|BCH_CTRL_CLR_SFTRST_MASK
DECL|BCH_CTRL_CLR_SFTRST_SHIFT|macro|BCH_CTRL_CLR_SFTRST_SHIFT
DECL|BCH_CTRL_CLR|macro|BCH_CTRL_CLR
DECL|BCH_CTRL_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_COMPLETE_IRQ_MASK|macro|BCH_CTRL_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_DEBUGSYNDROME_MASK|macro|BCH_CTRL_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_M2M_ENABLE_MASK|macro|BCH_CTRL_M2M_ENABLE_MASK
DECL|BCH_CTRL_M2M_ENABLE_SHIFT|macro|BCH_CTRL_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_M2M_ENCODE_MASK|macro|BCH_CTRL_M2M_ENCODE_MASK
DECL|BCH_CTRL_M2M_ENCODE_SHIFT|macro|BCH_CTRL_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_M2M_LAYOUT_MASK|macro|BCH_CTRL_M2M_LAYOUT_MASK
DECL|BCH_CTRL_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_M2M_LAYOUT|macro|BCH_CTRL_M2M_LAYOUT
DECL|BCH_CTRL_REG|macro|BCH_CTRL_REG
DECL|BCH_CTRL_RSVD0_MASK|macro|BCH_CTRL_RSVD0_MASK
DECL|BCH_CTRL_RSVD0_SHIFT|macro|BCH_CTRL_RSVD0_SHIFT
DECL|BCH_CTRL_RSVD1_MASK|macro|BCH_CTRL_RSVD1_MASK
DECL|BCH_CTRL_RSVD1_SHIFT|macro|BCH_CTRL_RSVD1_SHIFT
DECL|BCH_CTRL_RSVD1|macro|BCH_CTRL_RSVD1
DECL|BCH_CTRL_RSVD2_MASK|macro|BCH_CTRL_RSVD2_MASK
DECL|BCH_CTRL_RSVD2_SHIFT|macro|BCH_CTRL_RSVD2_SHIFT
DECL|BCH_CTRL_RSVD3_MASK|macro|BCH_CTRL_RSVD3_MASK
DECL|BCH_CTRL_RSVD3_SHIFT|macro|BCH_CTRL_RSVD3_SHIFT
DECL|BCH_CTRL_RSVD3|macro|BCH_CTRL_RSVD3
DECL|BCH_CTRL_RSVD4_MASK|macro|BCH_CTRL_RSVD4_MASK
DECL|BCH_CTRL_RSVD4_SHIFT|macro|BCH_CTRL_RSVD4_SHIFT
DECL|BCH_CTRL_RSVD4|macro|BCH_CTRL_RSVD4
DECL|BCH_CTRL_RSVD5_MASK|macro|BCH_CTRL_RSVD5_MASK
DECL|BCH_CTRL_RSVD5_SHIFT|macro|BCH_CTRL_RSVD5_SHIFT
DECL|BCH_CTRL_RSVD5|macro|BCH_CTRL_RSVD5
DECL|BCH_CTRL_SET_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_SET_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_SET_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_SET_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_SET_CLKGATE_MASK|macro|BCH_CTRL_SET_CLKGATE_MASK
DECL|BCH_CTRL_SET_CLKGATE_SHIFT|macro|BCH_CTRL_SET_CLKGATE_SHIFT
DECL|BCH_CTRL_SET_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_SET_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_SET_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_SET_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_SET_COMPLETE_IRQ_MASK|macro|BCH_CTRL_SET_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_SET_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_SET_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_SET_DEBUGSYNDROME_MASK|macro|BCH_CTRL_SET_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_SET_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_SET_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_SET_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_SET_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_SET_M2M_ENABLE_MASK|macro|BCH_CTRL_SET_M2M_ENABLE_MASK
DECL|BCH_CTRL_SET_M2M_ENABLE_SHIFT|macro|BCH_CTRL_SET_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_SET_M2M_ENCODE_MASK|macro|BCH_CTRL_SET_M2M_ENCODE_MASK
DECL|BCH_CTRL_SET_M2M_ENCODE_SHIFT|macro|BCH_CTRL_SET_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_SET_M2M_LAYOUT_MASK|macro|BCH_CTRL_SET_M2M_LAYOUT_MASK
DECL|BCH_CTRL_SET_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_SET_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_SET_M2M_LAYOUT|macro|BCH_CTRL_SET_M2M_LAYOUT
DECL|BCH_CTRL_SET_REG|macro|BCH_CTRL_SET_REG
DECL|BCH_CTRL_SET_RSVD0_MASK|macro|BCH_CTRL_SET_RSVD0_MASK
DECL|BCH_CTRL_SET_RSVD0_SHIFT|macro|BCH_CTRL_SET_RSVD0_SHIFT
DECL|BCH_CTRL_SET_RSVD1_MASK|macro|BCH_CTRL_SET_RSVD1_MASK
DECL|BCH_CTRL_SET_RSVD1_SHIFT|macro|BCH_CTRL_SET_RSVD1_SHIFT
DECL|BCH_CTRL_SET_RSVD1|macro|BCH_CTRL_SET_RSVD1
DECL|BCH_CTRL_SET_RSVD2_MASK|macro|BCH_CTRL_SET_RSVD2_MASK
DECL|BCH_CTRL_SET_RSVD2_SHIFT|macro|BCH_CTRL_SET_RSVD2_SHIFT
DECL|BCH_CTRL_SET_RSVD3_MASK|macro|BCH_CTRL_SET_RSVD3_MASK
DECL|BCH_CTRL_SET_RSVD3_SHIFT|macro|BCH_CTRL_SET_RSVD3_SHIFT
DECL|BCH_CTRL_SET_RSVD3|macro|BCH_CTRL_SET_RSVD3
DECL|BCH_CTRL_SET_RSVD4_MASK|macro|BCH_CTRL_SET_RSVD4_MASK
DECL|BCH_CTRL_SET_RSVD4_SHIFT|macro|BCH_CTRL_SET_RSVD4_SHIFT
DECL|BCH_CTRL_SET_RSVD4|macro|BCH_CTRL_SET_RSVD4
DECL|BCH_CTRL_SET_RSVD5_MASK|macro|BCH_CTRL_SET_RSVD5_MASK
DECL|BCH_CTRL_SET_RSVD5_SHIFT|macro|BCH_CTRL_SET_RSVD5_SHIFT
DECL|BCH_CTRL_SET_RSVD5|macro|BCH_CTRL_SET_RSVD5
DECL|BCH_CTRL_SET_SFTRST_MASK|macro|BCH_CTRL_SET_SFTRST_MASK
DECL|BCH_CTRL_SET_SFTRST_SHIFT|macro|BCH_CTRL_SET_SFTRST_SHIFT
DECL|BCH_CTRL_SET|macro|BCH_CTRL_SET
DECL|BCH_CTRL_SFTRST_MASK|macro|BCH_CTRL_SFTRST_MASK
DECL|BCH_CTRL_SFTRST_SHIFT|macro|BCH_CTRL_SFTRST_SHIFT
DECL|BCH_CTRL_TOG_BM_ERROR_IRQ_MASK|macro|BCH_CTRL_TOG_BM_ERROR_IRQ_MASK
DECL|BCH_CTRL_TOG_BM_ERROR_IRQ_SHIFT|macro|BCH_CTRL_TOG_BM_ERROR_IRQ_SHIFT
DECL|BCH_CTRL_TOG_CLKGATE_MASK|macro|BCH_CTRL_TOG_CLKGATE_MASK
DECL|BCH_CTRL_TOG_CLKGATE_SHIFT|macro|BCH_CTRL_TOG_CLKGATE_SHIFT
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_EN_MASK|macro|BCH_CTRL_TOG_COMPLETE_IRQ_EN_MASK
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_EN_SHIFT|macro|BCH_CTRL_TOG_COMPLETE_IRQ_EN_SHIFT
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_MASK|macro|BCH_CTRL_TOG_COMPLETE_IRQ_MASK
DECL|BCH_CTRL_TOG_COMPLETE_IRQ_SHIFT|macro|BCH_CTRL_TOG_COMPLETE_IRQ_SHIFT
DECL|BCH_CTRL_TOG_DEBUGSYNDROME_MASK|macro|BCH_CTRL_TOG_DEBUGSYNDROME_MASK
DECL|BCH_CTRL_TOG_DEBUGSYNDROME_SHIFT|macro|BCH_CTRL_TOG_DEBUGSYNDROME_SHIFT
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_MASK|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_MASK
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_SHIFT|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_EN_SHIFT
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_MASK|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_MASK
DECL|BCH_CTRL_TOG_DEBUG_STALL_IRQ_SHIFT|macro|BCH_CTRL_TOG_DEBUG_STALL_IRQ_SHIFT
DECL|BCH_CTRL_TOG_M2M_ENABLE_MASK|macro|BCH_CTRL_TOG_M2M_ENABLE_MASK
DECL|BCH_CTRL_TOG_M2M_ENABLE_SHIFT|macro|BCH_CTRL_TOG_M2M_ENABLE_SHIFT
DECL|BCH_CTRL_TOG_M2M_ENCODE_MASK|macro|BCH_CTRL_TOG_M2M_ENCODE_MASK
DECL|BCH_CTRL_TOG_M2M_ENCODE_SHIFT|macro|BCH_CTRL_TOG_M2M_ENCODE_SHIFT
DECL|BCH_CTRL_TOG_M2M_LAYOUT_MASK|macro|BCH_CTRL_TOG_M2M_LAYOUT_MASK
DECL|BCH_CTRL_TOG_M2M_LAYOUT_SHIFT|macro|BCH_CTRL_TOG_M2M_LAYOUT_SHIFT
DECL|BCH_CTRL_TOG_M2M_LAYOUT|macro|BCH_CTRL_TOG_M2M_LAYOUT
DECL|BCH_CTRL_TOG_REG|macro|BCH_CTRL_TOG_REG
DECL|BCH_CTRL_TOG_RSVD0_MASK|macro|BCH_CTRL_TOG_RSVD0_MASK
DECL|BCH_CTRL_TOG_RSVD0_SHIFT|macro|BCH_CTRL_TOG_RSVD0_SHIFT
DECL|BCH_CTRL_TOG_RSVD1_MASK|macro|BCH_CTRL_TOG_RSVD1_MASK
DECL|BCH_CTRL_TOG_RSVD1_SHIFT|macro|BCH_CTRL_TOG_RSVD1_SHIFT
DECL|BCH_CTRL_TOG_RSVD1|macro|BCH_CTRL_TOG_RSVD1
DECL|BCH_CTRL_TOG_RSVD2_MASK|macro|BCH_CTRL_TOG_RSVD2_MASK
DECL|BCH_CTRL_TOG_RSVD2_SHIFT|macro|BCH_CTRL_TOG_RSVD2_SHIFT
DECL|BCH_CTRL_TOG_RSVD3_MASK|macro|BCH_CTRL_TOG_RSVD3_MASK
DECL|BCH_CTRL_TOG_RSVD3_SHIFT|macro|BCH_CTRL_TOG_RSVD3_SHIFT
DECL|BCH_CTRL_TOG_RSVD3|macro|BCH_CTRL_TOG_RSVD3
DECL|BCH_CTRL_TOG_RSVD4_MASK|macro|BCH_CTRL_TOG_RSVD4_MASK
DECL|BCH_CTRL_TOG_RSVD4_SHIFT|macro|BCH_CTRL_TOG_RSVD4_SHIFT
DECL|BCH_CTRL_TOG_RSVD4|macro|BCH_CTRL_TOG_RSVD4
DECL|BCH_CTRL_TOG_RSVD5_MASK|macro|BCH_CTRL_TOG_RSVD5_MASK
DECL|BCH_CTRL_TOG_RSVD5_SHIFT|macro|BCH_CTRL_TOG_RSVD5_SHIFT
DECL|BCH_CTRL_TOG_RSVD5|macro|BCH_CTRL_TOG_RSVD5
DECL|BCH_CTRL_TOG_SFTRST_MASK|macro|BCH_CTRL_TOG_SFTRST_MASK
DECL|BCH_CTRL_TOG_SFTRST_SHIFT|macro|BCH_CTRL_TOG_SFTRST_SHIFT
DECL|BCH_CTRL_TOG|macro|BCH_CTRL_TOG
DECL|BCH_CTRL|macro|BCH_CTRL
DECL|BCH_DATAPTR_ADDR_MASK|macro|BCH_DATAPTR_ADDR_MASK
DECL|BCH_DATAPTR_ADDR_SHIFT|macro|BCH_DATAPTR_ADDR_SHIFT
DECL|BCH_DATAPTR_ADDR|macro|BCH_DATAPTR_ADDR
DECL|BCH_DATAPTR_CLR_ADDR_MASK|macro|BCH_DATAPTR_CLR_ADDR_MASK
DECL|BCH_DATAPTR_CLR_ADDR_SHIFT|macro|BCH_DATAPTR_CLR_ADDR_SHIFT
DECL|BCH_DATAPTR_CLR_ADDR|macro|BCH_DATAPTR_CLR_ADDR
DECL|BCH_DATAPTR_CLR_REG|macro|BCH_DATAPTR_CLR_REG
DECL|BCH_DATAPTR_CLR|macro|BCH_DATAPTR_CLR
DECL|BCH_DATAPTR_REG|macro|BCH_DATAPTR_REG
DECL|BCH_DATAPTR_SET_ADDR_MASK|macro|BCH_DATAPTR_SET_ADDR_MASK
DECL|BCH_DATAPTR_SET_ADDR_SHIFT|macro|BCH_DATAPTR_SET_ADDR_SHIFT
DECL|BCH_DATAPTR_SET_ADDR|macro|BCH_DATAPTR_SET_ADDR
DECL|BCH_DATAPTR_SET_REG|macro|BCH_DATAPTR_SET_REG
DECL|BCH_DATAPTR_SET|macro|BCH_DATAPTR_SET
DECL|BCH_DATAPTR_TOG_ADDR_MASK|macro|BCH_DATAPTR_TOG_ADDR_MASK
DECL|BCH_DATAPTR_TOG_ADDR_SHIFT|macro|BCH_DATAPTR_TOG_ADDR_SHIFT
DECL|BCH_DATAPTR_TOG_ADDR|macro|BCH_DATAPTR_TOG_ADDR
DECL|BCH_DATAPTR_TOG_REG|macro|BCH_DATAPTR_TOG_REG
DECL|BCH_DATAPTR_TOG|macro|BCH_DATAPTR_TOG
DECL|BCH_DATAPTR|macro|BCH_DATAPTR
DECL|BCH_DBGAHBMREAD_CLR_REG|macro|BCH_DBGAHBMREAD_CLR_REG
DECL|BCH_DBGAHBMREAD_CLR_VALUES_MASK|macro|BCH_DBGAHBMREAD_CLR_VALUES_MASK
DECL|BCH_DBGAHBMREAD_CLR_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_CLR_VALUES|macro|BCH_DBGAHBMREAD_CLR_VALUES
DECL|BCH_DBGAHBMREAD_CLR|macro|BCH_DBGAHBMREAD_CLR
DECL|BCH_DBGAHBMREAD_REG|macro|BCH_DBGAHBMREAD_REG
DECL|BCH_DBGAHBMREAD_SET_REG|macro|BCH_DBGAHBMREAD_SET_REG
DECL|BCH_DBGAHBMREAD_SET_VALUES_MASK|macro|BCH_DBGAHBMREAD_SET_VALUES_MASK
DECL|BCH_DBGAHBMREAD_SET_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_SET_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_SET_VALUES|macro|BCH_DBGAHBMREAD_SET_VALUES
DECL|BCH_DBGAHBMREAD_SET|macro|BCH_DBGAHBMREAD_SET
DECL|BCH_DBGAHBMREAD_TOG_REG|macro|BCH_DBGAHBMREAD_TOG_REG
DECL|BCH_DBGAHBMREAD_TOG_VALUES_MASK|macro|BCH_DBGAHBMREAD_TOG_VALUES_MASK
DECL|BCH_DBGAHBMREAD_TOG_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_TOG_VALUES|macro|BCH_DBGAHBMREAD_TOG_VALUES
DECL|BCH_DBGAHBMREAD_TOG|macro|BCH_DBGAHBMREAD_TOG
DECL|BCH_DBGAHBMREAD_VALUES_MASK|macro|BCH_DBGAHBMREAD_VALUES_MASK
DECL|BCH_DBGAHBMREAD_VALUES_SHIFT|macro|BCH_DBGAHBMREAD_VALUES_SHIFT
DECL|BCH_DBGAHBMREAD_VALUES|macro|BCH_DBGAHBMREAD_VALUES
DECL|BCH_DBGAHBMREAD|macro|BCH_DBGAHBMREAD
DECL|BCH_DBGCSFEREAD_CLR_REG|macro|BCH_DBGCSFEREAD_CLR_REG
DECL|BCH_DBGCSFEREAD_CLR_VALUES_MASK|macro|BCH_DBGCSFEREAD_CLR_VALUES_MASK
DECL|BCH_DBGCSFEREAD_CLR_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_CLR_VALUES|macro|BCH_DBGCSFEREAD_CLR_VALUES
DECL|BCH_DBGCSFEREAD_CLR|macro|BCH_DBGCSFEREAD_CLR
DECL|BCH_DBGCSFEREAD_REG|macro|BCH_DBGCSFEREAD_REG
DECL|BCH_DBGCSFEREAD_SET_REG|macro|BCH_DBGCSFEREAD_SET_REG
DECL|BCH_DBGCSFEREAD_SET_VALUES_MASK|macro|BCH_DBGCSFEREAD_SET_VALUES_MASK
DECL|BCH_DBGCSFEREAD_SET_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_SET_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_SET_VALUES|macro|BCH_DBGCSFEREAD_SET_VALUES
DECL|BCH_DBGCSFEREAD_SET|macro|BCH_DBGCSFEREAD_SET
DECL|BCH_DBGCSFEREAD_TOG_REG|macro|BCH_DBGCSFEREAD_TOG_REG
DECL|BCH_DBGCSFEREAD_TOG_VALUES_MASK|macro|BCH_DBGCSFEREAD_TOG_VALUES_MASK
DECL|BCH_DBGCSFEREAD_TOG_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_TOG_VALUES|macro|BCH_DBGCSFEREAD_TOG_VALUES
DECL|BCH_DBGCSFEREAD_TOG|macro|BCH_DBGCSFEREAD_TOG
DECL|BCH_DBGCSFEREAD_VALUES_MASK|macro|BCH_DBGCSFEREAD_VALUES_MASK
DECL|BCH_DBGCSFEREAD_VALUES_SHIFT|macro|BCH_DBGCSFEREAD_VALUES_SHIFT
DECL|BCH_DBGCSFEREAD_VALUES|macro|BCH_DBGCSFEREAD_VALUES
DECL|BCH_DBGCSFEREAD|macro|BCH_DBGCSFEREAD
DECL|BCH_DBGKESREAD_CLR_REG|macro|BCH_DBGKESREAD_CLR_REG
DECL|BCH_DBGKESREAD_CLR_VALUES_MASK|macro|BCH_DBGKESREAD_CLR_VALUES_MASK
DECL|BCH_DBGKESREAD_CLR_VALUES_SHIFT|macro|BCH_DBGKESREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGKESREAD_CLR_VALUES|macro|BCH_DBGKESREAD_CLR_VALUES
DECL|BCH_DBGKESREAD_CLR|macro|BCH_DBGKESREAD_CLR
DECL|BCH_DBGKESREAD_REG|macro|BCH_DBGKESREAD_REG
DECL|BCH_DBGKESREAD_SET_REG|macro|BCH_DBGKESREAD_SET_REG
DECL|BCH_DBGKESREAD_SET_VALUES_MASK|macro|BCH_DBGKESREAD_SET_VALUES_MASK
DECL|BCH_DBGKESREAD_SET_VALUES_SHIFT|macro|BCH_DBGKESREAD_SET_VALUES_SHIFT
DECL|BCH_DBGKESREAD_SET_VALUES|macro|BCH_DBGKESREAD_SET_VALUES
DECL|BCH_DBGKESREAD_SET|macro|BCH_DBGKESREAD_SET
DECL|BCH_DBGKESREAD_TOG_REG|macro|BCH_DBGKESREAD_TOG_REG
DECL|BCH_DBGKESREAD_TOG_VALUES_MASK|macro|BCH_DBGKESREAD_TOG_VALUES_MASK
DECL|BCH_DBGKESREAD_TOG_VALUES_SHIFT|macro|BCH_DBGKESREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGKESREAD_TOG_VALUES|macro|BCH_DBGKESREAD_TOG_VALUES
DECL|BCH_DBGKESREAD_TOG|macro|BCH_DBGKESREAD_TOG
DECL|BCH_DBGKESREAD_VALUES_MASK|macro|BCH_DBGKESREAD_VALUES_MASK
DECL|BCH_DBGKESREAD_VALUES_SHIFT|macro|BCH_DBGKESREAD_VALUES_SHIFT
DECL|BCH_DBGKESREAD_VALUES|macro|BCH_DBGKESREAD_VALUES
DECL|BCH_DBGKESREAD|macro|BCH_DBGKESREAD
DECL|BCH_DBGSYNDGENREAD_CLR_REG|macro|BCH_DBGSYNDGENREAD_CLR_REG
DECL|BCH_DBGSYNDGENREAD_CLR_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_CLR_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_CLR_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_CLR_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_CLR_VALUES|macro|BCH_DBGSYNDGENREAD_CLR_VALUES
DECL|BCH_DBGSYNDGENREAD_CLR|macro|BCH_DBGSYNDGENREAD_CLR
DECL|BCH_DBGSYNDGENREAD_REG|macro|BCH_DBGSYNDGENREAD_REG
DECL|BCH_DBGSYNDGENREAD_SET_REG|macro|BCH_DBGSYNDGENREAD_SET_REG
DECL|BCH_DBGSYNDGENREAD_SET_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_SET_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_SET_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_SET_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_SET_VALUES|macro|BCH_DBGSYNDGENREAD_SET_VALUES
DECL|BCH_DBGSYNDGENREAD_SET|macro|BCH_DBGSYNDGENREAD_SET
DECL|BCH_DBGSYNDGENREAD_TOG_REG|macro|BCH_DBGSYNDGENREAD_TOG_REG
DECL|BCH_DBGSYNDGENREAD_TOG_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_TOG_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_TOG_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_TOG_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_TOG_VALUES|macro|BCH_DBGSYNDGENREAD_TOG_VALUES
DECL|BCH_DBGSYNDGENREAD_TOG|macro|BCH_DBGSYNDGENREAD_TOG
DECL|BCH_DBGSYNDGENREAD_VALUES_MASK|macro|BCH_DBGSYNDGENREAD_VALUES_MASK
DECL|BCH_DBGSYNDGENREAD_VALUES_SHIFT|macro|BCH_DBGSYNDGENREAD_VALUES_SHIFT
DECL|BCH_DBGSYNDGENREAD_VALUES|macro|BCH_DBGSYNDGENREAD_VALUES
DECL|BCH_DBGSYNDGENREAD|macro|BCH_DBGSYNDGENREAD
DECL|BCH_DEBUG0_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_CLR_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_CLR_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_CLR_DEBUG_REG_SELECT|macro|BCH_DEBUG0_CLR_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_CLR_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_CLR_KES_STANDALONE_MASK|macro|BCH_DEBUG0_CLR_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_CLR_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_CLR_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_CLR_REG|macro|BCH_DEBUG0_CLR_REG
DECL|BCH_DEBUG0_CLR_RSVD0_MASK|macro|BCH_DEBUG0_CLR_RSVD0_MASK
DECL|BCH_DEBUG0_CLR_RSVD0_SHIFT|macro|BCH_DEBUG0_CLR_RSVD0_SHIFT
DECL|BCH_DEBUG0_CLR_RSVD0|macro|BCH_DEBUG0_CLR_RSVD0
DECL|BCH_DEBUG0_CLR_RSVD1_MASK|macro|BCH_DEBUG0_CLR_RSVD1_MASK
DECL|BCH_DEBUG0_CLR_RSVD1_SHIFT|macro|BCH_DEBUG0_CLR_RSVD1_SHIFT
DECL|BCH_DEBUG0_CLR_RSVD1|macro|BCH_DEBUG0_CLR_RSVD1
DECL|BCH_DEBUG0_CLR|macro|BCH_DEBUG0_CLR
DECL|BCH_DEBUG0_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_DEBUG_REG_SELECT|macro|BCH_DEBUG0_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_KES_STANDALONE_MASK|macro|BCH_DEBUG0_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_REG|macro|BCH_DEBUG0_REG
DECL|BCH_DEBUG0_RSVD0_MASK|macro|BCH_DEBUG0_RSVD0_MASK
DECL|BCH_DEBUG0_RSVD0_SHIFT|macro|BCH_DEBUG0_RSVD0_SHIFT
DECL|BCH_DEBUG0_RSVD0|macro|BCH_DEBUG0_RSVD0
DECL|BCH_DEBUG0_RSVD1_MASK|macro|BCH_DEBUG0_RSVD1_MASK
DECL|BCH_DEBUG0_RSVD1_SHIFT|macro|BCH_DEBUG0_RSVD1_SHIFT
DECL|BCH_DEBUG0_RSVD1|macro|BCH_DEBUG0_RSVD1
DECL|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_SET_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_SET_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_SET_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_SET_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_SET_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_SET_DEBUG_REG_SELECT|macro|BCH_DEBUG0_SET_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_SET_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_SET_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_SET_KES_STANDALONE_MASK|macro|BCH_DEBUG0_SET_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_SET_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_SET_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_SET_REG|macro|BCH_DEBUG0_SET_REG
DECL|BCH_DEBUG0_SET_RSVD0_MASK|macro|BCH_DEBUG0_SET_RSVD0_MASK
DECL|BCH_DEBUG0_SET_RSVD0_SHIFT|macro|BCH_DEBUG0_SET_RSVD0_SHIFT
DECL|BCH_DEBUG0_SET_RSVD0|macro|BCH_DEBUG0_SET_RSVD0
DECL|BCH_DEBUG0_SET_RSVD1_MASK|macro|BCH_DEBUG0_SET_RSVD1_MASK
DECL|BCH_DEBUG0_SET_RSVD1_SHIFT|macro|BCH_DEBUG0_SET_RSVD1_SHIFT
DECL|BCH_DEBUG0_SET_RSVD1|macro|BCH_DEBUG0_SET_RSVD1
DECL|BCH_DEBUG0_SET|macro|BCH_DEBUG0_SET
DECL|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_MASK|macro|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_MASK
DECL|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_SHIFT|macro|BCH_DEBUG0_TOG_BM_KES_TEST_BYPASS_SHIFT
DECL|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_MASK|macro|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_MASK
DECL|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_SHIFT|macro|BCH_DEBUG0_TOG_DEBUG_REG_SELECT_SHIFT
DECL|BCH_DEBUG0_TOG_DEBUG_REG_SELECT|macro|BCH_DEBUG0_TOG_DEBUG_REG_SELECT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_KICK_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_KICK_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_KICK_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_KICK_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_MODE4K_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_PAYLOAD_FLAG_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_SHIFT_SYND_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STALL_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_STALL_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STALL_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_STALL_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STEP_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_STEP_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_STEP_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_STEP_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_MASK|macro|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_MASK
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_SHIFT|macro|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL_SHIFT
DECL|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL|macro|BCH_DEBUG0_TOG_KES_DEBUG_SYNDROME_SYMBOL
DECL|BCH_DEBUG0_TOG_KES_STANDALONE_MASK|macro|BCH_DEBUG0_TOG_KES_STANDALONE_MASK
DECL|BCH_DEBUG0_TOG_KES_STANDALONE_SHIFT|macro|BCH_DEBUG0_TOG_KES_STANDALONE_SHIFT
DECL|BCH_DEBUG0_TOG_REG|macro|BCH_DEBUG0_TOG_REG
DECL|BCH_DEBUG0_TOG_RSVD0_MASK|macro|BCH_DEBUG0_TOG_RSVD0_MASK
DECL|BCH_DEBUG0_TOG_RSVD0_SHIFT|macro|BCH_DEBUG0_TOG_RSVD0_SHIFT
DECL|BCH_DEBUG0_TOG_RSVD0|macro|BCH_DEBUG0_TOG_RSVD0
DECL|BCH_DEBUG0_TOG_RSVD1_MASK|macro|BCH_DEBUG0_TOG_RSVD1_MASK
DECL|BCH_DEBUG0_TOG_RSVD1_SHIFT|macro|BCH_DEBUG0_TOG_RSVD1_SHIFT
DECL|BCH_DEBUG0_TOG_RSVD1|macro|BCH_DEBUG0_TOG_RSVD1
DECL|BCH_DEBUG0_TOG|macro|BCH_DEBUG0_TOG
DECL|BCH_DEBUG0|macro|BCH_DEBUG0
DECL|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_CLR_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_CLR_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_CLR_REG|macro|BCH_DEBUG1_CLR_REG
DECL|BCH_DEBUG1_CLR_RSVD_MASK|macro|BCH_DEBUG1_CLR_RSVD_MASK
DECL|BCH_DEBUG1_CLR_RSVD_SHIFT|macro|BCH_DEBUG1_CLR_RSVD_SHIFT
DECL|BCH_DEBUG1_CLR_RSVD|macro|BCH_DEBUG1_CLR_RSVD
DECL|BCH_DEBUG1_CLR|macro|BCH_DEBUG1_CLR
DECL|BCH_DEBUG1_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_REG|macro|BCH_DEBUG1_REG
DECL|BCH_DEBUG1_RSVD_MASK|macro|BCH_DEBUG1_RSVD_MASK
DECL|BCH_DEBUG1_RSVD_SHIFT|macro|BCH_DEBUG1_RSVD_SHIFT
DECL|BCH_DEBUG1_RSVD|macro|BCH_DEBUG1_RSVD
DECL|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_SET_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_SET_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_SET_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_SET_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_SET_REG|macro|BCH_DEBUG1_SET_REG
DECL|BCH_DEBUG1_SET_RSVD_MASK|macro|BCH_DEBUG1_SET_RSVD_MASK
DECL|BCH_DEBUG1_SET_RSVD_SHIFT|macro|BCH_DEBUG1_SET_RSVD_SHIFT
DECL|BCH_DEBUG1_SET_RSVD|macro|BCH_DEBUG1_SET_RSVD
DECL|BCH_DEBUG1_SET|macro|BCH_DEBUG1_SET
DECL|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_MASK|macro|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_MASK
DECL|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_SHIFT|macro|BCH_DEBUG1_TOG_DEBUG1_PREERASECHK_SHIFT
DECL|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_MASK|macro|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_MASK
DECL|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_SHIFT|macro|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT_SHIFT
DECL|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT|macro|BCH_DEBUG1_TOG_ERASED_ZERO_COUNT
DECL|BCH_DEBUG1_TOG_REG|macro|BCH_DEBUG1_TOG_REG
DECL|BCH_DEBUG1_TOG_RSVD_MASK|macro|BCH_DEBUG1_TOG_RSVD_MASK
DECL|BCH_DEBUG1_TOG_RSVD_SHIFT|macro|BCH_DEBUG1_TOG_RSVD_SHIFT
DECL|BCH_DEBUG1_TOG_RSVD|macro|BCH_DEBUG1_TOG_RSVD
DECL|BCH_DEBUG1_TOG|macro|BCH_DEBUG1_TOG
DECL|BCH_DEBUG1|macro|BCH_DEBUG1
DECL|BCH_ENCODEPTR_ADDR_MASK|macro|BCH_ENCODEPTR_ADDR_MASK
DECL|BCH_ENCODEPTR_ADDR_SHIFT|macro|BCH_ENCODEPTR_ADDR_SHIFT
DECL|BCH_ENCODEPTR_ADDR|macro|BCH_ENCODEPTR_ADDR
DECL|BCH_ENCODEPTR_CLR_ADDR_MASK|macro|BCH_ENCODEPTR_CLR_ADDR_MASK
DECL|BCH_ENCODEPTR_CLR_ADDR_SHIFT|macro|BCH_ENCODEPTR_CLR_ADDR_SHIFT
DECL|BCH_ENCODEPTR_CLR_ADDR|macro|BCH_ENCODEPTR_CLR_ADDR
DECL|BCH_ENCODEPTR_CLR_REG|macro|BCH_ENCODEPTR_CLR_REG
DECL|BCH_ENCODEPTR_CLR|macro|BCH_ENCODEPTR_CLR
DECL|BCH_ENCODEPTR_REG|macro|BCH_ENCODEPTR_REG
DECL|BCH_ENCODEPTR_SET_ADDR_MASK|macro|BCH_ENCODEPTR_SET_ADDR_MASK
DECL|BCH_ENCODEPTR_SET_ADDR_SHIFT|macro|BCH_ENCODEPTR_SET_ADDR_SHIFT
DECL|BCH_ENCODEPTR_SET_ADDR|macro|BCH_ENCODEPTR_SET_ADDR
DECL|BCH_ENCODEPTR_SET_REG|macro|BCH_ENCODEPTR_SET_REG
DECL|BCH_ENCODEPTR_SET|macro|BCH_ENCODEPTR_SET
DECL|BCH_ENCODEPTR_TOG_ADDR_MASK|macro|BCH_ENCODEPTR_TOG_ADDR_MASK
DECL|BCH_ENCODEPTR_TOG_ADDR_SHIFT|macro|BCH_ENCODEPTR_TOG_ADDR_SHIFT
DECL|BCH_ENCODEPTR_TOG_ADDR|macro|BCH_ENCODEPTR_TOG_ADDR
DECL|BCH_ENCODEPTR_TOG_REG|macro|BCH_ENCODEPTR_TOG_REG
DECL|BCH_ENCODEPTR_TOG|macro|BCH_ENCODEPTR_TOG
DECL|BCH_ENCODEPTR|macro|BCH_ENCODEPTR
DECL|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_ECC0|macro|BCH_FLASH0LAYOUT0_CLR_ECC0
DECL|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH0LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH0LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_CLR_REG|macro|BCH_FLASH0LAYOUT0_CLR_REG
DECL|BCH_FLASH0LAYOUT0_CLR|macro|BCH_FLASH0LAYOUT0_CLR
DECL|BCH_FLASH0LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_ECC0|macro|BCH_FLASH0LAYOUT0_ECC0
DECL|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_META_SIZE|macro|BCH_FLASH0LAYOUT0_META_SIZE
DECL|BCH_FLASH0LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_NBLOCKS|macro|BCH_FLASH0LAYOUT0_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_REG|macro|BCH_FLASH0LAYOUT0_REG
DECL|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_ECC0|macro|BCH_FLASH0LAYOUT0_SET_ECC0
DECL|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_META_SIZE|macro|BCH_FLASH0LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH0LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH0LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_SET_REG|macro|BCH_FLASH0LAYOUT0_SET_REG
DECL|BCH_FLASH0LAYOUT0_SET|macro|BCH_FLASH0LAYOUT0_SET
DECL|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH0LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH0LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH0LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_ECC0|macro|BCH_FLASH0LAYOUT0_TOG_ECC0
DECL|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH0LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH0LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH0LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH0LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH0LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH0LAYOUT0_TOG_REG|macro|BCH_FLASH0LAYOUT0_TOG_REG
DECL|BCH_FLASH0LAYOUT0_TOG|macro|BCH_FLASH0LAYOUT0_TOG
DECL|BCH_FLASH0LAYOUT0|macro|BCH_FLASH0LAYOUT0
DECL|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_ECCN|macro|BCH_FLASH0LAYOUT1_CLR_ECCN
DECL|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_CLR_REG|macro|BCH_FLASH0LAYOUT1_CLR_REG
DECL|BCH_FLASH0LAYOUT1_CLR|macro|BCH_FLASH0LAYOUT1_CLR
DECL|BCH_FLASH0LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_ECCN|macro|BCH_FLASH0LAYOUT1_ECCN
DECL|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_REG|macro|BCH_FLASH0LAYOUT1_REG
DECL|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_ECCN|macro|BCH_FLASH0LAYOUT1_SET_ECCN
DECL|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_SET_REG|macro|BCH_FLASH0LAYOUT1_SET_REG
DECL|BCH_FLASH0LAYOUT1_SET|macro|BCH_FLASH0LAYOUT1_SET
DECL|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH0LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH0LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH0LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_ECCN|macro|BCH_FLASH0LAYOUT1_TOG_ECCN
DECL|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH0LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH0LAYOUT1_TOG_REG|macro|BCH_FLASH0LAYOUT1_TOG_REG
DECL|BCH_FLASH0LAYOUT1_TOG|macro|BCH_FLASH0LAYOUT1_TOG
DECL|BCH_FLASH0LAYOUT1|macro|BCH_FLASH0LAYOUT1
DECL|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_ECC0|macro|BCH_FLASH1LAYOUT0_CLR_ECC0
DECL|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH1LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH1LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_CLR_REG|macro|BCH_FLASH1LAYOUT0_CLR_REG
DECL|BCH_FLASH1LAYOUT0_CLR|macro|BCH_FLASH1LAYOUT0_CLR
DECL|BCH_FLASH1LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_ECC0|macro|BCH_FLASH1LAYOUT0_ECC0
DECL|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_META_SIZE|macro|BCH_FLASH1LAYOUT0_META_SIZE
DECL|BCH_FLASH1LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_NBLOCKS|macro|BCH_FLASH1LAYOUT0_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_REG|macro|BCH_FLASH1LAYOUT0_REG
DECL|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_ECC0|macro|BCH_FLASH1LAYOUT0_SET_ECC0
DECL|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_META_SIZE|macro|BCH_FLASH1LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH1LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH1LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_SET_REG|macro|BCH_FLASH1LAYOUT0_SET_REG
DECL|BCH_FLASH1LAYOUT0_SET|macro|BCH_FLASH1LAYOUT0_SET
DECL|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH1LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH1LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH1LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_ECC0|macro|BCH_FLASH1LAYOUT0_TOG_ECC0
DECL|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH1LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH1LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH1LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH1LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH1LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH1LAYOUT0_TOG_REG|macro|BCH_FLASH1LAYOUT0_TOG_REG
DECL|BCH_FLASH1LAYOUT0_TOG|macro|BCH_FLASH1LAYOUT0_TOG
DECL|BCH_FLASH1LAYOUT0|macro|BCH_FLASH1LAYOUT0
DECL|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_ECCN|macro|BCH_FLASH1LAYOUT1_CLR_ECCN
DECL|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_CLR_REG|macro|BCH_FLASH1LAYOUT1_CLR_REG
DECL|BCH_FLASH1LAYOUT1_CLR|macro|BCH_FLASH1LAYOUT1_CLR
DECL|BCH_FLASH1LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_ECCN|macro|BCH_FLASH1LAYOUT1_ECCN
DECL|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_REG|macro|BCH_FLASH1LAYOUT1_REG
DECL|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_ECCN|macro|BCH_FLASH1LAYOUT1_SET_ECCN
DECL|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_SET_REG|macro|BCH_FLASH1LAYOUT1_SET_REG
DECL|BCH_FLASH1LAYOUT1_SET|macro|BCH_FLASH1LAYOUT1_SET
DECL|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH1LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH1LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH1LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_ECCN|macro|BCH_FLASH1LAYOUT1_TOG_ECCN
DECL|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH1LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH1LAYOUT1_TOG_REG|macro|BCH_FLASH1LAYOUT1_TOG_REG
DECL|BCH_FLASH1LAYOUT1_TOG|macro|BCH_FLASH1LAYOUT1_TOG
DECL|BCH_FLASH1LAYOUT1|macro|BCH_FLASH1LAYOUT1
DECL|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_ECC0|macro|BCH_FLASH2LAYOUT0_CLR_ECC0
DECL|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH2LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH2LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_CLR_REG|macro|BCH_FLASH2LAYOUT0_CLR_REG
DECL|BCH_FLASH2LAYOUT0_CLR|macro|BCH_FLASH2LAYOUT0_CLR
DECL|BCH_FLASH2LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_ECC0|macro|BCH_FLASH2LAYOUT0_ECC0
DECL|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_META_SIZE|macro|BCH_FLASH2LAYOUT0_META_SIZE
DECL|BCH_FLASH2LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_NBLOCKS|macro|BCH_FLASH2LAYOUT0_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_REG|macro|BCH_FLASH2LAYOUT0_REG
DECL|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_ECC0|macro|BCH_FLASH2LAYOUT0_SET_ECC0
DECL|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_META_SIZE|macro|BCH_FLASH2LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH2LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH2LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_SET_REG|macro|BCH_FLASH2LAYOUT0_SET_REG
DECL|BCH_FLASH2LAYOUT0_SET|macro|BCH_FLASH2LAYOUT0_SET
DECL|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH2LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH2LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH2LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_ECC0|macro|BCH_FLASH2LAYOUT0_TOG_ECC0
DECL|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH2LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH2LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH2LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH2LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH2LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH2LAYOUT0_TOG_REG|macro|BCH_FLASH2LAYOUT0_TOG_REG
DECL|BCH_FLASH2LAYOUT0_TOG|macro|BCH_FLASH2LAYOUT0_TOG
DECL|BCH_FLASH2LAYOUT0|macro|BCH_FLASH2LAYOUT0
DECL|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_ECCN|macro|BCH_FLASH2LAYOUT1_CLR_ECCN
DECL|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_CLR_REG|macro|BCH_FLASH2LAYOUT1_CLR_REG
DECL|BCH_FLASH2LAYOUT1_CLR|macro|BCH_FLASH2LAYOUT1_CLR
DECL|BCH_FLASH2LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_ECCN|macro|BCH_FLASH2LAYOUT1_ECCN
DECL|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_REG|macro|BCH_FLASH2LAYOUT1_REG
DECL|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_ECCN|macro|BCH_FLASH2LAYOUT1_SET_ECCN
DECL|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_SET_REG|macro|BCH_FLASH2LAYOUT1_SET_REG
DECL|BCH_FLASH2LAYOUT1_SET|macro|BCH_FLASH2LAYOUT1_SET
DECL|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH2LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH2LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH2LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_ECCN|macro|BCH_FLASH2LAYOUT1_TOG_ECCN
DECL|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH2LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH2LAYOUT1_TOG_REG|macro|BCH_FLASH2LAYOUT1_TOG_REG
DECL|BCH_FLASH2LAYOUT1_TOG|macro|BCH_FLASH2LAYOUT1_TOG
DECL|BCH_FLASH2LAYOUT1|macro|BCH_FLASH2LAYOUT1
DECL|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_CLR_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_CLR_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_CLR_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_ECC0|macro|BCH_FLASH3LAYOUT0_CLR_ECC0
DECL|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_CLR_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_META_SIZE|macro|BCH_FLASH3LAYOUT0_CLR_META_SIZE
DECL|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_CLR_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_CLR_NBLOCKS|macro|BCH_FLASH3LAYOUT0_CLR_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_CLR_REG|macro|BCH_FLASH3LAYOUT0_CLR_REG
DECL|BCH_FLASH3LAYOUT0_CLR|macro|BCH_FLASH3LAYOUT0_CLR
DECL|BCH_FLASH3LAYOUT0_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_ECC0|macro|BCH_FLASH3LAYOUT0_ECC0
DECL|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_META_SIZE|macro|BCH_FLASH3LAYOUT0_META_SIZE
DECL|BCH_FLASH3LAYOUT0_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_NBLOCKS|macro|BCH_FLASH3LAYOUT0_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_REG|macro|BCH_FLASH3LAYOUT0_REG
DECL|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_SET_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_SET_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_SET_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_SET_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_ECC0|macro|BCH_FLASH3LAYOUT0_SET_ECC0
DECL|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_SET_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_SET_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_META_SIZE|macro|BCH_FLASH3LAYOUT0_SET_META_SIZE
DECL|BCH_FLASH3LAYOUT0_SET_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_SET_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_SET_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_SET_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_SET_NBLOCKS|macro|BCH_FLASH3LAYOUT0_SET_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_SET_REG|macro|BCH_FLASH3LAYOUT0_SET_REG
DECL|BCH_FLASH3LAYOUT0_SET|macro|BCH_FLASH3LAYOUT0_SET
DECL|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE|macro|BCH_FLASH3LAYOUT0_TOG_DATA0_SIZE
DECL|BCH_FLASH3LAYOUT0_TOG_ECC0_MASK|macro|BCH_FLASH3LAYOUT0_TOG_ECC0_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_ECC0_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_ECC0_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_ECC0|macro|BCH_FLASH3LAYOUT0_TOG_ECC0
DECL|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_META_SIZE_MASK|macro|BCH_FLASH3LAYOUT0_TOG_META_SIZE_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_META_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_META_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_META_SIZE|macro|BCH_FLASH3LAYOUT0_TOG_META_SIZE
DECL|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_MASK|macro|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_MASK
DECL|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_SHIFT|macro|BCH_FLASH3LAYOUT0_TOG_NBLOCKS_SHIFT
DECL|BCH_FLASH3LAYOUT0_TOG_NBLOCKS|macro|BCH_FLASH3LAYOUT0_TOG_NBLOCKS
DECL|BCH_FLASH3LAYOUT0_TOG_REG|macro|BCH_FLASH3LAYOUT0_TOG_REG
DECL|BCH_FLASH3LAYOUT0_TOG|macro|BCH_FLASH3LAYOUT0_TOG
DECL|BCH_FLASH3LAYOUT0|macro|BCH_FLASH3LAYOUT0
DECL|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_CLR_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_CLR_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_CLR_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_ECCN|macro|BCH_FLASH3LAYOUT1_CLR_ECCN
DECL|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_CLR_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_CLR_REG|macro|BCH_FLASH3LAYOUT1_CLR_REG
DECL|BCH_FLASH3LAYOUT1_CLR|macro|BCH_FLASH3LAYOUT1_CLR
DECL|BCH_FLASH3LAYOUT1_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_ECCN|macro|BCH_FLASH3LAYOUT1_ECCN
DECL|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_REG|macro|BCH_FLASH3LAYOUT1_REG
DECL|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_SET_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_SET_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_SET_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_SET_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_ECCN|macro|BCH_FLASH3LAYOUT1_SET_ECCN
DECL|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_SET_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_SET_REG|macro|BCH_FLASH3LAYOUT1_SET_REG
DECL|BCH_FLASH3LAYOUT1_SET|macro|BCH_FLASH3LAYOUT1_SET
DECL|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE|macro|BCH_FLASH3LAYOUT1_TOG_DATAN_SIZE
DECL|BCH_FLASH3LAYOUT1_TOG_ECCN_MASK|macro|BCH_FLASH3LAYOUT1_TOG_ECCN_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_ECCN_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_ECCN_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_ECCN|macro|BCH_FLASH3LAYOUT1_TOG_ECCN
DECL|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_MASK|macro|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_GF13_0_GF14_1_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_MASK|macro|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_MASK
DECL|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_SHIFT|macro|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE_SHIFT
DECL|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE|macro|BCH_FLASH3LAYOUT1_TOG_PAGE_SIZE
DECL|BCH_FLASH3LAYOUT1_TOG_REG|macro|BCH_FLASH3LAYOUT1_TOG_REG
DECL|BCH_FLASH3LAYOUT1_TOG|macro|BCH_FLASH3LAYOUT1_TOG
DECL|BCH_FLASH3LAYOUT1|macro|BCH_FLASH3LAYOUT1
DECL|BCH_IRQS|macro|BCH_IRQS
DECL|BCH_IRQn|enumerator|BCH_IRQn = 15, /**< BCH operation complete interrupt. */
DECL|BCH_LAYOUTSELECT_CLR_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS0_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS0_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS10_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS10_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS11_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS11_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS12_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS12_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS13_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS13_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS14_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS14_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS15_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS15_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS1_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS1_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS2_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS2_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS3_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS3_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS4_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS4_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS5_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS5_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS6_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS6_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS7_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS7_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS8_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS8_SELECT
DECL|BCH_LAYOUTSELECT_CLR_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_CLR_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CLR_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CLR_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CLR_CS9_SELECT|macro|BCH_LAYOUTSELECT_CLR_CS9_SELECT
DECL|BCH_LAYOUTSELECT_CLR_REG|macro|BCH_LAYOUTSELECT_CLR_REG
DECL|BCH_LAYOUTSELECT_CLR|macro|BCH_LAYOUTSELECT_CLR
DECL|BCH_LAYOUTSELECT_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS0_SELECT|macro|BCH_LAYOUTSELECT_CS0_SELECT
DECL|BCH_LAYOUTSELECT_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS10_SELECT|macro|BCH_LAYOUTSELECT_CS10_SELECT
DECL|BCH_LAYOUTSELECT_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS11_SELECT|macro|BCH_LAYOUTSELECT_CS11_SELECT
DECL|BCH_LAYOUTSELECT_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS12_SELECT|macro|BCH_LAYOUTSELECT_CS12_SELECT
DECL|BCH_LAYOUTSELECT_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS13_SELECT|macro|BCH_LAYOUTSELECT_CS13_SELECT
DECL|BCH_LAYOUTSELECT_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS14_SELECT|macro|BCH_LAYOUTSELECT_CS14_SELECT
DECL|BCH_LAYOUTSELECT_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS15_SELECT|macro|BCH_LAYOUTSELECT_CS15_SELECT
DECL|BCH_LAYOUTSELECT_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS1_SELECT|macro|BCH_LAYOUTSELECT_CS1_SELECT
DECL|BCH_LAYOUTSELECT_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS2_SELECT|macro|BCH_LAYOUTSELECT_CS2_SELECT
DECL|BCH_LAYOUTSELECT_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS3_SELECT|macro|BCH_LAYOUTSELECT_CS3_SELECT
DECL|BCH_LAYOUTSELECT_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS4_SELECT|macro|BCH_LAYOUTSELECT_CS4_SELECT
DECL|BCH_LAYOUTSELECT_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS5_SELECT|macro|BCH_LAYOUTSELECT_CS5_SELECT
DECL|BCH_LAYOUTSELECT_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS6_SELECT|macro|BCH_LAYOUTSELECT_CS6_SELECT
DECL|BCH_LAYOUTSELECT_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS7_SELECT|macro|BCH_LAYOUTSELECT_CS7_SELECT
DECL|BCH_LAYOUTSELECT_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS8_SELECT|macro|BCH_LAYOUTSELECT_CS8_SELECT
DECL|BCH_LAYOUTSELECT_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_CS9_SELECT|macro|BCH_LAYOUTSELECT_CS9_SELECT
DECL|BCH_LAYOUTSELECT_REG|macro|BCH_LAYOUTSELECT_REG
DECL|BCH_LAYOUTSELECT_SET_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS0_SELECT|macro|BCH_LAYOUTSELECT_SET_CS0_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS10_SELECT|macro|BCH_LAYOUTSELECT_SET_CS10_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS11_SELECT|macro|BCH_LAYOUTSELECT_SET_CS11_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS12_SELECT|macro|BCH_LAYOUTSELECT_SET_CS12_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS13_SELECT|macro|BCH_LAYOUTSELECT_SET_CS13_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS14_SELECT|macro|BCH_LAYOUTSELECT_SET_CS14_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS15_SELECT|macro|BCH_LAYOUTSELECT_SET_CS15_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS1_SELECT|macro|BCH_LAYOUTSELECT_SET_CS1_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS2_SELECT|macro|BCH_LAYOUTSELECT_SET_CS2_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS3_SELECT|macro|BCH_LAYOUTSELECT_SET_CS3_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS4_SELECT|macro|BCH_LAYOUTSELECT_SET_CS4_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS5_SELECT|macro|BCH_LAYOUTSELECT_SET_CS5_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS6_SELECT|macro|BCH_LAYOUTSELECT_SET_CS6_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS7_SELECT|macro|BCH_LAYOUTSELECT_SET_CS7_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS8_SELECT|macro|BCH_LAYOUTSELECT_SET_CS8_SELECT
DECL|BCH_LAYOUTSELECT_SET_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_SET_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_SET_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_SET_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_SET_CS9_SELECT|macro|BCH_LAYOUTSELECT_SET_CS9_SELECT
DECL|BCH_LAYOUTSELECT_SET_REG|macro|BCH_LAYOUTSELECT_SET_REG
DECL|BCH_LAYOUTSELECT_SET|macro|BCH_LAYOUTSELECT_SET
DECL|BCH_LAYOUTSELECT_TOG_CS0_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS0_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS0_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS0_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS0_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS0_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS10_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS10_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS10_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS10_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS10_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS10_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS11_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS11_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS11_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS11_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS11_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS11_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS12_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS12_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS12_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS12_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS12_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS12_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS13_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS13_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS13_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS13_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS13_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS13_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS14_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS14_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS14_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS14_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS14_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS14_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS15_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS15_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS15_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS15_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS15_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS15_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS1_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS1_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS1_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS1_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS1_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS1_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS2_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS2_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS2_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS2_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS2_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS2_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS3_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS3_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS3_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS3_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS3_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS3_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS4_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS4_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS4_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS4_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS4_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS4_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS5_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS5_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS5_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS5_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS5_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS5_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS6_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS6_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS6_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS6_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS6_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS6_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS7_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS7_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS7_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS7_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS7_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS7_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS8_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS8_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS8_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS8_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS8_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS8_SELECT
DECL|BCH_LAYOUTSELECT_TOG_CS9_SELECT_MASK|macro|BCH_LAYOUTSELECT_TOG_CS9_SELECT_MASK
DECL|BCH_LAYOUTSELECT_TOG_CS9_SELECT_SHIFT|macro|BCH_LAYOUTSELECT_TOG_CS9_SELECT_SHIFT
DECL|BCH_LAYOUTSELECT_TOG_CS9_SELECT|macro|BCH_LAYOUTSELECT_TOG_CS9_SELECT
DECL|BCH_LAYOUTSELECT_TOG_REG|macro|BCH_LAYOUTSELECT_TOG_REG
DECL|BCH_LAYOUTSELECT_TOG|macro|BCH_LAYOUTSELECT_TOG
DECL|BCH_LAYOUTSELECT|macro|BCH_LAYOUTSELECT
DECL|BCH_METAPTR_ADDR_MASK|macro|BCH_METAPTR_ADDR_MASK
DECL|BCH_METAPTR_ADDR_SHIFT|macro|BCH_METAPTR_ADDR_SHIFT
DECL|BCH_METAPTR_ADDR|macro|BCH_METAPTR_ADDR
DECL|BCH_METAPTR_CLR_ADDR_MASK|macro|BCH_METAPTR_CLR_ADDR_MASK
DECL|BCH_METAPTR_CLR_ADDR_SHIFT|macro|BCH_METAPTR_CLR_ADDR_SHIFT
DECL|BCH_METAPTR_CLR_ADDR|macro|BCH_METAPTR_CLR_ADDR
DECL|BCH_METAPTR_CLR_REG|macro|BCH_METAPTR_CLR_REG
DECL|BCH_METAPTR_CLR|macro|BCH_METAPTR_CLR
DECL|BCH_METAPTR_REG|macro|BCH_METAPTR_REG
DECL|BCH_METAPTR_SET_ADDR_MASK|macro|BCH_METAPTR_SET_ADDR_MASK
DECL|BCH_METAPTR_SET_ADDR_SHIFT|macro|BCH_METAPTR_SET_ADDR_SHIFT
DECL|BCH_METAPTR_SET_ADDR|macro|BCH_METAPTR_SET_ADDR
DECL|BCH_METAPTR_SET_REG|macro|BCH_METAPTR_SET_REG
DECL|BCH_METAPTR_SET|macro|BCH_METAPTR_SET
DECL|BCH_METAPTR_TOG_ADDR_MASK|macro|BCH_METAPTR_TOG_ADDR_MASK
DECL|BCH_METAPTR_TOG_ADDR_SHIFT|macro|BCH_METAPTR_TOG_ADDR_SHIFT
DECL|BCH_METAPTR_TOG_ADDR|macro|BCH_METAPTR_TOG_ADDR
DECL|BCH_METAPTR_TOG_REG|macro|BCH_METAPTR_TOG_REG
DECL|BCH_METAPTR_TOG|macro|BCH_METAPTR_TOG
DECL|BCH_METAPTR|macro|BCH_METAPTR
DECL|BCH_MODE_CLR_ERASE_THRESHOLD_MASK|macro|BCH_MODE_CLR_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_CLR_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_CLR_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_CLR_ERASE_THRESHOLD|macro|BCH_MODE_CLR_ERASE_THRESHOLD
DECL|BCH_MODE_CLR_REG|macro|BCH_MODE_CLR_REG
DECL|BCH_MODE_CLR_RSVD_MASK|macro|BCH_MODE_CLR_RSVD_MASK
DECL|BCH_MODE_CLR_RSVD_SHIFT|macro|BCH_MODE_CLR_RSVD_SHIFT
DECL|BCH_MODE_CLR_RSVD|macro|BCH_MODE_CLR_RSVD
DECL|BCH_MODE_CLR|macro|BCH_MODE_CLR
DECL|BCH_MODE_ERASE_THRESHOLD_MASK|macro|BCH_MODE_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_ERASE_THRESHOLD|macro|BCH_MODE_ERASE_THRESHOLD
DECL|BCH_MODE_REG|macro|BCH_MODE_REG
DECL|BCH_MODE_RSVD_MASK|macro|BCH_MODE_RSVD_MASK
DECL|BCH_MODE_RSVD_SHIFT|macro|BCH_MODE_RSVD_SHIFT
DECL|BCH_MODE_RSVD|macro|BCH_MODE_RSVD
DECL|BCH_MODE_SET_ERASE_THRESHOLD_MASK|macro|BCH_MODE_SET_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_SET_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_SET_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_SET_ERASE_THRESHOLD|macro|BCH_MODE_SET_ERASE_THRESHOLD
DECL|BCH_MODE_SET_REG|macro|BCH_MODE_SET_REG
DECL|BCH_MODE_SET_RSVD_MASK|macro|BCH_MODE_SET_RSVD_MASK
DECL|BCH_MODE_SET_RSVD_SHIFT|macro|BCH_MODE_SET_RSVD_SHIFT
DECL|BCH_MODE_SET_RSVD|macro|BCH_MODE_SET_RSVD
DECL|BCH_MODE_SET|macro|BCH_MODE_SET
DECL|BCH_MODE_TOG_ERASE_THRESHOLD_MASK|macro|BCH_MODE_TOG_ERASE_THRESHOLD_MASK
DECL|BCH_MODE_TOG_ERASE_THRESHOLD_SHIFT|macro|BCH_MODE_TOG_ERASE_THRESHOLD_SHIFT
DECL|BCH_MODE_TOG_ERASE_THRESHOLD|macro|BCH_MODE_TOG_ERASE_THRESHOLD
DECL|BCH_MODE_TOG_REG|macro|BCH_MODE_TOG_REG
DECL|BCH_MODE_TOG_RSVD_MASK|macro|BCH_MODE_TOG_RSVD_MASK
DECL|BCH_MODE_TOG_RSVD_SHIFT|macro|BCH_MODE_TOG_RSVD_SHIFT
DECL|BCH_MODE_TOG_RSVD|macro|BCH_MODE_TOG_RSVD
DECL|BCH_MODE_TOG|macro|BCH_MODE_TOG
DECL|BCH_MODE|macro|BCH_MODE
DECL|BCH_MemMapPtr|typedef|} BCH_Type, *BCH_MemMapPtr;
DECL|BCH_STATUS0_ALLONES_MASK|macro|BCH_STATUS0_ALLONES_MASK
DECL|BCH_STATUS0_ALLONES_SHIFT|macro|BCH_STATUS0_ALLONES_SHIFT
DECL|BCH_STATUS0_CLR_ALLONES_MASK|macro|BCH_STATUS0_CLR_ALLONES_MASK
DECL|BCH_STATUS0_CLR_ALLONES_SHIFT|macro|BCH_STATUS0_CLR_ALLONES_SHIFT
DECL|BCH_STATUS0_CLR_COMPLETED_CE_MASK|macro|BCH_STATUS0_CLR_COMPLETED_CE_MASK
DECL|BCH_STATUS0_CLR_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_CLR_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_CLR_COMPLETED_CE|macro|BCH_STATUS0_CLR_COMPLETED_CE
DECL|BCH_STATUS0_CLR_CORRECTED_MASK|macro|BCH_STATUS0_CLR_CORRECTED_MASK
DECL|BCH_STATUS0_CLR_CORRECTED_SHIFT|macro|BCH_STATUS0_CLR_CORRECTED_SHIFT
DECL|BCH_STATUS0_CLR_HANDLE_MASK|macro|BCH_STATUS0_CLR_HANDLE_MASK
DECL|BCH_STATUS0_CLR_HANDLE_SHIFT|macro|BCH_STATUS0_CLR_HANDLE_SHIFT
DECL|BCH_STATUS0_CLR_HANDLE|macro|BCH_STATUS0_CLR_HANDLE
DECL|BCH_STATUS0_CLR_REG|macro|BCH_STATUS0_CLR_REG
DECL|BCH_STATUS0_CLR_RSVD0_MASK|macro|BCH_STATUS0_CLR_RSVD0_MASK
DECL|BCH_STATUS0_CLR_RSVD0_SHIFT|macro|BCH_STATUS0_CLR_RSVD0_SHIFT
DECL|BCH_STATUS0_CLR_RSVD0|macro|BCH_STATUS0_CLR_RSVD0
DECL|BCH_STATUS0_CLR_RSVD1_MASK|macro|BCH_STATUS0_CLR_RSVD1_MASK
DECL|BCH_STATUS0_CLR_RSVD1_SHIFT|macro|BCH_STATUS0_CLR_RSVD1_SHIFT
DECL|BCH_STATUS0_CLR_RSVD1|macro|BCH_STATUS0_CLR_RSVD1
DECL|BCH_STATUS0_CLR_STATUS_BLK0_MASK|macro|BCH_STATUS0_CLR_STATUS_BLK0_MASK
DECL|BCH_STATUS0_CLR_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_CLR_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_CLR_STATUS_BLK0|macro|BCH_STATUS0_CLR_STATUS_BLK0
DECL|BCH_STATUS0_CLR_UNCORRECTABLE_MASK|macro|BCH_STATUS0_CLR_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_CLR_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_CLR_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0_CLR|macro|BCH_STATUS0_CLR
DECL|BCH_STATUS0_COMPLETED_CE_MASK|macro|BCH_STATUS0_COMPLETED_CE_MASK
DECL|BCH_STATUS0_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_COMPLETED_CE|macro|BCH_STATUS0_COMPLETED_CE
DECL|BCH_STATUS0_CORRECTED_MASK|macro|BCH_STATUS0_CORRECTED_MASK
DECL|BCH_STATUS0_CORRECTED_SHIFT|macro|BCH_STATUS0_CORRECTED_SHIFT
DECL|BCH_STATUS0_HANDLE_MASK|macro|BCH_STATUS0_HANDLE_MASK
DECL|BCH_STATUS0_HANDLE_SHIFT|macro|BCH_STATUS0_HANDLE_SHIFT
DECL|BCH_STATUS0_HANDLE|macro|BCH_STATUS0_HANDLE
DECL|BCH_STATUS0_REG|macro|BCH_STATUS0_REG
DECL|BCH_STATUS0_RSVD0_MASK|macro|BCH_STATUS0_RSVD0_MASK
DECL|BCH_STATUS0_RSVD0_SHIFT|macro|BCH_STATUS0_RSVD0_SHIFT
DECL|BCH_STATUS0_RSVD0|macro|BCH_STATUS0_RSVD0
DECL|BCH_STATUS0_RSVD1_MASK|macro|BCH_STATUS0_RSVD1_MASK
DECL|BCH_STATUS0_RSVD1_SHIFT|macro|BCH_STATUS0_RSVD1_SHIFT
DECL|BCH_STATUS0_RSVD1|macro|BCH_STATUS0_RSVD1
DECL|BCH_STATUS0_SET_ALLONES_MASK|macro|BCH_STATUS0_SET_ALLONES_MASK
DECL|BCH_STATUS0_SET_ALLONES_SHIFT|macro|BCH_STATUS0_SET_ALLONES_SHIFT
DECL|BCH_STATUS0_SET_COMPLETED_CE_MASK|macro|BCH_STATUS0_SET_COMPLETED_CE_MASK
DECL|BCH_STATUS0_SET_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_SET_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_SET_COMPLETED_CE|macro|BCH_STATUS0_SET_COMPLETED_CE
DECL|BCH_STATUS0_SET_CORRECTED_MASK|macro|BCH_STATUS0_SET_CORRECTED_MASK
DECL|BCH_STATUS0_SET_CORRECTED_SHIFT|macro|BCH_STATUS0_SET_CORRECTED_SHIFT
DECL|BCH_STATUS0_SET_HANDLE_MASK|macro|BCH_STATUS0_SET_HANDLE_MASK
DECL|BCH_STATUS0_SET_HANDLE_SHIFT|macro|BCH_STATUS0_SET_HANDLE_SHIFT
DECL|BCH_STATUS0_SET_HANDLE|macro|BCH_STATUS0_SET_HANDLE
DECL|BCH_STATUS0_SET_REG|macro|BCH_STATUS0_SET_REG
DECL|BCH_STATUS0_SET_RSVD0_MASK|macro|BCH_STATUS0_SET_RSVD0_MASK
DECL|BCH_STATUS0_SET_RSVD0_SHIFT|macro|BCH_STATUS0_SET_RSVD0_SHIFT
DECL|BCH_STATUS0_SET_RSVD0|macro|BCH_STATUS0_SET_RSVD0
DECL|BCH_STATUS0_SET_RSVD1_MASK|macro|BCH_STATUS0_SET_RSVD1_MASK
DECL|BCH_STATUS0_SET_RSVD1_SHIFT|macro|BCH_STATUS0_SET_RSVD1_SHIFT
DECL|BCH_STATUS0_SET_RSVD1|macro|BCH_STATUS0_SET_RSVD1
DECL|BCH_STATUS0_SET_STATUS_BLK0_MASK|macro|BCH_STATUS0_SET_STATUS_BLK0_MASK
DECL|BCH_STATUS0_SET_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_SET_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_SET_STATUS_BLK0|macro|BCH_STATUS0_SET_STATUS_BLK0
DECL|BCH_STATUS0_SET_UNCORRECTABLE_MASK|macro|BCH_STATUS0_SET_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_SET_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_SET_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0_SET|macro|BCH_STATUS0_SET
DECL|BCH_STATUS0_STATUS_BLK0_MASK|macro|BCH_STATUS0_STATUS_BLK0_MASK
DECL|BCH_STATUS0_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_STATUS_BLK0|macro|BCH_STATUS0_STATUS_BLK0
DECL|BCH_STATUS0_TOG_ALLONES_MASK|macro|BCH_STATUS0_TOG_ALLONES_MASK
DECL|BCH_STATUS0_TOG_ALLONES_SHIFT|macro|BCH_STATUS0_TOG_ALLONES_SHIFT
DECL|BCH_STATUS0_TOG_COMPLETED_CE_MASK|macro|BCH_STATUS0_TOG_COMPLETED_CE_MASK
DECL|BCH_STATUS0_TOG_COMPLETED_CE_SHIFT|macro|BCH_STATUS0_TOG_COMPLETED_CE_SHIFT
DECL|BCH_STATUS0_TOG_COMPLETED_CE|macro|BCH_STATUS0_TOG_COMPLETED_CE
DECL|BCH_STATUS0_TOG_CORRECTED_MASK|macro|BCH_STATUS0_TOG_CORRECTED_MASK
DECL|BCH_STATUS0_TOG_CORRECTED_SHIFT|macro|BCH_STATUS0_TOG_CORRECTED_SHIFT
DECL|BCH_STATUS0_TOG_HANDLE_MASK|macro|BCH_STATUS0_TOG_HANDLE_MASK
DECL|BCH_STATUS0_TOG_HANDLE_SHIFT|macro|BCH_STATUS0_TOG_HANDLE_SHIFT
DECL|BCH_STATUS0_TOG_HANDLE|macro|BCH_STATUS0_TOG_HANDLE
DECL|BCH_STATUS0_TOG_REG|macro|BCH_STATUS0_TOG_REG
DECL|BCH_STATUS0_TOG_RSVD0_MASK|macro|BCH_STATUS0_TOG_RSVD0_MASK
DECL|BCH_STATUS0_TOG_RSVD0_SHIFT|macro|BCH_STATUS0_TOG_RSVD0_SHIFT
DECL|BCH_STATUS0_TOG_RSVD0|macro|BCH_STATUS0_TOG_RSVD0
DECL|BCH_STATUS0_TOG_RSVD1_MASK|macro|BCH_STATUS0_TOG_RSVD1_MASK
DECL|BCH_STATUS0_TOG_RSVD1_SHIFT|macro|BCH_STATUS0_TOG_RSVD1_SHIFT
DECL|BCH_STATUS0_TOG_RSVD1|macro|BCH_STATUS0_TOG_RSVD1
DECL|BCH_STATUS0_TOG_STATUS_BLK0_MASK|macro|BCH_STATUS0_TOG_STATUS_BLK0_MASK
DECL|BCH_STATUS0_TOG_STATUS_BLK0_SHIFT|macro|BCH_STATUS0_TOG_STATUS_BLK0_SHIFT
DECL|BCH_STATUS0_TOG_STATUS_BLK0|macro|BCH_STATUS0_TOG_STATUS_BLK0
DECL|BCH_STATUS0_TOG_UNCORRECTABLE_MASK|macro|BCH_STATUS0_TOG_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_TOG_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_TOG_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0_TOG|macro|BCH_STATUS0_TOG
DECL|BCH_STATUS0_UNCORRECTABLE_MASK|macro|BCH_STATUS0_UNCORRECTABLE_MASK
DECL|BCH_STATUS0_UNCORRECTABLE_SHIFT|macro|BCH_STATUS0_UNCORRECTABLE_SHIFT
DECL|BCH_STATUS0|macro|BCH_STATUS0
DECL|BCH_Type|typedef|} BCH_Type, *BCH_MemMapPtr;
DECL|BCH_VERSION_CLR_MAJOR_MASK|macro|BCH_VERSION_CLR_MAJOR_MASK
DECL|BCH_VERSION_CLR_MAJOR_SHIFT|macro|BCH_VERSION_CLR_MAJOR_SHIFT
DECL|BCH_VERSION_CLR_MAJOR|macro|BCH_VERSION_CLR_MAJOR
DECL|BCH_VERSION_CLR_MINOR_MASK|macro|BCH_VERSION_CLR_MINOR_MASK
DECL|BCH_VERSION_CLR_MINOR_SHIFT|macro|BCH_VERSION_CLR_MINOR_SHIFT
DECL|BCH_VERSION_CLR_MINOR|macro|BCH_VERSION_CLR_MINOR
DECL|BCH_VERSION_CLR_REG|macro|BCH_VERSION_CLR_REG
DECL|BCH_VERSION_CLR_STEP_MASK|macro|BCH_VERSION_CLR_STEP_MASK
DECL|BCH_VERSION_CLR_STEP_SHIFT|macro|BCH_VERSION_CLR_STEP_SHIFT
DECL|BCH_VERSION_CLR_STEP|macro|BCH_VERSION_CLR_STEP
DECL|BCH_VERSION_CLR|macro|BCH_VERSION_CLR
DECL|BCH_VERSION_MAJOR_MASK|macro|BCH_VERSION_MAJOR_MASK
DECL|BCH_VERSION_MAJOR_SHIFT|macro|BCH_VERSION_MAJOR_SHIFT
DECL|BCH_VERSION_MAJOR|macro|BCH_VERSION_MAJOR
DECL|BCH_VERSION_MINOR_MASK|macro|BCH_VERSION_MINOR_MASK
DECL|BCH_VERSION_MINOR_SHIFT|macro|BCH_VERSION_MINOR_SHIFT
DECL|BCH_VERSION_MINOR|macro|BCH_VERSION_MINOR
DECL|BCH_VERSION_REG|macro|BCH_VERSION_REG
DECL|BCH_VERSION_SET_MAJOR_MASK|macro|BCH_VERSION_SET_MAJOR_MASK
DECL|BCH_VERSION_SET_MAJOR_SHIFT|macro|BCH_VERSION_SET_MAJOR_SHIFT
DECL|BCH_VERSION_SET_MAJOR|macro|BCH_VERSION_SET_MAJOR
DECL|BCH_VERSION_SET_MINOR_MASK|macro|BCH_VERSION_SET_MINOR_MASK
DECL|BCH_VERSION_SET_MINOR_SHIFT|macro|BCH_VERSION_SET_MINOR_SHIFT
DECL|BCH_VERSION_SET_MINOR|macro|BCH_VERSION_SET_MINOR
DECL|BCH_VERSION_SET_REG|macro|BCH_VERSION_SET_REG
DECL|BCH_VERSION_SET_STEP_MASK|macro|BCH_VERSION_SET_STEP_MASK
DECL|BCH_VERSION_SET_STEP_SHIFT|macro|BCH_VERSION_SET_STEP_SHIFT
DECL|BCH_VERSION_SET_STEP|macro|BCH_VERSION_SET_STEP
DECL|BCH_VERSION_SET|macro|BCH_VERSION_SET
DECL|BCH_VERSION_STEP_MASK|macro|BCH_VERSION_STEP_MASK
DECL|BCH_VERSION_STEP_SHIFT|macro|BCH_VERSION_STEP_SHIFT
DECL|BCH_VERSION_STEP|macro|BCH_VERSION_STEP
DECL|BCH_VERSION_TOG_MAJOR_MASK|macro|BCH_VERSION_TOG_MAJOR_MASK
DECL|BCH_VERSION_TOG_MAJOR_SHIFT|macro|BCH_VERSION_TOG_MAJOR_SHIFT
DECL|BCH_VERSION_TOG_MAJOR|macro|BCH_VERSION_TOG_MAJOR
DECL|BCH_VERSION_TOG_MINOR_MASK|macro|BCH_VERSION_TOG_MINOR_MASK
DECL|BCH_VERSION_TOG_MINOR_SHIFT|macro|BCH_VERSION_TOG_MINOR_SHIFT
DECL|BCH_VERSION_TOG_MINOR|macro|BCH_VERSION_TOG_MINOR
DECL|BCH_VERSION_TOG_REG|macro|BCH_VERSION_TOG_REG
DECL|BCH_VERSION_TOG_STEP_MASK|macro|BCH_VERSION_TOG_STEP_MASK
DECL|BCH_VERSION_TOG_STEP_SHIFT|macro|BCH_VERSION_TOG_STEP_SHIFT
DECL|BCH_VERSION_TOG_STEP|macro|BCH_VERSION_TOG_STEP
DECL|BCH_VERSION_TOG|macro|BCH_VERSION_TOG
DECL|BCH_VERSION|macro|BCH_VERSION
DECL|BCH|macro|BCH
DECL|BFGENCR|member|__IO uint32_t BFGENCR; /**< Buffer Generic Configuration Register, offset: 0x20 */
DECL|BGREG|member|__IO uint32_t BGREG; /**< Band Gap, offset: 0x18 */
DECL|BLK_ATT|member|__IO uint32_t BLK_ATT; /**< Block Attributes, offset: 0x4 */
DECL|BLOCKNAME_CLR|member|__I uint32_t BLOCKNAME_CLR; /**< Block Name Register, offset: 0x158 */
DECL|BLOCKNAME_SET|member|__I uint32_t BLOCKNAME_SET; /**< Block Name Register, offset: 0x154 */
DECL|BLOCKNAME_TOG|member|__I uint32_t BLOCKNAME_TOG; /**< Block Name Register, offset: 0x15C */
DECL|BLOCKNAME|member|__I uint32_t BLOCKNAME; /**< Block Name Register, offset: 0x150 */
DECL|BLOCK_ID|member|__I uint32_t BLOCK_ID; /**< , offset: 0x0 */
DECL|BLSCRCB|member|__IO uint32_t BLSCRCB; /**< Bluescreen Cb, offset: 0xFC */
DECL|BLSCRCR|member|__IO uint32_t BLSCRCR; /**< Bluescreen Cr, offset: 0xF8 */
DECL|BM_ERROR_STAT|member|__IO uint32_t BM_ERROR_STAT; /**< Bus Master Error Status Register, offset: 0x190 */
DECL|BRSTGT|member|__IO uint32_t BRSTGT; /**< Burst GATE, offset: 0x24 */
DECL|BRT|member|__IO uint32_t BRT; /**< Brightness, offset: 0x94 */
DECL|BUF0CR|member|__IO uint32_t BUF0CR; /**< Buffer0 Configuration Register, offset: 0x10 */
DECL|BUF0IND|member|__IO uint32_t BUF0IND; /**< Buffer0 Top Index Register, offset: 0x30 */
DECL|BUF1CR|member|__IO uint32_t BUF1CR; /**< Buffer1 Configuration Register, offset: 0x14 */
DECL|BUF1IND|member|__IO uint32_t BUF1IND; /**< Buffer1 Top Index Register, offset: 0x34 */
DECL|BUF2CR|member|__IO uint32_t BUF2CR; /**< Buffer2 Configuration Register, offset: 0x18 */
DECL|BUF2IND|member|__IO uint32_t BUF2IND; /**< Buffer2 Top Index Register, offset: 0x38 */
DECL|BUF3CR|member|__IO uint32_t BUF3CR; /**< Buffer3 Configuration Register, offset: 0x1C */
DECL|BWEWRICTRL|member|__IO uint32_t BWEWRICTRL; /**< ACC BWE WRITE CONTROL, offset: 0x810 */
DECL|BusFault_IRQn|enumerator|BusFault_IRQn = -11, /**< Cortex-M4 Bus Fault Interrupt */
DECL|CAAM1_IRQn|enumerator|CAAM1_IRQn = 105, /**< CAAM job ring 0 interrupt. */
DECL|CAAM2_IRQn|enumerator|CAAM2_IRQn = 106, /**< CAAM job ring 1 interrupt. */
DECL|CACRR|member|__IO uint32_t CACRR; /**< CCM Arm Clock Root Register, offset: 0x10 */
DECL|CAL|member|__IO uint32_t CAL; /**< Calibration value register, offset: 0x28 */
DECL|CAN1_BASE_PTR|macro|CAN1_BASE_PTR
DECL|CAN1_BASE|macro|CAN1_BASE
DECL|CAN1_CRCR|macro|CAN1_CRCR
DECL|CAN1_CS0|macro|CAN1_CS0
DECL|CAN1_CS10|macro|CAN1_CS10
DECL|CAN1_CS11|macro|CAN1_CS11
DECL|CAN1_CS12|macro|CAN1_CS12
DECL|CAN1_CS13|macro|CAN1_CS13
DECL|CAN1_CS14|macro|CAN1_CS14
DECL|CAN1_CS15|macro|CAN1_CS15
DECL|CAN1_CS16|macro|CAN1_CS16
DECL|CAN1_CS17|macro|CAN1_CS17
DECL|CAN1_CS18|macro|CAN1_CS18
DECL|CAN1_CS19|macro|CAN1_CS19
DECL|CAN1_CS1|macro|CAN1_CS1
DECL|CAN1_CS20|macro|CAN1_CS20
DECL|CAN1_CS21|macro|CAN1_CS21
DECL|CAN1_CS22|macro|CAN1_CS22
DECL|CAN1_CS23|macro|CAN1_CS23
DECL|CAN1_CS24|macro|CAN1_CS24
DECL|CAN1_CS25|macro|CAN1_CS25
DECL|CAN1_CS26|macro|CAN1_CS26
DECL|CAN1_CS27|macro|CAN1_CS27
DECL|CAN1_CS28|macro|CAN1_CS28
DECL|CAN1_CS29|macro|CAN1_CS29
DECL|CAN1_CS2|macro|CAN1_CS2
DECL|CAN1_CS30|macro|CAN1_CS30
DECL|CAN1_CS31|macro|CAN1_CS31
DECL|CAN1_CS32|macro|CAN1_CS32
DECL|CAN1_CS33|macro|CAN1_CS33
DECL|CAN1_CS34|macro|CAN1_CS34
DECL|CAN1_CS35|macro|CAN1_CS35
DECL|CAN1_CS36|macro|CAN1_CS36
DECL|CAN1_CS37|macro|CAN1_CS37
DECL|CAN1_CS38|macro|CAN1_CS38
DECL|CAN1_CS39|macro|CAN1_CS39
DECL|CAN1_CS3|macro|CAN1_CS3
DECL|CAN1_CS40|macro|CAN1_CS40
DECL|CAN1_CS41|macro|CAN1_CS41
DECL|CAN1_CS42|macro|CAN1_CS42
DECL|CAN1_CS43|macro|CAN1_CS43
DECL|CAN1_CS44|macro|CAN1_CS44
DECL|CAN1_CS45|macro|CAN1_CS45
DECL|CAN1_CS46|macro|CAN1_CS46
DECL|CAN1_CS47|macro|CAN1_CS47
DECL|CAN1_CS48|macro|CAN1_CS48
DECL|CAN1_CS49|macro|CAN1_CS49
DECL|CAN1_CS4|macro|CAN1_CS4
DECL|CAN1_CS50|macro|CAN1_CS50
DECL|CAN1_CS51|macro|CAN1_CS51
DECL|CAN1_CS52|macro|CAN1_CS52
DECL|CAN1_CS53|macro|CAN1_CS53
DECL|CAN1_CS54|macro|CAN1_CS54
DECL|CAN1_CS55|macro|CAN1_CS55
DECL|CAN1_CS56|macro|CAN1_CS56
DECL|CAN1_CS57|macro|CAN1_CS57
DECL|CAN1_CS58|macro|CAN1_CS58
DECL|CAN1_CS59|macro|CAN1_CS59
DECL|CAN1_CS5|macro|CAN1_CS5
DECL|CAN1_CS60|macro|CAN1_CS60
DECL|CAN1_CS61|macro|CAN1_CS61
DECL|CAN1_CS62|macro|CAN1_CS62
DECL|CAN1_CS63|macro|CAN1_CS63
DECL|CAN1_CS6|macro|CAN1_CS6
DECL|CAN1_CS7|macro|CAN1_CS7
DECL|CAN1_CS8|macro|CAN1_CS8
DECL|CAN1_CS9|macro|CAN1_CS9
DECL|CAN1_CS|macro|CAN1_CS
DECL|CAN1_CTRL1|macro|CAN1_CTRL1
DECL|CAN1_CTRL2|macro|CAN1_CTRL2
DECL|CAN1_ECR|macro|CAN1_ECR
DECL|CAN1_ESR1|macro|CAN1_ESR1
DECL|CAN1_ESR2|macro|CAN1_ESR2
DECL|CAN1_GFWR|macro|CAN1_GFWR
DECL|CAN1_ID0|macro|CAN1_ID0
DECL|CAN1_ID10|macro|CAN1_ID10
DECL|CAN1_ID11|macro|CAN1_ID11
DECL|CAN1_ID12|macro|CAN1_ID12
DECL|CAN1_ID13|macro|CAN1_ID13
DECL|CAN1_ID14|macro|CAN1_ID14
DECL|CAN1_ID15|macro|CAN1_ID15
DECL|CAN1_ID16|macro|CAN1_ID16
DECL|CAN1_ID17|macro|CAN1_ID17
DECL|CAN1_ID18|macro|CAN1_ID18
DECL|CAN1_ID19|macro|CAN1_ID19
DECL|CAN1_ID1|macro|CAN1_ID1
DECL|CAN1_ID20|macro|CAN1_ID20
DECL|CAN1_ID21|macro|CAN1_ID21
DECL|CAN1_ID22|macro|CAN1_ID22
DECL|CAN1_ID23|macro|CAN1_ID23
DECL|CAN1_ID24|macro|CAN1_ID24
DECL|CAN1_ID25|macro|CAN1_ID25
DECL|CAN1_ID26|macro|CAN1_ID26
DECL|CAN1_ID27|macro|CAN1_ID27
DECL|CAN1_ID28|macro|CAN1_ID28
DECL|CAN1_ID29|macro|CAN1_ID29
DECL|CAN1_ID2|macro|CAN1_ID2
DECL|CAN1_ID30|macro|CAN1_ID30
DECL|CAN1_ID31|macro|CAN1_ID31
DECL|CAN1_ID32|macro|CAN1_ID32
DECL|CAN1_ID33|macro|CAN1_ID33
DECL|CAN1_ID34|macro|CAN1_ID34
DECL|CAN1_ID35|macro|CAN1_ID35
DECL|CAN1_ID36|macro|CAN1_ID36
DECL|CAN1_ID37|macro|CAN1_ID37
DECL|CAN1_ID38|macro|CAN1_ID38
DECL|CAN1_ID39|macro|CAN1_ID39
DECL|CAN1_ID3|macro|CAN1_ID3
DECL|CAN1_ID40|macro|CAN1_ID40
DECL|CAN1_ID41|macro|CAN1_ID41
DECL|CAN1_ID42|macro|CAN1_ID42
DECL|CAN1_ID43|macro|CAN1_ID43
DECL|CAN1_ID44|macro|CAN1_ID44
DECL|CAN1_ID45|macro|CAN1_ID45
DECL|CAN1_ID46|macro|CAN1_ID46
DECL|CAN1_ID47|macro|CAN1_ID47
DECL|CAN1_ID48|macro|CAN1_ID48
DECL|CAN1_ID49|macro|CAN1_ID49
DECL|CAN1_ID4|macro|CAN1_ID4
DECL|CAN1_ID50|macro|CAN1_ID50
DECL|CAN1_ID51|macro|CAN1_ID51
DECL|CAN1_ID52|macro|CAN1_ID52
DECL|CAN1_ID53|macro|CAN1_ID53
DECL|CAN1_ID54|macro|CAN1_ID54
DECL|CAN1_ID55|macro|CAN1_ID55
DECL|CAN1_ID56|macro|CAN1_ID56
DECL|CAN1_ID57|macro|CAN1_ID57
DECL|CAN1_ID58|macro|CAN1_ID58
DECL|CAN1_ID59|macro|CAN1_ID59
DECL|CAN1_ID5|macro|CAN1_ID5
DECL|CAN1_ID60|macro|CAN1_ID60
DECL|CAN1_ID61|macro|CAN1_ID61
DECL|CAN1_ID62|macro|CAN1_ID62
DECL|CAN1_ID63|macro|CAN1_ID63
DECL|CAN1_ID6|macro|CAN1_ID6
DECL|CAN1_ID7|macro|CAN1_ID7
DECL|CAN1_ID8|macro|CAN1_ID8
DECL|CAN1_ID9|macro|CAN1_ID9
DECL|CAN1_ID|macro|CAN1_ID
DECL|CAN1_IFLAG1|macro|CAN1_IFLAG1
DECL|CAN1_IFLAG2|macro|CAN1_IFLAG2
DECL|CAN1_IMASK1|macro|CAN1_IMASK1
DECL|CAN1_IMASK2|macro|CAN1_IMASK2
DECL|CAN1_IPP_IND_CANRX_SELECT_INPUT|member|__IO uint32_t CAN1_IPP_IND_CANRX_SELECT_INPUT; /**< Select Input Register, offset: 0x68C */
DECL|CAN1_MCR|macro|CAN1_MCR
DECL|CAN1_RX14MASK|macro|CAN1_RX14MASK
DECL|CAN1_RX15MASK|macro|CAN1_RX15MASK
DECL|CAN1_RXFGMASK|macro|CAN1_RXFGMASK
DECL|CAN1_RXFIR|macro|CAN1_RXFIR
DECL|CAN1_RXIMR0|macro|CAN1_RXIMR0
DECL|CAN1_RXIMR10|macro|CAN1_RXIMR10
DECL|CAN1_RXIMR11|macro|CAN1_RXIMR11
DECL|CAN1_RXIMR12|macro|CAN1_RXIMR12
DECL|CAN1_RXIMR13|macro|CAN1_RXIMR13
DECL|CAN1_RXIMR14|macro|CAN1_RXIMR14
DECL|CAN1_RXIMR15|macro|CAN1_RXIMR15
DECL|CAN1_RXIMR16|macro|CAN1_RXIMR16
DECL|CAN1_RXIMR17|macro|CAN1_RXIMR17
DECL|CAN1_RXIMR18|macro|CAN1_RXIMR18
DECL|CAN1_RXIMR19|macro|CAN1_RXIMR19
DECL|CAN1_RXIMR1|macro|CAN1_RXIMR1
DECL|CAN1_RXIMR20|macro|CAN1_RXIMR20
DECL|CAN1_RXIMR21|macro|CAN1_RXIMR21
DECL|CAN1_RXIMR22|macro|CAN1_RXIMR22
DECL|CAN1_RXIMR23|macro|CAN1_RXIMR23
DECL|CAN1_RXIMR24|macro|CAN1_RXIMR24
DECL|CAN1_RXIMR25|macro|CAN1_RXIMR25
DECL|CAN1_RXIMR26|macro|CAN1_RXIMR26
DECL|CAN1_RXIMR27|macro|CAN1_RXIMR27
DECL|CAN1_RXIMR28|macro|CAN1_RXIMR28
DECL|CAN1_RXIMR29|macro|CAN1_RXIMR29
DECL|CAN1_RXIMR2|macro|CAN1_RXIMR2
DECL|CAN1_RXIMR30|macro|CAN1_RXIMR30
DECL|CAN1_RXIMR31|macro|CAN1_RXIMR31
DECL|CAN1_RXIMR32|macro|CAN1_RXIMR32
DECL|CAN1_RXIMR33|macro|CAN1_RXIMR33
DECL|CAN1_RXIMR34|macro|CAN1_RXIMR34
DECL|CAN1_RXIMR35|macro|CAN1_RXIMR35
DECL|CAN1_RXIMR36|macro|CAN1_RXIMR36
DECL|CAN1_RXIMR37|macro|CAN1_RXIMR37
DECL|CAN1_RXIMR38|macro|CAN1_RXIMR38
DECL|CAN1_RXIMR39|macro|CAN1_RXIMR39
DECL|CAN1_RXIMR3|macro|CAN1_RXIMR3
DECL|CAN1_RXIMR40|macro|CAN1_RXIMR40
DECL|CAN1_RXIMR41|macro|CAN1_RXIMR41
DECL|CAN1_RXIMR42|macro|CAN1_RXIMR42
DECL|CAN1_RXIMR43|macro|CAN1_RXIMR43
DECL|CAN1_RXIMR44|macro|CAN1_RXIMR44
DECL|CAN1_RXIMR45|macro|CAN1_RXIMR45
DECL|CAN1_RXIMR46|macro|CAN1_RXIMR46
DECL|CAN1_RXIMR47|macro|CAN1_RXIMR47
DECL|CAN1_RXIMR48|macro|CAN1_RXIMR48
DECL|CAN1_RXIMR49|macro|CAN1_RXIMR49
DECL|CAN1_RXIMR4|macro|CAN1_RXIMR4
DECL|CAN1_RXIMR50|macro|CAN1_RXIMR50
DECL|CAN1_RXIMR51|macro|CAN1_RXIMR51
DECL|CAN1_RXIMR52|macro|CAN1_RXIMR52
DECL|CAN1_RXIMR53|macro|CAN1_RXIMR53
DECL|CAN1_RXIMR54|macro|CAN1_RXIMR54
DECL|CAN1_RXIMR55|macro|CAN1_RXIMR55
DECL|CAN1_RXIMR56|macro|CAN1_RXIMR56
DECL|CAN1_RXIMR57|macro|CAN1_RXIMR57
DECL|CAN1_RXIMR58|macro|CAN1_RXIMR58
DECL|CAN1_RXIMR59|macro|CAN1_RXIMR59
DECL|CAN1_RXIMR5|macro|CAN1_RXIMR5
DECL|CAN1_RXIMR60|macro|CAN1_RXIMR60
DECL|CAN1_RXIMR61|macro|CAN1_RXIMR61
DECL|CAN1_RXIMR62|macro|CAN1_RXIMR62
DECL|CAN1_RXIMR63|macro|CAN1_RXIMR63
DECL|CAN1_RXIMR6|macro|CAN1_RXIMR6
DECL|CAN1_RXIMR7|macro|CAN1_RXIMR7
DECL|CAN1_RXIMR8|macro|CAN1_RXIMR8
DECL|CAN1_RXIMR9|macro|CAN1_RXIMR9
DECL|CAN1_RXIMR|macro|CAN1_RXIMR
DECL|CAN1_RXMGMASK|macro|CAN1_RXMGMASK
DECL|CAN1_TIMER|macro|CAN1_TIMER
DECL|CAN1_WORD00|macro|CAN1_WORD00
DECL|CAN1_WORD010|macro|CAN1_WORD010
DECL|CAN1_WORD011|macro|CAN1_WORD011
DECL|CAN1_WORD012|macro|CAN1_WORD012
DECL|CAN1_WORD013|macro|CAN1_WORD013
DECL|CAN1_WORD014|macro|CAN1_WORD014
DECL|CAN1_WORD015|macro|CAN1_WORD015
DECL|CAN1_WORD016|macro|CAN1_WORD016
DECL|CAN1_WORD017|macro|CAN1_WORD017
DECL|CAN1_WORD018|macro|CAN1_WORD018
DECL|CAN1_WORD019|macro|CAN1_WORD019
DECL|CAN1_WORD01|macro|CAN1_WORD01
DECL|CAN1_WORD020|macro|CAN1_WORD020
DECL|CAN1_WORD021|macro|CAN1_WORD021
DECL|CAN1_WORD022|macro|CAN1_WORD022
DECL|CAN1_WORD023|macro|CAN1_WORD023
DECL|CAN1_WORD024|macro|CAN1_WORD024
DECL|CAN1_WORD025|macro|CAN1_WORD025
DECL|CAN1_WORD026|macro|CAN1_WORD026
DECL|CAN1_WORD027|macro|CAN1_WORD027
DECL|CAN1_WORD028|macro|CAN1_WORD028
DECL|CAN1_WORD029|macro|CAN1_WORD029
DECL|CAN1_WORD02|macro|CAN1_WORD02
DECL|CAN1_WORD030|macro|CAN1_WORD030
DECL|CAN1_WORD031|macro|CAN1_WORD031
DECL|CAN1_WORD032|macro|CAN1_WORD032
DECL|CAN1_WORD033|macro|CAN1_WORD033
DECL|CAN1_WORD034|macro|CAN1_WORD034
DECL|CAN1_WORD035|macro|CAN1_WORD035
DECL|CAN1_WORD036|macro|CAN1_WORD036
DECL|CAN1_WORD037|macro|CAN1_WORD037
DECL|CAN1_WORD038|macro|CAN1_WORD038
DECL|CAN1_WORD039|macro|CAN1_WORD039
DECL|CAN1_WORD03|macro|CAN1_WORD03
DECL|CAN1_WORD040|macro|CAN1_WORD040
DECL|CAN1_WORD041|macro|CAN1_WORD041
DECL|CAN1_WORD042|macro|CAN1_WORD042
DECL|CAN1_WORD043|macro|CAN1_WORD043
DECL|CAN1_WORD044|macro|CAN1_WORD044
DECL|CAN1_WORD045|macro|CAN1_WORD045
DECL|CAN1_WORD046|macro|CAN1_WORD046
DECL|CAN1_WORD047|macro|CAN1_WORD047
DECL|CAN1_WORD048|macro|CAN1_WORD048
DECL|CAN1_WORD049|macro|CAN1_WORD049
DECL|CAN1_WORD04|macro|CAN1_WORD04
DECL|CAN1_WORD050|macro|CAN1_WORD050
DECL|CAN1_WORD051|macro|CAN1_WORD051
DECL|CAN1_WORD052|macro|CAN1_WORD052
DECL|CAN1_WORD053|macro|CAN1_WORD053
DECL|CAN1_WORD054|macro|CAN1_WORD054
DECL|CAN1_WORD055|macro|CAN1_WORD055
DECL|CAN1_WORD056|macro|CAN1_WORD056
DECL|CAN1_WORD057|macro|CAN1_WORD057
DECL|CAN1_WORD058|macro|CAN1_WORD058
DECL|CAN1_WORD059|macro|CAN1_WORD059
DECL|CAN1_WORD05|macro|CAN1_WORD05
DECL|CAN1_WORD060|macro|CAN1_WORD060
DECL|CAN1_WORD061|macro|CAN1_WORD061
DECL|CAN1_WORD062|macro|CAN1_WORD062
DECL|CAN1_WORD063|macro|CAN1_WORD063
DECL|CAN1_WORD06|macro|CAN1_WORD06
DECL|CAN1_WORD07|macro|CAN1_WORD07
DECL|CAN1_WORD08|macro|CAN1_WORD08
DECL|CAN1_WORD09|macro|CAN1_WORD09
DECL|CAN1_WORD0|macro|CAN1_WORD0
DECL|CAN1_WORD10|macro|CAN1_WORD10
DECL|CAN1_WORD110|macro|CAN1_WORD110
DECL|CAN1_WORD111|macro|CAN1_WORD111
DECL|CAN1_WORD112|macro|CAN1_WORD112
DECL|CAN1_WORD113|macro|CAN1_WORD113
DECL|CAN1_WORD114|macro|CAN1_WORD114
DECL|CAN1_WORD115|macro|CAN1_WORD115
DECL|CAN1_WORD116|macro|CAN1_WORD116
DECL|CAN1_WORD117|macro|CAN1_WORD117
DECL|CAN1_WORD118|macro|CAN1_WORD118
DECL|CAN1_WORD119|macro|CAN1_WORD119
DECL|CAN1_WORD11|macro|CAN1_WORD11
DECL|CAN1_WORD120|macro|CAN1_WORD120
DECL|CAN1_WORD121|macro|CAN1_WORD121
DECL|CAN1_WORD122|macro|CAN1_WORD122
DECL|CAN1_WORD123|macro|CAN1_WORD123
DECL|CAN1_WORD124|macro|CAN1_WORD124
DECL|CAN1_WORD125|macro|CAN1_WORD125
DECL|CAN1_WORD126|macro|CAN1_WORD126
DECL|CAN1_WORD127|macro|CAN1_WORD127
DECL|CAN1_WORD128|macro|CAN1_WORD128
DECL|CAN1_WORD129|macro|CAN1_WORD129
DECL|CAN1_WORD12|macro|CAN1_WORD12
DECL|CAN1_WORD130|macro|CAN1_WORD130
DECL|CAN1_WORD131|macro|CAN1_WORD131
DECL|CAN1_WORD132|macro|CAN1_WORD132
DECL|CAN1_WORD133|macro|CAN1_WORD133
DECL|CAN1_WORD134|macro|CAN1_WORD134
DECL|CAN1_WORD135|macro|CAN1_WORD135
DECL|CAN1_WORD136|macro|CAN1_WORD136
DECL|CAN1_WORD137|macro|CAN1_WORD137
DECL|CAN1_WORD138|macro|CAN1_WORD138
DECL|CAN1_WORD139|macro|CAN1_WORD139
DECL|CAN1_WORD13|macro|CAN1_WORD13
DECL|CAN1_WORD140|macro|CAN1_WORD140
DECL|CAN1_WORD141|macro|CAN1_WORD141
DECL|CAN1_WORD142|macro|CAN1_WORD142
DECL|CAN1_WORD143|macro|CAN1_WORD143
DECL|CAN1_WORD144|macro|CAN1_WORD144
DECL|CAN1_WORD145|macro|CAN1_WORD145
DECL|CAN1_WORD146|macro|CAN1_WORD146
DECL|CAN1_WORD147|macro|CAN1_WORD147
DECL|CAN1_WORD148|macro|CAN1_WORD148
DECL|CAN1_WORD149|macro|CAN1_WORD149
DECL|CAN1_WORD14|macro|CAN1_WORD14
DECL|CAN1_WORD150|macro|CAN1_WORD150
DECL|CAN1_WORD151|macro|CAN1_WORD151
DECL|CAN1_WORD152|macro|CAN1_WORD152
DECL|CAN1_WORD153|macro|CAN1_WORD153
DECL|CAN1_WORD154|macro|CAN1_WORD154
DECL|CAN1_WORD155|macro|CAN1_WORD155
DECL|CAN1_WORD156|macro|CAN1_WORD156
DECL|CAN1_WORD157|macro|CAN1_WORD157
DECL|CAN1_WORD158|macro|CAN1_WORD158
DECL|CAN1_WORD159|macro|CAN1_WORD159
DECL|CAN1_WORD15|macro|CAN1_WORD15
DECL|CAN1_WORD160|macro|CAN1_WORD160
DECL|CAN1_WORD161|macro|CAN1_WORD161
DECL|CAN1_WORD162|macro|CAN1_WORD162
DECL|CAN1_WORD163|macro|CAN1_WORD163
DECL|CAN1_WORD16|macro|CAN1_WORD16
DECL|CAN1_WORD17|macro|CAN1_WORD17
DECL|CAN1_WORD18|macro|CAN1_WORD18
DECL|CAN1_WORD19|macro|CAN1_WORD19
DECL|CAN1_WORD1|macro|CAN1_WORD1
DECL|CAN1|macro|CAN1
DECL|CAN2_BASE_PTR|macro|CAN2_BASE_PTR
DECL|CAN2_BASE|macro|CAN2_BASE
DECL|CAN2_CRCR|macro|CAN2_CRCR
DECL|CAN2_CS0|macro|CAN2_CS0
DECL|CAN2_CS10|macro|CAN2_CS10
DECL|CAN2_CS11|macro|CAN2_CS11
DECL|CAN2_CS12|macro|CAN2_CS12
DECL|CAN2_CS13|macro|CAN2_CS13
DECL|CAN2_CS14|macro|CAN2_CS14
DECL|CAN2_CS15|macro|CAN2_CS15
DECL|CAN2_CS16|macro|CAN2_CS16
DECL|CAN2_CS17|macro|CAN2_CS17
DECL|CAN2_CS18|macro|CAN2_CS18
DECL|CAN2_CS19|macro|CAN2_CS19
DECL|CAN2_CS1|macro|CAN2_CS1
DECL|CAN2_CS20|macro|CAN2_CS20
DECL|CAN2_CS21|macro|CAN2_CS21
DECL|CAN2_CS22|macro|CAN2_CS22
DECL|CAN2_CS23|macro|CAN2_CS23
DECL|CAN2_CS24|macro|CAN2_CS24
DECL|CAN2_CS25|macro|CAN2_CS25
DECL|CAN2_CS26|macro|CAN2_CS26
DECL|CAN2_CS27|macro|CAN2_CS27
DECL|CAN2_CS28|macro|CAN2_CS28
DECL|CAN2_CS29|macro|CAN2_CS29
DECL|CAN2_CS2|macro|CAN2_CS2
DECL|CAN2_CS30|macro|CAN2_CS30
DECL|CAN2_CS31|macro|CAN2_CS31
DECL|CAN2_CS32|macro|CAN2_CS32
DECL|CAN2_CS33|macro|CAN2_CS33
DECL|CAN2_CS34|macro|CAN2_CS34
DECL|CAN2_CS35|macro|CAN2_CS35
DECL|CAN2_CS36|macro|CAN2_CS36
DECL|CAN2_CS37|macro|CAN2_CS37
DECL|CAN2_CS38|macro|CAN2_CS38
DECL|CAN2_CS39|macro|CAN2_CS39
DECL|CAN2_CS3|macro|CAN2_CS3
DECL|CAN2_CS40|macro|CAN2_CS40
DECL|CAN2_CS41|macro|CAN2_CS41
DECL|CAN2_CS42|macro|CAN2_CS42
DECL|CAN2_CS43|macro|CAN2_CS43
DECL|CAN2_CS44|macro|CAN2_CS44
DECL|CAN2_CS45|macro|CAN2_CS45
DECL|CAN2_CS46|macro|CAN2_CS46
DECL|CAN2_CS47|macro|CAN2_CS47
DECL|CAN2_CS48|macro|CAN2_CS48
DECL|CAN2_CS49|macro|CAN2_CS49
DECL|CAN2_CS4|macro|CAN2_CS4
DECL|CAN2_CS50|macro|CAN2_CS50
DECL|CAN2_CS51|macro|CAN2_CS51
DECL|CAN2_CS52|macro|CAN2_CS52
DECL|CAN2_CS53|macro|CAN2_CS53
DECL|CAN2_CS54|macro|CAN2_CS54
DECL|CAN2_CS55|macro|CAN2_CS55
DECL|CAN2_CS56|macro|CAN2_CS56
DECL|CAN2_CS57|macro|CAN2_CS57
DECL|CAN2_CS58|macro|CAN2_CS58
DECL|CAN2_CS59|macro|CAN2_CS59
DECL|CAN2_CS5|macro|CAN2_CS5
DECL|CAN2_CS60|macro|CAN2_CS60
DECL|CAN2_CS61|macro|CAN2_CS61
DECL|CAN2_CS62|macro|CAN2_CS62
DECL|CAN2_CS63|macro|CAN2_CS63
DECL|CAN2_CS6|macro|CAN2_CS6
DECL|CAN2_CS7|macro|CAN2_CS7
DECL|CAN2_CS8|macro|CAN2_CS8
DECL|CAN2_CS9|macro|CAN2_CS9
DECL|CAN2_CS|macro|CAN2_CS
DECL|CAN2_CTRL1|macro|CAN2_CTRL1
DECL|CAN2_CTRL2|macro|CAN2_CTRL2
DECL|CAN2_ECR|macro|CAN2_ECR
DECL|CAN2_ESR1|macro|CAN2_ESR1
DECL|CAN2_ESR2|macro|CAN2_ESR2
DECL|CAN2_GFWR|macro|CAN2_GFWR
DECL|CAN2_ID0|macro|CAN2_ID0
DECL|CAN2_ID10|macro|CAN2_ID10
DECL|CAN2_ID11|macro|CAN2_ID11
DECL|CAN2_ID12|macro|CAN2_ID12
DECL|CAN2_ID13|macro|CAN2_ID13
DECL|CAN2_ID14|macro|CAN2_ID14
DECL|CAN2_ID15|macro|CAN2_ID15
DECL|CAN2_ID16|macro|CAN2_ID16
DECL|CAN2_ID17|macro|CAN2_ID17
DECL|CAN2_ID18|macro|CAN2_ID18
DECL|CAN2_ID19|macro|CAN2_ID19
DECL|CAN2_ID1|macro|CAN2_ID1
DECL|CAN2_ID20|macro|CAN2_ID20
DECL|CAN2_ID21|macro|CAN2_ID21
DECL|CAN2_ID22|macro|CAN2_ID22
DECL|CAN2_ID23|macro|CAN2_ID23
DECL|CAN2_ID24|macro|CAN2_ID24
DECL|CAN2_ID25|macro|CAN2_ID25
DECL|CAN2_ID26|macro|CAN2_ID26
DECL|CAN2_ID27|macro|CAN2_ID27
DECL|CAN2_ID28|macro|CAN2_ID28
DECL|CAN2_ID29|macro|CAN2_ID29
DECL|CAN2_ID2|macro|CAN2_ID2
DECL|CAN2_ID30|macro|CAN2_ID30
DECL|CAN2_ID31|macro|CAN2_ID31
DECL|CAN2_ID32|macro|CAN2_ID32
DECL|CAN2_ID33|macro|CAN2_ID33
DECL|CAN2_ID34|macro|CAN2_ID34
DECL|CAN2_ID35|macro|CAN2_ID35
DECL|CAN2_ID36|macro|CAN2_ID36
DECL|CAN2_ID37|macro|CAN2_ID37
DECL|CAN2_ID38|macro|CAN2_ID38
DECL|CAN2_ID39|macro|CAN2_ID39
DECL|CAN2_ID3|macro|CAN2_ID3
DECL|CAN2_ID40|macro|CAN2_ID40
DECL|CAN2_ID41|macro|CAN2_ID41
DECL|CAN2_ID42|macro|CAN2_ID42
DECL|CAN2_ID43|macro|CAN2_ID43
DECL|CAN2_ID44|macro|CAN2_ID44
DECL|CAN2_ID45|macro|CAN2_ID45
DECL|CAN2_ID46|macro|CAN2_ID46
DECL|CAN2_ID47|macro|CAN2_ID47
DECL|CAN2_ID48|macro|CAN2_ID48
DECL|CAN2_ID49|macro|CAN2_ID49
DECL|CAN2_ID4|macro|CAN2_ID4
DECL|CAN2_ID50|macro|CAN2_ID50
DECL|CAN2_ID51|macro|CAN2_ID51
DECL|CAN2_ID52|macro|CAN2_ID52
DECL|CAN2_ID53|macro|CAN2_ID53
DECL|CAN2_ID54|macro|CAN2_ID54
DECL|CAN2_ID55|macro|CAN2_ID55
DECL|CAN2_ID56|macro|CAN2_ID56
DECL|CAN2_ID57|macro|CAN2_ID57
DECL|CAN2_ID58|macro|CAN2_ID58
DECL|CAN2_ID59|macro|CAN2_ID59
DECL|CAN2_ID5|macro|CAN2_ID5
DECL|CAN2_ID60|macro|CAN2_ID60
DECL|CAN2_ID61|macro|CAN2_ID61
DECL|CAN2_ID62|macro|CAN2_ID62
DECL|CAN2_ID63|macro|CAN2_ID63
DECL|CAN2_ID6|macro|CAN2_ID6
DECL|CAN2_ID7|macro|CAN2_ID7
DECL|CAN2_ID8|macro|CAN2_ID8
DECL|CAN2_ID9|macro|CAN2_ID9
DECL|CAN2_ID|macro|CAN2_ID
DECL|CAN2_IFLAG1|macro|CAN2_IFLAG1
DECL|CAN2_IFLAG2|macro|CAN2_IFLAG2
DECL|CAN2_IMASK1|macro|CAN2_IMASK1
DECL|CAN2_IMASK2|macro|CAN2_IMASK2
DECL|CAN2_IPP_IND_CANRX_SELECT_INPUT|member|__IO uint32_t CAN2_IPP_IND_CANRX_SELECT_INPUT; /**< Select Input Register, offset: 0x690 */
DECL|CAN2_MCR|macro|CAN2_MCR
DECL|CAN2_RX14MASK|macro|CAN2_RX14MASK
DECL|CAN2_RX15MASK|macro|CAN2_RX15MASK
DECL|CAN2_RXFGMASK|macro|CAN2_RXFGMASK
DECL|CAN2_RXFIR|macro|CAN2_RXFIR
DECL|CAN2_RXIMR0|macro|CAN2_RXIMR0
DECL|CAN2_RXIMR10|macro|CAN2_RXIMR10
DECL|CAN2_RXIMR11|macro|CAN2_RXIMR11
DECL|CAN2_RXIMR12|macro|CAN2_RXIMR12
DECL|CAN2_RXIMR13|macro|CAN2_RXIMR13
DECL|CAN2_RXIMR14|macro|CAN2_RXIMR14
DECL|CAN2_RXIMR15|macro|CAN2_RXIMR15
DECL|CAN2_RXIMR16|macro|CAN2_RXIMR16
DECL|CAN2_RXIMR17|macro|CAN2_RXIMR17
DECL|CAN2_RXIMR18|macro|CAN2_RXIMR18
DECL|CAN2_RXIMR19|macro|CAN2_RXIMR19
DECL|CAN2_RXIMR1|macro|CAN2_RXIMR1
DECL|CAN2_RXIMR20|macro|CAN2_RXIMR20
DECL|CAN2_RXIMR21|macro|CAN2_RXIMR21
DECL|CAN2_RXIMR22|macro|CAN2_RXIMR22
DECL|CAN2_RXIMR23|macro|CAN2_RXIMR23
DECL|CAN2_RXIMR24|macro|CAN2_RXIMR24
DECL|CAN2_RXIMR25|macro|CAN2_RXIMR25
DECL|CAN2_RXIMR26|macro|CAN2_RXIMR26
DECL|CAN2_RXIMR27|macro|CAN2_RXIMR27
DECL|CAN2_RXIMR28|macro|CAN2_RXIMR28
DECL|CAN2_RXIMR29|macro|CAN2_RXIMR29
DECL|CAN2_RXIMR2|macro|CAN2_RXIMR2
DECL|CAN2_RXIMR30|macro|CAN2_RXIMR30
DECL|CAN2_RXIMR31|macro|CAN2_RXIMR31
DECL|CAN2_RXIMR32|macro|CAN2_RXIMR32
DECL|CAN2_RXIMR33|macro|CAN2_RXIMR33
DECL|CAN2_RXIMR34|macro|CAN2_RXIMR34
DECL|CAN2_RXIMR35|macro|CAN2_RXIMR35
DECL|CAN2_RXIMR36|macro|CAN2_RXIMR36
DECL|CAN2_RXIMR37|macro|CAN2_RXIMR37
DECL|CAN2_RXIMR38|macro|CAN2_RXIMR38
DECL|CAN2_RXIMR39|macro|CAN2_RXIMR39
DECL|CAN2_RXIMR3|macro|CAN2_RXIMR3
DECL|CAN2_RXIMR40|macro|CAN2_RXIMR40
DECL|CAN2_RXIMR41|macro|CAN2_RXIMR41
DECL|CAN2_RXIMR42|macro|CAN2_RXIMR42
DECL|CAN2_RXIMR43|macro|CAN2_RXIMR43
DECL|CAN2_RXIMR44|macro|CAN2_RXIMR44
DECL|CAN2_RXIMR45|macro|CAN2_RXIMR45
DECL|CAN2_RXIMR46|macro|CAN2_RXIMR46
DECL|CAN2_RXIMR47|macro|CAN2_RXIMR47
DECL|CAN2_RXIMR48|macro|CAN2_RXIMR48
DECL|CAN2_RXIMR49|macro|CAN2_RXIMR49
DECL|CAN2_RXIMR4|macro|CAN2_RXIMR4
DECL|CAN2_RXIMR50|macro|CAN2_RXIMR50
DECL|CAN2_RXIMR51|macro|CAN2_RXIMR51
DECL|CAN2_RXIMR52|macro|CAN2_RXIMR52
DECL|CAN2_RXIMR53|macro|CAN2_RXIMR53
DECL|CAN2_RXIMR54|macro|CAN2_RXIMR54
DECL|CAN2_RXIMR55|macro|CAN2_RXIMR55
DECL|CAN2_RXIMR56|macro|CAN2_RXIMR56
DECL|CAN2_RXIMR57|macro|CAN2_RXIMR57
DECL|CAN2_RXIMR58|macro|CAN2_RXIMR58
DECL|CAN2_RXIMR59|macro|CAN2_RXIMR59
DECL|CAN2_RXIMR5|macro|CAN2_RXIMR5
DECL|CAN2_RXIMR60|macro|CAN2_RXIMR60
DECL|CAN2_RXIMR61|macro|CAN2_RXIMR61
DECL|CAN2_RXIMR62|macro|CAN2_RXIMR62
DECL|CAN2_RXIMR63|macro|CAN2_RXIMR63
DECL|CAN2_RXIMR6|macro|CAN2_RXIMR6
DECL|CAN2_RXIMR7|macro|CAN2_RXIMR7
DECL|CAN2_RXIMR8|macro|CAN2_RXIMR8
DECL|CAN2_RXIMR9|macro|CAN2_RXIMR9
DECL|CAN2_RXIMR|macro|CAN2_RXIMR
DECL|CAN2_RXMGMASK|macro|CAN2_RXMGMASK
DECL|CAN2_TIMER|macro|CAN2_TIMER
DECL|CAN2_WORD00|macro|CAN2_WORD00
DECL|CAN2_WORD010|macro|CAN2_WORD010
DECL|CAN2_WORD011|macro|CAN2_WORD011
DECL|CAN2_WORD012|macro|CAN2_WORD012
DECL|CAN2_WORD013|macro|CAN2_WORD013
DECL|CAN2_WORD014|macro|CAN2_WORD014
DECL|CAN2_WORD015|macro|CAN2_WORD015
DECL|CAN2_WORD016|macro|CAN2_WORD016
DECL|CAN2_WORD017|macro|CAN2_WORD017
DECL|CAN2_WORD018|macro|CAN2_WORD018
DECL|CAN2_WORD019|macro|CAN2_WORD019
DECL|CAN2_WORD01|macro|CAN2_WORD01
DECL|CAN2_WORD020|macro|CAN2_WORD020
DECL|CAN2_WORD021|macro|CAN2_WORD021
DECL|CAN2_WORD022|macro|CAN2_WORD022
DECL|CAN2_WORD023|macro|CAN2_WORD023
DECL|CAN2_WORD024|macro|CAN2_WORD024
DECL|CAN2_WORD025|macro|CAN2_WORD025
DECL|CAN2_WORD026|macro|CAN2_WORD026
DECL|CAN2_WORD027|macro|CAN2_WORD027
DECL|CAN2_WORD028|macro|CAN2_WORD028
DECL|CAN2_WORD029|macro|CAN2_WORD029
DECL|CAN2_WORD02|macro|CAN2_WORD02
DECL|CAN2_WORD030|macro|CAN2_WORD030
DECL|CAN2_WORD031|macro|CAN2_WORD031
DECL|CAN2_WORD032|macro|CAN2_WORD032
DECL|CAN2_WORD033|macro|CAN2_WORD033
DECL|CAN2_WORD034|macro|CAN2_WORD034
DECL|CAN2_WORD035|macro|CAN2_WORD035
DECL|CAN2_WORD036|macro|CAN2_WORD036
DECL|CAN2_WORD037|macro|CAN2_WORD037
DECL|CAN2_WORD038|macro|CAN2_WORD038
DECL|CAN2_WORD039|macro|CAN2_WORD039
DECL|CAN2_WORD03|macro|CAN2_WORD03
DECL|CAN2_WORD040|macro|CAN2_WORD040
DECL|CAN2_WORD041|macro|CAN2_WORD041
DECL|CAN2_WORD042|macro|CAN2_WORD042
DECL|CAN2_WORD043|macro|CAN2_WORD043
DECL|CAN2_WORD044|macro|CAN2_WORD044
DECL|CAN2_WORD045|macro|CAN2_WORD045
DECL|CAN2_WORD046|macro|CAN2_WORD046
DECL|CAN2_WORD047|macro|CAN2_WORD047
DECL|CAN2_WORD048|macro|CAN2_WORD048
DECL|CAN2_WORD049|macro|CAN2_WORD049
DECL|CAN2_WORD04|macro|CAN2_WORD04
DECL|CAN2_WORD050|macro|CAN2_WORD050
DECL|CAN2_WORD051|macro|CAN2_WORD051
DECL|CAN2_WORD052|macro|CAN2_WORD052
DECL|CAN2_WORD053|macro|CAN2_WORD053
DECL|CAN2_WORD054|macro|CAN2_WORD054
DECL|CAN2_WORD055|macro|CAN2_WORD055
DECL|CAN2_WORD056|macro|CAN2_WORD056
DECL|CAN2_WORD057|macro|CAN2_WORD057
DECL|CAN2_WORD058|macro|CAN2_WORD058
DECL|CAN2_WORD059|macro|CAN2_WORD059
DECL|CAN2_WORD05|macro|CAN2_WORD05
DECL|CAN2_WORD060|macro|CAN2_WORD060
DECL|CAN2_WORD061|macro|CAN2_WORD061
DECL|CAN2_WORD062|macro|CAN2_WORD062
DECL|CAN2_WORD063|macro|CAN2_WORD063
DECL|CAN2_WORD06|macro|CAN2_WORD06
DECL|CAN2_WORD07|macro|CAN2_WORD07
DECL|CAN2_WORD08|macro|CAN2_WORD08
DECL|CAN2_WORD09|macro|CAN2_WORD09
DECL|CAN2_WORD0|macro|CAN2_WORD0
DECL|CAN2_WORD10|macro|CAN2_WORD10
DECL|CAN2_WORD110|macro|CAN2_WORD110
DECL|CAN2_WORD111|macro|CAN2_WORD111
DECL|CAN2_WORD112|macro|CAN2_WORD112
DECL|CAN2_WORD113|macro|CAN2_WORD113
DECL|CAN2_WORD114|macro|CAN2_WORD114
DECL|CAN2_WORD115|macro|CAN2_WORD115
DECL|CAN2_WORD116|macro|CAN2_WORD116
DECL|CAN2_WORD117|macro|CAN2_WORD117
DECL|CAN2_WORD118|macro|CAN2_WORD118
DECL|CAN2_WORD119|macro|CAN2_WORD119
DECL|CAN2_WORD11|macro|CAN2_WORD11
DECL|CAN2_WORD120|macro|CAN2_WORD120
DECL|CAN2_WORD121|macro|CAN2_WORD121
DECL|CAN2_WORD122|macro|CAN2_WORD122
DECL|CAN2_WORD123|macro|CAN2_WORD123
DECL|CAN2_WORD124|macro|CAN2_WORD124
DECL|CAN2_WORD125|macro|CAN2_WORD125
DECL|CAN2_WORD126|macro|CAN2_WORD126
DECL|CAN2_WORD127|macro|CAN2_WORD127
DECL|CAN2_WORD128|macro|CAN2_WORD128
DECL|CAN2_WORD129|macro|CAN2_WORD129
DECL|CAN2_WORD12|macro|CAN2_WORD12
DECL|CAN2_WORD130|macro|CAN2_WORD130
DECL|CAN2_WORD131|macro|CAN2_WORD131
DECL|CAN2_WORD132|macro|CAN2_WORD132
DECL|CAN2_WORD133|macro|CAN2_WORD133
DECL|CAN2_WORD134|macro|CAN2_WORD134
DECL|CAN2_WORD135|macro|CAN2_WORD135
DECL|CAN2_WORD136|macro|CAN2_WORD136
DECL|CAN2_WORD137|macro|CAN2_WORD137
DECL|CAN2_WORD138|macro|CAN2_WORD138
DECL|CAN2_WORD139|macro|CAN2_WORD139
DECL|CAN2_WORD13|macro|CAN2_WORD13
DECL|CAN2_WORD140|macro|CAN2_WORD140
DECL|CAN2_WORD141|macro|CAN2_WORD141
DECL|CAN2_WORD142|macro|CAN2_WORD142
DECL|CAN2_WORD143|macro|CAN2_WORD143
DECL|CAN2_WORD144|macro|CAN2_WORD144
DECL|CAN2_WORD145|macro|CAN2_WORD145
DECL|CAN2_WORD146|macro|CAN2_WORD146
DECL|CAN2_WORD147|macro|CAN2_WORD147
DECL|CAN2_WORD148|macro|CAN2_WORD148
DECL|CAN2_WORD149|macro|CAN2_WORD149
DECL|CAN2_WORD14|macro|CAN2_WORD14
DECL|CAN2_WORD150|macro|CAN2_WORD150
DECL|CAN2_WORD151|macro|CAN2_WORD151
DECL|CAN2_WORD152|macro|CAN2_WORD152
DECL|CAN2_WORD153|macro|CAN2_WORD153
DECL|CAN2_WORD154|macro|CAN2_WORD154
DECL|CAN2_WORD155|macro|CAN2_WORD155
DECL|CAN2_WORD156|macro|CAN2_WORD156
DECL|CAN2_WORD157|macro|CAN2_WORD157
DECL|CAN2_WORD158|macro|CAN2_WORD158
DECL|CAN2_WORD159|macro|CAN2_WORD159
DECL|CAN2_WORD15|macro|CAN2_WORD15
DECL|CAN2_WORD160|macro|CAN2_WORD160
DECL|CAN2_WORD161|macro|CAN2_WORD161
DECL|CAN2_WORD162|macro|CAN2_WORD162
DECL|CAN2_WORD163|macro|CAN2_WORD163
DECL|CAN2_WORD16|macro|CAN2_WORD16
DECL|CAN2_WORD17|macro|CAN2_WORD17
DECL|CAN2_WORD18|macro|CAN2_WORD18
DECL|CAN2_WORD19|macro|CAN2_WORD19
DECL|CAN2_WORD1|macro|CAN2_WORD1
DECL|CAN2|macro|CAN2
DECL|CAN_BASE_ADDRS|macro|CAN_BASE_ADDRS
DECL|CAN_BASE_PTRS|macro|CAN_BASE_PTRS
DECL|CAN_CRCR_MBCRC_MASK|macro|CAN_CRCR_MBCRC_MASK
DECL|CAN_CRCR_MBCRC_SHIFT|macro|CAN_CRCR_MBCRC_SHIFT
DECL|CAN_CRCR_MBCRC|macro|CAN_CRCR_MBCRC
DECL|CAN_CRCR_REG|macro|CAN_CRCR_REG
DECL|CAN_CRCR_TXCRC_MASK|macro|CAN_CRCR_TXCRC_MASK
DECL|CAN_CRCR_TXCRC_SHIFT|macro|CAN_CRCR_TXCRC_SHIFT
DECL|CAN_CRCR_TXCRC|macro|CAN_CRCR_TXCRC
DECL|CAN_CS_CODE_MASK|macro|CAN_CS_CODE_MASK
DECL|CAN_CS_CODE_SHIFT|macro|CAN_CS_CODE_SHIFT
DECL|CAN_CS_CODE|macro|CAN_CS_CODE
DECL|CAN_CS_COUNT|macro|CAN_CS_COUNT
DECL|CAN_CS_DLC_MASK|macro|CAN_CS_DLC_MASK
DECL|CAN_CS_DLC_SHIFT|macro|CAN_CS_DLC_SHIFT
DECL|CAN_CS_DLC|macro|CAN_CS_DLC
DECL|CAN_CS_IDE_MASK|macro|CAN_CS_IDE_MASK
DECL|CAN_CS_IDE_SHIFT|macro|CAN_CS_IDE_SHIFT
DECL|CAN_CS_REG|macro|CAN_CS_REG
DECL|CAN_CS_RTR_MASK|macro|CAN_CS_RTR_MASK
DECL|CAN_CS_RTR_SHIFT|macro|CAN_CS_RTR_SHIFT
DECL|CAN_CS_SRR_MASK|macro|CAN_CS_SRR_MASK
DECL|CAN_CS_SRR_SHIFT|macro|CAN_CS_SRR_SHIFT
DECL|CAN_CS_TIME_STAMP_MASK|macro|CAN_CS_TIME_STAMP_MASK
DECL|CAN_CS_TIME_STAMP_SHIFT|macro|CAN_CS_TIME_STAMP_SHIFT
DECL|CAN_CS_TIME_STAMP|macro|CAN_CS_TIME_STAMP
DECL|CAN_CTRL1_BOFF_MSK_MASK|macro|CAN_CTRL1_BOFF_MSK_MASK
DECL|CAN_CTRL1_BOFF_MSK_SHIFT|macro|CAN_CTRL1_BOFF_MSK_SHIFT
DECL|CAN_CTRL1_BOFF_REC_MASK|macro|CAN_CTRL1_BOFF_REC_MASK
DECL|CAN_CTRL1_BOFF_REC_SHIFT|macro|CAN_CTRL1_BOFF_REC_SHIFT
DECL|CAN_CTRL1_ERR_MSK_MASK|macro|CAN_CTRL1_ERR_MSK_MASK
DECL|CAN_CTRL1_ERR_MSK_SHIFT|macro|CAN_CTRL1_ERR_MSK_SHIFT
DECL|CAN_CTRL1_LBUF_MASK|macro|CAN_CTRL1_LBUF_MASK
DECL|CAN_CTRL1_LBUF_SHIFT|macro|CAN_CTRL1_LBUF_SHIFT
DECL|CAN_CTRL1_LOM_MASK|macro|CAN_CTRL1_LOM_MASK
DECL|CAN_CTRL1_LOM_SHIFT|macro|CAN_CTRL1_LOM_SHIFT
DECL|CAN_CTRL1_LPB_MASK|macro|CAN_CTRL1_LPB_MASK
DECL|CAN_CTRL1_LPB_SHIFT|macro|CAN_CTRL1_LPB_SHIFT
DECL|CAN_CTRL1_PRESDIV_MASK|macro|CAN_CTRL1_PRESDIV_MASK
DECL|CAN_CTRL1_PRESDIV_SHIFT|macro|CAN_CTRL1_PRESDIV_SHIFT
DECL|CAN_CTRL1_PRESDIV|macro|CAN_CTRL1_PRESDIV
DECL|CAN_CTRL1_PROP_SEG_MASK|macro|CAN_CTRL1_PROP_SEG_MASK
DECL|CAN_CTRL1_PROP_SEG_SHIFT|macro|CAN_CTRL1_PROP_SEG_SHIFT
DECL|CAN_CTRL1_PROP_SEG|macro|CAN_CTRL1_PROP_SEG
DECL|CAN_CTRL1_PSEG1_MASK|macro|CAN_CTRL1_PSEG1_MASK
DECL|CAN_CTRL1_PSEG1_SHIFT|macro|CAN_CTRL1_PSEG1_SHIFT
DECL|CAN_CTRL1_PSEG1|macro|CAN_CTRL1_PSEG1
DECL|CAN_CTRL1_PSEG2_MASK|macro|CAN_CTRL1_PSEG2_MASK
DECL|CAN_CTRL1_PSEG2_SHIFT|macro|CAN_CTRL1_PSEG2_SHIFT
DECL|CAN_CTRL1_PSEG2|macro|CAN_CTRL1_PSEG2
DECL|CAN_CTRL1_REG|macro|CAN_CTRL1_REG
DECL|CAN_CTRL1_RJW_MASK|macro|CAN_CTRL1_RJW_MASK
DECL|CAN_CTRL1_RJW_SHIFT|macro|CAN_CTRL1_RJW_SHIFT
DECL|CAN_CTRL1_RJW|macro|CAN_CTRL1_RJW
DECL|CAN_CTRL1_RWRN_MSK_MASK|macro|CAN_CTRL1_RWRN_MSK_MASK
DECL|CAN_CTRL1_RWRN_MSK_SHIFT|macro|CAN_CTRL1_RWRN_MSK_SHIFT
DECL|CAN_CTRL1_SMP_MASK|macro|CAN_CTRL1_SMP_MASK
DECL|CAN_CTRL1_SMP_SHIFT|macro|CAN_CTRL1_SMP_SHIFT
DECL|CAN_CTRL1_TSYN_MASK|macro|CAN_CTRL1_TSYN_MASK
DECL|CAN_CTRL1_TSYN_SHIFT|macro|CAN_CTRL1_TSYN_SHIFT
DECL|CAN_CTRL1_TWRN_MSK_MASK|macro|CAN_CTRL1_TWRN_MSK_MASK
DECL|CAN_CTRL1_TWRN_MSK_SHIFT|macro|CAN_CTRL1_TWRN_MSK_SHIFT
DECL|CAN_CTRL2_EACEN_MASK|macro|CAN_CTRL2_EACEN_MASK
DECL|CAN_CTRL2_EACEN_SHIFT|macro|CAN_CTRL2_EACEN_SHIFT
DECL|CAN_CTRL2_MRP_MASK|macro|CAN_CTRL2_MRP_MASK
DECL|CAN_CTRL2_MRP_SHIFT|macro|CAN_CTRL2_MRP_SHIFT
DECL|CAN_CTRL2_REG|macro|CAN_CTRL2_REG
DECL|CAN_CTRL2_RFFN_MASK|macro|CAN_CTRL2_RFFN_MASK
DECL|CAN_CTRL2_RFFN_SHIFT|macro|CAN_CTRL2_RFFN_SHIFT
DECL|CAN_CTRL2_RFFN|macro|CAN_CTRL2_RFFN
DECL|CAN_CTRL2_RRS_MASK|macro|CAN_CTRL2_RRS_MASK
DECL|CAN_CTRL2_RRS_SHIFT|macro|CAN_CTRL2_RRS_SHIFT
DECL|CAN_CTRL2_TASD_MASK|macro|CAN_CTRL2_TASD_MASK
DECL|CAN_CTRL2_TASD_SHIFT|macro|CAN_CTRL2_TASD_SHIFT
DECL|CAN_CTRL2_TASD|macro|CAN_CTRL2_TASD
DECL|CAN_CTRL2_WRMFRZ_MASK|macro|CAN_CTRL2_WRMFRZ_MASK
DECL|CAN_CTRL2_WRMFRZ_SHIFT|macro|CAN_CTRL2_WRMFRZ_SHIFT
DECL|CAN_ECR_REG|macro|CAN_ECR_REG
DECL|CAN_ECR_Rx_Err_Counter_MASK|macro|CAN_ECR_Rx_Err_Counter_MASK
DECL|CAN_ECR_Rx_Err_Counter_SHIFT|macro|CAN_ECR_Rx_Err_Counter_SHIFT
DECL|CAN_ECR_Rx_Err_Counter|macro|CAN_ECR_Rx_Err_Counter
DECL|CAN_ECR_Tx_Err_Counter_MASK|macro|CAN_ECR_Tx_Err_Counter_MASK
DECL|CAN_ECR_Tx_Err_Counter_SHIFT|macro|CAN_ECR_Tx_Err_Counter_SHIFT
DECL|CAN_ECR_Tx_Err_Counter|macro|CAN_ECR_Tx_Err_Counter
DECL|CAN_ESR1_ACK_ERR_MASK|macro|CAN_ESR1_ACK_ERR_MASK
DECL|CAN_ESR1_ACK_ERR_SHIFT|macro|CAN_ESR1_ACK_ERR_SHIFT
DECL|CAN_ESR1_BIT0_ERR_MASK|macro|CAN_ESR1_BIT0_ERR_MASK
DECL|CAN_ESR1_BIT0_ERR_SHIFT|macro|CAN_ESR1_BIT0_ERR_SHIFT
DECL|CAN_ESR1_BIT1_ERR_MASK|macro|CAN_ESR1_BIT1_ERR_MASK
DECL|CAN_ESR1_BIT1_ERR_SHIFT|macro|CAN_ESR1_BIT1_ERR_SHIFT
DECL|CAN_ESR1_BOFF_INT_MASK|macro|CAN_ESR1_BOFF_INT_MASK
DECL|CAN_ESR1_BOFF_INT_SHIFT|macro|CAN_ESR1_BOFF_INT_SHIFT
DECL|CAN_ESR1_CRC_ERR_MASK|macro|CAN_ESR1_CRC_ERR_MASK
DECL|CAN_ESR1_CRC_ERR_SHIFT|macro|CAN_ESR1_CRC_ERR_SHIFT
DECL|CAN_ESR1_ERR_INT_MASK|macro|CAN_ESR1_ERR_INT_MASK
DECL|CAN_ESR1_ERR_INT_SHIFT|macro|CAN_ESR1_ERR_INT_SHIFT
DECL|CAN_ESR1_FLT_CONF_MASK|macro|CAN_ESR1_FLT_CONF_MASK
DECL|CAN_ESR1_FLT_CONF_SHIFT|macro|CAN_ESR1_FLT_CONF_SHIFT
DECL|CAN_ESR1_FLT_CONF|macro|CAN_ESR1_FLT_CONF
DECL|CAN_ESR1_FRM_ERR_MASK|macro|CAN_ESR1_FRM_ERR_MASK
DECL|CAN_ESR1_FRM_ERR_SHIFT|macro|CAN_ESR1_FRM_ERR_SHIFT
DECL|CAN_ESR1_IDLE_MASK|macro|CAN_ESR1_IDLE_MASK
DECL|CAN_ESR1_IDLE_SHIFT|macro|CAN_ESR1_IDLE_SHIFT
DECL|CAN_ESR1_REG|macro|CAN_ESR1_REG
DECL|CAN_ESR1_RWRN_INT_MASK|macro|CAN_ESR1_RWRN_INT_MASK
DECL|CAN_ESR1_RWRN_INT_SHIFT|macro|CAN_ESR1_RWRN_INT_SHIFT
DECL|CAN_ESR1_RX_MASK|macro|CAN_ESR1_RX_MASK
DECL|CAN_ESR1_RX_SHIFT|macro|CAN_ESR1_RX_SHIFT
DECL|CAN_ESR1_RX_WRN_MASK|macro|CAN_ESR1_RX_WRN_MASK
DECL|CAN_ESR1_RX_WRN_SHIFT|macro|CAN_ESR1_RX_WRN_SHIFT
DECL|CAN_ESR1_STF_ERR_MASK|macro|CAN_ESR1_STF_ERR_MASK
DECL|CAN_ESR1_STF_ERR_SHIFT|macro|CAN_ESR1_STF_ERR_SHIFT
DECL|CAN_ESR1_SYNCH_MASK|macro|CAN_ESR1_SYNCH_MASK
DECL|CAN_ESR1_SYNCH_SHIFT|macro|CAN_ESR1_SYNCH_SHIFT
DECL|CAN_ESR1_TWRN_INT_MASK|macro|CAN_ESR1_TWRN_INT_MASK
DECL|CAN_ESR1_TWRN_INT_SHIFT|macro|CAN_ESR1_TWRN_INT_SHIFT
DECL|CAN_ESR1_TX_MASK|macro|CAN_ESR1_TX_MASK
DECL|CAN_ESR1_TX_SHIFT|macro|CAN_ESR1_TX_SHIFT
DECL|CAN_ESR1_TX_WRN_MASK|macro|CAN_ESR1_TX_WRN_MASK
DECL|CAN_ESR1_TX_WRN_SHIFT|macro|CAN_ESR1_TX_WRN_SHIFT
DECL|CAN_ESR1_WAK_INT_MASK|macro|CAN_ESR1_WAK_INT_MASK
DECL|CAN_ESR1_WAK_INT_SHIFT|macro|CAN_ESR1_WAK_INT_SHIFT
DECL|CAN_ESR2_IMB_MASK|macro|CAN_ESR2_IMB_MASK
DECL|CAN_ESR2_IMB_SHIFT|macro|CAN_ESR2_IMB_SHIFT
DECL|CAN_ESR2_LPTM_MASK|macro|CAN_ESR2_LPTM_MASK
DECL|CAN_ESR2_LPTM_SHIFT|macro|CAN_ESR2_LPTM_SHIFT
DECL|CAN_ESR2_LPTM|macro|CAN_ESR2_LPTM
DECL|CAN_ESR2_REG|macro|CAN_ESR2_REG
DECL|CAN_ESR2_VPS_MASK|macro|CAN_ESR2_VPS_MASK
DECL|CAN_ESR2_VPS_SHIFT|macro|CAN_ESR2_VPS_SHIFT
DECL|CAN_GFWR_GFWR_MASK|macro|CAN_GFWR_GFWR_MASK
DECL|CAN_GFWR_GFWR_SHIFT|macro|CAN_GFWR_GFWR_SHIFT
DECL|CAN_GFWR_GFWR|macro|CAN_GFWR_GFWR
DECL|CAN_GFWR_REG|macro|CAN_GFWR_REG
DECL|CAN_ID_COUNT|macro|CAN_ID_COUNT
DECL|CAN_ID_EXT_MASK|macro|CAN_ID_EXT_MASK
DECL|CAN_ID_EXT_SHIFT|macro|CAN_ID_EXT_SHIFT
DECL|CAN_ID_EXT|macro|CAN_ID_EXT
DECL|CAN_ID_PRIO_MASK|macro|CAN_ID_PRIO_MASK
DECL|CAN_ID_PRIO_SHIFT|macro|CAN_ID_PRIO_SHIFT
DECL|CAN_ID_PRIO|macro|CAN_ID_PRIO
DECL|CAN_ID_REG|macro|CAN_ID_REG
DECL|CAN_ID_STD_MASK|macro|CAN_ID_STD_MASK
DECL|CAN_ID_STD_SHIFT|macro|CAN_ID_STD_SHIFT
DECL|CAN_ID_STD|macro|CAN_ID_STD
DECL|CAN_IFLAG1_BUF31I_BUF8I_MASK|macro|CAN_IFLAG1_BUF31I_BUF8I_MASK
DECL|CAN_IFLAG1_BUF31I_BUF8I_SHIFT|macro|CAN_IFLAG1_BUF31I_BUF8I_SHIFT
DECL|CAN_IFLAG1_BUF31I_BUF8I|macro|CAN_IFLAG1_BUF31I_BUF8I
DECL|CAN_IFLAG1_BUF4I_BUF0I_MASK|macro|CAN_IFLAG1_BUF4I_BUF0I_MASK
DECL|CAN_IFLAG1_BUF4I_BUF0I_SHIFT|macro|CAN_IFLAG1_BUF4I_BUF0I_SHIFT
DECL|CAN_IFLAG1_BUF4I_BUF0I|macro|CAN_IFLAG1_BUF4I_BUF0I
DECL|CAN_IFLAG1_BUF5I_MASK|macro|CAN_IFLAG1_BUF5I_MASK
DECL|CAN_IFLAG1_BUF5I_SHIFT|macro|CAN_IFLAG1_BUF5I_SHIFT
DECL|CAN_IFLAG1_BUF6I_MASK|macro|CAN_IFLAG1_BUF6I_MASK
DECL|CAN_IFLAG1_BUF6I_SHIFT|macro|CAN_IFLAG1_BUF6I_SHIFT
DECL|CAN_IFLAG1_BUF7I_MASK|macro|CAN_IFLAG1_BUF7I_MASK
DECL|CAN_IFLAG1_BUF7I_SHIFT|macro|CAN_IFLAG1_BUF7I_SHIFT
DECL|CAN_IFLAG1_REG|macro|CAN_IFLAG1_REG
DECL|CAN_IFLAG2_BUF63I_BUF32I_MASK|macro|CAN_IFLAG2_BUF63I_BUF32I_MASK
DECL|CAN_IFLAG2_BUF63I_BUF32I_SHIFT|macro|CAN_IFLAG2_BUF63I_BUF32I_SHIFT
DECL|CAN_IFLAG2_BUF63I_BUF32I|macro|CAN_IFLAG2_BUF63I_BUF32I
DECL|CAN_IFLAG2_REG|macro|CAN_IFLAG2_REG
DECL|CAN_IMASK1_BUF31M_BUF0M_MASK|macro|CAN_IMASK1_BUF31M_BUF0M_MASK
DECL|CAN_IMASK1_BUF31M_BUF0M_SHIFT|macro|CAN_IMASK1_BUF31M_BUF0M_SHIFT
DECL|CAN_IMASK1_BUF31M_BUF0M|macro|CAN_IMASK1_BUF31M_BUF0M
DECL|CAN_IMASK1_REG|macro|CAN_IMASK1_REG
DECL|CAN_IMASK2_BUF63M_BUF32M_MASK|macro|CAN_IMASK2_BUF63M_BUF32M_MASK
DECL|CAN_IMASK2_BUF63M_BUF32M_SHIFT|macro|CAN_IMASK2_BUF63M_BUF32M_SHIFT
DECL|CAN_IMASK2_BUF63M_BUF32M|macro|CAN_IMASK2_BUF63M_BUF32M
DECL|CAN_IMASK2_REG|macro|CAN_IMASK2_REG
DECL|CAN_IRQS|macro|CAN_IRQS
DECL|CAN_MCR_AEN_MASK|macro|CAN_MCR_AEN_MASK
DECL|CAN_MCR_AEN_SHIFT|macro|CAN_MCR_AEN_SHIFT
DECL|CAN_MCR_FRZ_ACK_MASK|macro|CAN_MCR_FRZ_ACK_MASK
DECL|CAN_MCR_FRZ_ACK_SHIFT|macro|CAN_MCR_FRZ_ACK_SHIFT
DECL|CAN_MCR_FRZ_MASK|macro|CAN_MCR_FRZ_MASK
DECL|CAN_MCR_FRZ_SHIFT|macro|CAN_MCR_FRZ_SHIFT
DECL|CAN_MCR_HALT_MASK|macro|CAN_MCR_HALT_MASK
DECL|CAN_MCR_HALT_SHIFT|macro|CAN_MCR_HALT_SHIFT
DECL|CAN_MCR_IDAM_MASK|macro|CAN_MCR_IDAM_MASK
DECL|CAN_MCR_IDAM_SHIFT|macro|CAN_MCR_IDAM_SHIFT
DECL|CAN_MCR_IDAM|macro|CAN_MCR_IDAM
DECL|CAN_MCR_IRMQ_MASK|macro|CAN_MCR_IRMQ_MASK
DECL|CAN_MCR_IRMQ_SHIFT|macro|CAN_MCR_IRMQ_SHIFT
DECL|CAN_MCR_LPM_ACK_MASK|macro|CAN_MCR_LPM_ACK_MASK
DECL|CAN_MCR_LPM_ACK_SHIFT|macro|CAN_MCR_LPM_ACK_SHIFT
DECL|CAN_MCR_LPRIO_EN_MASK|macro|CAN_MCR_LPRIO_EN_MASK
DECL|CAN_MCR_LPRIO_EN_SHIFT|macro|CAN_MCR_LPRIO_EN_SHIFT
DECL|CAN_MCR_MAXMB_MASK|macro|CAN_MCR_MAXMB_MASK
DECL|CAN_MCR_MAXMB_SHIFT|macro|CAN_MCR_MAXMB_SHIFT
DECL|CAN_MCR_MAXMB|macro|CAN_MCR_MAXMB
DECL|CAN_MCR_MDIS_MASK|macro|CAN_MCR_MDIS_MASK
DECL|CAN_MCR_MDIS_SHIFT|macro|CAN_MCR_MDIS_SHIFT
DECL|CAN_MCR_NOT_RDY_MASK|macro|CAN_MCR_NOT_RDY_MASK
DECL|CAN_MCR_NOT_RDY_SHIFT|macro|CAN_MCR_NOT_RDY_SHIFT
DECL|CAN_MCR_REG|macro|CAN_MCR_REG
DECL|CAN_MCR_RFEN_MASK|macro|CAN_MCR_RFEN_MASK
DECL|CAN_MCR_RFEN_SHIFT|macro|CAN_MCR_RFEN_SHIFT
DECL|CAN_MCR_SLF_WAK_MASK|macro|CAN_MCR_SLF_WAK_MASK
DECL|CAN_MCR_SLF_WAK_SHIFT|macro|CAN_MCR_SLF_WAK_SHIFT
DECL|CAN_MCR_SOFT_RST_MASK|macro|CAN_MCR_SOFT_RST_MASK
DECL|CAN_MCR_SOFT_RST_SHIFT|macro|CAN_MCR_SOFT_RST_SHIFT
DECL|CAN_MCR_SRX_DIS_MASK|macro|CAN_MCR_SRX_DIS_MASK
DECL|CAN_MCR_SRX_DIS_SHIFT|macro|CAN_MCR_SRX_DIS_SHIFT
DECL|CAN_MCR_SUPV_MASK|macro|CAN_MCR_SUPV_MASK
DECL|CAN_MCR_SUPV_SHIFT|macro|CAN_MCR_SUPV_SHIFT
DECL|CAN_MCR_WAK_MSK_MASK|macro|CAN_MCR_WAK_MSK_MASK
DECL|CAN_MCR_WAK_MSK_SHIFT|macro|CAN_MCR_WAK_MSK_SHIFT
DECL|CAN_MCR_WAK_SRC_MASK|macro|CAN_MCR_WAK_SRC_MASK
DECL|CAN_MCR_WAK_SRC_SHIFT|macro|CAN_MCR_WAK_SRC_SHIFT
DECL|CAN_MCR_WRN_EN_MASK|macro|CAN_MCR_WRN_EN_MASK
DECL|CAN_MCR_WRN_EN_SHIFT|macro|CAN_MCR_WRN_EN_SHIFT
DECL|CAN_MemMapPtr|typedef|} CAN_Type, *CAN_MemMapPtr;
DECL|CAN_RX14MASK_REG|macro|CAN_RX14MASK_REG
DECL|CAN_RX14MASK_RX14M31_RX14M0_MASK|macro|CAN_RX14MASK_RX14M31_RX14M0_MASK
DECL|CAN_RX14MASK_RX14M31_RX14M0_SHIFT|macro|CAN_RX14MASK_RX14M31_RX14M0_SHIFT
DECL|CAN_RX14MASK_RX14M31_RX14M0|macro|CAN_RX14MASK_RX14M31_RX14M0
DECL|CAN_RX15MASK_REG|macro|CAN_RX15MASK_REG
DECL|CAN_RX15MASK_RX15M31_RX15M0_MASK|macro|CAN_RX15MASK_RX15M31_RX15M0_MASK
DECL|CAN_RX15MASK_RX15M31_RX15M0_SHIFT|macro|CAN_RX15MASK_RX15M31_RX15M0_SHIFT
DECL|CAN_RX15MASK_RX15M31_RX15M0|macro|CAN_RX15MASK_RX15M31_RX15M0
DECL|CAN_RXFGMASK_FGM31_FGM0_MASK|macro|CAN_RXFGMASK_FGM31_FGM0_MASK
DECL|CAN_RXFGMASK_FGM31_FGM0_SHIFT|macro|CAN_RXFGMASK_FGM31_FGM0_SHIFT
DECL|CAN_RXFGMASK_FGM31_FGM0|macro|CAN_RXFGMASK_FGM31_FGM0
DECL|CAN_RXFGMASK_REG|macro|CAN_RXFGMASK_REG
DECL|CAN_RXFIR_IDHIT_MASK|macro|CAN_RXFIR_IDHIT_MASK
DECL|CAN_RXFIR_IDHIT_SHIFT|macro|CAN_RXFIR_IDHIT_SHIFT
DECL|CAN_RXFIR_IDHIT|macro|CAN_RXFIR_IDHIT
DECL|CAN_RXFIR_REG|macro|CAN_RXFIR_REG
DECL|CAN_RXIMR0_RXIMR63_MI31_MI0_MASK|macro|CAN_RXIMR0_RXIMR63_MI31_MI0_MASK
DECL|CAN_RXIMR0_RXIMR63_MI31_MI0_SHIFT|macro|CAN_RXIMR0_RXIMR63_MI31_MI0_SHIFT
DECL|CAN_RXIMR0_RXIMR63_MI31_MI0|macro|CAN_RXIMR0_RXIMR63_MI31_MI0
DECL|CAN_RXIMR_COUNT|macro|CAN_RXIMR_COUNT
DECL|CAN_RXIMR_REG|macro|CAN_RXIMR_REG
DECL|CAN_RXMGMASK_MG31_MG0_MASK|macro|CAN_RXMGMASK_MG31_MG0_MASK
DECL|CAN_RXMGMASK_MG31_MG0_SHIFT|macro|CAN_RXMGMASK_MG31_MG0_SHIFT
DECL|CAN_RXMGMASK_MG31_MG0|macro|CAN_RXMGMASK_MG31_MG0
DECL|CAN_RXMGMASK_REG|macro|CAN_RXMGMASK_REG
DECL|CAN_TIMER_REG|macro|CAN_TIMER_REG
DECL|CAN_TIMER_TIMER_MASK|macro|CAN_TIMER_TIMER_MASK
DECL|CAN_TIMER_TIMER_SHIFT|macro|CAN_TIMER_TIMER_SHIFT
DECL|CAN_TIMER_TIMER|macro|CAN_TIMER_TIMER
DECL|CAN_Type|typedef|} CAN_Type, *CAN_MemMapPtr;
DECL|CAN_WORD0_COUNT|macro|CAN_WORD0_COUNT
DECL|CAN_WORD0_DATA_BYTE_0_MASK|macro|CAN_WORD0_DATA_BYTE_0_MASK
DECL|CAN_WORD0_DATA_BYTE_0_SHIFT|macro|CAN_WORD0_DATA_BYTE_0_SHIFT
DECL|CAN_WORD0_DATA_BYTE_0|macro|CAN_WORD0_DATA_BYTE_0
DECL|CAN_WORD0_DATA_BYTE_1_MASK|macro|CAN_WORD0_DATA_BYTE_1_MASK
DECL|CAN_WORD0_DATA_BYTE_1_SHIFT|macro|CAN_WORD0_DATA_BYTE_1_SHIFT
DECL|CAN_WORD0_DATA_BYTE_1|macro|CAN_WORD0_DATA_BYTE_1
DECL|CAN_WORD0_DATA_BYTE_2_MASK|macro|CAN_WORD0_DATA_BYTE_2_MASK
DECL|CAN_WORD0_DATA_BYTE_2_SHIFT|macro|CAN_WORD0_DATA_BYTE_2_SHIFT
DECL|CAN_WORD0_DATA_BYTE_2|macro|CAN_WORD0_DATA_BYTE_2
DECL|CAN_WORD0_DATA_BYTE_3_MASK|macro|CAN_WORD0_DATA_BYTE_3_MASK
DECL|CAN_WORD0_DATA_BYTE_3_SHIFT|macro|CAN_WORD0_DATA_BYTE_3_SHIFT
DECL|CAN_WORD0_DATA_BYTE_3|macro|CAN_WORD0_DATA_BYTE_3
DECL|CAN_WORD0_REG|macro|CAN_WORD0_REG
DECL|CAN_WORD1_COUNT|macro|CAN_WORD1_COUNT
DECL|CAN_WORD1_DATA_BYTE_4_MASK|macro|CAN_WORD1_DATA_BYTE_4_MASK
DECL|CAN_WORD1_DATA_BYTE_4_SHIFT|macro|CAN_WORD1_DATA_BYTE_4_SHIFT
DECL|CAN_WORD1_DATA_BYTE_4|macro|CAN_WORD1_DATA_BYTE_4
DECL|CAN_WORD1_DATA_BYTE_5_MASK|macro|CAN_WORD1_DATA_BYTE_5_MASK
DECL|CAN_WORD1_DATA_BYTE_5_SHIFT|macro|CAN_WORD1_DATA_BYTE_5_SHIFT
DECL|CAN_WORD1_DATA_BYTE_5|macro|CAN_WORD1_DATA_BYTE_5
DECL|CAN_WORD1_DATA_BYTE_6_MASK|macro|CAN_WORD1_DATA_BYTE_6_MASK
DECL|CAN_WORD1_DATA_BYTE_6_SHIFT|macro|CAN_WORD1_DATA_BYTE_6_SHIFT
DECL|CAN_WORD1_DATA_BYTE_6|macro|CAN_WORD1_DATA_BYTE_6
DECL|CAN_WORD1_DATA_BYTE_7_MASK|macro|CAN_WORD1_DATA_BYTE_7_MASK
DECL|CAN_WORD1_DATA_BYTE_7_SHIFT|macro|CAN_WORD1_DATA_BYTE_7_SHIFT
DECL|CAN_WORD1_DATA_BYTE_7|macro|CAN_WORD1_DATA_BYTE_7
DECL|CAN_WORD1_REG|macro|CAN_WORD1_REG
DECL|CBCDR|member|__IO uint32_t CBCDR; /**< CCM Bus Clock Divider Register, offset: 0x14 */
DECL|CBCMR|member|__IO uint32_t CBCMR; /**< CCM Bus Clock Multiplexer Register, offset: 0x18 */
DECL|CBGN|member|__IO uint32_t CBGN; /**< Cb Gain, offset: 0x88 */
DECL|CCDR|member|__IO uint32_t CCDR; /**< CCM Control Divider Register, offset: 0x4 */
DECL|CCGR0|member|__IO uint32_t CCGR0; /**< CCM Clock Gating Register 0, offset: 0x68 */
DECL|CCGR1|member|__IO uint32_t CCGR1; /**< CCM Clock Gating Register 1, offset: 0x6C */
DECL|CCGR2|member|__IO uint32_t CCGR2; /**< CCM Clock Gating Register 2, offset: 0x70 */
DECL|CCGR3|member|__IO uint32_t CCGR3; /**< CCM Clock Gating Register 3, offset: 0x74 */
DECL|CCGR4|member|__IO uint32_t CCGR4; /**< CCM Clock Gating Register 4, offset: 0x78 */
DECL|CCGR5|member|__IO uint32_t CCGR5; /**< CCM Clock Gating Register 5, offset: 0x7C */
DECL|CCGR6|member|__IO uint32_t CCGR6; /**< CCM Clock Gating Register 6, offset: 0x80 */
DECL|CCM1_IRQn|enumerator|CCM1_IRQn = 87, /**< CCM interrupt request 1. */
DECL|CCM2_IRQn|enumerator|CCM2_IRQn = 88, /**< CCM interrupt request 2. */
DECL|CCM_ANALOG_BASE_ADDRS|macro|CCM_ANALOG_BASE_ADDRS
DECL|CCM_ANALOG_BASE_PTRS|macro|CCM_ANALOG_BASE_PTRS
DECL|CCM_ANALOG_BASE_PTR|macro|CCM_ANALOG_BASE_PTR
DECL|CCM_ANALOG_BASE|macro|CCM_ANALOG_BASE
DECL|CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_CLR_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_CLR_OSC_I_MASK|macro|CCM_ANALOG_MISC0_CLR_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_CLR_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_OSC_I|macro|CCM_ANALOG_MISC0_CLR_OSC_I
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_CLR_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_CLR_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_REG|macro|CCM_ANALOG_MISC0_CLR_REG
DECL|CCM_ANALOG_MISC0_CLR_RTC_RINGOSC_EN_MASK|macro|CCM_ANALOG_MISC0_CLR_RTC_RINGOSC_EN_MASK
DECL|CCM_ANALOG_MISC0_CLR_RTC_RINGOSC_EN_SHIFT|macro|CCM_ANALOG_MISC0_CLR_RTC_RINGOSC_EN_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_CLR_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_CLR_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_CLR_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_CLR_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_CLR|macro|CCM_ANALOG_MISC0_CLR
DECL|CCM_ANALOG_MISC0_OSC_I_MASK|macro|CCM_ANALOG_MISC0_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_OSC_I|macro|CCM_ANALOG_MISC0_OSC_I
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_REG|macro|CCM_ANALOG_MISC0_REG
DECL|CCM_ANALOG_MISC0_RTC_RINGOSC_EN_MASK|macro|CCM_ANALOG_MISC0_RTC_RINGOSC_EN_MASK
DECL|CCM_ANALOG_MISC0_RTC_RINGOSC_EN_SHIFT|macro|CCM_ANALOG_MISC0_RTC_RINGOSC_EN_SHIFT
DECL|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_SET_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_SET_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_SET_OSC_I_MASK|macro|CCM_ANALOG_MISC0_SET_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_SET_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_SET_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_SET_OSC_I|macro|CCM_ANALOG_MISC0_SET_OSC_I
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_SET_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_SET_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_SET_REG|macro|CCM_ANALOG_MISC0_SET_REG
DECL|CCM_ANALOG_MISC0_SET_RTC_RINGOSC_EN_MASK|macro|CCM_ANALOG_MISC0_SET_RTC_RINGOSC_EN_MASK
DECL|CCM_ANALOG_MISC0_SET_RTC_RINGOSC_EN_SHIFT|macro|CCM_ANALOG_MISC0_SET_RTC_RINGOSC_EN_SHIFT
DECL|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_SET_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_SET_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_SET_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_SET_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_SET|macro|CCM_ANALOG_MISC0_SET
DECL|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_MASK
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_CTRL_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_MASK
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY|macro|CCM_ANALOG_MISC0_TOG_CLKGATE_DELAY
DECL|CCM_ANALOG_MISC0_TOG_OSC_I_MASK|macro|CCM_ANALOG_MISC0_TOG_OSC_I_MASK
DECL|CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT|macro|CCM_ANALOG_MISC0_TOG_OSC_I_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_OSC_I|macro|CCM_ANALOG_MISC0_TOG_OSC_I
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_MASK
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_EN_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_MASK
DECL|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT|macro|CCM_ANALOG_MISC0_TOG_OSC_XTALOK_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_SELFBIASOFF_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGADJ
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_MASK
DECL|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT|macro|CCM_ANALOG_MISC0_TOG_REFTOP_VBGUP_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_REG|macro|CCM_ANALOG_MISC0_TOG_REG
DECL|CCM_ANALOG_MISC0_TOG_RTC_RINGOSC_EN_MASK|macro|CCM_ANALOG_MISC0_TOG_RTC_RINGOSC_EN_MASK
DECL|CCM_ANALOG_MISC0_TOG_RTC_RINGOSC_EN_SHIFT|macro|CCM_ANALOG_MISC0_TOG_RTC_RINGOSC_EN_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK|macro|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_MASK
DECL|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT|macro|CCM_ANALOG_MISC0_TOG_RTC_XTAL_SOURCE_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK|macro|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_MASK
DECL|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT|macro|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG|macro|CCM_ANALOG_MISC0_TOG_STOP_MODE_CONFIG
DECL|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_TOG_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_TOG_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0_TOG|macro|CCM_ANALOG_MISC0_TOG
DECL|CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK|macro|CCM_ANALOG_MISC0_VID_PLL_PREDIV_MASK
DECL|CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT|macro|CCM_ANALOG_MISC0_VID_PLL_PREDIV_SHIFT
DECL|CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK|macro|CCM_ANALOG_MISC0_XTAL_24M_PWD_MASK
DECL|CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT|macro|CCM_ANALOG_MISC0_XTAL_24M_PWD_SHIFT
DECL|CCM_ANALOG_MISC0|macro|CCM_ANALOG_MISC0
DECL|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_CLR_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_CLR_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_CLR_LVDS2_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDS2_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDS2_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDS2_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDS2_CLK_SEL|macro|CCM_ANALOG_MISC1_CLR_LVDS2_CLK_SEL
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK2_IBEN_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK2_IBEN_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK2_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK2_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK2_OBEN_MASK|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK2_OBEN_MASK
DECL|CCM_ANALOG_MISC1_CLR_LVDSCLK2_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_LVDSCLK2_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_CLR_REG|macro|CCM_ANALOG_MISC1_CLR_REG
DECL|CCM_ANALOG_MISC1_CLR|macro|CCM_ANALOG_MISC1_CLR
DECL|CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_LVDS2_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_LVDS2_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_LVDS2_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_LVDS2_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_LVDS2_CLK_SEL|macro|CCM_ANALOG_MISC1_LVDS2_CLK_SEL
DECL|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_LVDSCLK2_IBEN_MASK|macro|CCM_ANALOG_MISC1_LVDSCLK2_IBEN_MASK
DECL|CCM_ANALOG_MISC1_LVDSCLK2_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_LVDSCLK2_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_LVDSCLK2_OBEN_MASK|macro|CCM_ANALOG_MISC1_LVDSCLK2_OBEN_MASK
DECL|CCM_ANALOG_MISC1_LVDSCLK2_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_LVDSCLK2_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_REG|macro|CCM_ANALOG_MISC1_REG
DECL|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_SET_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_SET_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_SET_LVDS2_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_SET_LVDS2_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDS2_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDS2_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDS2_CLK_SEL|macro|CCM_ANALOG_MISC1_SET_LVDS2_CLK_SEL
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK2_IBEN_MASK|macro|CCM_ANALOG_MISC1_SET_LVDSCLK2_IBEN_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK2_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDSCLK2_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK2_OBEN_MASK|macro|CCM_ANALOG_MISC1_SET_LVDSCLK2_OBEN_MASK
DECL|CCM_ANALOG_MISC1_SET_LVDSCLK2_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_SET_LVDSCLK2_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_SET_REG|macro|CCM_ANALOG_MISC1_SET_REG
DECL|CCM_ANALOG_MISC1_SET|macro|CCM_ANALOG_MISC1_SET
DECL|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_ANA_BO_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_DIG_BO_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPHIGH_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPLOW_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_MASK
DECL|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT|macro|CCM_ANALOG_MISC1_TOG_IRQ_TEMPPANIC_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL|macro|CCM_ANALOG_MISC1_TOG_LVDS1_CLK_SEL
DECL|CCM_ANALOG_MISC1_TOG_LVDS2_CLK_SEL_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDS2_CLK_SEL_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDS2_CLK_SEL_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDS2_CLK_SEL_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDS2_CLK_SEL|macro|CCM_ANALOG_MISC1_TOG_LVDS2_CLK_SEL
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK1_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK2_IBEN_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK2_IBEN_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK2_IBEN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK2_IBEN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK2_OBEN_MASK|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK2_OBEN_MASK
DECL|CCM_ANALOG_MISC1_TOG_LVDSCLK2_OBEN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_LVDSCLK2_OBEN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK|macro|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK
DECL|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT|macro|CCM_ANALOG_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT
DECL|CCM_ANALOG_MISC1_TOG_REG|macro|CCM_ANALOG_MISC1_TOG_REG
DECL|CCM_ANALOG_MISC1_TOG|macro|CCM_ANALOG_MISC1_TOG
DECL|CCM_ANALOG_MISC1|macro|CCM_ANALOG_MISC1
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_CLR_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_CLR_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_CLR_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_CLR_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_CLR_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_CLR_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_CLR_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_CLR_REG|macro|CCM_ANALOG_MISC2_CLR_REG
DECL|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_CLR_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_CLR_VIDEO_DIV|macro|CCM_ANALOG_MISC2_CLR_VIDEO_DIV
DECL|CCM_ANALOG_MISC2_CLR|macro|CCM_ANALOG_MISC2_CLR
DECL|CCM_ANALOG_MISC2_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_REG|macro|CCM_ANALOG_MISC2_REG
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_SET_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_SET_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_SET_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_SET_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_SET_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_SET_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_SET_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_SET_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_SET_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_SET_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_SET_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_SET_REG|macro|CCM_ANALOG_MISC2_SET_REG
DECL|CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_SET_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_SET_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_SET_VIDEO_DIV|macro|CCM_ANALOG_MISC2_SET_VIDEO_DIV
DECL|CCM_ANALOG_MISC2_SET|macro|CCM_ANALOG_MISC2_SET
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_MASK
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_LSB_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_MASK
DECL|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT|macro|CCM_ANALOG_MISC2_TOG_AUDIO_DIV_MSB_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_PLL3_disable_MASK|macro|CCM_ANALOG_MISC2_TOG_PLL3_disable_MASK
DECL|CCM_ANALOG_MISC2_TOG_PLL3_disable_SHIFT|macro|CCM_ANALOG_MISC2_TOG_PLL3_disable_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_OFFSET
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME|macro|CCM_ANALOG_MISC2_TOG_REG0_STEP_TIME
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_OFFSET
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME|macro|CCM_ANALOG_MISC2_TOG_REG1_STEP_TIME
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_OFFSET
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_BO_STATUS_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_ENABLE_BO_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_OK_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_OK_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_OK_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK|macro|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_MASK
DECL|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT|macro|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME|macro|CCM_ANALOG_MISC2_TOG_REG2_STEP_TIME
DECL|CCM_ANALOG_MISC2_TOG_REG|macro|CCM_ANALOG_MISC2_TOG_REG
DECL|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_TOG_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_TOG_VIDEO_DIV|macro|CCM_ANALOG_MISC2_TOG_VIDEO_DIV
DECL|CCM_ANALOG_MISC2_TOG|macro|CCM_ANALOG_MISC2_TOG
DECL|CCM_ANALOG_MISC2_VIDEO_DIV_MASK|macro|CCM_ANALOG_MISC2_VIDEO_DIV_MASK
DECL|CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT|macro|CCM_ANALOG_MISC2_VIDEO_DIV_SHIFT
DECL|CCM_ANALOG_MISC2_VIDEO_DIV|macro|CCM_ANALOG_MISC2_VIDEO_DIV
DECL|CCM_ANALOG_MISC2|macro|CCM_ANALOG_MISC2
DECL|CCM_ANALOG_MemMapPtr|typedef|} CCM_ANALOG_Type, *CCM_ANALOG_MemMapPtr;
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_CLR_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_CLR_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_CLR_REG|macro|CCM_ANALOG_PFD_480_CLR_REG
DECL|CCM_ANALOG_PFD_480_CLR|macro|CCM_ANALOG_PFD_480_CLR
DECL|CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_REG|macro|CCM_ANALOG_PFD_480_REG
DECL|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_SET_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_SET_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_SET_REG|macro|CCM_ANALOG_PFD_480_SET_REG
DECL|CCM_ANALOG_PFD_480_SET|macro|CCM_ANALOG_PFD_480_SET
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD0_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD1_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD2_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC|macro|CCM_ANALOG_PFD_480_TOG_PFD3_FRAC
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_480_TOG_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_480_TOG_REG|macro|CCM_ANALOG_PFD_480_TOG_REG
DECL|CCM_ANALOG_PFD_480_TOG|macro|CCM_ANALOG_PFD_480_TOG
DECL|CCM_ANALOG_PFD_480|macro|CCM_ANALOG_PFD_480
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_CLR_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_CLR_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_CLR_REG|macro|CCM_ANALOG_PFD_528_CLR_REG
DECL|CCM_ANALOG_PFD_528_CLR|macro|CCM_ANALOG_PFD_528_CLR
DECL|CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_REG|macro|CCM_ANALOG_PFD_528_REG
DECL|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_SET_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_SET_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_SET_REG|macro|CCM_ANALOG_PFD_528_SET_REG
DECL|CCM_ANALOG_PFD_528_SET|macro|CCM_ANALOG_PFD_528_SET
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD0_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD0_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD0_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD1_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD1_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD1_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD2_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD2_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD2_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD3_CLKGATE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC|macro|CCM_ANALOG_PFD_528_TOG_PFD3_FRAC
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK|macro|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_MASK
DECL|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT|macro|CCM_ANALOG_PFD_528_TOG_PFD3_STABLE_SHIFT
DECL|CCM_ANALOG_PFD_528_TOG_REG|macro|CCM_ANALOG_PFD_528_TOG_REG
DECL|CCM_ANALOG_PFD_528_TOG|macro|CCM_ANALOG_PFD_528_TOG
DECL|CCM_ANALOG_PFD_528|macro|CCM_ANALOG_PFD_528
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_CLR_REG|macro|CCM_ANALOG_PLL_ARM_CLR_REG
DECL|CCM_ANALOG_PLL_ARM_CLR|macro|CCM_ANALOG_PLL_ARM_CLR
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_REG|macro|CCM_ANALOG_PLL_ARM_REG
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_SET_REG|macro|CCM_ANALOG_PLL_ARM_SET_REG
DECL|CCM_ANALOG_PLL_ARM_SET|macro|CCM_ANALOG_PLL_ARM_SET
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_ARM_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_24MHZ_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_LVDS_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_PLL_SEL_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ARM_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ARM_TOG_REG|macro|CCM_ANALOG_PLL_ARM_TOG_REG
DECL|CCM_ANALOG_PLL_ARM_TOG|macro|CCM_ANALOG_PLL_ARM_TOG
DECL|CCM_ANALOG_PLL_ARM|macro|CCM_ANALOG_PLL_ARM
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_CLR_REG|macro|CCM_ANALOG_PLL_AUDIO_CLR_REG
DECL|CCM_ANALOG_PLL_AUDIO_CLR|macro|CCM_ANALOG_PLL_AUDIO_CLR
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_B|macro|CCM_ANALOG_PLL_AUDIO_DENOM_B
DECL|CCM_ANALOG_PLL_AUDIO_DENOM_REG|macro|CCM_ANALOG_PLL_AUDIO_DENOM_REG
DECL|CCM_ANALOG_PLL_AUDIO_DENOM|macro|CCM_ANALOG_PLL_AUDIO_DENOM
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A_MASK|macro|CCM_ANALOG_PLL_AUDIO_NUM_A_MASK
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_NUM_A|macro|CCM_ANALOG_PLL_AUDIO_NUM_A
DECL|CCM_ANALOG_PLL_AUDIO_NUM_REG|macro|CCM_ANALOG_PLL_AUDIO_NUM_REG
DECL|CCM_ANALOG_PLL_AUDIO_NUM|macro|CCM_ANALOG_PLL_AUDIO_NUM
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_REG|macro|CCM_ANALOG_PLL_AUDIO_REG
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_SET_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_SET_REG|macro|CCM_ANALOG_PLL_AUDIO_SET_REG
DECL|CCM_ANALOG_PLL_AUDIO_SET|macro|CCM_ANALOG_PLL_AUDIO_SET
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_AUDIO_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_AUDIO_TOG_REG|macro|CCM_ANALOG_PLL_AUDIO_TOG_REG
DECL|CCM_ANALOG_PLL_AUDIO_TOG|macro|CCM_ANALOG_PLL_AUDIO_TOG
DECL|CCM_ANALOG_PLL_AUDIO|macro|CCM_ANALOG_PLL_AUDIO
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_CLR_REG|macro|CCM_ANALOG_PLL_ENET_CLR_REG
DECL|CCM_ANALOG_PLL_ENET_CLR|macro|CCM_ANALOG_PLL_ENET_CLR
DECL|CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_REG|macro|CCM_ANALOG_PLL_ENET_REG
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_SET_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_SET_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_SET_REG|macro|CCM_ANALOG_PLL_ENET_SET_REG
DECL|CCM_ANALOG_PLL_ENET_SET|macro|CCM_ANALOG_PLL_ENET_SET
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENABLE_125M_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET0_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET1_DIV_SELECT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET2_125M_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_ENET_25M_REF_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_ENET_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_ENET_TOG_REG|macro|CCM_ANALOG_PLL_ENET_TOG_REG
DECL|CCM_ANALOG_PLL_ENET_TOG|macro|CCM_ANALOG_PLL_ENET_TOG
DECL|CCM_ANALOG_PLL_ENET|macro|CCM_ANALOG_PLL_ENET
DECL|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_CLR_REG|macro|CCM_ANALOG_PLL_SYS_CLR_REG
DECL|CCM_ANALOG_PLL_SYS_CLR|macro|CCM_ANALOG_PLL_SYS_CLR
DECL|CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_REG|macro|CCM_ANALOG_PLL_SYS_REG
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SET_REG|macro|CCM_ANALOG_PLL_SYS_SET_REG
DECL|CCM_ANALOG_PLL_SYS_SET|macro|CCM_ANALOG_PLL_SYS_SET
DECL|CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_SS_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_SS_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SS_REG|macro|CCM_ANALOG_PLL_SYS_SS_REG
DECL|CCM_ANALOG_PLL_SYS_SS_STEP_MASK|macro|CCM_ANALOG_PLL_SYS_SS_STEP_MASK
DECL|CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT|macro|CCM_ANALOG_PLL_SYS_SS_STEP_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SS_STEP|macro|CCM_ANALOG_PLL_SYS_SS_STEP
DECL|CCM_ANALOG_PLL_SYS_SS_STOP_MASK|macro|CCM_ANALOG_PLL_SYS_SS_STOP_MASK
DECL|CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT|macro|CCM_ANALOG_PLL_SYS_SS_STOP_SHIFT
DECL|CCM_ANALOG_PLL_SYS_SS_STOP|macro|CCM_ANALOG_PLL_SYS_SS_STOP
DECL|CCM_ANALOG_PLL_SYS_SS|macro|CCM_ANALOG_PLL_SYS_SS
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_SYS_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_SYS_TOG_REG|macro|CCM_ANALOG_PLL_SYS_TOG_REG
DECL|CCM_ANALOG_PLL_SYS_TOG|macro|CCM_ANALOG_PLL_SYS_TOG
DECL|CCM_ANALOG_PLL_SYS|macro|CCM_ANALOG_PLL_SYS
DECL|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_CLR_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_CLR_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_CLR_REG|macro|CCM_ANALOG_PLL_USB1_CLR_REG
DECL|CCM_ANALOG_PLL_USB1_CLR|macro|CCM_ANALOG_PLL_USB1_CLR
DECL|CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_REG|macro|CCM_ANALOG_PLL_USB1_REG
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_SET_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_SET_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_SET_REG|macro|CCM_ANALOG_PLL_USB1_SET_REG
DECL|CCM_ANALOG_PLL_USB1_SET|macro|CCM_ANALOG_PLL_USB1_SET
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_USB1_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_POWER_MASK|macro|CCM_ANALOG_PLL_USB1_TOG_POWER_MASK
DECL|CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB1_TOG_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB1_TOG_REG|macro|CCM_ANALOG_PLL_USB1_TOG_REG
DECL|CCM_ANALOG_PLL_USB1_TOG|macro|CCM_ANALOG_PLL_USB1_TOG
DECL|CCM_ANALOG_PLL_USB1|macro|CCM_ANALOG_PLL_USB1
DECL|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_CLR_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_CLR_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_CLR_REG|macro|CCM_ANALOG_PLL_USB2_CLR_REG
DECL|CCM_ANALOG_PLL_USB2_CLR|macro|CCM_ANALOG_PLL_USB2_CLR
DECL|CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_REG|macro|CCM_ANALOG_PLL_USB2_REG
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_SET_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_SET_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_SET_REG|macro|CCM_ANALOG_PLL_USB2_SET_REG
DECL|CCM_ANALOG_PLL_USB2_SET|macro|CCM_ANALOG_PLL_USB2_SET
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_USB2_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_EN_USB_CLKS_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_POWER_MASK|macro|CCM_ANALOG_PLL_USB2_TOG_POWER_MASK
DECL|CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT|macro|CCM_ANALOG_PLL_USB2_TOG_POWER_SHIFT
DECL|CCM_ANALOG_PLL_USB2_TOG_REG|macro|CCM_ANALOG_PLL_USB2_TOG_REG
DECL|CCM_ANALOG_PLL_USB2_TOG|macro|CCM_ANALOG_PLL_USB2_TOG
DECL|CCM_ANALOG_PLL_USB2|macro|CCM_ANALOG_PLL_USB2
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_CLR_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_CLR_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_CLR_REG|macro|CCM_ANALOG_PLL_VIDEO_CLR_REG
DECL|CCM_ANALOG_PLL_VIDEO_CLR|macro|CCM_ANALOG_PLL_VIDEO_CLR
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_B|macro|CCM_ANALOG_PLL_VIDEO_DENOM_B
DECL|CCM_ANALOG_PLL_VIDEO_DENOM_REG|macro|CCM_ANALOG_PLL_VIDEO_DENOM_REG
DECL|CCM_ANALOG_PLL_VIDEO_DENOM|macro|CCM_ANALOG_PLL_VIDEO_DENOM
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A_MASK|macro|CCM_ANALOG_PLL_VIDEO_NUM_A_MASK
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_NUM_A_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_NUM_A|macro|CCM_ANALOG_PLL_VIDEO_NUM_A
DECL|CCM_ANALOG_PLL_VIDEO_NUM_REG|macro|CCM_ANALOG_PLL_VIDEO_NUM_REG
DECL|CCM_ANALOG_PLL_VIDEO_NUM|macro|CCM_ANALOG_PLL_VIDEO_NUM
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_REG|macro|CCM_ANALOG_PLL_VIDEO_REG
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_SET_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_SET_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_SET_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_SET_REG|macro|CCM_ANALOG_PLL_VIDEO_SET_REG
DECL|CCM_ANALOG_PLL_VIDEO_SET|macro|CCM_ANALOG_PLL_VIDEO_SET
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_CLK_SRC
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_BYPASS_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TOG_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_ENABLE_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_LOCK_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_PFD_OFFSET_EN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POST_DIV_SELECT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_MASK
DECL|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT|macro|CCM_ANALOG_PLL_VIDEO_TOG_POWERDOWN_SHIFT
DECL|CCM_ANALOG_PLL_VIDEO_TOG_REG|macro|CCM_ANALOG_PLL_VIDEO_TOG_REG
DECL|CCM_ANALOG_PLL_VIDEO_TOG|macro|CCM_ANALOG_PLL_VIDEO_TOG
DECL|CCM_ANALOG_PLL_VIDEO|macro|CCM_ANALOG_PLL_VIDEO
DECL|CCM_ANALOG_Type|typedef|} CCM_ANALOG_Type, *CCM_ANALOG_MemMapPtr;
DECL|CCM_ANALOG|macro|CCM_ANALOG
DECL|CCM_BASE_ADDRS|macro|CCM_BASE_ADDRS
DECL|CCM_BASE_PTRS|macro|CCM_BASE_PTRS
DECL|CCM_BASE_PTR|macro|CCM_BASE_PTR
DECL|CCM_BASE|macro|CCM_BASE
DECL|CCM_CACRR_REG|macro|CCM_CACRR_REG
DECL|CCM_CACRR_arm_podf_MASK|macro|CCM_CACRR_arm_podf_MASK
DECL|CCM_CACRR_arm_podf_SHIFT|macro|CCM_CACRR_arm_podf_SHIFT
DECL|CCM_CACRR_arm_podf|macro|CCM_CACRR_arm_podf
DECL|CCM_CACRR|macro|CCM_CACRR
DECL|CCM_CBCDR_REG|macro|CCM_CBCDR_REG
DECL|CCM_CBCDR_ahb_podf_MASK|macro|CCM_CBCDR_ahb_podf_MASK
DECL|CCM_CBCDR_ahb_podf_SHIFT|macro|CCM_CBCDR_ahb_podf_SHIFT
DECL|CCM_CBCDR_ahb_podf|macro|CCM_CBCDR_ahb_podf
DECL|CCM_CBCDR_fabric_mmdc_podf_MASK|macro|CCM_CBCDR_fabric_mmdc_podf_MASK
DECL|CCM_CBCDR_fabric_mmdc_podf_SHIFT|macro|CCM_CBCDR_fabric_mmdc_podf_SHIFT
DECL|CCM_CBCDR_fabric_mmdc_podf|macro|CCM_CBCDR_fabric_mmdc_podf
DECL|CCM_CBCDR_ipg_podf_MASK|macro|CCM_CBCDR_ipg_podf_MASK
DECL|CCM_CBCDR_ipg_podf_SHIFT|macro|CCM_CBCDR_ipg_podf_SHIFT
DECL|CCM_CBCDR_ipg_podf|macro|CCM_CBCDR_ipg_podf
DECL|CCM_CBCDR_ocram_alt_clk_sel_MASK|macro|CCM_CBCDR_ocram_alt_clk_sel_MASK
DECL|CCM_CBCDR_ocram_alt_clk_sel_SHIFT|macro|CCM_CBCDR_ocram_alt_clk_sel_SHIFT
DECL|CCM_CBCDR_ocram_clk_sel_MASK|macro|CCM_CBCDR_ocram_clk_sel_MASK
DECL|CCM_CBCDR_ocram_clk_sel_SHIFT|macro|CCM_CBCDR_ocram_clk_sel_SHIFT
DECL|CCM_CBCDR_ocram_podf_MASK|macro|CCM_CBCDR_ocram_podf_MASK
DECL|CCM_CBCDR_ocram_podf_SHIFT|macro|CCM_CBCDR_ocram_podf_SHIFT
DECL|CCM_CBCDR_ocram_podf|macro|CCM_CBCDR_ocram_podf
DECL|CCM_CBCDR_periph2_clk2_podf_MASK|macro|CCM_CBCDR_periph2_clk2_podf_MASK
DECL|CCM_CBCDR_periph2_clk2_podf_SHIFT|macro|CCM_CBCDR_periph2_clk2_podf_SHIFT
DECL|CCM_CBCDR_periph2_clk2_podf|macro|CCM_CBCDR_periph2_clk2_podf
DECL|CCM_CBCDR_periph2_clk_sel_MASK|macro|CCM_CBCDR_periph2_clk_sel_MASK
DECL|CCM_CBCDR_periph2_clk_sel_SHIFT|macro|CCM_CBCDR_periph2_clk_sel_SHIFT
DECL|CCM_CBCDR_periph_clk2_podf_MASK|macro|CCM_CBCDR_periph_clk2_podf_MASK
DECL|CCM_CBCDR_periph_clk2_podf_SHIFT|macro|CCM_CBCDR_periph_clk2_podf_SHIFT
DECL|CCM_CBCDR_periph_clk2_podf|macro|CCM_CBCDR_periph_clk2_podf
DECL|CCM_CBCDR_periph_clk_sel_MASK|macro|CCM_CBCDR_periph_clk_sel_MASK
DECL|CCM_CBCDR_periph_clk_sel_SHIFT|macro|CCM_CBCDR_periph_clk_sel_SHIFT
DECL|CCM_CBCDR|macro|CCM_CBCDR
DECL|CCM_CBCMR_REG|macro|CCM_CBCMR_REG
DECL|CCM_CBCMR_gpu_axi_podf_MASK|macro|CCM_CBCMR_gpu_axi_podf_MASK
DECL|CCM_CBCMR_gpu_axi_podf_SHIFT|macro|CCM_CBCMR_gpu_axi_podf_SHIFT
DECL|CCM_CBCMR_gpu_axi_podf|macro|CCM_CBCMR_gpu_axi_podf
DECL|CCM_CBCMR_gpu_axi_sel_MASK|macro|CCM_CBCMR_gpu_axi_sel_MASK
DECL|CCM_CBCMR_gpu_axi_sel_SHIFT|macro|CCM_CBCMR_gpu_axi_sel_SHIFT
DECL|CCM_CBCMR_gpu_axi_sel|macro|CCM_CBCMR_gpu_axi_sel
DECL|CCM_CBCMR_gpu_core_podf_MASK|macro|CCM_CBCMR_gpu_core_podf_MASK
DECL|CCM_CBCMR_gpu_core_podf_SHIFT|macro|CCM_CBCMR_gpu_core_podf_SHIFT
DECL|CCM_CBCMR_gpu_core_podf|macro|CCM_CBCMR_gpu_core_podf
DECL|CCM_CBCMR_gpu_core_sel_MASK|macro|CCM_CBCMR_gpu_core_sel_MASK
DECL|CCM_CBCMR_gpu_core_sel_SHIFT|macro|CCM_CBCMR_gpu_core_sel_SHIFT
DECL|CCM_CBCMR_gpu_core_sel|macro|CCM_CBCMR_gpu_core_sel
DECL|CCM_CBCMR_lcdif1_podf_MASK|macro|CCM_CBCMR_lcdif1_podf_MASK
DECL|CCM_CBCMR_lcdif1_podf_SHIFT|macro|CCM_CBCMR_lcdif1_podf_SHIFT
DECL|CCM_CBCMR_lcdif1_podf|macro|CCM_CBCMR_lcdif1_podf
DECL|CCM_CBCMR_pcie_axi_clk_sel_MASK|macro|CCM_CBCMR_pcie_axi_clk_sel_MASK
DECL|CCM_CBCMR_pcie_axi_clk_sel_SHIFT|macro|CCM_CBCMR_pcie_axi_clk_sel_SHIFT
DECL|CCM_CBCMR_periph2_clk2_sel_MASK|macro|CCM_CBCMR_periph2_clk2_sel_MASK
DECL|CCM_CBCMR_periph2_clk2_sel_SHIFT|macro|CCM_CBCMR_periph2_clk2_sel_SHIFT
DECL|CCM_CBCMR_periph_clk2_sel_MASK|macro|CCM_CBCMR_periph_clk2_sel_MASK
DECL|CCM_CBCMR_periph_clk2_sel_SHIFT|macro|CCM_CBCMR_periph_clk2_sel_SHIFT
DECL|CCM_CBCMR_periph_clk2_sel|macro|CCM_CBCMR_periph_clk2_sel
DECL|CCM_CBCMR_pre_periph2_clk_sel_MASK|macro|CCM_CBCMR_pre_periph2_clk_sel_MASK
DECL|CCM_CBCMR_pre_periph2_clk_sel_SHIFT|macro|CCM_CBCMR_pre_periph2_clk_sel_SHIFT
DECL|CCM_CBCMR_pre_periph2_clk_sel|macro|CCM_CBCMR_pre_periph2_clk_sel
DECL|CCM_CBCMR_pre_periph_clk_sel_MASK|macro|CCM_CBCMR_pre_periph_clk_sel_MASK
DECL|CCM_CBCMR_pre_periph_clk_sel_SHIFT|macro|CCM_CBCMR_pre_periph_clk_sel_SHIFT
DECL|CCM_CBCMR_pre_periph_clk_sel|macro|CCM_CBCMR_pre_periph_clk_sel
DECL|CCM_CBCMR|macro|CCM_CBCMR
DECL|CCM_CCDR_REG|macro|CCM_CCDR_REG
DECL|CCM_CCDR_mmdc_mask_MASK|macro|CCM_CCDR_mmdc_mask_MASK
DECL|CCM_CCDR_mmdc_mask_SHIFT|macro|CCM_CCDR_mmdc_mask_SHIFT
DECL|CCM_CCDR|macro|CCM_CCDR
DECL|CCM_CCGR0_CG0_MASK|macro|CCM_CCGR0_CG0_MASK
DECL|CCM_CCGR0_CG0_SHIFT|macro|CCM_CCGR0_CG0_SHIFT
DECL|CCM_CCGR0_CG0|macro|CCM_CCGR0_CG0
DECL|CCM_CCGR0_CG10_MASK|macro|CCM_CCGR0_CG10_MASK
DECL|CCM_CCGR0_CG10_SHIFT|macro|CCM_CCGR0_CG10_SHIFT
DECL|CCM_CCGR0_CG10|macro|CCM_CCGR0_CG10
DECL|CCM_CCGR0_CG11_MASK|macro|CCM_CCGR0_CG11_MASK
DECL|CCM_CCGR0_CG11_SHIFT|macro|CCM_CCGR0_CG11_SHIFT
DECL|CCM_CCGR0_CG11|macro|CCM_CCGR0_CG11
DECL|CCM_CCGR0_CG12_MASK|macro|CCM_CCGR0_CG12_MASK
DECL|CCM_CCGR0_CG12_SHIFT|macro|CCM_CCGR0_CG12_SHIFT
DECL|CCM_CCGR0_CG12|macro|CCM_CCGR0_CG12
DECL|CCM_CCGR0_CG13_MASK|macro|CCM_CCGR0_CG13_MASK
DECL|CCM_CCGR0_CG13_SHIFT|macro|CCM_CCGR0_CG13_SHIFT
DECL|CCM_CCGR0_CG13|macro|CCM_CCGR0_CG13
DECL|CCM_CCGR0_CG14_MASK|macro|CCM_CCGR0_CG14_MASK
DECL|CCM_CCGR0_CG14_SHIFT|macro|CCM_CCGR0_CG14_SHIFT
DECL|CCM_CCGR0_CG14|macro|CCM_CCGR0_CG14
DECL|CCM_CCGR0_CG15_MASK|macro|CCM_CCGR0_CG15_MASK
DECL|CCM_CCGR0_CG15_SHIFT|macro|CCM_CCGR0_CG15_SHIFT
DECL|CCM_CCGR0_CG15|macro|CCM_CCGR0_CG15
DECL|CCM_CCGR0_CG1_MASK|macro|CCM_CCGR0_CG1_MASK
DECL|CCM_CCGR0_CG1_SHIFT|macro|CCM_CCGR0_CG1_SHIFT
DECL|CCM_CCGR0_CG1|macro|CCM_CCGR0_CG1
DECL|CCM_CCGR0_CG2_MASK|macro|CCM_CCGR0_CG2_MASK
DECL|CCM_CCGR0_CG2_SHIFT|macro|CCM_CCGR0_CG2_SHIFT
DECL|CCM_CCGR0_CG2|macro|CCM_CCGR0_CG2
DECL|CCM_CCGR0_CG3_MASK|macro|CCM_CCGR0_CG3_MASK
DECL|CCM_CCGR0_CG3_SHIFT|macro|CCM_CCGR0_CG3_SHIFT
DECL|CCM_CCGR0_CG3|macro|CCM_CCGR0_CG3
DECL|CCM_CCGR0_CG4_MASK|macro|CCM_CCGR0_CG4_MASK
DECL|CCM_CCGR0_CG4_SHIFT|macro|CCM_CCGR0_CG4_SHIFT
DECL|CCM_CCGR0_CG4|macro|CCM_CCGR0_CG4
DECL|CCM_CCGR0_CG5_MASK|macro|CCM_CCGR0_CG5_MASK
DECL|CCM_CCGR0_CG5_SHIFT|macro|CCM_CCGR0_CG5_SHIFT
DECL|CCM_CCGR0_CG5|macro|CCM_CCGR0_CG5
DECL|CCM_CCGR0_CG6_MASK|macro|CCM_CCGR0_CG6_MASK
DECL|CCM_CCGR0_CG6_SHIFT|macro|CCM_CCGR0_CG6_SHIFT
DECL|CCM_CCGR0_CG6|macro|CCM_CCGR0_CG6
DECL|CCM_CCGR0_CG7_MASK|macro|CCM_CCGR0_CG7_MASK
DECL|CCM_CCGR0_CG7_SHIFT|macro|CCM_CCGR0_CG7_SHIFT
DECL|CCM_CCGR0_CG7|macro|CCM_CCGR0_CG7
DECL|CCM_CCGR0_CG8_MASK|macro|CCM_CCGR0_CG8_MASK
DECL|CCM_CCGR0_CG8_SHIFT|macro|CCM_CCGR0_CG8_SHIFT
DECL|CCM_CCGR0_CG8|macro|CCM_CCGR0_CG8
DECL|CCM_CCGR0_CG9_MASK|macro|CCM_CCGR0_CG9_MASK
DECL|CCM_CCGR0_CG9_SHIFT|macro|CCM_CCGR0_CG9_SHIFT
DECL|CCM_CCGR0_CG9|macro|CCM_CCGR0_CG9
DECL|CCM_CCGR0_REG|macro|CCM_CCGR0_REG
DECL|CCM_CCGR0|macro|CCM_CCGR0
DECL|CCM_CCGR1_CG0_MASK|macro|CCM_CCGR1_CG0_MASK
DECL|CCM_CCGR1_CG0_SHIFT|macro|CCM_CCGR1_CG0_SHIFT
DECL|CCM_CCGR1_CG0|macro|CCM_CCGR1_CG0
DECL|CCM_CCGR1_CG10_MASK|macro|CCM_CCGR1_CG10_MASK
DECL|CCM_CCGR1_CG10_SHIFT|macro|CCM_CCGR1_CG10_SHIFT
DECL|CCM_CCGR1_CG10|macro|CCM_CCGR1_CG10
DECL|CCM_CCGR1_CG11_MASK|macro|CCM_CCGR1_CG11_MASK
DECL|CCM_CCGR1_CG11_SHIFT|macro|CCM_CCGR1_CG11_SHIFT
DECL|CCM_CCGR1_CG11|macro|CCM_CCGR1_CG11
DECL|CCM_CCGR1_CG12_MASK|macro|CCM_CCGR1_CG12_MASK
DECL|CCM_CCGR1_CG12_SHIFT|macro|CCM_CCGR1_CG12_SHIFT
DECL|CCM_CCGR1_CG12|macro|CCM_CCGR1_CG12
DECL|CCM_CCGR1_CG13_MASK|macro|CCM_CCGR1_CG13_MASK
DECL|CCM_CCGR1_CG13_SHIFT|macro|CCM_CCGR1_CG13_SHIFT
DECL|CCM_CCGR1_CG13|macro|CCM_CCGR1_CG13
DECL|CCM_CCGR1_CG14_MASK|macro|CCM_CCGR1_CG14_MASK
DECL|CCM_CCGR1_CG14_SHIFT|macro|CCM_CCGR1_CG14_SHIFT
DECL|CCM_CCGR1_CG14|macro|CCM_CCGR1_CG14
DECL|CCM_CCGR1_CG15_MASK|macro|CCM_CCGR1_CG15_MASK
DECL|CCM_CCGR1_CG15_SHIFT|macro|CCM_CCGR1_CG15_SHIFT
DECL|CCM_CCGR1_CG15|macro|CCM_CCGR1_CG15
DECL|CCM_CCGR1_CG1_MASK|macro|CCM_CCGR1_CG1_MASK
DECL|CCM_CCGR1_CG1_SHIFT|macro|CCM_CCGR1_CG1_SHIFT
DECL|CCM_CCGR1_CG1|macro|CCM_CCGR1_CG1
DECL|CCM_CCGR1_CG2_MASK|macro|CCM_CCGR1_CG2_MASK
DECL|CCM_CCGR1_CG2_SHIFT|macro|CCM_CCGR1_CG2_SHIFT
DECL|CCM_CCGR1_CG2|macro|CCM_CCGR1_CG2
DECL|CCM_CCGR1_CG3_MASK|macro|CCM_CCGR1_CG3_MASK
DECL|CCM_CCGR1_CG3_SHIFT|macro|CCM_CCGR1_CG3_SHIFT
DECL|CCM_CCGR1_CG3|macro|CCM_CCGR1_CG3
DECL|CCM_CCGR1_CG4_MASK|macro|CCM_CCGR1_CG4_MASK
DECL|CCM_CCGR1_CG4_SHIFT|macro|CCM_CCGR1_CG4_SHIFT
DECL|CCM_CCGR1_CG4|macro|CCM_CCGR1_CG4
DECL|CCM_CCGR1_CG5_MASK|macro|CCM_CCGR1_CG5_MASK
DECL|CCM_CCGR1_CG5_SHIFT|macro|CCM_CCGR1_CG5_SHIFT
DECL|CCM_CCGR1_CG5|macro|CCM_CCGR1_CG5
DECL|CCM_CCGR1_CG6_MASK|macro|CCM_CCGR1_CG6_MASK
DECL|CCM_CCGR1_CG6_SHIFT|macro|CCM_CCGR1_CG6_SHIFT
DECL|CCM_CCGR1_CG6|macro|CCM_CCGR1_CG6
DECL|CCM_CCGR1_CG7_MASK|macro|CCM_CCGR1_CG7_MASK
DECL|CCM_CCGR1_CG7_SHIFT|macro|CCM_CCGR1_CG7_SHIFT
DECL|CCM_CCGR1_CG7|macro|CCM_CCGR1_CG7
DECL|CCM_CCGR1_CG8_MASK|macro|CCM_CCGR1_CG8_MASK
DECL|CCM_CCGR1_CG8_SHIFT|macro|CCM_CCGR1_CG8_SHIFT
DECL|CCM_CCGR1_CG8|macro|CCM_CCGR1_CG8
DECL|CCM_CCGR1_CG9_MASK|macro|CCM_CCGR1_CG9_MASK
DECL|CCM_CCGR1_CG9_SHIFT|macro|CCM_CCGR1_CG9_SHIFT
DECL|CCM_CCGR1_CG9|macro|CCM_CCGR1_CG9
DECL|CCM_CCGR1_REG|macro|CCM_CCGR1_REG
DECL|CCM_CCGR1|macro|CCM_CCGR1
DECL|CCM_CCGR2_CG0_MASK|macro|CCM_CCGR2_CG0_MASK
DECL|CCM_CCGR2_CG0_SHIFT|macro|CCM_CCGR2_CG0_SHIFT
DECL|CCM_CCGR2_CG0|macro|CCM_CCGR2_CG0
DECL|CCM_CCGR2_CG10_MASK|macro|CCM_CCGR2_CG10_MASK
DECL|CCM_CCGR2_CG10_SHIFT|macro|CCM_CCGR2_CG10_SHIFT
DECL|CCM_CCGR2_CG10|macro|CCM_CCGR2_CG10
DECL|CCM_CCGR2_CG11_MASK|macro|CCM_CCGR2_CG11_MASK
DECL|CCM_CCGR2_CG11_SHIFT|macro|CCM_CCGR2_CG11_SHIFT
DECL|CCM_CCGR2_CG11|macro|CCM_CCGR2_CG11
DECL|CCM_CCGR2_CG12_MASK|macro|CCM_CCGR2_CG12_MASK
DECL|CCM_CCGR2_CG12_SHIFT|macro|CCM_CCGR2_CG12_SHIFT
DECL|CCM_CCGR2_CG12|macro|CCM_CCGR2_CG12
DECL|CCM_CCGR2_CG13_MASK|macro|CCM_CCGR2_CG13_MASK
DECL|CCM_CCGR2_CG13_SHIFT|macro|CCM_CCGR2_CG13_SHIFT
DECL|CCM_CCGR2_CG13|macro|CCM_CCGR2_CG13
DECL|CCM_CCGR2_CG14_MASK|macro|CCM_CCGR2_CG14_MASK
DECL|CCM_CCGR2_CG14_SHIFT|macro|CCM_CCGR2_CG14_SHIFT
DECL|CCM_CCGR2_CG14|macro|CCM_CCGR2_CG14
DECL|CCM_CCGR2_CG15_MASK|macro|CCM_CCGR2_CG15_MASK
DECL|CCM_CCGR2_CG15_SHIFT|macro|CCM_CCGR2_CG15_SHIFT
DECL|CCM_CCGR2_CG15|macro|CCM_CCGR2_CG15
DECL|CCM_CCGR2_CG1_MASK|macro|CCM_CCGR2_CG1_MASK
DECL|CCM_CCGR2_CG1_SHIFT|macro|CCM_CCGR2_CG1_SHIFT
DECL|CCM_CCGR2_CG1|macro|CCM_CCGR2_CG1
DECL|CCM_CCGR2_CG2_MASK|macro|CCM_CCGR2_CG2_MASK
DECL|CCM_CCGR2_CG2_SHIFT|macro|CCM_CCGR2_CG2_SHIFT
DECL|CCM_CCGR2_CG2|macro|CCM_CCGR2_CG2
DECL|CCM_CCGR2_CG3_MASK|macro|CCM_CCGR2_CG3_MASK
DECL|CCM_CCGR2_CG3_SHIFT|macro|CCM_CCGR2_CG3_SHIFT
DECL|CCM_CCGR2_CG3|macro|CCM_CCGR2_CG3
DECL|CCM_CCGR2_CG4_MASK|macro|CCM_CCGR2_CG4_MASK
DECL|CCM_CCGR2_CG4_SHIFT|macro|CCM_CCGR2_CG4_SHIFT
DECL|CCM_CCGR2_CG4|macro|CCM_CCGR2_CG4
DECL|CCM_CCGR2_CG5_MASK|macro|CCM_CCGR2_CG5_MASK
DECL|CCM_CCGR2_CG5_SHIFT|macro|CCM_CCGR2_CG5_SHIFT
DECL|CCM_CCGR2_CG5|macro|CCM_CCGR2_CG5
DECL|CCM_CCGR2_CG6_MASK|macro|CCM_CCGR2_CG6_MASK
DECL|CCM_CCGR2_CG6_SHIFT|macro|CCM_CCGR2_CG6_SHIFT
DECL|CCM_CCGR2_CG6|macro|CCM_CCGR2_CG6
DECL|CCM_CCGR2_CG7_MASK|macro|CCM_CCGR2_CG7_MASK
DECL|CCM_CCGR2_CG7_SHIFT|macro|CCM_CCGR2_CG7_SHIFT
DECL|CCM_CCGR2_CG7|macro|CCM_CCGR2_CG7
DECL|CCM_CCGR2_CG8_MASK|macro|CCM_CCGR2_CG8_MASK
DECL|CCM_CCGR2_CG8_SHIFT|macro|CCM_CCGR2_CG8_SHIFT
DECL|CCM_CCGR2_CG8|macro|CCM_CCGR2_CG8
DECL|CCM_CCGR2_CG9_MASK|macro|CCM_CCGR2_CG9_MASK
DECL|CCM_CCGR2_CG9_SHIFT|macro|CCM_CCGR2_CG9_SHIFT
DECL|CCM_CCGR2_CG9|macro|CCM_CCGR2_CG9
DECL|CCM_CCGR2_REG|macro|CCM_CCGR2_REG
DECL|CCM_CCGR2|macro|CCM_CCGR2
DECL|CCM_CCGR3_CG0_MASK|macro|CCM_CCGR3_CG0_MASK
DECL|CCM_CCGR3_CG0_SHIFT|macro|CCM_CCGR3_CG0_SHIFT
DECL|CCM_CCGR3_CG0|macro|CCM_CCGR3_CG0
DECL|CCM_CCGR3_CG10_MASK|macro|CCM_CCGR3_CG10_MASK
DECL|CCM_CCGR3_CG10_SHIFT|macro|CCM_CCGR3_CG10_SHIFT
DECL|CCM_CCGR3_CG10|macro|CCM_CCGR3_CG10
DECL|CCM_CCGR3_CG11_MASK|macro|CCM_CCGR3_CG11_MASK
DECL|CCM_CCGR3_CG11_SHIFT|macro|CCM_CCGR3_CG11_SHIFT
DECL|CCM_CCGR3_CG11|macro|CCM_CCGR3_CG11
DECL|CCM_CCGR3_CG12_MASK|macro|CCM_CCGR3_CG12_MASK
DECL|CCM_CCGR3_CG12_SHIFT|macro|CCM_CCGR3_CG12_SHIFT
DECL|CCM_CCGR3_CG12|macro|CCM_CCGR3_CG12
DECL|CCM_CCGR3_CG13_MASK|macro|CCM_CCGR3_CG13_MASK
DECL|CCM_CCGR3_CG13_SHIFT|macro|CCM_CCGR3_CG13_SHIFT
DECL|CCM_CCGR3_CG13|macro|CCM_CCGR3_CG13
DECL|CCM_CCGR3_CG14_MASK|macro|CCM_CCGR3_CG14_MASK
DECL|CCM_CCGR3_CG14_SHIFT|macro|CCM_CCGR3_CG14_SHIFT
DECL|CCM_CCGR3_CG14|macro|CCM_CCGR3_CG14
DECL|CCM_CCGR3_CG15_MASK|macro|CCM_CCGR3_CG15_MASK
DECL|CCM_CCGR3_CG15_SHIFT|macro|CCM_CCGR3_CG15_SHIFT
DECL|CCM_CCGR3_CG15|macro|CCM_CCGR3_CG15
DECL|CCM_CCGR3_CG1_MASK|macro|CCM_CCGR3_CG1_MASK
DECL|CCM_CCGR3_CG1_SHIFT|macro|CCM_CCGR3_CG1_SHIFT
DECL|CCM_CCGR3_CG1|macro|CCM_CCGR3_CG1
DECL|CCM_CCGR3_CG2_MASK|macro|CCM_CCGR3_CG2_MASK
DECL|CCM_CCGR3_CG2_SHIFT|macro|CCM_CCGR3_CG2_SHIFT
DECL|CCM_CCGR3_CG2|macro|CCM_CCGR3_CG2
DECL|CCM_CCGR3_CG3_MASK|macro|CCM_CCGR3_CG3_MASK
DECL|CCM_CCGR3_CG3_SHIFT|macro|CCM_CCGR3_CG3_SHIFT
DECL|CCM_CCGR3_CG3|macro|CCM_CCGR3_CG3
DECL|CCM_CCGR3_CG4_MASK|macro|CCM_CCGR3_CG4_MASK
DECL|CCM_CCGR3_CG4_SHIFT|macro|CCM_CCGR3_CG4_SHIFT
DECL|CCM_CCGR3_CG4|macro|CCM_CCGR3_CG4
DECL|CCM_CCGR3_CG5_MASK|macro|CCM_CCGR3_CG5_MASK
DECL|CCM_CCGR3_CG5_SHIFT|macro|CCM_CCGR3_CG5_SHIFT
DECL|CCM_CCGR3_CG5|macro|CCM_CCGR3_CG5
DECL|CCM_CCGR3_CG6_MASK|macro|CCM_CCGR3_CG6_MASK
DECL|CCM_CCGR3_CG6_SHIFT|macro|CCM_CCGR3_CG6_SHIFT
DECL|CCM_CCGR3_CG6|macro|CCM_CCGR3_CG6
DECL|CCM_CCGR3_CG7_MASK|macro|CCM_CCGR3_CG7_MASK
DECL|CCM_CCGR3_CG7_SHIFT|macro|CCM_CCGR3_CG7_SHIFT
DECL|CCM_CCGR3_CG7|macro|CCM_CCGR3_CG7
DECL|CCM_CCGR3_CG8_MASK|macro|CCM_CCGR3_CG8_MASK
DECL|CCM_CCGR3_CG8_SHIFT|macro|CCM_CCGR3_CG8_SHIFT
DECL|CCM_CCGR3_CG8|macro|CCM_CCGR3_CG8
DECL|CCM_CCGR3_CG9_MASK|macro|CCM_CCGR3_CG9_MASK
DECL|CCM_CCGR3_CG9_SHIFT|macro|CCM_CCGR3_CG9_SHIFT
DECL|CCM_CCGR3_CG9|macro|CCM_CCGR3_CG9
DECL|CCM_CCGR3_REG|macro|CCM_CCGR3_REG
DECL|CCM_CCGR3|macro|CCM_CCGR3
DECL|CCM_CCGR4_CG0_MASK|macro|CCM_CCGR4_CG0_MASK
DECL|CCM_CCGR4_CG0_SHIFT|macro|CCM_CCGR4_CG0_SHIFT
DECL|CCM_CCGR4_CG0|macro|CCM_CCGR4_CG0
DECL|CCM_CCGR4_CG10_MASK|macro|CCM_CCGR4_CG10_MASK
DECL|CCM_CCGR4_CG10_SHIFT|macro|CCM_CCGR4_CG10_SHIFT
DECL|CCM_CCGR4_CG10|macro|CCM_CCGR4_CG10
DECL|CCM_CCGR4_CG11_MASK|macro|CCM_CCGR4_CG11_MASK
DECL|CCM_CCGR4_CG11_SHIFT|macro|CCM_CCGR4_CG11_SHIFT
DECL|CCM_CCGR4_CG11|macro|CCM_CCGR4_CG11
DECL|CCM_CCGR4_CG12_MASK|macro|CCM_CCGR4_CG12_MASK
DECL|CCM_CCGR4_CG12_SHIFT|macro|CCM_CCGR4_CG12_SHIFT
DECL|CCM_CCGR4_CG12|macro|CCM_CCGR4_CG12
DECL|CCM_CCGR4_CG13_MASK|macro|CCM_CCGR4_CG13_MASK
DECL|CCM_CCGR4_CG13_SHIFT|macro|CCM_CCGR4_CG13_SHIFT
DECL|CCM_CCGR4_CG13|macro|CCM_CCGR4_CG13
DECL|CCM_CCGR4_CG14_MASK|macro|CCM_CCGR4_CG14_MASK
DECL|CCM_CCGR4_CG14_SHIFT|macro|CCM_CCGR4_CG14_SHIFT
DECL|CCM_CCGR4_CG14|macro|CCM_CCGR4_CG14
DECL|CCM_CCGR4_CG15_MASK|macro|CCM_CCGR4_CG15_MASK
DECL|CCM_CCGR4_CG15_SHIFT|macro|CCM_CCGR4_CG15_SHIFT
DECL|CCM_CCGR4_CG15|macro|CCM_CCGR4_CG15
DECL|CCM_CCGR4_CG1_MASK|macro|CCM_CCGR4_CG1_MASK
DECL|CCM_CCGR4_CG1_SHIFT|macro|CCM_CCGR4_CG1_SHIFT
DECL|CCM_CCGR4_CG1|macro|CCM_CCGR4_CG1
DECL|CCM_CCGR4_CG2_MASK|macro|CCM_CCGR4_CG2_MASK
DECL|CCM_CCGR4_CG2_SHIFT|macro|CCM_CCGR4_CG2_SHIFT
DECL|CCM_CCGR4_CG2|macro|CCM_CCGR4_CG2
DECL|CCM_CCGR4_CG3_MASK|macro|CCM_CCGR4_CG3_MASK
DECL|CCM_CCGR4_CG3_SHIFT|macro|CCM_CCGR4_CG3_SHIFT
DECL|CCM_CCGR4_CG3|macro|CCM_CCGR4_CG3
DECL|CCM_CCGR4_CG4_MASK|macro|CCM_CCGR4_CG4_MASK
DECL|CCM_CCGR4_CG4_SHIFT|macro|CCM_CCGR4_CG4_SHIFT
DECL|CCM_CCGR4_CG4|macro|CCM_CCGR4_CG4
DECL|CCM_CCGR4_CG5_MASK|macro|CCM_CCGR4_CG5_MASK
DECL|CCM_CCGR4_CG5_SHIFT|macro|CCM_CCGR4_CG5_SHIFT
DECL|CCM_CCGR4_CG5|macro|CCM_CCGR4_CG5
DECL|CCM_CCGR4_CG6_MASK|macro|CCM_CCGR4_CG6_MASK
DECL|CCM_CCGR4_CG6_SHIFT|macro|CCM_CCGR4_CG6_SHIFT
DECL|CCM_CCGR4_CG6|macro|CCM_CCGR4_CG6
DECL|CCM_CCGR4_CG7_MASK|macro|CCM_CCGR4_CG7_MASK
DECL|CCM_CCGR4_CG7_SHIFT|macro|CCM_CCGR4_CG7_SHIFT
DECL|CCM_CCGR4_CG7|macro|CCM_CCGR4_CG7
DECL|CCM_CCGR4_CG8_MASK|macro|CCM_CCGR4_CG8_MASK
DECL|CCM_CCGR4_CG8_SHIFT|macro|CCM_CCGR4_CG8_SHIFT
DECL|CCM_CCGR4_CG8|macro|CCM_CCGR4_CG8
DECL|CCM_CCGR4_CG9_MASK|macro|CCM_CCGR4_CG9_MASK
DECL|CCM_CCGR4_CG9_SHIFT|macro|CCM_CCGR4_CG9_SHIFT
DECL|CCM_CCGR4_CG9|macro|CCM_CCGR4_CG9
DECL|CCM_CCGR4_REG|macro|CCM_CCGR4_REG
DECL|CCM_CCGR4|macro|CCM_CCGR4
DECL|CCM_CCGR5_CG0_MASK|macro|CCM_CCGR5_CG0_MASK
DECL|CCM_CCGR5_CG0_SHIFT|macro|CCM_CCGR5_CG0_SHIFT
DECL|CCM_CCGR5_CG0|macro|CCM_CCGR5_CG0
DECL|CCM_CCGR5_CG10_MASK|macro|CCM_CCGR5_CG10_MASK
DECL|CCM_CCGR5_CG10_SHIFT|macro|CCM_CCGR5_CG10_SHIFT
DECL|CCM_CCGR5_CG10|macro|CCM_CCGR5_CG10
DECL|CCM_CCGR5_CG11_MASK|macro|CCM_CCGR5_CG11_MASK
DECL|CCM_CCGR5_CG11_SHIFT|macro|CCM_CCGR5_CG11_SHIFT
DECL|CCM_CCGR5_CG11|macro|CCM_CCGR5_CG11
DECL|CCM_CCGR5_CG12_MASK|macro|CCM_CCGR5_CG12_MASK
DECL|CCM_CCGR5_CG12_SHIFT|macro|CCM_CCGR5_CG12_SHIFT
DECL|CCM_CCGR5_CG12|macro|CCM_CCGR5_CG12
DECL|CCM_CCGR5_CG13_MASK|macro|CCM_CCGR5_CG13_MASK
DECL|CCM_CCGR5_CG13_SHIFT|macro|CCM_CCGR5_CG13_SHIFT
DECL|CCM_CCGR5_CG13|macro|CCM_CCGR5_CG13
DECL|CCM_CCGR5_CG14_MASK|macro|CCM_CCGR5_CG14_MASK
DECL|CCM_CCGR5_CG14_SHIFT|macro|CCM_CCGR5_CG14_SHIFT
DECL|CCM_CCGR5_CG14|macro|CCM_CCGR5_CG14
DECL|CCM_CCGR5_CG15_MASK|macro|CCM_CCGR5_CG15_MASK
DECL|CCM_CCGR5_CG15_SHIFT|macro|CCM_CCGR5_CG15_SHIFT
DECL|CCM_CCGR5_CG15|macro|CCM_CCGR5_CG15
DECL|CCM_CCGR5_CG1_MASK|macro|CCM_CCGR5_CG1_MASK
DECL|CCM_CCGR5_CG1_SHIFT|macro|CCM_CCGR5_CG1_SHIFT
DECL|CCM_CCGR5_CG1|macro|CCM_CCGR5_CG1
DECL|CCM_CCGR5_CG2_MASK|macro|CCM_CCGR5_CG2_MASK
DECL|CCM_CCGR5_CG2_SHIFT|macro|CCM_CCGR5_CG2_SHIFT
DECL|CCM_CCGR5_CG2|macro|CCM_CCGR5_CG2
DECL|CCM_CCGR5_CG3_MASK|macro|CCM_CCGR5_CG3_MASK
DECL|CCM_CCGR5_CG3_SHIFT|macro|CCM_CCGR5_CG3_SHIFT
DECL|CCM_CCGR5_CG3|macro|CCM_CCGR5_CG3
DECL|CCM_CCGR5_CG4_MASK|macro|CCM_CCGR5_CG4_MASK
DECL|CCM_CCGR5_CG4_SHIFT|macro|CCM_CCGR5_CG4_SHIFT
DECL|CCM_CCGR5_CG4|macro|CCM_CCGR5_CG4
DECL|CCM_CCGR5_CG5_MASK|macro|CCM_CCGR5_CG5_MASK
DECL|CCM_CCGR5_CG5_SHIFT|macro|CCM_CCGR5_CG5_SHIFT
DECL|CCM_CCGR5_CG5|macro|CCM_CCGR5_CG5
DECL|CCM_CCGR5_CG6_MASK|macro|CCM_CCGR5_CG6_MASK
DECL|CCM_CCGR5_CG6_SHIFT|macro|CCM_CCGR5_CG6_SHIFT
DECL|CCM_CCGR5_CG6|macro|CCM_CCGR5_CG6
DECL|CCM_CCGR5_CG7_MASK|macro|CCM_CCGR5_CG7_MASK
DECL|CCM_CCGR5_CG7_SHIFT|macro|CCM_CCGR5_CG7_SHIFT
DECL|CCM_CCGR5_CG7|macro|CCM_CCGR5_CG7
DECL|CCM_CCGR5_CG8_MASK|macro|CCM_CCGR5_CG8_MASK
DECL|CCM_CCGR5_CG8_SHIFT|macro|CCM_CCGR5_CG8_SHIFT
DECL|CCM_CCGR5_CG8|macro|CCM_CCGR5_CG8
DECL|CCM_CCGR5_CG9_MASK|macro|CCM_CCGR5_CG9_MASK
DECL|CCM_CCGR5_CG9_SHIFT|macro|CCM_CCGR5_CG9_SHIFT
DECL|CCM_CCGR5_CG9|macro|CCM_CCGR5_CG9
DECL|CCM_CCGR5_REG|macro|CCM_CCGR5_REG
DECL|CCM_CCGR5|macro|CCM_CCGR5
DECL|CCM_CCGR6_CG0_MASK|macro|CCM_CCGR6_CG0_MASK
DECL|CCM_CCGR6_CG0_SHIFT|macro|CCM_CCGR6_CG0_SHIFT
DECL|CCM_CCGR6_CG0|macro|CCM_CCGR6_CG0
DECL|CCM_CCGR6_CG10_MASK|macro|CCM_CCGR6_CG10_MASK
DECL|CCM_CCGR6_CG10_SHIFT|macro|CCM_CCGR6_CG10_SHIFT
DECL|CCM_CCGR6_CG10|macro|CCM_CCGR6_CG10
DECL|CCM_CCGR6_CG11_MASK|macro|CCM_CCGR6_CG11_MASK
DECL|CCM_CCGR6_CG11_SHIFT|macro|CCM_CCGR6_CG11_SHIFT
DECL|CCM_CCGR6_CG11|macro|CCM_CCGR6_CG11
DECL|CCM_CCGR6_CG12_MASK|macro|CCM_CCGR6_CG12_MASK
DECL|CCM_CCGR6_CG12_SHIFT|macro|CCM_CCGR6_CG12_SHIFT
DECL|CCM_CCGR6_CG12|macro|CCM_CCGR6_CG12
DECL|CCM_CCGR6_CG13_MASK|macro|CCM_CCGR6_CG13_MASK
DECL|CCM_CCGR6_CG13_SHIFT|macro|CCM_CCGR6_CG13_SHIFT
DECL|CCM_CCGR6_CG13|macro|CCM_CCGR6_CG13
DECL|CCM_CCGR6_CG14_MASK|macro|CCM_CCGR6_CG14_MASK
DECL|CCM_CCGR6_CG14_SHIFT|macro|CCM_CCGR6_CG14_SHIFT
DECL|CCM_CCGR6_CG14|macro|CCM_CCGR6_CG14
DECL|CCM_CCGR6_CG15_MASK|macro|CCM_CCGR6_CG15_MASK
DECL|CCM_CCGR6_CG15_SHIFT|macro|CCM_CCGR6_CG15_SHIFT
DECL|CCM_CCGR6_CG15|macro|CCM_CCGR6_CG15
DECL|CCM_CCGR6_CG1_MASK|macro|CCM_CCGR6_CG1_MASK
DECL|CCM_CCGR6_CG1_SHIFT|macro|CCM_CCGR6_CG1_SHIFT
DECL|CCM_CCGR6_CG1|macro|CCM_CCGR6_CG1
DECL|CCM_CCGR6_CG2_MASK|macro|CCM_CCGR6_CG2_MASK
DECL|CCM_CCGR6_CG2_SHIFT|macro|CCM_CCGR6_CG2_SHIFT
DECL|CCM_CCGR6_CG2|macro|CCM_CCGR6_CG2
DECL|CCM_CCGR6_CG3_MASK|macro|CCM_CCGR6_CG3_MASK
DECL|CCM_CCGR6_CG3_SHIFT|macro|CCM_CCGR6_CG3_SHIFT
DECL|CCM_CCGR6_CG3|macro|CCM_CCGR6_CG3
DECL|CCM_CCGR6_CG4_MASK|macro|CCM_CCGR6_CG4_MASK
DECL|CCM_CCGR6_CG4_SHIFT|macro|CCM_CCGR6_CG4_SHIFT
DECL|CCM_CCGR6_CG4|macro|CCM_CCGR6_CG4
DECL|CCM_CCGR6_CG5_MASK|macro|CCM_CCGR6_CG5_MASK
DECL|CCM_CCGR6_CG5_SHIFT|macro|CCM_CCGR6_CG5_SHIFT
DECL|CCM_CCGR6_CG5|macro|CCM_CCGR6_CG5
DECL|CCM_CCGR6_CG6_MASK|macro|CCM_CCGR6_CG6_MASK
DECL|CCM_CCGR6_CG6_SHIFT|macro|CCM_CCGR6_CG6_SHIFT
DECL|CCM_CCGR6_CG6|macro|CCM_CCGR6_CG6
DECL|CCM_CCGR6_CG7_MASK|macro|CCM_CCGR6_CG7_MASK
DECL|CCM_CCGR6_CG7_SHIFT|macro|CCM_CCGR6_CG7_SHIFT
DECL|CCM_CCGR6_CG7|macro|CCM_CCGR6_CG7
DECL|CCM_CCGR6_CG8_MASK|macro|CCM_CCGR6_CG8_MASK
DECL|CCM_CCGR6_CG8_SHIFT|macro|CCM_CCGR6_CG8_SHIFT
DECL|CCM_CCGR6_CG8|macro|CCM_CCGR6_CG8
DECL|CCM_CCGR6_CG9_MASK|macro|CCM_CCGR6_CG9_MASK
DECL|CCM_CCGR6_CG9_SHIFT|macro|CCM_CCGR6_CG9_SHIFT
DECL|CCM_CCGR6_CG9|macro|CCM_CCGR6_CG9
DECL|CCM_CCGR6_REG|macro|CCM_CCGR6_REG
DECL|CCM_CCGR6|macro|CCM_CCGR6
DECL|CCM_CCOSR_CLKO1_DIV_MASK|macro|CCM_CCOSR_CLKO1_DIV_MASK
DECL|CCM_CCOSR_CLKO1_DIV_SHIFT|macro|CCM_CCOSR_CLKO1_DIV_SHIFT
DECL|CCM_CCOSR_CLKO1_DIV|macro|CCM_CCOSR_CLKO1_DIV
DECL|CCM_CCOSR_CLKO1_EN_MASK|macro|CCM_CCOSR_CLKO1_EN_MASK
DECL|CCM_CCOSR_CLKO1_EN_SHIFT|macro|CCM_CCOSR_CLKO1_EN_SHIFT
DECL|CCM_CCOSR_CLKO2_DIV_MASK|macro|CCM_CCOSR_CLKO2_DIV_MASK
DECL|CCM_CCOSR_CLKO2_DIV_SHIFT|macro|CCM_CCOSR_CLKO2_DIV_SHIFT
DECL|CCM_CCOSR_CLKO2_DIV|macro|CCM_CCOSR_CLKO2_DIV
DECL|CCM_CCOSR_CLKO2_EN_MASK|macro|CCM_CCOSR_CLKO2_EN_MASK
DECL|CCM_CCOSR_CLKO2_EN_SHIFT|macro|CCM_CCOSR_CLKO2_EN_SHIFT
DECL|CCM_CCOSR_CLKO2_SEL_MASK|macro|CCM_CCOSR_CLKO2_SEL_MASK
DECL|CCM_CCOSR_CLKO2_SEL_SHIFT|macro|CCM_CCOSR_CLKO2_SEL_SHIFT
DECL|CCM_CCOSR_CLKO2_SEL|macro|CCM_CCOSR_CLKO2_SEL
DECL|CCM_CCOSR_CLKO_SEL_MASK|macro|CCM_CCOSR_CLKO_SEL_MASK
DECL|CCM_CCOSR_CLKO_SEL_SHIFT|macro|CCM_CCOSR_CLKO_SEL_SHIFT
DECL|CCM_CCOSR_CLKO_SEL|macro|CCM_CCOSR_CLKO_SEL
DECL|CCM_CCOSR_CLK_OUT_SEL_MASK|macro|CCM_CCOSR_CLK_OUT_SEL_MASK
DECL|CCM_CCOSR_CLK_OUT_SEL_SHIFT|macro|CCM_CCOSR_CLK_OUT_SEL_SHIFT
DECL|CCM_CCOSR_REG|macro|CCM_CCOSR_REG
DECL|CCM_CCOSR|macro|CCM_CCOSR
DECL|CCM_CCR_COSC_EN_MASK|macro|CCM_CCR_COSC_EN_MASK
DECL|CCM_CCR_COSC_EN_SHIFT|macro|CCM_CCR_COSC_EN_SHIFT
DECL|CCM_CCR_OSCNT_MASK|macro|CCM_CCR_OSCNT_MASK
DECL|CCM_CCR_OSCNT_SHIFT|macro|CCM_CCR_OSCNT_SHIFT
DECL|CCM_CCR_OSCNT|macro|CCM_CCR_OSCNT
DECL|CCM_CCR_RBC_EN_MASK|macro|CCM_CCR_RBC_EN_MASK
DECL|CCM_CCR_RBC_EN_SHIFT|macro|CCM_CCR_RBC_EN_SHIFT
DECL|CCM_CCR_REG_BYPASS_COUNT_MASK|macro|CCM_CCR_REG_BYPASS_COUNT_MASK
DECL|CCM_CCR_REG_BYPASS_COUNT_SHIFT|macro|CCM_CCR_REG_BYPASS_COUNT_SHIFT
DECL|CCM_CCR_REG_BYPASS_COUNT|macro|CCM_CCR_REG_BYPASS_COUNT
DECL|CCM_CCR_REG|macro|CCM_CCR_REG
DECL|CCM_CCR|macro|CCM_CCR
DECL|CCM_CCSR_REG|macro|CCM_CCSR_REG
DECL|CCM_CCSR_pll1_sw_clk_sel_MASK|macro|CCM_CCSR_pll1_sw_clk_sel_MASK
DECL|CCM_CCSR_pll1_sw_clk_sel_SHIFT|macro|CCM_CCSR_pll1_sw_clk_sel_SHIFT
DECL|CCM_CCSR_pll3_sw_clk_sel_MASK|macro|CCM_CCSR_pll3_sw_clk_sel_MASK
DECL|CCM_CCSR_pll3_sw_clk_sel_SHIFT|macro|CCM_CCSR_pll3_sw_clk_sel_SHIFT
DECL|CCM_CCSR_step_sel_MASK|macro|CCM_CCSR_step_sel_MASK
DECL|CCM_CCSR_step_sel_SHIFT|macro|CCM_CCSR_step_sel_SHIFT
DECL|CCM_CCSR|macro|CCM_CCSR
DECL|CCM_CDCDR_REG|macro|CCM_CDCDR_REG
DECL|CCM_CDCDR_audio_clk_podf_MASK|macro|CCM_CDCDR_audio_clk_podf_MASK
DECL|CCM_CDCDR_audio_clk_podf_SHIFT|macro|CCM_CDCDR_audio_clk_podf_SHIFT
DECL|CCM_CDCDR_audio_clk_podf|macro|CCM_CDCDR_audio_clk_podf
DECL|CCM_CDCDR_audio_clk_pred_MASK|macro|CCM_CDCDR_audio_clk_pred_MASK
DECL|CCM_CDCDR_audio_clk_pred_SHIFT|macro|CCM_CDCDR_audio_clk_pred_SHIFT
DECL|CCM_CDCDR_audio_clk_pred|macro|CCM_CDCDR_audio_clk_pred
DECL|CCM_CDCDR_audio_clk_sel_MASK|macro|CCM_CDCDR_audio_clk_sel_MASK
DECL|CCM_CDCDR_audio_clk_sel_SHIFT|macro|CCM_CDCDR_audio_clk_sel_SHIFT
DECL|CCM_CDCDR_audio_clk_sel|macro|CCM_CDCDR_audio_clk_sel
DECL|CCM_CDCDR_spdif0_clk_podf_MASK|macro|CCM_CDCDR_spdif0_clk_podf_MASK
DECL|CCM_CDCDR_spdif0_clk_podf_SHIFT|macro|CCM_CDCDR_spdif0_clk_podf_SHIFT
DECL|CCM_CDCDR_spdif0_clk_podf|macro|CCM_CDCDR_spdif0_clk_podf
DECL|CCM_CDCDR_spdif0_clk_pred_MASK|macro|CCM_CDCDR_spdif0_clk_pred_MASK
DECL|CCM_CDCDR_spdif0_clk_pred_SHIFT|macro|CCM_CDCDR_spdif0_clk_pred_SHIFT
DECL|CCM_CDCDR_spdif0_clk_pred|macro|CCM_CDCDR_spdif0_clk_pred
DECL|CCM_CDCDR_spdif0_clk_sel_MASK|macro|CCM_CDCDR_spdif0_clk_sel_MASK
DECL|CCM_CDCDR_spdif0_clk_sel_SHIFT|macro|CCM_CDCDR_spdif0_clk_sel_SHIFT
DECL|CCM_CDCDR_spdif0_clk_sel|macro|CCM_CDCDR_spdif0_clk_sel
DECL|CCM_CDCDR|macro|CCM_CDCDR
DECL|CCM_CDHIPR_REG|macro|CCM_CDHIPR_REG
DECL|CCM_CDHIPR_ahb_podf_busy_MASK|macro|CCM_CDHIPR_ahb_podf_busy_MASK
DECL|CCM_CDHIPR_ahb_podf_busy_SHIFT|macro|CCM_CDHIPR_ahb_podf_busy_SHIFT
DECL|CCM_CDHIPR_arm_podf_busy_MASK|macro|CCM_CDHIPR_arm_podf_busy_MASK
DECL|CCM_CDHIPR_arm_podf_busy_SHIFT|macro|CCM_CDHIPR_arm_podf_busy_SHIFT
DECL|CCM_CDHIPR_mmdc_podf_busy_MASK|macro|CCM_CDHIPR_mmdc_podf_busy_MASK
DECL|CCM_CDHIPR_mmdc_podf_busy_SHIFT|macro|CCM_CDHIPR_mmdc_podf_busy_SHIFT
DECL|CCM_CDHIPR_ocram_podf_busy_MASK|macro|CCM_CDHIPR_ocram_podf_busy_MASK
DECL|CCM_CDHIPR_ocram_podf_busy_SHIFT|macro|CCM_CDHIPR_ocram_podf_busy_SHIFT
DECL|CCM_CDHIPR_periph2_clk_sel_busy_MASK|macro|CCM_CDHIPR_periph2_clk_sel_busy_MASK
DECL|CCM_CDHIPR_periph2_clk_sel_busy_SHIFT|macro|CCM_CDHIPR_periph2_clk_sel_busy_SHIFT
DECL|CCM_CDHIPR_periph_clk_sel_busy_MASK|macro|CCM_CDHIPR_periph_clk_sel_busy_MASK
DECL|CCM_CDHIPR_periph_clk_sel_busy_SHIFT|macro|CCM_CDHIPR_periph_clk_sel_busy_SHIFT
DECL|CCM_CDHIPR|macro|CCM_CDHIPR
DECL|CCM_CGPR_FPL_MASK|macro|CCM_CGPR_FPL_MASK
DECL|CCM_CGPR_FPL_SHIFT|macro|CCM_CGPR_FPL_SHIFT
DECL|CCM_CGPR_INT_MEM_CLK_LPM_MASK|macro|CCM_CGPR_INT_MEM_CLK_LPM_MASK
DECL|CCM_CGPR_INT_MEM_CLK_LPM_SHIFT|macro|CCM_CGPR_INT_MEM_CLK_LPM_SHIFT
DECL|CCM_CGPR_REG|macro|CCM_CGPR_REG
DECL|CCM_CGPR_efuse_prog_supply_gate_MASK|macro|CCM_CGPR_efuse_prog_supply_gate_MASK
DECL|CCM_CGPR_efuse_prog_supply_gate_SHIFT|macro|CCM_CGPR_efuse_prog_supply_gate_SHIFT
DECL|CCM_CGPR_mmdc_ext_clk_dis_MASK|macro|CCM_CGPR_mmdc_ext_clk_dis_MASK
DECL|CCM_CGPR_mmdc_ext_clk_dis_SHIFT|macro|CCM_CGPR_mmdc_ext_clk_dis_SHIFT
DECL|CCM_CGPR_pmic_delay_scaler_MASK|macro|CCM_CGPR_pmic_delay_scaler_MASK
DECL|CCM_CGPR_pmic_delay_scaler_SHIFT|macro|CCM_CGPR_pmic_delay_scaler_SHIFT
DECL|CCM_CGPR|macro|CCM_CGPR
DECL|CCM_CHSCCDR_REG|macro|CCM_CHSCCDR_REG
DECL|CCM_CHSCCDR_enet_clk_sel_MASK|macro|CCM_CHSCCDR_enet_clk_sel_MASK
DECL|CCM_CHSCCDR_enet_clk_sel_SHIFT|macro|CCM_CHSCCDR_enet_clk_sel_SHIFT
DECL|CCM_CHSCCDR_enet_clk_sel|macro|CCM_CHSCCDR_enet_clk_sel
DECL|CCM_CHSCCDR_enet_podf_MASK|macro|CCM_CHSCCDR_enet_podf_MASK
DECL|CCM_CHSCCDR_enet_podf_SHIFT|macro|CCM_CHSCCDR_enet_podf_SHIFT
DECL|CCM_CHSCCDR_enet_podf|macro|CCM_CHSCCDR_enet_podf
DECL|CCM_CHSCCDR_enet_pre_clk_sel_MASK|macro|CCM_CHSCCDR_enet_pre_clk_sel_MASK
DECL|CCM_CHSCCDR_enet_pre_clk_sel_SHIFT|macro|CCM_CHSCCDR_enet_pre_clk_sel_SHIFT
DECL|CCM_CHSCCDR_enet_pre_clk_sel|macro|CCM_CHSCCDR_enet_pre_clk_sel
DECL|CCM_CHSCCDR_m4_clk_sel_MASK|macro|CCM_CHSCCDR_m4_clk_sel_MASK
DECL|CCM_CHSCCDR_m4_clk_sel_SHIFT|macro|CCM_CHSCCDR_m4_clk_sel_SHIFT
DECL|CCM_CHSCCDR_m4_clk_sel|macro|CCM_CHSCCDR_m4_clk_sel
DECL|CCM_CHSCCDR_m4_podf_MASK|macro|CCM_CHSCCDR_m4_podf_MASK
DECL|CCM_CHSCCDR_m4_podf_SHIFT|macro|CCM_CHSCCDR_m4_podf_SHIFT
DECL|CCM_CHSCCDR_m4_podf|macro|CCM_CHSCCDR_m4_podf
DECL|CCM_CHSCCDR_m4_pre_clk_sel_MASK|macro|CCM_CHSCCDR_m4_pre_clk_sel_MASK
DECL|CCM_CHSCCDR_m4_pre_clk_sel_SHIFT|macro|CCM_CHSCCDR_m4_pre_clk_sel_SHIFT
DECL|CCM_CHSCCDR_m4_pre_clk_sel|macro|CCM_CHSCCDR_m4_pre_clk_sel
DECL|CCM_CHSCCDR|macro|CCM_CHSCCDR
DECL|CCM_CIMR_REG|macro|CCM_CIMR_REG
DECL|CCM_CIMR_arm_podf_loaded_MASK|macro|CCM_CIMR_arm_podf_loaded_MASK
DECL|CCM_CIMR_arm_podf_loaded_SHIFT|macro|CCM_CIMR_arm_podf_loaded_SHIFT
DECL|CCM_CIMR_mask_ahb_podf_loaded_MASK|macro|CCM_CIMR_mask_ahb_podf_loaded_MASK
DECL|CCM_CIMR_mask_ahb_podf_loaded_SHIFT|macro|CCM_CIMR_mask_ahb_podf_loaded_SHIFT
DECL|CCM_CIMR_mask_cosc_ready_MASK|macro|CCM_CIMR_mask_cosc_ready_MASK
DECL|CCM_CIMR_mask_cosc_ready_SHIFT|macro|CCM_CIMR_mask_cosc_ready_SHIFT
DECL|CCM_CIMR_mask_lrf_pll_MASK|macro|CCM_CIMR_mask_lrf_pll_MASK
DECL|CCM_CIMR_mask_lrf_pll_SHIFT|macro|CCM_CIMR_mask_lrf_pll_SHIFT
DECL|CCM_CIMR_mask_mmdc_podf_loaded_MASK|macro|CCM_CIMR_mask_mmdc_podf_loaded_MASK
DECL|CCM_CIMR_mask_mmdc_podf_loaded_SHIFT|macro|CCM_CIMR_mask_mmdc_podf_loaded_SHIFT
DECL|CCM_CIMR_mask_ocram_podf_loaded_MASK|macro|CCM_CIMR_mask_ocram_podf_loaded_MASK
DECL|CCM_CIMR_mask_ocram_podf_loaded_SHIFT|macro|CCM_CIMR_mask_ocram_podf_loaded_SHIFT
DECL|CCM_CIMR_mask_periph2_clk_sel_loaded_MASK|macro|CCM_CIMR_mask_periph2_clk_sel_loaded_MASK
DECL|CCM_CIMR_mask_periph2_clk_sel_loaded_SHIFT|macro|CCM_CIMR_mask_periph2_clk_sel_loaded_SHIFT
DECL|CCM_CIMR_mask_periph_clk_sel_loaded_MASK|macro|CCM_CIMR_mask_periph_clk_sel_loaded_MASK
DECL|CCM_CIMR_mask_periph_clk_sel_loaded_SHIFT|macro|CCM_CIMR_mask_periph_clk_sel_loaded_SHIFT
DECL|CCM_CIMR|macro|CCM_CIMR
DECL|CCM_CISR_REG|macro|CCM_CISR_REG
DECL|CCM_CISR_ahb_podf_loaded_MASK|macro|CCM_CISR_ahb_podf_loaded_MASK
DECL|CCM_CISR_ahb_podf_loaded_SHIFT|macro|CCM_CISR_ahb_podf_loaded_SHIFT
DECL|CCM_CISR_arm_podf_loaded_MASK|macro|CCM_CISR_arm_podf_loaded_MASK
DECL|CCM_CISR_arm_podf_loaded_SHIFT|macro|CCM_CISR_arm_podf_loaded_SHIFT
DECL|CCM_CISR_cosc_ready_MASK|macro|CCM_CISR_cosc_ready_MASK
DECL|CCM_CISR_cosc_ready_SHIFT|macro|CCM_CISR_cosc_ready_SHIFT
DECL|CCM_CISR_lrf_pll_MASK|macro|CCM_CISR_lrf_pll_MASK
DECL|CCM_CISR_lrf_pll_SHIFT|macro|CCM_CISR_lrf_pll_SHIFT
DECL|CCM_CISR_mmdc_podf_loaded_MASK|macro|CCM_CISR_mmdc_podf_loaded_MASK
DECL|CCM_CISR_mmdc_podf_loaded_SHIFT|macro|CCM_CISR_mmdc_podf_loaded_SHIFT
DECL|CCM_CISR_ocram_podf_loaded_MASK|macro|CCM_CISR_ocram_podf_loaded_MASK
DECL|CCM_CISR_ocram_podf_loaded_SHIFT|macro|CCM_CISR_ocram_podf_loaded_SHIFT
DECL|CCM_CISR_periph2_clk_sel_loaded_MASK|macro|CCM_CISR_periph2_clk_sel_loaded_MASK
DECL|CCM_CISR_periph2_clk_sel_loaded_SHIFT|macro|CCM_CISR_periph2_clk_sel_loaded_SHIFT
DECL|CCM_CISR_periph_clk_sel_loaded_MASK|macro|CCM_CISR_periph_clk_sel_loaded_MASK
DECL|CCM_CISR_periph_clk_sel_loaded_SHIFT|macro|CCM_CISR_periph_clk_sel_loaded_SHIFT
DECL|CCM_CISR|macro|CCM_CISR
DECL|CCM_CLPCR_ARM_clk_dis_on_lpm_MASK|macro|CCM_CLPCR_ARM_clk_dis_on_lpm_MASK
DECL|CCM_CLPCR_ARM_clk_dis_on_lpm_SHIFT|macro|CCM_CLPCR_ARM_clk_dis_on_lpm_SHIFT
DECL|CCM_CLPCR_LPM_MASK|macro|CCM_CLPCR_LPM_MASK
DECL|CCM_CLPCR_LPM_SHIFT|macro|CCM_CLPCR_LPM_SHIFT
DECL|CCM_CLPCR_LPM|macro|CCM_CLPCR_LPM
DECL|CCM_CLPCR_REG|macro|CCM_CLPCR_REG
DECL|CCM_CLPCR_SBYOS_MASK|macro|CCM_CLPCR_SBYOS_MASK
DECL|CCM_CLPCR_SBYOS_SHIFT|macro|CCM_CLPCR_SBYOS_SHIFT
DECL|CCM_CLPCR_VSTBY_MASK|macro|CCM_CLPCR_VSTBY_MASK
DECL|CCM_CLPCR_VSTBY_SHIFT|macro|CCM_CLPCR_VSTBY_SHIFT
DECL|CCM_CLPCR_bypass_mmdc_lpm_hs_MASK|macro|CCM_CLPCR_bypass_mmdc_lpm_hs_MASK
DECL|CCM_CLPCR_bypass_mmdc_lpm_hs_SHIFT|macro|CCM_CLPCR_bypass_mmdc_lpm_hs_SHIFT
DECL|CCM_CLPCR_cosc_pwrdown_MASK|macro|CCM_CLPCR_cosc_pwrdown_MASK
DECL|CCM_CLPCR_cosc_pwrdown_SHIFT|macro|CCM_CLPCR_cosc_pwrdown_SHIFT
DECL|CCM_CLPCR_dis_ref_osc_MASK|macro|CCM_CLPCR_dis_ref_osc_MASK
DECL|CCM_CLPCR_dis_ref_osc_SHIFT|macro|CCM_CLPCR_dis_ref_osc_SHIFT
DECL|CCM_CLPCR_mask_core0_wfi_MASK|macro|CCM_CLPCR_mask_core0_wfi_MASK
DECL|CCM_CLPCR_mask_core0_wfi_SHIFT|macro|CCM_CLPCR_mask_core0_wfi_SHIFT
DECL|CCM_CLPCR_mask_l2cc_idle_MASK|macro|CCM_CLPCR_mask_l2cc_idle_MASK
DECL|CCM_CLPCR_mask_l2cc_idle_SHIFT|macro|CCM_CLPCR_mask_l2cc_idle_SHIFT
DECL|CCM_CLPCR_mask_scu_idle_MASK|macro|CCM_CLPCR_mask_scu_idle_MASK
DECL|CCM_CLPCR_mask_scu_idle_SHIFT|macro|CCM_CLPCR_mask_scu_idle_SHIFT
DECL|CCM_CLPCR_stby_count_MASK|macro|CCM_CLPCR_stby_count_MASK
DECL|CCM_CLPCR_stby_count_SHIFT|macro|CCM_CLPCR_stby_count_SHIFT
DECL|CCM_CLPCR_stby_count|macro|CCM_CLPCR_stby_count
DECL|CCM_CLPCR|macro|CCM_CLPCR
DECL|CCM_CMEOR_REG|macro|CCM_CMEOR_REG
DECL|CCM_CMEOR_mod_en_ov_can1_cpi_MASK|macro|CCM_CMEOR_mod_en_ov_can1_cpi_MASK
DECL|CCM_CMEOR_mod_en_ov_can1_cpi_SHIFT|macro|CCM_CMEOR_mod_en_ov_can1_cpi_SHIFT
DECL|CCM_CMEOR_mod_en_ov_can2_cpi_MASK|macro|CCM_CMEOR_mod_en_ov_can2_cpi_MASK
DECL|CCM_CMEOR_mod_en_ov_can2_cpi_SHIFT|macro|CCM_CMEOR_mod_en_ov_can2_cpi_SHIFT
DECL|CCM_CMEOR_mod_en_ov_epit_MASK|macro|CCM_CMEOR_mod_en_ov_epit_MASK
DECL|CCM_CMEOR_mod_en_ov_epit_SHIFT|macro|CCM_CMEOR_mod_en_ov_epit_SHIFT
DECL|CCM_CMEOR_mod_en_ov_gpt_MASK|macro|CCM_CMEOR_mod_en_ov_gpt_MASK
DECL|CCM_CMEOR_mod_en_ov_gpt_SHIFT|macro|CCM_CMEOR_mod_en_ov_gpt_SHIFT
DECL|CCM_CMEOR_mod_en_ov_gpu_MASK|macro|CCM_CMEOR_mod_en_ov_gpu_MASK
DECL|CCM_CMEOR_mod_en_ov_gpu_SHIFT|macro|CCM_CMEOR_mod_en_ov_gpu_SHIFT
DECL|CCM_CMEOR_mod_en_usdhc_MASK|macro|CCM_CMEOR_mod_en_usdhc_MASK
DECL|CCM_CMEOR_mod_en_usdhc_SHIFT|macro|CCM_CMEOR_mod_en_usdhc_SHIFT
DECL|CCM_CMEOR|macro|CCM_CMEOR
DECL|CCM_CS1CDR_REG|macro|CCM_CS1CDR_REG
DECL|CCM_CS1CDR_esai_clk_podf_MASK|macro|CCM_CS1CDR_esai_clk_podf_MASK
DECL|CCM_CS1CDR_esai_clk_podf_SHIFT|macro|CCM_CS1CDR_esai_clk_podf_SHIFT
DECL|CCM_CS1CDR_esai_clk_podf|macro|CCM_CS1CDR_esai_clk_podf
DECL|CCM_CS1CDR_esai_clk_pred_MASK|macro|CCM_CS1CDR_esai_clk_pred_MASK
DECL|CCM_CS1CDR_esai_clk_pred_SHIFT|macro|CCM_CS1CDR_esai_clk_pred_SHIFT
DECL|CCM_CS1CDR_esai_clk_pred|macro|CCM_CS1CDR_esai_clk_pred
DECL|CCM_CS1CDR_ssi1_clk_podf_MASK|macro|CCM_CS1CDR_ssi1_clk_podf_MASK
DECL|CCM_CS1CDR_ssi1_clk_podf_SHIFT|macro|CCM_CS1CDR_ssi1_clk_podf_SHIFT
DECL|CCM_CS1CDR_ssi1_clk_podf|macro|CCM_CS1CDR_ssi1_clk_podf
DECL|CCM_CS1CDR_ssi1_clk_pred_MASK|macro|CCM_CS1CDR_ssi1_clk_pred_MASK
DECL|CCM_CS1CDR_ssi1_clk_pred_SHIFT|macro|CCM_CS1CDR_ssi1_clk_pred_SHIFT
DECL|CCM_CS1CDR_ssi1_clk_pred|macro|CCM_CS1CDR_ssi1_clk_pred
DECL|CCM_CS1CDR_ssi3_clk_podf_MASK|macro|CCM_CS1CDR_ssi3_clk_podf_MASK
DECL|CCM_CS1CDR_ssi3_clk_podf_SHIFT|macro|CCM_CS1CDR_ssi3_clk_podf_SHIFT
DECL|CCM_CS1CDR_ssi3_clk_podf|macro|CCM_CS1CDR_ssi3_clk_podf
DECL|CCM_CS1CDR_ssi3_clk_pred_MASK|macro|CCM_CS1CDR_ssi3_clk_pred_MASK
DECL|CCM_CS1CDR_ssi3_clk_pred_SHIFT|macro|CCM_CS1CDR_ssi3_clk_pred_SHIFT
DECL|CCM_CS1CDR_ssi3_clk_pred|macro|CCM_CS1CDR_ssi3_clk_pred
DECL|CCM_CS1CDR|macro|CCM_CS1CDR
DECL|CCM_CS2CDR_REG|macro|CCM_CS2CDR_REG
DECL|CCM_CS2CDR_ldb_di0_clk_sel_MASK|macro|CCM_CS2CDR_ldb_di0_clk_sel_MASK
DECL|CCM_CS2CDR_ldb_di0_clk_sel_SHIFT|macro|CCM_CS2CDR_ldb_di0_clk_sel_SHIFT
DECL|CCM_CS2CDR_ldb_di0_clk_sel|macro|CCM_CS2CDR_ldb_di0_clk_sel
DECL|CCM_CS2CDR_ldb_di1_clk_sel_MASK|macro|CCM_CS2CDR_ldb_di1_clk_sel_MASK
DECL|CCM_CS2CDR_ldb_di1_clk_sel_SHIFT|macro|CCM_CS2CDR_ldb_di1_clk_sel_SHIFT
DECL|CCM_CS2CDR_ldb_di1_clk_sel|macro|CCM_CS2CDR_ldb_di1_clk_sel
DECL|CCM_CS2CDR_qspi2_clk_podf_MASK|macro|CCM_CS2CDR_qspi2_clk_podf_MASK
DECL|CCM_CS2CDR_qspi2_clk_podf_SHIFT|macro|CCM_CS2CDR_qspi2_clk_podf_SHIFT
DECL|CCM_CS2CDR_qspi2_clk_podf|macro|CCM_CS2CDR_qspi2_clk_podf
DECL|CCM_CS2CDR_qspi2_clk_pred_MASK|macro|CCM_CS2CDR_qspi2_clk_pred_MASK
DECL|CCM_CS2CDR_qspi2_clk_pred_SHIFT|macro|CCM_CS2CDR_qspi2_clk_pred_SHIFT
DECL|CCM_CS2CDR_qspi2_clk_pred|macro|CCM_CS2CDR_qspi2_clk_pred
DECL|CCM_CS2CDR_qspi2_clk_sel_MASK|macro|CCM_CS2CDR_qspi2_clk_sel_MASK
DECL|CCM_CS2CDR_qspi2_clk_sel_SHIFT|macro|CCM_CS2CDR_qspi2_clk_sel_SHIFT
DECL|CCM_CS2CDR_qspi2_clk_sel|macro|CCM_CS2CDR_qspi2_clk_sel
DECL|CCM_CS2CDR_ssi2_clk_podf_MASK|macro|CCM_CS2CDR_ssi2_clk_podf_MASK
DECL|CCM_CS2CDR_ssi2_clk_podf_SHIFT|macro|CCM_CS2CDR_ssi2_clk_podf_SHIFT
DECL|CCM_CS2CDR_ssi2_clk_podf|macro|CCM_CS2CDR_ssi2_clk_podf
DECL|CCM_CS2CDR_ssi2_clk_pred_MASK|macro|CCM_CS2CDR_ssi2_clk_pred_MASK
DECL|CCM_CS2CDR_ssi2_clk_pred_SHIFT|macro|CCM_CS2CDR_ssi2_clk_pred_SHIFT
DECL|CCM_CS2CDR_ssi2_clk_pred|macro|CCM_CS2CDR_ssi2_clk_pred
DECL|CCM_CS2CDR|macro|CCM_CS2CDR
DECL|CCM_CSCDR1_REG|macro|CCM_CSCDR1_REG
DECL|CCM_CSCDR1_uart_clk_podf_MASK|macro|CCM_CSCDR1_uart_clk_podf_MASK
DECL|CCM_CSCDR1_uart_clk_podf_SHIFT|macro|CCM_CSCDR1_uart_clk_podf_SHIFT
DECL|CCM_CSCDR1_uart_clk_podf|macro|CCM_CSCDR1_uart_clk_podf
DECL|CCM_CSCDR1_uart_clk_sel_MASK|macro|CCM_CSCDR1_uart_clk_sel_MASK
DECL|CCM_CSCDR1_uart_clk_sel_SHIFT|macro|CCM_CSCDR1_uart_clk_sel_SHIFT
DECL|CCM_CSCDR1_usdhc1_podf_MASK|macro|CCM_CSCDR1_usdhc1_podf_MASK
DECL|CCM_CSCDR1_usdhc1_podf_SHIFT|macro|CCM_CSCDR1_usdhc1_podf_SHIFT
DECL|CCM_CSCDR1_usdhc1_podf|macro|CCM_CSCDR1_usdhc1_podf
DECL|CCM_CSCDR1_usdhc2_podf_MASK|macro|CCM_CSCDR1_usdhc2_podf_MASK
DECL|CCM_CSCDR1_usdhc2_podf_SHIFT|macro|CCM_CSCDR1_usdhc2_podf_SHIFT
DECL|CCM_CSCDR1_usdhc2_podf|macro|CCM_CSCDR1_usdhc2_podf
DECL|CCM_CSCDR1_usdhc3_podf_MASK|macro|CCM_CSCDR1_usdhc3_podf_MASK
DECL|CCM_CSCDR1_usdhc3_podf_SHIFT|macro|CCM_CSCDR1_usdhc3_podf_SHIFT
DECL|CCM_CSCDR1_usdhc3_podf|macro|CCM_CSCDR1_usdhc3_podf
DECL|CCM_CSCDR1_usdhc4_podf_MASK|macro|CCM_CSCDR1_usdhc4_podf_MASK
DECL|CCM_CSCDR1_usdhc4_podf_SHIFT|macro|CCM_CSCDR1_usdhc4_podf_SHIFT
DECL|CCM_CSCDR1_usdhc4_podf|macro|CCM_CSCDR1_usdhc4_podf
DECL|CCM_CSCDR1|macro|CCM_CSCDR1
DECL|CCM_CSCDR2_REG|macro|CCM_CSCDR2_REG
DECL|CCM_CSCDR2_ecspi_clk_podf_MASK|macro|CCM_CSCDR2_ecspi_clk_podf_MASK
DECL|CCM_CSCDR2_ecspi_clk_podf_SHIFT|macro|CCM_CSCDR2_ecspi_clk_podf_SHIFT
DECL|CCM_CSCDR2_ecspi_clk_podf|macro|CCM_CSCDR2_ecspi_clk_podf
DECL|CCM_CSCDR2_ecspi_clk_sel_MASK|macro|CCM_CSCDR2_ecspi_clk_sel_MASK
DECL|CCM_CSCDR2_ecspi_clk_sel_SHIFT|macro|CCM_CSCDR2_ecspi_clk_sel_SHIFT
DECL|CCM_CSCDR2_lcdif1_clk_sel_MASK|macro|CCM_CSCDR2_lcdif1_clk_sel_MASK
DECL|CCM_CSCDR2_lcdif1_clk_sel_SHIFT|macro|CCM_CSCDR2_lcdif1_clk_sel_SHIFT
DECL|CCM_CSCDR2_lcdif1_clk_sel|macro|CCM_CSCDR2_lcdif1_clk_sel
DECL|CCM_CSCDR2_lcdif1_pre_clk_sel_MASK|macro|CCM_CSCDR2_lcdif1_pre_clk_sel_MASK
DECL|CCM_CSCDR2_lcdif1_pre_clk_sel_SHIFT|macro|CCM_CSCDR2_lcdif1_pre_clk_sel_SHIFT
DECL|CCM_CSCDR2_lcdif1_pre_clk_sel|macro|CCM_CSCDR2_lcdif1_pre_clk_sel
DECL|CCM_CSCDR2_lcdif1_pred_MASK|macro|CCM_CSCDR2_lcdif1_pred_MASK
DECL|CCM_CSCDR2_lcdif1_pred_SHIFT|macro|CCM_CSCDR2_lcdif1_pred_SHIFT
DECL|CCM_CSCDR2_lcdif1_pred|macro|CCM_CSCDR2_lcdif1_pred
DECL|CCM_CSCDR2_lcdif2_clk_sel_MASK|macro|CCM_CSCDR2_lcdif2_clk_sel_MASK
DECL|CCM_CSCDR2_lcdif2_clk_sel_SHIFT|macro|CCM_CSCDR2_lcdif2_clk_sel_SHIFT
DECL|CCM_CSCDR2_lcdif2_clk_sel|macro|CCM_CSCDR2_lcdif2_clk_sel
DECL|CCM_CSCDR2_lcdif2_pre_clk_sel_MASK|macro|CCM_CSCDR2_lcdif2_pre_clk_sel_MASK
DECL|CCM_CSCDR2_lcdif2_pre_clk_sel_SHIFT|macro|CCM_CSCDR2_lcdif2_pre_clk_sel_SHIFT
DECL|CCM_CSCDR2_lcdif2_pre_clk_sel|macro|CCM_CSCDR2_lcdif2_pre_clk_sel
DECL|CCM_CSCDR2_lcdif2_pred_MASK|macro|CCM_CSCDR2_lcdif2_pred_MASK
DECL|CCM_CSCDR2_lcdif2_pred_SHIFT|macro|CCM_CSCDR2_lcdif2_pred_SHIFT
DECL|CCM_CSCDR2_lcdif2_pred|macro|CCM_CSCDR2_lcdif2_pred
DECL|CCM_CSCDR2|macro|CCM_CSCDR2
DECL|CCM_CSCDR3_REG|macro|CCM_CSCDR3_REG
DECL|CCM_CSCDR3_csi_clk_sel_MASK|macro|CCM_CSCDR3_csi_clk_sel_MASK
DECL|CCM_CSCDR3_csi_clk_sel_SHIFT|macro|CCM_CSCDR3_csi_clk_sel_SHIFT
DECL|CCM_CSCDR3_csi_clk_sel|macro|CCM_CSCDR3_csi_clk_sel
DECL|CCM_CSCDR3_csi_podf_MASK|macro|CCM_CSCDR3_csi_podf_MASK
DECL|CCM_CSCDR3_csi_podf_SHIFT|macro|CCM_CSCDR3_csi_podf_SHIFT
DECL|CCM_CSCDR3_csi_podf|macro|CCM_CSCDR3_csi_podf
DECL|CCM_CSCDR3_display_clk_sel_MASK|macro|CCM_CSCDR3_display_clk_sel_MASK
DECL|CCM_CSCDR3_display_clk_sel_SHIFT|macro|CCM_CSCDR3_display_clk_sel_SHIFT
DECL|CCM_CSCDR3_display_clk_sel|macro|CCM_CSCDR3_display_clk_sel
DECL|CCM_CSCDR3_display_podf_MASK|macro|CCM_CSCDR3_display_podf_MASK
DECL|CCM_CSCDR3_display_podf_SHIFT|macro|CCM_CSCDR3_display_podf_SHIFT
DECL|CCM_CSCDR3_display_podf|macro|CCM_CSCDR3_display_podf
DECL|CCM_CSCDR3|macro|CCM_CSCDR3
DECL|CCM_CSCMR1_REG|macro|CCM_CSCMR1_REG
DECL|CCM_CSCMR1_aclk_eim_slow_podf_MASK|macro|CCM_CSCMR1_aclk_eim_slow_podf_MASK
DECL|CCM_CSCMR1_aclk_eim_slow_podf_SHIFT|macro|CCM_CSCMR1_aclk_eim_slow_podf_SHIFT
DECL|CCM_CSCMR1_aclk_eim_slow_podf|macro|CCM_CSCMR1_aclk_eim_slow_podf
DECL|CCM_CSCMR1_aclk_eim_slow_sel_MASK|macro|CCM_CSCMR1_aclk_eim_slow_sel_MASK
DECL|CCM_CSCMR1_aclk_eim_slow_sel_SHIFT|macro|CCM_CSCMR1_aclk_eim_slow_sel_SHIFT
DECL|CCM_CSCMR1_aclk_eim_slow_sel|macro|CCM_CSCMR1_aclk_eim_slow_sel
DECL|CCM_CSCMR1_lcdif2_podf_MASK|macro|CCM_CSCMR1_lcdif2_podf_MASK
DECL|CCM_CSCMR1_lcdif2_podf_SHIFT|macro|CCM_CSCMR1_lcdif2_podf_SHIFT
DECL|CCM_CSCMR1_lcdif2_podf|macro|CCM_CSCMR1_lcdif2_podf
DECL|CCM_CSCMR1_perclk_clk_sel_MASK|macro|CCM_CSCMR1_perclk_clk_sel_MASK
DECL|CCM_CSCMR1_perclk_clk_sel_SHIFT|macro|CCM_CSCMR1_perclk_clk_sel_SHIFT
DECL|CCM_CSCMR1_perclk_podf_MASK|macro|CCM_CSCMR1_perclk_podf_MASK
DECL|CCM_CSCMR1_perclk_podf_SHIFT|macro|CCM_CSCMR1_perclk_podf_SHIFT
DECL|CCM_CSCMR1_perclk_podf|macro|CCM_CSCMR1_perclk_podf
DECL|CCM_CSCMR1_qspi1_podf_MASK|macro|CCM_CSCMR1_qspi1_podf_MASK
DECL|CCM_CSCMR1_qspi1_podf_SHIFT|macro|CCM_CSCMR1_qspi1_podf_SHIFT
DECL|CCM_CSCMR1_qspi1_podf|macro|CCM_CSCMR1_qspi1_podf
DECL|CCM_CSCMR1_qspi1_sel_MASK|macro|CCM_CSCMR1_qspi1_sel_MASK
DECL|CCM_CSCMR1_qspi1_sel_SHIFT|macro|CCM_CSCMR1_qspi1_sel_SHIFT
DECL|CCM_CSCMR1_qspi1_sel|macro|CCM_CSCMR1_qspi1_sel
DECL|CCM_CSCMR1_ssi1_clk_sel_MASK|macro|CCM_CSCMR1_ssi1_clk_sel_MASK
DECL|CCM_CSCMR1_ssi1_clk_sel_SHIFT|macro|CCM_CSCMR1_ssi1_clk_sel_SHIFT
DECL|CCM_CSCMR1_ssi1_clk_sel|macro|CCM_CSCMR1_ssi1_clk_sel
DECL|CCM_CSCMR1_ssi2_clk_sel_MASK|macro|CCM_CSCMR1_ssi2_clk_sel_MASK
DECL|CCM_CSCMR1_ssi2_clk_sel_SHIFT|macro|CCM_CSCMR1_ssi2_clk_sel_SHIFT
DECL|CCM_CSCMR1_ssi2_clk_sel|macro|CCM_CSCMR1_ssi2_clk_sel
DECL|CCM_CSCMR1_ssi3_clk_sel_MASK|macro|CCM_CSCMR1_ssi3_clk_sel_MASK
DECL|CCM_CSCMR1_ssi3_clk_sel_SHIFT|macro|CCM_CSCMR1_ssi3_clk_sel_SHIFT
DECL|CCM_CSCMR1_ssi3_clk_sel|macro|CCM_CSCMR1_ssi3_clk_sel
DECL|CCM_CSCMR1_usdhc1_clk_sel_MASK|macro|CCM_CSCMR1_usdhc1_clk_sel_MASK
DECL|CCM_CSCMR1_usdhc1_clk_sel_SHIFT|macro|CCM_CSCMR1_usdhc1_clk_sel_SHIFT
DECL|CCM_CSCMR1_usdhc2_clk_sel_MASK|macro|CCM_CSCMR1_usdhc2_clk_sel_MASK
DECL|CCM_CSCMR1_usdhc2_clk_sel_SHIFT|macro|CCM_CSCMR1_usdhc2_clk_sel_SHIFT
DECL|CCM_CSCMR1_usdhc3_clk_sel_MASK|macro|CCM_CSCMR1_usdhc3_clk_sel_MASK
DECL|CCM_CSCMR1_usdhc3_clk_sel_SHIFT|macro|CCM_CSCMR1_usdhc3_clk_sel_SHIFT
DECL|CCM_CSCMR1_usdhc4_clk_sel_MASK|macro|CCM_CSCMR1_usdhc4_clk_sel_MASK
DECL|CCM_CSCMR1_usdhc4_clk_sel_SHIFT|macro|CCM_CSCMR1_usdhc4_clk_sel_SHIFT
DECL|CCM_CSCMR1|macro|CCM_CSCMR1
DECL|CCM_CSCMR2_REG|macro|CCM_CSCMR2_REG
DECL|CCM_CSCMR2_can_clk_podf_MASK|macro|CCM_CSCMR2_can_clk_podf_MASK
DECL|CCM_CSCMR2_can_clk_podf_SHIFT|macro|CCM_CSCMR2_can_clk_podf_SHIFT
DECL|CCM_CSCMR2_can_clk_podf|macro|CCM_CSCMR2_can_clk_podf
DECL|CCM_CSCMR2_can_clk_sel_MASK|macro|CCM_CSCMR2_can_clk_sel_MASK
DECL|CCM_CSCMR2_can_clk_sel_SHIFT|macro|CCM_CSCMR2_can_clk_sel_SHIFT
DECL|CCM_CSCMR2_can_clk_sel|macro|CCM_CSCMR2_can_clk_sel
DECL|CCM_CSCMR2_esai_clk_sel_MASK|macro|CCM_CSCMR2_esai_clk_sel_MASK
DECL|CCM_CSCMR2_esai_clk_sel_SHIFT|macro|CCM_CSCMR2_esai_clk_sel_SHIFT
DECL|CCM_CSCMR2_esai_clk_sel|macro|CCM_CSCMR2_esai_clk_sel
DECL|CCM_CSCMR2_ldb_di0_div_MASK|macro|CCM_CSCMR2_ldb_di0_div_MASK
DECL|CCM_CSCMR2_ldb_di0_div_SHIFT|macro|CCM_CSCMR2_ldb_di0_div_SHIFT
DECL|CCM_CSCMR2_ldb_di1_div_MASK|macro|CCM_CSCMR2_ldb_di1_div_MASK
DECL|CCM_CSCMR2_ldb_di1_div_SHIFT|macro|CCM_CSCMR2_ldb_di1_div_SHIFT
DECL|CCM_CSCMR2_vid_clk_podf_MASK|macro|CCM_CSCMR2_vid_clk_podf_MASK
DECL|CCM_CSCMR2_vid_clk_podf_SHIFT|macro|CCM_CSCMR2_vid_clk_podf_SHIFT
DECL|CCM_CSCMR2_vid_clk_podf|macro|CCM_CSCMR2_vid_clk_podf
DECL|CCM_CSCMR2_vid_clk_pre_podf_MASK|macro|CCM_CSCMR2_vid_clk_pre_podf_MASK
DECL|CCM_CSCMR2_vid_clk_pre_podf_SHIFT|macro|CCM_CSCMR2_vid_clk_pre_podf_SHIFT
DECL|CCM_CSCMR2_vid_clk_pre_podf|macro|CCM_CSCMR2_vid_clk_pre_podf
DECL|CCM_CSCMR2_vid_clk_sel_MASK|macro|CCM_CSCMR2_vid_clk_sel_MASK
DECL|CCM_CSCMR2_vid_clk_sel_SHIFT|macro|CCM_CSCMR2_vid_clk_sel_SHIFT
DECL|CCM_CSCMR2_vid_clk_sel|macro|CCM_CSCMR2_vid_clk_sel
DECL|CCM_CSCMR2|macro|CCM_CSCMR2
DECL|CCM_CSR_REF_EN_B_MASK|macro|CCM_CSR_REF_EN_B_MASK
DECL|CCM_CSR_REF_EN_B_SHIFT|macro|CCM_CSR_REF_EN_B_SHIFT
DECL|CCM_CSR_REG|macro|CCM_CSR_REG
DECL|CCM_CSR_cosc_ready_MASK|macro|CCM_CSR_cosc_ready_MASK
DECL|CCM_CSR_cosc_ready_SHIFT|macro|CCM_CSR_cosc_ready_SHIFT
DECL|CCM_CSR|macro|CCM_CSR
DECL|CCM_CWDR_REG|macro|CCM_CWDR_REG
DECL|CCM_CWDR|macro|CCM_CWDR
DECL|CCM_MemMapPtr|typedef|} CCM_Type, *CCM_MemMapPtr;
DECL|CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT|member|__IO uint32_t CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT; /**< Select Input Register, offset: 0x69C */
DECL|CCM_Type|typedef|} CCM_Type, *CCM_MemMapPtr;
DECL|CCM|macro|CCM
DECL|CCOSR|member|__IO uint32_t CCOSR; /**< CCM Clock Output Source Register, offset: 0x60 */
DECL|CCPRI|member|__I uint32_t CCPRI; /**< Current Channel Priority,offset: 0x6 */
DECL|CCPRI|member|} CCPRI;
DECL|CCPTR|member|__I uint32_t CCPTR; /**< Current Channel Pointer,offset: 0x2 */
DECL|CCPTR|member|} CCPTR;
DECL|CCR|member|__I uint32_t CCR; /**< Current Channel Register,offset: 0x3 */
DECL|CCR|member|__IO uint32_t CCR; /**< CCM Control Register, offset: 0x0 */
DECL|CCR|member|} CCR;
DECL|CCSR|member|__IO uint32_t CCSR; /**< CCM Clock Switcher Register, offset: 0xC */
DECL|CDCDR|member|__IO uint32_t CDCDR; /**< CCM D1 Clock Divider Register, offset: 0x30 */
DECL|CDHIPR|member|__I uint32_t CDHIPR; /**< CCM Divider Handshake In-Process Register, offset: 0x48 */
DECL|CFA|member|__IO uint32_t CFA; /**< Color Filter Array Register., offset: 0x280 */
DECL|CFC1|member|__IO uint32_t CFC1; /**< 2D Comb Filter Control 1, offset: 0x0 */
DECL|CFG0|member|__IO uint32_t CFG0; /**< Value of OTP Bank0 Word1 (Configuration and Manufacturing Info.), offset: 0x410 */
DECL|CFG1|member|__IO uint32_t CFG1; /**< Value of OTP Bank0 Word2 (Configuration and Manufacturing Info.), offset: 0x420 */
DECL|CFG2|member|__IO uint32_t CFG2; /**< Value of OTP Bank0 Word3 (Configuration and Manufacturing Info.), offset: 0x430 */
DECL|CFG3|member|__IO uint32_t CFG3; /**< Value of OTP Bank0 Word4 (Configuration and Manufacturing Info.), offset: 0x440 */
DECL|CFG4|member|__IO uint32_t CFG4; /**< Value of OTP Bank0 Word5 (Configuration and Manufacturing Info.), offset: 0x450 */
DECL|CFG5|member|__IO uint32_t CFG5; /**< Value of OTP Bank0 Word6 (Configuration and Manufacturing Info.), offset: 0x460 */
DECL|CFG6|member|__IO uint32_t CFG6; /**< Value of OTP Bank0 Word7 (Configuration and Manufacturing Info.), offset: 0x470 */
DECL|CFG|member|__IO uint32_t CFG; /**< Configuration register, offset: 0x14 */
DECL|CGPR|member|__IO uint32_t CGPR; /**< CCM General Purpose Register, offset: 0x64 */
DECL|CH0_ADDR0_CLR|member|__IO uint32_t CH0_ADDR0_CLR; /**< Channel 0 Command 0 Address Register., offset: 0x88 */
DECL|CH0_ADDR0_SET|member|__IO uint32_t CH0_ADDR0_SET; /**< Channel 0 Command 0 Address Register., offset: 0x84 */
DECL|CH0_ADDR0_TOG|member|__IO uint32_t CH0_ADDR0_TOG; /**< Channel 0 Command 0 Address Register., offset: 0x8C */
DECL|CH0_ADDR0|member|__IO uint32_t CH0_ADDR0; /**< Channel 0 Command 0 Address Register., offset: 0x80 */
DECL|CH0_ADDR1_CLR|member|__IO uint32_t CH0_ADDR1_CLR; /**< Channel 0 Command 1 Address Register., offset: 0xA8 */
DECL|CH0_ADDR1_SET|member|__IO uint32_t CH0_ADDR1_SET; /**< Channel 0 Command 1 Address Register., offset: 0xA4 */
DECL|CH0_ADDR1_TOG|member|__IO uint32_t CH0_ADDR1_TOG; /**< Channel 0 Command 1 Address Register., offset: 0xAC */
DECL|CH0_ADDR1|member|__IO uint32_t CH0_ADDR1; /**< Channel 0 Command 1 Address Register., offset: 0xA0 */
DECL|CH0_ADDR2_CLR|member|__IO uint32_t CH0_ADDR2_CLR; /**< Channel 0 Command 2 Address Register., offset: 0xC8 */
DECL|CH0_ADDR2_SET|member|__IO uint32_t CH0_ADDR2_SET; /**< Channel 0 Command 2 Address Register., offset: 0xC4 */
DECL|CH0_ADDR2_TOG|member|__IO uint32_t CH0_ADDR2_TOG; /**< Channel 0 Command 2 Address Register., offset: 0xCC */
DECL|CH0_ADDR2|member|__IO uint32_t CH0_ADDR2; /**< Channel 0 Command 2 Address Register., offset: 0xC0 */
DECL|CH0_ADDR3_CLR|member|__IO uint32_t CH0_ADDR3_CLR; /**< Channel 0 Command 3 Address Register., offset: 0xE8 */
DECL|CH0_ADDR3_SET|member|__IO uint32_t CH0_ADDR3_SET; /**< Channel 0 Command 3 Address Register., offset: 0xE4 */
DECL|CH0_ADDR3_TOG|member|__IO uint32_t CH0_ADDR3_TOG; /**< Channel 0 Command 3 Address Register., offset: 0xEC */
DECL|CH0_ADDR3|member|__IO uint32_t CH0_ADDR3; /**< Channel 0 Command 3 Address Register., offset: 0xE0 */
DECL|CH0_CTRL_CLR|member|__IO uint32_t CH0_CTRL_CLR; /**< Control Command Channel 0 Register, offset: 0x78 */
DECL|CH0_CTRL_SET|member|__IO uint32_t CH0_CTRL_SET; /**< Control Command Channel 0 Register, offset: 0x74 */
DECL|CH0_CTRL_TOG|member|__IO uint32_t CH0_CTRL_TOG; /**< Control Command Channel 0 Register, offset: 0x7C */
DECL|CH0_CTRL|member|__IO uint32_t CH0_CTRL; /**< Control Command Channel 0 Register, offset: 0x70 */
DECL|CH0_DATA0|member|__IO uint32_t CH0_DATA0; /**< Channel 0 Command 0 Data Register, offset: 0x90 */
DECL|CH0_DATA1|member|__IO uint32_t CH0_DATA1; /**< Channel 0 Command 1 Data Register, offset: 0xB0 */
DECL|CH0_DATA2|member|__IO uint32_t CH0_DATA2; /**< Channel 0 Command 2 Data Register, offset: 0xD0 */
DECL|CH0_DATA3|member|__IO uint32_t CH0_DATA3; /**< Channel 0 Command 3 Data Register, offset: 0xF0 */
DECL|CH1_ADDR0_CLR|member|__IO uint32_t CH1_ADDR0_CLR; /**< Channel 0 Command 0 Address Register., offset: 0x118 */
DECL|CH1_ADDR0_SET|member|__IO uint32_t CH1_ADDR0_SET; /**< Channel 0 Command 0 Address Register., offset: 0x114 */
DECL|CH1_ADDR0_TOG|member|__IO uint32_t CH1_ADDR0_TOG; /**< Channel 0 Command 0 Address Register., offset: 0x11C */
DECL|CH1_ADDR0|member|__IO uint32_t CH1_ADDR0; /**< Channel 0 Command 0 Address Register., offset: 0x110 */
DECL|CH1_ADDR1_CLR|member|__IO uint32_t CH1_ADDR1_CLR; /**< Channel 0 Command 1 Address Register., offset: 0x138 */
DECL|CH1_ADDR1_SET|member|__IO uint32_t CH1_ADDR1_SET; /**< Channel 0 Command 1 Address Register., offset: 0x134 */
DECL|CH1_ADDR1_TOG|member|__IO uint32_t CH1_ADDR1_TOG; /**< Channel 0 Command 1 Address Register., offset: 0x13C */
DECL|CH1_ADDR1|member|__IO uint32_t CH1_ADDR1; /**< Channel 0 Command 1 Address Register., offset: 0x130 */
DECL|CH1_ADDR2_CLR|member|__IO uint32_t CH1_ADDR2_CLR; /**< Channel 0 Command 2 Address Register., offset: 0x158 */
DECL|CH1_ADDR2_SET|member|__IO uint32_t CH1_ADDR2_SET; /**< Channel 0 Command 2 Address Register., offset: 0x154 */
DECL|CH1_ADDR2_TOG|member|__IO uint32_t CH1_ADDR2_TOG; /**< Channel 0 Command 2 Address Register., offset: 0x15C */
DECL|CH1_ADDR2|member|__IO uint32_t CH1_ADDR2; /**< Channel 0 Command 2 Address Register., offset: 0x150 */
DECL|CH1_ADDR3_CLR|member|__IO uint32_t CH1_ADDR3_CLR; /**< Channel 0 Command 3 Address Register., offset: 0x178 */
DECL|CH1_ADDR3_SET|member|__IO uint32_t CH1_ADDR3_SET; /**< Channel 0 Command 3 Address Register., offset: 0x174 */
DECL|CH1_ADDR3_TOG|member|__IO uint32_t CH1_ADDR3_TOG; /**< Channel 0 Command 3 Address Register., offset: 0x17C */
DECL|CH1_ADDR3|member|__IO uint32_t CH1_ADDR3; /**< Channel 0 Command 3 Address Register., offset: 0x170 */
DECL|CH1_CTRL_CLR|member|__IO uint32_t CH1_CTRL_CLR; /**< Control Command Channel 0 Register, offset: 0x108 */
DECL|CH1_CTRL_SET|member|__IO uint32_t CH1_CTRL_SET; /**< Control Command Channel 0 Register, offset: 0x104 */
DECL|CH1_CTRL_TOG|member|__IO uint32_t CH1_CTRL_TOG; /**< Control Command Channel 0 Register, offset: 0x10C */
DECL|CH1_CTRL|member|__IO uint32_t CH1_CTRL; /**< Control Command Channel 0 Register, offset: 0x100 */
DECL|CH1_DATA0|member|__IO uint32_t CH1_DATA0; /**< Channel 0 Command 0 Data Register, offset: 0x120 */
DECL|CH1_DATA1|member|__IO uint32_t CH1_DATA1; /**< Channel 0 Command 1 Data Register, offset: 0x140 */
DECL|CH1_DATA2|member|__IO uint32_t CH1_DATA2; /**< Channel 0 Command 2 Data Register, offset: 0x160 */
DECL|CH1_DATA3|member|__IO uint32_t CH1_DATA3; /**< Channel 0 Command 3 Data Register, offset: 0x180 */
DECL|CH2_ADDR0_CLR|member|__IO uint32_t CH2_ADDR0_CLR; /**< Channel 0 Command 0 Address Register., offset: 0x1A8 */
DECL|CH2_ADDR0_SET|member|__IO uint32_t CH2_ADDR0_SET; /**< Channel 0 Command 0 Address Register., offset: 0x1A4 */
DECL|CH2_ADDR0_TOG|member|__IO uint32_t CH2_ADDR0_TOG; /**< Channel 0 Command 0 Address Register., offset: 0x1AC */
DECL|CH2_ADDR0|member|__IO uint32_t CH2_ADDR0; /**< Channel 0 Command 0 Address Register., offset: 0x1A0 */
DECL|CH2_ADDR1_CLR|member|__IO uint32_t CH2_ADDR1_CLR; /**< Channel 0 Command 1 Address Register., offset: 0x1C8 */
DECL|CH2_ADDR1_SET|member|__IO uint32_t CH2_ADDR1_SET; /**< Channel 0 Command 1 Address Register., offset: 0x1C4 */
DECL|CH2_ADDR1_TOG|member|__IO uint32_t CH2_ADDR1_TOG; /**< Channel 0 Command 1 Address Register., offset: 0x1CC */
DECL|CH2_ADDR1|member|__IO uint32_t CH2_ADDR1; /**< Channel 0 Command 1 Address Register., offset: 0x1C0 */
DECL|CH2_ADDR2_CLR|member|__IO uint32_t CH2_ADDR2_CLR; /**< Channel 0 Command 2 Address Register., offset: 0x1E8 */
DECL|CH2_ADDR2_SET|member|__IO uint32_t CH2_ADDR2_SET; /**< Channel 0 Command 2 Address Register., offset: 0x1E4 */
DECL|CH2_ADDR2_TOG|member|__IO uint32_t CH2_ADDR2_TOG; /**< Channel 0 Command 2 Address Register., offset: 0x1EC */
DECL|CH2_ADDR2|member|__IO uint32_t CH2_ADDR2; /**< Channel 0 Command 2 Address Register., offset: 0x1E0 */
DECL|CH2_ADDR3_CLR|member|__IO uint32_t CH2_ADDR3_CLR; /**< Channel 0 Command 3 Address Register., offset: 0x208 */
DECL|CH2_ADDR3_SET|member|__IO uint32_t CH2_ADDR3_SET; /**< Channel 0 Command 3 Address Register., offset: 0x204 */
DECL|CH2_ADDR3_TOG|member|__IO uint32_t CH2_ADDR3_TOG; /**< Channel 0 Command 3 Address Register., offset: 0x20C */
DECL|CH2_ADDR3|member|__IO uint32_t CH2_ADDR3; /**< Channel 0 Command 3 Address Register., offset: 0x200 */
DECL|CH2_CTRL_CLR|member|__IO uint32_t CH2_CTRL_CLR; /**< Control Command Channel 0 Register, offset: 0x198 */
DECL|CH2_CTRL_SET|member|__IO uint32_t CH2_CTRL_SET; /**< Control Command Channel 0 Register, offset: 0x194 */
DECL|CH2_CTRL_TOG|member|__IO uint32_t CH2_CTRL_TOG; /**< Control Command Channel 0 Register, offset: 0x19C */
DECL|CH2_CTRL|member|__IO uint32_t CH2_CTRL; /**< Control Command Channel 0 Register, offset: 0x190 */
DECL|CH2_DATA0|member|__IO uint32_t CH2_DATA0; /**< Channel 0 Command 0 Data Register, offset: 0x1B0 */
DECL|CH2_DATA1|member|__IO uint32_t CH2_DATA1; /**< Channel 0 Command 1 Data Register, offset: 0x1D0 */
DECL|CH2_DATA2|member|__IO uint32_t CH2_DATA2; /**< Channel 0 Command 2 Data Register, offset: 0x1F0 */
DECL|CH2_DATA3|member|__IO uint32_t CH2_DATA3; /**< Channel 0 Command 3 Data Register, offset: 0x210 */
DECL|CH3_ADDR0_CLR|member|__IO uint32_t CH3_ADDR0_CLR; /**< Channel 0 Command 0 Address Register., offset: 0x238 */
DECL|CH3_ADDR0_SET|member|__IO uint32_t CH3_ADDR0_SET; /**< Channel 0 Command 0 Address Register., offset: 0x234 */
DECL|CH3_ADDR0_TOG|member|__IO uint32_t CH3_ADDR0_TOG; /**< Channel 0 Command 0 Address Register., offset: 0x23C */
DECL|CH3_ADDR0|member|__IO uint32_t CH3_ADDR0; /**< Channel 0 Command 0 Address Register., offset: 0x230 */
DECL|CH3_ADDR1_CLR|member|__IO uint32_t CH3_ADDR1_CLR; /**< Channel 0 Command 1 Address Register., offset: 0x258 */
DECL|CH3_ADDR1_SET|member|__IO uint32_t CH3_ADDR1_SET; /**< Channel 0 Command 1 Address Register., offset: 0x254 */
DECL|CH3_ADDR1_TOG|member|__IO uint32_t CH3_ADDR1_TOG; /**< Channel 0 Command 1 Address Register., offset: 0x25C */
DECL|CH3_ADDR1|member|__IO uint32_t CH3_ADDR1; /**< Channel 0 Command 1 Address Register., offset: 0x250 */
DECL|CH3_ADDR2_CLR|member|__IO uint32_t CH3_ADDR2_CLR; /**< Channel 0 Command 2 Address Register., offset: 0x278 */
DECL|CH3_ADDR2_SET|member|__IO uint32_t CH3_ADDR2_SET; /**< Channel 0 Command 2 Address Register., offset: 0x274 */
DECL|CH3_ADDR2_TOG|member|__IO uint32_t CH3_ADDR2_TOG; /**< Channel 0 Command 2 Address Register., offset: 0x27C */
DECL|CH3_ADDR2|member|__IO uint32_t CH3_ADDR2; /**< Channel 0 Command 2 Address Register., offset: 0x270 */
DECL|CH3_ADDR3_CLR|member|__IO uint32_t CH3_ADDR3_CLR; /**< Channel 0 Command 3 Address Register., offset: 0x298 */
DECL|CH3_ADDR3_SET|member|__IO uint32_t CH3_ADDR3_SET; /**< Channel 0 Command 3 Address Register., offset: 0x294 */
DECL|CH3_ADDR3_TOG|member|__IO uint32_t CH3_ADDR3_TOG; /**< Channel 0 Command 3 Address Register., offset: 0x29C */
DECL|CH3_ADDR3|member|__IO uint32_t CH3_ADDR3; /**< Channel 0 Command 3 Address Register., offset: 0x290 */
DECL|CH3_CTRL_CLR|member|__IO uint32_t CH3_CTRL_CLR; /**< Control Command Channel 0 Register, offset: 0x228 */
DECL|CH3_CTRL_SET|member|__IO uint32_t CH3_CTRL_SET; /**< Control Command Channel 0 Register, offset: 0x224 */
DECL|CH3_CTRL_TOG|member|__IO uint32_t CH3_CTRL_TOG; /**< Control Command Channel 0 Register, offset: 0x22C */
DECL|CH3_CTRL|member|__IO uint32_t CH3_CTRL; /**< Control Command Channel 0 Register, offset: 0x220 */
DECL|CH3_DATA0|member|__IO uint32_t CH3_DATA0; /**< Channel 0 Command 0 Data Register, offset: 0x240 */
DECL|CH3_DATA1|member|__IO uint32_t CH3_DATA1; /**< Channel 0 Command 1 Data Register, offset: 0x260 */
DECL|CH3_DATA2|member|__IO uint32_t CH3_DATA2; /**< Channel 0 Command 2 Data Register, offset: 0x280 */
DECL|CH3_DATA3|member|__IO uint32_t CH3_DATA3; /**< Channel 0 Command 3 Data Register, offset: 0x2A0 */
DECL|CH4_ADDR0_CLR|member|__IO uint32_t CH4_ADDR0_CLR; /**< Channel 0 Command 0 Address Register., offset: 0x2C8 */
DECL|CH4_ADDR0_SET|member|__IO uint32_t CH4_ADDR0_SET; /**< Channel 0 Command 0 Address Register., offset: 0x2C4 */
DECL|CH4_ADDR0_TOG|member|__IO uint32_t CH4_ADDR0_TOG; /**< Channel 0 Command 0 Address Register., offset: 0x2CC */
DECL|CH4_ADDR0|member|__IO uint32_t CH4_ADDR0; /**< Channel 0 Command 0 Address Register., offset: 0x2C0 */
DECL|CH4_ADDR1_CLR|member|__IO uint32_t CH4_ADDR1_CLR; /**< Channel 0 Command 1 Address Register., offset: 0x2E8 */
DECL|CH4_ADDR1_SET|member|__IO uint32_t CH4_ADDR1_SET; /**< Channel 0 Command 1 Address Register., offset: 0x2E4 */
DECL|CH4_ADDR1_TOG|member|__IO uint32_t CH4_ADDR1_TOG; /**< Channel 0 Command 1 Address Register., offset: 0x2EC */
DECL|CH4_ADDR1|member|__IO uint32_t CH4_ADDR1; /**< Channel 0 Command 1 Address Register., offset: 0x2E0 */
DECL|CH4_ADDR2_CLR|member|__IO uint32_t CH4_ADDR2_CLR; /**< Channel 0 Command 2 Address Register., offset: 0x308 */
DECL|CH4_ADDR2_SET|member|__IO uint32_t CH4_ADDR2_SET; /**< Channel 0 Command 2 Address Register., offset: 0x304 */
DECL|CH4_ADDR2_TOG|member|__IO uint32_t CH4_ADDR2_TOG; /**< Channel 0 Command 2 Address Register., offset: 0x30C */
DECL|CH4_ADDR2|member|__IO uint32_t CH4_ADDR2; /**< Channel 0 Command 2 Address Register., offset: 0x300 */
DECL|CH4_ADDR3_CLR|member|__IO uint32_t CH4_ADDR3_CLR; /**< Channel 0 Command 3 Address Register., offset: 0x328 */
DECL|CH4_ADDR3_SET|member|__IO uint32_t CH4_ADDR3_SET; /**< Channel 0 Command 3 Address Register., offset: 0x324 */
DECL|CH4_ADDR3_TOG|member|__IO uint32_t CH4_ADDR3_TOG; /**< Channel 0 Command 3 Address Register., offset: 0x32C */
DECL|CH4_ADDR3|member|__IO uint32_t CH4_ADDR3; /**< Channel 0 Command 3 Address Register., offset: 0x320 */
DECL|CH4_CTRL_CLR|member|__IO uint32_t CH4_CTRL_CLR; /**< Control Command Channel 0 Register, offset: 0x2B8 */
DECL|CH4_CTRL_SET|member|__IO uint32_t CH4_CTRL_SET; /**< Control Command Channel 0 Register, offset: 0x2B4 */
DECL|CH4_CTRL_TOG|member|__IO uint32_t CH4_CTRL_TOG; /**< Control Command Channel 0 Register, offset: 0x2BC */
DECL|CH4_CTRL|member|__IO uint32_t CH4_CTRL; /**< Control Command Channel 0 Register, offset: 0x2B0 */
DECL|CH4_DATA0|member|__IO uint32_t CH4_DATA0; /**< Channel 0 Command 0 Data Register, offset: 0x2D0 */
DECL|CH4_DATA1|member|__IO uint32_t CH4_DATA1; /**< Channel 0 Command 1 Data Register, offset: 0x2F0 */
DECL|CH4_DATA2|member|__IO uint32_t CH4_DATA2; /**< Channel 0 Command 2 Data Register, offset: 0x310 */
DECL|CH4_DATA3|member|__IO uint32_t CH4_DATA3; /**< Channel 0 Command 3 Data Register, offset: 0x330 */
DECL|CH5_ADDR0_CLR|member|__IO uint32_t CH5_ADDR0_CLR; /**< Channel 0 Command 0 Address Register., offset: 0x358 */
DECL|CH5_ADDR0_SET|member|__IO uint32_t CH5_ADDR0_SET; /**< Channel 0 Command 0 Address Register., offset: 0x354 */
DECL|CH5_ADDR0_TOG|member|__IO uint32_t CH5_ADDR0_TOG; /**< Channel 0 Command 0 Address Register., offset: 0x35C */
DECL|CH5_ADDR0|member|__IO uint32_t CH5_ADDR0; /**< Channel 0 Command 0 Address Register., offset: 0x350 */
DECL|CH5_ADDR1_CLR|member|__IO uint32_t CH5_ADDR1_CLR; /**< Channel 0 Command 1 Address Register., offset: 0x378 */
DECL|CH5_ADDR1_SET|member|__IO uint32_t CH5_ADDR1_SET; /**< Channel 0 Command 1 Address Register., offset: 0x374 */
DECL|CH5_ADDR1_TOG|member|__IO uint32_t CH5_ADDR1_TOG; /**< Channel 0 Command 1 Address Register., offset: 0x37C */
DECL|CH5_ADDR1|member|__IO uint32_t CH5_ADDR1; /**< Channel 0 Command 1 Address Register., offset: 0x370 */
DECL|CH5_ADDR2_CLR|member|__IO uint32_t CH5_ADDR2_CLR; /**< Channel 0 Command 2 Address Register., offset: 0x398 */
DECL|CH5_ADDR2_SET|member|__IO uint32_t CH5_ADDR2_SET; /**< Channel 0 Command 2 Address Register., offset: 0x394 */
DECL|CH5_ADDR2_TOG|member|__IO uint32_t CH5_ADDR2_TOG; /**< Channel 0 Command 2 Address Register., offset: 0x39C */
DECL|CH5_ADDR2|member|__IO uint32_t CH5_ADDR2; /**< Channel 0 Command 2 Address Register., offset: 0x390 */
DECL|CH5_ADDR3_CLR|member|__IO uint32_t CH5_ADDR3_CLR; /**< Channel 0 Command 3 Address Register., offset: 0x3B8 */
DECL|CH5_ADDR3_SET|member|__IO uint32_t CH5_ADDR3_SET; /**< Channel 0 Command 3 Address Register., offset: 0x3B4 */
DECL|CH5_ADDR3_TOG|member|__IO uint32_t CH5_ADDR3_TOG; /**< Channel 0 Command 3 Address Register., offset: 0x3BC */
DECL|CH5_ADDR3|member|__IO uint32_t CH5_ADDR3; /**< Channel 0 Command 3 Address Register., offset: 0x3B0 */
DECL|CH5_CTRL_CLR|member|__IO uint32_t CH5_CTRL_CLR; /**< Control Command Channel 0 Register, offset: 0x348 */
DECL|CH5_CTRL_SET|member|__IO uint32_t CH5_CTRL_SET; /**< Control Command Channel 0 Register, offset: 0x344 */
DECL|CH5_CTRL_TOG|member|__IO uint32_t CH5_CTRL_TOG; /**< Control Command Channel 0 Register, offset: 0x34C */
DECL|CH5_CTRL|member|__IO uint32_t CH5_CTRL; /**< Control Command Channel 0 Register, offset: 0x340 */
DECL|CH5_DATA0|member|__IO uint32_t CH5_DATA0; /**< Channel 0 Command 0 Data Register, offset: 0x360 */
DECL|CH5_DATA1|member|__IO uint32_t CH5_DATA1; /**< Channel 0 Command 1 Data Register, offset: 0x380 */
DECL|CH5_DATA2|member|__IO uint32_t CH5_DATA2; /**< Channel 0 Command 2 Data Register, offset: 0x3A0 */
DECL|CH5_DATA3|member|__IO uint32_t CH5_DATA3; /**< Channel 0 Command 3 Data Register, offset: 0x3C0 */
DECL|CHAGC2|member|__IO uint32_t CHAGC2; /**< Chroma AGC Control 2, offset: 0x10C */
DECL|CHBTH|member|__IO uint32_t CHBTH; /**< Chroma Burst Threshold, offset: 0x9C */
DECL|CHN0ADDR|member|__IO uint32_t CHN0ADDR; /**< Channel 0 Boot Address, offset: 0x5C */
DECL|CHNENBL|member|__IO uint32_t CHNENBL[48]; /**< Channel Enable RAM, array offset: 0x200, array step: 0x4 */
DECL|CHPLLIM|member|__IO uint32_t CHPLLIM; /**< Chroma PLL and Input Mode, offset: 0xA8 */
DECL|CHSCCDR|member|__IO uint32_t CHSCCDR; /**< CCM HSC Clock Divider Register, offset: 0x34 */
DECL|CIMR|member|__IO uint32_t CIMR; /**< CCM Interrupt Mask Register, offset: 0x5C */
DECL|CISR|member|__IO uint32_t CISR; /**< CCM Interrupt Status Register, offset: 0x58 */
DECL|CLAMP|member|__IO uint32_t CLAMP; /**< Clamp Control, offset: 0x45C */
DECL|CLK_TUNE_CTRL_STATUS|member|__IO uint32_t CLK_TUNE_CTRL_STATUS; /**< CLK Tuning Control and Status, offset: 0x68 */
DECL|CLMPAMP|member|__IO uint32_t CLMPAMP; /**< Clamp DAC Control, offset: 0x458 */
DECL|CLMPDAT|member|__IO uint32_t CLMPDAT; /**< Clamp DAC Data, offset: 0x454 */
DECL|CLPCR|member|__IO uint32_t CLPCR; /**< CCM Low Power Control Register, offset: 0x54 */
DECL|CMD_ARG|member|__IO uint32_t CMD_ARG; /**< Command Argument, offset: 0x8 */
DECL|CMD_RSP0|member|__I uint32_t CMD_RSP0; /**< Command Response0, offset: 0x10 */
DECL|CMD_RSP1|member|__I uint32_t CMD_RSP1; /**< Command Response1, offset: 0x14 */
DECL|CMD_RSP2|member|__I uint32_t CMD_RSP2; /**< Command Response2, offset: 0x18 */
DECL|CMD_RSP3|member|__I uint32_t CMD_RSP3; /**< Command Response3, offset: 0x1C */
DECL|CMD_XFR_TYP|member|__IO uint32_t CMD_XFR_TYP; /**< Command Transfer Type, offset: 0xC */
DECL|CMEOR|member|__IO uint32_t CMEOR; /**< CCM Module Enable Overide Register, offset: 0x88 */
DECL|CMPR|member|__IO uint32_t CMPR; /**< Compare register, offset: 0xC */
DECL|CNR|member|__I uint32_t CNR; /**< Counter register, offset: 0x10 */
DECL|CNTR|member|__IO uint32_t CNTR; /**< Contrast, offset: 0x90 */
DECL|CNTR|member|__IO uint32_t CNTR; /**< DVFS Control, offset: 0x20 */
DECL|CNTR|member|__IO uint32_t CNTR; /**< GPC Interface control register, offset: 0x0 */
DECL|CNT|member|__I uint32_t CNT; /**< GPT Counter Register, offset: 0x24 */
DECL|COMPARE|member|__IO uint32_t COMPARE; /**< GPMI Compare Register Description, offset: 0x10 */
DECL|CONFIG0_CLR|member|__IO uint32_t CONFIG0_CLR; /**< GIS Configuration 0 Register, offset: 0x18 */
DECL|CONFIG0_SET|member|__IO uint32_t CONFIG0_SET; /**< GIS Configuration 0 Register, offset: 0x14 */
DECL|CONFIG0_TOG|member|__IO uint32_t CONFIG0_TOG; /**< GIS Configuration 0 Register, offset: 0x1C */
DECL|CONFIG0|member|__IO uint32_t CONFIG0; /**< GIS Configuration 0 Register, offset: 0x10 */
DECL|CONFIG1_CLR|member|__IO uint32_t CONFIG1_CLR; /**< GIS Configuration 1 Register, offset: 0x28 */
DECL|CONFIG1_SET|member|__IO uint32_t CONFIG1_SET; /**< GIS Configuration 1 Register, offset: 0x24 */
DECL|CONFIG1_TOG|member|__IO uint32_t CONFIG1_TOG; /**< GIS Configuration 1 Register, offset: 0x2C */
DECL|CONFIG1|member|__IO uint32_t CONFIG1; /**< GIS Configuration 1 Register, offset: 0x20 */
DECL|CONFIGREG|member|__IO uint32_t CONFIGREG; /**< Config Register, offset: 0xC */
DECL|CONFIG|member|__IO uint32_t CONFIG; /**< Configuration Register, offset: 0x38 */
DECL|CONREG|member|__IO uint32_t CONREG; /**< Control Register, offset: 0x8 */
DECL|COUN|member|__IO uint32_t COUN; /**< DVFS Counters thresholds, offset: 0x4 */
DECL|CPU_CTI_IRQn|enumerator|CPU_CTI_IRQn = 95, /**< CTI trigger outputs interrupt. */
DECL|CPU_CTRL|member|__IO uint32_t CPU_CTRL; /**< PGC Control Register, offset: 0x2A0 */
DECL|CPU_L2I_IRQn|enumerator|CPU_L2I_IRQn = 92, /**< L2 interrupt request. */
DECL|CPU_PCEI_IRQn|enumerator|CPU_PCEI_IRQn = 93, /**< Parity Check error interrupt request. */
DECL|CPU_PDNSCR|member|__IO uint32_t CPU_PDNSCR; /**< Pull Down Sequence Control Register, offset: 0x2A8 */
DECL|CPU_PUI_IRQn|enumerator|CPU_PUI_IRQn = 94, /**< Performance Unit interrupt. */
DECL|CPU_PUPSCR|member|__IO uint32_t CPU_PUPSCR; /**< Power Up Sequence Control Register, offset: 0x2A4 */
DECL|CPU_SR|member|__IO uint32_t CPU_SR; /**< Power Gating Controller Status Register, offset: 0x2AC */
DECL|CPnINE|member|} CPnINE[2];
DECL|CPnNTF|member|} CPnNTF[2];
DECL|CRCR|member|__I uint32_t CRCR; /**< CRC Register, offset: 0x44 */
DECL|CRC_STAT|member|__IO uint32_t CRC_STAT; /**< CRC Status Register, offset: 0x1A0 */
DECL|CRGN|member|__IO uint32_t CRGN; /**< Cr Gain, offset: 0x8C */
DECL|CR|member|__IO uint32_t CR; /**< Control register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< GPT Control Register, offset: 0x0 */
DECL|CR|member|__IO uint32_t CR; /**< Processor B Control Register, offset: 0x24 */
DECL|CS1CDR|member|__IO uint32_t CS1CDR; /**< CCM SSI1 Clock Divider Register, offset: 0x28 */
DECL|CS2CDR|member|__IO uint32_t CS2CDR; /**< CCM SSI2 Clock Divider Register, offset: 0x2C */
DECL|CSC1_COEF0|member|__IO uint32_t CSC1_COEF0; /**< Color Space Conversion Coefficient Register 0, offset: 0x1A0 */
DECL|CSC1_COEF1|member|__IO uint32_t CSC1_COEF1; /**< Color Space Conversion Coefficient Register 1, offset: 0x1B0 */
DECL|CSC1_COEF2|member|__IO uint32_t CSC1_COEF2; /**< Color Space Conversion Coefficient Register 2, offset: 0x1C0 */
DECL|CSC2_COEF0|member|__IO uint32_t CSC2_COEF0; /**< Color Space Conversion Coefficient Register 0, offset: 0x1E0 */
DECL|CSC2_COEF1|member|__IO uint32_t CSC2_COEF1; /**< Color Space Conversion Coefficient Register 1, offset: 0x1F0 */
DECL|CSC2_COEF2|member|__IO uint32_t CSC2_COEF2; /**< Color Space Conversion Coefficient Register 2, offset: 0x200 */
DECL|CSC2_COEF3|member|__IO uint32_t CSC2_COEF3; /**< Color Space Conversion Coefficient Register 3, offset: 0x210 */
DECL|CSC2_COEF4|member|__IO uint32_t CSC2_COEF4; /**< Color Space Conversion Coefficient Register 4, offset: 0x220 */
DECL|CSC2_COEF5|member|__IO uint32_t CSC2_COEF5; /**< Color Space Conversion Coefficient Register 5, offset: 0x230 */
DECL|CSC2_CTRL|member|__IO uint32_t CSC2_CTRL; /**< Color Space Conversion Control Register., offset: 0x1D0 */
DECL|CSCDR1|member|__IO uint32_t CSCDR1; /**< CCM Serial Clock Divider Register 1, offset: 0x24 */
DECL|CSCDR2|member|__IO uint32_t CSCDR2; /**< CCM Serial Clock Divider Register 2, offset: 0x38 */
DECL|CSCDR3|member|__IO uint32_t CSCDR3; /**< CCM Serial Clock Divider Register 3, offset: 0x3C */
DECL|CSCMR1|member|__IO uint32_t CSCMR1; /**< CCM Serial Clock Multiplexer Register 1, offset: 0x1C */
DECL|CSCMR2|member|__IO uint32_t CSCMR2; /**< CCM Serial Clock Multiplexer Register 2, offset: 0x20 */
DECL|CSC_COEFF0|member|__IO uint32_t CSC_COEFF0; /**< RGB to YCbCr 4:2:2 CSC Coefficient0 Register, offset: 0x110 */
DECL|CSC_COEFF1|member|__IO uint32_t CSC_COEFF1; /**< RGB to YCbCr 4:2:2 CSC Coefficient1 Register, offset: 0x120 */
DECL|CSC_COEFF2|member|__IO uint32_t CSC_COEFF2; /**< RGB to YCbCr 4:2:2 CSC Coefficent2 Register, offset: 0x130 */
DECL|CSC_COEFF3|member|__IO uint32_t CSC_COEFF3; /**< RGB to YCbCr 4:2:2 CSC Coefficient3 Register, offset: 0x140 */
DECL|CSC_COEFF4|member|__IO uint32_t CSC_COEFF4; /**< RGB to YCbCr 4:2:2 CSC Coefficient4 Register, offset: 0x150 */
DECL|CSC_LIMIT|member|__IO uint32_t CSC_LIMIT; /**< RGB to YCbCr 4:2:2 CSC Limit Register, offset: 0x170 */
DECL|CSC_OFFSET|member|__IO uint32_t CSC_OFFSET; /**< RGB to YCbCr 4:2:2 CSC Offset Register, offset: 0x160 */
DECL|CSGCR1|member|__IO uint32_t CSGCR1; /**< Chip Select n General Configuration Register 1, array offset: 0x0, array step: 0x18 */
DECL|CSGCR2|member|__IO uint32_t CSGCR2; /**< Chip Select n General Configuration Register 2, array offset: 0x4, array step: 0x18 */
DECL|CSI1_BASE_PTR|macro|CSI1_BASE_PTR
DECL|CSI1_BASE|macro|CSI1_BASE
DECL|CSI1_CSICR18|macro|CSI1_CSICR18
DECL|CSI1_CSICR19|macro|CSI1_CSICR19
DECL|CSI1_CSICR1|macro|CSI1_CSICR1
DECL|CSI1_CSICR2|macro|CSI1_CSICR2
DECL|CSI1_CSICR3|macro|CSI1_CSICR3
DECL|CSI1_CSIDMASA_FB1|macro|CSI1_CSIDMASA_FB1
DECL|CSI1_CSIDMASA_FB2|macro|CSI1_CSIDMASA_FB2
DECL|CSI1_CSIDMASA_STATFIFO|macro|CSI1_CSIDMASA_STATFIFO
DECL|CSI1_CSIDMATS_STATFIFO|macro|CSI1_CSIDMATS_STATFIFO
DECL|CSI1_CSIFBUF_PARA|macro|CSI1_CSIFBUF_PARA
DECL|CSI1_CSIIMAG_PARA|macro|CSI1_CSIIMAG_PARA
DECL|CSI1_CSIRFIFO|macro|CSI1_CSIRFIFO
DECL|CSI1_CSIRXCNT|macro|CSI1_CSIRXCNT
DECL|CSI1_CSISR|macro|CSI1_CSISR
DECL|CSI1_CSISTATFIFO|macro|CSI1_CSISTATFIFO
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_0|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_0; /**< Select Input Register, offset: 0x6A0 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_10|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_10; /**< Select Input Register, offset: 0x6FC */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_11|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_11; /**< Select Input Register, offset: 0x6C8 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_12|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_12; /**< Select Input Register, offset: 0x6CC */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_13|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_13; /**< Select Input Register, offset: 0x6D0 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_14|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_14; /**< Select Input Register, offset: 0x6D4 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_15|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_15; /**< Select Input Register, offset: 0x6D8 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_16|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_16; /**< Select Input Register, offset: 0x6DC */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_17|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_17; /**< Select Input Register, offset: 0x6E0 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_18|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_18; /**< Select Input Register, offset: 0x6E4 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_19|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_19; /**< Select Input Register, offset: 0x6E8 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_1|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_1; /**< Select Input Register, offset: 0x6A4 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_20|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_20; /**< Select Input Register, offset: 0x6EC */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_21|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_21; /**< Select Input Register, offset: 0x6F0 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_22|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_22; /**< Select Input Register, offset: 0x6F4 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_23|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_23; /**< Select Input Register, offset: 0x6F8 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_2|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_2; /**< Select Input Register, offset: 0x6A8 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_3|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_3; /**< Select Input Register, offset: 0x6AC */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_4|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_4; /**< Select Input Register, offset: 0x6B0 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_5|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_5; /**< Select Input Register, offset: 0x6B4 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_6|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_6; /**< Select Input Register, offset: 0x6B8 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_7|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_7; /**< Select Input Register, offset: 0x6BC */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_8|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_8; /**< Select Input Register, offset: 0x6C0 */
DECL|CSI1_IPP_CSI_D_SELECT_INPUT_9|member|__IO uint32_t CSI1_IPP_CSI_D_SELECT_INPUT_9; /**< Select Input Register, offset: 0x6C4 */
DECL|CSI1_IPP_CSI_HSYNC_SELECT_INPUT|member|__IO uint32_t CSI1_IPP_CSI_HSYNC_SELECT_INPUT; /**< Select Input Register, offset: 0x700 */
DECL|CSI1_IPP_CSI_PIXCLK_SELECT_INPUT|member|__IO uint32_t CSI1_IPP_CSI_PIXCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x704 */
DECL|CSI1_IPP_CSI_VSYNC_SELECT_INPUT|member|__IO uint32_t CSI1_IPP_CSI_VSYNC_SELECT_INPUT; /**< Select Input Register, offset: 0x708 */
DECL|CSI1_IRQn|enumerator|CSI1_IRQn = 7, /**< CMOS Sensor Interface interrupt request */
DECL|CSI1_TVDECODER_IN_FIELD_SELECT_INPUT|member|__IO uint32_t CSI1_TVDECODER_IN_FIELD_SELECT_INPUT; /**< Select Input Register, offset: 0x70C */
DECL|CSI1|macro|CSI1
DECL|CSI2_BASE_PTR|macro|CSI2_BASE_PTR
DECL|CSI2_BASE|macro|CSI2_BASE
DECL|CSI2_CSICR18|macro|CSI2_CSICR18
DECL|CSI2_CSICR19|macro|CSI2_CSICR19
DECL|CSI2_CSICR1|macro|CSI2_CSICR1
DECL|CSI2_CSICR2|macro|CSI2_CSICR2
DECL|CSI2_CSICR3|macro|CSI2_CSICR3
DECL|CSI2_CSIDMASA_FB1|macro|CSI2_CSIDMASA_FB1
DECL|CSI2_CSIDMASA_FB2|macro|CSI2_CSIDMASA_FB2
DECL|CSI2_CSIDMASA_STATFIFO|macro|CSI2_CSIDMASA_STATFIFO
DECL|CSI2_CSIDMATS_STATFIFO|macro|CSI2_CSIDMATS_STATFIFO
DECL|CSI2_CSIFBUF_PARA|macro|CSI2_CSIFBUF_PARA
DECL|CSI2_CSIIMAG_PARA|macro|CSI2_CSIIMAG_PARA
DECL|CSI2_CSIRFIFO|macro|CSI2_CSIRFIFO
DECL|CSI2_CSIRXCNT|macro|CSI2_CSIRXCNT
DECL|CSI2_CSISR|macro|CSI2_CSISR
DECL|CSI2_CSISTATFIFO|macro|CSI2_CSISTATFIFO
DECL|CSI2_IRQn|enumerator|CSI2_IRQn = 41, /**< CSI interrupt */
DECL|CSI2|macro|CSI2
DECL|CSICR18|member|__IO uint32_t CSICR18; /**< CSI Control Register 18, offset: 0x48 */
DECL|CSICR19|member|__IO uint32_t CSICR19; /**< CSI Control Register 19, offset: 0x4C */
DECL|CSICR1|member|__IO uint32_t CSICR1; /**< CSI Control Register 1, offset: 0x0 */
DECL|CSICR2|member|__IO uint32_t CSICR2; /**< CSI Control Register 2, offset: 0x4 */
DECL|CSICR3|member|__IO uint32_t CSICR3; /**< CSI Control Register 3, offset: 0x8 */
DECL|CSIDMASA_FB1|member|__IO uint32_t CSIDMASA_FB1; /**< CSI DMA Start Address Register - for Frame Buffer1, offset: 0x28 */
DECL|CSIDMASA_FB2|member|__IO uint32_t CSIDMASA_FB2; /**< CSI DMA Transfer Size Register - for Frame Buffer2, offset: 0x2C */
DECL|CSIDMASA_STATFIFO|member|__IO uint32_t CSIDMASA_STATFIFO; /**< CSI DMA Start Address Register - for STATFIFO, offset: 0x20 */
DECL|CSIDMATS_STATFIFO|member|__IO uint32_t CSIDMATS_STATFIFO; /**< CSI DMA Transfer Size Register - for STATFIFO, offset: 0x24 */
DECL|CSID|member|__IO uint32_t CSID; /**< Chroma Swap, Invert, and Debug, offset: 0x84 */
DECL|CSIFBUF_PARA|member|__IO uint32_t CSIFBUF_PARA; /**< CSI Frame Buffer Parameter Register, offset: 0x30 */
DECL|CSIIMAG_PARA|member|__IO uint32_t CSIIMAG_PARA; /**< CSI Image Parameter Register, offset: 0x34 */
DECL|CSIRFIFO|member|__I uint32_t CSIRFIFO; /**< CSI RX FIFO Register, offset: 0x10 */
DECL|CSIRXCNT|member|__IO uint32_t CSIRXCNT; /**< CSI RX Count Register, offset: 0x14 */
DECL|CSISR|member|__IO uint32_t CSISR; /**< CSI Status Register, offset: 0x18 */
DECL|CSISTATFIFO|member|__I uint32_t CSISTATFIFO; /**< CSI Statistic FIFO Register, offset: 0xC */
DECL|CSI_BASE_ADDRS|macro|CSI_BASE_ADDRS
DECL|CSI_BASE_PTRS|macro|CSI_BASE_PTRS
DECL|CSI_CSICR18_AHB_HPROT_MASK|macro|CSI_CSICR18_AHB_HPROT_MASK
DECL|CSI_CSICR18_AHB_HPROT_SHIFT|macro|CSI_CSICR18_AHB_HPROT_SHIFT
DECL|CSI_CSICR18_AHB_HPROT|macro|CSI_CSICR18_AHB_HPROT
DECL|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK|macro|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_MASK
DECL|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT|macro|CSI_CSICR18_BASEADDR_CHANGE_ERROR_IE_SHIFT
DECL|CSI_CSICR18_BASEADDR_SWITCH_EN_MASK|macro|CSI_CSICR18_BASEADDR_SWITCH_EN_MASK
DECL|CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT|macro|CSI_CSICR18_BASEADDR_SWITCH_EN_SHIFT
DECL|CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK|macro|CSI_CSICR18_BASEADDR_SWITCH_SEL_MASK
DECL|CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT|macro|CSI_CSICR18_BASEADDR_SWITCH_SEL_SHIFT
DECL|CSI_CSICR18_CSI_ENABLE_MASK|macro|CSI_CSICR18_CSI_ENABLE_MASK
DECL|CSI_CSICR18_CSI_ENABLE_SHIFT|macro|CSI_CSICR18_CSI_ENABLE_SHIFT
DECL|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK|macro|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_MASK
DECL|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT|macro|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES_SHIFT
DECL|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES|macro|CSI_CSICR18_CSI_LCDIF_BUFFER_LINES
DECL|CSI_CSICR18_DEINTERLACE_EN_MASK|macro|CSI_CSICR18_DEINTERLACE_EN_MASK
DECL|CSI_CSICR18_DEINTERLACE_EN_SHIFT|macro|CSI_CSICR18_DEINTERLACE_EN_SHIFT
DECL|CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK|macro|CSI_CSICR18_DMA_FIELD1_DONE_IE_MASK
DECL|CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT|macro|CSI_CSICR18_DMA_FIELD1_DONE_IE_SHIFT
DECL|CSI_CSICR18_FIELD0_DONE_IE_MASK|macro|CSI_CSICR18_FIELD0_DONE_IE_MASK
DECL|CSI_CSICR18_FIELD0_DONE_IE_SHIFT|macro|CSI_CSICR18_FIELD0_DONE_IE_SHIFT
DECL|CSI_CSICR18_LAST_DMA_REQ_SEL_MASK|macro|CSI_CSICR18_LAST_DMA_REQ_SEL_MASK
DECL|CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT|macro|CSI_CSICR18_LAST_DMA_REQ_SEL_SHIFT
DECL|CSI_CSICR18_MASK_OPTION_MASK|macro|CSI_CSICR18_MASK_OPTION_MASK
DECL|CSI_CSICR18_MASK_OPTION_SHIFT|macro|CSI_CSICR18_MASK_OPTION_SHIFT
DECL|CSI_CSICR18_MASK_OPTION|macro|CSI_CSICR18_MASK_OPTION
DECL|CSI_CSICR18_NTSC_EN_MASK|macro|CSI_CSICR18_NTSC_EN_MASK
DECL|CSI_CSICR18_NTSC_EN_SHIFT|macro|CSI_CSICR18_NTSC_EN_SHIFT
DECL|CSI_CSICR18_PARALLEL24_EN_MASK|macro|CSI_CSICR18_PARALLEL24_EN_MASK
DECL|CSI_CSICR18_PARALLEL24_EN_SHIFT|macro|CSI_CSICR18_PARALLEL24_EN_SHIFT
DECL|CSI_CSICR18_REG|macro|CSI_CSICR18_REG
DECL|CSI_CSICR18_RGB888A_FORMAT_SEL_MASK|macro|CSI_CSICR18_RGB888A_FORMAT_SEL_MASK
DECL|CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT|macro|CSI_CSICR18_RGB888A_FORMAT_SEL_SHIFT
DECL|CSI_CSICR18_TVDECODER_IN_EN_MASK|macro|CSI_CSICR18_TVDECODER_IN_EN_MASK
DECL|CSI_CSICR18_TVDECODER_IN_EN_SHIFT|macro|CSI_CSICR18_TVDECODER_IN_EN_SHIFT
DECL|CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK|macro|CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_MASK
DECL|CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT|macro|CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL_SHIFT
DECL|CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL|macro|CSI_CSICR19_DMA_RFIFO_HIGHEST_FIFO_LEVEL
DECL|CSI_CSICR19_REG|macro|CSI_CSICR19_REG
DECL|CSI_CSICR1_CCIR_EN_MASK|macro|CSI_CSICR1_CCIR_EN_MASK
DECL|CSI_CSICR1_CCIR_EN_SHIFT|macro|CSI_CSICR1_CCIR_EN_SHIFT
DECL|CSI_CSICR1_CLR_RXFIFO_MASK|macro|CSI_CSICR1_CLR_RXFIFO_MASK
DECL|CSI_CSICR1_CLR_RXFIFO_SHIFT|macro|CSI_CSICR1_CLR_RXFIFO_SHIFT
DECL|CSI_CSICR1_CLR_STATFIFO_MASK|macro|CSI_CSICR1_CLR_STATFIFO_MASK
DECL|CSI_CSICR1_CLR_STATFIFO_SHIFT|macro|CSI_CSICR1_CLR_STATFIFO_SHIFT
DECL|CSI_CSICR1_COF_INT_EN_MASK|macro|CSI_CSICR1_COF_INT_EN_MASK
DECL|CSI_CSICR1_COF_INT_EN_SHIFT|macro|CSI_CSICR1_COF_INT_EN_SHIFT
DECL|CSI_CSICR1_EOF_INT_EN_MASK|macro|CSI_CSICR1_EOF_INT_EN_MASK
DECL|CSI_CSICR1_EOF_INT_EN_SHIFT|macro|CSI_CSICR1_EOF_INT_EN_SHIFT
DECL|CSI_CSICR1_EXT_VSYNC_MASK|macro|CSI_CSICR1_EXT_VSYNC_MASK
DECL|CSI_CSICR1_EXT_VSYNC_SHIFT|macro|CSI_CSICR1_EXT_VSYNC_SHIFT
DECL|CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK|macro|CSI_CSICR1_FB1_DMA_DONE_INTEN_MASK
DECL|CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT|macro|CSI_CSICR1_FB1_DMA_DONE_INTEN_SHIFT
DECL|CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK|macro|CSI_CSICR1_FB2_DMA_DONE_INTEN_MASK
DECL|CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT|macro|CSI_CSICR1_FB2_DMA_DONE_INTEN_SHIFT
DECL|CSI_CSICR1_FCC_MASK|macro|CSI_CSICR1_FCC_MASK
DECL|CSI_CSICR1_FCC_SHIFT|macro|CSI_CSICR1_FCC_SHIFT
DECL|CSI_CSICR1_GCLK_MODE_MASK|macro|CSI_CSICR1_GCLK_MODE_MASK
DECL|CSI_CSICR1_GCLK_MODE_SHIFT|macro|CSI_CSICR1_GCLK_MODE_SHIFT
DECL|CSI_CSICR1_HSYNC_POL_MASK|macro|CSI_CSICR1_HSYNC_POL_MASK
DECL|CSI_CSICR1_HSYNC_POL_SHIFT|macro|CSI_CSICR1_HSYNC_POL_SHIFT
DECL|CSI_CSICR1_INV_DATA_MASK|macro|CSI_CSICR1_INV_DATA_MASK
DECL|CSI_CSICR1_INV_DATA_SHIFT|macro|CSI_CSICR1_INV_DATA_SHIFT
DECL|CSI_CSICR1_INV_PCLK_MASK|macro|CSI_CSICR1_INV_PCLK_MASK
DECL|CSI_CSICR1_INV_PCLK_SHIFT|macro|CSI_CSICR1_INV_PCLK_SHIFT
DECL|CSI_CSICR1_PACK_DIR_MASK|macro|CSI_CSICR1_PACK_DIR_MASK
DECL|CSI_CSICR1_PACK_DIR_SHIFT|macro|CSI_CSICR1_PACK_DIR_SHIFT
DECL|CSI_CSICR1_PIXEL_BIT_MASK|macro|CSI_CSICR1_PIXEL_BIT_MASK
DECL|CSI_CSICR1_PIXEL_BIT_SHIFT|macro|CSI_CSICR1_PIXEL_BIT_SHIFT
DECL|CSI_CSICR1_PrP_IF_EN_MASK|macro|CSI_CSICR1_PrP_IF_EN_MASK
DECL|CSI_CSICR1_PrP_IF_EN_SHIFT|macro|CSI_CSICR1_PrP_IF_EN_SHIFT
DECL|CSI_CSICR1_REDGE_MASK|macro|CSI_CSICR1_REDGE_MASK
DECL|CSI_CSICR1_REDGE_SHIFT|macro|CSI_CSICR1_REDGE_SHIFT
DECL|CSI_CSICR1_REG|macro|CSI_CSICR1_REG
DECL|CSI_CSICR1_RF_OR_INTEN_MASK|macro|CSI_CSICR1_RF_OR_INTEN_MASK
DECL|CSI_CSICR1_RF_OR_INTEN_SHIFT|macro|CSI_CSICR1_RF_OR_INTEN_SHIFT
DECL|CSI_CSICR1_RXFF_INTEN_MASK|macro|CSI_CSICR1_RXFF_INTEN_MASK
DECL|CSI_CSICR1_RXFF_INTEN_SHIFT|macro|CSI_CSICR1_RXFF_INTEN_SHIFT
DECL|CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK|macro|CSI_CSICR1_SFF_DMA_DONE_INTEN_MASK
DECL|CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT|macro|CSI_CSICR1_SFF_DMA_DONE_INTEN_SHIFT
DECL|CSI_CSICR1_SF_OR_INTEN_MASK|macro|CSI_CSICR1_SF_OR_INTEN_MASK
DECL|CSI_CSICR1_SF_OR_INTEN_SHIFT|macro|CSI_CSICR1_SF_OR_INTEN_SHIFT
DECL|CSI_CSICR1_SOF_INTEN_MASK|macro|CSI_CSICR1_SOF_INTEN_MASK
DECL|CSI_CSICR1_SOF_INTEN_SHIFT|macro|CSI_CSICR1_SOF_INTEN_SHIFT
DECL|CSI_CSICR1_SOF_POL_MASK|macro|CSI_CSICR1_SOF_POL_MASK
DECL|CSI_CSICR1_SOF_POL_SHIFT|macro|CSI_CSICR1_SOF_POL_SHIFT
DECL|CSI_CSICR1_STATFF_INTEN_MASK|macro|CSI_CSICR1_STATFF_INTEN_MASK
DECL|CSI_CSICR1_STATFF_INTEN_SHIFT|macro|CSI_CSICR1_STATFF_INTEN_SHIFT
DECL|CSI_CSICR1_SWAP16_EN_MASK|macro|CSI_CSICR1_SWAP16_EN_MASK
DECL|CSI_CSICR1_SWAP16_EN_SHIFT|macro|CSI_CSICR1_SWAP16_EN_SHIFT
DECL|CSI_CSICR1_VIDEO_MODE_MASK|macro|CSI_CSICR1_VIDEO_MODE_MASK
DECL|CSI_CSICR1_VIDEO_MODE_SHIFT|macro|CSI_CSICR1_VIDEO_MODE_SHIFT
DECL|CSI_CSICR2_AFS_MASK|macro|CSI_CSICR2_AFS_MASK
DECL|CSI_CSICR2_AFS_SHIFT|macro|CSI_CSICR2_AFS_SHIFT
DECL|CSI_CSICR2_AFS|macro|CSI_CSICR2_AFS
DECL|CSI_CSICR2_BTS_MASK|macro|CSI_CSICR2_BTS_MASK
DECL|CSI_CSICR2_BTS_SHIFT|macro|CSI_CSICR2_BTS_SHIFT
DECL|CSI_CSICR2_BTS|macro|CSI_CSICR2_BTS
DECL|CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK|macro|CSI_CSICR2_DMA_BURST_TYPE_RFF_MASK
DECL|CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT|macro|CSI_CSICR2_DMA_BURST_TYPE_RFF_SHIFT
DECL|CSI_CSICR2_DMA_BURST_TYPE_RFF|macro|CSI_CSICR2_DMA_BURST_TYPE_RFF
DECL|CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK|macro|CSI_CSICR2_DMA_BURST_TYPE_SFF_MASK
DECL|CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT|macro|CSI_CSICR2_DMA_BURST_TYPE_SFF_SHIFT
DECL|CSI_CSICR2_DMA_BURST_TYPE_SFF|macro|CSI_CSICR2_DMA_BURST_TYPE_SFF
DECL|CSI_CSICR2_DRM_MASK|macro|CSI_CSICR2_DRM_MASK
DECL|CSI_CSICR2_DRM_SHIFT|macro|CSI_CSICR2_DRM_SHIFT
DECL|CSI_CSICR2_HSC_MASK|macro|CSI_CSICR2_HSC_MASK
DECL|CSI_CSICR2_HSC_SHIFT|macro|CSI_CSICR2_HSC_SHIFT
DECL|CSI_CSICR2_HSC|macro|CSI_CSICR2_HSC
DECL|CSI_CSICR2_LVRM_MASK|macro|CSI_CSICR2_LVRM_MASK
DECL|CSI_CSICR2_LVRM_SHIFT|macro|CSI_CSICR2_LVRM_SHIFT
DECL|CSI_CSICR2_LVRM|macro|CSI_CSICR2_LVRM
DECL|CSI_CSICR2_REG|macro|CSI_CSICR2_REG
DECL|CSI_CSICR2_SCE_MASK|macro|CSI_CSICR2_SCE_MASK
DECL|CSI_CSICR2_SCE_SHIFT|macro|CSI_CSICR2_SCE_SHIFT
DECL|CSI_CSICR2_VSC_MASK|macro|CSI_CSICR2_VSC_MASK
DECL|CSI_CSICR2_VSC_SHIFT|macro|CSI_CSICR2_VSC_SHIFT
DECL|CSI_CSICR2_VSC|macro|CSI_CSICR2_VSC
DECL|CSI_CSICR3_DMA_REFLASH_RFF_MASK|macro|CSI_CSICR3_DMA_REFLASH_RFF_MASK
DECL|CSI_CSICR3_DMA_REFLASH_RFF_SHIFT|macro|CSI_CSICR3_DMA_REFLASH_RFF_SHIFT
DECL|CSI_CSICR3_DMA_REFLASH_SFF_MASK|macro|CSI_CSICR3_DMA_REFLASH_SFF_MASK
DECL|CSI_CSICR3_DMA_REFLASH_SFF_SHIFT|macro|CSI_CSICR3_DMA_REFLASH_SFF_SHIFT
DECL|CSI_CSICR3_DMA_REQ_EN_RFF_MASK|macro|CSI_CSICR3_DMA_REQ_EN_RFF_MASK
DECL|CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT|macro|CSI_CSICR3_DMA_REQ_EN_RFF_SHIFT
DECL|CSI_CSICR3_DMA_REQ_EN_SFF_MASK|macro|CSI_CSICR3_DMA_REQ_EN_SFF_MASK
DECL|CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT|macro|CSI_CSICR3_DMA_REQ_EN_SFF_SHIFT
DECL|CSI_CSICR3_ECC_AUTO_EN_MASK|macro|CSI_CSICR3_ECC_AUTO_EN_MASK
DECL|CSI_CSICR3_ECC_AUTO_EN_SHIFT|macro|CSI_CSICR3_ECC_AUTO_EN_SHIFT
DECL|CSI_CSICR3_ECC_INT_EN_MASK|macro|CSI_CSICR3_ECC_INT_EN_MASK
DECL|CSI_CSICR3_ECC_INT_EN_SHIFT|macro|CSI_CSICR3_ECC_INT_EN_SHIFT
DECL|CSI_CSICR3_FRMCNT_MASK|macro|CSI_CSICR3_FRMCNT_MASK
DECL|CSI_CSICR3_FRMCNT_RST_MASK|macro|CSI_CSICR3_FRMCNT_RST_MASK
DECL|CSI_CSICR3_FRMCNT_RST_SHIFT|macro|CSI_CSICR3_FRMCNT_RST_SHIFT
DECL|CSI_CSICR3_FRMCNT_SHIFT|macro|CSI_CSICR3_FRMCNT_SHIFT
DECL|CSI_CSICR3_FRMCNT|macro|CSI_CSICR3_FRMCNT
DECL|CSI_CSICR3_HRESP_ERR_EN_MASK|macro|CSI_CSICR3_HRESP_ERR_EN_MASK
DECL|CSI_CSICR3_HRESP_ERR_EN_SHIFT|macro|CSI_CSICR3_HRESP_ERR_EN_SHIFT
DECL|CSI_CSICR3_REG|macro|CSI_CSICR3_REG
DECL|CSI_CSICR3_RxFF_LEVEL_MASK|macro|CSI_CSICR3_RxFF_LEVEL_MASK
DECL|CSI_CSICR3_RxFF_LEVEL_SHIFT|macro|CSI_CSICR3_RxFF_LEVEL_SHIFT
DECL|CSI_CSICR3_RxFF_LEVEL|macro|CSI_CSICR3_RxFF_LEVEL
DECL|CSI_CSICR3_STATFF_LEVEL_MASK|macro|CSI_CSICR3_STATFF_LEVEL_MASK
DECL|CSI_CSICR3_STATFF_LEVEL_SHIFT|macro|CSI_CSICR3_STATFF_LEVEL_SHIFT
DECL|CSI_CSICR3_STATFF_LEVEL|macro|CSI_CSICR3_STATFF_LEVEL
DECL|CSI_CSICR3_TWO_8BIT_SENSOR_MASK|macro|CSI_CSICR3_TWO_8BIT_SENSOR_MASK
DECL|CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT|macro|CSI_CSICR3_TWO_8BIT_SENSOR_SHIFT
DECL|CSI_CSICR3_ZERO_PACK_EN_MASK|macro|CSI_CSICR3_ZERO_PACK_EN_MASK
DECL|CSI_CSICR3_ZERO_PACK_EN_SHIFT|macro|CSI_CSICR3_ZERO_PACK_EN_SHIFT
DECL|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK|macro|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_MASK
DECL|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT|macro|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1_SHIFT
DECL|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1|macro|CSI_CSIDMASA_FB1_DMA_START_ADDR_FB1
DECL|CSI_CSIDMASA_FB1_REG|macro|CSI_CSIDMASA_FB1_REG
DECL|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK|macro|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_MASK
DECL|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT|macro|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2_SHIFT
DECL|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2|macro|CSI_CSIDMASA_FB2_DMA_START_ADDR_FB2
DECL|CSI_CSIDMASA_FB2_REG|macro|CSI_CSIDMASA_FB2_REG
DECL|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK|macro|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_MASK
DECL|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT|macro|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF_SHIFT
DECL|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF|macro|CSI_CSIDMASA_STATFIFO_DMA_START_ADDR_SFF
DECL|CSI_CSIDMASA_STATFIFO_REG|macro|CSI_CSIDMASA_STATFIFO_REG
DECL|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK|macro|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_MASK
DECL|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT|macro|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF_SHIFT
DECL|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF|macro|CSI_CSIDMATS_STATFIFO_DMA_TSF_SIZE_SFF
DECL|CSI_CSIDMATS_STATFIFO_REG|macro|CSI_CSIDMATS_STATFIFO_REG
DECL|CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK|macro|CSI_CSIFBUF_PARA_FBUF_STRIDE_MASK
DECL|CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT|macro|CSI_CSIFBUF_PARA_FBUF_STRIDE_SHIFT
DECL|CSI_CSIFBUF_PARA_FBUF_STRIDE|macro|CSI_CSIFBUF_PARA_FBUF_STRIDE
DECL|CSI_CSIFBUF_PARA_REG|macro|CSI_CSIFBUF_PARA_REG
DECL|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK|macro|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_MASK
DECL|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT|macro|CSI_CSIIMAG_PARA_IMAGE_HEIGHT_SHIFT
DECL|CSI_CSIIMAG_PARA_IMAGE_HEIGHT|macro|CSI_CSIIMAG_PARA_IMAGE_HEIGHT
DECL|CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK|macro|CSI_CSIIMAG_PARA_IMAGE_WIDTH_MASK
DECL|CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT|macro|CSI_CSIIMAG_PARA_IMAGE_WIDTH_SHIFT
DECL|CSI_CSIIMAG_PARA_IMAGE_WIDTH|macro|CSI_CSIIMAG_PARA_IMAGE_WIDTH
DECL|CSI_CSIIMAG_PARA_REG|macro|CSI_CSIIMAG_PARA_REG
DECL|CSI_CSIRFIFO_IMAGE_MASK|macro|CSI_CSIRFIFO_IMAGE_MASK
DECL|CSI_CSIRFIFO_IMAGE_SHIFT|macro|CSI_CSIRFIFO_IMAGE_SHIFT
DECL|CSI_CSIRFIFO_IMAGE|macro|CSI_CSIRFIFO_IMAGE
DECL|CSI_CSIRFIFO_REG|macro|CSI_CSIRFIFO_REG
DECL|CSI_CSIRXCNT_REG|macro|CSI_CSIRXCNT_REG
DECL|CSI_CSIRXCNT_RXCNT_MASK|macro|CSI_CSIRXCNT_RXCNT_MASK
DECL|CSI_CSIRXCNT_RXCNT_SHIFT|macro|CSI_CSIRXCNT_RXCNT_SHIFT
DECL|CSI_CSIRXCNT_RXCNT|macro|CSI_CSIRXCNT_RXCNT
DECL|CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK|macro|CSI_CSISR_BASEADDR_CHHANGE_ERROR_MASK
DECL|CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT|macro|CSI_CSISR_BASEADDR_CHHANGE_ERROR_SHIFT
DECL|CSI_CSISR_COF_INT_MASK|macro|CSI_CSISR_COF_INT_MASK
DECL|CSI_CSISR_COF_INT_SHIFT|macro|CSI_CSISR_COF_INT_SHIFT
DECL|CSI_CSISR_DMA_FIELD0_DONE_MASK|macro|CSI_CSISR_DMA_FIELD0_DONE_MASK
DECL|CSI_CSISR_DMA_FIELD0_DONE_SHIFT|macro|CSI_CSISR_DMA_FIELD0_DONE_SHIFT
DECL|CSI_CSISR_DMA_FIELD1_DONE_MASK|macro|CSI_CSISR_DMA_FIELD1_DONE_MASK
DECL|CSI_CSISR_DMA_FIELD1_DONE_SHIFT|macro|CSI_CSISR_DMA_FIELD1_DONE_SHIFT
DECL|CSI_CSISR_DMA_TSF_DONE_FB1_MASK|macro|CSI_CSISR_DMA_TSF_DONE_FB1_MASK
DECL|CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT|macro|CSI_CSISR_DMA_TSF_DONE_FB1_SHIFT
DECL|CSI_CSISR_DMA_TSF_DONE_FB2_MASK|macro|CSI_CSISR_DMA_TSF_DONE_FB2_MASK
DECL|CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT|macro|CSI_CSISR_DMA_TSF_DONE_FB2_SHIFT
DECL|CSI_CSISR_DMA_TSF_DONE_SFF_MASK|macro|CSI_CSISR_DMA_TSF_DONE_SFF_MASK
DECL|CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT|macro|CSI_CSISR_DMA_TSF_DONE_SFF_SHIFT
DECL|CSI_CSISR_DRDY_MASK|macro|CSI_CSISR_DRDY_MASK
DECL|CSI_CSISR_DRDY_SHIFT|macro|CSI_CSISR_DRDY_SHIFT
DECL|CSI_CSISR_ECC_INT_MASK|macro|CSI_CSISR_ECC_INT_MASK
DECL|CSI_CSISR_ECC_INT_SHIFT|macro|CSI_CSISR_ECC_INT_SHIFT
DECL|CSI_CSISR_EOF_INT_MASK|macro|CSI_CSISR_EOF_INT_MASK
DECL|CSI_CSISR_EOF_INT_SHIFT|macro|CSI_CSISR_EOF_INT_SHIFT
DECL|CSI_CSISR_F1_INT_MASK|macro|CSI_CSISR_F1_INT_MASK
DECL|CSI_CSISR_F1_INT_SHIFT|macro|CSI_CSISR_F1_INT_SHIFT
DECL|CSI_CSISR_F2_INT_MASK|macro|CSI_CSISR_F2_INT_MASK
DECL|CSI_CSISR_F2_INT_SHIFT|macro|CSI_CSISR_F2_INT_SHIFT
DECL|CSI_CSISR_HRESP_ERR_INT_MASK|macro|CSI_CSISR_HRESP_ERR_INT_MASK
DECL|CSI_CSISR_HRESP_ERR_INT_SHIFT|macro|CSI_CSISR_HRESP_ERR_INT_SHIFT
DECL|CSI_CSISR_REG|macro|CSI_CSISR_REG
DECL|CSI_CSISR_RF_OR_INT_MASK|macro|CSI_CSISR_RF_OR_INT_MASK
DECL|CSI_CSISR_RF_OR_INT_SHIFT|macro|CSI_CSISR_RF_OR_INT_SHIFT
DECL|CSI_CSISR_RxFF_INT_MASK|macro|CSI_CSISR_RxFF_INT_MASK
DECL|CSI_CSISR_RxFF_INT_SHIFT|macro|CSI_CSISR_RxFF_INT_SHIFT
DECL|CSI_CSISR_SF_OR_INT_MASK|macro|CSI_CSISR_SF_OR_INT_MASK
DECL|CSI_CSISR_SF_OR_INT_SHIFT|macro|CSI_CSISR_SF_OR_INT_SHIFT
DECL|CSI_CSISR_SOF_INT_MASK|macro|CSI_CSISR_SOF_INT_MASK
DECL|CSI_CSISR_SOF_INT_SHIFT|macro|CSI_CSISR_SOF_INT_SHIFT
DECL|CSI_CSISR_STATFF_INT_MASK|macro|CSI_CSISR_STATFF_INT_MASK
DECL|CSI_CSISR_STATFF_INT_SHIFT|macro|CSI_CSISR_STATFF_INT_SHIFT
DECL|CSI_CSISTATFIFO_REG|macro|CSI_CSISTATFIFO_REG
DECL|CSI_CSISTATFIFO_STAT_MASK|macro|CSI_CSISTATFIFO_STAT_MASK
DECL|CSI_CSISTATFIFO_STAT_SHIFT|macro|CSI_CSISTATFIFO_STAT_SHIFT
DECL|CSI_CSISTATFIFO_STAT|macro|CSI_CSISTATFIFO_STAT
DECL|CSI_IRQS|macro|CSI_IRQS
DECL|CSI_MemMapPtr|typedef|} CSI_Type, *CSI_MemMapPtr;
DECL|CSI_Type|typedef|} CSI_Type, *CSI_MemMapPtr;
DECL|CSRCR1|member|__IO uint32_t CSRCR1; /**< Chip Select n Read Configuration Register 1, array offset: 0x8, array step: 0x18 */
DECL|CSRCR2|member|__IO uint32_t CSRCR2; /**< Chip Select n Read Configuration Register 2, array offset: 0xC, array step: 0x18 */
DECL|CSR|member|__I uint32_t CSR; /**< CCM Status Register, offset: 0x8 */
DECL|CSU_IRQn|enumerator|CSU_IRQn = 21, /**< CSU interrupt request 1. Indicates to the processor that one or more alarm inputs were asserted. */
DECL|CSWCR1|member|__IO uint32_t CSWCR1; /**< Chip Select n Write Configuration Register 1, array offset: 0x10, array step: 0x18 */
DECL|CSWCR2|member|__IO uint32_t CSWCR2; /**< Chip Select n Write Configuration Register 2, array offset: 0x14, array step: 0x18 */
DECL|CS|member|__IO uint32_t CS; /**< Message Buffer 0 CS Register..Message Buffer 63 CS Register, array offset: 0x80, array step: 0x10 */
DECL|CS|member|} CS[6];
DECL|CTRL0_CLR|member|__IO uint32_t CTRL0_CLR; /**< GPMI Control Register 0 Description, offset: 0x8 */
DECL|CTRL0_SET|member|__IO uint32_t CTRL0_SET; /**< GPMI Control Register 0 Description, offset: 0x4 */
DECL|CTRL0_TOG|member|__IO uint32_t CTRL0_TOG; /**< GPMI Control Register 0 Description, offset: 0xC */
DECL|CTRL0|member|__IO uint32_t CTRL0; /**< GPMI Control Register 0 Description, offset: 0x0 */
DECL|CTRL1_CLR|member|__IO uint32_t CTRL1_CLR; /**< GPMI Control Register 1 Description, offset: 0x68 */
DECL|CTRL1_CLR|member|__IO uint32_t CTRL1_CLR; /**< eLCDIF General Control1 Register, offset: 0x18 */
DECL|CTRL1_SET|member|__IO uint32_t CTRL1_SET; /**< GPMI Control Register 1 Description, offset: 0x64 */
DECL|CTRL1_SET|member|__IO uint32_t CTRL1_SET; /**< eLCDIF General Control1 Register, offset: 0x14 */
DECL|CTRL1_TOG|member|__IO uint32_t CTRL1_TOG; /**< GPMI Control Register 1 Description, offset: 0x6C */
DECL|CTRL1_TOG|member|__IO uint32_t CTRL1_TOG; /**< eLCDIF General Control1 Register, offset: 0x1C */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< Control 1 Register, offset: 0x4 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< GPMI Control Register 1 Description, offset: 0x60 */
DECL|CTRL1|member|__IO uint32_t CTRL1; /**< eLCDIF General Control1 Register, offset: 0x10 */
DECL|CTRL2_CLR|member|__IO uint32_t CTRL2_CLR; /**< eLCDIF General Control2 Register, offset: 0x28 */
DECL|CTRL2_SET|member|__IO uint32_t CTRL2_SET; /**< eLCDIF General Control2 Register, offset: 0x24 */
DECL|CTRL2_TOG|member|__IO uint32_t CTRL2_TOG; /**< eLCDIF General Control2 Register, offset: 0x2C */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< Control 2 Register, offset: 0x34 */
DECL|CTRL2|member|__IO uint32_t CTRL2; /**< eLCDIF General Control2 Register, offset: 0x20 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< GIS Control Register, offset: 0x8 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< Hardware BCH ECC Accelerator Control Register, offset: 0x8 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< OTP Controller Control Register, offset: 0x8 */
DECL|CTRL_CLR|member|__IO uint32_t CTRL_CLR; /**< USB PHY General Control Register, offset: 0x38 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< GIS Control Register, offset: 0x4 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< Hardware BCH ECC Accelerator Control Register, offset: 0x4 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< OTP Controller Control Register, offset: 0x4 */
DECL|CTRL_SET|member|__IO uint32_t CTRL_SET; /**< USB PHY General Control Register, offset: 0x34 */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< GIS Control Register, offset: 0xC */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< Hardware BCH ECC Accelerator Control Register, offset: 0xC */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< OTP Controller Control Register, offset: 0xC */
DECL|CTRL_TOG|member|__IO uint32_t CTRL_TOG; /**< USB PHY General Control Register, offset: 0x3C */
DECL|CTRL|member|__IO uint32_t CTRL; /**< Control Register 0, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< GIS Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< Hardware BCH ECC Accelerator Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< LDB Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< OTP Controller Control Register, offset: 0x0 */
DECL|CTRL|member|__IO uint32_t CTRL; /**< USB PHY General Control Register, offset: 0x30 */
DECL|CUR_BUF|member|__IO uint32_t CUR_BUF; /**< LCD Interface Current Buffer Address Register, offset: 0x40 */
DECL|CV|member|__IO uint32_t CV; /**< Compare value register, offset: 0x20 */
DECL|CWDR|member|__IO uint32_t CWDR; /**< CCM Wakeup Detector Register, offset: 0x44 */
DECL|Cortex_M4_IRQn|enumerator|Cortex_M4_IRQn = 0, /**< Cache Controller interrupt */
DECL|DACAMP|member|__IO uint32_t DACAMP; /**< Clamp DAC Trim, offset: 0x44C */
DECL|DAP_IRQn|enumerator|DAP_IRQn = 1, /**< Debug Access Port interrupt request. */
DECL|DATAPTR_CLR|member|__IO uint32_t DATAPTR_CLR; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x48 */
DECL|DATAPTR_SET|member|__IO uint32_t DATAPTR_SET; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x44 */
DECL|DATAPTR_TOG|member|__IO uint32_t DATAPTR_TOG; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x4C */
DECL|DATAPTR|member|__IO uint32_t DATAPTR; /**< Hardware BCH ECC Loopback Data Buffer Register, offset: 0x40 */
DECL|DATA_BUFF_ACC_PORT|member|__IO uint32_t DATA_BUFF_ACC_PORT; /**< Data Buffer Access Port, offset: 0x20 */
DECL|DATA|member|__IO uint32_t DATA; /**< GPMI DMA Data Transfer Register Description, offset: 0xA0 */
DECL|DATA|member|__IO uint32_t DATA; /**< LCD Interface Data Register, offset: 0x180 */
DECL|DATA|member|__IO uint32_t DATA; /**< OTP Controller Write Data Register, offset: 0x20 */
DECL|DBGAHBMREAD_CLR|member|__I uint32_t DBGAHBMREAD_CLR; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x148 */
DECL|DBGAHBMREAD_SET|member|__I uint32_t DBGAHBMREAD_SET; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x144 */
DECL|DBGAHBMREAD_TOG|member|__I uint32_t DBGAHBMREAD_TOG; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x14C */
DECL|DBGAHBMREAD|member|__I uint32_t DBGAHBMREAD; /**< Bus Master and ECC Controller Debug Read Register, offset: 0x140 */
DECL|DBGCSFEREAD_CLR|member|__I uint32_t DBGCSFEREAD_CLR; /**< Chien Search Debug Read Register, offset: 0x128 */
DECL|DBGCSFEREAD_SET|member|__I uint32_t DBGCSFEREAD_SET; /**< Chien Search Debug Read Register, offset: 0x124 */
DECL|DBGCSFEREAD_TOG|member|__I uint32_t DBGCSFEREAD_TOG; /**< Chien Search Debug Read Register, offset: 0x12C */
DECL|DBGCSFEREAD|member|__I uint32_t DBGCSFEREAD; /**< Chien Search Debug Read Register, offset: 0x120 */
DECL|DBGFBH|member|__IO uint32_t DBGFBH; /**< Debug Framebuffer, offset: 0xD0 */
DECL|DBGFBL|member|__IO uint32_t DBGFBL; /**< Debug Framebuffer 2, offset: 0xD4 */
DECL|DBGKESREAD_CLR|member|__I uint32_t DBGKESREAD_CLR; /**< KES Debug Read Register, offset: 0x118 */
DECL|DBGKESREAD_SET|member|__I uint32_t DBGKESREAD_SET; /**< KES Debug Read Register, offset: 0x114 */
DECL|DBGKESREAD_TOG|member|__I uint32_t DBGKESREAD_TOG; /**< KES Debug Read Register, offset: 0x11C */
DECL|DBGKESREAD|member|__I uint32_t DBGKESREAD; /**< KES Debug Read Register, offset: 0x110 */
DECL|DBGSYNDGENREAD_CLR|member|__I uint32_t DBGSYNDGENREAD_CLR; /**< Syndrome Generator Debug Read Register, offset: 0x138 */
DECL|DBGSYNDGENREAD_SET|member|__I uint32_t DBGSYNDGENREAD_SET; /**< Syndrome Generator Debug Read Register, offset: 0x134 */
DECL|DBGSYNDGENREAD_TOG|member|__I uint32_t DBGSYNDGENREAD_TOG; /**< Syndrome Generator Debug Read Register, offset: 0x13C */
DECL|DBGSYNDGENREAD|member|__I uint32_t DBGSYNDGENREAD; /**< Syndrome Generator Debug Read Register, offset: 0x130 */
DECL|DC0PTR|member|__IO uint32_t DC0PTR; /**< Channel 0 Pointer, offset: 0x0 */
DECL|DCIC1_BASE_PTR|macro|DCIC1_BASE_PTR
DECL|DCIC1_BASE|macro|DCIC1_BASE
DECL|DCIC1_DCICC|macro|DCIC1_DCICC
DECL|DCIC1_DCICIC|macro|DCIC1_DCICIC
DECL|DCIC1_DCICRCS|macro|DCIC1_DCICRCS
DECL|DCIC1_DCICRC|macro|DCIC1_DCICRC
DECL|DCIC1_DCICRRS|macro|DCIC1_DCICRRS
DECL|DCIC1_DCICRS|macro|DCIC1_DCICRS
DECL|DCIC1_DCICS|macro|DCIC1_DCICS
DECL|DCIC1_IRQn|enumerator|DCIC1_IRQn = 124, /**< DCIC1 interrupt request. */
DECL|DCIC1|macro|DCIC1
DECL|DCIC2_BASE_PTR|macro|DCIC2_BASE_PTR
DECL|DCIC2_BASE|macro|DCIC2_BASE
DECL|DCIC2_DCICC|macro|DCIC2_DCICC
DECL|DCIC2_DCICIC|macro|DCIC2_DCICIC
DECL|DCIC2_DCICRCS|macro|DCIC2_DCICRCS
DECL|DCIC2_DCICRC|macro|DCIC2_DCICRC
DECL|DCIC2_DCICRRS|macro|DCIC2_DCICRRS
DECL|DCIC2_DCICRS|macro|DCIC2_DCICRS
DECL|DCIC2_DCICS|macro|DCIC2_DCICS
DECL|DCIC2_IRQn|enumerator|DCIC2_IRQn = 125, /**< DCIC2 interrupt request. */
DECL|DCIC2|macro|DCIC2
DECL|DCICC|member|__IO uint32_t DCICC; /**< DCIC Control Register, offset: 0x0 */
DECL|DCICIC|member|__IO uint32_t DCICIC; /**< DCIC Interrupt Control Register, offset: 0x4 */
DECL|DCICRCS|member|__I uint32_t DCICRCS; /**< DCIC ROI Calculated Signature m, offset: 0x1C */
DECL|DCICRC|member|__IO uint32_t DCICRC; /**< DCIC ROI Config Register m, offset: 0x10 */
DECL|DCICRRS|member|__IO uint32_t DCICRRS; /**< DCIC ROI Reference Signature Register m, offset: 0x18 */
DECL|DCICRS|member|__IO uint32_t DCICRS; /**< DCIC ROI Size Register m, offset: 0x14 */
DECL|DCICS|member|__IO uint32_t DCICS; /**< DCIC Status Register, offset: 0x8 */
DECL|DCIC_BASE_ADDRS|macro|DCIC_BASE_ADDRS
DECL|DCIC_BASE_PTRS|macro|DCIC_BASE_PTRS
DECL|DCIC_DCICC_CLK_POL_MASK|macro|DCIC_DCICC_CLK_POL_MASK
DECL|DCIC_DCICC_CLK_POL_SHIFT|macro|DCIC_DCICC_CLK_POL_SHIFT
DECL|DCIC_DCICC_DE_POL_MASK|macro|DCIC_DCICC_DE_POL_MASK
DECL|DCIC_DCICC_DE_POL_SHIFT|macro|DCIC_DCICC_DE_POL_SHIFT
DECL|DCIC_DCICC_HSYNC_POL_MASK|macro|DCIC_DCICC_HSYNC_POL_MASK
DECL|DCIC_DCICC_HSYNC_POL_SHIFT|macro|DCIC_DCICC_HSYNC_POL_SHIFT
DECL|DCIC_DCICC_IC_EN_MASK|macro|DCIC_DCICC_IC_EN_MASK
DECL|DCIC_DCICC_IC_EN_SHIFT|macro|DCIC_DCICC_IC_EN_SHIFT
DECL|DCIC_DCICC_REG|macro|DCIC_DCICC_REG
DECL|DCIC_DCICC_VSYNC_POL_MASK|macro|DCIC_DCICC_VSYNC_POL_MASK
DECL|DCIC_DCICC_VSYNC_POL_SHIFT|macro|DCIC_DCICC_VSYNC_POL_SHIFT
DECL|DCIC_DCICIC_EI_MASK_MASK|macro|DCIC_DCICIC_EI_MASK_MASK
DECL|DCIC_DCICIC_EI_MASK_SHIFT|macro|DCIC_DCICIC_EI_MASK_SHIFT
DECL|DCIC_DCICIC_EXT_SIG_EN_MASK|macro|DCIC_DCICIC_EXT_SIG_EN_MASK
DECL|DCIC_DCICIC_EXT_SIG_EN_SHIFT|macro|DCIC_DCICIC_EXT_SIG_EN_SHIFT
DECL|DCIC_DCICIC_FI_MASK_MASK|macro|DCIC_DCICIC_FI_MASK_MASK
DECL|DCIC_DCICIC_FI_MASK_SHIFT|macro|DCIC_DCICIC_FI_MASK_SHIFT
DECL|DCIC_DCICIC_FREEZE_MASK_MASK|macro|DCIC_DCICIC_FREEZE_MASK_MASK
DECL|DCIC_DCICIC_FREEZE_MASK_SHIFT|macro|DCIC_DCICIC_FREEZE_MASK_SHIFT
DECL|DCIC_DCICIC_REG|macro|DCIC_DCICIC_REG
DECL|DCIC_DCICRCS_CALCULATED_SIGNATURE_MASK|macro|DCIC_DCICRCS_CALCULATED_SIGNATURE_MASK
DECL|DCIC_DCICRCS_CALCULATED_SIGNATURE_SHIFT|macro|DCIC_DCICRCS_CALCULATED_SIGNATURE_SHIFT
DECL|DCIC_DCICRCS_CALCULATED_SIGNATURE|macro|DCIC_DCICRCS_CALCULATED_SIGNATURE
DECL|DCIC_DCICRCS_REG|macro|DCIC_DCICRCS_REG
DECL|DCIC_DCICRC_REG|macro|DCIC_DCICRC_REG
DECL|DCIC_DCICRC_ROI_EN_MASK|macro|DCIC_DCICRC_ROI_EN_MASK
DECL|DCIC_DCICRC_ROI_EN_SHIFT|macro|DCIC_DCICRC_ROI_EN_SHIFT
DECL|DCIC_DCICRC_ROI_FREEZE_MASK|macro|DCIC_DCICRC_ROI_FREEZE_MASK
DECL|DCIC_DCICRC_ROI_FREEZE_SHIFT|macro|DCIC_DCICRC_ROI_FREEZE_SHIFT
DECL|DCIC_DCICRC_START_OFFSET_X_MASK|macro|DCIC_DCICRC_START_OFFSET_X_MASK
DECL|DCIC_DCICRC_START_OFFSET_X_SHIFT|macro|DCIC_DCICRC_START_OFFSET_X_SHIFT
DECL|DCIC_DCICRC_START_OFFSET_X|macro|DCIC_DCICRC_START_OFFSET_X
DECL|DCIC_DCICRC_START_OFFSET_Y_MASK|macro|DCIC_DCICRC_START_OFFSET_Y_MASK
DECL|DCIC_DCICRC_START_OFFSET_Y_SHIFT|macro|DCIC_DCICRC_START_OFFSET_Y_SHIFT
DECL|DCIC_DCICRC_START_OFFSET_Y|macro|DCIC_DCICRC_START_OFFSET_Y
DECL|DCIC_DCICRRS_REFERENCE_SIGNATURE_MASK|macro|DCIC_DCICRRS_REFERENCE_SIGNATURE_MASK
DECL|DCIC_DCICRRS_REFERENCE_SIGNATURE_SHIFT|macro|DCIC_DCICRRS_REFERENCE_SIGNATURE_SHIFT
DECL|DCIC_DCICRRS_REFERENCE_SIGNATURE|macro|DCIC_DCICRRS_REFERENCE_SIGNATURE
DECL|DCIC_DCICRRS_REG|macro|DCIC_DCICRRS_REG
DECL|DCIC_DCICRS_END_OFFSET_X_MASK|macro|DCIC_DCICRS_END_OFFSET_X_MASK
DECL|DCIC_DCICRS_END_OFFSET_X_SHIFT|macro|DCIC_DCICRS_END_OFFSET_X_SHIFT
DECL|DCIC_DCICRS_END_OFFSET_X|macro|DCIC_DCICRS_END_OFFSET_X
DECL|DCIC_DCICRS_END_OFFSET_Y_MASK|macro|DCIC_DCICRS_END_OFFSET_Y_MASK
DECL|DCIC_DCICRS_END_OFFSET_Y_SHIFT|macro|DCIC_DCICRS_END_OFFSET_Y_SHIFT
DECL|DCIC_DCICRS_END_OFFSET_Y|macro|DCIC_DCICRS_END_OFFSET_Y
DECL|DCIC_DCICRS_REG|macro|DCIC_DCICRS_REG
DECL|DCIC_DCICS_EI_STAT_MASK|macro|DCIC_DCICS_EI_STAT_MASK
DECL|DCIC_DCICS_EI_STAT_SHIFT|macro|DCIC_DCICS_EI_STAT_SHIFT
DECL|DCIC_DCICS_FI_STAT_MASK|macro|DCIC_DCICS_FI_STAT_MASK
DECL|DCIC_DCICS_FI_STAT_SHIFT|macro|DCIC_DCICS_FI_STAT_SHIFT
DECL|DCIC_DCICS_REG|macro|DCIC_DCICS_REG
DECL|DCIC_DCICS_ROI_MATCH_STAT_MASK|macro|DCIC_DCICS_ROI_MATCH_STAT_MASK
DECL|DCIC_DCICS_ROI_MATCH_STAT_SHIFT|macro|DCIC_DCICS_ROI_MATCH_STAT_SHIFT
DECL|DCIC_DCICS_ROI_MATCH_STAT|macro|DCIC_DCICS_ROI_MATCH_STAT
DECL|DCIC_IRQS|macro|DCIC_IRQS
DECL|DCIC_MemMapPtr|typedef|} DCIC_Type, *DCIC_MemMapPtr;
DECL|DCIC_Type|typedef|} DCIC_Type, *DCIC_MemMapPtr;
DECL|DCOFF|member|__IO uint32_t DCOFF; /**< DC Offset, offset: 0x78 */
DECL|DCR|member|__IO uint32_t DCR; /**< DLL Control Register, offset: 0x94 */
DECL|DCR|member|__IO uint32_t DCR; /**< Debug Control Register,offset: 0x4 */
DECL|DCR|member|} DCR;
DECL|DEBUG0_CLR|member|__IO uint32_t DEBUG0_CLR; /**< Hardware BCH ECC Debug Register0, offset: 0x108 */
DECL|DEBUG0_SET|member|__IO uint32_t DEBUG0_SET; /**< Hardware BCH ECC Debug Register0, offset: 0x104 */
DECL|DEBUG0_STATUS|member|__I uint32_t DEBUG0_STATUS; /**< UTMI Debug Status Register 0, offset: 0x60 */
DECL|DEBUG0_TOG|member|__IO uint32_t DEBUG0_TOG; /**< Hardware BCH ECC Debug Register0, offset: 0x10C */
DECL|DEBUG0|member|__I uint32_t DEBUG0; /**< Debug 0 Register, offset: 0x3D0 */
DECL|DEBUG0|member|__I uint32_t DEBUG0; /**< LCD Interface Debug0 Register, offset: 0x1D0 */
DECL|DEBUG0|member|__IO uint32_t DEBUG0; /**< Hardware BCH ECC Debug Register0, offset: 0x100 */
DECL|DEBUG1_CLR|member|__IO uint32_t DEBUG1_CLR; /**< Hardware BCH ECC Debug Register 1 , offset: 0x178 */
DECL|DEBUG1_CLR|member|__IO uint32_t DEBUG1_CLR; /**< UTMI Debug Status Register 1, offset: 0x78 */
DECL|DEBUG1_SET|member|__IO uint32_t DEBUG1_SET; /**< Hardware BCH ECC Debug Register 1 , offset: 0x174 */
DECL|DEBUG1_SET|member|__IO uint32_t DEBUG1_SET; /**< UTMI Debug Status Register 1, offset: 0x74 */
DECL|DEBUG1_TOG|member|__IO uint32_t DEBUG1_TOG; /**< Hardware BCH ECC Debug Register 1 , offset: 0x17C */
DECL|DEBUG1_TOG|member|__IO uint32_t DEBUG1_TOG; /**< UTMI Debug Status Register 1, offset: 0x7C */
DECL|DEBUG1|member|__I uint32_t DEBUG1; /**< Debug 1 Register, offset: 0x3E0 */
DECL|DEBUG1|member|__I uint32_t DEBUG1; /**< LCD Interface Debug1 Register, offset: 0x1E0 */
DECL|DEBUG1|member|__IO uint32_t DEBUG1; /**< Hardware BCH ECC Debug Register 1 , offset: 0x170 */
DECL|DEBUG1|member|__IO uint32_t DEBUG1; /**< UTMI Debug Status Register 1, offset: 0x70 */
DECL|DEBUG2|member|__I uint32_t DEBUG2; /**< LCD Interface Debug2 Register, offset: 0x1F0 */
DECL|DEBUG2|member|__IO uint32_t DEBUG2; /**< GPMI Debug2 Information Register Description, offset: 0xE0 */
DECL|DEBUG3|member|__I uint32_t DEBUG3; /**< GPMI Debug3 Information Register Description, offset: 0xF0 */
DECL|DEBUG3|member|__IO uint32_t DEBUG3; /**< eLCDIF Interface Debug3 Register, offset: 0x270 */
DECL|DEBUG4|member|__IO uint32_t DEBUG4; /**< LCD Interface Debug4 , offset: 0x280 */
DECL|DEBUG5|member|__IO uint32_t DEBUG5; /**< LCD Interface Debug5 , offset: 0x290 */
DECL|DEBUG_CLR|member|__IO uint32_t DEBUG_CLR; /**< USB PHY Debug Register, offset: 0x58 */
DECL|DEBUG_SET|member|__IO uint32_t DEBUG_SET; /**< USB PHY Debug Register, offset: 0x54 */
DECL|DEBUG_TOG|member|__IO uint32_t DEBUG_TOG; /**< USB PHY Debug Register, offset: 0x5C */
DECL|DEBUG|member|__I uint32_t DEBUG; /**< GPMI Debug Information Register Description, offset: 0xC0 */
DECL|DEBUG|member|__IO uint32_t DEBUG; /**< USB PHY Debug Register, offset: 0x50 */
DECL|DIGPROG|member|__I uint32_t DIGPROG; /**< Chip Silicon Version, offset: 0x260 */
DECL|DISPLAY_CTRL|member|__IO uint32_t DISPLAY_CTRL; /**< PGC Control Register, offset: 0x240 */
DECL|DISPLAY_PDNSCR|member|__IO uint32_t DISPLAY_PDNSCR; /**< Pull Down Sequence Control Register, offset: 0x248 */
DECL|DISPLAY_PUPSCR|member|__IO uint32_t DISPLAY_PUPSCR; /**< Power Up Sequence Control Register, offset: 0x244 */
DECL|DISPLAY_SR|member|__IO uint32_t DISPLAY_SR; /**< Power Gating Controller Status Register, offset: 0x24C */
DECL|DLL_CTRL|member|__IO uint32_t DLL_CTRL; /**< DLL (Delay Line) Control, offset: 0x60 */
DECL|DLL_STATUS|member|__I uint32_t DLL_STATUS; /**< DLL Status, offset: 0x64 */
DECL|DMACFG|member|__IO uint32_t DMACFG[2]; /**< DMA Class Based Configuration, array offset: 0x1D8, array step: 0x4 */
DECL|DMAREG|member|__IO uint32_t DMAREG; /**< DMA Control Register, offset: 0x14 */
DECL|DR|member|__I uint32_t DR; /**< GPC Debug Register, offset: 0x30 */
DECL|DR|member|__IO uint32_t DR; /**< GPIO data register, offset: 0x0 */
DECL|DSPOVR|member|__IO uint32_t DSPOVR; /**< Channel BP Override, offset: 0x14 */
DECL|DSR|member|__I uint32_t DSR; /**< DLL Status Register, offset: 0x98 */
DECL|DSTART|member|__I uint32_t DSTART; /**< Channel Start, offset: 0xC */
DECL|DS_ADDR|member|__IO uint32_t DS_ADDR; /**< DMA System Address, offset: 0x0 */
DECL|DVFSC_BASE_ADDRS|macro|DVFSC_BASE_ADDRS
DECL|DVFSC_BASE_PTRS|macro|DVFSC_BASE_PTRS
DECL|DVFSC_BASE_PTR|macro|DVFSC_BASE_PTR
DECL|DVFSC_BASE|macro|DVFSC_BASE
DECL|DVFSC_CNTR_DIV3CK_MASK|macro|DVFSC_CNTR_DIV3CK_MASK
DECL|DVFSC_CNTR_DIV3CK_SHIFT|macro|DVFSC_CNTR_DIV3CK_SHIFT
DECL|DVFSC_CNTR_DIV3CK|macro|DVFSC_CNTR_DIV3CK
DECL|DVFSC_CNTR_DIV_RATIO_MASK|macro|DVFSC_CNTR_DIV_RATIO_MASK
DECL|DVFSC_CNTR_DIV_RATIO_SHIFT|macro|DVFSC_CNTR_DIV_RATIO_SHIFT
DECL|DVFSC_CNTR_DIV_RATIO|macro|DVFSC_CNTR_DIV_RATIO
DECL|DVFSC_CNTR_DVFEV_MASK|macro|DVFSC_CNTR_DVFEV_MASK
DECL|DVFSC_CNTR_DVFEV_SHIFT|macro|DVFSC_CNTR_DVFEV_SHIFT
DECL|DVFSC_CNTR_DVFIS_MASK|macro|DVFSC_CNTR_DVFIS_MASK
DECL|DVFSC_CNTR_DVFIS_SHIFT|macro|DVFSC_CNTR_DVFIS_SHIFT
DECL|DVFSC_CNTR_FSVAIM_MASK|macro|DVFSC_CNTR_FSVAIM_MASK
DECL|DVFSC_CNTR_FSVAIM_SHIFT|macro|DVFSC_CNTR_FSVAIM_SHIFT
DECL|DVFSC_CNTR_FSVAI_MASK|macro|DVFSC_CNTR_FSVAI_MASK
DECL|DVFSC_CNTR_FSVAI_SHIFT|macro|DVFSC_CNTR_FSVAI_SHIFT
DECL|DVFSC_CNTR_FSVAI|macro|DVFSC_CNTR_FSVAI
DECL|DVFSC_CNTR_LBFL0_MASK|macro|DVFSC_CNTR_LBFL0_MASK
DECL|DVFSC_CNTR_LBFL0_SHIFT|macro|DVFSC_CNTR_LBFL0_SHIFT
DECL|DVFSC_CNTR_LBFL1_MASK|macro|DVFSC_CNTR_LBFL1_MASK
DECL|DVFSC_CNTR_LBFL1_SHIFT|macro|DVFSC_CNTR_LBFL1_SHIFT
DECL|DVFSC_CNTR_LBMI_MASK|macro|DVFSC_CNTR_LBMI_MASK
DECL|DVFSC_CNTR_LBMI_SHIFT|macro|DVFSC_CNTR_LBMI_SHIFT
DECL|DVFSC_CNTR_LTBRSH_MASK|macro|DVFSC_CNTR_LTBRSH_MASK
DECL|DVFSC_CNTR_LTBRSH_SHIFT|macro|DVFSC_CNTR_LTBRSH_SHIFT
DECL|DVFSC_CNTR_LTBRSR_MASK|macro|DVFSC_CNTR_LTBRSR_MASK
DECL|DVFSC_CNTR_LTBRSR_SHIFT|macro|DVFSC_CNTR_LTBRSR_SHIFT
DECL|DVFSC_CNTR_LTBRSR|macro|DVFSC_CNTR_LTBRSR
DECL|DVFSC_CNTR_MAXF_MASK|macro|DVFSC_CNTR_MAXF_MASK
DECL|DVFSC_CNTR_MAXF_SHIFT|macro|DVFSC_CNTR_MAXF_SHIFT
DECL|DVFSC_CNTR_MINF_MASK|macro|DVFSC_CNTR_MINF_MASK
DECL|DVFSC_CNTR_MINF_SHIFT|macro|DVFSC_CNTR_MINF_SHIFT
DECL|DVFSC_CNTR_PFUE_MASK|macro|DVFSC_CNTR_PFUE_MASK
DECL|DVFSC_CNTR_PFUE_SHIFT|macro|DVFSC_CNTR_PFUE_SHIFT
DECL|DVFSC_CNTR_PFUS_MASK|macro|DVFSC_CNTR_PFUS_MASK
DECL|DVFSC_CNTR_PFUS_SHIFT|macro|DVFSC_CNTR_PFUS_SHIFT
DECL|DVFSC_CNTR_PFUS|macro|DVFSC_CNTR_PFUS
DECL|DVFSC_CNTR_PIRQS_MASK|macro|DVFSC_CNTR_PIRQS_MASK
DECL|DVFSC_CNTR_PIRQS_SHIFT|macro|DVFSC_CNTR_PIRQS_SHIFT
DECL|DVFSC_CNTR_REG|macro|DVFSC_CNTR_REG
DECL|DVFSC_CNTR|macro|DVFSC_CNTR
DECL|DVFSC_COUN_DN_CNT_MASK|macro|DVFSC_COUN_DN_CNT_MASK
DECL|DVFSC_COUN_DN_CNT_SHIFT|macro|DVFSC_COUN_DN_CNT_SHIFT
DECL|DVFSC_COUN_DN_CNT|macro|DVFSC_COUN_DN_CNT
DECL|DVFSC_COUN_REG|macro|DVFSC_COUN_REG
DECL|DVFSC_COUN_UPCNT_MASK|macro|DVFSC_COUN_UPCNT_MASK
DECL|DVFSC_COUN_UPCNT_SHIFT|macro|DVFSC_COUN_UPCNT_SHIFT
DECL|DVFSC_COUN_UPCNT|macro|DVFSC_COUN_UPCNT
DECL|DVFSC_COUN|macro|DVFSC_COUN
DECL|DVFSC_DVFSEMAC_DVFEN0_MASK|macro|DVFSC_DVFSEMAC_DVFEN0_MASK
DECL|DVFSC_DVFSEMAC_DVFEN0_SHIFT|macro|DVFSC_DVFSEMAC_DVFEN0_SHIFT
DECL|DVFSC_DVFSEMAC_EMAC_MASK|macro|DVFSC_DVFSEMAC_EMAC_MASK
DECL|DVFSC_DVFSEMAC_EMAC_SHIFT|macro|DVFSC_DVFSEMAC_EMAC_SHIFT
DECL|DVFSC_DVFSEMAC_EMAC|macro|DVFSC_DVFSEMAC_EMAC
DECL|DVFSC_DVFSEMAC_FSVAI0_MASK|macro|DVFSC_DVFSEMAC_FSVAI0_MASK
DECL|DVFSC_DVFSEMAC_FSVAI0_SHIFT|macro|DVFSC_DVFSEMAC_FSVAI0_SHIFT
DECL|DVFSC_DVFSEMAC_FSVAI0|macro|DVFSC_DVFSEMAC_FSVAI0
DECL|DVFSC_DVFSEMAC_REG|macro|DVFSC_DVFSEMAC_REG
DECL|DVFSC_DVFSEMAC_WFIM0_MASK|macro|DVFSC_DVFSEMAC_WFIM0_MASK
DECL|DVFSC_DVFSEMAC_WFIM0_SHIFT|macro|DVFSC_DVFSEMAC_WFIM0_SHIFT
DECL|DVFSC_DVFSEMAC|macro|DVFSC_DVFSEMAC
DECL|DVFSC_DVFSGPBT_GPB0_MASK|macro|DVFSC_DVFSGPBT_GPB0_MASK
DECL|DVFSC_DVFSGPBT_GPB0_SHIFT|macro|DVFSC_DVFSGPBT_GPB0_SHIFT
DECL|DVFSC_DVFSGPBT_GPB10_MASK|macro|DVFSC_DVFSGPBT_GPB10_MASK
DECL|DVFSC_DVFSGPBT_GPB10_SHIFT|macro|DVFSC_DVFSGPBT_GPB10_SHIFT
DECL|DVFSC_DVFSGPBT_GPB11_MASK|macro|DVFSC_DVFSGPBT_GPB11_MASK
DECL|DVFSC_DVFSGPBT_GPB11_SHIFT|macro|DVFSC_DVFSGPBT_GPB11_SHIFT
DECL|DVFSC_DVFSGPBT_GPB12_MASK|macro|DVFSC_DVFSGPBT_GPB12_MASK
DECL|DVFSC_DVFSGPBT_GPB12_SHIFT|macro|DVFSC_DVFSGPBT_GPB12_SHIFT
DECL|DVFSC_DVFSGPBT_GPB13_MASK|macro|DVFSC_DVFSGPBT_GPB13_MASK
DECL|DVFSC_DVFSGPBT_GPB13_SHIFT|macro|DVFSC_DVFSGPBT_GPB13_SHIFT
DECL|DVFSC_DVFSGPBT_GPB14_MASK|macro|DVFSC_DVFSGPBT_GPB14_MASK
DECL|DVFSC_DVFSGPBT_GPB14_SHIFT|macro|DVFSC_DVFSGPBT_GPB14_SHIFT
DECL|DVFSC_DVFSGPBT_GPB15_MASK|macro|DVFSC_DVFSGPBT_GPB15_MASK
DECL|DVFSC_DVFSGPBT_GPB15_SHIFT|macro|DVFSC_DVFSGPBT_GPB15_SHIFT
DECL|DVFSC_DVFSGPBT_GPB1_MASK|macro|DVFSC_DVFSGPBT_GPB1_MASK
DECL|DVFSC_DVFSGPBT_GPB1_SHIFT|macro|DVFSC_DVFSGPBT_GPB1_SHIFT
DECL|DVFSC_DVFSGPBT_GPB2_MASK|macro|DVFSC_DVFSGPBT_GPB2_MASK
DECL|DVFSC_DVFSGPBT_GPB2_SHIFT|macro|DVFSC_DVFSGPBT_GPB2_SHIFT
DECL|DVFSC_DVFSGPBT_GPB3_MASK|macro|DVFSC_DVFSGPBT_GPB3_MASK
DECL|DVFSC_DVFSGPBT_GPB3_SHIFT|macro|DVFSC_DVFSGPBT_GPB3_SHIFT
DECL|DVFSC_DVFSGPBT_GPB4_MASK|macro|DVFSC_DVFSGPBT_GPB4_MASK
DECL|DVFSC_DVFSGPBT_GPB4_SHIFT|macro|DVFSC_DVFSGPBT_GPB4_SHIFT
DECL|DVFSC_DVFSGPBT_GPB5_MASK|macro|DVFSC_DVFSGPBT_GPB5_MASK
DECL|DVFSC_DVFSGPBT_GPB5_SHIFT|macro|DVFSC_DVFSGPBT_GPB5_SHIFT
DECL|DVFSC_DVFSGPBT_GPB6_MASK|macro|DVFSC_DVFSGPBT_GPB6_MASK
DECL|DVFSC_DVFSGPBT_GPB6_SHIFT|macro|DVFSC_DVFSGPBT_GPB6_SHIFT
DECL|DVFSC_DVFSGPBT_GPB7_MASK|macro|DVFSC_DVFSGPBT_GPB7_MASK
DECL|DVFSC_DVFSGPBT_GPB7_SHIFT|macro|DVFSC_DVFSGPBT_GPB7_SHIFT
DECL|DVFSC_DVFSGPBT_GPB8_MASK|macro|DVFSC_DVFSGPBT_GPB8_MASK
DECL|DVFSC_DVFSGPBT_GPB8_SHIFT|macro|DVFSC_DVFSGPBT_GPB8_SHIFT
DECL|DVFSC_DVFSGPBT_GPB9_MASK|macro|DVFSC_DVFSGPBT_GPB9_MASK
DECL|DVFSC_DVFSGPBT_GPB9_SHIFT|macro|DVFSC_DVFSGPBT_GPB9_SHIFT
DECL|DVFSC_DVFSGPBT_REG|macro|DVFSC_DVFSGPBT_REG
DECL|DVFSC_DVFSGPBT|macro|DVFSC_DVFSGPBT
DECL|DVFSC_DVFSGPC0_C0ACT_MASK|macro|DVFSC_DVFSGPC0_C0ACT_MASK
DECL|DVFSC_DVFSGPC0_C0ACT_SHIFT|macro|DVFSC_DVFSGPC0_C0ACT_SHIFT
DECL|DVFSC_DVFSGPC0_C0STRT_MASK|macro|DVFSC_DVFSGPC0_C0STRT_MASK
DECL|DVFSC_DVFSGPC0_C0STRT_SHIFT|macro|DVFSC_DVFSGPC0_C0STRT_SHIFT
DECL|DVFSC_DVFSGPC0_GPBC0_MASK|macro|DVFSC_DVFSGPC0_GPBC0_MASK
DECL|DVFSC_DVFSGPC0_GPBC0_SHIFT|macro|DVFSC_DVFSGPC0_GPBC0_SHIFT
DECL|DVFSC_DVFSGPC0_GPBC0|macro|DVFSC_DVFSGPC0_GPBC0
DECL|DVFSC_DVFSGPC0_REG|macro|DVFSC_DVFSGPC0_REG
DECL|DVFSC_DVFSGPC0|macro|DVFSC_DVFSGPC0
DECL|DVFSC_DVFSGPC1_C1ACT_MASK|macro|DVFSC_DVFSGPC1_C1ACT_MASK
DECL|DVFSC_DVFSGPC1_C1ACT_SHIFT|macro|DVFSC_DVFSGPC1_C1ACT_SHIFT
DECL|DVFSC_DVFSGPC1_C1STRT_MASK|macro|DVFSC_DVFSGPC1_C1STRT_MASK
DECL|DVFSC_DVFSGPC1_C1STRT_SHIFT|macro|DVFSC_DVFSGPC1_C1STRT_SHIFT
DECL|DVFSC_DVFSGPC1_GPBC1_MASK|macro|DVFSC_DVFSGPC1_GPBC1_MASK
DECL|DVFSC_DVFSGPC1_GPBC1_SHIFT|macro|DVFSC_DVFSGPC1_GPBC1_SHIFT
DECL|DVFSC_DVFSGPC1_GPBC1|macro|DVFSC_DVFSGPC1_GPBC1
DECL|DVFSC_DVFSGPC1_REG|macro|DVFSC_DVFSGPC1_REG
DECL|DVFSC_DVFSGPC1|macro|DVFSC_DVFSGPC1
DECL|DVFSC_DVFSLTR0_0_LTS0_0_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_0_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_0_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_0_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_0|macro|DVFSC_DVFSLTR0_0_LTS0_0
DECL|DVFSC_DVFSLTR0_0_LTS0_1_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_1_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_1_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_1_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_1|macro|DVFSC_DVFSLTR0_0_LTS0_1
DECL|DVFSC_DVFSLTR0_0_LTS0_2_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_2_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_2_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_2_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_2|macro|DVFSC_DVFSLTR0_0_LTS0_2
DECL|DVFSC_DVFSLTR0_0_LTS0_3_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_3_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_3_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_3_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_3|macro|DVFSC_DVFSLTR0_0_LTS0_3
DECL|DVFSC_DVFSLTR0_0_LTS0_4_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_4_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_4_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_4_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_4|macro|DVFSC_DVFSLTR0_0_LTS0_4
DECL|DVFSC_DVFSLTR0_0_LTS0_5_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_5_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_5_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_5_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_5|macro|DVFSC_DVFSLTR0_0_LTS0_5
DECL|DVFSC_DVFSLTR0_0_LTS0_6_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_6_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_6_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_6_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_6|macro|DVFSC_DVFSLTR0_0_LTS0_6
DECL|DVFSC_DVFSLTR0_0_LTS0_7_MASK|macro|DVFSC_DVFSLTR0_0_LTS0_7_MASK
DECL|DVFSC_DVFSLTR0_0_LTS0_7_SHIFT|macro|DVFSC_DVFSLTR0_0_LTS0_7_SHIFT
DECL|DVFSC_DVFSLTR0_0_LTS0_7|macro|DVFSC_DVFSLTR0_0_LTS0_7
DECL|DVFSC_DVFSLTR0_0_REG|macro|DVFSC_DVFSLTR0_0_REG
DECL|DVFSC_DVFSLTR0_0|macro|DVFSC_DVFSLTR0_0
DECL|DVFSC_DVFSLTR0_1_LTS0_10_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_10_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_10_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_10_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_10|macro|DVFSC_DVFSLTR0_1_LTS0_10
DECL|DVFSC_DVFSLTR0_1_LTS0_11_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_11_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_11_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_11_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_11|macro|DVFSC_DVFSLTR0_1_LTS0_11
DECL|DVFSC_DVFSLTR0_1_LTS0_12_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_12_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_12_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_12_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_12|macro|DVFSC_DVFSLTR0_1_LTS0_12
DECL|DVFSC_DVFSLTR0_1_LTS0_13_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_13_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_13_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_13_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_13|macro|DVFSC_DVFSLTR0_1_LTS0_13
DECL|DVFSC_DVFSLTR0_1_LTS0_14_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_14_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_14_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_14_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_14|macro|DVFSC_DVFSLTR0_1_LTS0_14
DECL|DVFSC_DVFSLTR0_1_LTS0_15_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_15_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_15_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_15_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_15|macro|DVFSC_DVFSLTR0_1_LTS0_15
DECL|DVFSC_DVFSLTR0_1_LTS0_8_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_8_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_8_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_8_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_8|macro|DVFSC_DVFSLTR0_1_LTS0_8
DECL|DVFSC_DVFSLTR0_1_LTS0_9_MASK|macro|DVFSC_DVFSLTR0_1_LTS0_9_MASK
DECL|DVFSC_DVFSLTR0_1_LTS0_9_SHIFT|macro|DVFSC_DVFSLTR0_1_LTS0_9_SHIFT
DECL|DVFSC_DVFSLTR0_1_LTS0_9|macro|DVFSC_DVFSLTR0_1_LTS0_9
DECL|DVFSC_DVFSLTR0_1_REG|macro|DVFSC_DVFSLTR0_1_REG
DECL|DVFSC_DVFSLTR0_1|macro|DVFSC_DVFSLTR0_1
DECL|DVFSC_DVFSLTR1_0_LTS1_0_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_0_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_0_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_0_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_0|macro|DVFSC_DVFSLTR1_0_LTS1_0
DECL|DVFSC_DVFSLTR1_0_LTS1_1_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_1_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_1_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_1_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_1|macro|DVFSC_DVFSLTR1_0_LTS1_1
DECL|DVFSC_DVFSLTR1_0_LTS1_2_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_2_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_2_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_2_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_2|macro|DVFSC_DVFSLTR1_0_LTS1_2
DECL|DVFSC_DVFSLTR1_0_LTS1_3_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_3_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_3_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_3_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_3|macro|DVFSC_DVFSLTR1_0_LTS1_3
DECL|DVFSC_DVFSLTR1_0_LTS1_4_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_4_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_4_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_4_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_4|macro|DVFSC_DVFSLTR1_0_LTS1_4
DECL|DVFSC_DVFSLTR1_0_LTS1_5_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_5_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_5_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_5_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_5|macro|DVFSC_DVFSLTR1_0_LTS1_5
DECL|DVFSC_DVFSLTR1_0_LTS1_6_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_6_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_6_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_6_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_6|macro|DVFSC_DVFSLTR1_0_LTS1_6
DECL|DVFSC_DVFSLTR1_0_LTS1_7_MASK|macro|DVFSC_DVFSLTR1_0_LTS1_7_MASK
DECL|DVFSC_DVFSLTR1_0_LTS1_7_SHIFT|macro|DVFSC_DVFSLTR1_0_LTS1_7_SHIFT
DECL|DVFSC_DVFSLTR1_0_LTS1_7|macro|DVFSC_DVFSLTR1_0_LTS1_7
DECL|DVFSC_DVFSLTR1_0_REG|macro|DVFSC_DVFSLTR1_0_REG
DECL|DVFSC_DVFSLTR1_0|macro|DVFSC_DVFSLTR1_0
DECL|DVFSC_DVFSLTR1_1_LTS1_10_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_10_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_10_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_10_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_10|macro|DVFSC_DVFSLTR1_1_LTS1_10
DECL|DVFSC_DVFSLTR1_1_LTS1_11_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_11_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_11_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_11_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_11|macro|DVFSC_DVFSLTR1_1_LTS1_11
DECL|DVFSC_DVFSLTR1_1_LTS1_12_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_12_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_12_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_12_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_12|macro|DVFSC_DVFSLTR1_1_LTS1_12
DECL|DVFSC_DVFSLTR1_1_LTS1_13_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_13_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_13_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_13_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_13|macro|DVFSC_DVFSLTR1_1_LTS1_13
DECL|DVFSC_DVFSLTR1_1_LTS1_14_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_14_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_14_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_14_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_14|macro|DVFSC_DVFSLTR1_1_LTS1_14
DECL|DVFSC_DVFSLTR1_1_LTS1_15_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_15_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_15_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_15_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_15|macro|DVFSC_DVFSLTR1_1_LTS1_15
DECL|DVFSC_DVFSLTR1_1_LTS1_8_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_8_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_8_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_8_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_8|macro|DVFSC_DVFSLTR1_1_LTS1_8
DECL|DVFSC_DVFSLTR1_1_LTS1_9_MASK|macro|DVFSC_DVFSLTR1_1_LTS1_9_MASK
DECL|DVFSC_DVFSLTR1_1_LTS1_9_SHIFT|macro|DVFSC_DVFSLTR1_1_LTS1_9_SHIFT
DECL|DVFSC_DVFSLTR1_1_LTS1_9|macro|DVFSC_DVFSLTR1_1_LTS1_9
DECL|DVFSC_DVFSLTR1_1_REG|macro|DVFSC_DVFSLTR1_1_REG
DECL|DVFSC_DVFSLTR1_1|macro|DVFSC_DVFSLTR1_1
DECL|DVFSC_DVFSPT0_FPTN0_MASK|macro|DVFSC_DVFSPT0_FPTN0_MASK
DECL|DVFSC_DVFSPT0_FPTN0_SHIFT|macro|DVFSC_DVFSPT0_FPTN0_SHIFT
DECL|DVFSC_DVFSPT0_FPTN0|macro|DVFSC_DVFSPT0_FPTN0
DECL|DVFSC_DVFSPT0_PT0A_MASK|macro|DVFSC_DVFSPT0_PT0A_MASK
DECL|DVFSC_DVFSPT0_PT0A_SHIFT|macro|DVFSC_DVFSPT0_PT0A_SHIFT
DECL|DVFSC_DVFSPT0_REG|macro|DVFSC_DVFSPT0_REG
DECL|DVFSC_DVFSPT0|macro|DVFSC_DVFSPT0
DECL|DVFSC_DVFSPT1_FPTN1_MASK|macro|DVFSC_DVFSPT1_FPTN1_MASK
DECL|DVFSC_DVFSPT1_FPTN1_SHIFT|macro|DVFSC_DVFSPT1_FPTN1_SHIFT
DECL|DVFSC_DVFSPT1_FPTN1|macro|DVFSC_DVFSPT1_FPTN1
DECL|DVFSC_DVFSPT1_PT1A_MASK|macro|DVFSC_DVFSPT1_PT1A_MASK
DECL|DVFSC_DVFSPT1_PT1A_SHIFT|macro|DVFSC_DVFSPT1_PT1A_SHIFT
DECL|DVFSC_DVFSPT1_REG|macro|DVFSC_DVFSPT1_REG
DECL|DVFSC_DVFSPT1|macro|DVFSC_DVFSPT1
DECL|DVFSC_DVFSPT2_FPTN2_MASK|macro|DVFSC_DVFSPT2_FPTN2_MASK
DECL|DVFSC_DVFSPT2_FPTN2_SHIFT|macro|DVFSC_DVFSPT2_FPTN2_SHIFT
DECL|DVFSC_DVFSPT2_FPTN2|macro|DVFSC_DVFSPT2_FPTN2
DECL|DVFSC_DVFSPT2_P2THR_MASK|macro|DVFSC_DVFSPT2_P2THR_MASK
DECL|DVFSC_DVFSPT2_P2THR_SHIFT|macro|DVFSC_DVFSPT2_P2THR_SHIFT
DECL|DVFSC_DVFSPT2_P2THR|macro|DVFSC_DVFSPT2_P2THR
DECL|DVFSC_DVFSPT2_PT2A_MASK|macro|DVFSC_DVFSPT2_PT2A_MASK
DECL|DVFSC_DVFSPT2_PT2A_SHIFT|macro|DVFSC_DVFSPT2_PT2A_SHIFT
DECL|DVFSC_DVFSPT2_REG|macro|DVFSC_DVFSPT2_REG
DECL|DVFSC_DVFSPT2|macro|DVFSC_DVFSPT2
DECL|DVFSC_DVFSPT3_FPTN3_MASK|macro|DVFSC_DVFSPT3_FPTN3_MASK
DECL|DVFSC_DVFSPT3_FPTN3_SHIFT|macro|DVFSC_DVFSPT3_FPTN3_SHIFT
DECL|DVFSC_DVFSPT3_FPTN3|macro|DVFSC_DVFSPT3_FPTN3
DECL|DVFSC_DVFSPT3_PT3A_MASK|macro|DVFSC_DVFSPT3_PT3A_MASK
DECL|DVFSC_DVFSPT3_PT3A_SHIFT|macro|DVFSC_DVFSPT3_PT3A_SHIFT
DECL|DVFSC_DVFSPT3_REG|macro|DVFSC_DVFSPT3_REG
DECL|DVFSC_DVFSPT3|macro|DVFSC_DVFSPT3
DECL|DVFSC_DVFSSIG0_REG|macro|DVFSC_DVFSSIG0_REG
DECL|DVFSC_DVFSSIG0_WSW0_MASK|macro|DVFSC_DVFSSIG0_WSW0_MASK
DECL|DVFSC_DVFSSIG0_WSW0_SHIFT|macro|DVFSC_DVFSSIG0_WSW0_SHIFT
DECL|DVFSC_DVFSSIG0_WSW0|macro|DVFSC_DVFSSIG0_WSW0
DECL|DVFSC_DVFSSIG0_WSW1_MASK|macro|DVFSC_DVFSSIG0_WSW1_MASK
DECL|DVFSC_DVFSSIG0_WSW1_SHIFT|macro|DVFSC_DVFSSIG0_WSW1_SHIFT
DECL|DVFSC_DVFSSIG0_WSW1|macro|DVFSC_DVFSSIG0_WSW1
DECL|DVFSC_DVFSSIG0_WSW2_MASK|macro|DVFSC_DVFSSIG0_WSW2_MASK
DECL|DVFSC_DVFSSIG0_WSW2_SHIFT|macro|DVFSC_DVFSSIG0_WSW2_SHIFT
DECL|DVFSC_DVFSSIG0_WSW2|macro|DVFSC_DVFSSIG0_WSW2
DECL|DVFSC_DVFSSIG0_WSW3_MASK|macro|DVFSC_DVFSSIG0_WSW3_MASK
DECL|DVFSC_DVFSSIG0_WSW3_SHIFT|macro|DVFSC_DVFSSIG0_WSW3_SHIFT
DECL|DVFSC_DVFSSIG0_WSW3|macro|DVFSC_DVFSSIG0_WSW3
DECL|DVFSC_DVFSSIG0_WSW4_MASK|macro|DVFSC_DVFSSIG0_WSW4_MASK
DECL|DVFSC_DVFSSIG0_WSW4_SHIFT|macro|DVFSC_DVFSSIG0_WSW4_SHIFT
DECL|DVFSC_DVFSSIG0_WSW4|macro|DVFSC_DVFSSIG0_WSW4
DECL|DVFSC_DVFSSIG0_WSW5_MASK|macro|DVFSC_DVFSSIG0_WSW5_MASK
DECL|DVFSC_DVFSSIG0_WSW5_SHIFT|macro|DVFSC_DVFSSIG0_WSW5_SHIFT
DECL|DVFSC_DVFSSIG0_WSW5|macro|DVFSC_DVFSSIG0_WSW5
DECL|DVFSC_DVFSSIG0|macro|DVFSC_DVFSSIG0
DECL|DVFSC_MemMapPtr|typedef|} DVFSC_Type, *DVFSC_MemMapPtr;
DECL|DVFSC_SIG1_REG|macro|DVFSC_SIG1_REG
DECL|DVFSC_SIG1_WSW10_MASK|macro|DVFSC_SIG1_WSW10_MASK
DECL|DVFSC_SIG1_WSW10_SHIFT|macro|DVFSC_SIG1_WSW10_SHIFT
DECL|DVFSC_SIG1_WSW10|macro|DVFSC_SIG1_WSW10
DECL|DVFSC_SIG1_WSW11_MASK|macro|DVFSC_SIG1_WSW11_MASK
DECL|DVFSC_SIG1_WSW11_SHIFT|macro|DVFSC_SIG1_WSW11_SHIFT
DECL|DVFSC_SIG1_WSW11|macro|DVFSC_SIG1_WSW11
DECL|DVFSC_SIG1_WSW12_MASK|macro|DVFSC_SIG1_WSW12_MASK
DECL|DVFSC_SIG1_WSW12_SHIFT|macro|DVFSC_SIG1_WSW12_SHIFT
DECL|DVFSC_SIG1_WSW12|macro|DVFSC_SIG1_WSW12
DECL|DVFSC_SIG1_WSW13_MASK|macro|DVFSC_SIG1_WSW13_MASK
DECL|DVFSC_SIG1_WSW13_SHIFT|macro|DVFSC_SIG1_WSW13_SHIFT
DECL|DVFSC_SIG1_WSW13|macro|DVFSC_SIG1_WSW13
DECL|DVFSC_SIG1_WSW14_MASK|macro|DVFSC_SIG1_WSW14_MASK
DECL|DVFSC_SIG1_WSW14_SHIFT|macro|DVFSC_SIG1_WSW14_SHIFT
DECL|DVFSC_SIG1_WSW14|macro|DVFSC_SIG1_WSW14
DECL|DVFSC_SIG1_WSW15_MASK|macro|DVFSC_SIG1_WSW15_MASK
DECL|DVFSC_SIG1_WSW15_SHIFT|macro|DVFSC_SIG1_WSW15_SHIFT
DECL|DVFSC_SIG1_WSW15|macro|DVFSC_SIG1_WSW15
DECL|DVFSC_SIG1_WSW6_MASK|macro|DVFSC_SIG1_WSW6_MASK
DECL|DVFSC_SIG1_WSW6_SHIFT|macro|DVFSC_SIG1_WSW6_SHIFT
DECL|DVFSC_SIG1_WSW6|macro|DVFSC_SIG1_WSW6
DECL|DVFSC_SIG1_WSW7_MASK|macro|DVFSC_SIG1_WSW7_MASK
DECL|DVFSC_SIG1_WSW7_SHIFT|macro|DVFSC_SIG1_WSW7_SHIFT
DECL|DVFSC_SIG1_WSW7|macro|DVFSC_SIG1_WSW7
DECL|DVFSC_SIG1_WSW8_MASK|macro|DVFSC_SIG1_WSW8_MASK
DECL|DVFSC_SIG1_WSW8_SHIFT|macro|DVFSC_SIG1_WSW8_SHIFT
DECL|DVFSC_SIG1_WSW8|macro|DVFSC_SIG1_WSW8
DECL|DVFSC_SIG1_WSW9_MASK|macro|DVFSC_SIG1_WSW9_MASK
DECL|DVFSC_SIG1_WSW9_SHIFT|macro|DVFSC_SIG1_WSW9_SHIFT
DECL|DVFSC_SIG1_WSW9|macro|DVFSC_SIG1_WSW9
DECL|DVFSC_SIG1|macro|DVFSC_SIG1
DECL|DVFSC_THRS_DWTHR_MASK|macro|DVFSC_THRS_DWTHR_MASK
DECL|DVFSC_THRS_DWTHR_SHIFT|macro|DVFSC_THRS_DWTHR_SHIFT
DECL|DVFSC_THRS_DWTHR|macro|DVFSC_THRS_DWTHR
DECL|DVFSC_THRS_PNCTHR_MASK|macro|DVFSC_THRS_PNCTHR_MASK
DECL|DVFSC_THRS_PNCTHR_SHIFT|macro|DVFSC_THRS_PNCTHR_SHIFT
DECL|DVFSC_THRS_PNCTHR|macro|DVFSC_THRS_PNCTHR
DECL|DVFSC_THRS_REG|macro|DVFSC_THRS_REG
DECL|DVFSC_THRS_UPTHR_MASK|macro|DVFSC_THRS_UPTHR_MASK
DECL|DVFSC_THRS_UPTHR_SHIFT|macro|DVFSC_THRS_UPTHR_SHIFT
DECL|DVFSC_THRS_UPTHR|macro|DVFSC_THRS_UPTHR
DECL|DVFSC_THRS|macro|DVFSC_THRS
DECL|DVFSC_Type|typedef|} DVFSC_Type, *DVFSC_MemMapPtr;
DECL|DVFSC|macro|DVFSC
DECL|DVFSEMAC|member|__IO uint32_t DVFSEMAC; /**< DVFS EMAC settings, offset: 0x1C */
DECL|DVFSGPBT|member|__IO uint32_t DVFSGPBT; /**< DVFS general purpose bits enables, offset: 0x18 */
DECL|DVFSGPC0|member|__IO uint32_t DVFSGPC0; /**< DVFS general purpose bit 0 weight counter, offset: 0x10 */
DECL|DVFSGPC1|member|__IO uint32_t DVFSGPC1; /**< DVFS general purpose bit 1 weight counter, offset: 0x14 */
DECL|DVFSLTR0_0|member|__I uint32_t DVFSLTR0_0; /**< DVFS Load Tracking Register 0, portion 0, offset: 0x24 */
DECL|DVFSLTR0_1|member|__I uint32_t DVFSLTR0_1; /**< DVFS Load Tracking Register 0, portion 1, offset: 0x28 */
DECL|DVFSLTR1_0|member|__I uint32_t DVFSLTR1_0; /**< DVFS Load Tracking Register 1, portion 0, offset: 0x2C */
DECL|DVFSLTR1_1|member|__I uint32_t DVFSLTR1_1; /**< DVFS Load Tracking Register 3, portion 1, offset: 0x30 */
DECL|DVFSPT0|member|__IO uint32_t DVFSPT0; /**< DVFS pattern 0 length, offset: 0x34 */
DECL|DVFSPT1|member|__IO uint32_t DVFSPT1; /**< DVFS pattern 1 length, offset: 0x38 */
DECL|DVFSPT2|member|__IO uint32_t DVFSPT2; /**< DVFS pattern 2 length, offset: 0x3C */
DECL|DVFSPT3|member|__IO uint32_t DVFSPT3; /**< DVFS pattern 3 length, offset: 0x40 */
DECL|DVFSSIG0|member|__IO uint32_t DVFSSIG0; /**< DVFS general purpose bits weight, offset: 0xC */
DECL|DVICTRL0|member|__IO uint32_t DVICTRL0; /**< Digital Video Interface Control0 Register, offset: 0xC0 */
DECL|DVICTRL1|member|__IO uint32_t DVICTRL1; /**< Digital Video Interface Control1 Register, offset: 0xD0 */
DECL|DVICTRL2|member|__IO uint32_t DVICTRL2; /**< Digital Video Interface Control2 Register, offset: 0xE0 */
DECL|DVICTRL3|member|__IO uint32_t DVICTRL3; /**< Digital Video Interface Control3 Register, offset: 0xF0 */
DECL|DVICTRL4|member|__IO uint32_t DVICTRL4; /**< Digital Video Interface Control4 Register, offset: 0x100 */
DECL|DebugMonitor_IRQn|enumerator|DebugMonitor_IRQn = -4, /**< Cortex-M4 Debug Monitor Interrupt */
DECL|EAA|member|__IO uint32_t EAA; /**< OnCE Event Address Register A,offset: 0xB */
DECL|EAA|member|} EAA;
DECL|EAB|member|__IO uint32_t EAB; /**< OnCE Event Cell Address Register B,offset: 0xC */
DECL|EAB|member|} EAB;
DECL|EAM|member|__IO uint32_t EAM; /**< OnCE Event Cell Address Mask,offset: 0xD */
DECL|EAM|member|} EAM;
DECL|EAR|member|__IO uint32_t EAR; /**< Error Address Register, offset: 0xA0 */
DECL|ECCCOUNT|member|__IO uint32_t ECCCOUNT; /**< GPMI Integrated ECC Transfer Count Register Description, offset: 0x30 */
DECL|ECCCTRL_CLR|member|__IO uint32_t ECCCTRL_CLR; /**< GPMI Integrated ECC Control Register Description, offset: 0x28 */
DECL|ECCCTRL_SET|member|__IO uint32_t ECCCTRL_SET; /**< GPMI Integrated ECC Control Register Description, offset: 0x24 */
DECL|ECCCTRL_TOG|member|__IO uint32_t ECCCTRL_TOG; /**< GPMI Integrated ECC Control Register Description, offset: 0x2C */
DECL|ECCCTRL|member|__IO uint32_t ECCCTRL; /**< GPMI Integrated ECC Control Register Description, offset: 0x20 */
DECL|ECOUNT|member|__IO uint32_t ECOUNT; /**< OnCE Event Cell Counter,offset: 0x9 */
DECL|ECOUNT|member|} ECOUNT;
DECL|ECR|member|__IO uint32_t ECR; /**< ESAI Control Register, offset: 0x8 */
DECL|ECR|member|__IO uint32_t ECR; /**< Error Counter Register, offset: 0x1C */
DECL|ECR|member|__IO uint32_t ECR; /**< Ethernet Control Register, offset: 0x24 */
DECL|ECSPI1_BASE_PTR|macro|ECSPI1_BASE_PTR
DECL|ECSPI1_BASE|macro|ECSPI1_BASE
DECL|ECSPI1_CONFIGREG|macro|ECSPI1_CONFIGREG
DECL|ECSPI1_CONREG|macro|ECSPI1_CONREG
DECL|ECSPI1_DMAREG|macro|ECSPI1_DMAREG
DECL|ECSPI1_INTREG|macro|ECSPI1_INTREG
DECL|ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT|member|__IO uint32_t ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x710 */
DECL|ECSPI1_IPP_IND_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI1_IPP_IND_MISO_SELECT_INPUT; /**< Select Input Register, offset: 0x714 */
DECL|ECSPI1_IPP_IND_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI1_IPP_IND_MOSI_SELECT_INPUT; /**< Select Input Register, offset: 0x718 */
DECL|ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0|member|__IO uint32_t ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0; /**< Select Input Register, offset: 0x71C */
DECL|ECSPI1_MSGDATA|macro|ECSPI1_MSGDATA
DECL|ECSPI1_PERIODREG|macro|ECSPI1_PERIODREG
DECL|ECSPI1_RXDATA|macro|ECSPI1_RXDATA
DECL|ECSPI1_STATREG|macro|ECSPI1_STATREG
DECL|ECSPI1_TESTREG|macro|ECSPI1_TESTREG
DECL|ECSPI1_TXDATA|macro|ECSPI1_TXDATA
DECL|ECSPI1|macro|ECSPI1
DECL|ECSPI2_BASE_PTR|macro|ECSPI2_BASE_PTR
DECL|ECSPI2_BASE|macro|ECSPI2_BASE
DECL|ECSPI2_CONFIGREG|macro|ECSPI2_CONFIGREG
DECL|ECSPI2_CONREG|macro|ECSPI2_CONREG
DECL|ECSPI2_DMAREG|macro|ECSPI2_DMAREG
DECL|ECSPI2_INTREG|macro|ECSPI2_INTREG
DECL|ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT|member|__IO uint32_t ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x720 */
DECL|ECSPI2_IPP_IND_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI2_IPP_IND_MISO_SELECT_INPUT; /**< Select Input Register, offset: 0x724 */
DECL|ECSPI2_IPP_IND_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI2_IPP_IND_MOSI_SELECT_INPUT; /**< Select Input Register, offset: 0x728 */
DECL|ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0|member|__IO uint32_t ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0; /**< Select Input Register, offset: 0x72C */
DECL|ECSPI2_MSGDATA|macro|ECSPI2_MSGDATA
DECL|ECSPI2_PERIODREG|macro|ECSPI2_PERIODREG
DECL|ECSPI2_RXDATA|macro|ECSPI2_RXDATA
DECL|ECSPI2_STATREG|macro|ECSPI2_STATREG
DECL|ECSPI2_TESTREG|macro|ECSPI2_TESTREG
DECL|ECSPI2_TXDATA|macro|ECSPI2_TXDATA
DECL|ECSPI2|macro|ECSPI2
DECL|ECSPI3_BASE_PTR|macro|ECSPI3_BASE_PTR
DECL|ECSPI3_BASE|macro|ECSPI3_BASE
DECL|ECSPI3_CONFIGREG|macro|ECSPI3_CONFIGREG
DECL|ECSPI3_CONREG|macro|ECSPI3_CONREG
DECL|ECSPI3_DMAREG|macro|ECSPI3_DMAREG
DECL|ECSPI3_INTREG|macro|ECSPI3_INTREG
DECL|ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT|member|__IO uint32_t ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x730 */
DECL|ECSPI3_IPP_IND_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI3_IPP_IND_MISO_SELECT_INPUT; /**< Select Input Register, offset: 0x734 */
DECL|ECSPI3_IPP_IND_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI3_IPP_IND_MOSI_SELECT_INPUT; /**< Select Input Register, offset: 0x738 */
DECL|ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0|member|__IO uint32_t ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0; /**< Select Input Register, offset: 0x73C */
DECL|ECSPI3_MSGDATA|macro|ECSPI3_MSGDATA
DECL|ECSPI3_PERIODREG|macro|ECSPI3_PERIODREG
DECL|ECSPI3_RXDATA|macro|ECSPI3_RXDATA
DECL|ECSPI3_STATREG|macro|ECSPI3_STATREG
DECL|ECSPI3_TESTREG|macro|ECSPI3_TESTREG
DECL|ECSPI3_TXDATA|macro|ECSPI3_TXDATA
DECL|ECSPI3|macro|ECSPI3
DECL|ECSPI4_BASE_PTR|macro|ECSPI4_BASE_PTR
DECL|ECSPI4_BASE|macro|ECSPI4_BASE
DECL|ECSPI4_CONFIGREG|macro|ECSPI4_CONFIGREG
DECL|ECSPI4_CONREG|macro|ECSPI4_CONREG
DECL|ECSPI4_DMAREG|macro|ECSPI4_DMAREG
DECL|ECSPI4_INTREG|macro|ECSPI4_INTREG
DECL|ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT|member|__IO uint32_t ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x740 */
DECL|ECSPI4_IPP_IND_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI4_IPP_IND_MISO_SELECT_INPUT; /**< Select Input Register, offset: 0x744 */
DECL|ECSPI4_IPP_IND_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI4_IPP_IND_MOSI_SELECT_INPUT; /**< Select Input Register, offset: 0x748 */
DECL|ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0|member|__IO uint32_t ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0; /**< Select Input Register, offset: 0x74C */
DECL|ECSPI4_MSGDATA|macro|ECSPI4_MSGDATA
DECL|ECSPI4_PERIODREG|macro|ECSPI4_PERIODREG
DECL|ECSPI4_RXDATA|macro|ECSPI4_RXDATA
DECL|ECSPI4_STATREG|macro|ECSPI4_STATREG
DECL|ECSPI4_TESTREG|macro|ECSPI4_TESTREG
DECL|ECSPI4_TXDATA|macro|ECSPI4_TXDATA
DECL|ECSPI4|macro|ECSPI4
DECL|ECSPI5_BASE_PTR|macro|ECSPI5_BASE_PTR
DECL|ECSPI5_BASE|macro|ECSPI5_BASE
DECL|ECSPI5_CONFIGREG|macro|ECSPI5_CONFIGREG
DECL|ECSPI5_CONREG|macro|ECSPI5_CONREG
DECL|ECSPI5_DMAREG|macro|ECSPI5_DMAREG
DECL|ECSPI5_INTREG|macro|ECSPI5_INTREG
DECL|ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT|member|__IO uint32_t ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x750 */
DECL|ECSPI5_IPP_IND_MISO_SELECT_INPUT|member|__IO uint32_t ECSPI5_IPP_IND_MISO_SELECT_INPUT; /**< Select Input Register, offset: 0x754 */
DECL|ECSPI5_IPP_IND_MOSI_SELECT_INPUT|member|__IO uint32_t ECSPI5_IPP_IND_MOSI_SELECT_INPUT; /**< Select Input Register, offset: 0x758 */
DECL|ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0|member|__IO uint32_t ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0; /**< Select Input Register, offset: 0x75C */
DECL|ECSPI5_MSGDATA|macro|ECSPI5_MSGDATA
DECL|ECSPI5_PERIODREG|macro|ECSPI5_PERIODREG
DECL|ECSPI5_RXDATA|macro|ECSPI5_RXDATA
DECL|ECSPI5_STATREG|macro|ECSPI5_STATREG
DECL|ECSPI5_TESTREG|macro|ECSPI5_TESTREG
DECL|ECSPI5_TXDATA|macro|ECSPI5_TXDATA
DECL|ECSPI5|macro|ECSPI5
DECL|ECSPI_BASE_ADDRS|macro|ECSPI_BASE_ADDRS
DECL|ECSPI_BASE_PTRS|macro|ECSPI_BASE_PTRS
DECL|ECSPI_CONFIGREG_DATA_CTL_MASK|macro|ECSPI_CONFIGREG_DATA_CTL_MASK
DECL|ECSPI_CONFIGREG_DATA_CTL_SHIFT|macro|ECSPI_CONFIGREG_DATA_CTL_SHIFT
DECL|ECSPI_CONFIGREG_DATA_CTL|macro|ECSPI_CONFIGREG_DATA_CTL
DECL|ECSPI_CONFIGREG_HT_LENGTH_MASK|macro|ECSPI_CONFIGREG_HT_LENGTH_MASK
DECL|ECSPI_CONFIGREG_HT_LENGTH_SHIFT|macro|ECSPI_CONFIGREG_HT_LENGTH_SHIFT
DECL|ECSPI_CONFIGREG_HT_LENGTH|macro|ECSPI_CONFIGREG_HT_LENGTH
DECL|ECSPI_CONFIGREG_REG|macro|ECSPI_CONFIGREG_REG
DECL|ECSPI_CONFIGREG_SCLK_CTL_MASK|macro|ECSPI_CONFIGREG_SCLK_CTL_MASK
DECL|ECSPI_CONFIGREG_SCLK_CTL_SHIFT|macro|ECSPI_CONFIGREG_SCLK_CTL_SHIFT
DECL|ECSPI_CONFIGREG_SCLK_CTL|macro|ECSPI_CONFIGREG_SCLK_CTL
DECL|ECSPI_CONFIGREG_SCLK_PHA_MASK|macro|ECSPI_CONFIGREG_SCLK_PHA_MASK
DECL|ECSPI_CONFIGREG_SCLK_PHA_SHIFT|macro|ECSPI_CONFIGREG_SCLK_PHA_SHIFT
DECL|ECSPI_CONFIGREG_SCLK_PHA|macro|ECSPI_CONFIGREG_SCLK_PHA
DECL|ECSPI_CONFIGREG_SCLK_POL_MASK|macro|ECSPI_CONFIGREG_SCLK_POL_MASK
DECL|ECSPI_CONFIGREG_SCLK_POL_SHIFT|macro|ECSPI_CONFIGREG_SCLK_POL_SHIFT
DECL|ECSPI_CONFIGREG_SCLK_POL|macro|ECSPI_CONFIGREG_SCLK_POL
DECL|ECSPI_CONFIGREG_SS_CTL_MASK|macro|ECSPI_CONFIGREG_SS_CTL_MASK
DECL|ECSPI_CONFIGREG_SS_CTL_SHIFT|macro|ECSPI_CONFIGREG_SS_CTL_SHIFT
DECL|ECSPI_CONFIGREG_SS_CTL|macro|ECSPI_CONFIGREG_SS_CTL
DECL|ECSPI_CONFIGREG_SS_POL_MASK|macro|ECSPI_CONFIGREG_SS_POL_MASK
DECL|ECSPI_CONFIGREG_SS_POL_SHIFT|macro|ECSPI_CONFIGREG_SS_POL_SHIFT
DECL|ECSPI_CONFIGREG_SS_POL|macro|ECSPI_CONFIGREG_SS_POL
DECL|ECSPI_CONREG_BURST_LENGTH_MASK|macro|ECSPI_CONREG_BURST_LENGTH_MASK
DECL|ECSPI_CONREG_BURST_LENGTH_SHIFT|macro|ECSPI_CONREG_BURST_LENGTH_SHIFT
DECL|ECSPI_CONREG_BURST_LENGTH|macro|ECSPI_CONREG_BURST_LENGTH
DECL|ECSPI_CONREG_CHANNEL_MODE_MASK|macro|ECSPI_CONREG_CHANNEL_MODE_MASK
DECL|ECSPI_CONREG_CHANNEL_MODE_SHIFT|macro|ECSPI_CONREG_CHANNEL_MODE_SHIFT
DECL|ECSPI_CONREG_CHANNEL_MODE|macro|ECSPI_CONREG_CHANNEL_MODE
DECL|ECSPI_CONREG_CHANNEL_SELECT_MASK|macro|ECSPI_CONREG_CHANNEL_SELECT_MASK
DECL|ECSPI_CONREG_CHANNEL_SELECT_SHIFT|macro|ECSPI_CONREG_CHANNEL_SELECT_SHIFT
DECL|ECSPI_CONREG_CHANNEL_SELECT|macro|ECSPI_CONREG_CHANNEL_SELECT
DECL|ECSPI_CONREG_DRCTL_MASK|macro|ECSPI_CONREG_DRCTL_MASK
DECL|ECSPI_CONREG_DRCTL_SHIFT|macro|ECSPI_CONREG_DRCTL_SHIFT
DECL|ECSPI_CONREG_DRCTL|macro|ECSPI_CONREG_DRCTL
DECL|ECSPI_CONREG_EN_MASK|macro|ECSPI_CONREG_EN_MASK
DECL|ECSPI_CONREG_EN_SHIFT|macro|ECSPI_CONREG_EN_SHIFT
DECL|ECSPI_CONREG_HT_MASK|macro|ECSPI_CONREG_HT_MASK
DECL|ECSPI_CONREG_HT_SHIFT|macro|ECSPI_CONREG_HT_SHIFT
DECL|ECSPI_CONREG_POST_DIVIDER_MASK|macro|ECSPI_CONREG_POST_DIVIDER_MASK
DECL|ECSPI_CONREG_POST_DIVIDER_SHIFT|macro|ECSPI_CONREG_POST_DIVIDER_SHIFT
DECL|ECSPI_CONREG_POST_DIVIDER|macro|ECSPI_CONREG_POST_DIVIDER
DECL|ECSPI_CONREG_PRE_DIVIDER_MASK|macro|ECSPI_CONREG_PRE_DIVIDER_MASK
DECL|ECSPI_CONREG_PRE_DIVIDER_SHIFT|macro|ECSPI_CONREG_PRE_DIVIDER_SHIFT
DECL|ECSPI_CONREG_PRE_DIVIDER|macro|ECSPI_CONREG_PRE_DIVIDER
DECL|ECSPI_CONREG_REG|macro|ECSPI_CONREG_REG
DECL|ECSPI_CONREG_SMC_MASK|macro|ECSPI_CONREG_SMC_MASK
DECL|ECSPI_CONREG_SMC_SHIFT|macro|ECSPI_CONREG_SMC_SHIFT
DECL|ECSPI_CONREG_XCH_MASK|macro|ECSPI_CONREG_XCH_MASK
DECL|ECSPI_CONREG_XCH_SHIFT|macro|ECSPI_CONREG_XCH_SHIFT
DECL|ECSPI_DMAREG_REG|macro|ECSPI_DMAREG_REG
DECL|ECSPI_DMAREG_RXDEN_MASK|macro|ECSPI_DMAREG_RXDEN_MASK
DECL|ECSPI_DMAREG_RXDEN_SHIFT|macro|ECSPI_DMAREG_RXDEN_SHIFT
DECL|ECSPI_DMAREG_RXTDEN_MASK|macro|ECSPI_DMAREG_RXTDEN_MASK
DECL|ECSPI_DMAREG_RXTDEN_SHIFT|macro|ECSPI_DMAREG_RXTDEN_SHIFT
DECL|ECSPI_DMAREG_RX_DMA_LENGTH_MASK|macro|ECSPI_DMAREG_RX_DMA_LENGTH_MASK
DECL|ECSPI_DMAREG_RX_DMA_LENGTH_SHIFT|macro|ECSPI_DMAREG_RX_DMA_LENGTH_SHIFT
DECL|ECSPI_DMAREG_RX_DMA_LENGTH|macro|ECSPI_DMAREG_RX_DMA_LENGTH
DECL|ECSPI_DMAREG_RX_THRESHOLD_MASK|macro|ECSPI_DMAREG_RX_THRESHOLD_MASK
DECL|ECSPI_DMAREG_RX_THRESHOLD_SHIFT|macro|ECSPI_DMAREG_RX_THRESHOLD_SHIFT
DECL|ECSPI_DMAREG_RX_THRESHOLD|macro|ECSPI_DMAREG_RX_THRESHOLD
DECL|ECSPI_DMAREG_TEDEN_MASK|macro|ECSPI_DMAREG_TEDEN_MASK
DECL|ECSPI_DMAREG_TEDEN_SHIFT|macro|ECSPI_DMAREG_TEDEN_SHIFT
DECL|ECSPI_DMAREG_TX_THRESHOLD_MASK|macro|ECSPI_DMAREG_TX_THRESHOLD_MASK
DECL|ECSPI_DMAREG_TX_THRESHOLD_SHIFT|macro|ECSPI_DMAREG_TX_THRESHOLD_SHIFT
DECL|ECSPI_DMAREG_TX_THRESHOLD|macro|ECSPI_DMAREG_TX_THRESHOLD
DECL|ECSPI_INTREG_RDREN_MASK|macro|ECSPI_INTREG_RDREN_MASK
DECL|ECSPI_INTREG_RDREN_SHIFT|macro|ECSPI_INTREG_RDREN_SHIFT
DECL|ECSPI_INTREG_REG|macro|ECSPI_INTREG_REG
DECL|ECSPI_INTREG_RFEN_MASK|macro|ECSPI_INTREG_RFEN_MASK
DECL|ECSPI_INTREG_RFEN_SHIFT|macro|ECSPI_INTREG_RFEN_SHIFT
DECL|ECSPI_INTREG_ROEN_MASK|macro|ECSPI_INTREG_ROEN_MASK
DECL|ECSPI_INTREG_ROEN_SHIFT|macro|ECSPI_INTREG_ROEN_SHIFT
DECL|ECSPI_INTREG_RREN_MASK|macro|ECSPI_INTREG_RREN_MASK
DECL|ECSPI_INTREG_RREN_SHIFT|macro|ECSPI_INTREG_RREN_SHIFT
DECL|ECSPI_INTREG_TCEN_MASK|macro|ECSPI_INTREG_TCEN_MASK
DECL|ECSPI_INTREG_TCEN_SHIFT|macro|ECSPI_INTREG_TCEN_SHIFT
DECL|ECSPI_INTREG_TDREN_MASK|macro|ECSPI_INTREG_TDREN_MASK
DECL|ECSPI_INTREG_TDREN_SHIFT|macro|ECSPI_INTREG_TDREN_SHIFT
DECL|ECSPI_INTREG_TEEN_MASK|macro|ECSPI_INTREG_TEEN_MASK
DECL|ECSPI_INTREG_TEEN_SHIFT|macro|ECSPI_INTREG_TEEN_SHIFT
DECL|ECSPI_INTREG_TFEN_MASK|macro|ECSPI_INTREG_TFEN_MASK
DECL|ECSPI_INTREG_TFEN_SHIFT|macro|ECSPI_INTREG_TFEN_SHIFT
DECL|ECSPI_IRQS|macro|ECSPI_IRQS
DECL|ECSPI_MSGDATA_ECSPI_MSGDATA_MASK|macro|ECSPI_MSGDATA_ECSPI_MSGDATA_MASK
DECL|ECSPI_MSGDATA_ECSPI_MSGDATA_SHIFT|macro|ECSPI_MSGDATA_ECSPI_MSGDATA_SHIFT
DECL|ECSPI_MSGDATA_ECSPI_MSGDATA|macro|ECSPI_MSGDATA_ECSPI_MSGDATA
DECL|ECSPI_MSGDATA_REG|macro|ECSPI_MSGDATA_REG
DECL|ECSPI_MemMapPtr|typedef|} ECSPI_Type, *ECSPI_MemMapPtr;
DECL|ECSPI_PERIODREG_CSD_CTL_MASK|macro|ECSPI_PERIODREG_CSD_CTL_MASK
DECL|ECSPI_PERIODREG_CSD_CTL_SHIFT|macro|ECSPI_PERIODREG_CSD_CTL_SHIFT
DECL|ECSPI_PERIODREG_CSD_CTL|macro|ECSPI_PERIODREG_CSD_CTL
DECL|ECSPI_PERIODREG_CSRC_MASK|macro|ECSPI_PERIODREG_CSRC_MASK
DECL|ECSPI_PERIODREG_CSRC_SHIFT|macro|ECSPI_PERIODREG_CSRC_SHIFT
DECL|ECSPI_PERIODREG_REG|macro|ECSPI_PERIODREG_REG
DECL|ECSPI_PERIODREG_SAMPLE_PERIOD_MASK|macro|ECSPI_PERIODREG_SAMPLE_PERIOD_MASK
DECL|ECSPI_PERIODREG_SAMPLE_PERIOD_SHIFT|macro|ECSPI_PERIODREG_SAMPLE_PERIOD_SHIFT
DECL|ECSPI_PERIODREG_SAMPLE_PERIOD|macro|ECSPI_PERIODREG_SAMPLE_PERIOD
DECL|ECSPI_RXDATA_ECSPI_RXDATA_MASK|macro|ECSPI_RXDATA_ECSPI_RXDATA_MASK
DECL|ECSPI_RXDATA_ECSPI_RXDATA_SHIFT|macro|ECSPI_RXDATA_ECSPI_RXDATA_SHIFT
DECL|ECSPI_RXDATA_ECSPI_RXDATA|macro|ECSPI_RXDATA_ECSPI_RXDATA
DECL|ECSPI_RXDATA_REG|macro|ECSPI_RXDATA_REG
DECL|ECSPI_STATREG_RDR_MASK|macro|ECSPI_STATREG_RDR_MASK
DECL|ECSPI_STATREG_RDR_SHIFT|macro|ECSPI_STATREG_RDR_SHIFT
DECL|ECSPI_STATREG_REG|macro|ECSPI_STATREG_REG
DECL|ECSPI_STATREG_RF_MASK|macro|ECSPI_STATREG_RF_MASK
DECL|ECSPI_STATREG_RF_SHIFT|macro|ECSPI_STATREG_RF_SHIFT
DECL|ECSPI_STATREG_RO_MASK|macro|ECSPI_STATREG_RO_MASK
DECL|ECSPI_STATREG_RO_SHIFT|macro|ECSPI_STATREG_RO_SHIFT
DECL|ECSPI_STATREG_RR_MASK|macro|ECSPI_STATREG_RR_MASK
DECL|ECSPI_STATREG_RR_SHIFT|macro|ECSPI_STATREG_RR_SHIFT
DECL|ECSPI_STATREG_TC_MASK|macro|ECSPI_STATREG_TC_MASK
DECL|ECSPI_STATREG_TC_SHIFT|macro|ECSPI_STATREG_TC_SHIFT
DECL|ECSPI_STATREG_TDR_MASK|macro|ECSPI_STATREG_TDR_MASK
DECL|ECSPI_STATREG_TDR_SHIFT|macro|ECSPI_STATREG_TDR_SHIFT
DECL|ECSPI_STATREG_TE_MASK|macro|ECSPI_STATREG_TE_MASK
DECL|ECSPI_STATREG_TE_SHIFT|macro|ECSPI_STATREG_TE_SHIFT
DECL|ECSPI_STATREG_TF_MASK|macro|ECSPI_STATREG_TF_MASK
DECL|ECSPI_STATREG_TF_SHIFT|macro|ECSPI_STATREG_TF_SHIFT
DECL|ECSPI_TESTREG_LBC_MASK|macro|ECSPI_TESTREG_LBC_MASK
DECL|ECSPI_TESTREG_LBC_SHIFT|macro|ECSPI_TESTREG_LBC_SHIFT
DECL|ECSPI_TESTREG_REG|macro|ECSPI_TESTREG_REG
DECL|ECSPI_TESTREG_RXCNT_MASK|macro|ECSPI_TESTREG_RXCNT_MASK
DECL|ECSPI_TESTREG_RXCNT_SHIFT|macro|ECSPI_TESTREG_RXCNT_SHIFT
DECL|ECSPI_TESTREG_RXCNT|macro|ECSPI_TESTREG_RXCNT
DECL|ECSPI_TESTREG_TXCNT_MASK|macro|ECSPI_TESTREG_TXCNT_MASK
DECL|ECSPI_TESTREG_TXCNT_SHIFT|macro|ECSPI_TESTREG_TXCNT_SHIFT
DECL|ECSPI_TESTREG_TXCNT|macro|ECSPI_TESTREG_TXCNT
DECL|ECSPI_TXDATA_ECSPI_TXDATA_MASK|macro|ECSPI_TXDATA_ECSPI_TXDATA_MASK
DECL|ECSPI_TXDATA_ECSPI_TXDATA_SHIFT|macro|ECSPI_TXDATA_ECSPI_TXDATA_SHIFT
DECL|ECSPI_TXDATA_ECSPI_TXDATA|macro|ECSPI_TXDATA_ECSPI_TXDATA
DECL|ECSPI_TXDATA_REG|macro|ECSPI_TXDATA_REG
DECL|ECSPI_Type|typedef|} ECSPI_Type, *ECSPI_MemMapPtr;
DECL|ECTL|member|__IO uint32_t ECTL; /**< OnCE Event Cell Control Register,offset: 0xA */
DECL|ECTL|member|} ECTL;
DECL|EDGE_SEL|member|__IO uint32_t EDGE_SEL; /**< GPIO edge select register, offset: 0x1C */
DECL|EDM|member|__IO uint32_t EDM; /**< OnCE Event Cell Data Mask,offset: 0xF */
DECL|EDM|member|} EDM;
DECL|ED|member|__IO uint32_t ED; /**< OnCE Event Cell Data Register,offset: 0xE */
DECL|ED|member|} ED;
DECL|EIMR|member|__IO uint32_t EIMR; /**< Interrupt Mask Register, offset: 0x8 */
DECL|EIM_BASE_ADDRS|macro|EIM_BASE_ADDRS
DECL|EIM_BASE_PTRS|macro|EIM_BASE_PTRS
DECL|EIM_BASE_PTR|macro|EIM_BASE_PTR
DECL|EIM_BASE|macro|EIM_BASE
DECL|EIM_CS0GCR1|macro|EIM_CS0GCR1
DECL|EIM_CS0GCR2|macro|EIM_CS0GCR2
DECL|EIM_CS0RCR1|macro|EIM_CS0RCR1
DECL|EIM_CS0RCR2|macro|EIM_CS0RCR2
DECL|EIM_CS0WCR1|macro|EIM_CS0WCR1
DECL|EIM_CS0WCR2|macro|EIM_CS0WCR2
DECL|EIM_CS1GCR1|macro|EIM_CS1GCR1
DECL|EIM_CS1GCR2|macro|EIM_CS1GCR2
DECL|EIM_CS1RCR1|macro|EIM_CS1RCR1
DECL|EIM_CS1RCR2|macro|EIM_CS1RCR2
DECL|EIM_CS1WCR1|macro|EIM_CS1WCR1
DECL|EIM_CS1WCR2|macro|EIM_CS1WCR2
DECL|EIM_CS2GCR1|macro|EIM_CS2GCR1
DECL|EIM_CS2GCR2|macro|EIM_CS2GCR2
DECL|EIM_CS2RCR1|macro|EIM_CS2RCR1
DECL|EIM_CS2RCR2|macro|EIM_CS2RCR2
DECL|EIM_CS2WCR1|macro|EIM_CS2WCR1
DECL|EIM_CS2WCR2|macro|EIM_CS2WCR2
DECL|EIM_CS3GCR1|macro|EIM_CS3GCR1
DECL|EIM_CS3GCR2|macro|EIM_CS3GCR2
DECL|EIM_CS3RCR1|macro|EIM_CS3RCR1
DECL|EIM_CS3RCR2|macro|EIM_CS3RCR2
DECL|EIM_CS3WCR1|macro|EIM_CS3WCR1
DECL|EIM_CS3WCR2|macro|EIM_CS3WCR2
DECL|EIM_CS4GCR1|macro|EIM_CS4GCR1
DECL|EIM_CS4GCR2|macro|EIM_CS4GCR2
DECL|EIM_CS4RCR1|macro|EIM_CS4RCR1
DECL|EIM_CS4RCR2|macro|EIM_CS4RCR2
DECL|EIM_CS4WCR1|macro|EIM_CS4WCR1
DECL|EIM_CS4WCR2|macro|EIM_CS4WCR2
DECL|EIM_CS5GCR1|macro|EIM_CS5GCR1
DECL|EIM_CS5GCR2|macro|EIM_CS5GCR2
DECL|EIM_CS5RCR1|macro|EIM_CS5RCR1
DECL|EIM_CS5RCR2|macro|EIM_CS5RCR2
DECL|EIM_CS5WCR1|macro|EIM_CS5WCR1
DECL|EIM_CS5WCR2|macro|EIM_CS5WCR2
DECL|EIM_CSGCR1_AUS_MASK|macro|EIM_CSGCR1_AUS_MASK
DECL|EIM_CSGCR1_AUS_SHIFT|macro|EIM_CSGCR1_AUS_SHIFT
DECL|EIM_CSGCR1_BCD_MASK|macro|EIM_CSGCR1_BCD_MASK
DECL|EIM_CSGCR1_BCD_SHIFT|macro|EIM_CSGCR1_BCD_SHIFT
DECL|EIM_CSGCR1_BCD|macro|EIM_CSGCR1_BCD
DECL|EIM_CSGCR1_BCS_MASK|macro|EIM_CSGCR1_BCS_MASK
DECL|EIM_CSGCR1_BCS_SHIFT|macro|EIM_CSGCR1_BCS_SHIFT
DECL|EIM_CSGCR1_BCS|macro|EIM_CSGCR1_BCS
DECL|EIM_CSGCR1_BL_MASK|macro|EIM_CSGCR1_BL_MASK
DECL|EIM_CSGCR1_BL_SHIFT|macro|EIM_CSGCR1_BL_SHIFT
DECL|EIM_CSGCR1_BL|macro|EIM_CSGCR1_BL
DECL|EIM_CSGCR1_CREP_MASK|macro|EIM_CSGCR1_CREP_MASK
DECL|EIM_CSGCR1_CREP_SHIFT|macro|EIM_CSGCR1_CREP_SHIFT
DECL|EIM_CSGCR1_CRE_MASK|macro|EIM_CSGCR1_CRE_MASK
DECL|EIM_CSGCR1_CRE_SHIFT|macro|EIM_CSGCR1_CRE_SHIFT
DECL|EIM_CSGCR1_CSEN_MASK|macro|EIM_CSGCR1_CSEN_MASK
DECL|EIM_CSGCR1_CSEN_SHIFT|macro|EIM_CSGCR1_CSEN_SHIFT
DECL|EIM_CSGCR1_CSREC_MASK|macro|EIM_CSGCR1_CSREC_MASK
DECL|EIM_CSGCR1_CSREC_SHIFT|macro|EIM_CSGCR1_CSREC_SHIFT
DECL|EIM_CSGCR1_CSREC|macro|EIM_CSGCR1_CSREC
DECL|EIM_CSGCR1_DSZ_MASK|macro|EIM_CSGCR1_DSZ_MASK
DECL|EIM_CSGCR1_DSZ_SHIFT|macro|EIM_CSGCR1_DSZ_SHIFT
DECL|EIM_CSGCR1_DSZ|macro|EIM_CSGCR1_DSZ
DECL|EIM_CSGCR1_GBC_MASK|macro|EIM_CSGCR1_GBC_MASK
DECL|EIM_CSGCR1_GBC_SHIFT|macro|EIM_CSGCR1_GBC_SHIFT
DECL|EIM_CSGCR1_GBC|macro|EIM_CSGCR1_GBC
DECL|EIM_CSGCR1_MUM_MASK|macro|EIM_CSGCR1_MUM_MASK
DECL|EIM_CSGCR1_MUM_SHIFT|macro|EIM_CSGCR1_MUM_SHIFT
DECL|EIM_CSGCR1_PSZ_MASK|macro|EIM_CSGCR1_PSZ_MASK
DECL|EIM_CSGCR1_PSZ_SHIFT|macro|EIM_CSGCR1_PSZ_SHIFT
DECL|EIM_CSGCR1_PSZ|macro|EIM_CSGCR1_PSZ
DECL|EIM_CSGCR1_REG|macro|EIM_CSGCR1_REG
DECL|EIM_CSGCR1_RFL_MASK|macro|EIM_CSGCR1_RFL_MASK
DECL|EIM_CSGCR1_RFL_SHIFT|macro|EIM_CSGCR1_RFL_SHIFT
DECL|EIM_CSGCR1_SP_MASK|macro|EIM_CSGCR1_SP_MASK
DECL|EIM_CSGCR1_SP_SHIFT|macro|EIM_CSGCR1_SP_SHIFT
DECL|EIM_CSGCR1_SRD_MASK|macro|EIM_CSGCR1_SRD_MASK
DECL|EIM_CSGCR1_SRD_SHIFT|macro|EIM_CSGCR1_SRD_SHIFT
DECL|EIM_CSGCR1_SWR_MASK|macro|EIM_CSGCR1_SWR_MASK
DECL|EIM_CSGCR1_SWR_SHIFT|macro|EIM_CSGCR1_SWR_SHIFT
DECL|EIM_CSGCR1_WC_MASK|macro|EIM_CSGCR1_WC_MASK
DECL|EIM_CSGCR1_WC_SHIFT|macro|EIM_CSGCR1_WC_SHIFT
DECL|EIM_CSGCR1_WFL_MASK|macro|EIM_CSGCR1_WFL_MASK
DECL|EIM_CSGCR1_WFL_SHIFT|macro|EIM_CSGCR1_WFL_SHIFT
DECL|EIM_CSGCR1_WP_MASK|macro|EIM_CSGCR1_WP_MASK
DECL|EIM_CSGCR1_WP_SHIFT|macro|EIM_CSGCR1_WP_SHIFT
DECL|EIM_CSGCR1|macro|EIM_CSGCR1
DECL|EIM_CSGCR2_ADH_MASK|macro|EIM_CSGCR2_ADH_MASK
DECL|EIM_CSGCR2_ADH_SHIFT|macro|EIM_CSGCR2_ADH_SHIFT
DECL|EIM_CSGCR2_ADH|macro|EIM_CSGCR2_ADH
DECL|EIM_CSGCR2_DAE_MASK|macro|EIM_CSGCR2_DAE_MASK
DECL|EIM_CSGCR2_DAE_SHIFT|macro|EIM_CSGCR2_DAE_SHIFT
DECL|EIM_CSGCR2_DAPS_MASK|macro|EIM_CSGCR2_DAPS_MASK
DECL|EIM_CSGCR2_DAPS_SHIFT|macro|EIM_CSGCR2_DAPS_SHIFT
DECL|EIM_CSGCR2_DAPS|macro|EIM_CSGCR2_DAPS
DECL|EIM_CSGCR2_DAP_MASK|macro|EIM_CSGCR2_DAP_MASK
DECL|EIM_CSGCR2_DAP_SHIFT|macro|EIM_CSGCR2_DAP_SHIFT
DECL|EIM_CSGCR2_MUX16_BYP_GRANT_MASK|macro|EIM_CSGCR2_MUX16_BYP_GRANT_MASK
DECL|EIM_CSGCR2_MUX16_BYP_GRANT_SHIFT|macro|EIM_CSGCR2_MUX16_BYP_GRANT_SHIFT
DECL|EIM_CSGCR2_REG|macro|EIM_CSGCR2_REG
DECL|EIM_CSGCR2|macro|EIM_CSGCR2
DECL|EIM_CSRCR1_OEA_MASK|macro|EIM_CSRCR1_OEA_MASK
DECL|EIM_CSRCR1_OEA_SHIFT|macro|EIM_CSRCR1_OEA_SHIFT
DECL|EIM_CSRCR1_OEA|macro|EIM_CSRCR1_OEA
DECL|EIM_CSRCR1_OEN_MASK|macro|EIM_CSRCR1_OEN_MASK
DECL|EIM_CSRCR1_OEN_SHIFT|macro|EIM_CSRCR1_OEN_SHIFT
DECL|EIM_CSRCR1_OEN|macro|EIM_CSRCR1_OEN
DECL|EIM_CSRCR1_RADVA_MASK|macro|EIM_CSRCR1_RADVA_MASK
DECL|EIM_CSRCR1_RADVA_SHIFT|macro|EIM_CSRCR1_RADVA_SHIFT
DECL|EIM_CSRCR1_RADVA|macro|EIM_CSRCR1_RADVA
DECL|EIM_CSRCR1_RADVN_MASK|macro|EIM_CSRCR1_RADVN_MASK
DECL|EIM_CSRCR1_RADVN_SHIFT|macro|EIM_CSRCR1_RADVN_SHIFT
DECL|EIM_CSRCR1_RADVN|macro|EIM_CSRCR1_RADVN
DECL|EIM_CSRCR1_RAL_MASK|macro|EIM_CSRCR1_RAL_MASK
DECL|EIM_CSRCR1_RAL_SHIFT|macro|EIM_CSRCR1_RAL_SHIFT
DECL|EIM_CSRCR1_RCSA_MASK|macro|EIM_CSRCR1_RCSA_MASK
DECL|EIM_CSRCR1_RCSA_SHIFT|macro|EIM_CSRCR1_RCSA_SHIFT
DECL|EIM_CSRCR1_RCSA|macro|EIM_CSRCR1_RCSA
DECL|EIM_CSRCR1_RCSN_MASK|macro|EIM_CSRCR1_RCSN_MASK
DECL|EIM_CSRCR1_RCSN_SHIFT|macro|EIM_CSRCR1_RCSN_SHIFT
DECL|EIM_CSRCR1_RCSN|macro|EIM_CSRCR1_RCSN
DECL|EIM_CSRCR1_REG|macro|EIM_CSRCR1_REG
DECL|EIM_CSRCR1_RWSC_MASK|macro|EIM_CSRCR1_RWSC_MASK
DECL|EIM_CSRCR1_RWSC_SHIFT|macro|EIM_CSRCR1_RWSC_SHIFT
DECL|EIM_CSRCR1_RWSC|macro|EIM_CSRCR1_RWSC
DECL|EIM_CSRCR1|macro|EIM_CSRCR1
DECL|EIM_CSRCR2_APR_MASK|macro|EIM_CSRCR2_APR_MASK
DECL|EIM_CSRCR2_APR_SHIFT|macro|EIM_CSRCR2_APR_SHIFT
DECL|EIM_CSRCR2_PAT_MASK|macro|EIM_CSRCR2_PAT_MASK
DECL|EIM_CSRCR2_PAT_SHIFT|macro|EIM_CSRCR2_PAT_SHIFT
DECL|EIM_CSRCR2_PAT|macro|EIM_CSRCR2_PAT
DECL|EIM_CSRCR2_RBEA_MASK|macro|EIM_CSRCR2_RBEA_MASK
DECL|EIM_CSRCR2_RBEA_SHIFT|macro|EIM_CSRCR2_RBEA_SHIFT
DECL|EIM_CSRCR2_RBEA|macro|EIM_CSRCR2_RBEA
DECL|EIM_CSRCR2_RBEN_MASK|macro|EIM_CSRCR2_RBEN_MASK
DECL|EIM_CSRCR2_RBEN_SHIFT|macro|EIM_CSRCR2_RBEN_SHIFT
DECL|EIM_CSRCR2_RBEN|macro|EIM_CSRCR2_RBEN
DECL|EIM_CSRCR2_RBE_MASK|macro|EIM_CSRCR2_RBE_MASK
DECL|EIM_CSRCR2_RBE_SHIFT|macro|EIM_CSRCR2_RBE_SHIFT
DECL|EIM_CSRCR2_REG|macro|EIM_CSRCR2_REG
DECL|EIM_CSRCR2_RL_MASK|macro|EIM_CSRCR2_RL_MASK
DECL|EIM_CSRCR2_RL_SHIFT|macro|EIM_CSRCR2_RL_SHIFT
DECL|EIM_CSRCR2_RL|macro|EIM_CSRCR2_RL
DECL|EIM_CSRCR2|macro|EIM_CSRCR2
DECL|EIM_CSWCR1_REG|macro|EIM_CSWCR1_REG
DECL|EIM_CSWCR1_WADVA_MASK|macro|EIM_CSWCR1_WADVA_MASK
DECL|EIM_CSWCR1_WADVA_SHIFT|macro|EIM_CSWCR1_WADVA_SHIFT
DECL|EIM_CSWCR1_WADVA|macro|EIM_CSWCR1_WADVA
DECL|EIM_CSWCR1_WADVN_MASK|macro|EIM_CSWCR1_WADVN_MASK
DECL|EIM_CSWCR1_WADVN_SHIFT|macro|EIM_CSWCR1_WADVN_SHIFT
DECL|EIM_CSWCR1_WADVN|macro|EIM_CSWCR1_WADVN
DECL|EIM_CSWCR1_WAL_MASK|macro|EIM_CSWCR1_WAL_MASK
DECL|EIM_CSWCR1_WAL_SHIFT|macro|EIM_CSWCR1_WAL_SHIFT
DECL|EIM_CSWCR1_WBEA_MASK|macro|EIM_CSWCR1_WBEA_MASK
DECL|EIM_CSWCR1_WBEA_SHIFT|macro|EIM_CSWCR1_WBEA_SHIFT
DECL|EIM_CSWCR1_WBEA|macro|EIM_CSWCR1_WBEA
DECL|EIM_CSWCR1_WBED_MASK|macro|EIM_CSWCR1_WBED_MASK
DECL|EIM_CSWCR1_WBED_SHIFT|macro|EIM_CSWCR1_WBED_SHIFT
DECL|EIM_CSWCR1_WBEN_MASK|macro|EIM_CSWCR1_WBEN_MASK
DECL|EIM_CSWCR1_WBEN_SHIFT|macro|EIM_CSWCR1_WBEN_SHIFT
DECL|EIM_CSWCR1_WBEN|macro|EIM_CSWCR1_WBEN
DECL|EIM_CSWCR1_WCSA_MASK|macro|EIM_CSWCR1_WCSA_MASK
DECL|EIM_CSWCR1_WCSA_SHIFT|macro|EIM_CSWCR1_WCSA_SHIFT
DECL|EIM_CSWCR1_WCSA|macro|EIM_CSWCR1_WCSA
DECL|EIM_CSWCR1_WCSN_MASK|macro|EIM_CSWCR1_WCSN_MASK
DECL|EIM_CSWCR1_WCSN_SHIFT|macro|EIM_CSWCR1_WCSN_SHIFT
DECL|EIM_CSWCR1_WCSN|macro|EIM_CSWCR1_WCSN
DECL|EIM_CSWCR1_WEA_MASK|macro|EIM_CSWCR1_WEA_MASK
DECL|EIM_CSWCR1_WEA_SHIFT|macro|EIM_CSWCR1_WEA_SHIFT
DECL|EIM_CSWCR1_WEA|macro|EIM_CSWCR1_WEA
DECL|EIM_CSWCR1_WEN_MASK|macro|EIM_CSWCR1_WEN_MASK
DECL|EIM_CSWCR1_WEN_SHIFT|macro|EIM_CSWCR1_WEN_SHIFT
DECL|EIM_CSWCR1_WEN|macro|EIM_CSWCR1_WEN
DECL|EIM_CSWCR1_WWSC_MASK|macro|EIM_CSWCR1_WWSC_MASK
DECL|EIM_CSWCR1_WWSC_SHIFT|macro|EIM_CSWCR1_WWSC_SHIFT
DECL|EIM_CSWCR1_WWSC|macro|EIM_CSWCR1_WWSC
DECL|EIM_CSWCR1|macro|EIM_CSWCR1
DECL|EIM_CSWCR2_REG|macro|EIM_CSWCR2_REG
DECL|EIM_CSWCR2_WBCDD_MASK|macro|EIM_CSWCR2_WBCDD_MASK
DECL|EIM_CSWCR2_WBCDD_SHIFT|macro|EIM_CSWCR2_WBCDD_SHIFT
DECL|EIM_CSWCR2|macro|EIM_CSWCR2
DECL|EIM_DCR_DLL_CTRL_ENABLE_MASK|macro|EIM_DCR_DLL_CTRL_ENABLE_MASK
DECL|EIM_DCR_DLL_CTRL_ENABLE_SHIFT|macro|EIM_DCR_DLL_CTRL_ENABLE_SHIFT
DECL|EIM_DCR_DLL_CTRL_GATE_UPDATE_MASK|macro|EIM_DCR_DLL_CTRL_GATE_UPDATE_MASK
DECL|EIM_DCR_DLL_CTRL_GATE_UPDATE_SHIFT|macro|EIM_DCR_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_MASK|macro|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_MASK
DECL|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_SHIFT|macro|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL_SHIFT
DECL|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL|macro|EIM_DCR_DLL_CTRL_REF_INITIAL_VAL
DECL|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_MASK|macro|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|EIM_DCR_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|EIM_DCR_DLL_CTRL_REF_UPDATE_INT|macro|EIM_DCR_DLL_CTRL_REF_UPDATE_INT
DECL|EIM_DCR_DLL_CTRL_RESET_MASK|macro|EIM_DCR_DLL_CTRL_RESET_MASK
DECL|EIM_DCR_DLL_CTRL_RESET_SHIFT|macro|EIM_DCR_DLL_CTRL_RESET_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_DEC_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OFFSET|macro|EIM_DCR_DLL_CTRL_SLV_OFFSET
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL|macro|EIM_DCR_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT|macro|EIM_DCR_DLL_CTRL_SLV_UPDATE_INT
DECL|EIM_DCR_REG|macro|EIM_DCR_REG
DECL|EIM_DCR|macro|EIM_DCR
DECL|EIM_DSR_DLL_STS_REF_LOCK_MASK|macro|EIM_DSR_DLL_STS_REF_LOCK_MASK
DECL|EIM_DSR_DLL_STS_REF_LOCK_SHIFT|macro|EIM_DSR_DLL_STS_REF_LOCK_SHIFT
DECL|EIM_DSR_DLL_STS_REF_SEL_MASK|macro|EIM_DSR_DLL_STS_REF_SEL_MASK
DECL|EIM_DSR_DLL_STS_REF_SEL_SHIFT|macro|EIM_DSR_DLL_STS_REF_SEL_SHIFT
DECL|EIM_DSR_DLL_STS_REF_SEL|macro|EIM_DSR_DLL_STS_REF_SEL
DECL|EIM_DSR_DLL_STS_SLV_LOCK_MASK|macro|EIM_DSR_DLL_STS_SLV_LOCK_MASK
DECL|EIM_DSR_DLL_STS_SLV_LOCK_SHIFT|macro|EIM_DSR_DLL_STS_SLV_LOCK_SHIFT
DECL|EIM_DSR_DLL_STS_SLV_SEL_MASK|macro|EIM_DSR_DLL_STS_SLV_SEL_MASK
DECL|EIM_DSR_DLL_STS_SLV_SEL_SHIFT|macro|EIM_DSR_DLL_STS_SLV_SEL_SHIFT
DECL|EIM_DSR_DLL_STS_SLV_SEL|macro|EIM_DSR_DLL_STS_SLV_SEL
DECL|EIM_DSR_REG|macro|EIM_DSR_REG
DECL|EIM_DSR|macro|EIM_DSR
DECL|EIM_EAR_Error_ADDR_MASK|macro|EIM_EAR_Error_ADDR_MASK
DECL|EIM_EAR_Error_ADDR_SHIFT|macro|EIM_EAR_Error_ADDR_SHIFT
DECL|EIM_EAR_Error_ADDR|macro|EIM_EAR_Error_ADDR
DECL|EIM_EAR_REG|macro|EIM_EAR_REG
DECL|EIM_EAR|macro|EIM_EAR
DECL|EIM_IRQS|macro|EIM_IRQS
DECL|EIM_IRQn|enumerator|EIM_IRQn = 14, /**< EIM interrupt request. */
DECL|EIM_MemMapPtr|typedef|} EIM_Type, *EIM_MemMapPtr;
DECL|EIM_Type|typedef|} EIM_Type, *EIM_MemMapPtr;
DECL|EIM_WCR_BCM_MASK|macro|EIM_WCR_BCM_MASK
DECL|EIM_WCR_BCM_SHIFT|macro|EIM_WCR_BCM_SHIFT
DECL|EIM_WCR_CONT_BCLK_SEL_MASK|macro|EIM_WCR_CONT_BCLK_SEL_MASK
DECL|EIM_WCR_CONT_BCLK_SEL_SHIFT|macro|EIM_WCR_CONT_BCLK_SEL_SHIFT
DECL|EIM_WCR_FRUN_ACLK_EN_MASK|macro|EIM_WCR_FRUN_ACLK_EN_MASK
DECL|EIM_WCR_FRUN_ACLK_EN_SHIFT|macro|EIM_WCR_FRUN_ACLK_EN_SHIFT
DECL|EIM_WCR_GBCD_MASK|macro|EIM_WCR_GBCD_MASK
DECL|EIM_WCR_GBCD_SHIFT|macro|EIM_WCR_GBCD_SHIFT
DECL|EIM_WCR_GBCD|macro|EIM_WCR_GBCD
DECL|EIM_WCR_INTEN_MASK|macro|EIM_WCR_INTEN_MASK
DECL|EIM_WCR_INTEN_SHIFT|macro|EIM_WCR_INTEN_SHIFT
DECL|EIM_WCR_INTPOL_MASK|macro|EIM_WCR_INTPOL_MASK
DECL|EIM_WCR_INTPOL_SHIFT|macro|EIM_WCR_INTPOL_SHIFT
DECL|EIM_WCR_REG|macro|EIM_WCR_REG
DECL|EIM_WCR_WDOG_EN_MASK|macro|EIM_WCR_WDOG_EN_MASK
DECL|EIM_WCR_WDOG_EN_SHIFT|macro|EIM_WCR_WDOG_EN_SHIFT
DECL|EIM_WCR_WDOG_LIMIT_MASK|macro|EIM_WCR_WDOG_LIMIT_MASK
DECL|EIM_WCR_WDOG_LIMIT_SHIFT|macro|EIM_WCR_WDOG_LIMIT_SHIFT
DECL|EIM_WCR_WDOG_LIMIT|macro|EIM_WCR_WDOG_LIMIT
DECL|EIM_WCR|macro|EIM_WCR
DECL|EIM_WIAR_ACLK_EN_MASK|macro|EIM_WIAR_ACLK_EN_MASK
DECL|EIM_WIAR_ACLK_EN_SHIFT|macro|EIM_WIAR_ACLK_EN_SHIFT
DECL|EIM_WIAR_ERRST_MASK|macro|EIM_WIAR_ERRST_MASK
DECL|EIM_WIAR_ERRST_SHIFT|macro|EIM_WIAR_ERRST_SHIFT
DECL|EIM_WIAR_INT_MASK|macro|EIM_WIAR_INT_MASK
DECL|EIM_WIAR_INT_SHIFT|macro|EIM_WIAR_INT_SHIFT
DECL|EIM_WIAR_IPS_ACK_MASK|macro|EIM_WIAR_IPS_ACK_MASK
DECL|EIM_WIAR_IPS_ACK_SHIFT|macro|EIM_WIAR_IPS_ACK_SHIFT
DECL|EIM_WIAR_IPS_REQ_MASK|macro|EIM_WIAR_IPS_REQ_MASK
DECL|EIM_WIAR_IPS_REQ_SHIFT|macro|EIM_WIAR_IPS_REQ_SHIFT
DECL|EIM_WIAR_REG|macro|EIM_WIAR_REG
DECL|EIM_WIAR|macro|EIM_WIAR
DECL|EIM|macro|EIM
DECL|EIR|member|__IO uint32_t EIR; /**< Interrupt Event Register, offset: 0x4 */
DECL|ENCODEPTR_CLR|member|__IO uint32_t ENCODEPTR_CLR; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x38 */
DECL|ENCODEPTR_SET|member|__IO uint32_t ENCODEPTR_SET; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x34 */
DECL|ENCODEPTR_TOG|member|__IO uint32_t ENCODEPTR_TOG; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x3C */
DECL|ENCODEPTR|member|__IO uint32_t ENCODEPTR; /**< Hardware BCH ECC Loopback Encode Buffer Register, offset: 0x30 */
DECL|ENDIANNESS|member|__I uint32_t ENDIANNESS; /**< ENDIAN Status Register,offset: 0x1D */
DECL|ENDIANNESS|member|} ENDIANNESS;
DECL|ENET1_ATCOR|macro|ENET1_ATCOR
DECL|ENET1_ATCR|macro|ENET1_ATCR
DECL|ENET1_ATINC|macro|ENET1_ATINC
DECL|ENET1_ATOFF|macro|ENET1_ATOFF
DECL|ENET1_ATPER|macro|ENET1_ATPER
DECL|ENET1_ATSTMP|macro|ENET1_ATSTMP
DECL|ENET1_ATVR|macro|ENET1_ATVR
DECL|ENET1_BASE_PTR|macro|ENET1_BASE_PTR
DECL|ENET1_BASE|macro|ENET1_BASE
DECL|ENET1_DMA1CFG|macro|ENET1_DMA1CFG
DECL|ENET1_DMA2CFG|macro|ENET1_DMA2CFG
DECL|ENET1_DMACFG|macro|ENET1_DMACFG
DECL|ENET1_ECR|macro|ENET1_ECR
DECL|ENET1_EIMR|macro|ENET1_EIMR
DECL|ENET1_EIR|macro|ENET1_EIR
DECL|ENET1_FTRL|macro|ENET1_FTRL
DECL|ENET1_GALR|macro|ENET1_GALR
DECL|ENET1_GAUR|macro|ENET1_GAUR
DECL|ENET1_IALR|macro|ENET1_IALR
DECL|ENET1_IAUR|macro|ENET1_IAUR
DECL|ENET1_IEEE_R_ALIGN|macro|ENET1_IEEE_R_ALIGN
DECL|ENET1_IEEE_R_CRC|macro|ENET1_IEEE_R_CRC
DECL|ENET1_IEEE_R_DROP|macro|ENET1_IEEE_R_DROP
DECL|ENET1_IEEE_R_FDXFC|macro|ENET1_IEEE_R_FDXFC
DECL|ENET1_IEEE_R_FRAME_OK|macro|ENET1_IEEE_R_FRAME_OK
DECL|ENET1_IEEE_R_MACERR|macro|ENET1_IEEE_R_MACERR
DECL|ENET1_IEEE_R_OCTETS_OK|macro|ENET1_IEEE_R_OCTETS_OK
DECL|ENET1_IEEE_T_1COL|macro|ENET1_IEEE_T_1COL
DECL|ENET1_IEEE_T_CSERR|macro|ENET1_IEEE_T_CSERR
DECL|ENET1_IEEE_T_DEF|macro|ENET1_IEEE_T_DEF
DECL|ENET1_IEEE_T_DROP|macro|ENET1_IEEE_T_DROP
DECL|ENET1_IEEE_T_EXCOL|macro|ENET1_IEEE_T_EXCOL
DECL|ENET1_IEEE_T_FDXFC|macro|ENET1_IEEE_T_FDXFC
DECL|ENET1_IEEE_T_FRAME_OK|macro|ENET1_IEEE_T_FRAME_OK
DECL|ENET1_IEEE_T_LCOL|macro|ENET1_IEEE_T_LCOL
DECL|ENET1_IEEE_T_MACERR|macro|ENET1_IEEE_T_MACERR
DECL|ENET1_IEEE_T_MCOL|macro|ENET1_IEEE_T_MCOL
DECL|ENET1_IEEE_T_OCTETS_OK|macro|ENET1_IEEE_T_OCTETS_OK
DECL|ENET1_IEEE_T_SQE|macro|ENET1_IEEE_T_SQE
DECL|ENET1_IPG_CLK_RMII_SELECT_INPUT|member|__IO uint32_t ENET1_IPG_CLK_RMII_SELECT_INPUT; /**< Select Input Register, offset: 0x760 */
DECL|ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT|member|__IO uint32_t ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT; /**< Select Input Register, offset: 0x764 */
DECL|ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT|member|__IO uint32_t ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x768 */
DECL|ENET1_IRQn|enumerator|ENET1_IRQn = 118, /**< ENET1 Interrupt Request. */
DECL|ENET1_MIBC|macro|ENET1_MIBC
DECL|ENET1_MMFR|macro|ENET1_MMFR
DECL|ENET1_MRBR1|macro|ENET1_MRBR1
DECL|ENET1_MRBR2|macro|ENET1_MRBR2
DECL|ENET1_MRBR|macro|ENET1_MRBR
DECL|ENET1_MSCR|macro|ENET1_MSCR
DECL|ENET1_OPD|macro|ENET1_OPD
DECL|ENET1_PALR|macro|ENET1_PALR
DECL|ENET1_PAUR|macro|ENET1_PAUR
DECL|ENET1_QOS|macro|ENET1_QOS
DECL|ENET1_RACC|macro|ENET1_RACC
DECL|ENET1_RAEM|macro|ENET1_RAEM
DECL|ENET1_RAFL|macro|ENET1_RAFL
DECL|ENET1_RCMR1|macro|ENET1_RCMR1
DECL|ENET1_RCMR2|macro|ENET1_RCMR2
DECL|ENET1_RCMR|macro|ENET1_RCMR
DECL|ENET1_RCR|macro|ENET1_RCR
DECL|ENET1_RDAR1|macro|ENET1_RDAR1
DECL|ENET1_RDAR2|macro|ENET1_RDAR2
DECL|ENET1_RDAR|macro|ENET1_RDAR
DECL|ENET1_RDSR1|macro|ENET1_RDSR1
DECL|ENET1_RDSR2|macro|ENET1_RDSR2
DECL|ENET1_RDSR|macro|ENET1_RDSR
DECL|ENET1_RMON_R_BC_PKT|macro|ENET1_RMON_R_BC_PKT
DECL|ENET1_RMON_R_CRC_ALIGN|macro|ENET1_RMON_R_CRC_ALIGN
DECL|ENET1_RMON_R_FRAG|macro|ENET1_RMON_R_FRAG
DECL|ENET1_RMON_R_JAB|macro|ENET1_RMON_R_JAB
DECL|ENET1_RMON_R_MC_PKT|macro|ENET1_RMON_R_MC_PKT
DECL|ENET1_RMON_R_OCTETS|macro|ENET1_RMON_R_OCTETS
DECL|ENET1_RMON_R_OVERSIZE|macro|ENET1_RMON_R_OVERSIZE
DECL|ENET1_RMON_R_P1024TO2047|macro|ENET1_RMON_R_P1024TO2047
DECL|ENET1_RMON_R_P128TO255|macro|ENET1_RMON_R_P128TO255
DECL|ENET1_RMON_R_P256TO511|macro|ENET1_RMON_R_P256TO511
DECL|ENET1_RMON_R_P512TO1023|macro|ENET1_RMON_R_P512TO1023
DECL|ENET1_RMON_R_P64|macro|ENET1_RMON_R_P64
DECL|ENET1_RMON_R_P65TO127|macro|ENET1_RMON_R_P65TO127
DECL|ENET1_RMON_R_PACKETS|macro|ENET1_RMON_R_PACKETS
DECL|ENET1_RMON_R_P_GTE2048|macro|ENET1_RMON_R_P_GTE2048
DECL|ENET1_RMON_R_RESVD_0|macro|ENET1_RMON_R_RESVD_0
DECL|ENET1_RMON_R_UNDERSIZE|macro|ENET1_RMON_R_UNDERSIZE
DECL|ENET1_RMON_T_BC_PKT|macro|ENET1_RMON_T_BC_PKT
DECL|ENET1_RMON_T_COL|macro|ENET1_RMON_T_COL
DECL|ENET1_RMON_T_CRC_ALIGN|macro|ENET1_RMON_T_CRC_ALIGN
DECL|ENET1_RMON_T_DROP|macro|ENET1_RMON_T_DROP
DECL|ENET1_RMON_T_FRAG|macro|ENET1_RMON_T_FRAG
DECL|ENET1_RMON_T_JAB|macro|ENET1_RMON_T_JAB
DECL|ENET1_RMON_T_MC_PKT|macro|ENET1_RMON_T_MC_PKT
DECL|ENET1_RMON_T_OCTETS|macro|ENET1_RMON_T_OCTETS
DECL|ENET1_RMON_T_OVERSIZE|macro|ENET1_RMON_T_OVERSIZE
DECL|ENET1_RMON_T_P1024TO2047|macro|ENET1_RMON_T_P1024TO2047
DECL|ENET1_RMON_T_P128TO255|macro|ENET1_RMON_T_P128TO255
DECL|ENET1_RMON_T_P256TO511|macro|ENET1_RMON_T_P256TO511
DECL|ENET1_RMON_T_P512TO1023|macro|ENET1_RMON_T_P512TO1023
DECL|ENET1_RMON_T_P64|macro|ENET1_RMON_T_P64
DECL|ENET1_RMON_T_P65TO127|macro|ENET1_RMON_T_P65TO127
DECL|ENET1_RMON_T_PACKETS|macro|ENET1_RMON_T_PACKETS
DECL|ENET1_RMON_T_P_GTE2048|macro|ENET1_RMON_T_P_GTE2048
DECL|ENET1_RMON_T_UNDERSIZE|macro|ENET1_RMON_T_UNDERSIZE
DECL|ENET1_RSEM|macro|ENET1_RSEM
DECL|ENET1_RSFL|macro|ENET1_RSFL
DECL|ENET1_RXIC0|macro|ENET1_RXIC0
DECL|ENET1_RXIC1|macro|ENET1_RXIC1
DECL|ENET1_RXIC2|macro|ENET1_RXIC2
DECL|ENET1_RXIC|macro|ENET1_RXIC
DECL|ENET1_TACC|macro|ENET1_TACC
DECL|ENET1_TAEM|macro|ENET1_TAEM
DECL|ENET1_TAFL|macro|ENET1_TAFL
DECL|ENET1_TCCR0|macro|ENET1_TCCR0
DECL|ENET1_TCCR1|macro|ENET1_TCCR1
DECL|ENET1_TCCR2|macro|ENET1_TCCR2
DECL|ENET1_TCCR3|macro|ENET1_TCCR3
DECL|ENET1_TCCR|macro|ENET1_TCCR
DECL|ENET1_TCR|macro|ENET1_TCR
DECL|ENET1_TCSR0|macro|ENET1_TCSR0
DECL|ENET1_TCSR1|macro|ENET1_TCSR1
DECL|ENET1_TCSR2|macro|ENET1_TCSR2
DECL|ENET1_TCSR3|macro|ENET1_TCSR3
DECL|ENET1_TCSR|macro|ENET1_TCSR
DECL|ENET1_TDAR1|macro|ENET1_TDAR1
DECL|ENET1_TDAR2|macro|ENET1_TDAR2
DECL|ENET1_TDAR|macro|ENET1_TDAR
DECL|ENET1_TDSR1|macro|ENET1_TDSR1
DECL|ENET1_TDSR2|macro|ENET1_TDSR2
DECL|ENET1_TDSR|macro|ENET1_TDSR
DECL|ENET1_TFWR|macro|ENET1_TFWR
DECL|ENET1_TGSR|macro|ENET1_TGSR
DECL|ENET1_TIPG|macro|ENET1_TIPG
DECL|ENET1_TI_IRQn|enumerator|ENET1_TI_IRQn = 119, /**< ENET1 1588 Timer interrupt [synchronous] request. */
DECL|ENET1_TSEM|macro|ENET1_TSEM
DECL|ENET1_TXIC0|macro|ENET1_TXIC0
DECL|ENET1_TXIC1|macro|ENET1_TXIC1
DECL|ENET1_TXIC2|macro|ENET1_TXIC2
DECL|ENET1_TXIC|macro|ENET1_TXIC
DECL|ENET1|macro|ENET1
DECL|ENET2_ATCOR|macro|ENET2_ATCOR
DECL|ENET2_ATCR|macro|ENET2_ATCR
DECL|ENET2_ATINC|macro|ENET2_ATINC
DECL|ENET2_ATOFF|macro|ENET2_ATOFF
DECL|ENET2_ATPER|macro|ENET2_ATPER
DECL|ENET2_ATSTMP|macro|ENET2_ATSTMP
DECL|ENET2_ATVR|macro|ENET2_ATVR
DECL|ENET2_BASE_PTR|macro|ENET2_BASE_PTR
DECL|ENET2_BASE|macro|ENET2_BASE
DECL|ENET2_DMA1CFG|macro|ENET2_DMA1CFG
DECL|ENET2_DMA2CFG|macro|ENET2_DMA2CFG
DECL|ENET2_DMACFG|macro|ENET2_DMACFG
DECL|ENET2_ECR|macro|ENET2_ECR
DECL|ENET2_EIMR|macro|ENET2_EIMR
DECL|ENET2_EIR|macro|ENET2_EIR
DECL|ENET2_FTRL|macro|ENET2_FTRL
DECL|ENET2_GALR|macro|ENET2_GALR
DECL|ENET2_GAUR|macro|ENET2_GAUR
DECL|ENET2_IALR|macro|ENET2_IALR
DECL|ENET2_IAUR|macro|ENET2_IAUR
DECL|ENET2_IEEE_R_ALIGN|macro|ENET2_IEEE_R_ALIGN
DECL|ENET2_IEEE_R_CRC|macro|ENET2_IEEE_R_CRC
DECL|ENET2_IEEE_R_DROP|macro|ENET2_IEEE_R_DROP
DECL|ENET2_IEEE_R_FDXFC|macro|ENET2_IEEE_R_FDXFC
DECL|ENET2_IEEE_R_FRAME_OK|macro|ENET2_IEEE_R_FRAME_OK
DECL|ENET2_IEEE_R_MACERR|macro|ENET2_IEEE_R_MACERR
DECL|ENET2_IEEE_R_OCTETS_OK|macro|ENET2_IEEE_R_OCTETS_OK
DECL|ENET2_IEEE_T_1COL|macro|ENET2_IEEE_T_1COL
DECL|ENET2_IEEE_T_CSERR|macro|ENET2_IEEE_T_CSERR
DECL|ENET2_IEEE_T_DEF|macro|ENET2_IEEE_T_DEF
DECL|ENET2_IEEE_T_DROP|macro|ENET2_IEEE_T_DROP
DECL|ENET2_IEEE_T_EXCOL|macro|ENET2_IEEE_T_EXCOL
DECL|ENET2_IEEE_T_FDXFC|macro|ENET2_IEEE_T_FDXFC
DECL|ENET2_IEEE_T_FRAME_OK|macro|ENET2_IEEE_T_FRAME_OK
DECL|ENET2_IEEE_T_LCOL|macro|ENET2_IEEE_T_LCOL
DECL|ENET2_IEEE_T_MACERR|macro|ENET2_IEEE_T_MACERR
DECL|ENET2_IEEE_T_MCOL|macro|ENET2_IEEE_T_MCOL
DECL|ENET2_IEEE_T_OCTETS_OK|macro|ENET2_IEEE_T_OCTETS_OK
DECL|ENET2_IEEE_T_SQE|macro|ENET2_IEEE_T_SQE
DECL|ENET2_IPG_CLK_RMII_SELECT_INPUT|member|__IO uint32_t ENET2_IPG_CLK_RMII_SELECT_INPUT; /**< Select Input Register, offset: 0x76C */
DECL|ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT|member|__IO uint32_t ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT; /**< Select Input Register, offset: 0x770 */
DECL|ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT|member|__IO uint32_t ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x774 */
DECL|ENET2_IRQn|enumerator|ENET2_IRQn = 102, /**< ENET2 Interrupt Request. */
DECL|ENET2_MIBC|macro|ENET2_MIBC
DECL|ENET2_MMFR|macro|ENET2_MMFR
DECL|ENET2_MRBR1|macro|ENET2_MRBR1
DECL|ENET2_MRBR2|macro|ENET2_MRBR2
DECL|ENET2_MRBR|macro|ENET2_MRBR
DECL|ENET2_MSCR|macro|ENET2_MSCR
DECL|ENET2_OPD|macro|ENET2_OPD
DECL|ENET2_PALR|macro|ENET2_PALR
DECL|ENET2_PAUR|macro|ENET2_PAUR
DECL|ENET2_QOS|macro|ENET2_QOS
DECL|ENET2_RACC|macro|ENET2_RACC
DECL|ENET2_RAEM|macro|ENET2_RAEM
DECL|ENET2_RAFL|macro|ENET2_RAFL
DECL|ENET2_RCMR1|macro|ENET2_RCMR1
DECL|ENET2_RCMR2|macro|ENET2_RCMR2
DECL|ENET2_RCMR|macro|ENET2_RCMR
DECL|ENET2_RCR|macro|ENET2_RCR
DECL|ENET2_RDAR1|macro|ENET2_RDAR1
DECL|ENET2_RDAR2|macro|ENET2_RDAR2
DECL|ENET2_RDAR|macro|ENET2_RDAR
DECL|ENET2_RDSR1|macro|ENET2_RDSR1
DECL|ENET2_RDSR2|macro|ENET2_RDSR2
DECL|ENET2_RDSR|macro|ENET2_RDSR
DECL|ENET2_RMON_R_BC_PKT|macro|ENET2_RMON_R_BC_PKT
DECL|ENET2_RMON_R_CRC_ALIGN|macro|ENET2_RMON_R_CRC_ALIGN
DECL|ENET2_RMON_R_FRAG|macro|ENET2_RMON_R_FRAG
DECL|ENET2_RMON_R_JAB|macro|ENET2_RMON_R_JAB
DECL|ENET2_RMON_R_MC_PKT|macro|ENET2_RMON_R_MC_PKT
DECL|ENET2_RMON_R_OCTETS|macro|ENET2_RMON_R_OCTETS
DECL|ENET2_RMON_R_OVERSIZE|macro|ENET2_RMON_R_OVERSIZE
DECL|ENET2_RMON_R_P1024TO2047|macro|ENET2_RMON_R_P1024TO2047
DECL|ENET2_RMON_R_P128TO255|macro|ENET2_RMON_R_P128TO255
DECL|ENET2_RMON_R_P256TO511|macro|ENET2_RMON_R_P256TO511
DECL|ENET2_RMON_R_P512TO1023|macro|ENET2_RMON_R_P512TO1023
DECL|ENET2_RMON_R_P64|macro|ENET2_RMON_R_P64
DECL|ENET2_RMON_R_P65TO127|macro|ENET2_RMON_R_P65TO127
DECL|ENET2_RMON_R_PACKETS|macro|ENET2_RMON_R_PACKETS
DECL|ENET2_RMON_R_P_GTE2048|macro|ENET2_RMON_R_P_GTE2048
DECL|ENET2_RMON_R_RESVD_0|macro|ENET2_RMON_R_RESVD_0
DECL|ENET2_RMON_R_UNDERSIZE|macro|ENET2_RMON_R_UNDERSIZE
DECL|ENET2_RMON_T_BC_PKT|macro|ENET2_RMON_T_BC_PKT
DECL|ENET2_RMON_T_COL|macro|ENET2_RMON_T_COL
DECL|ENET2_RMON_T_CRC_ALIGN|macro|ENET2_RMON_T_CRC_ALIGN
DECL|ENET2_RMON_T_DROP|macro|ENET2_RMON_T_DROP
DECL|ENET2_RMON_T_FRAG|macro|ENET2_RMON_T_FRAG
DECL|ENET2_RMON_T_JAB|macro|ENET2_RMON_T_JAB
DECL|ENET2_RMON_T_MC_PKT|macro|ENET2_RMON_T_MC_PKT
DECL|ENET2_RMON_T_OCTETS|macro|ENET2_RMON_T_OCTETS
DECL|ENET2_RMON_T_OVERSIZE|macro|ENET2_RMON_T_OVERSIZE
DECL|ENET2_RMON_T_P1024TO2047|macro|ENET2_RMON_T_P1024TO2047
DECL|ENET2_RMON_T_P128TO255|macro|ENET2_RMON_T_P128TO255
DECL|ENET2_RMON_T_P256TO511|macro|ENET2_RMON_T_P256TO511
DECL|ENET2_RMON_T_P512TO1023|macro|ENET2_RMON_T_P512TO1023
DECL|ENET2_RMON_T_P64|macro|ENET2_RMON_T_P64
DECL|ENET2_RMON_T_P65TO127|macro|ENET2_RMON_T_P65TO127
DECL|ENET2_RMON_T_PACKETS|macro|ENET2_RMON_T_PACKETS
DECL|ENET2_RMON_T_P_GTE2048|macro|ENET2_RMON_T_P_GTE2048
DECL|ENET2_RMON_T_UNDERSIZE|macro|ENET2_RMON_T_UNDERSIZE
DECL|ENET2_RSEM|macro|ENET2_RSEM
DECL|ENET2_RSFL|macro|ENET2_RSFL
DECL|ENET2_RXIC0|macro|ENET2_RXIC0
DECL|ENET2_RXIC1|macro|ENET2_RXIC1
DECL|ENET2_RXIC2|macro|ENET2_RXIC2
DECL|ENET2_RXIC|macro|ENET2_RXIC
DECL|ENET2_TACC|macro|ENET2_TACC
DECL|ENET2_TAEM|macro|ENET2_TAEM
DECL|ENET2_TAFL|macro|ENET2_TAFL
DECL|ENET2_TCCR0|macro|ENET2_TCCR0
DECL|ENET2_TCCR1|macro|ENET2_TCCR1
DECL|ENET2_TCCR2|macro|ENET2_TCCR2
DECL|ENET2_TCCR3|macro|ENET2_TCCR3
DECL|ENET2_TCCR|macro|ENET2_TCCR
DECL|ENET2_TCR|macro|ENET2_TCR
DECL|ENET2_TCSR0|macro|ENET2_TCSR0
DECL|ENET2_TCSR1|macro|ENET2_TCSR1
DECL|ENET2_TCSR2|macro|ENET2_TCSR2
DECL|ENET2_TCSR3|macro|ENET2_TCSR3
DECL|ENET2_TCSR|macro|ENET2_TCSR
DECL|ENET2_TDAR1|macro|ENET2_TDAR1
DECL|ENET2_TDAR2|macro|ENET2_TDAR2
DECL|ENET2_TDAR|macro|ENET2_TDAR
DECL|ENET2_TDSR1|macro|ENET2_TDSR1
DECL|ENET2_TDSR2|macro|ENET2_TDSR2
DECL|ENET2_TDSR|macro|ENET2_TDSR
DECL|ENET2_TFWR|macro|ENET2_TFWR
DECL|ENET2_TGSR|macro|ENET2_TGSR
DECL|ENET2_TIPG|macro|ENET2_TIPG
DECL|ENET2_TI_IRQn|enumerator|ENET2_TI_IRQn = 103, /**< ENET2 1588 Timer interrupt [synchronous] request. */
DECL|ENET2_TSEM|macro|ENET2_TSEM
DECL|ENET2_TXIC0|macro|ENET2_TXIC0
DECL|ENET2_TXIC1|macro|ENET2_TXIC1
DECL|ENET2_TXIC2|macro|ENET2_TXIC2
DECL|ENET2_TXIC|macro|ENET2_TXIC
DECL|ENET2|macro|ENET2
DECL|ENET_ATCOR_COR_MASK|macro|ENET_ATCOR_COR_MASK
DECL|ENET_ATCOR_COR_SHIFT|macro|ENET_ATCOR_COR_SHIFT
DECL|ENET_ATCOR_COR|macro|ENET_ATCOR_COR
DECL|ENET_ATCOR_REG|macro|ENET_ATCOR_REG
DECL|ENET_ATCR_CAPTURE_MASK|macro|ENET_ATCR_CAPTURE_MASK
DECL|ENET_ATCR_CAPTURE_SHIFT|macro|ENET_ATCR_CAPTURE_SHIFT
DECL|ENET_ATCR_EN_MASK|macro|ENET_ATCR_EN_MASK
DECL|ENET_ATCR_EN_SHIFT|macro|ENET_ATCR_EN_SHIFT
DECL|ENET_ATCR_OFFEN_MASK|macro|ENET_ATCR_OFFEN_MASK
DECL|ENET_ATCR_OFFEN_SHIFT|macro|ENET_ATCR_OFFEN_SHIFT
DECL|ENET_ATCR_OFFRST_MASK|macro|ENET_ATCR_OFFRST_MASK
DECL|ENET_ATCR_OFFRST_SHIFT|macro|ENET_ATCR_OFFRST_SHIFT
DECL|ENET_ATCR_PEREN_MASK|macro|ENET_ATCR_PEREN_MASK
DECL|ENET_ATCR_PEREN_SHIFT|macro|ENET_ATCR_PEREN_SHIFT
DECL|ENET_ATCR_PINPER_MASK|macro|ENET_ATCR_PINPER_MASK
DECL|ENET_ATCR_PINPER_SHIFT|macro|ENET_ATCR_PINPER_SHIFT
DECL|ENET_ATCR_REG|macro|ENET_ATCR_REG
DECL|ENET_ATCR_RESTART_MASK|macro|ENET_ATCR_RESTART_MASK
DECL|ENET_ATCR_RESTART_SHIFT|macro|ENET_ATCR_RESTART_SHIFT
DECL|ENET_ATCR_SLAVE_MASK|macro|ENET_ATCR_SLAVE_MASK
DECL|ENET_ATCR_SLAVE_SHIFT|macro|ENET_ATCR_SLAVE_SHIFT
DECL|ENET_ATINC_INC_CORR_MASK|macro|ENET_ATINC_INC_CORR_MASK
DECL|ENET_ATINC_INC_CORR_SHIFT|macro|ENET_ATINC_INC_CORR_SHIFT
DECL|ENET_ATINC_INC_CORR|macro|ENET_ATINC_INC_CORR
DECL|ENET_ATINC_INC_MASK|macro|ENET_ATINC_INC_MASK
DECL|ENET_ATINC_INC_SHIFT|macro|ENET_ATINC_INC_SHIFT
DECL|ENET_ATINC_INC|macro|ENET_ATINC_INC
DECL|ENET_ATINC_REG|macro|ENET_ATINC_REG
DECL|ENET_ATOFF_OFFSET_MASK|macro|ENET_ATOFF_OFFSET_MASK
DECL|ENET_ATOFF_OFFSET_SHIFT|macro|ENET_ATOFF_OFFSET_SHIFT
DECL|ENET_ATOFF_OFFSET|macro|ENET_ATOFF_OFFSET
DECL|ENET_ATOFF_REG|macro|ENET_ATOFF_REG
DECL|ENET_ATPER_PERIOD_MASK|macro|ENET_ATPER_PERIOD_MASK
DECL|ENET_ATPER_PERIOD_SHIFT|macro|ENET_ATPER_PERIOD_SHIFT
DECL|ENET_ATPER_PERIOD|macro|ENET_ATPER_PERIOD
DECL|ENET_ATPER_REG|macro|ENET_ATPER_REG
DECL|ENET_ATSTMP_REG|macro|ENET_ATSTMP_REG
DECL|ENET_ATSTMP_TIMESTAMP_MASK|macro|ENET_ATSTMP_TIMESTAMP_MASK
DECL|ENET_ATSTMP_TIMESTAMP_SHIFT|macro|ENET_ATSTMP_TIMESTAMP_SHIFT
DECL|ENET_ATSTMP_TIMESTAMP|macro|ENET_ATSTMP_TIMESTAMP
DECL|ENET_ATVR_ATIME_MASK|macro|ENET_ATVR_ATIME_MASK
DECL|ENET_ATVR_ATIME_SHIFT|macro|ENET_ATVR_ATIME_SHIFT
DECL|ENET_ATVR_ATIME|macro|ENET_ATVR_ATIME
DECL|ENET_ATVR_REG|macro|ENET_ATVR_REG
DECL|ENET_BASE_ADDRS|macro|ENET_BASE_ADDRS
DECL|ENET_BASE_PTRS|macro|ENET_BASE_PTRS
DECL|ENET_DMACFG_CALC_NOIPG_MASK|macro|ENET_DMACFG_CALC_NOIPG_MASK
DECL|ENET_DMACFG_CALC_NOIPG_SHIFT|macro|ENET_DMACFG_CALC_NOIPG_SHIFT
DECL|ENET_DMACFG_DMA_CLASS_EN_MASK|macro|ENET_DMACFG_DMA_CLASS_EN_MASK
DECL|ENET_DMACFG_DMA_CLASS_EN_SHIFT|macro|ENET_DMACFG_DMA_CLASS_EN_SHIFT
DECL|ENET_DMACFG_IDLE_SLOPE_MASK|macro|ENET_DMACFG_IDLE_SLOPE_MASK
DECL|ENET_DMACFG_IDLE_SLOPE_SHIFT|macro|ENET_DMACFG_IDLE_SLOPE_SHIFT
DECL|ENET_DMACFG_IDLE_SLOPE|macro|ENET_DMACFG_IDLE_SLOPE
DECL|ENET_DMACFG_REG|macro|ENET_DMACFG_REG
DECL|ENET_ECR_DBGEN_MASK|macro|ENET_ECR_DBGEN_MASK
DECL|ENET_ECR_DBGEN_SHIFT|macro|ENET_ECR_DBGEN_SHIFT
DECL|ENET_ECR_DBSWP_MASK|macro|ENET_ECR_DBSWP_MASK
DECL|ENET_ECR_DBSWP_SHIFT|macro|ENET_ECR_DBSWP_SHIFT
DECL|ENET_ECR_EN1588_MASK|macro|ENET_ECR_EN1588_MASK
DECL|ENET_ECR_EN1588_SHIFT|macro|ENET_ECR_EN1588_SHIFT
DECL|ENET_ECR_ETHEREN_MASK|macro|ENET_ECR_ETHEREN_MASK
DECL|ENET_ECR_ETHEREN_SHIFT|macro|ENET_ECR_ETHEREN_SHIFT
DECL|ENET_ECR_MAGICEN_MASK|macro|ENET_ECR_MAGICEN_MASK
DECL|ENET_ECR_MAGICEN_SHIFT|macro|ENET_ECR_MAGICEN_SHIFT
DECL|ENET_ECR_REG|macro|ENET_ECR_REG
DECL|ENET_ECR_RESET_MASK|macro|ENET_ECR_RESET_MASK
DECL|ENET_ECR_RESET_SHIFT|macro|ENET_ECR_RESET_SHIFT
DECL|ENET_ECR_SLEEP_MASK|macro|ENET_ECR_SLEEP_MASK
DECL|ENET_ECR_SLEEP_SHIFT|macro|ENET_ECR_SLEEP_SHIFT
DECL|ENET_ECR_SPEED_MASK|macro|ENET_ECR_SPEED_MASK
DECL|ENET_ECR_SPEED_SHIFT|macro|ENET_ECR_SPEED_SHIFT
DECL|ENET_ECR_SVLANDBL_MASK|macro|ENET_ECR_SVLANDBL_MASK
DECL|ENET_ECR_SVLANDBL_SHIFT|macro|ENET_ECR_SVLANDBL_SHIFT
DECL|ENET_ECR_SVLANEN_MASK|macro|ENET_ECR_SVLANEN_MASK
DECL|ENET_ECR_SVLANEN_SHIFT|macro|ENET_ECR_SVLANEN_SHIFT
DECL|ENET_ECR_VLANUSE2ND_MASK|macro|ENET_ECR_VLANUSE2ND_MASK
DECL|ENET_ECR_VLANUSE2ND_SHIFT|macro|ENET_ECR_VLANUSE2ND_SHIFT
DECL|ENET_EIMR_BABR_MASK|macro|ENET_EIMR_BABR_MASK
DECL|ENET_EIMR_BABR_SHIFT|macro|ENET_EIMR_BABR_SHIFT
DECL|ENET_EIMR_BABT_MASK|macro|ENET_EIMR_BABT_MASK
DECL|ENET_EIMR_BABT_SHIFT|macro|ENET_EIMR_BABT_SHIFT
DECL|ENET_EIMR_EBERR_MASK|macro|ENET_EIMR_EBERR_MASK
DECL|ENET_EIMR_EBERR_SHIFT|macro|ENET_EIMR_EBERR_SHIFT
DECL|ENET_EIMR_GRA_MASK|macro|ENET_EIMR_GRA_MASK
DECL|ENET_EIMR_GRA_SHIFT|macro|ENET_EIMR_GRA_SHIFT
DECL|ENET_EIMR_LC_MASK|macro|ENET_EIMR_LC_MASK
DECL|ENET_EIMR_LC_SHIFT|macro|ENET_EIMR_LC_SHIFT
DECL|ENET_EIMR_MII_MASK|macro|ENET_EIMR_MII_MASK
DECL|ENET_EIMR_MII_SHIFT|macro|ENET_EIMR_MII_SHIFT
DECL|ENET_EIMR_PLR_MASK|macro|ENET_EIMR_PLR_MASK
DECL|ENET_EIMR_PLR_SHIFT|macro|ENET_EIMR_PLR_SHIFT
DECL|ENET_EIMR_REG|macro|ENET_EIMR_REG
DECL|ENET_EIMR_RL_MASK|macro|ENET_EIMR_RL_MASK
DECL|ENET_EIMR_RL_SHIFT|macro|ENET_EIMR_RL_SHIFT
DECL|ENET_EIMR_RXB1_MASK|macro|ENET_EIMR_RXB1_MASK
DECL|ENET_EIMR_RXB1_SHIFT|macro|ENET_EIMR_RXB1_SHIFT
DECL|ENET_EIMR_RXB2_MASK|macro|ENET_EIMR_RXB2_MASK
DECL|ENET_EIMR_RXB2_SHIFT|macro|ENET_EIMR_RXB2_SHIFT
DECL|ENET_EIMR_RXB_MASK|macro|ENET_EIMR_RXB_MASK
DECL|ENET_EIMR_RXB_SHIFT|macro|ENET_EIMR_RXB_SHIFT
DECL|ENET_EIMR_RXF1_MASK|macro|ENET_EIMR_RXF1_MASK
DECL|ENET_EIMR_RXF1_SHIFT|macro|ENET_EIMR_RXF1_SHIFT
DECL|ENET_EIMR_RXF2_MASK|macro|ENET_EIMR_RXF2_MASK
DECL|ENET_EIMR_RXF2_SHIFT|macro|ENET_EIMR_RXF2_SHIFT
DECL|ENET_EIMR_RXFLUSH_0_MASK|macro|ENET_EIMR_RXFLUSH_0_MASK
DECL|ENET_EIMR_RXFLUSH_0_SHIFT|macro|ENET_EIMR_RXFLUSH_0_SHIFT
DECL|ENET_EIMR_RXFLUSH_1_MASK|macro|ENET_EIMR_RXFLUSH_1_MASK
DECL|ENET_EIMR_RXFLUSH_1_SHIFT|macro|ENET_EIMR_RXFLUSH_1_SHIFT
DECL|ENET_EIMR_RXFLUSH_2_MASK|macro|ENET_EIMR_RXFLUSH_2_MASK
DECL|ENET_EIMR_RXFLUSH_2_SHIFT|macro|ENET_EIMR_RXFLUSH_2_SHIFT
DECL|ENET_EIMR_RXF_MASK|macro|ENET_EIMR_RXF_MASK
DECL|ENET_EIMR_RXF_SHIFT|macro|ENET_EIMR_RXF_SHIFT
DECL|ENET_EIMR_TS_AVAIL_MASK|macro|ENET_EIMR_TS_AVAIL_MASK
DECL|ENET_EIMR_TS_AVAIL_SHIFT|macro|ENET_EIMR_TS_AVAIL_SHIFT
DECL|ENET_EIMR_TS_TIMER_MASK|macro|ENET_EIMR_TS_TIMER_MASK
DECL|ENET_EIMR_TS_TIMER_SHIFT|macro|ENET_EIMR_TS_TIMER_SHIFT
DECL|ENET_EIMR_TXB1_MASK|macro|ENET_EIMR_TXB1_MASK
DECL|ENET_EIMR_TXB1_SHIFT|macro|ENET_EIMR_TXB1_SHIFT
DECL|ENET_EIMR_TXB2_MASK|macro|ENET_EIMR_TXB2_MASK
DECL|ENET_EIMR_TXB2_SHIFT|macro|ENET_EIMR_TXB2_SHIFT
DECL|ENET_EIMR_TXB_MASK|macro|ENET_EIMR_TXB_MASK
DECL|ENET_EIMR_TXB_SHIFT|macro|ENET_EIMR_TXB_SHIFT
DECL|ENET_EIMR_TXF1_MASK|macro|ENET_EIMR_TXF1_MASK
DECL|ENET_EIMR_TXF1_SHIFT|macro|ENET_EIMR_TXF1_SHIFT
DECL|ENET_EIMR_TXF2_MASK|macro|ENET_EIMR_TXF2_MASK
DECL|ENET_EIMR_TXF2_SHIFT|macro|ENET_EIMR_TXF2_SHIFT
DECL|ENET_EIMR_TXF_MASK|macro|ENET_EIMR_TXF_MASK
DECL|ENET_EIMR_TXF_SHIFT|macro|ENET_EIMR_TXF_SHIFT
DECL|ENET_EIMR_UN_MASK|macro|ENET_EIMR_UN_MASK
DECL|ENET_EIMR_UN_SHIFT|macro|ENET_EIMR_UN_SHIFT
DECL|ENET_EIMR_WAKEUP_MASK|macro|ENET_EIMR_WAKEUP_MASK
DECL|ENET_EIMR_WAKEUP_SHIFT|macro|ENET_EIMR_WAKEUP_SHIFT
DECL|ENET_EIR_BABR_MASK|macro|ENET_EIR_BABR_MASK
DECL|ENET_EIR_BABR_SHIFT|macro|ENET_EIR_BABR_SHIFT
DECL|ENET_EIR_BABT_MASK|macro|ENET_EIR_BABT_MASK
DECL|ENET_EIR_BABT_SHIFT|macro|ENET_EIR_BABT_SHIFT
DECL|ENET_EIR_EBERR_MASK|macro|ENET_EIR_EBERR_MASK
DECL|ENET_EIR_EBERR_SHIFT|macro|ENET_EIR_EBERR_SHIFT
DECL|ENET_EIR_GRA_MASK|macro|ENET_EIR_GRA_MASK
DECL|ENET_EIR_GRA_SHIFT|macro|ENET_EIR_GRA_SHIFT
DECL|ENET_EIR_LC_MASK|macro|ENET_EIR_LC_MASK
DECL|ENET_EIR_LC_SHIFT|macro|ENET_EIR_LC_SHIFT
DECL|ENET_EIR_MII_MASK|macro|ENET_EIR_MII_MASK
DECL|ENET_EIR_MII_SHIFT|macro|ENET_EIR_MII_SHIFT
DECL|ENET_EIR_PLR_MASK|macro|ENET_EIR_PLR_MASK
DECL|ENET_EIR_PLR_SHIFT|macro|ENET_EIR_PLR_SHIFT
DECL|ENET_EIR_REG|macro|ENET_EIR_REG
DECL|ENET_EIR_RL_MASK|macro|ENET_EIR_RL_MASK
DECL|ENET_EIR_RL_SHIFT|macro|ENET_EIR_RL_SHIFT
DECL|ENET_EIR_RXB1_MASK|macro|ENET_EIR_RXB1_MASK
DECL|ENET_EIR_RXB1_SHIFT|macro|ENET_EIR_RXB1_SHIFT
DECL|ENET_EIR_RXB2_MASK|macro|ENET_EIR_RXB2_MASK
DECL|ENET_EIR_RXB2_SHIFT|macro|ENET_EIR_RXB2_SHIFT
DECL|ENET_EIR_RXB_MASK|macro|ENET_EIR_RXB_MASK
DECL|ENET_EIR_RXB_SHIFT|macro|ENET_EIR_RXB_SHIFT
DECL|ENET_EIR_RXF1_MASK|macro|ENET_EIR_RXF1_MASK
DECL|ENET_EIR_RXF1_SHIFT|macro|ENET_EIR_RXF1_SHIFT
DECL|ENET_EIR_RXF2_MASK|macro|ENET_EIR_RXF2_MASK
DECL|ENET_EIR_RXF2_SHIFT|macro|ENET_EIR_RXF2_SHIFT
DECL|ENET_EIR_RXFLUSH_0_MASK|macro|ENET_EIR_RXFLUSH_0_MASK
DECL|ENET_EIR_RXFLUSH_0_SHIFT|macro|ENET_EIR_RXFLUSH_0_SHIFT
DECL|ENET_EIR_RXFLUSH_1_MASK|macro|ENET_EIR_RXFLUSH_1_MASK
DECL|ENET_EIR_RXFLUSH_1_SHIFT|macro|ENET_EIR_RXFLUSH_1_SHIFT
DECL|ENET_EIR_RXFLUSH_2_MASK|macro|ENET_EIR_RXFLUSH_2_MASK
DECL|ENET_EIR_RXFLUSH_2_SHIFT|macro|ENET_EIR_RXFLUSH_2_SHIFT
DECL|ENET_EIR_RXF_MASK|macro|ENET_EIR_RXF_MASK
DECL|ENET_EIR_RXF_SHIFT|macro|ENET_EIR_RXF_SHIFT
DECL|ENET_EIR_TS_AVAIL_MASK|macro|ENET_EIR_TS_AVAIL_MASK
DECL|ENET_EIR_TS_AVAIL_SHIFT|macro|ENET_EIR_TS_AVAIL_SHIFT
DECL|ENET_EIR_TS_TIMER_MASK|macro|ENET_EIR_TS_TIMER_MASK
DECL|ENET_EIR_TS_TIMER_SHIFT|macro|ENET_EIR_TS_TIMER_SHIFT
DECL|ENET_EIR_TXB1_MASK|macro|ENET_EIR_TXB1_MASK
DECL|ENET_EIR_TXB1_SHIFT|macro|ENET_EIR_TXB1_SHIFT
DECL|ENET_EIR_TXB2_MASK|macro|ENET_EIR_TXB2_MASK
DECL|ENET_EIR_TXB2_SHIFT|macro|ENET_EIR_TXB2_SHIFT
DECL|ENET_EIR_TXB_MASK|macro|ENET_EIR_TXB_MASK
DECL|ENET_EIR_TXB_SHIFT|macro|ENET_EIR_TXB_SHIFT
DECL|ENET_EIR_TXF1_MASK|macro|ENET_EIR_TXF1_MASK
DECL|ENET_EIR_TXF1_SHIFT|macro|ENET_EIR_TXF1_SHIFT
DECL|ENET_EIR_TXF2_MASK|macro|ENET_EIR_TXF2_MASK
DECL|ENET_EIR_TXF2_SHIFT|macro|ENET_EIR_TXF2_SHIFT
DECL|ENET_EIR_TXF_MASK|macro|ENET_EIR_TXF_MASK
DECL|ENET_EIR_TXF_SHIFT|macro|ENET_EIR_TXF_SHIFT
DECL|ENET_EIR_UN_MASK|macro|ENET_EIR_UN_MASK
DECL|ENET_EIR_UN_SHIFT|macro|ENET_EIR_UN_SHIFT
DECL|ENET_EIR_WAKEUP_MASK|macro|ENET_EIR_WAKEUP_MASK
DECL|ENET_EIR_WAKEUP_SHIFT|macro|ENET_EIR_WAKEUP_SHIFT
DECL|ENET_FTRL_REG|macro|ENET_FTRL_REG
DECL|ENET_FTRL_TRUNC_FL_MASK|macro|ENET_FTRL_TRUNC_FL_MASK
DECL|ENET_FTRL_TRUNC_FL_SHIFT|macro|ENET_FTRL_TRUNC_FL_SHIFT
DECL|ENET_FTRL_TRUNC_FL|macro|ENET_FTRL_TRUNC_FL
DECL|ENET_GALR_GADDR2_MASK|macro|ENET_GALR_GADDR2_MASK
DECL|ENET_GALR_GADDR2_SHIFT|macro|ENET_GALR_GADDR2_SHIFT
DECL|ENET_GALR_GADDR2|macro|ENET_GALR_GADDR2
DECL|ENET_GALR_REG|macro|ENET_GALR_REG
DECL|ENET_GAUR_GADDR1_MASK|macro|ENET_GAUR_GADDR1_MASK
DECL|ENET_GAUR_GADDR1_SHIFT|macro|ENET_GAUR_GADDR1_SHIFT
DECL|ENET_GAUR_GADDR1|macro|ENET_GAUR_GADDR1
DECL|ENET_GAUR_REG|macro|ENET_GAUR_REG
DECL|ENET_IALR_IADDR2_MASK|macro|ENET_IALR_IADDR2_MASK
DECL|ENET_IALR_IADDR2_SHIFT|macro|ENET_IALR_IADDR2_SHIFT
DECL|ENET_IALR_IADDR2|macro|ENET_IALR_IADDR2
DECL|ENET_IALR_REG|macro|ENET_IALR_REG
DECL|ENET_IAUR_IADDR1_MASK|macro|ENET_IAUR_IADDR1_MASK
DECL|ENET_IAUR_IADDR1_SHIFT|macro|ENET_IAUR_IADDR1_SHIFT
DECL|ENET_IAUR_IADDR1|macro|ENET_IAUR_IADDR1
DECL|ENET_IAUR_REG|macro|ENET_IAUR_REG
DECL|ENET_IEEE_R_ALIGN_COUNT_MASK|macro|ENET_IEEE_R_ALIGN_COUNT_MASK
DECL|ENET_IEEE_R_ALIGN_COUNT_SHIFT|macro|ENET_IEEE_R_ALIGN_COUNT_SHIFT
DECL|ENET_IEEE_R_ALIGN_COUNT|macro|ENET_IEEE_R_ALIGN_COUNT
DECL|ENET_IEEE_R_ALIGN_REG|macro|ENET_IEEE_R_ALIGN_REG
DECL|ENET_IEEE_R_CRC_COUNT_MASK|macro|ENET_IEEE_R_CRC_COUNT_MASK
DECL|ENET_IEEE_R_CRC_COUNT_SHIFT|macro|ENET_IEEE_R_CRC_COUNT_SHIFT
DECL|ENET_IEEE_R_CRC_COUNT|macro|ENET_IEEE_R_CRC_COUNT
DECL|ENET_IEEE_R_CRC_REG|macro|ENET_IEEE_R_CRC_REG
DECL|ENET_IEEE_R_DROP_COUNT_MASK|macro|ENET_IEEE_R_DROP_COUNT_MASK
DECL|ENET_IEEE_R_DROP_COUNT_SHIFT|macro|ENET_IEEE_R_DROP_COUNT_SHIFT
DECL|ENET_IEEE_R_DROP_COUNT|macro|ENET_IEEE_R_DROP_COUNT
DECL|ENET_IEEE_R_DROP_REG|macro|ENET_IEEE_R_DROP_REG
DECL|ENET_IEEE_R_FDXFC_COUNT_MASK|macro|ENET_IEEE_R_FDXFC_COUNT_MASK
DECL|ENET_IEEE_R_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_R_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_R_FDXFC_COUNT|macro|ENET_IEEE_R_FDXFC_COUNT
DECL|ENET_IEEE_R_FDXFC_REG|macro|ENET_IEEE_R_FDXFC_REG
DECL|ENET_IEEE_R_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_R_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_R_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_FRAME_OK_COUNT|macro|ENET_IEEE_R_FRAME_OK_COUNT
DECL|ENET_IEEE_R_FRAME_OK_REG|macro|ENET_IEEE_R_FRAME_OK_REG
DECL|ENET_IEEE_R_MACERR_COUNT_MASK|macro|ENET_IEEE_R_MACERR_COUNT_MASK
DECL|ENET_IEEE_R_MACERR_COUNT_SHIFT|macro|ENET_IEEE_R_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_R_MACERR_COUNT|macro|ENET_IEEE_R_MACERR_COUNT
DECL|ENET_IEEE_R_MACERR_REG|macro|ENET_IEEE_R_MACERR_REG
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_R_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_R_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_R_OCTETS_OK_COUNT|macro|ENET_IEEE_R_OCTETS_OK_COUNT
DECL|ENET_IEEE_R_OCTETS_OK_REG|macro|ENET_IEEE_R_OCTETS_OK_REG
DECL|ENET_IEEE_T_1COL_COUNT_MASK|macro|ENET_IEEE_T_1COL_COUNT_MASK
DECL|ENET_IEEE_T_1COL_COUNT_SHIFT|macro|ENET_IEEE_T_1COL_COUNT_SHIFT
DECL|ENET_IEEE_T_1COL_COUNT|macro|ENET_IEEE_T_1COL_COUNT
DECL|ENET_IEEE_T_1COL_REG|macro|ENET_IEEE_T_1COL_REG
DECL|ENET_IEEE_T_CSERR_COUNT_MASK|macro|ENET_IEEE_T_CSERR_COUNT_MASK
DECL|ENET_IEEE_T_CSERR_COUNT_SHIFT|macro|ENET_IEEE_T_CSERR_COUNT_SHIFT
DECL|ENET_IEEE_T_CSERR_COUNT|macro|ENET_IEEE_T_CSERR_COUNT
DECL|ENET_IEEE_T_CSERR_REG|macro|ENET_IEEE_T_CSERR_REG
DECL|ENET_IEEE_T_DEF_COUNT_MASK|macro|ENET_IEEE_T_DEF_COUNT_MASK
DECL|ENET_IEEE_T_DEF_COUNT_SHIFT|macro|ENET_IEEE_T_DEF_COUNT_SHIFT
DECL|ENET_IEEE_T_DEF_COUNT|macro|ENET_IEEE_T_DEF_COUNT
DECL|ENET_IEEE_T_DEF_REG|macro|ENET_IEEE_T_DEF_REG
DECL|ENET_IEEE_T_DROP_COUNT_MASK|macro|ENET_IEEE_T_DROP_COUNT_MASK
DECL|ENET_IEEE_T_DROP_COUNT_SHIFT|macro|ENET_IEEE_T_DROP_COUNT_SHIFT
DECL|ENET_IEEE_T_DROP_COUNT|macro|ENET_IEEE_T_DROP_COUNT
DECL|ENET_IEEE_T_DROP_REG|macro|ENET_IEEE_T_DROP_REG
DECL|ENET_IEEE_T_EXCOL_COUNT_MASK|macro|ENET_IEEE_T_EXCOL_COUNT_MASK
DECL|ENET_IEEE_T_EXCOL_COUNT_SHIFT|macro|ENET_IEEE_T_EXCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_EXCOL_COUNT|macro|ENET_IEEE_T_EXCOL_COUNT
DECL|ENET_IEEE_T_EXCOL_REG|macro|ENET_IEEE_T_EXCOL_REG
DECL|ENET_IEEE_T_FDXFC_COUNT_MASK|macro|ENET_IEEE_T_FDXFC_COUNT_MASK
DECL|ENET_IEEE_T_FDXFC_COUNT_SHIFT|macro|ENET_IEEE_T_FDXFC_COUNT_SHIFT
DECL|ENET_IEEE_T_FDXFC_COUNT|macro|ENET_IEEE_T_FDXFC_COUNT
DECL|ENET_IEEE_T_FDXFC_REG|macro|ENET_IEEE_T_FDXFC_REG
DECL|ENET_IEEE_T_FRAME_OK_COUNT_MASK|macro|ENET_IEEE_T_FRAME_OK_COUNT_MASK
DECL|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT|macro|ENET_IEEE_T_FRAME_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_FRAME_OK_COUNT|macro|ENET_IEEE_T_FRAME_OK_COUNT
DECL|ENET_IEEE_T_FRAME_OK_REG|macro|ENET_IEEE_T_FRAME_OK_REG
DECL|ENET_IEEE_T_LCOL_COUNT_MASK|macro|ENET_IEEE_T_LCOL_COUNT_MASK
DECL|ENET_IEEE_T_LCOL_COUNT_SHIFT|macro|ENET_IEEE_T_LCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_LCOL_COUNT|macro|ENET_IEEE_T_LCOL_COUNT
DECL|ENET_IEEE_T_LCOL_REG|macro|ENET_IEEE_T_LCOL_REG
DECL|ENET_IEEE_T_MACERR_COUNT_MASK|macro|ENET_IEEE_T_MACERR_COUNT_MASK
DECL|ENET_IEEE_T_MACERR_COUNT_SHIFT|macro|ENET_IEEE_T_MACERR_COUNT_SHIFT
DECL|ENET_IEEE_T_MACERR_COUNT|macro|ENET_IEEE_T_MACERR_COUNT
DECL|ENET_IEEE_T_MACERR_REG|macro|ENET_IEEE_T_MACERR_REG
DECL|ENET_IEEE_T_MCOL_COUNT_MASK|macro|ENET_IEEE_T_MCOL_COUNT_MASK
DECL|ENET_IEEE_T_MCOL_COUNT_SHIFT|macro|ENET_IEEE_T_MCOL_COUNT_SHIFT
DECL|ENET_IEEE_T_MCOL_COUNT|macro|ENET_IEEE_T_MCOL_COUNT
DECL|ENET_IEEE_T_MCOL_REG|macro|ENET_IEEE_T_MCOL_REG
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_MASK|macro|ENET_IEEE_T_OCTETS_OK_COUNT_MASK
DECL|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT|macro|ENET_IEEE_T_OCTETS_OK_COUNT_SHIFT
DECL|ENET_IEEE_T_OCTETS_OK_COUNT|macro|ENET_IEEE_T_OCTETS_OK_COUNT
DECL|ENET_IEEE_T_OCTETS_OK_REG|macro|ENET_IEEE_T_OCTETS_OK_REG
DECL|ENET_IEEE_T_SQE_COUNT_MASK|macro|ENET_IEEE_T_SQE_COUNT_MASK
DECL|ENET_IEEE_T_SQE_COUNT_SHIFT|macro|ENET_IEEE_T_SQE_COUNT_SHIFT
DECL|ENET_IEEE_T_SQE_COUNT|macro|ENET_IEEE_T_SQE_COUNT
DECL|ENET_IEEE_T_SQE_REG|macro|ENET_IEEE_T_SQE_REG
DECL|ENET_MIBC_MIB_CLEAR_MASK|macro|ENET_MIBC_MIB_CLEAR_MASK
DECL|ENET_MIBC_MIB_CLEAR_SHIFT|macro|ENET_MIBC_MIB_CLEAR_SHIFT
DECL|ENET_MIBC_MIB_DIS_MASK|macro|ENET_MIBC_MIB_DIS_MASK
DECL|ENET_MIBC_MIB_DIS_SHIFT|macro|ENET_MIBC_MIB_DIS_SHIFT
DECL|ENET_MIBC_MIB_IDLE_MASK|macro|ENET_MIBC_MIB_IDLE_MASK
DECL|ENET_MIBC_MIB_IDLE_SHIFT|macro|ENET_MIBC_MIB_IDLE_SHIFT
DECL|ENET_MIBC_REG|macro|ENET_MIBC_REG
DECL|ENET_MMFR_DATA_MASK|macro|ENET_MMFR_DATA_MASK
DECL|ENET_MMFR_DATA_SHIFT|macro|ENET_MMFR_DATA_SHIFT
DECL|ENET_MMFR_DATA|macro|ENET_MMFR_DATA
DECL|ENET_MMFR_OP_MASK|macro|ENET_MMFR_OP_MASK
DECL|ENET_MMFR_OP_SHIFT|macro|ENET_MMFR_OP_SHIFT
DECL|ENET_MMFR_OP|macro|ENET_MMFR_OP
DECL|ENET_MMFR_PA_MASK|macro|ENET_MMFR_PA_MASK
DECL|ENET_MMFR_PA_SHIFT|macro|ENET_MMFR_PA_SHIFT
DECL|ENET_MMFR_PA|macro|ENET_MMFR_PA
DECL|ENET_MMFR_RA_MASK|macro|ENET_MMFR_RA_MASK
DECL|ENET_MMFR_RA_SHIFT|macro|ENET_MMFR_RA_SHIFT
DECL|ENET_MMFR_RA|macro|ENET_MMFR_RA
DECL|ENET_MMFR_REG|macro|ENET_MMFR_REG
DECL|ENET_MMFR_ST_MASK|macro|ENET_MMFR_ST_MASK
DECL|ENET_MMFR_ST_SHIFT|macro|ENET_MMFR_ST_SHIFT
DECL|ENET_MMFR_ST|macro|ENET_MMFR_ST
DECL|ENET_MMFR_TA_MASK|macro|ENET_MMFR_TA_MASK
DECL|ENET_MMFR_TA_SHIFT|macro|ENET_MMFR_TA_SHIFT
DECL|ENET_MMFR_TA|macro|ENET_MMFR_TA
DECL|ENET_MRBR1_REG|macro|ENET_MRBR1_REG
DECL|ENET_MRBR1_R_BUF_SIZE_MASK|macro|ENET_MRBR1_R_BUF_SIZE_MASK
DECL|ENET_MRBR1_R_BUF_SIZE_SHIFT|macro|ENET_MRBR1_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR1_R_BUF_SIZE|macro|ENET_MRBR1_R_BUF_SIZE
DECL|ENET_MRBR2_REG|macro|ENET_MRBR2_REG
DECL|ENET_MRBR2_R_BUF_SIZE_MASK|macro|ENET_MRBR2_R_BUF_SIZE_MASK
DECL|ENET_MRBR2_R_BUF_SIZE_SHIFT|macro|ENET_MRBR2_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR2_R_BUF_SIZE|macro|ENET_MRBR2_R_BUF_SIZE
DECL|ENET_MRBR_REG|macro|ENET_MRBR_REG
DECL|ENET_MRBR_R_BUF_SIZE_MASK|macro|ENET_MRBR_R_BUF_SIZE_MASK
DECL|ENET_MRBR_R_BUF_SIZE_SHIFT|macro|ENET_MRBR_R_BUF_SIZE_SHIFT
DECL|ENET_MRBR_R_BUF_SIZE|macro|ENET_MRBR_R_BUF_SIZE
DECL|ENET_MSCR_DIS_PRE_MASK|macro|ENET_MSCR_DIS_PRE_MASK
DECL|ENET_MSCR_DIS_PRE_SHIFT|macro|ENET_MSCR_DIS_PRE_SHIFT
DECL|ENET_MSCR_HOLDTIME_MASK|macro|ENET_MSCR_HOLDTIME_MASK
DECL|ENET_MSCR_HOLDTIME_SHIFT|macro|ENET_MSCR_HOLDTIME_SHIFT
DECL|ENET_MSCR_HOLDTIME|macro|ENET_MSCR_HOLDTIME
DECL|ENET_MSCR_MII_SPEED_MASK|macro|ENET_MSCR_MII_SPEED_MASK
DECL|ENET_MSCR_MII_SPEED_SHIFT|macro|ENET_MSCR_MII_SPEED_SHIFT
DECL|ENET_MSCR_MII_SPEED|macro|ENET_MSCR_MII_SPEED
DECL|ENET_MSCR_REG|macro|ENET_MSCR_REG
DECL|ENET_MemMapPtr|typedef|} ENET_Type, *ENET_MemMapPtr;
DECL|ENET_OPD_OPCODE_MASK|macro|ENET_OPD_OPCODE_MASK
DECL|ENET_OPD_OPCODE_SHIFT|macro|ENET_OPD_OPCODE_SHIFT
DECL|ENET_OPD_OPCODE|macro|ENET_OPD_OPCODE
DECL|ENET_OPD_PAUSE_DUR_MASK|macro|ENET_OPD_PAUSE_DUR_MASK
DECL|ENET_OPD_PAUSE_DUR_SHIFT|macro|ENET_OPD_PAUSE_DUR_SHIFT
DECL|ENET_OPD_PAUSE_DUR|macro|ENET_OPD_PAUSE_DUR
DECL|ENET_OPD_REG|macro|ENET_OPD_REG
DECL|ENET_PALR_PADDR1_MASK|macro|ENET_PALR_PADDR1_MASK
DECL|ENET_PALR_PADDR1_SHIFT|macro|ENET_PALR_PADDR1_SHIFT
DECL|ENET_PALR_PADDR1|macro|ENET_PALR_PADDR1
DECL|ENET_PALR_REG|macro|ENET_PALR_REG
DECL|ENET_PAUR_PADDR2_MASK|macro|ENET_PAUR_PADDR2_MASK
DECL|ENET_PAUR_PADDR2_SHIFT|macro|ENET_PAUR_PADDR2_SHIFT
DECL|ENET_PAUR_PADDR2|macro|ENET_PAUR_PADDR2
DECL|ENET_PAUR_REG|macro|ENET_PAUR_REG
DECL|ENET_PAUR_TYPE_MASK|macro|ENET_PAUR_TYPE_MASK
DECL|ENET_PAUR_TYPE_SHIFT|macro|ENET_PAUR_TYPE_SHIFT
DECL|ENET_PAUR_TYPE|macro|ENET_PAUR_TYPE
DECL|ENET_QOS_REG|macro|ENET_QOS_REG
DECL|ENET_QOS_RX_FLUSH0_MASK|macro|ENET_QOS_RX_FLUSH0_MASK
DECL|ENET_QOS_RX_FLUSH0_SHIFT|macro|ENET_QOS_RX_FLUSH0_SHIFT
DECL|ENET_QOS_RX_FLUSH1_MASK|macro|ENET_QOS_RX_FLUSH1_MASK
DECL|ENET_QOS_RX_FLUSH1_SHIFT|macro|ENET_QOS_RX_FLUSH1_SHIFT
DECL|ENET_QOS_RX_FLUSH2_MASK|macro|ENET_QOS_RX_FLUSH2_MASK
DECL|ENET_QOS_RX_FLUSH2_SHIFT|macro|ENET_QOS_RX_FLUSH2_SHIFT
DECL|ENET_QOS_TX_SCHEME_MASK|macro|ENET_QOS_TX_SCHEME_MASK
DECL|ENET_QOS_TX_SCHEME_SHIFT|macro|ENET_QOS_TX_SCHEME_SHIFT
DECL|ENET_QOS_TX_SCHEME|macro|ENET_QOS_TX_SCHEME
DECL|ENET_RACC_IPDIS_MASK|macro|ENET_RACC_IPDIS_MASK
DECL|ENET_RACC_IPDIS_SHIFT|macro|ENET_RACC_IPDIS_SHIFT
DECL|ENET_RACC_LINEDIS_MASK|macro|ENET_RACC_LINEDIS_MASK
DECL|ENET_RACC_LINEDIS_SHIFT|macro|ENET_RACC_LINEDIS_SHIFT
DECL|ENET_RACC_PADREM_MASK|macro|ENET_RACC_PADREM_MASK
DECL|ENET_RACC_PADREM_SHIFT|macro|ENET_RACC_PADREM_SHIFT
DECL|ENET_RACC_PRODIS_MASK|macro|ENET_RACC_PRODIS_MASK
DECL|ENET_RACC_PRODIS_SHIFT|macro|ENET_RACC_PRODIS_SHIFT
DECL|ENET_RACC_REG|macro|ENET_RACC_REG
DECL|ENET_RACC_SHIFT16_MASK|macro|ENET_RACC_SHIFT16_MASK
DECL|ENET_RACC_SHIFT16_SHIFT|macro|ENET_RACC_SHIFT16_SHIFT
DECL|ENET_RAEM_REG|macro|ENET_RAEM_REG
DECL|ENET_RAEM_RX_ALMOST_EMPTY_MASK|macro|ENET_RAEM_RX_ALMOST_EMPTY_MASK
DECL|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT|macro|ENET_RAEM_RX_ALMOST_EMPTY_SHIFT
DECL|ENET_RAEM_RX_ALMOST_EMPTY|macro|ENET_RAEM_RX_ALMOST_EMPTY
DECL|ENET_RAFL_REG|macro|ENET_RAFL_REG
DECL|ENET_RAFL_RX_ALMOST_FULL_MASK|macro|ENET_RAFL_RX_ALMOST_FULL_MASK
DECL|ENET_RAFL_RX_ALMOST_FULL_SHIFT|macro|ENET_RAFL_RX_ALMOST_FULL_SHIFT
DECL|ENET_RAFL_RX_ALMOST_FULL|macro|ENET_RAFL_RX_ALMOST_FULL
DECL|ENET_RCMR_CMP0_MASK|macro|ENET_RCMR_CMP0_MASK
DECL|ENET_RCMR_CMP0_SHIFT|macro|ENET_RCMR_CMP0_SHIFT
DECL|ENET_RCMR_CMP0|macro|ENET_RCMR_CMP0
DECL|ENET_RCMR_CMP1_MASK|macro|ENET_RCMR_CMP1_MASK
DECL|ENET_RCMR_CMP1_SHIFT|macro|ENET_RCMR_CMP1_SHIFT
DECL|ENET_RCMR_CMP1|macro|ENET_RCMR_CMP1
DECL|ENET_RCMR_CMP2_MASK|macro|ENET_RCMR_CMP2_MASK
DECL|ENET_RCMR_CMP2_SHIFT|macro|ENET_RCMR_CMP2_SHIFT
DECL|ENET_RCMR_CMP2|macro|ENET_RCMR_CMP2
DECL|ENET_RCMR_CMP3_MASK|macro|ENET_RCMR_CMP3_MASK
DECL|ENET_RCMR_CMP3_SHIFT|macro|ENET_RCMR_CMP3_SHIFT
DECL|ENET_RCMR_CMP3|macro|ENET_RCMR_CMP3
DECL|ENET_RCMR_MATCHEN_MASK|macro|ENET_RCMR_MATCHEN_MASK
DECL|ENET_RCMR_MATCHEN_SHIFT|macro|ENET_RCMR_MATCHEN_SHIFT
DECL|ENET_RCMR_REG|macro|ENET_RCMR_REG
DECL|ENET_RCR_BC_REJ_MASK|macro|ENET_RCR_BC_REJ_MASK
DECL|ENET_RCR_BC_REJ_SHIFT|macro|ENET_RCR_BC_REJ_SHIFT
DECL|ENET_RCR_CFEN_MASK|macro|ENET_RCR_CFEN_MASK
DECL|ENET_RCR_CFEN_SHIFT|macro|ENET_RCR_CFEN_SHIFT
DECL|ENET_RCR_CRCFWD_MASK|macro|ENET_RCR_CRCFWD_MASK
DECL|ENET_RCR_CRCFWD_SHIFT|macro|ENET_RCR_CRCFWD_SHIFT
DECL|ENET_RCR_DRT_MASK|macro|ENET_RCR_DRT_MASK
DECL|ENET_RCR_DRT_SHIFT|macro|ENET_RCR_DRT_SHIFT
DECL|ENET_RCR_FCE_MASK|macro|ENET_RCR_FCE_MASK
DECL|ENET_RCR_FCE_SHIFT|macro|ENET_RCR_FCE_SHIFT
DECL|ENET_RCR_GRS_MASK|macro|ENET_RCR_GRS_MASK
DECL|ENET_RCR_GRS_SHIFT|macro|ENET_RCR_GRS_SHIFT
DECL|ENET_RCR_LOOP_MASK|macro|ENET_RCR_LOOP_MASK
DECL|ENET_RCR_LOOP_SHIFT|macro|ENET_RCR_LOOP_SHIFT
DECL|ENET_RCR_MAX_FL_MASK|macro|ENET_RCR_MAX_FL_MASK
DECL|ENET_RCR_MAX_FL_SHIFT|macro|ENET_RCR_MAX_FL_SHIFT
DECL|ENET_RCR_MAX_FL|macro|ENET_RCR_MAX_FL
DECL|ENET_RCR_MII_MODE_MASK|macro|ENET_RCR_MII_MODE_MASK
DECL|ENET_RCR_MII_MODE_SHIFT|macro|ENET_RCR_MII_MODE_SHIFT
DECL|ENET_RCR_NLC_MASK|macro|ENET_RCR_NLC_MASK
DECL|ENET_RCR_NLC_SHIFT|macro|ENET_RCR_NLC_SHIFT
DECL|ENET_RCR_PADEN_MASK|macro|ENET_RCR_PADEN_MASK
DECL|ENET_RCR_PADEN_SHIFT|macro|ENET_RCR_PADEN_SHIFT
DECL|ENET_RCR_PAUFWD_MASK|macro|ENET_RCR_PAUFWD_MASK
DECL|ENET_RCR_PAUFWD_SHIFT|macro|ENET_RCR_PAUFWD_SHIFT
DECL|ENET_RCR_PROM_MASK|macro|ENET_RCR_PROM_MASK
DECL|ENET_RCR_PROM_SHIFT|macro|ENET_RCR_PROM_SHIFT
DECL|ENET_RCR_REG|macro|ENET_RCR_REG
DECL|ENET_RCR_RGMII_EN_MASK|macro|ENET_RCR_RGMII_EN_MASK
DECL|ENET_RCR_RGMII_EN_SHIFT|macro|ENET_RCR_RGMII_EN_SHIFT
DECL|ENET_RCR_RMII_10T_MASK|macro|ENET_RCR_RMII_10T_MASK
DECL|ENET_RCR_RMII_10T_SHIFT|macro|ENET_RCR_RMII_10T_SHIFT
DECL|ENET_RCR_RMII_MODE_MASK|macro|ENET_RCR_RMII_MODE_MASK
DECL|ENET_RCR_RMII_MODE_SHIFT|macro|ENET_RCR_RMII_MODE_SHIFT
DECL|ENET_RDAR1_RDAR_MASK|macro|ENET_RDAR1_RDAR_MASK
DECL|ENET_RDAR1_RDAR_SHIFT|macro|ENET_RDAR1_RDAR_SHIFT
DECL|ENET_RDAR1_REG|macro|ENET_RDAR1_REG
DECL|ENET_RDAR2_RDAR_MASK|macro|ENET_RDAR2_RDAR_MASK
DECL|ENET_RDAR2_RDAR_SHIFT|macro|ENET_RDAR2_RDAR_SHIFT
DECL|ENET_RDAR2_REG|macro|ENET_RDAR2_REG
DECL|ENET_RDAR_RDAR_MASK|macro|ENET_RDAR_RDAR_MASK
DECL|ENET_RDAR_RDAR_SHIFT|macro|ENET_RDAR_RDAR_SHIFT
DECL|ENET_RDAR_REG|macro|ENET_RDAR_REG
DECL|ENET_RDSR1_REG|macro|ENET_RDSR1_REG
DECL|ENET_RDSR1_R_DES_START_MASK|macro|ENET_RDSR1_R_DES_START_MASK
DECL|ENET_RDSR1_R_DES_START_SHIFT|macro|ENET_RDSR1_R_DES_START_SHIFT
DECL|ENET_RDSR1_R_DES_START|macro|ENET_RDSR1_R_DES_START
DECL|ENET_RDSR2_REG|macro|ENET_RDSR2_REG
DECL|ENET_RDSR2_R_DES_START_MASK|macro|ENET_RDSR2_R_DES_START_MASK
DECL|ENET_RDSR2_R_DES_START_SHIFT|macro|ENET_RDSR2_R_DES_START_SHIFT
DECL|ENET_RDSR2_R_DES_START|macro|ENET_RDSR2_R_DES_START
DECL|ENET_RDSR_REG|macro|ENET_RDSR_REG
DECL|ENET_RDSR_R_DES_START_MASK|macro|ENET_RDSR_R_DES_START_MASK
DECL|ENET_RDSR_R_DES_START_SHIFT|macro|ENET_RDSR_R_DES_START_SHIFT
DECL|ENET_RDSR_R_DES_START|macro|ENET_RDSR_R_DES_START
DECL|ENET_RMON_R_BC_PKT_COUNT_MASK|macro|ENET_RMON_R_BC_PKT_COUNT_MASK
DECL|ENET_RMON_R_BC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_BC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_BC_PKT_COUNT|macro|ENET_RMON_R_BC_PKT_COUNT
DECL|ENET_RMON_R_BC_PKT_REG|macro|ENET_RMON_R_BC_PKT_REG
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_MASK|macro|ENET_RMON_R_CRC_ALIGN_COUNT_MASK
DECL|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT|macro|ENET_RMON_R_CRC_ALIGN_COUNT_SHIFT
DECL|ENET_RMON_R_CRC_ALIGN_COUNT|macro|ENET_RMON_R_CRC_ALIGN_COUNT
DECL|ENET_RMON_R_CRC_ALIGN_REG|macro|ENET_RMON_R_CRC_ALIGN_REG
DECL|ENET_RMON_R_FRAG_COUNT_MASK|macro|ENET_RMON_R_FRAG_COUNT_MASK
DECL|ENET_RMON_R_FRAG_COUNT_SHIFT|macro|ENET_RMON_R_FRAG_COUNT_SHIFT
DECL|ENET_RMON_R_FRAG_COUNT|macro|ENET_RMON_R_FRAG_COUNT
DECL|ENET_RMON_R_FRAG_REG|macro|ENET_RMON_R_FRAG_REG
DECL|ENET_RMON_R_JAB_COUNT_MASK|macro|ENET_RMON_R_JAB_COUNT_MASK
DECL|ENET_RMON_R_JAB_COUNT_SHIFT|macro|ENET_RMON_R_JAB_COUNT_SHIFT
DECL|ENET_RMON_R_JAB_COUNT|macro|ENET_RMON_R_JAB_COUNT
DECL|ENET_RMON_R_JAB_REG|macro|ENET_RMON_R_JAB_REG
DECL|ENET_RMON_R_MC_PKT_COUNT_MASK|macro|ENET_RMON_R_MC_PKT_COUNT_MASK
DECL|ENET_RMON_R_MC_PKT_COUNT_SHIFT|macro|ENET_RMON_R_MC_PKT_COUNT_SHIFT
DECL|ENET_RMON_R_MC_PKT_COUNT|macro|ENET_RMON_R_MC_PKT_COUNT
DECL|ENET_RMON_R_MC_PKT_REG|macro|ENET_RMON_R_MC_PKT_REG
DECL|ENET_RMON_R_OCTETS_COUNT_MASK|macro|ENET_RMON_R_OCTETS_COUNT_MASK
DECL|ENET_RMON_R_OCTETS_COUNT_SHIFT|macro|ENET_RMON_R_OCTETS_COUNT_SHIFT
DECL|ENET_RMON_R_OCTETS_COUNT|macro|ENET_RMON_R_OCTETS_COUNT
DECL|ENET_RMON_R_OCTETS_REG|macro|ENET_RMON_R_OCTETS_REG
DECL|ENET_RMON_R_OVERSIZE_COUNT_MASK|macro|ENET_RMON_R_OVERSIZE_COUNT_MASK
DECL|ENET_RMON_R_OVERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_OVERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_OVERSIZE_COUNT|macro|ENET_RMON_R_OVERSIZE_COUNT
DECL|ENET_RMON_R_OVERSIZE_REG|macro|ENET_RMON_R_OVERSIZE_REG
DECL|ENET_RMON_R_P1024TO2047_COUNT_MASK|macro|ENET_RMON_R_P1024TO2047_COUNT_MASK
DECL|ENET_RMON_R_P1024TO2047_COUNT_SHIFT|macro|ENET_RMON_R_P1024TO2047_COUNT_SHIFT
DECL|ENET_RMON_R_P1024TO2047_COUNT|macro|ENET_RMON_R_P1024TO2047_COUNT
DECL|ENET_RMON_R_P1024TO2047_REG|macro|ENET_RMON_R_P1024TO2047_REG
DECL|ENET_RMON_R_P128TO255_COUNT_MASK|macro|ENET_RMON_R_P128TO255_COUNT_MASK
DECL|ENET_RMON_R_P128TO255_COUNT_SHIFT|macro|ENET_RMON_R_P128TO255_COUNT_SHIFT
DECL|ENET_RMON_R_P128TO255_COUNT|macro|ENET_RMON_R_P128TO255_COUNT
DECL|ENET_RMON_R_P128TO255_REG|macro|ENET_RMON_R_P128TO255_REG
DECL|ENET_RMON_R_P256TO511_COUNT_MASK|macro|ENET_RMON_R_P256TO511_COUNT_MASK
DECL|ENET_RMON_R_P256TO511_COUNT_SHIFT|macro|ENET_RMON_R_P256TO511_COUNT_SHIFT
DECL|ENET_RMON_R_P256TO511_COUNT|macro|ENET_RMON_R_P256TO511_COUNT
DECL|ENET_RMON_R_P256TO511_REG|macro|ENET_RMON_R_P256TO511_REG
DECL|ENET_RMON_R_P512TO1023_COUNT_MASK|macro|ENET_RMON_R_P512TO1023_COUNT_MASK
DECL|ENET_RMON_R_P512TO1023_COUNT_SHIFT|macro|ENET_RMON_R_P512TO1023_COUNT_SHIFT
DECL|ENET_RMON_R_P512TO1023_COUNT|macro|ENET_RMON_R_P512TO1023_COUNT
DECL|ENET_RMON_R_P512TO1023_REG|macro|ENET_RMON_R_P512TO1023_REG
DECL|ENET_RMON_R_P64_COUNT_MASK|macro|ENET_RMON_R_P64_COUNT_MASK
DECL|ENET_RMON_R_P64_COUNT_SHIFT|macro|ENET_RMON_R_P64_COUNT_SHIFT
DECL|ENET_RMON_R_P64_COUNT|macro|ENET_RMON_R_P64_COUNT
DECL|ENET_RMON_R_P64_REG|macro|ENET_RMON_R_P64_REG
DECL|ENET_RMON_R_P65TO127_COUNT_MASK|macro|ENET_RMON_R_P65TO127_COUNT_MASK
DECL|ENET_RMON_R_P65TO127_COUNT_SHIFT|macro|ENET_RMON_R_P65TO127_COUNT_SHIFT
DECL|ENET_RMON_R_P65TO127_COUNT|macro|ENET_RMON_R_P65TO127_COUNT
DECL|ENET_RMON_R_P65TO127_REG|macro|ENET_RMON_R_P65TO127_REG
DECL|ENET_RMON_R_PACKETS_COUNT_MASK|macro|ENET_RMON_R_PACKETS_COUNT_MASK
DECL|ENET_RMON_R_PACKETS_COUNT_SHIFT|macro|ENET_RMON_R_PACKETS_COUNT_SHIFT
DECL|ENET_RMON_R_PACKETS_COUNT|macro|ENET_RMON_R_PACKETS_COUNT
DECL|ENET_RMON_R_PACKETS_REG|macro|ENET_RMON_R_PACKETS_REG
DECL|ENET_RMON_R_P_GTE2048_COUNT_MASK|macro|ENET_RMON_R_P_GTE2048_COUNT_MASK
DECL|ENET_RMON_R_P_GTE2048_COUNT_SHIFT|macro|ENET_RMON_R_P_GTE2048_COUNT_SHIFT
DECL|ENET_RMON_R_P_GTE2048_COUNT|macro|ENET_RMON_R_P_GTE2048_COUNT
DECL|ENET_RMON_R_P_GTE2048_REG|macro|ENET_RMON_R_P_GTE2048_REG
DECL|ENET_RMON_R_RESVD_0_REG|macro|ENET_RMON_R_RESVD_0_REG
DECL|ENET_RMON_R_UNDERSIZE_COUNT_MASK|macro|ENET_RMON_R_UNDERSIZE_COUNT_MASK
DECL|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT|macro|ENET_RMON_R_UNDERSIZE_COUNT_SHIFT
DECL|ENET_RMON_R_UNDERSIZE_COUNT|macro|ENET_RMON_R_UNDERSIZE_COUNT
DECL|ENET_RMON_R_UNDERSIZE_REG|macro|ENET_RMON_R_UNDERSIZE_REG
DECL|ENET_RMON_T_BC_PKT_REG|macro|ENET_RMON_T_BC_PKT_REG
DECL|ENET_RMON_T_BC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_BC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_BC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_BC_PKT_TXPKTS|macro|ENET_RMON_T_BC_PKT_TXPKTS
DECL|ENET_RMON_T_COL_REG|macro|ENET_RMON_T_COL_REG
DECL|ENET_RMON_T_COL_TXPKTS_MASK|macro|ENET_RMON_T_COL_TXPKTS_MASK
DECL|ENET_RMON_T_COL_TXPKTS_SHIFT|macro|ENET_RMON_T_COL_TXPKTS_SHIFT
DECL|ENET_RMON_T_COL_TXPKTS|macro|ENET_RMON_T_COL_TXPKTS
DECL|ENET_RMON_T_CRC_ALIGN_REG|macro|ENET_RMON_T_CRC_ALIGN_REG
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_MASK
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS_SHIFT
DECL|ENET_RMON_T_CRC_ALIGN_TXPKTS|macro|ENET_RMON_T_CRC_ALIGN_TXPKTS
DECL|ENET_RMON_T_DROP_INCCNTF_MASK|macro|ENET_RMON_T_DROP_INCCNTF_MASK
DECL|ENET_RMON_T_DROP_INCCNTF_SHIFT|macro|ENET_RMON_T_DROP_INCCNTF_SHIFT
DECL|ENET_RMON_T_DROP_INCCNTF|macro|ENET_RMON_T_DROP_INCCNTF
DECL|ENET_RMON_T_DROP_REG|macro|ENET_RMON_T_DROP_REG
DECL|ENET_RMON_T_FRAG_REG|macro|ENET_RMON_T_FRAG_REG
DECL|ENET_RMON_T_FRAG_TXPKTS_MASK|macro|ENET_RMON_T_FRAG_TXPKTS_MASK
DECL|ENET_RMON_T_FRAG_TXPKTS_SHIFT|macro|ENET_RMON_T_FRAG_TXPKTS_SHIFT
DECL|ENET_RMON_T_FRAG_TXPKTS|macro|ENET_RMON_T_FRAG_TXPKTS
DECL|ENET_RMON_T_JAB_REG|macro|ENET_RMON_T_JAB_REG
DECL|ENET_RMON_T_JAB_TXPKTS_MASK|macro|ENET_RMON_T_JAB_TXPKTS_MASK
DECL|ENET_RMON_T_JAB_TXPKTS_SHIFT|macro|ENET_RMON_T_JAB_TXPKTS_SHIFT
DECL|ENET_RMON_T_JAB_TXPKTS|macro|ENET_RMON_T_JAB_TXPKTS
DECL|ENET_RMON_T_MC_PKT_REG|macro|ENET_RMON_T_MC_PKT_REG
DECL|ENET_RMON_T_MC_PKT_TXPKTS_MASK|macro|ENET_RMON_T_MC_PKT_TXPKTS_MASK
DECL|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT|macro|ENET_RMON_T_MC_PKT_TXPKTS_SHIFT
DECL|ENET_RMON_T_MC_PKT_TXPKTS|macro|ENET_RMON_T_MC_PKT_TXPKTS
DECL|ENET_RMON_T_OCTETS_REG|macro|ENET_RMON_T_OCTETS_REG
DECL|ENET_RMON_T_OCTETS_TXOCTS_MASK|macro|ENET_RMON_T_OCTETS_TXOCTS_MASK
DECL|ENET_RMON_T_OCTETS_TXOCTS_SHIFT|macro|ENET_RMON_T_OCTETS_TXOCTS_SHIFT
DECL|ENET_RMON_T_OCTETS_TXOCTS|macro|ENET_RMON_T_OCTETS_TXOCTS
DECL|ENET_RMON_T_OVERSIZE_REG|macro|ENET_RMON_T_OVERSIZE_REG
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_OVERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_OVERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_OVERSIZE_TXPKTS|macro|ENET_RMON_T_OVERSIZE_TXPKTS
DECL|ENET_RMON_T_P1024TO2047_REG|macro|ENET_RMON_T_P1024TO2047_REG
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_MASK|macro|ENET_RMON_T_P1024TO2047_TXPKTS_MASK
DECL|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT|macro|ENET_RMON_T_P1024TO2047_TXPKTS_SHIFT
DECL|ENET_RMON_T_P1024TO2047_TXPKTS|macro|ENET_RMON_T_P1024TO2047_TXPKTS
DECL|ENET_RMON_T_P128TO255_REG|macro|ENET_RMON_T_P128TO255_REG
DECL|ENET_RMON_T_P128TO255_TXPKTS_MASK|macro|ENET_RMON_T_P128TO255_TXPKTS_MASK
DECL|ENET_RMON_T_P128TO255_TXPKTS_SHIFT|macro|ENET_RMON_T_P128TO255_TXPKTS_SHIFT
DECL|ENET_RMON_T_P128TO255_TXPKTS|macro|ENET_RMON_T_P128TO255_TXPKTS
DECL|ENET_RMON_T_P256TO511_REG|macro|ENET_RMON_T_P256TO511_REG
DECL|ENET_RMON_T_P256TO511_TXPKTS_MASK|macro|ENET_RMON_T_P256TO511_TXPKTS_MASK
DECL|ENET_RMON_T_P256TO511_TXPKTS_SHIFT|macro|ENET_RMON_T_P256TO511_TXPKTS_SHIFT
DECL|ENET_RMON_T_P256TO511_TXPKTS|macro|ENET_RMON_T_P256TO511_TXPKTS
DECL|ENET_RMON_T_P512TO1023_REG|macro|ENET_RMON_T_P512TO1023_REG
DECL|ENET_RMON_T_P512TO1023_TXPKTS_MASK|macro|ENET_RMON_T_P512TO1023_TXPKTS_MASK
DECL|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT|macro|ENET_RMON_T_P512TO1023_TXPKTS_SHIFT
DECL|ENET_RMON_T_P512TO1023_TXPKTS|macro|ENET_RMON_T_P512TO1023_TXPKTS
DECL|ENET_RMON_T_P64_REG|macro|ENET_RMON_T_P64_REG
DECL|ENET_RMON_T_P64_TXPKTS_MASK|macro|ENET_RMON_T_P64_TXPKTS_MASK
DECL|ENET_RMON_T_P64_TXPKTS_SHIFT|macro|ENET_RMON_T_P64_TXPKTS_SHIFT
DECL|ENET_RMON_T_P64_TXPKTS|macro|ENET_RMON_T_P64_TXPKTS
DECL|ENET_RMON_T_P65TO127_REG|macro|ENET_RMON_T_P65TO127_REG
DECL|ENET_RMON_T_P65TO127_TXPKTS_MASK|macro|ENET_RMON_T_P65TO127_TXPKTS_MASK
DECL|ENET_RMON_T_P65TO127_TXPKTS_SHIFT|macro|ENET_RMON_T_P65TO127_TXPKTS_SHIFT
DECL|ENET_RMON_T_P65TO127_TXPKTS|macro|ENET_RMON_T_P65TO127_TXPKTS
DECL|ENET_RMON_T_PACKETS_REG|macro|ENET_RMON_T_PACKETS_REG
DECL|ENET_RMON_T_PACKETS_TXPKTS_MASK|macro|ENET_RMON_T_PACKETS_TXPKTS_MASK
DECL|ENET_RMON_T_PACKETS_TXPKTS_SHIFT|macro|ENET_RMON_T_PACKETS_TXPKTS_SHIFT
DECL|ENET_RMON_T_PACKETS_TXPKTS|macro|ENET_RMON_T_PACKETS_TXPKTS
DECL|ENET_RMON_T_P_GTE2048_REG|macro|ENET_RMON_T_P_GTE2048_REG
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_MASK|macro|ENET_RMON_T_P_GTE2048_TXPKTS_MASK
DECL|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT|macro|ENET_RMON_T_P_GTE2048_TXPKTS_SHIFT
DECL|ENET_RMON_T_P_GTE2048_TXPKTS|macro|ENET_RMON_T_P_GTE2048_TXPKTS
DECL|ENET_RMON_T_UNDERSIZE_REG|macro|ENET_RMON_T_UNDERSIZE_REG
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_MASK
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT|macro|ENET_RMON_T_UNDERSIZE_TXPKTS_SHIFT
DECL|ENET_RMON_T_UNDERSIZE_TXPKTS|macro|ENET_RMON_T_UNDERSIZE_TXPKTS
DECL|ENET_RSEM_REG|macro|ENET_RSEM_REG
DECL|ENET_RSEM_RX_SECTION_EMPTY_MASK|macro|ENET_RSEM_RX_SECTION_EMPTY_MASK
DECL|ENET_RSEM_RX_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_RX_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_RX_SECTION_EMPTY|macro|ENET_RSEM_RX_SECTION_EMPTY
DECL|ENET_RSEM_STAT_SECTION_EMPTY_MASK|macro|ENET_RSEM_STAT_SECTION_EMPTY_MASK
DECL|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT|macro|ENET_RSEM_STAT_SECTION_EMPTY_SHIFT
DECL|ENET_RSEM_STAT_SECTION_EMPTY|macro|ENET_RSEM_STAT_SECTION_EMPTY
DECL|ENET_RSFL_REG|macro|ENET_RSFL_REG
DECL|ENET_RSFL_RX_SECTION_FULL_MASK|macro|ENET_RSFL_RX_SECTION_FULL_MASK
DECL|ENET_RSFL_RX_SECTION_FULL_SHIFT|macro|ENET_RSFL_RX_SECTION_FULL_SHIFT
DECL|ENET_RSFL_RX_SECTION_FULL|macro|ENET_RSFL_RX_SECTION_FULL
DECL|ENET_RXIC_ICCS_MASK|macro|ENET_RXIC_ICCS_MASK
DECL|ENET_RXIC_ICCS_SHIFT|macro|ENET_RXIC_ICCS_SHIFT
DECL|ENET_RXIC_ICEN_MASK|macro|ENET_RXIC_ICEN_MASK
DECL|ENET_RXIC_ICEN_SHIFT|macro|ENET_RXIC_ICEN_SHIFT
DECL|ENET_RXIC_ICFT_MASK|macro|ENET_RXIC_ICFT_MASK
DECL|ENET_RXIC_ICFT_SHIFT|macro|ENET_RXIC_ICFT_SHIFT
DECL|ENET_RXIC_ICFT|macro|ENET_RXIC_ICFT
DECL|ENET_RXIC_ICTT_MASK|macro|ENET_RXIC_ICTT_MASK
DECL|ENET_RXIC_ICTT_SHIFT|macro|ENET_RXIC_ICTT_SHIFT
DECL|ENET_RXIC_ICTT|macro|ENET_RXIC_ICTT
DECL|ENET_RXIC_REG|macro|ENET_RXIC_REG
DECL|ENET_TACC_IPCHK_MASK|macro|ENET_TACC_IPCHK_MASK
DECL|ENET_TACC_IPCHK_SHIFT|macro|ENET_TACC_IPCHK_SHIFT
DECL|ENET_TACC_PROCHK_MASK|macro|ENET_TACC_PROCHK_MASK
DECL|ENET_TACC_PROCHK_SHIFT|macro|ENET_TACC_PROCHK_SHIFT
DECL|ENET_TACC_REG|macro|ENET_TACC_REG
DECL|ENET_TACC_SHIFT16_MASK|macro|ENET_TACC_SHIFT16_MASK
DECL|ENET_TACC_SHIFT16_SHIFT|macro|ENET_TACC_SHIFT16_SHIFT
DECL|ENET_TAEM_REG|macro|ENET_TAEM_REG
DECL|ENET_TAEM_TX_ALMOST_EMPTY_MASK|macro|ENET_TAEM_TX_ALMOST_EMPTY_MASK
DECL|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT|macro|ENET_TAEM_TX_ALMOST_EMPTY_SHIFT
DECL|ENET_TAEM_TX_ALMOST_EMPTY|macro|ENET_TAEM_TX_ALMOST_EMPTY
DECL|ENET_TAFL_REG|macro|ENET_TAFL_REG
DECL|ENET_TAFL_TX_ALMOST_FULL_MASK|macro|ENET_TAFL_TX_ALMOST_FULL_MASK
DECL|ENET_TAFL_TX_ALMOST_FULL_SHIFT|macro|ENET_TAFL_TX_ALMOST_FULL_SHIFT
DECL|ENET_TAFL_TX_ALMOST_FULL|macro|ENET_TAFL_TX_ALMOST_FULL
DECL|ENET_TCCR_REG|macro|ENET_TCCR_REG
DECL|ENET_TCCR_TCC_MASK|macro|ENET_TCCR_TCC_MASK
DECL|ENET_TCCR_TCC_SHIFT|macro|ENET_TCCR_TCC_SHIFT
DECL|ENET_TCCR_TCC|macro|ENET_TCCR_TCC
DECL|ENET_TCR_ADDINS_MASK|macro|ENET_TCR_ADDINS_MASK
DECL|ENET_TCR_ADDINS_SHIFT|macro|ENET_TCR_ADDINS_SHIFT
DECL|ENET_TCR_ADDSEL_MASK|macro|ENET_TCR_ADDSEL_MASK
DECL|ENET_TCR_ADDSEL_SHIFT|macro|ENET_TCR_ADDSEL_SHIFT
DECL|ENET_TCR_ADDSEL|macro|ENET_TCR_ADDSEL
DECL|ENET_TCR_CRCFWD_MASK|macro|ENET_TCR_CRCFWD_MASK
DECL|ENET_TCR_CRCFWD_SHIFT|macro|ENET_TCR_CRCFWD_SHIFT
DECL|ENET_TCR_FDEN_MASK|macro|ENET_TCR_FDEN_MASK
DECL|ENET_TCR_FDEN_SHIFT|macro|ENET_TCR_FDEN_SHIFT
DECL|ENET_TCR_GTS_MASK|macro|ENET_TCR_GTS_MASK
DECL|ENET_TCR_GTS_SHIFT|macro|ENET_TCR_GTS_SHIFT
DECL|ENET_TCR_REG|macro|ENET_TCR_REG
DECL|ENET_TCR_RFC_PAUSE_MASK|macro|ENET_TCR_RFC_PAUSE_MASK
DECL|ENET_TCR_RFC_PAUSE_SHIFT|macro|ENET_TCR_RFC_PAUSE_SHIFT
DECL|ENET_TCR_TFC_PAUSE_MASK|macro|ENET_TCR_TFC_PAUSE_MASK
DECL|ENET_TCR_TFC_PAUSE_SHIFT|macro|ENET_TCR_TFC_PAUSE_SHIFT
DECL|ENET_TCSR_REG|macro|ENET_TCSR_REG
DECL|ENET_TCSR_TDRE_MASK|macro|ENET_TCSR_TDRE_MASK
DECL|ENET_TCSR_TDRE_SHIFT|macro|ENET_TCSR_TDRE_SHIFT
DECL|ENET_TCSR_TF_MASK|macro|ENET_TCSR_TF_MASK
DECL|ENET_TCSR_TF_SHIFT|macro|ENET_TCSR_TF_SHIFT
DECL|ENET_TCSR_TIE_MASK|macro|ENET_TCSR_TIE_MASK
DECL|ENET_TCSR_TIE_SHIFT|macro|ENET_TCSR_TIE_SHIFT
DECL|ENET_TCSR_TMODE_MASK|macro|ENET_TCSR_TMODE_MASK
DECL|ENET_TCSR_TMODE_SHIFT|macro|ENET_TCSR_TMODE_SHIFT
DECL|ENET_TCSR_TMODE|macro|ENET_TCSR_TMODE
DECL|ENET_TDAR1_REG|macro|ENET_TDAR1_REG
DECL|ENET_TDAR1_TDAR_MASK|macro|ENET_TDAR1_TDAR_MASK
DECL|ENET_TDAR1_TDAR_SHIFT|macro|ENET_TDAR1_TDAR_SHIFT
DECL|ENET_TDAR2_REG|macro|ENET_TDAR2_REG
DECL|ENET_TDAR2_TDAR_MASK|macro|ENET_TDAR2_TDAR_MASK
DECL|ENET_TDAR2_TDAR_SHIFT|macro|ENET_TDAR2_TDAR_SHIFT
DECL|ENET_TDAR_REG|macro|ENET_TDAR_REG
DECL|ENET_TDAR_TDAR_MASK|macro|ENET_TDAR_TDAR_MASK
DECL|ENET_TDAR_TDAR_SHIFT|macro|ENET_TDAR_TDAR_SHIFT
DECL|ENET_TDSR1_REG|macro|ENET_TDSR1_REG
DECL|ENET_TDSR1_X_DES_START_MASK|macro|ENET_TDSR1_X_DES_START_MASK
DECL|ENET_TDSR1_X_DES_START_SHIFT|macro|ENET_TDSR1_X_DES_START_SHIFT
DECL|ENET_TDSR1_X_DES_START|macro|ENET_TDSR1_X_DES_START
DECL|ENET_TDSR2_REG|macro|ENET_TDSR2_REG
DECL|ENET_TDSR2_X_DES_START_MASK|macro|ENET_TDSR2_X_DES_START_MASK
DECL|ENET_TDSR2_X_DES_START_SHIFT|macro|ENET_TDSR2_X_DES_START_SHIFT
DECL|ENET_TDSR2_X_DES_START|macro|ENET_TDSR2_X_DES_START
DECL|ENET_TDSR_REG|macro|ENET_TDSR_REG
DECL|ENET_TDSR_X_DES_START_MASK|macro|ENET_TDSR_X_DES_START_MASK
DECL|ENET_TDSR_X_DES_START_SHIFT|macro|ENET_TDSR_X_DES_START_SHIFT
DECL|ENET_TDSR_X_DES_START|macro|ENET_TDSR_X_DES_START
DECL|ENET_TFWR_REG|macro|ENET_TFWR_REG
DECL|ENET_TFWR_STRFWD_MASK|macro|ENET_TFWR_STRFWD_MASK
DECL|ENET_TFWR_STRFWD_SHIFT|macro|ENET_TFWR_STRFWD_SHIFT
DECL|ENET_TFWR_TFWR_MASK|macro|ENET_TFWR_TFWR_MASK
DECL|ENET_TFWR_TFWR_SHIFT|macro|ENET_TFWR_TFWR_SHIFT
DECL|ENET_TFWR_TFWR|macro|ENET_TFWR_TFWR
DECL|ENET_TGSR_REG|macro|ENET_TGSR_REG
DECL|ENET_TGSR_TF0_MASK|macro|ENET_TGSR_TF0_MASK
DECL|ENET_TGSR_TF0_SHIFT|macro|ENET_TGSR_TF0_SHIFT
DECL|ENET_TGSR_TF1_MASK|macro|ENET_TGSR_TF1_MASK
DECL|ENET_TGSR_TF1_SHIFT|macro|ENET_TGSR_TF1_SHIFT
DECL|ENET_TGSR_TF2_MASK|macro|ENET_TGSR_TF2_MASK
DECL|ENET_TGSR_TF2_SHIFT|macro|ENET_TGSR_TF2_SHIFT
DECL|ENET_TGSR_TF3_MASK|macro|ENET_TGSR_TF3_MASK
DECL|ENET_TGSR_TF3_SHIFT|macro|ENET_TGSR_TF3_SHIFT
DECL|ENET_TIPG_IPG_MASK|macro|ENET_TIPG_IPG_MASK
DECL|ENET_TIPG_IPG_SHIFT|macro|ENET_TIPG_IPG_SHIFT
DECL|ENET_TIPG_IPG|macro|ENET_TIPG_IPG
DECL|ENET_TIPG_REG|macro|ENET_TIPG_REG
DECL|ENET_TSEM_REG|macro|ENET_TSEM_REG
DECL|ENET_TSEM_TX_SECTION_EMPTY_MASK|macro|ENET_TSEM_TX_SECTION_EMPTY_MASK
DECL|ENET_TSEM_TX_SECTION_EMPTY_SHIFT|macro|ENET_TSEM_TX_SECTION_EMPTY_SHIFT
DECL|ENET_TSEM_TX_SECTION_EMPTY|macro|ENET_TSEM_TX_SECTION_EMPTY
DECL|ENET_TXIC_ICCS_MASK|macro|ENET_TXIC_ICCS_MASK
DECL|ENET_TXIC_ICCS_SHIFT|macro|ENET_TXIC_ICCS_SHIFT
DECL|ENET_TXIC_ICEN_MASK|macro|ENET_TXIC_ICEN_MASK
DECL|ENET_TXIC_ICEN_SHIFT|macro|ENET_TXIC_ICEN_SHIFT
DECL|ENET_TXIC_ICFT_MASK|macro|ENET_TXIC_ICFT_MASK
DECL|ENET_TXIC_ICFT_SHIFT|macro|ENET_TXIC_ICFT_SHIFT
DECL|ENET_TXIC_ICFT|macro|ENET_TXIC_ICFT
DECL|ENET_TXIC_ICTT_MASK|macro|ENET_TXIC_ICTT_MASK
DECL|ENET_TXIC_ICTT_SHIFT|macro|ENET_TXIC_ICTT_SHIFT
DECL|ENET_TXIC_ICTT|macro|ENET_TXIC_ICTT
DECL|ENET_TXIC_REG|macro|ENET_TXIC_REG
DECL|ENET_Type|typedef|} ENET_Type, *ENET_MemMapPtr;
DECL|EPIT1_BASE_PTR|macro|EPIT1_BASE_PTR
DECL|EPIT1_BASE|macro|EPIT1_BASE
DECL|EPIT1_CMPR|macro|EPIT1_CMPR
DECL|EPIT1_CNR|macro|EPIT1_CNR
DECL|EPIT1_CR|macro|EPIT1_CR
DECL|EPIT1_IRQn|enumerator|EPIT1_IRQn = 56, /**< EPIT1 output compare interrupt. */
DECL|EPIT1_LR|macro|EPIT1_LR
DECL|EPIT1_SR|macro|EPIT1_SR
DECL|EPIT1|macro|EPIT1
DECL|EPIT2_BASE_PTR|macro|EPIT2_BASE_PTR
DECL|EPIT2_BASE|macro|EPIT2_BASE
DECL|EPIT2_CMPR|macro|EPIT2_CMPR
DECL|EPIT2_CNR|macro|EPIT2_CNR
DECL|EPIT2_CR|macro|EPIT2_CR
DECL|EPIT2_IRQn|enumerator|EPIT2_IRQn = 57, /**< EPIT2 output compare interrupt. */
DECL|EPIT2_LR|macro|EPIT2_LR
DECL|EPIT2_SR|macro|EPIT2_SR
DECL|EPIT2|macro|EPIT2
DECL|EPIT_BASE_ADDRS|macro|EPIT_BASE_ADDRS
DECL|EPIT_BASE_PTRS|macro|EPIT_BASE_PTRS
DECL|EPIT_CMPR_COMPARE_MASK|macro|EPIT_CMPR_COMPARE_MASK
DECL|EPIT_CMPR_COMPARE_SHIFT|macro|EPIT_CMPR_COMPARE_SHIFT
DECL|EPIT_CMPR_COMPARE|macro|EPIT_CMPR_COMPARE
DECL|EPIT_CMPR_REG|macro|EPIT_CMPR_REG
DECL|EPIT_CNR_COUNT_MASK|macro|EPIT_CNR_COUNT_MASK
DECL|EPIT_CNR_COUNT_SHIFT|macro|EPIT_CNR_COUNT_SHIFT
DECL|EPIT_CNR_COUNT|macro|EPIT_CNR_COUNT
DECL|EPIT_CNR_REG|macro|EPIT_CNR_REG
DECL|EPIT_CR_CLKSRC_MASK|macro|EPIT_CR_CLKSRC_MASK
DECL|EPIT_CR_CLKSRC_SHIFT|macro|EPIT_CR_CLKSRC_SHIFT
DECL|EPIT_CR_CLKSRC|macro|EPIT_CR_CLKSRC
DECL|EPIT_CR_DBGEN_MASK|macro|EPIT_CR_DBGEN_MASK
DECL|EPIT_CR_DBGEN_SHIFT|macro|EPIT_CR_DBGEN_SHIFT
DECL|EPIT_CR_ENMOD_MASK|macro|EPIT_CR_ENMOD_MASK
DECL|EPIT_CR_ENMOD_SHIFT|macro|EPIT_CR_ENMOD_SHIFT
DECL|EPIT_CR_EN_MASK|macro|EPIT_CR_EN_MASK
DECL|EPIT_CR_EN_SHIFT|macro|EPIT_CR_EN_SHIFT
DECL|EPIT_CR_IOVW_MASK|macro|EPIT_CR_IOVW_MASK
DECL|EPIT_CR_IOVW_SHIFT|macro|EPIT_CR_IOVW_SHIFT
DECL|EPIT_CR_OCIEN_MASK|macro|EPIT_CR_OCIEN_MASK
DECL|EPIT_CR_OCIEN_SHIFT|macro|EPIT_CR_OCIEN_SHIFT
DECL|EPIT_CR_OM_MASK|macro|EPIT_CR_OM_MASK
DECL|EPIT_CR_OM_SHIFT|macro|EPIT_CR_OM_SHIFT
DECL|EPIT_CR_OM|macro|EPIT_CR_OM
DECL|EPIT_CR_PRESCALAR_MASK|macro|EPIT_CR_PRESCALAR_MASK
DECL|EPIT_CR_PRESCALAR_SHIFT|macro|EPIT_CR_PRESCALAR_SHIFT
DECL|EPIT_CR_PRESCALAR|macro|EPIT_CR_PRESCALAR
DECL|EPIT_CR_REG|macro|EPIT_CR_REG
DECL|EPIT_CR_RLD_MASK|macro|EPIT_CR_RLD_MASK
DECL|EPIT_CR_RLD_SHIFT|macro|EPIT_CR_RLD_SHIFT
DECL|EPIT_CR_STOPEN_MASK|macro|EPIT_CR_STOPEN_MASK
DECL|EPIT_CR_STOPEN_SHIFT|macro|EPIT_CR_STOPEN_SHIFT
DECL|EPIT_CR_SWR_MASK|macro|EPIT_CR_SWR_MASK
DECL|EPIT_CR_SWR_SHIFT|macro|EPIT_CR_SWR_SHIFT
DECL|EPIT_CR_WAITEN_MASK|macro|EPIT_CR_WAITEN_MASK
DECL|EPIT_CR_WAITEN_SHIFT|macro|EPIT_CR_WAITEN_SHIFT
DECL|EPIT_IRQS|macro|EPIT_IRQS
DECL|EPIT_LR_LOAD_MASK|macro|EPIT_LR_LOAD_MASK
DECL|EPIT_LR_LOAD_SHIFT|macro|EPIT_LR_LOAD_SHIFT
DECL|EPIT_LR_LOAD|macro|EPIT_LR_LOAD
DECL|EPIT_LR_REG|macro|EPIT_LR_REG
DECL|EPIT_MemMapPtr|typedef|} EPIT_Type, *EPIT_MemMapPtr;
DECL|EPIT_SR_OCIF_MASK|macro|EPIT_SR_OCIF_MASK
DECL|EPIT_SR_OCIF_SHIFT|macro|EPIT_SR_OCIF_SHIFT
DECL|EPIT_SR_REG|macro|EPIT_SR_REG
DECL|EPIT_Type|typedef|} EPIT_Type, *EPIT_MemMapPtr;
DECL|ERDR|member|__I uint32_t ERDR; /**< ESAI Receive Data Register, offset: 0x4 */
DECL|ESAI_BASE_ADDRS|macro|ESAI_BASE_ADDRS
DECL|ESAI_BASE_PTRS|macro|ESAI_BASE_PTRS
DECL|ESAI_BASE_PTR|macro|ESAI_BASE_PTR
DECL|ESAI_BASE|macro|ESAI_BASE
DECL|ESAI_ECR_ERI_MASK|macro|ESAI_ECR_ERI_MASK
DECL|ESAI_ECR_ERI_SHIFT|macro|ESAI_ECR_ERI_SHIFT
DECL|ESAI_ECR_ERO_MASK|macro|ESAI_ECR_ERO_MASK
DECL|ESAI_ECR_ERO_SHIFT|macro|ESAI_ECR_ERO_SHIFT
DECL|ESAI_ECR_ERST_MASK|macro|ESAI_ECR_ERST_MASK
DECL|ESAI_ECR_ERST_SHIFT|macro|ESAI_ECR_ERST_SHIFT
DECL|ESAI_ECR_ESAIEN_MASK|macro|ESAI_ECR_ESAIEN_MASK
DECL|ESAI_ECR_ESAIEN_SHIFT|macro|ESAI_ECR_ESAIEN_SHIFT
DECL|ESAI_ECR_ETI_MASK|macro|ESAI_ECR_ETI_MASK
DECL|ESAI_ECR_ETI_SHIFT|macro|ESAI_ECR_ETI_SHIFT
DECL|ESAI_ECR_ETO_MASK|macro|ESAI_ECR_ETO_MASK
DECL|ESAI_ECR_ETO_SHIFT|macro|ESAI_ECR_ETO_SHIFT
DECL|ESAI_ECR_REG|macro|ESAI_ECR_REG
DECL|ESAI_ECR|macro|ESAI_ECR
DECL|ESAI_ERDR_ERDR_MASK|macro|ESAI_ERDR_ERDR_MASK
DECL|ESAI_ERDR_ERDR_SHIFT|macro|ESAI_ERDR_ERDR_SHIFT
DECL|ESAI_ERDR_ERDR|macro|ESAI_ERDR_ERDR
DECL|ESAI_ERDR_REG|macro|ESAI_ERDR_REG
DECL|ESAI_ERDR|macro|ESAI_ERDR
DECL|ESAI_ESR_RDE_MASK|macro|ESAI_ESR_RDE_MASK
DECL|ESAI_ESR_RDE_SHIFT|macro|ESAI_ESR_RDE_SHIFT
DECL|ESAI_ESR_RD_MASK|macro|ESAI_ESR_RD_MASK
DECL|ESAI_ESR_RD_SHIFT|macro|ESAI_ESR_RD_SHIFT
DECL|ESAI_ESR_RED_MASK|macro|ESAI_ESR_RED_MASK
DECL|ESAI_ESR_RED_SHIFT|macro|ESAI_ESR_RED_SHIFT
DECL|ESAI_ESR_REG|macro|ESAI_ESR_REG
DECL|ESAI_ESR_RFF_MASK|macro|ESAI_ESR_RFF_MASK
DECL|ESAI_ESR_RFF_SHIFT|macro|ESAI_ESR_RFF_SHIFT
DECL|ESAI_ESR_RLS_MASK|macro|ESAI_ESR_RLS_MASK
DECL|ESAI_ESR_RLS_SHIFT|macro|ESAI_ESR_RLS_SHIFT
DECL|ESAI_ESR_TDE_MASK|macro|ESAI_ESR_TDE_MASK
DECL|ESAI_ESR_TDE_SHIFT|macro|ESAI_ESR_TDE_SHIFT
DECL|ESAI_ESR_TD_MASK|macro|ESAI_ESR_TD_MASK
DECL|ESAI_ESR_TD_SHIFT|macro|ESAI_ESR_TD_SHIFT
DECL|ESAI_ESR_TED_MASK|macro|ESAI_ESR_TED_MASK
DECL|ESAI_ESR_TED_SHIFT|macro|ESAI_ESR_TED_SHIFT
DECL|ESAI_ESR_TFE_MASK|macro|ESAI_ESR_TFE_MASK
DECL|ESAI_ESR_TFE_SHIFT|macro|ESAI_ESR_TFE_SHIFT
DECL|ESAI_ESR_TINIT_MASK|macro|ESAI_ESR_TINIT_MASK
DECL|ESAI_ESR_TINIT_SHIFT|macro|ESAI_ESR_TINIT_SHIFT
DECL|ESAI_ESR_TLS_MASK|macro|ESAI_ESR_TLS_MASK
DECL|ESAI_ESR_TLS_SHIFT|macro|ESAI_ESR_TLS_SHIFT
DECL|ESAI_ESR|macro|ESAI_ESR
DECL|ESAI_ETDR_ETDR_MASK|macro|ESAI_ETDR_ETDR_MASK
DECL|ESAI_ETDR_ETDR_SHIFT|macro|ESAI_ETDR_ETDR_SHIFT
DECL|ESAI_ETDR_ETDR|macro|ESAI_ETDR_ETDR
DECL|ESAI_ETDR_REG|macro|ESAI_ETDR_REG
DECL|ESAI_ETDR|macro|ESAI_ETDR
DECL|ESAI_IPP_IND_FSR_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_FSR_SELECT_INPUT; /**< Select Input Register, offset: 0x778 */
DECL|ESAI_IPP_IND_FST_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_FST_SELECT_INPUT; /**< Select Input Register, offset: 0x77C */
DECL|ESAI_IPP_IND_HCKR_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_HCKR_SELECT_INPUT; /**< Select Input Register, offset: 0x780 */
DECL|ESAI_IPP_IND_HCKT_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_HCKT_SELECT_INPUT; /**< Select Input Register, offset: 0x784 */
DECL|ESAI_IPP_IND_SCKR_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SCKR_SELECT_INPUT; /**< Select Input Register, offset: 0x788 */
DECL|ESAI_IPP_IND_SCKT_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SCKT_SELECT_INPUT; /**< Select Input Register, offset: 0x78C */
DECL|ESAI_IPP_IND_SDO0_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SDO0_SELECT_INPUT; /**< Select Input Register, offset: 0x790 */
DECL|ESAI_IPP_IND_SDO1_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SDO1_SELECT_INPUT; /**< Select Input Register, offset: 0x794 */
DECL|ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT; /**< Select Input Register, offset: 0x798 */
DECL|ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT; /**< Select Input Register, offset: 0x79C */
DECL|ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT; /**< Select Input Register, offset: 0x7A0 */
DECL|ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT|member|__IO uint32_t ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT; /**< Select Input Register, offset: 0x7A4 */
DECL|ESAI_IRQS|macro|ESAI_IRQS
DECL|ESAI_IRQn|enumerator|ESAI_IRQn = 51, /**< ESAI interrupt request */
DECL|ESAI_MemMapPtr|typedef|} ESAI_Type, *ESAI_MemMapPtr;
DECL|ESAI_PCRC_PC_MASK|macro|ESAI_PCRC_PC_MASK
DECL|ESAI_PCRC_PC_SHIFT|macro|ESAI_PCRC_PC_SHIFT
DECL|ESAI_PCRC_PC|macro|ESAI_PCRC_PC
DECL|ESAI_PCRC_REG|macro|ESAI_PCRC_REG
DECL|ESAI_PCRC|macro|ESAI_PCRC
DECL|ESAI_PRRC_PDC_MASK|macro|ESAI_PRRC_PDC_MASK
DECL|ESAI_PRRC_PDC_SHIFT|macro|ESAI_PRRC_PDC_SHIFT
DECL|ESAI_PRRC_PDC|macro|ESAI_PRRC_PDC
DECL|ESAI_PRRC_REG|macro|ESAI_PRRC_REG
DECL|ESAI_PRRC|macro|ESAI_PRRC
DECL|ESAI_RCCR_RCKD_MASK|macro|ESAI_RCCR_RCKD_MASK
DECL|ESAI_RCCR_RCKD_SHIFT|macro|ESAI_RCCR_RCKD_SHIFT
DECL|ESAI_RCCR_RCKP_MASK|macro|ESAI_RCCR_RCKP_MASK
DECL|ESAI_RCCR_RCKP_SHIFT|macro|ESAI_RCCR_RCKP_SHIFT
DECL|ESAI_RCCR_RDC_MASK|macro|ESAI_RCCR_RDC_MASK
DECL|ESAI_RCCR_RDC_SHIFT|macro|ESAI_RCCR_RDC_SHIFT
DECL|ESAI_RCCR_RDC|macro|ESAI_RCCR_RDC
DECL|ESAI_RCCR_REG|macro|ESAI_RCCR_REG
DECL|ESAI_RCCR_RFP_MASK|macro|ESAI_RCCR_RFP_MASK
DECL|ESAI_RCCR_RFP_SHIFT|macro|ESAI_RCCR_RFP_SHIFT
DECL|ESAI_RCCR_RFP|macro|ESAI_RCCR_RFP
DECL|ESAI_RCCR_RFSD_MASK|macro|ESAI_RCCR_RFSD_MASK
DECL|ESAI_RCCR_RFSD_SHIFT|macro|ESAI_RCCR_RFSD_SHIFT
DECL|ESAI_RCCR_RFSP_MASK|macro|ESAI_RCCR_RFSP_MASK
DECL|ESAI_RCCR_RFSP_SHIFT|macro|ESAI_RCCR_RFSP_SHIFT
DECL|ESAI_RCCR_RHCKD_MASK|macro|ESAI_RCCR_RHCKD_MASK
DECL|ESAI_RCCR_RHCKD_SHIFT|macro|ESAI_RCCR_RHCKD_SHIFT
DECL|ESAI_RCCR_RHCKP_MASK|macro|ESAI_RCCR_RHCKP_MASK
DECL|ESAI_RCCR_RHCKP_SHIFT|macro|ESAI_RCCR_RHCKP_SHIFT
DECL|ESAI_RCCR_RPM_MASK|macro|ESAI_RCCR_RPM_MASK
DECL|ESAI_RCCR_RPM_SHIFT|macro|ESAI_RCCR_RPM_SHIFT
DECL|ESAI_RCCR_RPM|macro|ESAI_RCCR_RPM
DECL|ESAI_RCCR_RPSR_MASK|macro|ESAI_RCCR_RPSR_MASK
DECL|ESAI_RCCR_RPSR_SHIFT|macro|ESAI_RCCR_RPSR_SHIFT
DECL|ESAI_RCCR|macro|ESAI_RCCR
DECL|ESAI_RCR_RE0_MASK|macro|ESAI_RCR_RE0_MASK
DECL|ESAI_RCR_RE0_SHIFT|macro|ESAI_RCR_RE0_SHIFT
DECL|ESAI_RCR_RE1_MASK|macro|ESAI_RCR_RE1_MASK
DECL|ESAI_RCR_RE1_SHIFT|macro|ESAI_RCR_RE1_SHIFT
DECL|ESAI_RCR_RE2_MASK|macro|ESAI_RCR_RE2_MASK
DECL|ESAI_RCR_RE2_SHIFT|macro|ESAI_RCR_RE2_SHIFT
DECL|ESAI_RCR_RE3_MASK|macro|ESAI_RCR_RE3_MASK
DECL|ESAI_RCR_RE3_SHIFT|macro|ESAI_RCR_RE3_SHIFT
DECL|ESAI_RCR_REDIE_MASK|macro|ESAI_RCR_REDIE_MASK
DECL|ESAI_RCR_REDIE_SHIFT|macro|ESAI_RCR_REDIE_SHIFT
DECL|ESAI_RCR_REG|macro|ESAI_RCR_REG
DECL|ESAI_RCR_REIE_MASK|macro|ESAI_RCR_REIE_MASK
DECL|ESAI_RCR_REIE_SHIFT|macro|ESAI_RCR_REIE_SHIFT
DECL|ESAI_RCR_RFSL_MASK|macro|ESAI_RCR_RFSL_MASK
DECL|ESAI_RCR_RFSL_SHIFT|macro|ESAI_RCR_RFSL_SHIFT
DECL|ESAI_RCR_RFSR_MASK|macro|ESAI_RCR_RFSR_MASK
DECL|ESAI_RCR_RFSR_SHIFT|macro|ESAI_RCR_RFSR_SHIFT
DECL|ESAI_RCR_RIE_MASK|macro|ESAI_RCR_RIE_MASK
DECL|ESAI_RCR_RIE_SHIFT|macro|ESAI_RCR_RIE_SHIFT
DECL|ESAI_RCR_RLIE_MASK|macro|ESAI_RCR_RLIE_MASK
DECL|ESAI_RCR_RLIE_SHIFT|macro|ESAI_RCR_RLIE_SHIFT
DECL|ESAI_RCR_RMOD_MASK|macro|ESAI_RCR_RMOD_MASK
DECL|ESAI_RCR_RMOD_SHIFT|macro|ESAI_RCR_RMOD_SHIFT
DECL|ESAI_RCR_RMOD|macro|ESAI_RCR_RMOD
DECL|ESAI_RCR_RPR_MASK|macro|ESAI_RCR_RPR_MASK
DECL|ESAI_RCR_RPR_SHIFT|macro|ESAI_RCR_RPR_SHIFT
DECL|ESAI_RCR_RSHFD_MASK|macro|ESAI_RCR_RSHFD_MASK
DECL|ESAI_RCR_RSHFD_SHIFT|macro|ESAI_RCR_RSHFD_SHIFT
DECL|ESAI_RCR_RSWS_MASK|macro|ESAI_RCR_RSWS_MASK
DECL|ESAI_RCR_RSWS_SHIFT|macro|ESAI_RCR_RSWS_SHIFT
DECL|ESAI_RCR_RSWS|macro|ESAI_RCR_RSWS
DECL|ESAI_RCR_RWA_MASK|macro|ESAI_RCR_RWA_MASK
DECL|ESAI_RCR_RWA_SHIFT|macro|ESAI_RCR_RWA_SHIFT
DECL|ESAI_RCR|macro|ESAI_RCR
DECL|ESAI_RFCR_RE0_MASK|macro|ESAI_RFCR_RE0_MASK
DECL|ESAI_RFCR_RE0_SHIFT|macro|ESAI_RFCR_RE0_SHIFT
DECL|ESAI_RFCR_RE1_MASK|macro|ESAI_RFCR_RE1_MASK
DECL|ESAI_RFCR_RE1_SHIFT|macro|ESAI_RFCR_RE1_SHIFT
DECL|ESAI_RFCR_RE2_MASK|macro|ESAI_RFCR_RE2_MASK
DECL|ESAI_RFCR_RE2_SHIFT|macro|ESAI_RFCR_RE2_SHIFT
DECL|ESAI_RFCR_RE3_MASK|macro|ESAI_RFCR_RE3_MASK
DECL|ESAI_RFCR_RE3_SHIFT|macro|ESAI_RFCR_RE3_SHIFT
DECL|ESAI_RFCR_REG|macro|ESAI_RFCR_REG
DECL|ESAI_RFCR_REXT_MASK|macro|ESAI_RFCR_REXT_MASK
DECL|ESAI_RFCR_REXT_SHIFT|macro|ESAI_RFCR_REXT_SHIFT
DECL|ESAI_RFCR_RFE_MASK|macro|ESAI_RFCR_RFE_MASK
DECL|ESAI_RFCR_RFE_SHIFT|macro|ESAI_RFCR_RFE_SHIFT
DECL|ESAI_RFCR_RFR_MASK|macro|ESAI_RFCR_RFR_MASK
DECL|ESAI_RFCR_RFR_SHIFT|macro|ESAI_RFCR_RFR_SHIFT
DECL|ESAI_RFCR_RFWM_MASK|macro|ESAI_RFCR_RFWM_MASK
DECL|ESAI_RFCR_RFWM_SHIFT|macro|ESAI_RFCR_RFWM_SHIFT
DECL|ESAI_RFCR_RFWM|macro|ESAI_RFCR_RFWM
DECL|ESAI_RFCR_RWA_MASK|macro|ESAI_RFCR_RWA_MASK
DECL|ESAI_RFCR_RWA_SHIFT|macro|ESAI_RFCR_RWA_SHIFT
DECL|ESAI_RFCR_RWA|macro|ESAI_RFCR_RWA
DECL|ESAI_RFCR|macro|ESAI_RFCR
DECL|ESAI_RFSR_NRFI_MASK|macro|ESAI_RFSR_NRFI_MASK
DECL|ESAI_RFSR_NRFI_SHIFT|macro|ESAI_RFSR_NRFI_SHIFT
DECL|ESAI_RFSR_NRFI|macro|ESAI_RFSR_NRFI
DECL|ESAI_RFSR_NRFO_MASK|macro|ESAI_RFSR_NRFO_MASK
DECL|ESAI_RFSR_NRFO_SHIFT|macro|ESAI_RFSR_NRFO_SHIFT
DECL|ESAI_RFSR_NRFO|macro|ESAI_RFSR_NRFO
DECL|ESAI_RFSR_REG|macro|ESAI_RFSR_REG
DECL|ESAI_RFSR_RFCNT_MASK|macro|ESAI_RFSR_RFCNT_MASK
DECL|ESAI_RFSR_RFCNT_SHIFT|macro|ESAI_RFSR_RFCNT_SHIFT
DECL|ESAI_RFSR_RFCNT|macro|ESAI_RFSR_RFCNT
DECL|ESAI_RFSR|macro|ESAI_RFSR
DECL|ESAI_RSMA_REG|macro|ESAI_RSMA_REG
DECL|ESAI_RSMA_RS_MASK|macro|ESAI_RSMA_RS_MASK
DECL|ESAI_RSMA_RS_SHIFT|macro|ESAI_RSMA_RS_SHIFT
DECL|ESAI_RSMA_RS|macro|ESAI_RSMA_RS
DECL|ESAI_RSMA|macro|ESAI_RSMA
DECL|ESAI_RSMB_REG|macro|ESAI_RSMB_REG
DECL|ESAI_RSMB_RS_MASK|macro|ESAI_RSMB_RS_MASK
DECL|ESAI_RSMB_RS_SHIFT|macro|ESAI_RSMB_RS_SHIFT
DECL|ESAI_RSMB_RS|macro|ESAI_RSMB_RS
DECL|ESAI_RSMB|macro|ESAI_RSMB
DECL|ESAI_RX0|macro|ESAI_RX0
DECL|ESAI_RX1|macro|ESAI_RX1
DECL|ESAI_RX2|macro|ESAI_RX2
DECL|ESAI_RX3|macro|ESAI_RX3
DECL|ESAI_RX_REG|macro|ESAI_RX_REG
DECL|ESAI_RX_RXn_MASK|macro|ESAI_RX_RXn_MASK
DECL|ESAI_RX_RXn_SHIFT|macro|ESAI_RX_RXn_SHIFT
DECL|ESAI_RX_RXn|macro|ESAI_RX_RXn
DECL|ESAI_RX|macro|ESAI_RX
DECL|ESAI_SAICR_ALC_MASK|macro|ESAI_SAICR_ALC_MASK
DECL|ESAI_SAICR_ALC_SHIFT|macro|ESAI_SAICR_ALC_SHIFT
DECL|ESAI_SAICR_OF0_MASK|macro|ESAI_SAICR_OF0_MASK
DECL|ESAI_SAICR_OF0_SHIFT|macro|ESAI_SAICR_OF0_SHIFT
DECL|ESAI_SAICR_OF1_MASK|macro|ESAI_SAICR_OF1_MASK
DECL|ESAI_SAICR_OF1_SHIFT|macro|ESAI_SAICR_OF1_SHIFT
DECL|ESAI_SAICR_OF2_MASK|macro|ESAI_SAICR_OF2_MASK
DECL|ESAI_SAICR_OF2_SHIFT|macro|ESAI_SAICR_OF2_SHIFT
DECL|ESAI_SAICR_REG|macro|ESAI_SAICR_REG
DECL|ESAI_SAICR_SYN_MASK|macro|ESAI_SAICR_SYN_MASK
DECL|ESAI_SAICR_SYN_SHIFT|macro|ESAI_SAICR_SYN_SHIFT
DECL|ESAI_SAICR_TEBE_MASK|macro|ESAI_SAICR_TEBE_MASK
DECL|ESAI_SAICR_TEBE_SHIFT|macro|ESAI_SAICR_TEBE_SHIFT
DECL|ESAI_SAICR|macro|ESAI_SAICR
DECL|ESAI_SAISR_IF0_MASK|macro|ESAI_SAISR_IF0_MASK
DECL|ESAI_SAISR_IF0_SHIFT|macro|ESAI_SAISR_IF0_SHIFT
DECL|ESAI_SAISR_IF1_MASK|macro|ESAI_SAISR_IF1_MASK
DECL|ESAI_SAISR_IF1_SHIFT|macro|ESAI_SAISR_IF1_SHIFT
DECL|ESAI_SAISR_IF2_MASK|macro|ESAI_SAISR_IF2_MASK
DECL|ESAI_SAISR_IF2_SHIFT|macro|ESAI_SAISR_IF2_SHIFT
DECL|ESAI_SAISR_RDF_MASK|macro|ESAI_SAISR_RDF_MASK
DECL|ESAI_SAISR_RDF_SHIFT|macro|ESAI_SAISR_RDF_SHIFT
DECL|ESAI_SAISR_REDF_MASK|macro|ESAI_SAISR_REDF_MASK
DECL|ESAI_SAISR_REDF_SHIFT|macro|ESAI_SAISR_REDF_SHIFT
DECL|ESAI_SAISR_REG|macro|ESAI_SAISR_REG
DECL|ESAI_SAISR_RFS_MASK|macro|ESAI_SAISR_RFS_MASK
DECL|ESAI_SAISR_RFS_SHIFT|macro|ESAI_SAISR_RFS_SHIFT
DECL|ESAI_SAISR_RODF_MASK|macro|ESAI_SAISR_RODF_MASK
DECL|ESAI_SAISR_RODF_SHIFT|macro|ESAI_SAISR_RODF_SHIFT
DECL|ESAI_SAISR_ROE_MASK|macro|ESAI_SAISR_ROE_MASK
DECL|ESAI_SAISR_ROE_SHIFT|macro|ESAI_SAISR_ROE_SHIFT
DECL|ESAI_SAISR_TDE_MASK|macro|ESAI_SAISR_TDE_MASK
DECL|ESAI_SAISR_TDE_SHIFT|macro|ESAI_SAISR_TDE_SHIFT
DECL|ESAI_SAISR_TEDE_MASK|macro|ESAI_SAISR_TEDE_MASK
DECL|ESAI_SAISR_TEDE_SHIFT|macro|ESAI_SAISR_TEDE_SHIFT
DECL|ESAI_SAISR_TFS_MASK|macro|ESAI_SAISR_TFS_MASK
DECL|ESAI_SAISR_TFS_SHIFT|macro|ESAI_SAISR_TFS_SHIFT
DECL|ESAI_SAISR_TODFE_MASK|macro|ESAI_SAISR_TODFE_MASK
DECL|ESAI_SAISR_TODFE_SHIFT|macro|ESAI_SAISR_TODFE_SHIFT
DECL|ESAI_SAISR_TUE_MASK|macro|ESAI_SAISR_TUE_MASK
DECL|ESAI_SAISR_TUE_SHIFT|macro|ESAI_SAISR_TUE_SHIFT
DECL|ESAI_SAISR|macro|ESAI_SAISR
DECL|ESAI_TCCR_REG|macro|ESAI_TCCR_REG
DECL|ESAI_TCCR_TCKD_MASK|macro|ESAI_TCCR_TCKD_MASK
DECL|ESAI_TCCR_TCKD_SHIFT|macro|ESAI_TCCR_TCKD_SHIFT
DECL|ESAI_TCCR_TCKP_MASK|macro|ESAI_TCCR_TCKP_MASK
DECL|ESAI_TCCR_TCKP_SHIFT|macro|ESAI_TCCR_TCKP_SHIFT
DECL|ESAI_TCCR_TDC_MASK|macro|ESAI_TCCR_TDC_MASK
DECL|ESAI_TCCR_TDC_SHIFT|macro|ESAI_TCCR_TDC_SHIFT
DECL|ESAI_TCCR_TDC|macro|ESAI_TCCR_TDC
DECL|ESAI_TCCR_TFP_MASK|macro|ESAI_TCCR_TFP_MASK
DECL|ESAI_TCCR_TFP_SHIFT|macro|ESAI_TCCR_TFP_SHIFT
DECL|ESAI_TCCR_TFP|macro|ESAI_TCCR_TFP
DECL|ESAI_TCCR_TFSD_MASK|macro|ESAI_TCCR_TFSD_MASK
DECL|ESAI_TCCR_TFSD_SHIFT|macro|ESAI_TCCR_TFSD_SHIFT
DECL|ESAI_TCCR_TFSP_MASK|macro|ESAI_TCCR_TFSP_MASK
DECL|ESAI_TCCR_TFSP_SHIFT|macro|ESAI_TCCR_TFSP_SHIFT
DECL|ESAI_TCCR_THCKD_MASK|macro|ESAI_TCCR_THCKD_MASK
DECL|ESAI_TCCR_THCKD_SHIFT|macro|ESAI_TCCR_THCKD_SHIFT
DECL|ESAI_TCCR_THCKP_MASK|macro|ESAI_TCCR_THCKP_MASK
DECL|ESAI_TCCR_THCKP_SHIFT|macro|ESAI_TCCR_THCKP_SHIFT
DECL|ESAI_TCCR_TPM_MASK|macro|ESAI_TCCR_TPM_MASK
DECL|ESAI_TCCR_TPM_SHIFT|macro|ESAI_TCCR_TPM_SHIFT
DECL|ESAI_TCCR_TPM|macro|ESAI_TCCR_TPM
DECL|ESAI_TCCR_TPSR_MASK|macro|ESAI_TCCR_TPSR_MASK
DECL|ESAI_TCCR_TPSR_SHIFT|macro|ESAI_TCCR_TPSR_SHIFT
DECL|ESAI_TCCR|macro|ESAI_TCCR
DECL|ESAI_TCR_PADC_MASK|macro|ESAI_TCR_PADC_MASK
DECL|ESAI_TCR_PADC_SHIFT|macro|ESAI_TCR_PADC_SHIFT
DECL|ESAI_TCR_REG|macro|ESAI_TCR_REG
DECL|ESAI_TCR_TE0_MASK|macro|ESAI_TCR_TE0_MASK
DECL|ESAI_TCR_TE0_SHIFT|macro|ESAI_TCR_TE0_SHIFT
DECL|ESAI_TCR_TE1_MASK|macro|ESAI_TCR_TE1_MASK
DECL|ESAI_TCR_TE1_SHIFT|macro|ESAI_TCR_TE1_SHIFT
DECL|ESAI_TCR_TE2_MASK|macro|ESAI_TCR_TE2_MASK
DECL|ESAI_TCR_TE2_SHIFT|macro|ESAI_TCR_TE2_SHIFT
DECL|ESAI_TCR_TE3_MASK|macro|ESAI_TCR_TE3_MASK
DECL|ESAI_TCR_TE3_SHIFT|macro|ESAI_TCR_TE3_SHIFT
DECL|ESAI_TCR_TE4_MASK|macro|ESAI_TCR_TE4_MASK
DECL|ESAI_TCR_TE4_SHIFT|macro|ESAI_TCR_TE4_SHIFT
DECL|ESAI_TCR_TE5_MASK|macro|ESAI_TCR_TE5_MASK
DECL|ESAI_TCR_TE5_SHIFT|macro|ESAI_TCR_TE5_SHIFT
DECL|ESAI_TCR_TEDIE_MASK|macro|ESAI_TCR_TEDIE_MASK
DECL|ESAI_TCR_TEDIE_SHIFT|macro|ESAI_TCR_TEDIE_SHIFT
DECL|ESAI_TCR_TEIE_MASK|macro|ESAI_TCR_TEIE_MASK
DECL|ESAI_TCR_TEIE_SHIFT|macro|ESAI_TCR_TEIE_SHIFT
DECL|ESAI_TCR_TFSL_MASK|macro|ESAI_TCR_TFSL_MASK
DECL|ESAI_TCR_TFSL_SHIFT|macro|ESAI_TCR_TFSL_SHIFT
DECL|ESAI_TCR_TFSR_MASK|macro|ESAI_TCR_TFSR_MASK
DECL|ESAI_TCR_TFSR_SHIFT|macro|ESAI_TCR_TFSR_SHIFT
DECL|ESAI_TCR_TIE_MASK|macro|ESAI_TCR_TIE_MASK
DECL|ESAI_TCR_TIE_SHIFT|macro|ESAI_TCR_TIE_SHIFT
DECL|ESAI_TCR_TLIE_MASK|macro|ESAI_TCR_TLIE_MASK
DECL|ESAI_TCR_TLIE_SHIFT|macro|ESAI_TCR_TLIE_SHIFT
DECL|ESAI_TCR_TMOD_MASK|macro|ESAI_TCR_TMOD_MASK
DECL|ESAI_TCR_TMOD_SHIFT|macro|ESAI_TCR_TMOD_SHIFT
DECL|ESAI_TCR_TMOD|macro|ESAI_TCR_TMOD
DECL|ESAI_TCR_TPR_MASK|macro|ESAI_TCR_TPR_MASK
DECL|ESAI_TCR_TPR_SHIFT|macro|ESAI_TCR_TPR_SHIFT
DECL|ESAI_TCR_TSHFD_MASK|macro|ESAI_TCR_TSHFD_MASK
DECL|ESAI_TCR_TSHFD_SHIFT|macro|ESAI_TCR_TSHFD_SHIFT
DECL|ESAI_TCR_TSWS_MASK|macro|ESAI_TCR_TSWS_MASK
DECL|ESAI_TCR_TSWS_SHIFT|macro|ESAI_TCR_TSWS_SHIFT
DECL|ESAI_TCR_TSWS|macro|ESAI_TCR_TSWS
DECL|ESAI_TCR_TWA_MASK|macro|ESAI_TCR_TWA_MASK
DECL|ESAI_TCR_TWA_SHIFT|macro|ESAI_TCR_TWA_SHIFT
DECL|ESAI_TCR|macro|ESAI_TCR
DECL|ESAI_TFCR_REG|macro|ESAI_TFCR_REG
DECL|ESAI_TFCR_TE0_MASK|macro|ESAI_TFCR_TE0_MASK
DECL|ESAI_TFCR_TE0_SHIFT|macro|ESAI_TFCR_TE0_SHIFT
DECL|ESAI_TFCR_TE1_MASK|macro|ESAI_TFCR_TE1_MASK
DECL|ESAI_TFCR_TE1_SHIFT|macro|ESAI_TFCR_TE1_SHIFT
DECL|ESAI_TFCR_TE2_MASK|macro|ESAI_TFCR_TE2_MASK
DECL|ESAI_TFCR_TE2_SHIFT|macro|ESAI_TFCR_TE2_SHIFT
DECL|ESAI_TFCR_TE3_MASK|macro|ESAI_TFCR_TE3_MASK
DECL|ESAI_TFCR_TE3_SHIFT|macro|ESAI_TFCR_TE3_SHIFT
DECL|ESAI_TFCR_TE4_MASK|macro|ESAI_TFCR_TE4_MASK
DECL|ESAI_TFCR_TE4_SHIFT|macro|ESAI_TFCR_TE4_SHIFT
DECL|ESAI_TFCR_TE5_MASK|macro|ESAI_TFCR_TE5_MASK
DECL|ESAI_TFCR_TE5_SHIFT|macro|ESAI_TFCR_TE5_SHIFT
DECL|ESAI_TFCR_TFE_MASK|macro|ESAI_TFCR_TFE_MASK
DECL|ESAI_TFCR_TFE_SHIFT|macro|ESAI_TFCR_TFE_SHIFT
DECL|ESAI_TFCR_TFR_MASK|macro|ESAI_TFCR_TFR_MASK
DECL|ESAI_TFCR_TFR_SHIFT|macro|ESAI_TFCR_TFR_SHIFT
DECL|ESAI_TFCR_TFWM_MASK|macro|ESAI_TFCR_TFWM_MASK
DECL|ESAI_TFCR_TFWM_SHIFT|macro|ESAI_TFCR_TFWM_SHIFT
DECL|ESAI_TFCR_TFWM|macro|ESAI_TFCR_TFWM
DECL|ESAI_TFCR_TIEN_MASK|macro|ESAI_TFCR_TIEN_MASK
DECL|ESAI_TFCR_TIEN_SHIFT|macro|ESAI_TFCR_TIEN_SHIFT
DECL|ESAI_TFCR_TWA_MASK|macro|ESAI_TFCR_TWA_MASK
DECL|ESAI_TFCR_TWA_SHIFT|macro|ESAI_TFCR_TWA_SHIFT
DECL|ESAI_TFCR_TWA|macro|ESAI_TFCR_TWA
DECL|ESAI_TFCR|macro|ESAI_TFCR
DECL|ESAI_TFSR_NTFI_MASK|macro|ESAI_TFSR_NTFI_MASK
DECL|ESAI_TFSR_NTFI_SHIFT|macro|ESAI_TFSR_NTFI_SHIFT
DECL|ESAI_TFSR_NTFI|macro|ESAI_TFSR_NTFI
DECL|ESAI_TFSR_NTFO_MASK|macro|ESAI_TFSR_NTFO_MASK
DECL|ESAI_TFSR_NTFO_SHIFT|macro|ESAI_TFSR_NTFO_SHIFT
DECL|ESAI_TFSR_NTFO|macro|ESAI_TFSR_NTFO
DECL|ESAI_TFSR_REG|macro|ESAI_TFSR_REG
DECL|ESAI_TFSR_TFCNT_MASK|macro|ESAI_TFSR_TFCNT_MASK
DECL|ESAI_TFSR_TFCNT_SHIFT|macro|ESAI_TFSR_TFCNT_SHIFT
DECL|ESAI_TFSR_TFCNT|macro|ESAI_TFSR_TFCNT
DECL|ESAI_TFSR|macro|ESAI_TFSR
DECL|ESAI_TSMA_REG|macro|ESAI_TSMA_REG
DECL|ESAI_TSMA_TS_MASK|macro|ESAI_TSMA_TS_MASK
DECL|ESAI_TSMA_TS_SHIFT|macro|ESAI_TSMA_TS_SHIFT
DECL|ESAI_TSMA_TS|macro|ESAI_TSMA_TS
DECL|ESAI_TSMA|macro|ESAI_TSMA
DECL|ESAI_TSMB_REG|macro|ESAI_TSMB_REG
DECL|ESAI_TSMB_TS_MASK|macro|ESAI_TSMB_TS_MASK
DECL|ESAI_TSMB_TS_SHIFT|macro|ESAI_TSMB_TS_SHIFT
DECL|ESAI_TSMB_TS|macro|ESAI_TSMB_TS
DECL|ESAI_TSMB|macro|ESAI_TSMB
DECL|ESAI_TSR_REG|macro|ESAI_TSR_REG
DECL|ESAI_TSR_TSR_MASK|macro|ESAI_TSR_TSR_MASK
DECL|ESAI_TSR_TSR_SHIFT|macro|ESAI_TSR_TSR_SHIFT
DECL|ESAI_TSR_TSR|macro|ESAI_TSR_TSR
DECL|ESAI_TSR|macro|ESAI_TSR
DECL|ESAI_TX0|macro|ESAI_TX0
DECL|ESAI_TX1|macro|ESAI_TX1
DECL|ESAI_TX2|macro|ESAI_TX2
DECL|ESAI_TX3|macro|ESAI_TX3
DECL|ESAI_TX4|macro|ESAI_TX4
DECL|ESAI_TX5|macro|ESAI_TX5
DECL|ESAI_TX_REG|macro|ESAI_TX_REG
DECL|ESAI_TX_TXn_MASK|macro|ESAI_TX_TXn_MASK
DECL|ESAI_TX_TXn_SHIFT|macro|ESAI_TX_TXn_SHIFT
DECL|ESAI_TX_TXn|macro|ESAI_TX_TXn
DECL|ESAI_TX|macro|ESAI_TX
DECL|ESAI_Type|typedef|} ESAI_Type, *ESAI_MemMapPtr;
DECL|ESAI|macro|ESAI
DECL|ESR1|member|__IO uint32_t ESR1; /**< Error and Status 1 Register, offset: 0x20 */
DECL|ESR2|member|__I uint32_t ESR2; /**< Error and Status 2 Register, offset: 0x38 */
DECL|ESR|member|__I uint32_t ESR; /**< ESAI Status Register, offset: 0xC */
DECL|ETDR|member|__O uint32_t ETDR; /**< ESAI Transmit Data Register, offset: 0x0 */
DECL|EVENTS2|member|__I uint32_t EVENTS2; /**< External DMA Requests Mirror #2,offset: 0x1F */
DECL|EVENTS2|member|} EVENTS2;
DECL|EVENTS|member|__I uint32_t EVENTS; /**< External DMA Requests Mirror,offset: 0x5 */
DECL|EVENTS|member|} EVENTS;
DECL|EVTERRDBG|member|__I uint32_t EVTERRDBG; /**< DMA Request Error Register, offset: 0x34 */
DECL|EVTERRDBG|member|__I uint32_t EVTERRDBG; /**< DMA Request Error Register, offset: 0x34 */
DECL|EVTERR|member|__I uint32_t EVTERR; /**< DMA Request Error Register, offset: 0x28 */
DECL|EVTERR|member|__I uint32_t EVTERR; /**< DMA Request Error Register, offset: 0x28 */
DECL|EVTOVR|member|__IO uint32_t EVTOVR; /**< Channel Event Override, offset: 0x10 */
DECL|EVTPEND|member|__IO uint32_t EVTPEND; /**< Channel Event Pending, offset: 0x1C */
DECL|EVT_MIRROR2|member|__I uint32_t EVT_MIRROR2; /**< DMA Requests 2, offset: 0x64 */
DECL|EVT_MIRROR|member|__I uint32_t EVT_MIRROR; /**< DMA Requests, offset: 0x60 */
DECL|FADR|member|__I uint32_t FADR; /**< Fault address register, offset: 0x20 */
DECL|FATR|member|__I uint32_t FATR; /**< Fault attributes register, offset: 0x24 */
DECL|FB0|member|__IO uint32_t FB0; /**< Camera Frame Buffer Address 0 Register, offset: 0x30 */
DECL|FB1|member|__IO uint32_t FB1; /**< Camera Frame Buffer Address 1 Register, offset: 0x40 */
DECL|FDR|member|__I uint32_t FDR; /**< Fault data register, offset: 0x28 */
DECL|FIELD_RETURN|member|__IO uint32_t FIELD_RETURN; /**< Value of OTP Bank5 Word6 (HW Capabilities), offset: 0x6E0 */
DECL|FLASH0LAYOUT0_CLR|member|__IO uint32_t FLASH0LAYOUT0_CLR; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x88 */
DECL|FLASH0LAYOUT0_SET|member|__IO uint32_t FLASH0LAYOUT0_SET; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x84 */
DECL|FLASH0LAYOUT0_TOG|member|__IO uint32_t FLASH0LAYOUT0_TOG; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x8C */
DECL|FLASH0LAYOUT0|member|__IO uint32_t FLASH0LAYOUT0; /**< Hardware BCH ECC Flash 0 Layout 0 Register, offset: 0x80 */
DECL|FLASH0LAYOUT1_CLR|member|__IO uint32_t FLASH0LAYOUT1_CLR; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x98 */
DECL|FLASH0LAYOUT1_SET|member|__IO uint32_t FLASH0LAYOUT1_SET; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x94 */
DECL|FLASH0LAYOUT1_TOG|member|__IO uint32_t FLASH0LAYOUT1_TOG; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x9C */
DECL|FLASH0LAYOUT1|member|__IO uint32_t FLASH0LAYOUT1; /**< Hardware BCH ECC Flash 0 Layout 1 Register, offset: 0x90 */
DECL|FLASH1LAYOUT0_CLR|member|__IO uint32_t FLASH1LAYOUT0_CLR; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xA8 */
DECL|FLASH1LAYOUT0_SET|member|__IO uint32_t FLASH1LAYOUT0_SET; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xA4 */
DECL|FLASH1LAYOUT0_TOG|member|__IO uint32_t FLASH1LAYOUT0_TOG; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xAC */
DECL|FLASH1LAYOUT0|member|__IO uint32_t FLASH1LAYOUT0; /**< Hardware BCH ECC Flash 1 Layout 0 Register, offset: 0xA0 */
DECL|FLASH1LAYOUT1_CLR|member|__IO uint32_t FLASH1LAYOUT1_CLR; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xB8 */
DECL|FLASH1LAYOUT1_SET|member|__IO uint32_t FLASH1LAYOUT1_SET; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xB4 */
DECL|FLASH1LAYOUT1_TOG|member|__IO uint32_t FLASH1LAYOUT1_TOG; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xBC */
DECL|FLASH1LAYOUT1|member|__IO uint32_t FLASH1LAYOUT1; /**< Hardware BCH ECC Flash 1 Layout 1 Register, offset: 0xB0 */
DECL|FLASH2LAYOUT0_CLR|member|__IO uint32_t FLASH2LAYOUT0_CLR; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xC8 */
DECL|FLASH2LAYOUT0_SET|member|__IO uint32_t FLASH2LAYOUT0_SET; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xC4 */
DECL|FLASH2LAYOUT0_TOG|member|__IO uint32_t FLASH2LAYOUT0_TOG; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xCC */
DECL|FLASH2LAYOUT0|member|__IO uint32_t FLASH2LAYOUT0; /**< Hardware BCH ECC Flash 2 Layout 0 Register, offset: 0xC0 */
DECL|FLASH2LAYOUT1_CLR|member|__IO uint32_t FLASH2LAYOUT1_CLR; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xD8 */
DECL|FLASH2LAYOUT1_SET|member|__IO uint32_t FLASH2LAYOUT1_SET; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xD4 */
DECL|FLASH2LAYOUT1_TOG|member|__IO uint32_t FLASH2LAYOUT1_TOG; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xDC */
DECL|FLASH2LAYOUT1|member|__IO uint32_t FLASH2LAYOUT1; /**< Hardware BCH ECC Flash 2 Layout 1 Register, offset: 0xD0 */
DECL|FLASH3LAYOUT0_CLR|member|__IO uint32_t FLASH3LAYOUT0_CLR; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xE8 */
DECL|FLASH3LAYOUT0_SET|member|__IO uint32_t FLASH3LAYOUT0_SET; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xE4 */
DECL|FLASH3LAYOUT0_TOG|member|__IO uint32_t FLASH3LAYOUT0_TOG; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xEC */
DECL|FLASH3LAYOUT0|member|__IO uint32_t FLASH3LAYOUT0; /**< Hardware BCH ECC Flash 3 Layout 0 Register, offset: 0xE0 */
DECL|FLASH3LAYOUT1_CLR|member|__IO uint32_t FLASH3LAYOUT1_CLR; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xF8 */
DECL|FLASH3LAYOUT1_SET|member|__IO uint32_t FLASH3LAYOUT1_SET; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xF4 */
DECL|FLASH3LAYOUT1_TOG|member|__IO uint32_t FLASH3LAYOUT1_TOG; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xFC */
DECL|FLASH3LAYOUT1|member|__IO uint32_t FLASH3LAYOUT1; /**< Hardware BCH ECC Flash 3 Layout 1 Register, offset: 0xF0 */
DECL|FLEXCAN1_IRQn|enumerator|FLEXCAN1_IRQn = 110, /**< FLEXCAN1 combined interrupt. Logical OR of ini_int_busoff, ini_int_error, ipi_int_mbor, ipi_int_rxwarning, ipi_int_txwarning and ipi_int_wakein. */
DECL|FLEXCAN2_IRQn|enumerator|FLEXCAN2_IRQn = 111, /**< FLEXCAN2 combined interrupt. Logical OR of ini_int_busoff, ini_int_error, ipi_int_mbor, ipi_int_rxwarning, ipi_int_txwarning and ipi_int_wakein. */
DECL|FLSHCR|member|__IO uint32_t FLSHCR; /**< Flash Configuration Register, offset: 0xC */
DECL|FORCE_EVENT|member|__O uint32_t FORCE_EVENT; /**< Force Event, offset: 0x50 */
DECL|FR|member|__IO uint32_t FR; /**< Flag Register, offset: 0x160 */
DECL|FTRL|member|__IO uint32_t FTRL; /**< Frame Truncation Length, offset: 0x1B0 */
DECL|GALR|member|__IO uint32_t GALR; /**< Descriptor Group Lower Address Register, offset: 0x124 */
DECL|GATE00|member|__IO uint8_t GATE00; /**< Semaphores GATE 0 Register, offset: 0x0 */
DECL|GATE01|member|__IO uint8_t GATE01; /**< Semaphores GATE 1 Register, offset: 0x1 */
DECL|GATE02|member|__IO uint8_t GATE02; /**< Semaphores GATE 2 Register, offset: 0x2 */
DECL|GATE03|member|__IO uint8_t GATE03; /**< Semaphores GATE 3 Register, offset: 0x3 */
DECL|GATE04|member|__IO uint8_t GATE04; /**< Semaphores GATE 4 Register, offset: 0x4 */
DECL|GATE05|member|__IO uint8_t GATE05; /**< Semaphores GATE 5 Register, offset: 0x5 */
DECL|GATE06|member|__IO uint8_t GATE06; /**< Semaphores GATE 6 Register, offset: 0x6 */
DECL|GATE07|member|__IO uint8_t GATE07; /**< Semaphores GATE 7 Register, offset: 0x7 */
DECL|GATE08|member|__IO uint8_t GATE08; /**< Semaphores GATE 8 Register, offset: 0x8 */
DECL|GATE09|member|__IO uint8_t GATE09; /**< Semaphores GATE 9 Register, offset: 0x9 */
DECL|GATE10|member|__IO uint8_t GATE10; /**< Semaphores GATE 10 Register, offset: 0xA */
DECL|GATE11|member|__IO uint8_t GATE11; /**< Semaphores GATE 11 Register, offset: 0xB */
DECL|GATE12|member|__IO uint8_t GATE12; /**< Semaphores GATE 12 Register, offset: 0xC */
DECL|GATE13|member|__IO uint8_t GATE13; /**< Semaphores GATE 13 Register, offset: 0xD */
DECL|GATE14|member|__IO uint8_t GATE14; /**< Semaphores GATE 14 Register, offset: 0xE */
DECL|GATE15|member|__IO uint8_t GATE15; /**< Semaphores GATE 15 Register, offset: 0xF */
DECL|GATE|member|__IO uint8_t GATE[64]; /**< Gate Register, array offset: 0x0, array step: 0x1 */
DECL|GAUR|member|__IO uint32_t GAUR; /**< Descriptor Group Upper Address Register, offset: 0x120 */
DECL|GC|member|__IO uint32_t GC; /**< General control register, offset: 0x18 */
DECL|GDIR|member|__IO uint32_t GDIR; /**< GPIO direction register, offset: 0x4 */
DECL|GFWR|member|__IO uint32_t GFWR; /**< Glitch Filter Width Registers, offset: 0x9E0 */
DECL|GIS_BASE_ADDRS|macro|GIS_BASE_ADDRS
DECL|GIS_BASE_PTRS|macro|GIS_BASE_PTRS
DECL|GIS_BASE_PTR|macro|GIS_BASE_PTR
DECL|GIS_BASE|macro|GIS_BASE
DECL|GIS_CH0_ADDR0_ADDR_MASK|macro|GIS_CH0_ADDR0_ADDR_MASK
DECL|GIS_CH0_ADDR0_ADDR_SHIFT|macro|GIS_CH0_ADDR0_ADDR_SHIFT
DECL|GIS_CH0_ADDR0_ADDR|macro|GIS_CH0_ADDR0_ADDR
DECL|GIS_CH0_ADDR0_CLR_ADDR_MASK|macro|GIS_CH0_ADDR0_CLR_ADDR_MASK
DECL|GIS_CH0_ADDR0_CLR_ADDR_SHIFT|macro|GIS_CH0_ADDR0_CLR_ADDR_SHIFT
DECL|GIS_CH0_ADDR0_CLR_ADDR|macro|GIS_CH0_ADDR0_CLR_ADDR
DECL|GIS_CH0_ADDR0_CLR_CSI0_SEL_MASK|macro|GIS_CH0_ADDR0_CLR_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR0_CLR_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR0_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_CLR_CSI1_SEL_MASK|macro|GIS_CH0_ADDR0_CLR_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR0_CLR_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR0_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_CLR_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR0_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR0_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR0_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_CLR_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR0_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR0_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR0_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_CLR_PXP_SEL_MASK|macro|GIS_CH0_ADDR0_CLR_PXP_SEL_MASK
DECL|GIS_CH0_ADDR0_CLR_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR0_CLR_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR0_CLR_REG|macro|GIS_CH0_ADDR0_CLR_REG
DECL|GIS_CH0_ADDR0_CLR|macro|GIS_CH0_ADDR0_CLR
DECL|GIS_CH0_ADDR0_CSI0_SEL_MASK|macro|GIS_CH0_ADDR0_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR0_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR0_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_CSI1_SEL_MASK|macro|GIS_CH0_ADDR0_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR0_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR0_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR0_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR0_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR0_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR0_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR0_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR0_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_PXP_SEL_MASK|macro|GIS_CH0_ADDR0_PXP_SEL_MASK
DECL|GIS_CH0_ADDR0_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR0_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR0_REG|macro|GIS_CH0_ADDR0_REG
DECL|GIS_CH0_ADDR0_SET_ADDR_MASK|macro|GIS_CH0_ADDR0_SET_ADDR_MASK
DECL|GIS_CH0_ADDR0_SET_ADDR_SHIFT|macro|GIS_CH0_ADDR0_SET_ADDR_SHIFT
DECL|GIS_CH0_ADDR0_SET_ADDR|macro|GIS_CH0_ADDR0_SET_ADDR
DECL|GIS_CH0_ADDR0_SET_CSI0_SEL_MASK|macro|GIS_CH0_ADDR0_SET_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR0_SET_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR0_SET_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_SET_CSI1_SEL_MASK|macro|GIS_CH0_ADDR0_SET_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR0_SET_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR0_SET_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_SET_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR0_SET_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR0_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR0_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_SET_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR0_SET_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR0_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR0_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_SET_PXP_SEL_MASK|macro|GIS_CH0_ADDR0_SET_PXP_SEL_MASK
DECL|GIS_CH0_ADDR0_SET_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR0_SET_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR0_SET_REG|macro|GIS_CH0_ADDR0_SET_REG
DECL|GIS_CH0_ADDR0_SET|macro|GIS_CH0_ADDR0_SET
DECL|GIS_CH0_ADDR0_TOG_ADDR_MASK|macro|GIS_CH0_ADDR0_TOG_ADDR_MASK
DECL|GIS_CH0_ADDR0_TOG_ADDR_SHIFT|macro|GIS_CH0_ADDR0_TOG_ADDR_SHIFT
DECL|GIS_CH0_ADDR0_TOG_ADDR|macro|GIS_CH0_ADDR0_TOG_ADDR
DECL|GIS_CH0_ADDR0_TOG_CSI0_SEL_MASK|macro|GIS_CH0_ADDR0_TOG_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR0_TOG_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR0_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_TOG_CSI1_SEL_MASK|macro|GIS_CH0_ADDR0_TOG_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR0_TOG_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR0_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_TOG_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR0_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR0_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR0_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR0_TOG_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR0_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR0_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR0_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR0_TOG_PXP_SEL_MASK|macro|GIS_CH0_ADDR0_TOG_PXP_SEL_MASK
DECL|GIS_CH0_ADDR0_TOG_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR0_TOG_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR0_TOG_REG|macro|GIS_CH0_ADDR0_TOG_REG
DECL|GIS_CH0_ADDR0_TOG|macro|GIS_CH0_ADDR0_TOG
DECL|GIS_CH0_ADDR0|macro|GIS_CH0_ADDR0
DECL|GIS_CH0_ADDR1_ADDR_MASK|macro|GIS_CH0_ADDR1_ADDR_MASK
DECL|GIS_CH0_ADDR1_ADDR_SHIFT|macro|GIS_CH0_ADDR1_ADDR_SHIFT
DECL|GIS_CH0_ADDR1_ADDR|macro|GIS_CH0_ADDR1_ADDR
DECL|GIS_CH0_ADDR1_CLR_ADDR_MASK|macro|GIS_CH0_ADDR1_CLR_ADDR_MASK
DECL|GIS_CH0_ADDR1_CLR_ADDR_SHIFT|macro|GIS_CH0_ADDR1_CLR_ADDR_SHIFT
DECL|GIS_CH0_ADDR1_CLR_ADDR|macro|GIS_CH0_ADDR1_CLR_ADDR
DECL|GIS_CH0_ADDR1_CLR_CSI0_SEL_MASK|macro|GIS_CH0_ADDR1_CLR_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR1_CLR_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR1_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_CLR_CSI1_SEL_MASK|macro|GIS_CH0_ADDR1_CLR_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR1_CLR_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR1_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_CLR_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR1_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR1_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR1_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_CLR_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR1_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR1_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR1_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_CLR_PXP_SEL_MASK|macro|GIS_CH0_ADDR1_CLR_PXP_SEL_MASK
DECL|GIS_CH0_ADDR1_CLR_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR1_CLR_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR1_CLR_REG|macro|GIS_CH0_ADDR1_CLR_REG
DECL|GIS_CH0_ADDR1_CLR|macro|GIS_CH0_ADDR1_CLR
DECL|GIS_CH0_ADDR1_CSI0_SEL_MASK|macro|GIS_CH0_ADDR1_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR1_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR1_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_CSI1_SEL_MASK|macro|GIS_CH0_ADDR1_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR1_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR1_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR1_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR1_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR1_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR1_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR1_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR1_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_PXP_SEL_MASK|macro|GIS_CH0_ADDR1_PXP_SEL_MASK
DECL|GIS_CH0_ADDR1_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR1_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR1_REG|macro|GIS_CH0_ADDR1_REG
DECL|GIS_CH0_ADDR1_SET_ADDR_MASK|macro|GIS_CH0_ADDR1_SET_ADDR_MASK
DECL|GIS_CH0_ADDR1_SET_ADDR_SHIFT|macro|GIS_CH0_ADDR1_SET_ADDR_SHIFT
DECL|GIS_CH0_ADDR1_SET_ADDR|macro|GIS_CH0_ADDR1_SET_ADDR
DECL|GIS_CH0_ADDR1_SET_CSI0_SEL_MASK|macro|GIS_CH0_ADDR1_SET_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR1_SET_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR1_SET_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_SET_CSI1_SEL_MASK|macro|GIS_CH0_ADDR1_SET_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR1_SET_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR1_SET_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_SET_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR1_SET_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR1_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR1_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_SET_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR1_SET_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR1_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR1_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_SET_PXP_SEL_MASK|macro|GIS_CH0_ADDR1_SET_PXP_SEL_MASK
DECL|GIS_CH0_ADDR1_SET_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR1_SET_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR1_SET_REG|macro|GIS_CH0_ADDR1_SET_REG
DECL|GIS_CH0_ADDR1_SET|macro|GIS_CH0_ADDR1_SET
DECL|GIS_CH0_ADDR1_TOG_ADDR_MASK|macro|GIS_CH0_ADDR1_TOG_ADDR_MASK
DECL|GIS_CH0_ADDR1_TOG_ADDR_SHIFT|macro|GIS_CH0_ADDR1_TOG_ADDR_SHIFT
DECL|GIS_CH0_ADDR1_TOG_ADDR|macro|GIS_CH0_ADDR1_TOG_ADDR
DECL|GIS_CH0_ADDR1_TOG_CSI0_SEL_MASK|macro|GIS_CH0_ADDR1_TOG_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR1_TOG_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR1_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_TOG_CSI1_SEL_MASK|macro|GIS_CH0_ADDR1_TOG_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR1_TOG_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR1_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_TOG_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR1_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR1_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR1_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR1_TOG_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR1_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR1_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR1_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR1_TOG_PXP_SEL_MASK|macro|GIS_CH0_ADDR1_TOG_PXP_SEL_MASK
DECL|GIS_CH0_ADDR1_TOG_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR1_TOG_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR1_TOG_REG|macro|GIS_CH0_ADDR1_TOG_REG
DECL|GIS_CH0_ADDR1_TOG|macro|GIS_CH0_ADDR1_TOG
DECL|GIS_CH0_ADDR1|macro|GIS_CH0_ADDR1
DECL|GIS_CH0_ADDR2_ADDR_MASK|macro|GIS_CH0_ADDR2_ADDR_MASK
DECL|GIS_CH0_ADDR2_ADDR_SHIFT|macro|GIS_CH0_ADDR2_ADDR_SHIFT
DECL|GIS_CH0_ADDR2_ADDR|macro|GIS_CH0_ADDR2_ADDR
DECL|GIS_CH0_ADDR2_CLR_ADDR_MASK|macro|GIS_CH0_ADDR2_CLR_ADDR_MASK
DECL|GIS_CH0_ADDR2_CLR_ADDR_SHIFT|macro|GIS_CH0_ADDR2_CLR_ADDR_SHIFT
DECL|GIS_CH0_ADDR2_CLR_ADDR|macro|GIS_CH0_ADDR2_CLR_ADDR
DECL|GIS_CH0_ADDR2_CLR_CSI0_SEL_MASK|macro|GIS_CH0_ADDR2_CLR_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR2_CLR_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR2_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_CLR_CSI1_SEL_MASK|macro|GIS_CH0_ADDR2_CLR_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR2_CLR_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR2_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_CLR_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR2_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR2_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR2_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_CLR_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR2_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR2_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR2_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_CLR_PXP_SEL_MASK|macro|GIS_CH0_ADDR2_CLR_PXP_SEL_MASK
DECL|GIS_CH0_ADDR2_CLR_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR2_CLR_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR2_CLR_REG|macro|GIS_CH0_ADDR2_CLR_REG
DECL|GIS_CH0_ADDR2_CLR|macro|GIS_CH0_ADDR2_CLR
DECL|GIS_CH0_ADDR2_CSI0_SEL_MASK|macro|GIS_CH0_ADDR2_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR2_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR2_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_CSI1_SEL_MASK|macro|GIS_CH0_ADDR2_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR2_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR2_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR2_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR2_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR2_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR2_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR2_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR2_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_PXP_SEL_MASK|macro|GIS_CH0_ADDR2_PXP_SEL_MASK
DECL|GIS_CH0_ADDR2_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR2_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR2_REG|macro|GIS_CH0_ADDR2_REG
DECL|GIS_CH0_ADDR2_SET_ADDR_MASK|macro|GIS_CH0_ADDR2_SET_ADDR_MASK
DECL|GIS_CH0_ADDR2_SET_ADDR_SHIFT|macro|GIS_CH0_ADDR2_SET_ADDR_SHIFT
DECL|GIS_CH0_ADDR2_SET_ADDR|macro|GIS_CH0_ADDR2_SET_ADDR
DECL|GIS_CH0_ADDR2_SET_CSI0_SEL_MASK|macro|GIS_CH0_ADDR2_SET_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR2_SET_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR2_SET_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_SET_CSI1_SEL_MASK|macro|GIS_CH0_ADDR2_SET_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR2_SET_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR2_SET_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_SET_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR2_SET_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR2_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR2_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_SET_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR2_SET_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR2_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR2_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_SET_PXP_SEL_MASK|macro|GIS_CH0_ADDR2_SET_PXP_SEL_MASK
DECL|GIS_CH0_ADDR2_SET_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR2_SET_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR2_SET_REG|macro|GIS_CH0_ADDR2_SET_REG
DECL|GIS_CH0_ADDR2_SET|macro|GIS_CH0_ADDR2_SET
DECL|GIS_CH0_ADDR2_TOG_ADDR_MASK|macro|GIS_CH0_ADDR2_TOG_ADDR_MASK
DECL|GIS_CH0_ADDR2_TOG_ADDR_SHIFT|macro|GIS_CH0_ADDR2_TOG_ADDR_SHIFT
DECL|GIS_CH0_ADDR2_TOG_ADDR|macro|GIS_CH0_ADDR2_TOG_ADDR
DECL|GIS_CH0_ADDR2_TOG_CSI0_SEL_MASK|macro|GIS_CH0_ADDR2_TOG_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR2_TOG_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR2_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_TOG_CSI1_SEL_MASK|macro|GIS_CH0_ADDR2_TOG_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR2_TOG_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR2_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_TOG_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR2_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR2_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR2_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR2_TOG_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR2_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR2_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR2_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR2_TOG_PXP_SEL_MASK|macro|GIS_CH0_ADDR2_TOG_PXP_SEL_MASK
DECL|GIS_CH0_ADDR2_TOG_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR2_TOG_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR2_TOG_REG|macro|GIS_CH0_ADDR2_TOG_REG
DECL|GIS_CH0_ADDR2_TOG|macro|GIS_CH0_ADDR2_TOG
DECL|GIS_CH0_ADDR2|macro|GIS_CH0_ADDR2
DECL|GIS_CH0_ADDR3_ADDR_MASK|macro|GIS_CH0_ADDR3_ADDR_MASK
DECL|GIS_CH0_ADDR3_ADDR_SHIFT|macro|GIS_CH0_ADDR3_ADDR_SHIFT
DECL|GIS_CH0_ADDR3_ADDR|macro|GIS_CH0_ADDR3_ADDR
DECL|GIS_CH0_ADDR3_CLR_ADDR_MASK|macro|GIS_CH0_ADDR3_CLR_ADDR_MASK
DECL|GIS_CH0_ADDR3_CLR_ADDR_SHIFT|macro|GIS_CH0_ADDR3_CLR_ADDR_SHIFT
DECL|GIS_CH0_ADDR3_CLR_ADDR|macro|GIS_CH0_ADDR3_CLR_ADDR
DECL|GIS_CH0_ADDR3_CLR_CSI0_SEL_MASK|macro|GIS_CH0_ADDR3_CLR_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR3_CLR_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR3_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_CLR_CSI1_SEL_MASK|macro|GIS_CH0_ADDR3_CLR_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR3_CLR_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR3_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_CLR_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR3_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR3_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR3_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_CLR_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR3_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR3_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR3_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_CLR_PXP_SEL_MASK|macro|GIS_CH0_ADDR3_CLR_PXP_SEL_MASK
DECL|GIS_CH0_ADDR3_CLR_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR3_CLR_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR3_CLR_REG|macro|GIS_CH0_ADDR3_CLR_REG
DECL|GIS_CH0_ADDR3_CLR|macro|GIS_CH0_ADDR3_CLR
DECL|GIS_CH0_ADDR3_CSI0_SEL_MASK|macro|GIS_CH0_ADDR3_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR3_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR3_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_CSI1_SEL_MASK|macro|GIS_CH0_ADDR3_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR3_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR3_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR3_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR3_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR3_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR3_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR3_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR3_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_PXP_SEL_MASK|macro|GIS_CH0_ADDR3_PXP_SEL_MASK
DECL|GIS_CH0_ADDR3_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR3_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR3_REG|macro|GIS_CH0_ADDR3_REG
DECL|GIS_CH0_ADDR3_SET_ADDR_MASK|macro|GIS_CH0_ADDR3_SET_ADDR_MASK
DECL|GIS_CH0_ADDR3_SET_ADDR_SHIFT|macro|GIS_CH0_ADDR3_SET_ADDR_SHIFT
DECL|GIS_CH0_ADDR3_SET_ADDR|macro|GIS_CH0_ADDR3_SET_ADDR
DECL|GIS_CH0_ADDR3_SET_CSI0_SEL_MASK|macro|GIS_CH0_ADDR3_SET_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR3_SET_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR3_SET_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_SET_CSI1_SEL_MASK|macro|GIS_CH0_ADDR3_SET_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR3_SET_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR3_SET_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_SET_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR3_SET_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR3_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR3_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_SET_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR3_SET_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR3_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR3_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_SET_PXP_SEL_MASK|macro|GIS_CH0_ADDR3_SET_PXP_SEL_MASK
DECL|GIS_CH0_ADDR3_SET_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR3_SET_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR3_SET_REG|macro|GIS_CH0_ADDR3_SET_REG
DECL|GIS_CH0_ADDR3_SET|macro|GIS_CH0_ADDR3_SET
DECL|GIS_CH0_ADDR3_TOG_ADDR_MASK|macro|GIS_CH0_ADDR3_TOG_ADDR_MASK
DECL|GIS_CH0_ADDR3_TOG_ADDR_SHIFT|macro|GIS_CH0_ADDR3_TOG_ADDR_SHIFT
DECL|GIS_CH0_ADDR3_TOG_ADDR|macro|GIS_CH0_ADDR3_TOG_ADDR
DECL|GIS_CH0_ADDR3_TOG_CSI0_SEL_MASK|macro|GIS_CH0_ADDR3_TOG_CSI0_SEL_MASK
DECL|GIS_CH0_ADDR3_TOG_CSI0_SEL_SHIFT|macro|GIS_CH0_ADDR3_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_TOG_CSI1_SEL_MASK|macro|GIS_CH0_ADDR3_TOG_CSI1_SEL_MASK
DECL|GIS_CH0_ADDR3_TOG_CSI1_SEL_SHIFT|macro|GIS_CH0_ADDR3_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_TOG_LCDIF0_SEL_MASK|macro|GIS_CH0_ADDR3_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH0_ADDR3_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH0_ADDR3_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH0_ADDR3_TOG_LCDIF1_SEL_MASK|macro|GIS_CH0_ADDR3_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH0_ADDR3_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH0_ADDR3_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH0_ADDR3_TOG_PXP_SEL_MASK|macro|GIS_CH0_ADDR3_TOG_PXP_SEL_MASK
DECL|GIS_CH0_ADDR3_TOG_PXP_SEL_SHIFT|macro|GIS_CH0_ADDR3_TOG_PXP_SEL_SHIFT
DECL|GIS_CH0_ADDR3_TOG_REG|macro|GIS_CH0_ADDR3_TOG_REG
DECL|GIS_CH0_ADDR3_TOG|macro|GIS_CH0_ADDR3_TOG
DECL|GIS_CH0_ADDR3|macro|GIS_CH0_ADDR3
DECL|GIS_CH0_CTRL_CLR_CMD0_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CLR_CMD0_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CLR_CMD0_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD0_ALU_MASK|macro|GIS_CH0_CTRL_CLR_CMD0_ALU_MASK
DECL|GIS_CH0_CTRL_CLR_CMD0_ALU_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD0_ALU_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD0_ALU|macro|GIS_CH0_CTRL_CLR_CMD0_ALU
DECL|GIS_CH0_CTRL_CLR_CMD0_OPCODE_MASK|macro|GIS_CH0_CTRL_CLR_CMD0_OPCODE_MASK
DECL|GIS_CH0_CTRL_CLR_CMD0_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD0_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD0_OPCODE|macro|GIS_CH0_CTRL_CLR_CMD0_OPCODE
DECL|GIS_CH0_CTRL_CLR_CMD1_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CLR_CMD1_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CLR_CMD1_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD1_ALU_MASK|macro|GIS_CH0_CTRL_CLR_CMD1_ALU_MASK
DECL|GIS_CH0_CTRL_CLR_CMD1_ALU_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD1_ALU_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD1_ALU|macro|GIS_CH0_CTRL_CLR_CMD1_ALU
DECL|GIS_CH0_CTRL_CLR_CMD1_OPCODE_MASK|macro|GIS_CH0_CTRL_CLR_CMD1_OPCODE_MASK
DECL|GIS_CH0_CTRL_CLR_CMD1_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD1_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD1_OPCODE|macro|GIS_CH0_CTRL_CLR_CMD1_OPCODE
DECL|GIS_CH0_CTRL_CLR_CMD2_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CLR_CMD2_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CLR_CMD2_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD2_ALU_MASK|macro|GIS_CH0_CTRL_CLR_CMD2_ALU_MASK
DECL|GIS_CH0_CTRL_CLR_CMD2_ALU_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD2_ALU_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD2_ALU|macro|GIS_CH0_CTRL_CLR_CMD2_ALU
DECL|GIS_CH0_CTRL_CLR_CMD2_OPCODE_MASK|macro|GIS_CH0_CTRL_CLR_CMD2_OPCODE_MASK
DECL|GIS_CH0_CTRL_CLR_CMD2_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD2_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD2_OPCODE|macro|GIS_CH0_CTRL_CLR_CMD2_OPCODE
DECL|GIS_CH0_CTRL_CLR_CMD3_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CLR_CMD3_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CLR_CMD3_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD3_ALU_MASK|macro|GIS_CH0_CTRL_CLR_CMD3_ALU_MASK
DECL|GIS_CH0_CTRL_CLR_CMD3_ALU_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD3_ALU_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD3_ALU|macro|GIS_CH0_CTRL_CLR_CMD3_ALU
DECL|GIS_CH0_CTRL_CLR_CMD3_OPCODE_MASK|macro|GIS_CH0_CTRL_CLR_CMD3_OPCODE_MASK
DECL|GIS_CH0_CTRL_CLR_CMD3_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CLR_CMD3_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CLR_CMD3_OPCODE|macro|GIS_CH0_CTRL_CLR_CMD3_OPCODE
DECL|GIS_CH0_CTRL_CLR_REG|macro|GIS_CH0_CTRL_CLR_REG
DECL|GIS_CH0_CTRL_CLR|macro|GIS_CH0_CTRL_CLR
DECL|GIS_CH0_CTRL_CMD0_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CMD0_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CMD0_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CMD0_ALU_MASK|macro|GIS_CH0_CTRL_CMD0_ALU_MASK
DECL|GIS_CH0_CTRL_CMD0_ALU_SHIFT|macro|GIS_CH0_CTRL_CMD0_ALU_SHIFT
DECL|GIS_CH0_CTRL_CMD0_ALU|macro|GIS_CH0_CTRL_CMD0_ALU
DECL|GIS_CH0_CTRL_CMD0_OPCODE_MASK|macro|GIS_CH0_CTRL_CMD0_OPCODE_MASK
DECL|GIS_CH0_CTRL_CMD0_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CMD0_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CMD0_OPCODE|macro|GIS_CH0_CTRL_CMD0_OPCODE
DECL|GIS_CH0_CTRL_CMD1_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CMD1_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CMD1_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CMD1_ALU_MASK|macro|GIS_CH0_CTRL_CMD1_ALU_MASK
DECL|GIS_CH0_CTRL_CMD1_ALU_SHIFT|macro|GIS_CH0_CTRL_CMD1_ALU_SHIFT
DECL|GIS_CH0_CTRL_CMD1_ALU|macro|GIS_CH0_CTRL_CMD1_ALU
DECL|GIS_CH0_CTRL_CMD1_OPCODE_MASK|macro|GIS_CH0_CTRL_CMD1_OPCODE_MASK
DECL|GIS_CH0_CTRL_CMD1_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CMD1_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CMD1_OPCODE|macro|GIS_CH0_CTRL_CMD1_OPCODE
DECL|GIS_CH0_CTRL_CMD2_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CMD2_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CMD2_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CMD2_ALU_MASK|macro|GIS_CH0_CTRL_CMD2_ALU_MASK
DECL|GIS_CH0_CTRL_CMD2_ALU_SHIFT|macro|GIS_CH0_CTRL_CMD2_ALU_SHIFT
DECL|GIS_CH0_CTRL_CMD2_ALU|macro|GIS_CH0_CTRL_CMD2_ALU
DECL|GIS_CH0_CTRL_CMD2_OPCODE_MASK|macro|GIS_CH0_CTRL_CMD2_OPCODE_MASK
DECL|GIS_CH0_CTRL_CMD2_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CMD2_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CMD2_OPCODE|macro|GIS_CH0_CTRL_CMD2_OPCODE
DECL|GIS_CH0_CTRL_CMD3_ACC_NEG_MASK|macro|GIS_CH0_CTRL_CMD3_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_CMD3_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_CMD3_ALU_MASK|macro|GIS_CH0_CTRL_CMD3_ALU_MASK
DECL|GIS_CH0_CTRL_CMD3_ALU_SHIFT|macro|GIS_CH0_CTRL_CMD3_ALU_SHIFT
DECL|GIS_CH0_CTRL_CMD3_ALU|macro|GIS_CH0_CTRL_CMD3_ALU
DECL|GIS_CH0_CTRL_CMD3_OPCODE_MASK|macro|GIS_CH0_CTRL_CMD3_OPCODE_MASK
DECL|GIS_CH0_CTRL_CMD3_OPCODE_SHIFT|macro|GIS_CH0_CTRL_CMD3_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_CMD3_OPCODE|macro|GIS_CH0_CTRL_CMD3_OPCODE
DECL|GIS_CH0_CTRL_REG|macro|GIS_CH0_CTRL_REG
DECL|GIS_CH0_CTRL_SET_CMD0_ACC_NEG_MASK|macro|GIS_CH0_CTRL_SET_CMD0_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_SET_CMD0_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_SET_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD0_ALU_MASK|macro|GIS_CH0_CTRL_SET_CMD0_ALU_MASK
DECL|GIS_CH0_CTRL_SET_CMD0_ALU_SHIFT|macro|GIS_CH0_CTRL_SET_CMD0_ALU_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD0_ALU|macro|GIS_CH0_CTRL_SET_CMD0_ALU
DECL|GIS_CH0_CTRL_SET_CMD0_OPCODE_MASK|macro|GIS_CH0_CTRL_SET_CMD0_OPCODE_MASK
DECL|GIS_CH0_CTRL_SET_CMD0_OPCODE_SHIFT|macro|GIS_CH0_CTRL_SET_CMD0_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD0_OPCODE|macro|GIS_CH0_CTRL_SET_CMD0_OPCODE
DECL|GIS_CH0_CTRL_SET_CMD1_ACC_NEG_MASK|macro|GIS_CH0_CTRL_SET_CMD1_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_SET_CMD1_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_SET_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD1_ALU_MASK|macro|GIS_CH0_CTRL_SET_CMD1_ALU_MASK
DECL|GIS_CH0_CTRL_SET_CMD1_ALU_SHIFT|macro|GIS_CH0_CTRL_SET_CMD1_ALU_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD1_ALU|macro|GIS_CH0_CTRL_SET_CMD1_ALU
DECL|GIS_CH0_CTRL_SET_CMD1_OPCODE_MASK|macro|GIS_CH0_CTRL_SET_CMD1_OPCODE_MASK
DECL|GIS_CH0_CTRL_SET_CMD1_OPCODE_SHIFT|macro|GIS_CH0_CTRL_SET_CMD1_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD1_OPCODE|macro|GIS_CH0_CTRL_SET_CMD1_OPCODE
DECL|GIS_CH0_CTRL_SET_CMD2_ACC_NEG_MASK|macro|GIS_CH0_CTRL_SET_CMD2_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_SET_CMD2_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_SET_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD2_ALU_MASK|macro|GIS_CH0_CTRL_SET_CMD2_ALU_MASK
DECL|GIS_CH0_CTRL_SET_CMD2_ALU_SHIFT|macro|GIS_CH0_CTRL_SET_CMD2_ALU_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD2_ALU|macro|GIS_CH0_CTRL_SET_CMD2_ALU
DECL|GIS_CH0_CTRL_SET_CMD2_OPCODE_MASK|macro|GIS_CH0_CTRL_SET_CMD2_OPCODE_MASK
DECL|GIS_CH0_CTRL_SET_CMD2_OPCODE_SHIFT|macro|GIS_CH0_CTRL_SET_CMD2_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD2_OPCODE|macro|GIS_CH0_CTRL_SET_CMD2_OPCODE
DECL|GIS_CH0_CTRL_SET_CMD3_ACC_NEG_MASK|macro|GIS_CH0_CTRL_SET_CMD3_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_SET_CMD3_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_SET_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD3_ALU_MASK|macro|GIS_CH0_CTRL_SET_CMD3_ALU_MASK
DECL|GIS_CH0_CTRL_SET_CMD3_ALU_SHIFT|macro|GIS_CH0_CTRL_SET_CMD3_ALU_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD3_ALU|macro|GIS_CH0_CTRL_SET_CMD3_ALU
DECL|GIS_CH0_CTRL_SET_CMD3_OPCODE_MASK|macro|GIS_CH0_CTRL_SET_CMD3_OPCODE_MASK
DECL|GIS_CH0_CTRL_SET_CMD3_OPCODE_SHIFT|macro|GIS_CH0_CTRL_SET_CMD3_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_SET_CMD3_OPCODE|macro|GIS_CH0_CTRL_SET_CMD3_OPCODE
DECL|GIS_CH0_CTRL_SET_REG|macro|GIS_CH0_CTRL_SET_REG
DECL|GIS_CH0_CTRL_SET|macro|GIS_CH0_CTRL_SET
DECL|GIS_CH0_CTRL_TOG_CMD0_ACC_NEG_MASK|macro|GIS_CH0_CTRL_TOG_CMD0_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_TOG_CMD0_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD0_ALU_MASK|macro|GIS_CH0_CTRL_TOG_CMD0_ALU_MASK
DECL|GIS_CH0_CTRL_TOG_CMD0_ALU_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD0_ALU_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD0_ALU|macro|GIS_CH0_CTRL_TOG_CMD0_ALU
DECL|GIS_CH0_CTRL_TOG_CMD0_OPCODE_MASK|macro|GIS_CH0_CTRL_TOG_CMD0_OPCODE_MASK
DECL|GIS_CH0_CTRL_TOG_CMD0_OPCODE_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD0_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD0_OPCODE|macro|GIS_CH0_CTRL_TOG_CMD0_OPCODE
DECL|GIS_CH0_CTRL_TOG_CMD1_ACC_NEG_MASK|macro|GIS_CH0_CTRL_TOG_CMD1_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_TOG_CMD1_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD1_ALU_MASK|macro|GIS_CH0_CTRL_TOG_CMD1_ALU_MASK
DECL|GIS_CH0_CTRL_TOG_CMD1_ALU_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD1_ALU_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD1_ALU|macro|GIS_CH0_CTRL_TOG_CMD1_ALU
DECL|GIS_CH0_CTRL_TOG_CMD1_OPCODE_MASK|macro|GIS_CH0_CTRL_TOG_CMD1_OPCODE_MASK
DECL|GIS_CH0_CTRL_TOG_CMD1_OPCODE_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD1_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD1_OPCODE|macro|GIS_CH0_CTRL_TOG_CMD1_OPCODE
DECL|GIS_CH0_CTRL_TOG_CMD2_ACC_NEG_MASK|macro|GIS_CH0_CTRL_TOG_CMD2_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_TOG_CMD2_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD2_ALU_MASK|macro|GIS_CH0_CTRL_TOG_CMD2_ALU_MASK
DECL|GIS_CH0_CTRL_TOG_CMD2_ALU_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD2_ALU_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD2_ALU|macro|GIS_CH0_CTRL_TOG_CMD2_ALU
DECL|GIS_CH0_CTRL_TOG_CMD2_OPCODE_MASK|macro|GIS_CH0_CTRL_TOG_CMD2_OPCODE_MASK
DECL|GIS_CH0_CTRL_TOG_CMD2_OPCODE_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD2_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD2_OPCODE|macro|GIS_CH0_CTRL_TOG_CMD2_OPCODE
DECL|GIS_CH0_CTRL_TOG_CMD3_ACC_NEG_MASK|macro|GIS_CH0_CTRL_TOG_CMD3_ACC_NEG_MASK
DECL|GIS_CH0_CTRL_TOG_CMD3_ACC_NEG_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD3_ALU_MASK|macro|GIS_CH0_CTRL_TOG_CMD3_ALU_MASK
DECL|GIS_CH0_CTRL_TOG_CMD3_ALU_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD3_ALU_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD3_ALU|macro|GIS_CH0_CTRL_TOG_CMD3_ALU
DECL|GIS_CH0_CTRL_TOG_CMD3_OPCODE_MASK|macro|GIS_CH0_CTRL_TOG_CMD3_OPCODE_MASK
DECL|GIS_CH0_CTRL_TOG_CMD3_OPCODE_SHIFT|macro|GIS_CH0_CTRL_TOG_CMD3_OPCODE_SHIFT
DECL|GIS_CH0_CTRL_TOG_CMD3_OPCODE|macro|GIS_CH0_CTRL_TOG_CMD3_OPCODE
DECL|GIS_CH0_CTRL_TOG_REG|macro|GIS_CH0_CTRL_TOG_REG
DECL|GIS_CH0_CTRL_TOG|macro|GIS_CH0_CTRL_TOG
DECL|GIS_CH0_CTRL|macro|GIS_CH0_CTRL
DECL|GIS_CH0_DATA0_DATA_MASK|macro|GIS_CH0_DATA0_DATA_MASK
DECL|GIS_CH0_DATA0_DATA_SHIFT|macro|GIS_CH0_DATA0_DATA_SHIFT
DECL|GIS_CH0_DATA0_DATA|macro|GIS_CH0_DATA0_DATA
DECL|GIS_CH0_DATA0_REG|macro|GIS_CH0_DATA0_REG
DECL|GIS_CH0_DATA0|macro|GIS_CH0_DATA0
DECL|GIS_CH0_DATA1_DATA_MASK|macro|GIS_CH0_DATA1_DATA_MASK
DECL|GIS_CH0_DATA1_DATA_SHIFT|macro|GIS_CH0_DATA1_DATA_SHIFT
DECL|GIS_CH0_DATA1_DATA|macro|GIS_CH0_DATA1_DATA
DECL|GIS_CH0_DATA1_REG|macro|GIS_CH0_DATA1_REG
DECL|GIS_CH0_DATA1|macro|GIS_CH0_DATA1
DECL|GIS_CH0_DATA2_DATA_MASK|macro|GIS_CH0_DATA2_DATA_MASK
DECL|GIS_CH0_DATA2_DATA_SHIFT|macro|GIS_CH0_DATA2_DATA_SHIFT
DECL|GIS_CH0_DATA2_DATA|macro|GIS_CH0_DATA2_DATA
DECL|GIS_CH0_DATA2_REG|macro|GIS_CH0_DATA2_REG
DECL|GIS_CH0_DATA2|macro|GIS_CH0_DATA2
DECL|GIS_CH0_DATA3_DATA_MASK|macro|GIS_CH0_DATA3_DATA_MASK
DECL|GIS_CH0_DATA3_DATA_SHIFT|macro|GIS_CH0_DATA3_DATA_SHIFT
DECL|GIS_CH0_DATA3_DATA|macro|GIS_CH0_DATA3_DATA
DECL|GIS_CH0_DATA3_REG|macro|GIS_CH0_DATA3_REG
DECL|GIS_CH0_DATA3|macro|GIS_CH0_DATA3
DECL|GIS_CH1_ADDR0_ADDR_MASK|macro|GIS_CH1_ADDR0_ADDR_MASK
DECL|GIS_CH1_ADDR0_ADDR_SHIFT|macro|GIS_CH1_ADDR0_ADDR_SHIFT
DECL|GIS_CH1_ADDR0_ADDR|macro|GIS_CH1_ADDR0_ADDR
DECL|GIS_CH1_ADDR0_CLR_ADDR_MASK|macro|GIS_CH1_ADDR0_CLR_ADDR_MASK
DECL|GIS_CH1_ADDR0_CLR_ADDR_SHIFT|macro|GIS_CH1_ADDR0_CLR_ADDR_SHIFT
DECL|GIS_CH1_ADDR0_CLR_ADDR|macro|GIS_CH1_ADDR0_CLR_ADDR
DECL|GIS_CH1_ADDR0_CLR_CSI0_SEL_MASK|macro|GIS_CH1_ADDR0_CLR_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR0_CLR_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR0_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_CLR_CSI1_SEL_MASK|macro|GIS_CH1_ADDR0_CLR_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR0_CLR_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR0_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_CLR_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR0_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR0_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR0_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_CLR_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR0_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR0_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR0_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_CLR_PXP_SEL_MASK|macro|GIS_CH1_ADDR0_CLR_PXP_SEL_MASK
DECL|GIS_CH1_ADDR0_CLR_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR0_CLR_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR0_CLR_REG|macro|GIS_CH1_ADDR0_CLR_REG
DECL|GIS_CH1_ADDR0_CLR|macro|GIS_CH1_ADDR0_CLR
DECL|GIS_CH1_ADDR0_CSI0_SEL_MASK|macro|GIS_CH1_ADDR0_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR0_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR0_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_CSI1_SEL_MASK|macro|GIS_CH1_ADDR0_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR0_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR0_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR0_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR0_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR0_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR0_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR0_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR0_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_PXP_SEL_MASK|macro|GIS_CH1_ADDR0_PXP_SEL_MASK
DECL|GIS_CH1_ADDR0_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR0_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR0_REG|macro|GIS_CH1_ADDR0_REG
DECL|GIS_CH1_ADDR0_SET_ADDR_MASK|macro|GIS_CH1_ADDR0_SET_ADDR_MASK
DECL|GIS_CH1_ADDR0_SET_ADDR_SHIFT|macro|GIS_CH1_ADDR0_SET_ADDR_SHIFT
DECL|GIS_CH1_ADDR0_SET_ADDR|macro|GIS_CH1_ADDR0_SET_ADDR
DECL|GIS_CH1_ADDR0_SET_CSI0_SEL_MASK|macro|GIS_CH1_ADDR0_SET_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR0_SET_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR0_SET_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_SET_CSI1_SEL_MASK|macro|GIS_CH1_ADDR0_SET_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR0_SET_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR0_SET_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_SET_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR0_SET_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR0_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR0_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_SET_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR0_SET_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR0_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR0_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_SET_PXP_SEL_MASK|macro|GIS_CH1_ADDR0_SET_PXP_SEL_MASK
DECL|GIS_CH1_ADDR0_SET_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR0_SET_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR0_SET_REG|macro|GIS_CH1_ADDR0_SET_REG
DECL|GIS_CH1_ADDR0_SET|macro|GIS_CH1_ADDR0_SET
DECL|GIS_CH1_ADDR0_TOG_ADDR_MASK|macro|GIS_CH1_ADDR0_TOG_ADDR_MASK
DECL|GIS_CH1_ADDR0_TOG_ADDR_SHIFT|macro|GIS_CH1_ADDR0_TOG_ADDR_SHIFT
DECL|GIS_CH1_ADDR0_TOG_ADDR|macro|GIS_CH1_ADDR0_TOG_ADDR
DECL|GIS_CH1_ADDR0_TOG_CSI0_SEL_MASK|macro|GIS_CH1_ADDR0_TOG_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR0_TOG_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR0_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_TOG_CSI1_SEL_MASK|macro|GIS_CH1_ADDR0_TOG_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR0_TOG_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR0_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_TOG_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR0_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR0_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR0_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR0_TOG_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR0_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR0_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR0_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR0_TOG_PXP_SEL_MASK|macro|GIS_CH1_ADDR0_TOG_PXP_SEL_MASK
DECL|GIS_CH1_ADDR0_TOG_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR0_TOG_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR0_TOG_REG|macro|GIS_CH1_ADDR0_TOG_REG
DECL|GIS_CH1_ADDR0_TOG|macro|GIS_CH1_ADDR0_TOG
DECL|GIS_CH1_ADDR0|macro|GIS_CH1_ADDR0
DECL|GIS_CH1_ADDR1_ADDR_MASK|macro|GIS_CH1_ADDR1_ADDR_MASK
DECL|GIS_CH1_ADDR1_ADDR_SHIFT|macro|GIS_CH1_ADDR1_ADDR_SHIFT
DECL|GIS_CH1_ADDR1_ADDR|macro|GIS_CH1_ADDR1_ADDR
DECL|GIS_CH1_ADDR1_CLR_ADDR_MASK|macro|GIS_CH1_ADDR1_CLR_ADDR_MASK
DECL|GIS_CH1_ADDR1_CLR_ADDR_SHIFT|macro|GIS_CH1_ADDR1_CLR_ADDR_SHIFT
DECL|GIS_CH1_ADDR1_CLR_ADDR|macro|GIS_CH1_ADDR1_CLR_ADDR
DECL|GIS_CH1_ADDR1_CLR_CSI0_SEL_MASK|macro|GIS_CH1_ADDR1_CLR_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR1_CLR_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR1_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_CLR_CSI1_SEL_MASK|macro|GIS_CH1_ADDR1_CLR_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR1_CLR_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR1_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_CLR_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR1_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR1_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR1_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_CLR_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR1_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR1_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR1_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_CLR_PXP_SEL_MASK|macro|GIS_CH1_ADDR1_CLR_PXP_SEL_MASK
DECL|GIS_CH1_ADDR1_CLR_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR1_CLR_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR1_CLR_REG|macro|GIS_CH1_ADDR1_CLR_REG
DECL|GIS_CH1_ADDR1_CLR|macro|GIS_CH1_ADDR1_CLR
DECL|GIS_CH1_ADDR1_CSI0_SEL_MASK|macro|GIS_CH1_ADDR1_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR1_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR1_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_CSI1_SEL_MASK|macro|GIS_CH1_ADDR1_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR1_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR1_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR1_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR1_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR1_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR1_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR1_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR1_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_PXP_SEL_MASK|macro|GIS_CH1_ADDR1_PXP_SEL_MASK
DECL|GIS_CH1_ADDR1_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR1_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR1_REG|macro|GIS_CH1_ADDR1_REG
DECL|GIS_CH1_ADDR1_SET_ADDR_MASK|macro|GIS_CH1_ADDR1_SET_ADDR_MASK
DECL|GIS_CH1_ADDR1_SET_ADDR_SHIFT|macro|GIS_CH1_ADDR1_SET_ADDR_SHIFT
DECL|GIS_CH1_ADDR1_SET_ADDR|macro|GIS_CH1_ADDR1_SET_ADDR
DECL|GIS_CH1_ADDR1_SET_CSI0_SEL_MASK|macro|GIS_CH1_ADDR1_SET_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR1_SET_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR1_SET_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_SET_CSI1_SEL_MASK|macro|GIS_CH1_ADDR1_SET_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR1_SET_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR1_SET_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_SET_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR1_SET_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR1_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR1_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_SET_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR1_SET_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR1_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR1_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_SET_PXP_SEL_MASK|macro|GIS_CH1_ADDR1_SET_PXP_SEL_MASK
DECL|GIS_CH1_ADDR1_SET_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR1_SET_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR1_SET_REG|macro|GIS_CH1_ADDR1_SET_REG
DECL|GIS_CH1_ADDR1_SET|macro|GIS_CH1_ADDR1_SET
DECL|GIS_CH1_ADDR1_TOG_ADDR_MASK|macro|GIS_CH1_ADDR1_TOG_ADDR_MASK
DECL|GIS_CH1_ADDR1_TOG_ADDR_SHIFT|macro|GIS_CH1_ADDR1_TOG_ADDR_SHIFT
DECL|GIS_CH1_ADDR1_TOG_ADDR|macro|GIS_CH1_ADDR1_TOG_ADDR
DECL|GIS_CH1_ADDR1_TOG_CSI0_SEL_MASK|macro|GIS_CH1_ADDR1_TOG_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR1_TOG_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR1_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_TOG_CSI1_SEL_MASK|macro|GIS_CH1_ADDR1_TOG_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR1_TOG_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR1_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_TOG_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR1_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR1_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR1_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR1_TOG_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR1_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR1_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR1_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR1_TOG_PXP_SEL_MASK|macro|GIS_CH1_ADDR1_TOG_PXP_SEL_MASK
DECL|GIS_CH1_ADDR1_TOG_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR1_TOG_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR1_TOG_REG|macro|GIS_CH1_ADDR1_TOG_REG
DECL|GIS_CH1_ADDR1_TOG|macro|GIS_CH1_ADDR1_TOG
DECL|GIS_CH1_ADDR1|macro|GIS_CH1_ADDR1
DECL|GIS_CH1_ADDR2_ADDR_MASK|macro|GIS_CH1_ADDR2_ADDR_MASK
DECL|GIS_CH1_ADDR2_ADDR_SHIFT|macro|GIS_CH1_ADDR2_ADDR_SHIFT
DECL|GIS_CH1_ADDR2_ADDR|macro|GIS_CH1_ADDR2_ADDR
DECL|GIS_CH1_ADDR2_CLR_ADDR_MASK|macro|GIS_CH1_ADDR2_CLR_ADDR_MASK
DECL|GIS_CH1_ADDR2_CLR_ADDR_SHIFT|macro|GIS_CH1_ADDR2_CLR_ADDR_SHIFT
DECL|GIS_CH1_ADDR2_CLR_ADDR|macro|GIS_CH1_ADDR2_CLR_ADDR
DECL|GIS_CH1_ADDR2_CLR_CSI0_SEL_MASK|macro|GIS_CH1_ADDR2_CLR_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR2_CLR_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR2_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_CLR_CSI1_SEL_MASK|macro|GIS_CH1_ADDR2_CLR_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR2_CLR_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR2_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_CLR_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR2_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR2_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR2_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_CLR_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR2_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR2_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR2_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_CLR_PXP_SEL_MASK|macro|GIS_CH1_ADDR2_CLR_PXP_SEL_MASK
DECL|GIS_CH1_ADDR2_CLR_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR2_CLR_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR2_CLR_REG|macro|GIS_CH1_ADDR2_CLR_REG
DECL|GIS_CH1_ADDR2_CLR|macro|GIS_CH1_ADDR2_CLR
DECL|GIS_CH1_ADDR2_CSI0_SEL_MASK|macro|GIS_CH1_ADDR2_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR2_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR2_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_CSI1_SEL_MASK|macro|GIS_CH1_ADDR2_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR2_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR2_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR2_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR2_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR2_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR2_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR2_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR2_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_PXP_SEL_MASK|macro|GIS_CH1_ADDR2_PXP_SEL_MASK
DECL|GIS_CH1_ADDR2_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR2_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR2_REG|macro|GIS_CH1_ADDR2_REG
DECL|GIS_CH1_ADDR2_SET_ADDR_MASK|macro|GIS_CH1_ADDR2_SET_ADDR_MASK
DECL|GIS_CH1_ADDR2_SET_ADDR_SHIFT|macro|GIS_CH1_ADDR2_SET_ADDR_SHIFT
DECL|GIS_CH1_ADDR2_SET_ADDR|macro|GIS_CH1_ADDR2_SET_ADDR
DECL|GIS_CH1_ADDR2_SET_CSI0_SEL_MASK|macro|GIS_CH1_ADDR2_SET_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR2_SET_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR2_SET_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_SET_CSI1_SEL_MASK|macro|GIS_CH1_ADDR2_SET_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR2_SET_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR2_SET_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_SET_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR2_SET_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR2_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR2_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_SET_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR2_SET_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR2_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR2_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_SET_PXP_SEL_MASK|macro|GIS_CH1_ADDR2_SET_PXP_SEL_MASK
DECL|GIS_CH1_ADDR2_SET_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR2_SET_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR2_SET_REG|macro|GIS_CH1_ADDR2_SET_REG
DECL|GIS_CH1_ADDR2_SET|macro|GIS_CH1_ADDR2_SET
DECL|GIS_CH1_ADDR2_TOG_ADDR_MASK|macro|GIS_CH1_ADDR2_TOG_ADDR_MASK
DECL|GIS_CH1_ADDR2_TOG_ADDR_SHIFT|macro|GIS_CH1_ADDR2_TOG_ADDR_SHIFT
DECL|GIS_CH1_ADDR2_TOG_ADDR|macro|GIS_CH1_ADDR2_TOG_ADDR
DECL|GIS_CH1_ADDR2_TOG_CSI0_SEL_MASK|macro|GIS_CH1_ADDR2_TOG_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR2_TOG_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR2_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_TOG_CSI1_SEL_MASK|macro|GIS_CH1_ADDR2_TOG_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR2_TOG_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR2_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_TOG_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR2_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR2_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR2_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR2_TOG_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR2_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR2_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR2_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR2_TOG_PXP_SEL_MASK|macro|GIS_CH1_ADDR2_TOG_PXP_SEL_MASK
DECL|GIS_CH1_ADDR2_TOG_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR2_TOG_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR2_TOG_REG|macro|GIS_CH1_ADDR2_TOG_REG
DECL|GIS_CH1_ADDR2_TOG|macro|GIS_CH1_ADDR2_TOG
DECL|GIS_CH1_ADDR2|macro|GIS_CH1_ADDR2
DECL|GIS_CH1_ADDR3_ADDR_MASK|macro|GIS_CH1_ADDR3_ADDR_MASK
DECL|GIS_CH1_ADDR3_ADDR_SHIFT|macro|GIS_CH1_ADDR3_ADDR_SHIFT
DECL|GIS_CH1_ADDR3_ADDR|macro|GIS_CH1_ADDR3_ADDR
DECL|GIS_CH1_ADDR3_CLR_ADDR_MASK|macro|GIS_CH1_ADDR3_CLR_ADDR_MASK
DECL|GIS_CH1_ADDR3_CLR_ADDR_SHIFT|macro|GIS_CH1_ADDR3_CLR_ADDR_SHIFT
DECL|GIS_CH1_ADDR3_CLR_ADDR|macro|GIS_CH1_ADDR3_CLR_ADDR
DECL|GIS_CH1_ADDR3_CLR_CSI0_SEL_MASK|macro|GIS_CH1_ADDR3_CLR_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR3_CLR_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR3_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_CLR_CSI1_SEL_MASK|macro|GIS_CH1_ADDR3_CLR_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR3_CLR_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR3_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_CLR_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR3_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR3_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR3_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_CLR_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR3_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR3_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR3_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_CLR_PXP_SEL_MASK|macro|GIS_CH1_ADDR3_CLR_PXP_SEL_MASK
DECL|GIS_CH1_ADDR3_CLR_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR3_CLR_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR3_CLR_REG|macro|GIS_CH1_ADDR3_CLR_REG
DECL|GIS_CH1_ADDR3_CLR|macro|GIS_CH1_ADDR3_CLR
DECL|GIS_CH1_ADDR3_CSI0_SEL_MASK|macro|GIS_CH1_ADDR3_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR3_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR3_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_CSI1_SEL_MASK|macro|GIS_CH1_ADDR3_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR3_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR3_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR3_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR3_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR3_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR3_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR3_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR3_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_PXP_SEL_MASK|macro|GIS_CH1_ADDR3_PXP_SEL_MASK
DECL|GIS_CH1_ADDR3_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR3_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR3_REG|macro|GIS_CH1_ADDR3_REG
DECL|GIS_CH1_ADDR3_SET_ADDR_MASK|macro|GIS_CH1_ADDR3_SET_ADDR_MASK
DECL|GIS_CH1_ADDR3_SET_ADDR_SHIFT|macro|GIS_CH1_ADDR3_SET_ADDR_SHIFT
DECL|GIS_CH1_ADDR3_SET_ADDR|macro|GIS_CH1_ADDR3_SET_ADDR
DECL|GIS_CH1_ADDR3_SET_CSI0_SEL_MASK|macro|GIS_CH1_ADDR3_SET_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR3_SET_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR3_SET_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_SET_CSI1_SEL_MASK|macro|GIS_CH1_ADDR3_SET_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR3_SET_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR3_SET_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_SET_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR3_SET_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR3_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR3_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_SET_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR3_SET_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR3_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR3_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_SET_PXP_SEL_MASK|macro|GIS_CH1_ADDR3_SET_PXP_SEL_MASK
DECL|GIS_CH1_ADDR3_SET_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR3_SET_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR3_SET_REG|macro|GIS_CH1_ADDR3_SET_REG
DECL|GIS_CH1_ADDR3_SET|macro|GIS_CH1_ADDR3_SET
DECL|GIS_CH1_ADDR3_TOG_ADDR_MASK|macro|GIS_CH1_ADDR3_TOG_ADDR_MASK
DECL|GIS_CH1_ADDR3_TOG_ADDR_SHIFT|macro|GIS_CH1_ADDR3_TOG_ADDR_SHIFT
DECL|GIS_CH1_ADDR3_TOG_ADDR|macro|GIS_CH1_ADDR3_TOG_ADDR
DECL|GIS_CH1_ADDR3_TOG_CSI0_SEL_MASK|macro|GIS_CH1_ADDR3_TOG_CSI0_SEL_MASK
DECL|GIS_CH1_ADDR3_TOG_CSI0_SEL_SHIFT|macro|GIS_CH1_ADDR3_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_TOG_CSI1_SEL_MASK|macro|GIS_CH1_ADDR3_TOG_CSI1_SEL_MASK
DECL|GIS_CH1_ADDR3_TOG_CSI1_SEL_SHIFT|macro|GIS_CH1_ADDR3_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_TOG_LCDIF0_SEL_MASK|macro|GIS_CH1_ADDR3_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH1_ADDR3_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH1_ADDR3_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH1_ADDR3_TOG_LCDIF1_SEL_MASK|macro|GIS_CH1_ADDR3_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH1_ADDR3_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH1_ADDR3_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH1_ADDR3_TOG_PXP_SEL_MASK|macro|GIS_CH1_ADDR3_TOG_PXP_SEL_MASK
DECL|GIS_CH1_ADDR3_TOG_PXP_SEL_SHIFT|macro|GIS_CH1_ADDR3_TOG_PXP_SEL_SHIFT
DECL|GIS_CH1_ADDR3_TOG_REG|macro|GIS_CH1_ADDR3_TOG_REG
DECL|GIS_CH1_ADDR3_TOG|macro|GIS_CH1_ADDR3_TOG
DECL|GIS_CH1_ADDR3|macro|GIS_CH1_ADDR3
DECL|GIS_CH1_CTRL_CLR_CMD0_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CLR_CMD0_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CLR_CMD0_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD0_ALU_MASK|macro|GIS_CH1_CTRL_CLR_CMD0_ALU_MASK
DECL|GIS_CH1_CTRL_CLR_CMD0_ALU_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD0_ALU_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD0_ALU|macro|GIS_CH1_CTRL_CLR_CMD0_ALU
DECL|GIS_CH1_CTRL_CLR_CMD0_OPCODE_MASK|macro|GIS_CH1_CTRL_CLR_CMD0_OPCODE_MASK
DECL|GIS_CH1_CTRL_CLR_CMD0_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD0_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD0_OPCODE|macro|GIS_CH1_CTRL_CLR_CMD0_OPCODE
DECL|GIS_CH1_CTRL_CLR_CMD1_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CLR_CMD1_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CLR_CMD1_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD1_ALU_MASK|macro|GIS_CH1_CTRL_CLR_CMD1_ALU_MASK
DECL|GIS_CH1_CTRL_CLR_CMD1_ALU_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD1_ALU_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD1_ALU|macro|GIS_CH1_CTRL_CLR_CMD1_ALU
DECL|GIS_CH1_CTRL_CLR_CMD1_OPCODE_MASK|macro|GIS_CH1_CTRL_CLR_CMD1_OPCODE_MASK
DECL|GIS_CH1_CTRL_CLR_CMD1_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD1_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD1_OPCODE|macro|GIS_CH1_CTRL_CLR_CMD1_OPCODE
DECL|GIS_CH1_CTRL_CLR_CMD2_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CLR_CMD2_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CLR_CMD2_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD2_ALU_MASK|macro|GIS_CH1_CTRL_CLR_CMD2_ALU_MASK
DECL|GIS_CH1_CTRL_CLR_CMD2_ALU_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD2_ALU_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD2_ALU|macro|GIS_CH1_CTRL_CLR_CMD2_ALU
DECL|GIS_CH1_CTRL_CLR_CMD2_OPCODE_MASK|macro|GIS_CH1_CTRL_CLR_CMD2_OPCODE_MASK
DECL|GIS_CH1_CTRL_CLR_CMD2_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD2_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD2_OPCODE|macro|GIS_CH1_CTRL_CLR_CMD2_OPCODE
DECL|GIS_CH1_CTRL_CLR_CMD3_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CLR_CMD3_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CLR_CMD3_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD3_ALU_MASK|macro|GIS_CH1_CTRL_CLR_CMD3_ALU_MASK
DECL|GIS_CH1_CTRL_CLR_CMD3_ALU_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD3_ALU_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD3_ALU|macro|GIS_CH1_CTRL_CLR_CMD3_ALU
DECL|GIS_CH1_CTRL_CLR_CMD3_OPCODE_MASK|macro|GIS_CH1_CTRL_CLR_CMD3_OPCODE_MASK
DECL|GIS_CH1_CTRL_CLR_CMD3_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CLR_CMD3_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CLR_CMD3_OPCODE|macro|GIS_CH1_CTRL_CLR_CMD3_OPCODE
DECL|GIS_CH1_CTRL_CLR_REG|macro|GIS_CH1_CTRL_CLR_REG
DECL|GIS_CH1_CTRL_CLR|macro|GIS_CH1_CTRL_CLR
DECL|GIS_CH1_CTRL_CMD0_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CMD0_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CMD0_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CMD0_ALU_MASK|macro|GIS_CH1_CTRL_CMD0_ALU_MASK
DECL|GIS_CH1_CTRL_CMD0_ALU_SHIFT|macro|GIS_CH1_CTRL_CMD0_ALU_SHIFT
DECL|GIS_CH1_CTRL_CMD0_ALU|macro|GIS_CH1_CTRL_CMD0_ALU
DECL|GIS_CH1_CTRL_CMD0_OPCODE_MASK|macro|GIS_CH1_CTRL_CMD0_OPCODE_MASK
DECL|GIS_CH1_CTRL_CMD0_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CMD0_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CMD0_OPCODE|macro|GIS_CH1_CTRL_CMD0_OPCODE
DECL|GIS_CH1_CTRL_CMD1_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CMD1_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CMD1_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CMD1_ALU_MASK|macro|GIS_CH1_CTRL_CMD1_ALU_MASK
DECL|GIS_CH1_CTRL_CMD1_ALU_SHIFT|macro|GIS_CH1_CTRL_CMD1_ALU_SHIFT
DECL|GIS_CH1_CTRL_CMD1_ALU|macro|GIS_CH1_CTRL_CMD1_ALU
DECL|GIS_CH1_CTRL_CMD1_OPCODE_MASK|macro|GIS_CH1_CTRL_CMD1_OPCODE_MASK
DECL|GIS_CH1_CTRL_CMD1_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CMD1_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CMD1_OPCODE|macro|GIS_CH1_CTRL_CMD1_OPCODE
DECL|GIS_CH1_CTRL_CMD2_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CMD2_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CMD2_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CMD2_ALU_MASK|macro|GIS_CH1_CTRL_CMD2_ALU_MASK
DECL|GIS_CH1_CTRL_CMD2_ALU_SHIFT|macro|GIS_CH1_CTRL_CMD2_ALU_SHIFT
DECL|GIS_CH1_CTRL_CMD2_ALU|macro|GIS_CH1_CTRL_CMD2_ALU
DECL|GIS_CH1_CTRL_CMD2_OPCODE_MASK|macro|GIS_CH1_CTRL_CMD2_OPCODE_MASK
DECL|GIS_CH1_CTRL_CMD2_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CMD2_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CMD2_OPCODE|macro|GIS_CH1_CTRL_CMD2_OPCODE
DECL|GIS_CH1_CTRL_CMD3_ACC_NEG_MASK|macro|GIS_CH1_CTRL_CMD3_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_CMD3_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_CMD3_ALU_MASK|macro|GIS_CH1_CTRL_CMD3_ALU_MASK
DECL|GIS_CH1_CTRL_CMD3_ALU_SHIFT|macro|GIS_CH1_CTRL_CMD3_ALU_SHIFT
DECL|GIS_CH1_CTRL_CMD3_ALU|macro|GIS_CH1_CTRL_CMD3_ALU
DECL|GIS_CH1_CTRL_CMD3_OPCODE_MASK|macro|GIS_CH1_CTRL_CMD3_OPCODE_MASK
DECL|GIS_CH1_CTRL_CMD3_OPCODE_SHIFT|macro|GIS_CH1_CTRL_CMD3_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_CMD3_OPCODE|macro|GIS_CH1_CTRL_CMD3_OPCODE
DECL|GIS_CH1_CTRL_REG|macro|GIS_CH1_CTRL_REG
DECL|GIS_CH1_CTRL_SET_CMD0_ACC_NEG_MASK|macro|GIS_CH1_CTRL_SET_CMD0_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_SET_CMD0_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_SET_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD0_ALU_MASK|macro|GIS_CH1_CTRL_SET_CMD0_ALU_MASK
DECL|GIS_CH1_CTRL_SET_CMD0_ALU_SHIFT|macro|GIS_CH1_CTRL_SET_CMD0_ALU_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD0_ALU|macro|GIS_CH1_CTRL_SET_CMD0_ALU
DECL|GIS_CH1_CTRL_SET_CMD0_OPCODE_MASK|macro|GIS_CH1_CTRL_SET_CMD0_OPCODE_MASK
DECL|GIS_CH1_CTRL_SET_CMD0_OPCODE_SHIFT|macro|GIS_CH1_CTRL_SET_CMD0_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD0_OPCODE|macro|GIS_CH1_CTRL_SET_CMD0_OPCODE
DECL|GIS_CH1_CTRL_SET_CMD1_ACC_NEG_MASK|macro|GIS_CH1_CTRL_SET_CMD1_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_SET_CMD1_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_SET_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD1_ALU_MASK|macro|GIS_CH1_CTRL_SET_CMD1_ALU_MASK
DECL|GIS_CH1_CTRL_SET_CMD1_ALU_SHIFT|macro|GIS_CH1_CTRL_SET_CMD1_ALU_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD1_ALU|macro|GIS_CH1_CTRL_SET_CMD1_ALU
DECL|GIS_CH1_CTRL_SET_CMD1_OPCODE_MASK|macro|GIS_CH1_CTRL_SET_CMD1_OPCODE_MASK
DECL|GIS_CH1_CTRL_SET_CMD1_OPCODE_SHIFT|macro|GIS_CH1_CTRL_SET_CMD1_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD1_OPCODE|macro|GIS_CH1_CTRL_SET_CMD1_OPCODE
DECL|GIS_CH1_CTRL_SET_CMD2_ACC_NEG_MASK|macro|GIS_CH1_CTRL_SET_CMD2_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_SET_CMD2_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_SET_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD2_ALU_MASK|macro|GIS_CH1_CTRL_SET_CMD2_ALU_MASK
DECL|GIS_CH1_CTRL_SET_CMD2_ALU_SHIFT|macro|GIS_CH1_CTRL_SET_CMD2_ALU_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD2_ALU|macro|GIS_CH1_CTRL_SET_CMD2_ALU
DECL|GIS_CH1_CTRL_SET_CMD2_OPCODE_MASK|macro|GIS_CH1_CTRL_SET_CMD2_OPCODE_MASK
DECL|GIS_CH1_CTRL_SET_CMD2_OPCODE_SHIFT|macro|GIS_CH1_CTRL_SET_CMD2_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD2_OPCODE|macro|GIS_CH1_CTRL_SET_CMD2_OPCODE
DECL|GIS_CH1_CTRL_SET_CMD3_ACC_NEG_MASK|macro|GIS_CH1_CTRL_SET_CMD3_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_SET_CMD3_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_SET_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD3_ALU_MASK|macro|GIS_CH1_CTRL_SET_CMD3_ALU_MASK
DECL|GIS_CH1_CTRL_SET_CMD3_ALU_SHIFT|macro|GIS_CH1_CTRL_SET_CMD3_ALU_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD3_ALU|macro|GIS_CH1_CTRL_SET_CMD3_ALU
DECL|GIS_CH1_CTRL_SET_CMD3_OPCODE_MASK|macro|GIS_CH1_CTRL_SET_CMD3_OPCODE_MASK
DECL|GIS_CH1_CTRL_SET_CMD3_OPCODE_SHIFT|macro|GIS_CH1_CTRL_SET_CMD3_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_SET_CMD3_OPCODE|macro|GIS_CH1_CTRL_SET_CMD3_OPCODE
DECL|GIS_CH1_CTRL_SET_REG|macro|GIS_CH1_CTRL_SET_REG
DECL|GIS_CH1_CTRL_SET|macro|GIS_CH1_CTRL_SET
DECL|GIS_CH1_CTRL_TOG_CMD0_ACC_NEG_MASK|macro|GIS_CH1_CTRL_TOG_CMD0_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_TOG_CMD0_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD0_ALU_MASK|macro|GIS_CH1_CTRL_TOG_CMD0_ALU_MASK
DECL|GIS_CH1_CTRL_TOG_CMD0_ALU_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD0_ALU_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD0_ALU|macro|GIS_CH1_CTRL_TOG_CMD0_ALU
DECL|GIS_CH1_CTRL_TOG_CMD0_OPCODE_MASK|macro|GIS_CH1_CTRL_TOG_CMD0_OPCODE_MASK
DECL|GIS_CH1_CTRL_TOG_CMD0_OPCODE_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD0_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD0_OPCODE|macro|GIS_CH1_CTRL_TOG_CMD0_OPCODE
DECL|GIS_CH1_CTRL_TOG_CMD1_ACC_NEG_MASK|macro|GIS_CH1_CTRL_TOG_CMD1_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_TOG_CMD1_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD1_ALU_MASK|macro|GIS_CH1_CTRL_TOG_CMD1_ALU_MASK
DECL|GIS_CH1_CTRL_TOG_CMD1_ALU_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD1_ALU_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD1_ALU|macro|GIS_CH1_CTRL_TOG_CMD1_ALU
DECL|GIS_CH1_CTRL_TOG_CMD1_OPCODE_MASK|macro|GIS_CH1_CTRL_TOG_CMD1_OPCODE_MASK
DECL|GIS_CH1_CTRL_TOG_CMD1_OPCODE_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD1_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD1_OPCODE|macro|GIS_CH1_CTRL_TOG_CMD1_OPCODE
DECL|GIS_CH1_CTRL_TOG_CMD2_ACC_NEG_MASK|macro|GIS_CH1_CTRL_TOG_CMD2_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_TOG_CMD2_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD2_ALU_MASK|macro|GIS_CH1_CTRL_TOG_CMD2_ALU_MASK
DECL|GIS_CH1_CTRL_TOG_CMD2_ALU_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD2_ALU_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD2_ALU|macro|GIS_CH1_CTRL_TOG_CMD2_ALU
DECL|GIS_CH1_CTRL_TOG_CMD2_OPCODE_MASK|macro|GIS_CH1_CTRL_TOG_CMD2_OPCODE_MASK
DECL|GIS_CH1_CTRL_TOG_CMD2_OPCODE_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD2_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD2_OPCODE|macro|GIS_CH1_CTRL_TOG_CMD2_OPCODE
DECL|GIS_CH1_CTRL_TOG_CMD3_ACC_NEG_MASK|macro|GIS_CH1_CTRL_TOG_CMD3_ACC_NEG_MASK
DECL|GIS_CH1_CTRL_TOG_CMD3_ACC_NEG_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD3_ALU_MASK|macro|GIS_CH1_CTRL_TOG_CMD3_ALU_MASK
DECL|GIS_CH1_CTRL_TOG_CMD3_ALU_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD3_ALU_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD3_ALU|macro|GIS_CH1_CTRL_TOG_CMD3_ALU
DECL|GIS_CH1_CTRL_TOG_CMD3_OPCODE_MASK|macro|GIS_CH1_CTRL_TOG_CMD3_OPCODE_MASK
DECL|GIS_CH1_CTRL_TOG_CMD3_OPCODE_SHIFT|macro|GIS_CH1_CTRL_TOG_CMD3_OPCODE_SHIFT
DECL|GIS_CH1_CTRL_TOG_CMD3_OPCODE|macro|GIS_CH1_CTRL_TOG_CMD3_OPCODE
DECL|GIS_CH1_CTRL_TOG_REG|macro|GIS_CH1_CTRL_TOG_REG
DECL|GIS_CH1_CTRL_TOG|macro|GIS_CH1_CTRL_TOG
DECL|GIS_CH1_CTRL|macro|GIS_CH1_CTRL
DECL|GIS_CH1_DATA0_DATA_MASK|macro|GIS_CH1_DATA0_DATA_MASK
DECL|GIS_CH1_DATA0_DATA_SHIFT|macro|GIS_CH1_DATA0_DATA_SHIFT
DECL|GIS_CH1_DATA0_DATA|macro|GIS_CH1_DATA0_DATA
DECL|GIS_CH1_DATA0_REG|macro|GIS_CH1_DATA0_REG
DECL|GIS_CH1_DATA0|macro|GIS_CH1_DATA0
DECL|GIS_CH1_DATA1_DATA_MASK|macro|GIS_CH1_DATA1_DATA_MASK
DECL|GIS_CH1_DATA1_DATA_SHIFT|macro|GIS_CH1_DATA1_DATA_SHIFT
DECL|GIS_CH1_DATA1_DATA|macro|GIS_CH1_DATA1_DATA
DECL|GIS_CH1_DATA1_REG|macro|GIS_CH1_DATA1_REG
DECL|GIS_CH1_DATA1|macro|GIS_CH1_DATA1
DECL|GIS_CH1_DATA2_DATA_MASK|macro|GIS_CH1_DATA2_DATA_MASK
DECL|GIS_CH1_DATA2_DATA_SHIFT|macro|GIS_CH1_DATA2_DATA_SHIFT
DECL|GIS_CH1_DATA2_DATA|macro|GIS_CH1_DATA2_DATA
DECL|GIS_CH1_DATA2_REG|macro|GIS_CH1_DATA2_REG
DECL|GIS_CH1_DATA2|macro|GIS_CH1_DATA2
DECL|GIS_CH1_DATA3_DATA_MASK|macro|GIS_CH1_DATA3_DATA_MASK
DECL|GIS_CH1_DATA3_DATA_SHIFT|macro|GIS_CH1_DATA3_DATA_SHIFT
DECL|GIS_CH1_DATA3_DATA|macro|GIS_CH1_DATA3_DATA
DECL|GIS_CH1_DATA3_REG|macro|GIS_CH1_DATA3_REG
DECL|GIS_CH1_DATA3|macro|GIS_CH1_DATA3
DECL|GIS_CH2_ADDR0_ADDR_MASK|macro|GIS_CH2_ADDR0_ADDR_MASK
DECL|GIS_CH2_ADDR0_ADDR_SHIFT|macro|GIS_CH2_ADDR0_ADDR_SHIFT
DECL|GIS_CH2_ADDR0_ADDR|macro|GIS_CH2_ADDR0_ADDR
DECL|GIS_CH2_ADDR0_CLR_ADDR_MASK|macro|GIS_CH2_ADDR0_CLR_ADDR_MASK
DECL|GIS_CH2_ADDR0_CLR_ADDR_SHIFT|macro|GIS_CH2_ADDR0_CLR_ADDR_SHIFT
DECL|GIS_CH2_ADDR0_CLR_ADDR|macro|GIS_CH2_ADDR0_CLR_ADDR
DECL|GIS_CH2_ADDR0_CLR_CSI0_SEL_MASK|macro|GIS_CH2_ADDR0_CLR_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR0_CLR_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR0_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_CLR_CSI1_SEL_MASK|macro|GIS_CH2_ADDR0_CLR_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR0_CLR_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR0_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_CLR_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR0_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR0_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR0_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_CLR_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR0_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR0_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR0_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_CLR_PXP_SEL_MASK|macro|GIS_CH2_ADDR0_CLR_PXP_SEL_MASK
DECL|GIS_CH2_ADDR0_CLR_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR0_CLR_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR0_CLR_REG|macro|GIS_CH2_ADDR0_CLR_REG
DECL|GIS_CH2_ADDR0_CLR|macro|GIS_CH2_ADDR0_CLR
DECL|GIS_CH2_ADDR0_CSI0_SEL_MASK|macro|GIS_CH2_ADDR0_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR0_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR0_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_CSI1_SEL_MASK|macro|GIS_CH2_ADDR0_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR0_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR0_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR0_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR0_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR0_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR0_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR0_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR0_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_PXP_SEL_MASK|macro|GIS_CH2_ADDR0_PXP_SEL_MASK
DECL|GIS_CH2_ADDR0_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR0_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR0_REG|macro|GIS_CH2_ADDR0_REG
DECL|GIS_CH2_ADDR0_SET_ADDR_MASK|macro|GIS_CH2_ADDR0_SET_ADDR_MASK
DECL|GIS_CH2_ADDR0_SET_ADDR_SHIFT|macro|GIS_CH2_ADDR0_SET_ADDR_SHIFT
DECL|GIS_CH2_ADDR0_SET_ADDR|macro|GIS_CH2_ADDR0_SET_ADDR
DECL|GIS_CH2_ADDR0_SET_CSI0_SEL_MASK|macro|GIS_CH2_ADDR0_SET_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR0_SET_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR0_SET_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_SET_CSI1_SEL_MASK|macro|GIS_CH2_ADDR0_SET_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR0_SET_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR0_SET_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_SET_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR0_SET_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR0_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR0_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_SET_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR0_SET_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR0_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR0_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_SET_PXP_SEL_MASK|macro|GIS_CH2_ADDR0_SET_PXP_SEL_MASK
DECL|GIS_CH2_ADDR0_SET_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR0_SET_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR0_SET_REG|macro|GIS_CH2_ADDR0_SET_REG
DECL|GIS_CH2_ADDR0_SET|macro|GIS_CH2_ADDR0_SET
DECL|GIS_CH2_ADDR0_TOG_ADDR_MASK|macro|GIS_CH2_ADDR0_TOG_ADDR_MASK
DECL|GIS_CH2_ADDR0_TOG_ADDR_SHIFT|macro|GIS_CH2_ADDR0_TOG_ADDR_SHIFT
DECL|GIS_CH2_ADDR0_TOG_ADDR|macro|GIS_CH2_ADDR0_TOG_ADDR
DECL|GIS_CH2_ADDR0_TOG_CSI0_SEL_MASK|macro|GIS_CH2_ADDR0_TOG_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR0_TOG_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR0_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_TOG_CSI1_SEL_MASK|macro|GIS_CH2_ADDR0_TOG_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR0_TOG_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR0_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_TOG_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR0_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR0_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR0_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR0_TOG_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR0_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR0_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR0_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR0_TOG_PXP_SEL_MASK|macro|GIS_CH2_ADDR0_TOG_PXP_SEL_MASK
DECL|GIS_CH2_ADDR0_TOG_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR0_TOG_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR0_TOG_REG|macro|GIS_CH2_ADDR0_TOG_REG
DECL|GIS_CH2_ADDR0_TOG|macro|GIS_CH2_ADDR0_TOG
DECL|GIS_CH2_ADDR0|macro|GIS_CH2_ADDR0
DECL|GIS_CH2_ADDR1_ADDR_MASK|macro|GIS_CH2_ADDR1_ADDR_MASK
DECL|GIS_CH2_ADDR1_ADDR_SHIFT|macro|GIS_CH2_ADDR1_ADDR_SHIFT
DECL|GIS_CH2_ADDR1_ADDR|macro|GIS_CH2_ADDR1_ADDR
DECL|GIS_CH2_ADDR1_CLR_ADDR_MASK|macro|GIS_CH2_ADDR1_CLR_ADDR_MASK
DECL|GIS_CH2_ADDR1_CLR_ADDR_SHIFT|macro|GIS_CH2_ADDR1_CLR_ADDR_SHIFT
DECL|GIS_CH2_ADDR1_CLR_ADDR|macro|GIS_CH2_ADDR1_CLR_ADDR
DECL|GIS_CH2_ADDR1_CLR_CSI0_SEL_MASK|macro|GIS_CH2_ADDR1_CLR_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR1_CLR_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR1_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_CLR_CSI1_SEL_MASK|macro|GIS_CH2_ADDR1_CLR_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR1_CLR_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR1_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_CLR_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR1_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR1_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR1_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_CLR_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR1_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR1_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR1_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_CLR_PXP_SEL_MASK|macro|GIS_CH2_ADDR1_CLR_PXP_SEL_MASK
DECL|GIS_CH2_ADDR1_CLR_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR1_CLR_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR1_CLR_REG|macro|GIS_CH2_ADDR1_CLR_REG
DECL|GIS_CH2_ADDR1_CLR|macro|GIS_CH2_ADDR1_CLR
DECL|GIS_CH2_ADDR1_CSI0_SEL_MASK|macro|GIS_CH2_ADDR1_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR1_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR1_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_CSI1_SEL_MASK|macro|GIS_CH2_ADDR1_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR1_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR1_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR1_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR1_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR1_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR1_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR1_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR1_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_PXP_SEL_MASK|macro|GIS_CH2_ADDR1_PXP_SEL_MASK
DECL|GIS_CH2_ADDR1_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR1_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR1_REG|macro|GIS_CH2_ADDR1_REG
DECL|GIS_CH2_ADDR1_SET_ADDR_MASK|macro|GIS_CH2_ADDR1_SET_ADDR_MASK
DECL|GIS_CH2_ADDR1_SET_ADDR_SHIFT|macro|GIS_CH2_ADDR1_SET_ADDR_SHIFT
DECL|GIS_CH2_ADDR1_SET_ADDR|macro|GIS_CH2_ADDR1_SET_ADDR
DECL|GIS_CH2_ADDR1_SET_CSI0_SEL_MASK|macro|GIS_CH2_ADDR1_SET_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR1_SET_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR1_SET_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_SET_CSI1_SEL_MASK|macro|GIS_CH2_ADDR1_SET_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR1_SET_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR1_SET_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_SET_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR1_SET_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR1_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR1_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_SET_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR1_SET_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR1_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR1_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_SET_PXP_SEL_MASK|macro|GIS_CH2_ADDR1_SET_PXP_SEL_MASK
DECL|GIS_CH2_ADDR1_SET_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR1_SET_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR1_SET_REG|macro|GIS_CH2_ADDR1_SET_REG
DECL|GIS_CH2_ADDR1_SET|macro|GIS_CH2_ADDR1_SET
DECL|GIS_CH2_ADDR1_TOG_ADDR_MASK|macro|GIS_CH2_ADDR1_TOG_ADDR_MASK
DECL|GIS_CH2_ADDR1_TOG_ADDR_SHIFT|macro|GIS_CH2_ADDR1_TOG_ADDR_SHIFT
DECL|GIS_CH2_ADDR1_TOG_ADDR|macro|GIS_CH2_ADDR1_TOG_ADDR
DECL|GIS_CH2_ADDR1_TOG_CSI0_SEL_MASK|macro|GIS_CH2_ADDR1_TOG_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR1_TOG_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR1_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_TOG_CSI1_SEL_MASK|macro|GIS_CH2_ADDR1_TOG_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR1_TOG_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR1_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_TOG_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR1_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR1_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR1_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR1_TOG_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR1_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR1_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR1_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR1_TOG_PXP_SEL_MASK|macro|GIS_CH2_ADDR1_TOG_PXP_SEL_MASK
DECL|GIS_CH2_ADDR1_TOG_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR1_TOG_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR1_TOG_REG|macro|GIS_CH2_ADDR1_TOG_REG
DECL|GIS_CH2_ADDR1_TOG|macro|GIS_CH2_ADDR1_TOG
DECL|GIS_CH2_ADDR1|macro|GIS_CH2_ADDR1
DECL|GIS_CH2_ADDR2_ADDR_MASK|macro|GIS_CH2_ADDR2_ADDR_MASK
DECL|GIS_CH2_ADDR2_ADDR_SHIFT|macro|GIS_CH2_ADDR2_ADDR_SHIFT
DECL|GIS_CH2_ADDR2_ADDR|macro|GIS_CH2_ADDR2_ADDR
DECL|GIS_CH2_ADDR2_CLR_ADDR_MASK|macro|GIS_CH2_ADDR2_CLR_ADDR_MASK
DECL|GIS_CH2_ADDR2_CLR_ADDR_SHIFT|macro|GIS_CH2_ADDR2_CLR_ADDR_SHIFT
DECL|GIS_CH2_ADDR2_CLR_ADDR|macro|GIS_CH2_ADDR2_CLR_ADDR
DECL|GIS_CH2_ADDR2_CLR_CSI0_SEL_MASK|macro|GIS_CH2_ADDR2_CLR_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR2_CLR_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR2_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_CLR_CSI1_SEL_MASK|macro|GIS_CH2_ADDR2_CLR_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR2_CLR_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR2_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_CLR_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR2_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR2_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR2_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_CLR_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR2_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR2_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR2_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_CLR_PXP_SEL_MASK|macro|GIS_CH2_ADDR2_CLR_PXP_SEL_MASK
DECL|GIS_CH2_ADDR2_CLR_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR2_CLR_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR2_CLR_REG|macro|GIS_CH2_ADDR2_CLR_REG
DECL|GIS_CH2_ADDR2_CLR|macro|GIS_CH2_ADDR2_CLR
DECL|GIS_CH2_ADDR2_CSI0_SEL_MASK|macro|GIS_CH2_ADDR2_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR2_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR2_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_CSI1_SEL_MASK|macro|GIS_CH2_ADDR2_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR2_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR2_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR2_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR2_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR2_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR2_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR2_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR2_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_PXP_SEL_MASK|macro|GIS_CH2_ADDR2_PXP_SEL_MASK
DECL|GIS_CH2_ADDR2_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR2_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR2_REG|macro|GIS_CH2_ADDR2_REG
DECL|GIS_CH2_ADDR2_SET_ADDR_MASK|macro|GIS_CH2_ADDR2_SET_ADDR_MASK
DECL|GIS_CH2_ADDR2_SET_ADDR_SHIFT|macro|GIS_CH2_ADDR2_SET_ADDR_SHIFT
DECL|GIS_CH2_ADDR2_SET_ADDR|macro|GIS_CH2_ADDR2_SET_ADDR
DECL|GIS_CH2_ADDR2_SET_CSI0_SEL_MASK|macro|GIS_CH2_ADDR2_SET_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR2_SET_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR2_SET_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_SET_CSI1_SEL_MASK|macro|GIS_CH2_ADDR2_SET_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR2_SET_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR2_SET_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_SET_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR2_SET_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR2_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR2_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_SET_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR2_SET_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR2_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR2_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_SET_PXP_SEL_MASK|macro|GIS_CH2_ADDR2_SET_PXP_SEL_MASK
DECL|GIS_CH2_ADDR2_SET_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR2_SET_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR2_SET_REG|macro|GIS_CH2_ADDR2_SET_REG
DECL|GIS_CH2_ADDR2_SET|macro|GIS_CH2_ADDR2_SET
DECL|GIS_CH2_ADDR2_TOG_ADDR_MASK|macro|GIS_CH2_ADDR2_TOG_ADDR_MASK
DECL|GIS_CH2_ADDR2_TOG_ADDR_SHIFT|macro|GIS_CH2_ADDR2_TOG_ADDR_SHIFT
DECL|GIS_CH2_ADDR2_TOG_ADDR|macro|GIS_CH2_ADDR2_TOG_ADDR
DECL|GIS_CH2_ADDR2_TOG_CSI0_SEL_MASK|macro|GIS_CH2_ADDR2_TOG_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR2_TOG_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR2_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_TOG_CSI1_SEL_MASK|macro|GIS_CH2_ADDR2_TOG_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR2_TOG_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR2_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_TOG_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR2_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR2_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR2_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR2_TOG_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR2_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR2_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR2_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR2_TOG_PXP_SEL_MASK|macro|GIS_CH2_ADDR2_TOG_PXP_SEL_MASK
DECL|GIS_CH2_ADDR2_TOG_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR2_TOG_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR2_TOG_REG|macro|GIS_CH2_ADDR2_TOG_REG
DECL|GIS_CH2_ADDR2_TOG|macro|GIS_CH2_ADDR2_TOG
DECL|GIS_CH2_ADDR2|macro|GIS_CH2_ADDR2
DECL|GIS_CH2_ADDR3_ADDR_MASK|macro|GIS_CH2_ADDR3_ADDR_MASK
DECL|GIS_CH2_ADDR3_ADDR_SHIFT|macro|GIS_CH2_ADDR3_ADDR_SHIFT
DECL|GIS_CH2_ADDR3_ADDR|macro|GIS_CH2_ADDR3_ADDR
DECL|GIS_CH2_ADDR3_CLR_ADDR_MASK|macro|GIS_CH2_ADDR3_CLR_ADDR_MASK
DECL|GIS_CH2_ADDR3_CLR_ADDR_SHIFT|macro|GIS_CH2_ADDR3_CLR_ADDR_SHIFT
DECL|GIS_CH2_ADDR3_CLR_ADDR|macro|GIS_CH2_ADDR3_CLR_ADDR
DECL|GIS_CH2_ADDR3_CLR_CSI0_SEL_MASK|macro|GIS_CH2_ADDR3_CLR_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR3_CLR_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR3_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_CLR_CSI1_SEL_MASK|macro|GIS_CH2_ADDR3_CLR_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR3_CLR_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR3_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_CLR_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR3_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR3_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR3_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_CLR_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR3_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR3_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR3_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_CLR_PXP_SEL_MASK|macro|GIS_CH2_ADDR3_CLR_PXP_SEL_MASK
DECL|GIS_CH2_ADDR3_CLR_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR3_CLR_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR3_CLR_REG|macro|GIS_CH2_ADDR3_CLR_REG
DECL|GIS_CH2_ADDR3_CLR|macro|GIS_CH2_ADDR3_CLR
DECL|GIS_CH2_ADDR3_CSI0_SEL_MASK|macro|GIS_CH2_ADDR3_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR3_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR3_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_CSI1_SEL_MASK|macro|GIS_CH2_ADDR3_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR3_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR3_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR3_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR3_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR3_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR3_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR3_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR3_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_PXP_SEL_MASK|macro|GIS_CH2_ADDR3_PXP_SEL_MASK
DECL|GIS_CH2_ADDR3_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR3_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR3_REG|macro|GIS_CH2_ADDR3_REG
DECL|GIS_CH2_ADDR3_SET_ADDR_MASK|macro|GIS_CH2_ADDR3_SET_ADDR_MASK
DECL|GIS_CH2_ADDR3_SET_ADDR_SHIFT|macro|GIS_CH2_ADDR3_SET_ADDR_SHIFT
DECL|GIS_CH2_ADDR3_SET_ADDR|macro|GIS_CH2_ADDR3_SET_ADDR
DECL|GIS_CH2_ADDR3_SET_CSI0_SEL_MASK|macro|GIS_CH2_ADDR3_SET_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR3_SET_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR3_SET_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_SET_CSI1_SEL_MASK|macro|GIS_CH2_ADDR3_SET_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR3_SET_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR3_SET_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_SET_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR3_SET_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR3_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR3_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_SET_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR3_SET_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR3_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR3_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_SET_PXP_SEL_MASK|macro|GIS_CH2_ADDR3_SET_PXP_SEL_MASK
DECL|GIS_CH2_ADDR3_SET_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR3_SET_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR3_SET_REG|macro|GIS_CH2_ADDR3_SET_REG
DECL|GIS_CH2_ADDR3_SET|macro|GIS_CH2_ADDR3_SET
DECL|GIS_CH2_ADDR3_TOG_ADDR_MASK|macro|GIS_CH2_ADDR3_TOG_ADDR_MASK
DECL|GIS_CH2_ADDR3_TOG_ADDR_SHIFT|macro|GIS_CH2_ADDR3_TOG_ADDR_SHIFT
DECL|GIS_CH2_ADDR3_TOG_ADDR|macro|GIS_CH2_ADDR3_TOG_ADDR
DECL|GIS_CH2_ADDR3_TOG_CSI0_SEL_MASK|macro|GIS_CH2_ADDR3_TOG_CSI0_SEL_MASK
DECL|GIS_CH2_ADDR3_TOG_CSI0_SEL_SHIFT|macro|GIS_CH2_ADDR3_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_TOG_CSI1_SEL_MASK|macro|GIS_CH2_ADDR3_TOG_CSI1_SEL_MASK
DECL|GIS_CH2_ADDR3_TOG_CSI1_SEL_SHIFT|macro|GIS_CH2_ADDR3_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_TOG_LCDIF0_SEL_MASK|macro|GIS_CH2_ADDR3_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH2_ADDR3_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH2_ADDR3_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH2_ADDR3_TOG_LCDIF1_SEL_MASK|macro|GIS_CH2_ADDR3_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH2_ADDR3_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH2_ADDR3_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH2_ADDR3_TOG_PXP_SEL_MASK|macro|GIS_CH2_ADDR3_TOG_PXP_SEL_MASK
DECL|GIS_CH2_ADDR3_TOG_PXP_SEL_SHIFT|macro|GIS_CH2_ADDR3_TOG_PXP_SEL_SHIFT
DECL|GIS_CH2_ADDR3_TOG_REG|macro|GIS_CH2_ADDR3_TOG_REG
DECL|GIS_CH2_ADDR3_TOG|macro|GIS_CH2_ADDR3_TOG
DECL|GIS_CH2_ADDR3|macro|GIS_CH2_ADDR3
DECL|GIS_CH2_CTRL_CLR_CMD0_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CLR_CMD0_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CLR_CMD0_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD0_ALU_MASK|macro|GIS_CH2_CTRL_CLR_CMD0_ALU_MASK
DECL|GIS_CH2_CTRL_CLR_CMD0_ALU_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD0_ALU_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD0_ALU|macro|GIS_CH2_CTRL_CLR_CMD0_ALU
DECL|GIS_CH2_CTRL_CLR_CMD0_OPCODE_MASK|macro|GIS_CH2_CTRL_CLR_CMD0_OPCODE_MASK
DECL|GIS_CH2_CTRL_CLR_CMD0_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD0_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD0_OPCODE|macro|GIS_CH2_CTRL_CLR_CMD0_OPCODE
DECL|GIS_CH2_CTRL_CLR_CMD1_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CLR_CMD1_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CLR_CMD1_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD1_ALU_MASK|macro|GIS_CH2_CTRL_CLR_CMD1_ALU_MASK
DECL|GIS_CH2_CTRL_CLR_CMD1_ALU_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD1_ALU_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD1_ALU|macro|GIS_CH2_CTRL_CLR_CMD1_ALU
DECL|GIS_CH2_CTRL_CLR_CMD1_OPCODE_MASK|macro|GIS_CH2_CTRL_CLR_CMD1_OPCODE_MASK
DECL|GIS_CH2_CTRL_CLR_CMD1_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD1_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD1_OPCODE|macro|GIS_CH2_CTRL_CLR_CMD1_OPCODE
DECL|GIS_CH2_CTRL_CLR_CMD2_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CLR_CMD2_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CLR_CMD2_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD2_ALU_MASK|macro|GIS_CH2_CTRL_CLR_CMD2_ALU_MASK
DECL|GIS_CH2_CTRL_CLR_CMD2_ALU_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD2_ALU_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD2_ALU|macro|GIS_CH2_CTRL_CLR_CMD2_ALU
DECL|GIS_CH2_CTRL_CLR_CMD2_OPCODE_MASK|macro|GIS_CH2_CTRL_CLR_CMD2_OPCODE_MASK
DECL|GIS_CH2_CTRL_CLR_CMD2_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD2_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD2_OPCODE|macro|GIS_CH2_CTRL_CLR_CMD2_OPCODE
DECL|GIS_CH2_CTRL_CLR_CMD3_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CLR_CMD3_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CLR_CMD3_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD3_ALU_MASK|macro|GIS_CH2_CTRL_CLR_CMD3_ALU_MASK
DECL|GIS_CH2_CTRL_CLR_CMD3_ALU_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD3_ALU_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD3_ALU|macro|GIS_CH2_CTRL_CLR_CMD3_ALU
DECL|GIS_CH2_CTRL_CLR_CMD3_OPCODE_MASK|macro|GIS_CH2_CTRL_CLR_CMD3_OPCODE_MASK
DECL|GIS_CH2_CTRL_CLR_CMD3_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CLR_CMD3_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CLR_CMD3_OPCODE|macro|GIS_CH2_CTRL_CLR_CMD3_OPCODE
DECL|GIS_CH2_CTRL_CLR_REG|macro|GIS_CH2_CTRL_CLR_REG
DECL|GIS_CH2_CTRL_CLR|macro|GIS_CH2_CTRL_CLR
DECL|GIS_CH2_CTRL_CMD0_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CMD0_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CMD0_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CMD0_ALU_MASK|macro|GIS_CH2_CTRL_CMD0_ALU_MASK
DECL|GIS_CH2_CTRL_CMD0_ALU_SHIFT|macro|GIS_CH2_CTRL_CMD0_ALU_SHIFT
DECL|GIS_CH2_CTRL_CMD0_ALU|macro|GIS_CH2_CTRL_CMD0_ALU
DECL|GIS_CH2_CTRL_CMD0_OPCODE_MASK|macro|GIS_CH2_CTRL_CMD0_OPCODE_MASK
DECL|GIS_CH2_CTRL_CMD0_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CMD0_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CMD0_OPCODE|macro|GIS_CH2_CTRL_CMD0_OPCODE
DECL|GIS_CH2_CTRL_CMD1_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CMD1_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CMD1_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CMD1_ALU_MASK|macro|GIS_CH2_CTRL_CMD1_ALU_MASK
DECL|GIS_CH2_CTRL_CMD1_ALU_SHIFT|macro|GIS_CH2_CTRL_CMD1_ALU_SHIFT
DECL|GIS_CH2_CTRL_CMD1_ALU|macro|GIS_CH2_CTRL_CMD1_ALU
DECL|GIS_CH2_CTRL_CMD1_OPCODE_MASK|macro|GIS_CH2_CTRL_CMD1_OPCODE_MASK
DECL|GIS_CH2_CTRL_CMD1_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CMD1_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CMD1_OPCODE|macro|GIS_CH2_CTRL_CMD1_OPCODE
DECL|GIS_CH2_CTRL_CMD2_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CMD2_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CMD2_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CMD2_ALU_MASK|macro|GIS_CH2_CTRL_CMD2_ALU_MASK
DECL|GIS_CH2_CTRL_CMD2_ALU_SHIFT|macro|GIS_CH2_CTRL_CMD2_ALU_SHIFT
DECL|GIS_CH2_CTRL_CMD2_ALU|macro|GIS_CH2_CTRL_CMD2_ALU
DECL|GIS_CH2_CTRL_CMD2_OPCODE_MASK|macro|GIS_CH2_CTRL_CMD2_OPCODE_MASK
DECL|GIS_CH2_CTRL_CMD2_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CMD2_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CMD2_OPCODE|macro|GIS_CH2_CTRL_CMD2_OPCODE
DECL|GIS_CH2_CTRL_CMD3_ACC_NEG_MASK|macro|GIS_CH2_CTRL_CMD3_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_CMD3_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_CMD3_ALU_MASK|macro|GIS_CH2_CTRL_CMD3_ALU_MASK
DECL|GIS_CH2_CTRL_CMD3_ALU_SHIFT|macro|GIS_CH2_CTRL_CMD3_ALU_SHIFT
DECL|GIS_CH2_CTRL_CMD3_ALU|macro|GIS_CH2_CTRL_CMD3_ALU
DECL|GIS_CH2_CTRL_CMD3_OPCODE_MASK|macro|GIS_CH2_CTRL_CMD3_OPCODE_MASK
DECL|GIS_CH2_CTRL_CMD3_OPCODE_SHIFT|macro|GIS_CH2_CTRL_CMD3_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_CMD3_OPCODE|macro|GIS_CH2_CTRL_CMD3_OPCODE
DECL|GIS_CH2_CTRL_REG|macro|GIS_CH2_CTRL_REG
DECL|GIS_CH2_CTRL_SET_CMD0_ACC_NEG_MASK|macro|GIS_CH2_CTRL_SET_CMD0_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_SET_CMD0_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_SET_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD0_ALU_MASK|macro|GIS_CH2_CTRL_SET_CMD0_ALU_MASK
DECL|GIS_CH2_CTRL_SET_CMD0_ALU_SHIFT|macro|GIS_CH2_CTRL_SET_CMD0_ALU_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD0_ALU|macro|GIS_CH2_CTRL_SET_CMD0_ALU
DECL|GIS_CH2_CTRL_SET_CMD0_OPCODE_MASK|macro|GIS_CH2_CTRL_SET_CMD0_OPCODE_MASK
DECL|GIS_CH2_CTRL_SET_CMD0_OPCODE_SHIFT|macro|GIS_CH2_CTRL_SET_CMD0_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD0_OPCODE|macro|GIS_CH2_CTRL_SET_CMD0_OPCODE
DECL|GIS_CH2_CTRL_SET_CMD1_ACC_NEG_MASK|macro|GIS_CH2_CTRL_SET_CMD1_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_SET_CMD1_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_SET_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD1_ALU_MASK|macro|GIS_CH2_CTRL_SET_CMD1_ALU_MASK
DECL|GIS_CH2_CTRL_SET_CMD1_ALU_SHIFT|macro|GIS_CH2_CTRL_SET_CMD1_ALU_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD1_ALU|macro|GIS_CH2_CTRL_SET_CMD1_ALU
DECL|GIS_CH2_CTRL_SET_CMD1_OPCODE_MASK|macro|GIS_CH2_CTRL_SET_CMD1_OPCODE_MASK
DECL|GIS_CH2_CTRL_SET_CMD1_OPCODE_SHIFT|macro|GIS_CH2_CTRL_SET_CMD1_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD1_OPCODE|macro|GIS_CH2_CTRL_SET_CMD1_OPCODE
DECL|GIS_CH2_CTRL_SET_CMD2_ACC_NEG_MASK|macro|GIS_CH2_CTRL_SET_CMD2_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_SET_CMD2_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_SET_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD2_ALU_MASK|macro|GIS_CH2_CTRL_SET_CMD2_ALU_MASK
DECL|GIS_CH2_CTRL_SET_CMD2_ALU_SHIFT|macro|GIS_CH2_CTRL_SET_CMD2_ALU_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD2_ALU|macro|GIS_CH2_CTRL_SET_CMD2_ALU
DECL|GIS_CH2_CTRL_SET_CMD2_OPCODE_MASK|macro|GIS_CH2_CTRL_SET_CMD2_OPCODE_MASK
DECL|GIS_CH2_CTRL_SET_CMD2_OPCODE_SHIFT|macro|GIS_CH2_CTRL_SET_CMD2_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD2_OPCODE|macro|GIS_CH2_CTRL_SET_CMD2_OPCODE
DECL|GIS_CH2_CTRL_SET_CMD3_ACC_NEG_MASK|macro|GIS_CH2_CTRL_SET_CMD3_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_SET_CMD3_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_SET_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD3_ALU_MASK|macro|GIS_CH2_CTRL_SET_CMD3_ALU_MASK
DECL|GIS_CH2_CTRL_SET_CMD3_ALU_SHIFT|macro|GIS_CH2_CTRL_SET_CMD3_ALU_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD3_ALU|macro|GIS_CH2_CTRL_SET_CMD3_ALU
DECL|GIS_CH2_CTRL_SET_CMD3_OPCODE_MASK|macro|GIS_CH2_CTRL_SET_CMD3_OPCODE_MASK
DECL|GIS_CH2_CTRL_SET_CMD3_OPCODE_SHIFT|macro|GIS_CH2_CTRL_SET_CMD3_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_SET_CMD3_OPCODE|macro|GIS_CH2_CTRL_SET_CMD3_OPCODE
DECL|GIS_CH2_CTRL_SET_REG|macro|GIS_CH2_CTRL_SET_REG
DECL|GIS_CH2_CTRL_SET|macro|GIS_CH2_CTRL_SET
DECL|GIS_CH2_CTRL_TOG_CMD0_ACC_NEG_MASK|macro|GIS_CH2_CTRL_TOG_CMD0_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_TOG_CMD0_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD0_ALU_MASK|macro|GIS_CH2_CTRL_TOG_CMD0_ALU_MASK
DECL|GIS_CH2_CTRL_TOG_CMD0_ALU_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD0_ALU_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD0_ALU|macro|GIS_CH2_CTRL_TOG_CMD0_ALU
DECL|GIS_CH2_CTRL_TOG_CMD0_OPCODE_MASK|macro|GIS_CH2_CTRL_TOG_CMD0_OPCODE_MASK
DECL|GIS_CH2_CTRL_TOG_CMD0_OPCODE_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD0_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD0_OPCODE|macro|GIS_CH2_CTRL_TOG_CMD0_OPCODE
DECL|GIS_CH2_CTRL_TOG_CMD1_ACC_NEG_MASK|macro|GIS_CH2_CTRL_TOG_CMD1_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_TOG_CMD1_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD1_ALU_MASK|macro|GIS_CH2_CTRL_TOG_CMD1_ALU_MASK
DECL|GIS_CH2_CTRL_TOG_CMD1_ALU_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD1_ALU_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD1_ALU|macro|GIS_CH2_CTRL_TOG_CMD1_ALU
DECL|GIS_CH2_CTRL_TOG_CMD1_OPCODE_MASK|macro|GIS_CH2_CTRL_TOG_CMD1_OPCODE_MASK
DECL|GIS_CH2_CTRL_TOG_CMD1_OPCODE_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD1_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD1_OPCODE|macro|GIS_CH2_CTRL_TOG_CMD1_OPCODE
DECL|GIS_CH2_CTRL_TOG_CMD2_ACC_NEG_MASK|macro|GIS_CH2_CTRL_TOG_CMD2_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_TOG_CMD2_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD2_ALU_MASK|macro|GIS_CH2_CTRL_TOG_CMD2_ALU_MASK
DECL|GIS_CH2_CTRL_TOG_CMD2_ALU_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD2_ALU_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD2_ALU|macro|GIS_CH2_CTRL_TOG_CMD2_ALU
DECL|GIS_CH2_CTRL_TOG_CMD2_OPCODE_MASK|macro|GIS_CH2_CTRL_TOG_CMD2_OPCODE_MASK
DECL|GIS_CH2_CTRL_TOG_CMD2_OPCODE_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD2_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD2_OPCODE|macro|GIS_CH2_CTRL_TOG_CMD2_OPCODE
DECL|GIS_CH2_CTRL_TOG_CMD3_ACC_NEG_MASK|macro|GIS_CH2_CTRL_TOG_CMD3_ACC_NEG_MASK
DECL|GIS_CH2_CTRL_TOG_CMD3_ACC_NEG_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD3_ALU_MASK|macro|GIS_CH2_CTRL_TOG_CMD3_ALU_MASK
DECL|GIS_CH2_CTRL_TOG_CMD3_ALU_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD3_ALU_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD3_ALU|macro|GIS_CH2_CTRL_TOG_CMD3_ALU
DECL|GIS_CH2_CTRL_TOG_CMD3_OPCODE_MASK|macro|GIS_CH2_CTRL_TOG_CMD3_OPCODE_MASK
DECL|GIS_CH2_CTRL_TOG_CMD3_OPCODE_SHIFT|macro|GIS_CH2_CTRL_TOG_CMD3_OPCODE_SHIFT
DECL|GIS_CH2_CTRL_TOG_CMD3_OPCODE|macro|GIS_CH2_CTRL_TOG_CMD3_OPCODE
DECL|GIS_CH2_CTRL_TOG_REG|macro|GIS_CH2_CTRL_TOG_REG
DECL|GIS_CH2_CTRL_TOG|macro|GIS_CH2_CTRL_TOG
DECL|GIS_CH2_CTRL|macro|GIS_CH2_CTRL
DECL|GIS_CH2_DATA0_DATA_MASK|macro|GIS_CH2_DATA0_DATA_MASK
DECL|GIS_CH2_DATA0_DATA_SHIFT|macro|GIS_CH2_DATA0_DATA_SHIFT
DECL|GIS_CH2_DATA0_DATA|macro|GIS_CH2_DATA0_DATA
DECL|GIS_CH2_DATA0_REG|macro|GIS_CH2_DATA0_REG
DECL|GIS_CH2_DATA0|macro|GIS_CH2_DATA0
DECL|GIS_CH2_DATA1_DATA_MASK|macro|GIS_CH2_DATA1_DATA_MASK
DECL|GIS_CH2_DATA1_DATA_SHIFT|macro|GIS_CH2_DATA1_DATA_SHIFT
DECL|GIS_CH2_DATA1_DATA|macro|GIS_CH2_DATA1_DATA
DECL|GIS_CH2_DATA1_REG|macro|GIS_CH2_DATA1_REG
DECL|GIS_CH2_DATA1|macro|GIS_CH2_DATA1
DECL|GIS_CH2_DATA2_DATA_MASK|macro|GIS_CH2_DATA2_DATA_MASK
DECL|GIS_CH2_DATA2_DATA_SHIFT|macro|GIS_CH2_DATA2_DATA_SHIFT
DECL|GIS_CH2_DATA2_DATA|macro|GIS_CH2_DATA2_DATA
DECL|GIS_CH2_DATA2_REG|macro|GIS_CH2_DATA2_REG
DECL|GIS_CH2_DATA2|macro|GIS_CH2_DATA2
DECL|GIS_CH2_DATA3_DATA_MASK|macro|GIS_CH2_DATA3_DATA_MASK
DECL|GIS_CH2_DATA3_DATA_SHIFT|macro|GIS_CH2_DATA3_DATA_SHIFT
DECL|GIS_CH2_DATA3_DATA|macro|GIS_CH2_DATA3_DATA
DECL|GIS_CH2_DATA3_REG|macro|GIS_CH2_DATA3_REG
DECL|GIS_CH2_DATA3|macro|GIS_CH2_DATA3
DECL|GIS_CH3_ADDR0_ADDR_MASK|macro|GIS_CH3_ADDR0_ADDR_MASK
DECL|GIS_CH3_ADDR0_ADDR_SHIFT|macro|GIS_CH3_ADDR0_ADDR_SHIFT
DECL|GIS_CH3_ADDR0_ADDR|macro|GIS_CH3_ADDR0_ADDR
DECL|GIS_CH3_ADDR0_CLR_ADDR_MASK|macro|GIS_CH3_ADDR0_CLR_ADDR_MASK
DECL|GIS_CH3_ADDR0_CLR_ADDR_SHIFT|macro|GIS_CH3_ADDR0_CLR_ADDR_SHIFT
DECL|GIS_CH3_ADDR0_CLR_ADDR|macro|GIS_CH3_ADDR0_CLR_ADDR
DECL|GIS_CH3_ADDR0_CLR_CSI0_SEL_MASK|macro|GIS_CH3_ADDR0_CLR_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR0_CLR_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR0_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_CLR_CSI1_SEL_MASK|macro|GIS_CH3_ADDR0_CLR_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR0_CLR_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR0_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_CLR_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR0_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR0_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR0_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_CLR_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR0_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR0_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR0_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_CLR_PXP_SEL_MASK|macro|GIS_CH3_ADDR0_CLR_PXP_SEL_MASK
DECL|GIS_CH3_ADDR0_CLR_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR0_CLR_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR0_CLR_REG|macro|GIS_CH3_ADDR0_CLR_REG
DECL|GIS_CH3_ADDR0_CLR|macro|GIS_CH3_ADDR0_CLR
DECL|GIS_CH3_ADDR0_CSI0_SEL_MASK|macro|GIS_CH3_ADDR0_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR0_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR0_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_CSI1_SEL_MASK|macro|GIS_CH3_ADDR0_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR0_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR0_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR0_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR0_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR0_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR0_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR0_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR0_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_PXP_SEL_MASK|macro|GIS_CH3_ADDR0_PXP_SEL_MASK
DECL|GIS_CH3_ADDR0_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR0_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR0_REG|macro|GIS_CH3_ADDR0_REG
DECL|GIS_CH3_ADDR0_SET_ADDR_MASK|macro|GIS_CH3_ADDR0_SET_ADDR_MASK
DECL|GIS_CH3_ADDR0_SET_ADDR_SHIFT|macro|GIS_CH3_ADDR0_SET_ADDR_SHIFT
DECL|GIS_CH3_ADDR0_SET_ADDR|macro|GIS_CH3_ADDR0_SET_ADDR
DECL|GIS_CH3_ADDR0_SET_CSI0_SEL_MASK|macro|GIS_CH3_ADDR0_SET_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR0_SET_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR0_SET_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_SET_CSI1_SEL_MASK|macro|GIS_CH3_ADDR0_SET_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR0_SET_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR0_SET_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_SET_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR0_SET_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR0_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR0_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_SET_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR0_SET_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR0_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR0_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_SET_PXP_SEL_MASK|macro|GIS_CH3_ADDR0_SET_PXP_SEL_MASK
DECL|GIS_CH3_ADDR0_SET_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR0_SET_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR0_SET_REG|macro|GIS_CH3_ADDR0_SET_REG
DECL|GIS_CH3_ADDR0_SET|macro|GIS_CH3_ADDR0_SET
DECL|GIS_CH3_ADDR0_TOG_ADDR_MASK|macro|GIS_CH3_ADDR0_TOG_ADDR_MASK
DECL|GIS_CH3_ADDR0_TOG_ADDR_SHIFT|macro|GIS_CH3_ADDR0_TOG_ADDR_SHIFT
DECL|GIS_CH3_ADDR0_TOG_ADDR|macro|GIS_CH3_ADDR0_TOG_ADDR
DECL|GIS_CH3_ADDR0_TOG_CSI0_SEL_MASK|macro|GIS_CH3_ADDR0_TOG_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR0_TOG_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR0_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_TOG_CSI1_SEL_MASK|macro|GIS_CH3_ADDR0_TOG_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR0_TOG_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR0_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_TOG_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR0_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR0_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR0_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR0_TOG_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR0_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR0_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR0_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR0_TOG_PXP_SEL_MASK|macro|GIS_CH3_ADDR0_TOG_PXP_SEL_MASK
DECL|GIS_CH3_ADDR0_TOG_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR0_TOG_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR0_TOG_REG|macro|GIS_CH3_ADDR0_TOG_REG
DECL|GIS_CH3_ADDR0_TOG|macro|GIS_CH3_ADDR0_TOG
DECL|GIS_CH3_ADDR0|macro|GIS_CH3_ADDR0
DECL|GIS_CH3_ADDR1_ADDR_MASK|macro|GIS_CH3_ADDR1_ADDR_MASK
DECL|GIS_CH3_ADDR1_ADDR_SHIFT|macro|GIS_CH3_ADDR1_ADDR_SHIFT
DECL|GIS_CH3_ADDR1_ADDR|macro|GIS_CH3_ADDR1_ADDR
DECL|GIS_CH3_ADDR1_CLR_ADDR_MASK|macro|GIS_CH3_ADDR1_CLR_ADDR_MASK
DECL|GIS_CH3_ADDR1_CLR_ADDR_SHIFT|macro|GIS_CH3_ADDR1_CLR_ADDR_SHIFT
DECL|GIS_CH3_ADDR1_CLR_ADDR|macro|GIS_CH3_ADDR1_CLR_ADDR
DECL|GIS_CH3_ADDR1_CLR_CSI0_SEL_MASK|macro|GIS_CH3_ADDR1_CLR_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR1_CLR_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR1_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_CLR_CSI1_SEL_MASK|macro|GIS_CH3_ADDR1_CLR_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR1_CLR_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR1_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_CLR_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR1_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR1_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR1_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_CLR_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR1_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR1_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR1_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_CLR_PXP_SEL_MASK|macro|GIS_CH3_ADDR1_CLR_PXP_SEL_MASK
DECL|GIS_CH3_ADDR1_CLR_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR1_CLR_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR1_CLR_REG|macro|GIS_CH3_ADDR1_CLR_REG
DECL|GIS_CH3_ADDR1_CLR|macro|GIS_CH3_ADDR1_CLR
DECL|GIS_CH3_ADDR1_CSI0_SEL_MASK|macro|GIS_CH3_ADDR1_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR1_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR1_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_CSI1_SEL_MASK|macro|GIS_CH3_ADDR1_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR1_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR1_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR1_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR1_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR1_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR1_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR1_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR1_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_PXP_SEL_MASK|macro|GIS_CH3_ADDR1_PXP_SEL_MASK
DECL|GIS_CH3_ADDR1_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR1_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR1_REG|macro|GIS_CH3_ADDR1_REG
DECL|GIS_CH3_ADDR1_SET_ADDR_MASK|macro|GIS_CH3_ADDR1_SET_ADDR_MASK
DECL|GIS_CH3_ADDR1_SET_ADDR_SHIFT|macro|GIS_CH3_ADDR1_SET_ADDR_SHIFT
DECL|GIS_CH3_ADDR1_SET_ADDR|macro|GIS_CH3_ADDR1_SET_ADDR
DECL|GIS_CH3_ADDR1_SET_CSI0_SEL_MASK|macro|GIS_CH3_ADDR1_SET_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR1_SET_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR1_SET_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_SET_CSI1_SEL_MASK|macro|GIS_CH3_ADDR1_SET_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR1_SET_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR1_SET_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_SET_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR1_SET_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR1_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR1_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_SET_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR1_SET_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR1_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR1_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_SET_PXP_SEL_MASK|macro|GIS_CH3_ADDR1_SET_PXP_SEL_MASK
DECL|GIS_CH3_ADDR1_SET_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR1_SET_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR1_SET_REG|macro|GIS_CH3_ADDR1_SET_REG
DECL|GIS_CH3_ADDR1_SET|macro|GIS_CH3_ADDR1_SET
DECL|GIS_CH3_ADDR1_TOG_ADDR_MASK|macro|GIS_CH3_ADDR1_TOG_ADDR_MASK
DECL|GIS_CH3_ADDR1_TOG_ADDR_SHIFT|macro|GIS_CH3_ADDR1_TOG_ADDR_SHIFT
DECL|GIS_CH3_ADDR1_TOG_ADDR|macro|GIS_CH3_ADDR1_TOG_ADDR
DECL|GIS_CH3_ADDR1_TOG_CSI0_SEL_MASK|macro|GIS_CH3_ADDR1_TOG_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR1_TOG_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR1_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_TOG_CSI1_SEL_MASK|macro|GIS_CH3_ADDR1_TOG_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR1_TOG_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR1_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_TOG_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR1_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR1_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR1_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR1_TOG_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR1_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR1_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR1_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR1_TOG_PXP_SEL_MASK|macro|GIS_CH3_ADDR1_TOG_PXP_SEL_MASK
DECL|GIS_CH3_ADDR1_TOG_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR1_TOG_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR1_TOG_REG|macro|GIS_CH3_ADDR1_TOG_REG
DECL|GIS_CH3_ADDR1_TOG|macro|GIS_CH3_ADDR1_TOG
DECL|GIS_CH3_ADDR1|macro|GIS_CH3_ADDR1
DECL|GIS_CH3_ADDR2_ADDR_MASK|macro|GIS_CH3_ADDR2_ADDR_MASK
DECL|GIS_CH3_ADDR2_ADDR_SHIFT|macro|GIS_CH3_ADDR2_ADDR_SHIFT
DECL|GIS_CH3_ADDR2_ADDR|macro|GIS_CH3_ADDR2_ADDR
DECL|GIS_CH3_ADDR2_CLR_ADDR_MASK|macro|GIS_CH3_ADDR2_CLR_ADDR_MASK
DECL|GIS_CH3_ADDR2_CLR_ADDR_SHIFT|macro|GIS_CH3_ADDR2_CLR_ADDR_SHIFT
DECL|GIS_CH3_ADDR2_CLR_ADDR|macro|GIS_CH3_ADDR2_CLR_ADDR
DECL|GIS_CH3_ADDR2_CLR_CSI0_SEL_MASK|macro|GIS_CH3_ADDR2_CLR_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR2_CLR_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR2_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_CLR_CSI1_SEL_MASK|macro|GIS_CH3_ADDR2_CLR_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR2_CLR_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR2_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_CLR_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR2_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR2_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR2_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_CLR_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR2_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR2_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR2_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_CLR_PXP_SEL_MASK|macro|GIS_CH3_ADDR2_CLR_PXP_SEL_MASK
DECL|GIS_CH3_ADDR2_CLR_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR2_CLR_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR2_CLR_REG|macro|GIS_CH3_ADDR2_CLR_REG
DECL|GIS_CH3_ADDR2_CLR|macro|GIS_CH3_ADDR2_CLR
DECL|GIS_CH3_ADDR2_CSI0_SEL_MASK|macro|GIS_CH3_ADDR2_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR2_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR2_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_CSI1_SEL_MASK|macro|GIS_CH3_ADDR2_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR2_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR2_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR2_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR2_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR2_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR2_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR2_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR2_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_PXP_SEL_MASK|macro|GIS_CH3_ADDR2_PXP_SEL_MASK
DECL|GIS_CH3_ADDR2_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR2_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR2_REG|macro|GIS_CH3_ADDR2_REG
DECL|GIS_CH3_ADDR2_SET_ADDR_MASK|macro|GIS_CH3_ADDR2_SET_ADDR_MASK
DECL|GIS_CH3_ADDR2_SET_ADDR_SHIFT|macro|GIS_CH3_ADDR2_SET_ADDR_SHIFT
DECL|GIS_CH3_ADDR2_SET_ADDR|macro|GIS_CH3_ADDR2_SET_ADDR
DECL|GIS_CH3_ADDR2_SET_CSI0_SEL_MASK|macro|GIS_CH3_ADDR2_SET_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR2_SET_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR2_SET_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_SET_CSI1_SEL_MASK|macro|GIS_CH3_ADDR2_SET_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR2_SET_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR2_SET_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_SET_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR2_SET_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR2_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR2_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_SET_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR2_SET_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR2_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR2_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_SET_PXP_SEL_MASK|macro|GIS_CH3_ADDR2_SET_PXP_SEL_MASK
DECL|GIS_CH3_ADDR2_SET_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR2_SET_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR2_SET_REG|macro|GIS_CH3_ADDR2_SET_REG
DECL|GIS_CH3_ADDR2_SET|macro|GIS_CH3_ADDR2_SET
DECL|GIS_CH3_ADDR2_TOG_ADDR_MASK|macro|GIS_CH3_ADDR2_TOG_ADDR_MASK
DECL|GIS_CH3_ADDR2_TOG_ADDR_SHIFT|macro|GIS_CH3_ADDR2_TOG_ADDR_SHIFT
DECL|GIS_CH3_ADDR2_TOG_ADDR|macro|GIS_CH3_ADDR2_TOG_ADDR
DECL|GIS_CH3_ADDR2_TOG_CSI0_SEL_MASK|macro|GIS_CH3_ADDR2_TOG_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR2_TOG_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR2_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_TOG_CSI1_SEL_MASK|macro|GIS_CH3_ADDR2_TOG_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR2_TOG_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR2_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_TOG_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR2_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR2_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR2_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR2_TOG_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR2_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR2_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR2_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR2_TOG_PXP_SEL_MASK|macro|GIS_CH3_ADDR2_TOG_PXP_SEL_MASK
DECL|GIS_CH3_ADDR2_TOG_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR2_TOG_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR2_TOG_REG|macro|GIS_CH3_ADDR2_TOG_REG
DECL|GIS_CH3_ADDR2_TOG|macro|GIS_CH3_ADDR2_TOG
DECL|GIS_CH3_ADDR2|macro|GIS_CH3_ADDR2
DECL|GIS_CH3_ADDR3_ADDR_MASK|macro|GIS_CH3_ADDR3_ADDR_MASK
DECL|GIS_CH3_ADDR3_ADDR_SHIFT|macro|GIS_CH3_ADDR3_ADDR_SHIFT
DECL|GIS_CH3_ADDR3_ADDR|macro|GIS_CH3_ADDR3_ADDR
DECL|GIS_CH3_ADDR3_CLR_ADDR_MASK|macro|GIS_CH3_ADDR3_CLR_ADDR_MASK
DECL|GIS_CH3_ADDR3_CLR_ADDR_SHIFT|macro|GIS_CH3_ADDR3_CLR_ADDR_SHIFT
DECL|GIS_CH3_ADDR3_CLR_ADDR|macro|GIS_CH3_ADDR3_CLR_ADDR
DECL|GIS_CH3_ADDR3_CLR_CSI0_SEL_MASK|macro|GIS_CH3_ADDR3_CLR_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR3_CLR_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR3_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_CLR_CSI1_SEL_MASK|macro|GIS_CH3_ADDR3_CLR_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR3_CLR_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR3_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_CLR_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR3_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR3_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR3_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_CLR_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR3_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR3_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR3_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_CLR_PXP_SEL_MASK|macro|GIS_CH3_ADDR3_CLR_PXP_SEL_MASK
DECL|GIS_CH3_ADDR3_CLR_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR3_CLR_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR3_CLR_REG|macro|GIS_CH3_ADDR3_CLR_REG
DECL|GIS_CH3_ADDR3_CLR|macro|GIS_CH3_ADDR3_CLR
DECL|GIS_CH3_ADDR3_CSI0_SEL_MASK|macro|GIS_CH3_ADDR3_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR3_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR3_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_CSI1_SEL_MASK|macro|GIS_CH3_ADDR3_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR3_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR3_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR3_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR3_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR3_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR3_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR3_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR3_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_PXP_SEL_MASK|macro|GIS_CH3_ADDR3_PXP_SEL_MASK
DECL|GIS_CH3_ADDR3_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR3_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR3_REG|macro|GIS_CH3_ADDR3_REG
DECL|GIS_CH3_ADDR3_SET_ADDR_MASK|macro|GIS_CH3_ADDR3_SET_ADDR_MASK
DECL|GIS_CH3_ADDR3_SET_ADDR_SHIFT|macro|GIS_CH3_ADDR3_SET_ADDR_SHIFT
DECL|GIS_CH3_ADDR3_SET_ADDR|macro|GIS_CH3_ADDR3_SET_ADDR
DECL|GIS_CH3_ADDR3_SET_CSI0_SEL_MASK|macro|GIS_CH3_ADDR3_SET_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR3_SET_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR3_SET_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_SET_CSI1_SEL_MASK|macro|GIS_CH3_ADDR3_SET_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR3_SET_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR3_SET_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_SET_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR3_SET_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR3_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR3_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_SET_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR3_SET_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR3_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR3_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_SET_PXP_SEL_MASK|macro|GIS_CH3_ADDR3_SET_PXP_SEL_MASK
DECL|GIS_CH3_ADDR3_SET_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR3_SET_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR3_SET_REG|macro|GIS_CH3_ADDR3_SET_REG
DECL|GIS_CH3_ADDR3_SET|macro|GIS_CH3_ADDR3_SET
DECL|GIS_CH3_ADDR3_TOG_ADDR_MASK|macro|GIS_CH3_ADDR3_TOG_ADDR_MASK
DECL|GIS_CH3_ADDR3_TOG_ADDR_SHIFT|macro|GIS_CH3_ADDR3_TOG_ADDR_SHIFT
DECL|GIS_CH3_ADDR3_TOG_ADDR|macro|GIS_CH3_ADDR3_TOG_ADDR
DECL|GIS_CH3_ADDR3_TOG_CSI0_SEL_MASK|macro|GIS_CH3_ADDR3_TOG_CSI0_SEL_MASK
DECL|GIS_CH3_ADDR3_TOG_CSI0_SEL_SHIFT|macro|GIS_CH3_ADDR3_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_TOG_CSI1_SEL_MASK|macro|GIS_CH3_ADDR3_TOG_CSI1_SEL_MASK
DECL|GIS_CH3_ADDR3_TOG_CSI1_SEL_SHIFT|macro|GIS_CH3_ADDR3_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_TOG_LCDIF0_SEL_MASK|macro|GIS_CH3_ADDR3_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH3_ADDR3_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH3_ADDR3_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH3_ADDR3_TOG_LCDIF1_SEL_MASK|macro|GIS_CH3_ADDR3_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH3_ADDR3_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH3_ADDR3_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH3_ADDR3_TOG_PXP_SEL_MASK|macro|GIS_CH3_ADDR3_TOG_PXP_SEL_MASK
DECL|GIS_CH3_ADDR3_TOG_PXP_SEL_SHIFT|macro|GIS_CH3_ADDR3_TOG_PXP_SEL_SHIFT
DECL|GIS_CH3_ADDR3_TOG_REG|macro|GIS_CH3_ADDR3_TOG_REG
DECL|GIS_CH3_ADDR3_TOG|macro|GIS_CH3_ADDR3_TOG
DECL|GIS_CH3_ADDR3|macro|GIS_CH3_ADDR3
DECL|GIS_CH3_CTRL_CLR_CMD0_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CLR_CMD0_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CLR_CMD0_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD0_ALU_MASK|macro|GIS_CH3_CTRL_CLR_CMD0_ALU_MASK
DECL|GIS_CH3_CTRL_CLR_CMD0_ALU_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD0_ALU_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD0_ALU|macro|GIS_CH3_CTRL_CLR_CMD0_ALU
DECL|GIS_CH3_CTRL_CLR_CMD0_OPCODE_MASK|macro|GIS_CH3_CTRL_CLR_CMD0_OPCODE_MASK
DECL|GIS_CH3_CTRL_CLR_CMD0_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD0_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD0_OPCODE|macro|GIS_CH3_CTRL_CLR_CMD0_OPCODE
DECL|GIS_CH3_CTRL_CLR_CMD1_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CLR_CMD1_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CLR_CMD1_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD1_ALU_MASK|macro|GIS_CH3_CTRL_CLR_CMD1_ALU_MASK
DECL|GIS_CH3_CTRL_CLR_CMD1_ALU_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD1_ALU_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD1_ALU|macro|GIS_CH3_CTRL_CLR_CMD1_ALU
DECL|GIS_CH3_CTRL_CLR_CMD1_OPCODE_MASK|macro|GIS_CH3_CTRL_CLR_CMD1_OPCODE_MASK
DECL|GIS_CH3_CTRL_CLR_CMD1_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD1_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD1_OPCODE|macro|GIS_CH3_CTRL_CLR_CMD1_OPCODE
DECL|GIS_CH3_CTRL_CLR_CMD2_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CLR_CMD2_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CLR_CMD2_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD2_ALU_MASK|macro|GIS_CH3_CTRL_CLR_CMD2_ALU_MASK
DECL|GIS_CH3_CTRL_CLR_CMD2_ALU_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD2_ALU_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD2_ALU|macro|GIS_CH3_CTRL_CLR_CMD2_ALU
DECL|GIS_CH3_CTRL_CLR_CMD2_OPCODE_MASK|macro|GIS_CH3_CTRL_CLR_CMD2_OPCODE_MASK
DECL|GIS_CH3_CTRL_CLR_CMD2_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD2_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD2_OPCODE|macro|GIS_CH3_CTRL_CLR_CMD2_OPCODE
DECL|GIS_CH3_CTRL_CLR_CMD3_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CLR_CMD3_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CLR_CMD3_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD3_ALU_MASK|macro|GIS_CH3_CTRL_CLR_CMD3_ALU_MASK
DECL|GIS_CH3_CTRL_CLR_CMD3_ALU_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD3_ALU_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD3_ALU|macro|GIS_CH3_CTRL_CLR_CMD3_ALU
DECL|GIS_CH3_CTRL_CLR_CMD3_OPCODE_MASK|macro|GIS_CH3_CTRL_CLR_CMD3_OPCODE_MASK
DECL|GIS_CH3_CTRL_CLR_CMD3_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CLR_CMD3_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CLR_CMD3_OPCODE|macro|GIS_CH3_CTRL_CLR_CMD3_OPCODE
DECL|GIS_CH3_CTRL_CLR_REG|macro|GIS_CH3_CTRL_CLR_REG
DECL|GIS_CH3_CTRL_CLR|macro|GIS_CH3_CTRL_CLR
DECL|GIS_CH3_CTRL_CMD0_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CMD0_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CMD0_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CMD0_ALU_MASK|macro|GIS_CH3_CTRL_CMD0_ALU_MASK
DECL|GIS_CH3_CTRL_CMD0_ALU_SHIFT|macro|GIS_CH3_CTRL_CMD0_ALU_SHIFT
DECL|GIS_CH3_CTRL_CMD0_ALU|macro|GIS_CH3_CTRL_CMD0_ALU
DECL|GIS_CH3_CTRL_CMD0_OPCODE_MASK|macro|GIS_CH3_CTRL_CMD0_OPCODE_MASK
DECL|GIS_CH3_CTRL_CMD0_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CMD0_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CMD0_OPCODE|macro|GIS_CH3_CTRL_CMD0_OPCODE
DECL|GIS_CH3_CTRL_CMD1_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CMD1_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CMD1_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CMD1_ALU_MASK|macro|GIS_CH3_CTRL_CMD1_ALU_MASK
DECL|GIS_CH3_CTRL_CMD1_ALU_SHIFT|macro|GIS_CH3_CTRL_CMD1_ALU_SHIFT
DECL|GIS_CH3_CTRL_CMD1_ALU|macro|GIS_CH3_CTRL_CMD1_ALU
DECL|GIS_CH3_CTRL_CMD1_OPCODE_MASK|macro|GIS_CH3_CTRL_CMD1_OPCODE_MASK
DECL|GIS_CH3_CTRL_CMD1_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CMD1_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CMD1_OPCODE|macro|GIS_CH3_CTRL_CMD1_OPCODE
DECL|GIS_CH3_CTRL_CMD2_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CMD2_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CMD2_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CMD2_ALU_MASK|macro|GIS_CH3_CTRL_CMD2_ALU_MASK
DECL|GIS_CH3_CTRL_CMD2_ALU_SHIFT|macro|GIS_CH3_CTRL_CMD2_ALU_SHIFT
DECL|GIS_CH3_CTRL_CMD2_ALU|macro|GIS_CH3_CTRL_CMD2_ALU
DECL|GIS_CH3_CTRL_CMD2_OPCODE_MASK|macro|GIS_CH3_CTRL_CMD2_OPCODE_MASK
DECL|GIS_CH3_CTRL_CMD2_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CMD2_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CMD2_OPCODE|macro|GIS_CH3_CTRL_CMD2_OPCODE
DECL|GIS_CH3_CTRL_CMD3_ACC_NEG_MASK|macro|GIS_CH3_CTRL_CMD3_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_CMD3_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_CMD3_ALU_MASK|macro|GIS_CH3_CTRL_CMD3_ALU_MASK
DECL|GIS_CH3_CTRL_CMD3_ALU_SHIFT|macro|GIS_CH3_CTRL_CMD3_ALU_SHIFT
DECL|GIS_CH3_CTRL_CMD3_ALU|macro|GIS_CH3_CTRL_CMD3_ALU
DECL|GIS_CH3_CTRL_CMD3_OPCODE_MASK|macro|GIS_CH3_CTRL_CMD3_OPCODE_MASK
DECL|GIS_CH3_CTRL_CMD3_OPCODE_SHIFT|macro|GIS_CH3_CTRL_CMD3_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_CMD3_OPCODE|macro|GIS_CH3_CTRL_CMD3_OPCODE
DECL|GIS_CH3_CTRL_REG|macro|GIS_CH3_CTRL_REG
DECL|GIS_CH3_CTRL_SET_CMD0_ACC_NEG_MASK|macro|GIS_CH3_CTRL_SET_CMD0_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_SET_CMD0_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_SET_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD0_ALU_MASK|macro|GIS_CH3_CTRL_SET_CMD0_ALU_MASK
DECL|GIS_CH3_CTRL_SET_CMD0_ALU_SHIFT|macro|GIS_CH3_CTRL_SET_CMD0_ALU_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD0_ALU|macro|GIS_CH3_CTRL_SET_CMD0_ALU
DECL|GIS_CH3_CTRL_SET_CMD0_OPCODE_MASK|macro|GIS_CH3_CTRL_SET_CMD0_OPCODE_MASK
DECL|GIS_CH3_CTRL_SET_CMD0_OPCODE_SHIFT|macro|GIS_CH3_CTRL_SET_CMD0_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD0_OPCODE|macro|GIS_CH3_CTRL_SET_CMD0_OPCODE
DECL|GIS_CH3_CTRL_SET_CMD1_ACC_NEG_MASK|macro|GIS_CH3_CTRL_SET_CMD1_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_SET_CMD1_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_SET_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD1_ALU_MASK|macro|GIS_CH3_CTRL_SET_CMD1_ALU_MASK
DECL|GIS_CH3_CTRL_SET_CMD1_ALU_SHIFT|macro|GIS_CH3_CTRL_SET_CMD1_ALU_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD1_ALU|macro|GIS_CH3_CTRL_SET_CMD1_ALU
DECL|GIS_CH3_CTRL_SET_CMD1_OPCODE_MASK|macro|GIS_CH3_CTRL_SET_CMD1_OPCODE_MASK
DECL|GIS_CH3_CTRL_SET_CMD1_OPCODE_SHIFT|macro|GIS_CH3_CTRL_SET_CMD1_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD1_OPCODE|macro|GIS_CH3_CTRL_SET_CMD1_OPCODE
DECL|GIS_CH3_CTRL_SET_CMD2_ACC_NEG_MASK|macro|GIS_CH3_CTRL_SET_CMD2_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_SET_CMD2_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_SET_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD2_ALU_MASK|macro|GIS_CH3_CTRL_SET_CMD2_ALU_MASK
DECL|GIS_CH3_CTRL_SET_CMD2_ALU_SHIFT|macro|GIS_CH3_CTRL_SET_CMD2_ALU_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD2_ALU|macro|GIS_CH3_CTRL_SET_CMD2_ALU
DECL|GIS_CH3_CTRL_SET_CMD2_OPCODE_MASK|macro|GIS_CH3_CTRL_SET_CMD2_OPCODE_MASK
DECL|GIS_CH3_CTRL_SET_CMD2_OPCODE_SHIFT|macro|GIS_CH3_CTRL_SET_CMD2_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD2_OPCODE|macro|GIS_CH3_CTRL_SET_CMD2_OPCODE
DECL|GIS_CH3_CTRL_SET_CMD3_ACC_NEG_MASK|macro|GIS_CH3_CTRL_SET_CMD3_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_SET_CMD3_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_SET_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD3_ALU_MASK|macro|GIS_CH3_CTRL_SET_CMD3_ALU_MASK
DECL|GIS_CH3_CTRL_SET_CMD3_ALU_SHIFT|macro|GIS_CH3_CTRL_SET_CMD3_ALU_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD3_ALU|macro|GIS_CH3_CTRL_SET_CMD3_ALU
DECL|GIS_CH3_CTRL_SET_CMD3_OPCODE_MASK|macro|GIS_CH3_CTRL_SET_CMD3_OPCODE_MASK
DECL|GIS_CH3_CTRL_SET_CMD3_OPCODE_SHIFT|macro|GIS_CH3_CTRL_SET_CMD3_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_SET_CMD3_OPCODE|macro|GIS_CH3_CTRL_SET_CMD3_OPCODE
DECL|GIS_CH3_CTRL_SET_REG|macro|GIS_CH3_CTRL_SET_REG
DECL|GIS_CH3_CTRL_SET|macro|GIS_CH3_CTRL_SET
DECL|GIS_CH3_CTRL_TOG_CMD0_ACC_NEG_MASK|macro|GIS_CH3_CTRL_TOG_CMD0_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_TOG_CMD0_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD0_ALU_MASK|macro|GIS_CH3_CTRL_TOG_CMD0_ALU_MASK
DECL|GIS_CH3_CTRL_TOG_CMD0_ALU_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD0_ALU_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD0_ALU|macro|GIS_CH3_CTRL_TOG_CMD0_ALU
DECL|GIS_CH3_CTRL_TOG_CMD0_OPCODE_MASK|macro|GIS_CH3_CTRL_TOG_CMD0_OPCODE_MASK
DECL|GIS_CH3_CTRL_TOG_CMD0_OPCODE_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD0_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD0_OPCODE|macro|GIS_CH3_CTRL_TOG_CMD0_OPCODE
DECL|GIS_CH3_CTRL_TOG_CMD1_ACC_NEG_MASK|macro|GIS_CH3_CTRL_TOG_CMD1_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_TOG_CMD1_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD1_ALU_MASK|macro|GIS_CH3_CTRL_TOG_CMD1_ALU_MASK
DECL|GIS_CH3_CTRL_TOG_CMD1_ALU_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD1_ALU_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD1_ALU|macro|GIS_CH3_CTRL_TOG_CMD1_ALU
DECL|GIS_CH3_CTRL_TOG_CMD1_OPCODE_MASK|macro|GIS_CH3_CTRL_TOG_CMD1_OPCODE_MASK
DECL|GIS_CH3_CTRL_TOG_CMD1_OPCODE_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD1_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD1_OPCODE|macro|GIS_CH3_CTRL_TOG_CMD1_OPCODE
DECL|GIS_CH3_CTRL_TOG_CMD2_ACC_NEG_MASK|macro|GIS_CH3_CTRL_TOG_CMD2_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_TOG_CMD2_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD2_ALU_MASK|macro|GIS_CH3_CTRL_TOG_CMD2_ALU_MASK
DECL|GIS_CH3_CTRL_TOG_CMD2_ALU_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD2_ALU_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD2_ALU|macro|GIS_CH3_CTRL_TOG_CMD2_ALU
DECL|GIS_CH3_CTRL_TOG_CMD2_OPCODE_MASK|macro|GIS_CH3_CTRL_TOG_CMD2_OPCODE_MASK
DECL|GIS_CH3_CTRL_TOG_CMD2_OPCODE_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD2_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD2_OPCODE|macro|GIS_CH3_CTRL_TOG_CMD2_OPCODE
DECL|GIS_CH3_CTRL_TOG_CMD3_ACC_NEG_MASK|macro|GIS_CH3_CTRL_TOG_CMD3_ACC_NEG_MASK
DECL|GIS_CH3_CTRL_TOG_CMD3_ACC_NEG_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD3_ALU_MASK|macro|GIS_CH3_CTRL_TOG_CMD3_ALU_MASK
DECL|GIS_CH3_CTRL_TOG_CMD3_ALU_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD3_ALU_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD3_ALU|macro|GIS_CH3_CTRL_TOG_CMD3_ALU
DECL|GIS_CH3_CTRL_TOG_CMD3_OPCODE_MASK|macro|GIS_CH3_CTRL_TOG_CMD3_OPCODE_MASK
DECL|GIS_CH3_CTRL_TOG_CMD3_OPCODE_SHIFT|macro|GIS_CH3_CTRL_TOG_CMD3_OPCODE_SHIFT
DECL|GIS_CH3_CTRL_TOG_CMD3_OPCODE|macro|GIS_CH3_CTRL_TOG_CMD3_OPCODE
DECL|GIS_CH3_CTRL_TOG_REG|macro|GIS_CH3_CTRL_TOG_REG
DECL|GIS_CH3_CTRL_TOG|macro|GIS_CH3_CTRL_TOG
DECL|GIS_CH3_CTRL|macro|GIS_CH3_CTRL
DECL|GIS_CH3_DATA0_DATA_MASK|macro|GIS_CH3_DATA0_DATA_MASK
DECL|GIS_CH3_DATA0_DATA_SHIFT|macro|GIS_CH3_DATA0_DATA_SHIFT
DECL|GIS_CH3_DATA0_DATA|macro|GIS_CH3_DATA0_DATA
DECL|GIS_CH3_DATA0_REG|macro|GIS_CH3_DATA0_REG
DECL|GIS_CH3_DATA0|macro|GIS_CH3_DATA0
DECL|GIS_CH3_DATA1_DATA_MASK|macro|GIS_CH3_DATA1_DATA_MASK
DECL|GIS_CH3_DATA1_DATA_SHIFT|macro|GIS_CH3_DATA1_DATA_SHIFT
DECL|GIS_CH3_DATA1_DATA|macro|GIS_CH3_DATA1_DATA
DECL|GIS_CH3_DATA1_REG|macro|GIS_CH3_DATA1_REG
DECL|GIS_CH3_DATA1|macro|GIS_CH3_DATA1
DECL|GIS_CH3_DATA2_DATA_MASK|macro|GIS_CH3_DATA2_DATA_MASK
DECL|GIS_CH3_DATA2_DATA_SHIFT|macro|GIS_CH3_DATA2_DATA_SHIFT
DECL|GIS_CH3_DATA2_DATA|macro|GIS_CH3_DATA2_DATA
DECL|GIS_CH3_DATA2_REG|macro|GIS_CH3_DATA2_REG
DECL|GIS_CH3_DATA2|macro|GIS_CH3_DATA2
DECL|GIS_CH3_DATA3_DATA_MASK|macro|GIS_CH3_DATA3_DATA_MASK
DECL|GIS_CH3_DATA3_DATA_SHIFT|macro|GIS_CH3_DATA3_DATA_SHIFT
DECL|GIS_CH3_DATA3_DATA|macro|GIS_CH3_DATA3_DATA
DECL|GIS_CH3_DATA3_REG|macro|GIS_CH3_DATA3_REG
DECL|GIS_CH3_DATA3|macro|GIS_CH3_DATA3
DECL|GIS_CH4_ADDR0_ADDR_MASK|macro|GIS_CH4_ADDR0_ADDR_MASK
DECL|GIS_CH4_ADDR0_ADDR_SHIFT|macro|GIS_CH4_ADDR0_ADDR_SHIFT
DECL|GIS_CH4_ADDR0_ADDR|macro|GIS_CH4_ADDR0_ADDR
DECL|GIS_CH4_ADDR0_CLR_ADDR_MASK|macro|GIS_CH4_ADDR0_CLR_ADDR_MASK
DECL|GIS_CH4_ADDR0_CLR_ADDR_SHIFT|macro|GIS_CH4_ADDR0_CLR_ADDR_SHIFT
DECL|GIS_CH4_ADDR0_CLR_ADDR|macro|GIS_CH4_ADDR0_CLR_ADDR
DECL|GIS_CH4_ADDR0_CLR_CSI0_SEL_MASK|macro|GIS_CH4_ADDR0_CLR_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR0_CLR_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR0_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_CLR_CSI1_SEL_MASK|macro|GIS_CH4_ADDR0_CLR_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR0_CLR_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR0_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_CLR_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR0_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR0_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR0_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_CLR_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR0_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR0_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR0_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_CLR_PXP_SEL_MASK|macro|GIS_CH4_ADDR0_CLR_PXP_SEL_MASK
DECL|GIS_CH4_ADDR0_CLR_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR0_CLR_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR0_CLR_REG|macro|GIS_CH4_ADDR0_CLR_REG
DECL|GIS_CH4_ADDR0_CLR|macro|GIS_CH4_ADDR0_CLR
DECL|GIS_CH4_ADDR0_CSI0_SEL_MASK|macro|GIS_CH4_ADDR0_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR0_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR0_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_CSI1_SEL_MASK|macro|GIS_CH4_ADDR0_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR0_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR0_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR0_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR0_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR0_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR0_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR0_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR0_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_PXP_SEL_MASK|macro|GIS_CH4_ADDR0_PXP_SEL_MASK
DECL|GIS_CH4_ADDR0_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR0_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR0_REG|macro|GIS_CH4_ADDR0_REG
DECL|GIS_CH4_ADDR0_SET_ADDR_MASK|macro|GIS_CH4_ADDR0_SET_ADDR_MASK
DECL|GIS_CH4_ADDR0_SET_ADDR_SHIFT|macro|GIS_CH4_ADDR0_SET_ADDR_SHIFT
DECL|GIS_CH4_ADDR0_SET_ADDR|macro|GIS_CH4_ADDR0_SET_ADDR
DECL|GIS_CH4_ADDR0_SET_CSI0_SEL_MASK|macro|GIS_CH4_ADDR0_SET_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR0_SET_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR0_SET_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_SET_CSI1_SEL_MASK|macro|GIS_CH4_ADDR0_SET_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR0_SET_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR0_SET_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_SET_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR0_SET_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR0_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR0_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_SET_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR0_SET_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR0_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR0_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_SET_PXP_SEL_MASK|macro|GIS_CH4_ADDR0_SET_PXP_SEL_MASK
DECL|GIS_CH4_ADDR0_SET_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR0_SET_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR0_SET_REG|macro|GIS_CH4_ADDR0_SET_REG
DECL|GIS_CH4_ADDR0_SET|macro|GIS_CH4_ADDR0_SET
DECL|GIS_CH4_ADDR0_TOG_ADDR_MASK|macro|GIS_CH4_ADDR0_TOG_ADDR_MASK
DECL|GIS_CH4_ADDR0_TOG_ADDR_SHIFT|macro|GIS_CH4_ADDR0_TOG_ADDR_SHIFT
DECL|GIS_CH4_ADDR0_TOG_ADDR|macro|GIS_CH4_ADDR0_TOG_ADDR
DECL|GIS_CH4_ADDR0_TOG_CSI0_SEL_MASK|macro|GIS_CH4_ADDR0_TOG_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR0_TOG_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR0_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_TOG_CSI1_SEL_MASK|macro|GIS_CH4_ADDR0_TOG_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR0_TOG_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR0_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_TOG_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR0_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR0_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR0_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR0_TOG_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR0_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR0_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR0_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR0_TOG_PXP_SEL_MASK|macro|GIS_CH4_ADDR0_TOG_PXP_SEL_MASK
DECL|GIS_CH4_ADDR0_TOG_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR0_TOG_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR0_TOG_REG|macro|GIS_CH4_ADDR0_TOG_REG
DECL|GIS_CH4_ADDR0_TOG|macro|GIS_CH4_ADDR0_TOG
DECL|GIS_CH4_ADDR0|macro|GIS_CH4_ADDR0
DECL|GIS_CH4_ADDR1_ADDR_MASK|macro|GIS_CH4_ADDR1_ADDR_MASK
DECL|GIS_CH4_ADDR1_ADDR_SHIFT|macro|GIS_CH4_ADDR1_ADDR_SHIFT
DECL|GIS_CH4_ADDR1_ADDR|macro|GIS_CH4_ADDR1_ADDR
DECL|GIS_CH4_ADDR1_CLR_ADDR_MASK|macro|GIS_CH4_ADDR1_CLR_ADDR_MASK
DECL|GIS_CH4_ADDR1_CLR_ADDR_SHIFT|macro|GIS_CH4_ADDR1_CLR_ADDR_SHIFT
DECL|GIS_CH4_ADDR1_CLR_ADDR|macro|GIS_CH4_ADDR1_CLR_ADDR
DECL|GIS_CH4_ADDR1_CLR_CSI0_SEL_MASK|macro|GIS_CH4_ADDR1_CLR_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR1_CLR_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR1_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_CLR_CSI1_SEL_MASK|macro|GIS_CH4_ADDR1_CLR_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR1_CLR_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR1_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_CLR_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR1_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR1_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR1_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_CLR_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR1_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR1_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR1_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_CLR_PXP_SEL_MASK|macro|GIS_CH4_ADDR1_CLR_PXP_SEL_MASK
DECL|GIS_CH4_ADDR1_CLR_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR1_CLR_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR1_CLR_REG|macro|GIS_CH4_ADDR1_CLR_REG
DECL|GIS_CH4_ADDR1_CLR|macro|GIS_CH4_ADDR1_CLR
DECL|GIS_CH4_ADDR1_CSI0_SEL_MASK|macro|GIS_CH4_ADDR1_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR1_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR1_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_CSI1_SEL_MASK|macro|GIS_CH4_ADDR1_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR1_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR1_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR1_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR1_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR1_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR1_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR1_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR1_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_PXP_SEL_MASK|macro|GIS_CH4_ADDR1_PXP_SEL_MASK
DECL|GIS_CH4_ADDR1_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR1_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR1_REG|macro|GIS_CH4_ADDR1_REG
DECL|GIS_CH4_ADDR1_SET_ADDR_MASK|macro|GIS_CH4_ADDR1_SET_ADDR_MASK
DECL|GIS_CH4_ADDR1_SET_ADDR_SHIFT|macro|GIS_CH4_ADDR1_SET_ADDR_SHIFT
DECL|GIS_CH4_ADDR1_SET_ADDR|macro|GIS_CH4_ADDR1_SET_ADDR
DECL|GIS_CH4_ADDR1_SET_CSI0_SEL_MASK|macro|GIS_CH4_ADDR1_SET_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR1_SET_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR1_SET_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_SET_CSI1_SEL_MASK|macro|GIS_CH4_ADDR1_SET_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR1_SET_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR1_SET_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_SET_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR1_SET_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR1_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR1_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_SET_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR1_SET_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR1_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR1_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_SET_PXP_SEL_MASK|macro|GIS_CH4_ADDR1_SET_PXP_SEL_MASK
DECL|GIS_CH4_ADDR1_SET_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR1_SET_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR1_SET_REG|macro|GIS_CH4_ADDR1_SET_REG
DECL|GIS_CH4_ADDR1_SET|macro|GIS_CH4_ADDR1_SET
DECL|GIS_CH4_ADDR1_TOG_ADDR_MASK|macro|GIS_CH4_ADDR1_TOG_ADDR_MASK
DECL|GIS_CH4_ADDR1_TOG_ADDR_SHIFT|macro|GIS_CH4_ADDR1_TOG_ADDR_SHIFT
DECL|GIS_CH4_ADDR1_TOG_ADDR|macro|GIS_CH4_ADDR1_TOG_ADDR
DECL|GIS_CH4_ADDR1_TOG_CSI0_SEL_MASK|macro|GIS_CH4_ADDR1_TOG_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR1_TOG_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR1_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_TOG_CSI1_SEL_MASK|macro|GIS_CH4_ADDR1_TOG_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR1_TOG_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR1_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_TOG_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR1_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR1_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR1_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR1_TOG_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR1_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR1_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR1_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR1_TOG_PXP_SEL_MASK|macro|GIS_CH4_ADDR1_TOG_PXP_SEL_MASK
DECL|GIS_CH4_ADDR1_TOG_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR1_TOG_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR1_TOG_REG|macro|GIS_CH4_ADDR1_TOG_REG
DECL|GIS_CH4_ADDR1_TOG|macro|GIS_CH4_ADDR1_TOG
DECL|GIS_CH4_ADDR1|macro|GIS_CH4_ADDR1
DECL|GIS_CH4_ADDR2_ADDR_MASK|macro|GIS_CH4_ADDR2_ADDR_MASK
DECL|GIS_CH4_ADDR2_ADDR_SHIFT|macro|GIS_CH4_ADDR2_ADDR_SHIFT
DECL|GIS_CH4_ADDR2_ADDR|macro|GIS_CH4_ADDR2_ADDR
DECL|GIS_CH4_ADDR2_CLR_ADDR_MASK|macro|GIS_CH4_ADDR2_CLR_ADDR_MASK
DECL|GIS_CH4_ADDR2_CLR_ADDR_SHIFT|macro|GIS_CH4_ADDR2_CLR_ADDR_SHIFT
DECL|GIS_CH4_ADDR2_CLR_ADDR|macro|GIS_CH4_ADDR2_CLR_ADDR
DECL|GIS_CH4_ADDR2_CLR_CSI0_SEL_MASK|macro|GIS_CH4_ADDR2_CLR_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR2_CLR_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR2_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_CLR_CSI1_SEL_MASK|macro|GIS_CH4_ADDR2_CLR_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR2_CLR_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR2_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_CLR_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR2_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR2_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR2_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_CLR_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR2_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR2_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR2_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_CLR_PXP_SEL_MASK|macro|GIS_CH4_ADDR2_CLR_PXP_SEL_MASK
DECL|GIS_CH4_ADDR2_CLR_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR2_CLR_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR2_CLR_REG|macro|GIS_CH4_ADDR2_CLR_REG
DECL|GIS_CH4_ADDR2_CLR|macro|GIS_CH4_ADDR2_CLR
DECL|GIS_CH4_ADDR2_CSI0_SEL_MASK|macro|GIS_CH4_ADDR2_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR2_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR2_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_CSI1_SEL_MASK|macro|GIS_CH4_ADDR2_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR2_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR2_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR2_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR2_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR2_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR2_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR2_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR2_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_PXP_SEL_MASK|macro|GIS_CH4_ADDR2_PXP_SEL_MASK
DECL|GIS_CH4_ADDR2_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR2_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR2_REG|macro|GIS_CH4_ADDR2_REG
DECL|GIS_CH4_ADDR2_SET_ADDR_MASK|macro|GIS_CH4_ADDR2_SET_ADDR_MASK
DECL|GIS_CH4_ADDR2_SET_ADDR_SHIFT|macro|GIS_CH4_ADDR2_SET_ADDR_SHIFT
DECL|GIS_CH4_ADDR2_SET_ADDR|macro|GIS_CH4_ADDR2_SET_ADDR
DECL|GIS_CH4_ADDR2_SET_CSI0_SEL_MASK|macro|GIS_CH4_ADDR2_SET_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR2_SET_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR2_SET_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_SET_CSI1_SEL_MASK|macro|GIS_CH4_ADDR2_SET_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR2_SET_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR2_SET_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_SET_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR2_SET_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR2_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR2_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_SET_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR2_SET_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR2_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR2_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_SET_PXP_SEL_MASK|macro|GIS_CH4_ADDR2_SET_PXP_SEL_MASK
DECL|GIS_CH4_ADDR2_SET_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR2_SET_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR2_SET_REG|macro|GIS_CH4_ADDR2_SET_REG
DECL|GIS_CH4_ADDR2_SET|macro|GIS_CH4_ADDR2_SET
DECL|GIS_CH4_ADDR2_TOG_ADDR_MASK|macro|GIS_CH4_ADDR2_TOG_ADDR_MASK
DECL|GIS_CH4_ADDR2_TOG_ADDR_SHIFT|macro|GIS_CH4_ADDR2_TOG_ADDR_SHIFT
DECL|GIS_CH4_ADDR2_TOG_ADDR|macro|GIS_CH4_ADDR2_TOG_ADDR
DECL|GIS_CH4_ADDR2_TOG_CSI0_SEL_MASK|macro|GIS_CH4_ADDR2_TOG_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR2_TOG_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR2_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_TOG_CSI1_SEL_MASK|macro|GIS_CH4_ADDR2_TOG_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR2_TOG_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR2_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_TOG_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR2_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR2_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR2_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR2_TOG_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR2_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR2_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR2_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR2_TOG_PXP_SEL_MASK|macro|GIS_CH4_ADDR2_TOG_PXP_SEL_MASK
DECL|GIS_CH4_ADDR2_TOG_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR2_TOG_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR2_TOG_REG|macro|GIS_CH4_ADDR2_TOG_REG
DECL|GIS_CH4_ADDR2_TOG|macro|GIS_CH4_ADDR2_TOG
DECL|GIS_CH4_ADDR2|macro|GIS_CH4_ADDR2
DECL|GIS_CH4_ADDR3_ADDR_MASK|macro|GIS_CH4_ADDR3_ADDR_MASK
DECL|GIS_CH4_ADDR3_ADDR_SHIFT|macro|GIS_CH4_ADDR3_ADDR_SHIFT
DECL|GIS_CH4_ADDR3_ADDR|macro|GIS_CH4_ADDR3_ADDR
DECL|GIS_CH4_ADDR3_CLR_ADDR_MASK|macro|GIS_CH4_ADDR3_CLR_ADDR_MASK
DECL|GIS_CH4_ADDR3_CLR_ADDR_SHIFT|macro|GIS_CH4_ADDR3_CLR_ADDR_SHIFT
DECL|GIS_CH4_ADDR3_CLR_ADDR|macro|GIS_CH4_ADDR3_CLR_ADDR
DECL|GIS_CH4_ADDR3_CLR_CSI0_SEL_MASK|macro|GIS_CH4_ADDR3_CLR_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR3_CLR_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR3_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_CLR_CSI1_SEL_MASK|macro|GIS_CH4_ADDR3_CLR_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR3_CLR_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR3_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_CLR_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR3_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR3_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR3_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_CLR_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR3_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR3_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR3_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_CLR_PXP_SEL_MASK|macro|GIS_CH4_ADDR3_CLR_PXP_SEL_MASK
DECL|GIS_CH4_ADDR3_CLR_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR3_CLR_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR3_CLR_REG|macro|GIS_CH4_ADDR3_CLR_REG
DECL|GIS_CH4_ADDR3_CLR|macro|GIS_CH4_ADDR3_CLR
DECL|GIS_CH4_ADDR3_CSI0_SEL_MASK|macro|GIS_CH4_ADDR3_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR3_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR3_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_CSI1_SEL_MASK|macro|GIS_CH4_ADDR3_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR3_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR3_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR3_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR3_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR3_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR3_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR3_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR3_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_PXP_SEL_MASK|macro|GIS_CH4_ADDR3_PXP_SEL_MASK
DECL|GIS_CH4_ADDR3_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR3_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR3_REG|macro|GIS_CH4_ADDR3_REG
DECL|GIS_CH4_ADDR3_SET_ADDR_MASK|macro|GIS_CH4_ADDR3_SET_ADDR_MASK
DECL|GIS_CH4_ADDR3_SET_ADDR_SHIFT|macro|GIS_CH4_ADDR3_SET_ADDR_SHIFT
DECL|GIS_CH4_ADDR3_SET_ADDR|macro|GIS_CH4_ADDR3_SET_ADDR
DECL|GIS_CH4_ADDR3_SET_CSI0_SEL_MASK|macro|GIS_CH4_ADDR3_SET_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR3_SET_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR3_SET_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_SET_CSI1_SEL_MASK|macro|GIS_CH4_ADDR3_SET_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR3_SET_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR3_SET_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_SET_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR3_SET_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR3_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR3_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_SET_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR3_SET_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR3_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR3_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_SET_PXP_SEL_MASK|macro|GIS_CH4_ADDR3_SET_PXP_SEL_MASK
DECL|GIS_CH4_ADDR3_SET_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR3_SET_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR3_SET_REG|macro|GIS_CH4_ADDR3_SET_REG
DECL|GIS_CH4_ADDR3_SET|macro|GIS_CH4_ADDR3_SET
DECL|GIS_CH4_ADDR3_TOG_ADDR_MASK|macro|GIS_CH4_ADDR3_TOG_ADDR_MASK
DECL|GIS_CH4_ADDR3_TOG_ADDR_SHIFT|macro|GIS_CH4_ADDR3_TOG_ADDR_SHIFT
DECL|GIS_CH4_ADDR3_TOG_ADDR|macro|GIS_CH4_ADDR3_TOG_ADDR
DECL|GIS_CH4_ADDR3_TOG_CSI0_SEL_MASK|macro|GIS_CH4_ADDR3_TOG_CSI0_SEL_MASK
DECL|GIS_CH4_ADDR3_TOG_CSI0_SEL_SHIFT|macro|GIS_CH4_ADDR3_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_TOG_CSI1_SEL_MASK|macro|GIS_CH4_ADDR3_TOG_CSI1_SEL_MASK
DECL|GIS_CH4_ADDR3_TOG_CSI1_SEL_SHIFT|macro|GIS_CH4_ADDR3_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_TOG_LCDIF0_SEL_MASK|macro|GIS_CH4_ADDR3_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH4_ADDR3_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH4_ADDR3_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH4_ADDR3_TOG_LCDIF1_SEL_MASK|macro|GIS_CH4_ADDR3_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH4_ADDR3_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH4_ADDR3_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH4_ADDR3_TOG_PXP_SEL_MASK|macro|GIS_CH4_ADDR3_TOG_PXP_SEL_MASK
DECL|GIS_CH4_ADDR3_TOG_PXP_SEL_SHIFT|macro|GIS_CH4_ADDR3_TOG_PXP_SEL_SHIFT
DECL|GIS_CH4_ADDR3_TOG_REG|macro|GIS_CH4_ADDR3_TOG_REG
DECL|GIS_CH4_ADDR3_TOG|macro|GIS_CH4_ADDR3_TOG
DECL|GIS_CH4_ADDR3|macro|GIS_CH4_ADDR3
DECL|GIS_CH4_CTRL_CLR_CMD0_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CLR_CMD0_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CLR_CMD0_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD0_ALU_MASK|macro|GIS_CH4_CTRL_CLR_CMD0_ALU_MASK
DECL|GIS_CH4_CTRL_CLR_CMD0_ALU_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD0_ALU_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD0_ALU|macro|GIS_CH4_CTRL_CLR_CMD0_ALU
DECL|GIS_CH4_CTRL_CLR_CMD0_OPCODE_MASK|macro|GIS_CH4_CTRL_CLR_CMD0_OPCODE_MASK
DECL|GIS_CH4_CTRL_CLR_CMD0_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD0_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD0_OPCODE|macro|GIS_CH4_CTRL_CLR_CMD0_OPCODE
DECL|GIS_CH4_CTRL_CLR_CMD1_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CLR_CMD1_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CLR_CMD1_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD1_ALU_MASK|macro|GIS_CH4_CTRL_CLR_CMD1_ALU_MASK
DECL|GIS_CH4_CTRL_CLR_CMD1_ALU_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD1_ALU_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD1_ALU|macro|GIS_CH4_CTRL_CLR_CMD1_ALU
DECL|GIS_CH4_CTRL_CLR_CMD1_OPCODE_MASK|macro|GIS_CH4_CTRL_CLR_CMD1_OPCODE_MASK
DECL|GIS_CH4_CTRL_CLR_CMD1_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD1_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD1_OPCODE|macro|GIS_CH4_CTRL_CLR_CMD1_OPCODE
DECL|GIS_CH4_CTRL_CLR_CMD2_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CLR_CMD2_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CLR_CMD2_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD2_ALU_MASK|macro|GIS_CH4_CTRL_CLR_CMD2_ALU_MASK
DECL|GIS_CH4_CTRL_CLR_CMD2_ALU_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD2_ALU_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD2_ALU|macro|GIS_CH4_CTRL_CLR_CMD2_ALU
DECL|GIS_CH4_CTRL_CLR_CMD2_OPCODE_MASK|macro|GIS_CH4_CTRL_CLR_CMD2_OPCODE_MASK
DECL|GIS_CH4_CTRL_CLR_CMD2_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD2_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD2_OPCODE|macro|GIS_CH4_CTRL_CLR_CMD2_OPCODE
DECL|GIS_CH4_CTRL_CLR_CMD3_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CLR_CMD3_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CLR_CMD3_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD3_ALU_MASK|macro|GIS_CH4_CTRL_CLR_CMD3_ALU_MASK
DECL|GIS_CH4_CTRL_CLR_CMD3_ALU_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD3_ALU_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD3_ALU|macro|GIS_CH4_CTRL_CLR_CMD3_ALU
DECL|GIS_CH4_CTRL_CLR_CMD3_OPCODE_MASK|macro|GIS_CH4_CTRL_CLR_CMD3_OPCODE_MASK
DECL|GIS_CH4_CTRL_CLR_CMD3_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CLR_CMD3_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CLR_CMD3_OPCODE|macro|GIS_CH4_CTRL_CLR_CMD3_OPCODE
DECL|GIS_CH4_CTRL_CLR_REG|macro|GIS_CH4_CTRL_CLR_REG
DECL|GIS_CH4_CTRL_CLR|macro|GIS_CH4_CTRL_CLR
DECL|GIS_CH4_CTRL_CMD0_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CMD0_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CMD0_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CMD0_ALU_MASK|macro|GIS_CH4_CTRL_CMD0_ALU_MASK
DECL|GIS_CH4_CTRL_CMD0_ALU_SHIFT|macro|GIS_CH4_CTRL_CMD0_ALU_SHIFT
DECL|GIS_CH4_CTRL_CMD0_ALU|macro|GIS_CH4_CTRL_CMD0_ALU
DECL|GIS_CH4_CTRL_CMD0_OPCODE_MASK|macro|GIS_CH4_CTRL_CMD0_OPCODE_MASK
DECL|GIS_CH4_CTRL_CMD0_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CMD0_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CMD0_OPCODE|macro|GIS_CH4_CTRL_CMD0_OPCODE
DECL|GIS_CH4_CTRL_CMD1_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CMD1_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CMD1_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CMD1_ALU_MASK|macro|GIS_CH4_CTRL_CMD1_ALU_MASK
DECL|GIS_CH4_CTRL_CMD1_ALU_SHIFT|macro|GIS_CH4_CTRL_CMD1_ALU_SHIFT
DECL|GIS_CH4_CTRL_CMD1_ALU|macro|GIS_CH4_CTRL_CMD1_ALU
DECL|GIS_CH4_CTRL_CMD1_OPCODE_MASK|macro|GIS_CH4_CTRL_CMD1_OPCODE_MASK
DECL|GIS_CH4_CTRL_CMD1_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CMD1_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CMD1_OPCODE|macro|GIS_CH4_CTRL_CMD1_OPCODE
DECL|GIS_CH4_CTRL_CMD2_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CMD2_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CMD2_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CMD2_ALU_MASK|macro|GIS_CH4_CTRL_CMD2_ALU_MASK
DECL|GIS_CH4_CTRL_CMD2_ALU_SHIFT|macro|GIS_CH4_CTRL_CMD2_ALU_SHIFT
DECL|GIS_CH4_CTRL_CMD2_ALU|macro|GIS_CH4_CTRL_CMD2_ALU
DECL|GIS_CH4_CTRL_CMD2_OPCODE_MASK|macro|GIS_CH4_CTRL_CMD2_OPCODE_MASK
DECL|GIS_CH4_CTRL_CMD2_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CMD2_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CMD2_OPCODE|macro|GIS_CH4_CTRL_CMD2_OPCODE
DECL|GIS_CH4_CTRL_CMD3_ACC_NEG_MASK|macro|GIS_CH4_CTRL_CMD3_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_CMD3_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_CMD3_ALU_MASK|macro|GIS_CH4_CTRL_CMD3_ALU_MASK
DECL|GIS_CH4_CTRL_CMD3_ALU_SHIFT|macro|GIS_CH4_CTRL_CMD3_ALU_SHIFT
DECL|GIS_CH4_CTRL_CMD3_ALU|macro|GIS_CH4_CTRL_CMD3_ALU
DECL|GIS_CH4_CTRL_CMD3_OPCODE_MASK|macro|GIS_CH4_CTRL_CMD3_OPCODE_MASK
DECL|GIS_CH4_CTRL_CMD3_OPCODE_SHIFT|macro|GIS_CH4_CTRL_CMD3_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_CMD3_OPCODE|macro|GIS_CH4_CTRL_CMD3_OPCODE
DECL|GIS_CH4_CTRL_REG|macro|GIS_CH4_CTRL_REG
DECL|GIS_CH4_CTRL_SET_CMD0_ACC_NEG_MASK|macro|GIS_CH4_CTRL_SET_CMD0_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_SET_CMD0_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_SET_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD0_ALU_MASK|macro|GIS_CH4_CTRL_SET_CMD0_ALU_MASK
DECL|GIS_CH4_CTRL_SET_CMD0_ALU_SHIFT|macro|GIS_CH4_CTRL_SET_CMD0_ALU_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD0_ALU|macro|GIS_CH4_CTRL_SET_CMD0_ALU
DECL|GIS_CH4_CTRL_SET_CMD0_OPCODE_MASK|macro|GIS_CH4_CTRL_SET_CMD0_OPCODE_MASK
DECL|GIS_CH4_CTRL_SET_CMD0_OPCODE_SHIFT|macro|GIS_CH4_CTRL_SET_CMD0_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD0_OPCODE|macro|GIS_CH4_CTRL_SET_CMD0_OPCODE
DECL|GIS_CH4_CTRL_SET_CMD1_ACC_NEG_MASK|macro|GIS_CH4_CTRL_SET_CMD1_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_SET_CMD1_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_SET_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD1_ALU_MASK|macro|GIS_CH4_CTRL_SET_CMD1_ALU_MASK
DECL|GIS_CH4_CTRL_SET_CMD1_ALU_SHIFT|macro|GIS_CH4_CTRL_SET_CMD1_ALU_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD1_ALU|macro|GIS_CH4_CTRL_SET_CMD1_ALU
DECL|GIS_CH4_CTRL_SET_CMD1_OPCODE_MASK|macro|GIS_CH4_CTRL_SET_CMD1_OPCODE_MASK
DECL|GIS_CH4_CTRL_SET_CMD1_OPCODE_SHIFT|macro|GIS_CH4_CTRL_SET_CMD1_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD1_OPCODE|macro|GIS_CH4_CTRL_SET_CMD1_OPCODE
DECL|GIS_CH4_CTRL_SET_CMD2_ACC_NEG_MASK|macro|GIS_CH4_CTRL_SET_CMD2_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_SET_CMD2_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_SET_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD2_ALU_MASK|macro|GIS_CH4_CTRL_SET_CMD2_ALU_MASK
DECL|GIS_CH4_CTRL_SET_CMD2_ALU_SHIFT|macro|GIS_CH4_CTRL_SET_CMD2_ALU_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD2_ALU|macro|GIS_CH4_CTRL_SET_CMD2_ALU
DECL|GIS_CH4_CTRL_SET_CMD2_OPCODE_MASK|macro|GIS_CH4_CTRL_SET_CMD2_OPCODE_MASK
DECL|GIS_CH4_CTRL_SET_CMD2_OPCODE_SHIFT|macro|GIS_CH4_CTRL_SET_CMD2_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD2_OPCODE|macro|GIS_CH4_CTRL_SET_CMD2_OPCODE
DECL|GIS_CH4_CTRL_SET_CMD3_ACC_NEG_MASK|macro|GIS_CH4_CTRL_SET_CMD3_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_SET_CMD3_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_SET_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD3_ALU_MASK|macro|GIS_CH4_CTRL_SET_CMD3_ALU_MASK
DECL|GIS_CH4_CTRL_SET_CMD3_ALU_SHIFT|macro|GIS_CH4_CTRL_SET_CMD3_ALU_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD3_ALU|macro|GIS_CH4_CTRL_SET_CMD3_ALU
DECL|GIS_CH4_CTRL_SET_CMD3_OPCODE_MASK|macro|GIS_CH4_CTRL_SET_CMD3_OPCODE_MASK
DECL|GIS_CH4_CTRL_SET_CMD3_OPCODE_SHIFT|macro|GIS_CH4_CTRL_SET_CMD3_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_SET_CMD3_OPCODE|macro|GIS_CH4_CTRL_SET_CMD3_OPCODE
DECL|GIS_CH4_CTRL_SET_REG|macro|GIS_CH4_CTRL_SET_REG
DECL|GIS_CH4_CTRL_SET|macro|GIS_CH4_CTRL_SET
DECL|GIS_CH4_CTRL_TOG_CMD0_ACC_NEG_MASK|macro|GIS_CH4_CTRL_TOG_CMD0_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_TOG_CMD0_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD0_ALU_MASK|macro|GIS_CH4_CTRL_TOG_CMD0_ALU_MASK
DECL|GIS_CH4_CTRL_TOG_CMD0_ALU_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD0_ALU_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD0_ALU|macro|GIS_CH4_CTRL_TOG_CMD0_ALU
DECL|GIS_CH4_CTRL_TOG_CMD0_OPCODE_MASK|macro|GIS_CH4_CTRL_TOG_CMD0_OPCODE_MASK
DECL|GIS_CH4_CTRL_TOG_CMD0_OPCODE_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD0_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD0_OPCODE|macro|GIS_CH4_CTRL_TOG_CMD0_OPCODE
DECL|GIS_CH4_CTRL_TOG_CMD1_ACC_NEG_MASK|macro|GIS_CH4_CTRL_TOG_CMD1_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_TOG_CMD1_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD1_ALU_MASK|macro|GIS_CH4_CTRL_TOG_CMD1_ALU_MASK
DECL|GIS_CH4_CTRL_TOG_CMD1_ALU_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD1_ALU_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD1_ALU|macro|GIS_CH4_CTRL_TOG_CMD1_ALU
DECL|GIS_CH4_CTRL_TOG_CMD1_OPCODE_MASK|macro|GIS_CH4_CTRL_TOG_CMD1_OPCODE_MASK
DECL|GIS_CH4_CTRL_TOG_CMD1_OPCODE_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD1_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD1_OPCODE|macro|GIS_CH4_CTRL_TOG_CMD1_OPCODE
DECL|GIS_CH4_CTRL_TOG_CMD2_ACC_NEG_MASK|macro|GIS_CH4_CTRL_TOG_CMD2_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_TOG_CMD2_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD2_ALU_MASK|macro|GIS_CH4_CTRL_TOG_CMD2_ALU_MASK
DECL|GIS_CH4_CTRL_TOG_CMD2_ALU_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD2_ALU_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD2_ALU|macro|GIS_CH4_CTRL_TOG_CMD2_ALU
DECL|GIS_CH4_CTRL_TOG_CMD2_OPCODE_MASK|macro|GIS_CH4_CTRL_TOG_CMD2_OPCODE_MASK
DECL|GIS_CH4_CTRL_TOG_CMD2_OPCODE_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD2_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD2_OPCODE|macro|GIS_CH4_CTRL_TOG_CMD2_OPCODE
DECL|GIS_CH4_CTRL_TOG_CMD3_ACC_NEG_MASK|macro|GIS_CH4_CTRL_TOG_CMD3_ACC_NEG_MASK
DECL|GIS_CH4_CTRL_TOG_CMD3_ACC_NEG_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD3_ALU_MASK|macro|GIS_CH4_CTRL_TOG_CMD3_ALU_MASK
DECL|GIS_CH4_CTRL_TOG_CMD3_ALU_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD3_ALU_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD3_ALU|macro|GIS_CH4_CTRL_TOG_CMD3_ALU
DECL|GIS_CH4_CTRL_TOG_CMD3_OPCODE_MASK|macro|GIS_CH4_CTRL_TOG_CMD3_OPCODE_MASK
DECL|GIS_CH4_CTRL_TOG_CMD3_OPCODE_SHIFT|macro|GIS_CH4_CTRL_TOG_CMD3_OPCODE_SHIFT
DECL|GIS_CH4_CTRL_TOG_CMD3_OPCODE|macro|GIS_CH4_CTRL_TOG_CMD3_OPCODE
DECL|GIS_CH4_CTRL_TOG_REG|macro|GIS_CH4_CTRL_TOG_REG
DECL|GIS_CH4_CTRL_TOG|macro|GIS_CH4_CTRL_TOG
DECL|GIS_CH4_CTRL|macro|GIS_CH4_CTRL
DECL|GIS_CH4_DATA0_DATA_MASK|macro|GIS_CH4_DATA0_DATA_MASK
DECL|GIS_CH4_DATA0_DATA_SHIFT|macro|GIS_CH4_DATA0_DATA_SHIFT
DECL|GIS_CH4_DATA0_DATA|macro|GIS_CH4_DATA0_DATA
DECL|GIS_CH4_DATA0_REG|macro|GIS_CH4_DATA0_REG
DECL|GIS_CH4_DATA0|macro|GIS_CH4_DATA0
DECL|GIS_CH4_DATA1_DATA_MASK|macro|GIS_CH4_DATA1_DATA_MASK
DECL|GIS_CH4_DATA1_DATA_SHIFT|macro|GIS_CH4_DATA1_DATA_SHIFT
DECL|GIS_CH4_DATA1_DATA|macro|GIS_CH4_DATA1_DATA
DECL|GIS_CH4_DATA1_REG|macro|GIS_CH4_DATA1_REG
DECL|GIS_CH4_DATA1|macro|GIS_CH4_DATA1
DECL|GIS_CH4_DATA2_DATA_MASK|macro|GIS_CH4_DATA2_DATA_MASK
DECL|GIS_CH4_DATA2_DATA_SHIFT|macro|GIS_CH4_DATA2_DATA_SHIFT
DECL|GIS_CH4_DATA2_DATA|macro|GIS_CH4_DATA2_DATA
DECL|GIS_CH4_DATA2_REG|macro|GIS_CH4_DATA2_REG
DECL|GIS_CH4_DATA2|macro|GIS_CH4_DATA2
DECL|GIS_CH4_DATA3_DATA_MASK|macro|GIS_CH4_DATA3_DATA_MASK
DECL|GIS_CH4_DATA3_DATA_SHIFT|macro|GIS_CH4_DATA3_DATA_SHIFT
DECL|GIS_CH4_DATA3_DATA|macro|GIS_CH4_DATA3_DATA
DECL|GIS_CH4_DATA3_REG|macro|GIS_CH4_DATA3_REG
DECL|GIS_CH4_DATA3|macro|GIS_CH4_DATA3
DECL|GIS_CH5_ADDR0_ADDR_MASK|macro|GIS_CH5_ADDR0_ADDR_MASK
DECL|GIS_CH5_ADDR0_ADDR_SHIFT|macro|GIS_CH5_ADDR0_ADDR_SHIFT
DECL|GIS_CH5_ADDR0_ADDR|macro|GIS_CH5_ADDR0_ADDR
DECL|GIS_CH5_ADDR0_CLR_ADDR_MASK|macro|GIS_CH5_ADDR0_CLR_ADDR_MASK
DECL|GIS_CH5_ADDR0_CLR_ADDR_SHIFT|macro|GIS_CH5_ADDR0_CLR_ADDR_SHIFT
DECL|GIS_CH5_ADDR0_CLR_ADDR|macro|GIS_CH5_ADDR0_CLR_ADDR
DECL|GIS_CH5_ADDR0_CLR_CSI0_SEL_MASK|macro|GIS_CH5_ADDR0_CLR_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR0_CLR_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR0_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_CLR_CSI1_SEL_MASK|macro|GIS_CH5_ADDR0_CLR_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR0_CLR_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR0_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_CLR_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR0_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR0_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR0_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_CLR_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR0_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR0_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR0_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_CLR_PXP_SEL_MASK|macro|GIS_CH5_ADDR0_CLR_PXP_SEL_MASK
DECL|GIS_CH5_ADDR0_CLR_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR0_CLR_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR0_CLR_REG|macro|GIS_CH5_ADDR0_CLR_REG
DECL|GIS_CH5_ADDR0_CLR|macro|GIS_CH5_ADDR0_CLR
DECL|GIS_CH5_ADDR0_CSI0_SEL_MASK|macro|GIS_CH5_ADDR0_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR0_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR0_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_CSI1_SEL_MASK|macro|GIS_CH5_ADDR0_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR0_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR0_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR0_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR0_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR0_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR0_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR0_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR0_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_PXP_SEL_MASK|macro|GIS_CH5_ADDR0_PXP_SEL_MASK
DECL|GIS_CH5_ADDR0_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR0_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR0_REG|macro|GIS_CH5_ADDR0_REG
DECL|GIS_CH5_ADDR0_SET_ADDR_MASK|macro|GIS_CH5_ADDR0_SET_ADDR_MASK
DECL|GIS_CH5_ADDR0_SET_ADDR_SHIFT|macro|GIS_CH5_ADDR0_SET_ADDR_SHIFT
DECL|GIS_CH5_ADDR0_SET_ADDR|macro|GIS_CH5_ADDR0_SET_ADDR
DECL|GIS_CH5_ADDR0_SET_CSI0_SEL_MASK|macro|GIS_CH5_ADDR0_SET_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR0_SET_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR0_SET_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_SET_CSI1_SEL_MASK|macro|GIS_CH5_ADDR0_SET_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR0_SET_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR0_SET_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_SET_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR0_SET_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR0_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR0_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_SET_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR0_SET_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR0_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR0_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_SET_PXP_SEL_MASK|macro|GIS_CH5_ADDR0_SET_PXP_SEL_MASK
DECL|GIS_CH5_ADDR0_SET_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR0_SET_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR0_SET_REG|macro|GIS_CH5_ADDR0_SET_REG
DECL|GIS_CH5_ADDR0_SET|macro|GIS_CH5_ADDR0_SET
DECL|GIS_CH5_ADDR0_TOG_ADDR_MASK|macro|GIS_CH5_ADDR0_TOG_ADDR_MASK
DECL|GIS_CH5_ADDR0_TOG_ADDR_SHIFT|macro|GIS_CH5_ADDR0_TOG_ADDR_SHIFT
DECL|GIS_CH5_ADDR0_TOG_ADDR|macro|GIS_CH5_ADDR0_TOG_ADDR
DECL|GIS_CH5_ADDR0_TOG_CSI0_SEL_MASK|macro|GIS_CH5_ADDR0_TOG_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR0_TOG_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR0_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_TOG_CSI1_SEL_MASK|macro|GIS_CH5_ADDR0_TOG_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR0_TOG_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR0_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_TOG_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR0_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR0_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR0_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR0_TOG_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR0_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR0_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR0_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR0_TOG_PXP_SEL_MASK|macro|GIS_CH5_ADDR0_TOG_PXP_SEL_MASK
DECL|GIS_CH5_ADDR0_TOG_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR0_TOG_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR0_TOG_REG|macro|GIS_CH5_ADDR0_TOG_REG
DECL|GIS_CH5_ADDR0_TOG|macro|GIS_CH5_ADDR0_TOG
DECL|GIS_CH5_ADDR0|macro|GIS_CH5_ADDR0
DECL|GIS_CH5_ADDR1_ADDR_MASK|macro|GIS_CH5_ADDR1_ADDR_MASK
DECL|GIS_CH5_ADDR1_ADDR_SHIFT|macro|GIS_CH5_ADDR1_ADDR_SHIFT
DECL|GIS_CH5_ADDR1_ADDR|macro|GIS_CH5_ADDR1_ADDR
DECL|GIS_CH5_ADDR1_CLR_ADDR_MASK|macro|GIS_CH5_ADDR1_CLR_ADDR_MASK
DECL|GIS_CH5_ADDR1_CLR_ADDR_SHIFT|macro|GIS_CH5_ADDR1_CLR_ADDR_SHIFT
DECL|GIS_CH5_ADDR1_CLR_ADDR|macro|GIS_CH5_ADDR1_CLR_ADDR
DECL|GIS_CH5_ADDR1_CLR_CSI0_SEL_MASK|macro|GIS_CH5_ADDR1_CLR_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR1_CLR_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR1_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_CLR_CSI1_SEL_MASK|macro|GIS_CH5_ADDR1_CLR_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR1_CLR_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR1_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_CLR_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR1_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR1_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR1_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_CLR_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR1_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR1_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR1_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_CLR_PXP_SEL_MASK|macro|GIS_CH5_ADDR1_CLR_PXP_SEL_MASK
DECL|GIS_CH5_ADDR1_CLR_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR1_CLR_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR1_CLR_REG|macro|GIS_CH5_ADDR1_CLR_REG
DECL|GIS_CH5_ADDR1_CLR|macro|GIS_CH5_ADDR1_CLR
DECL|GIS_CH5_ADDR1_CSI0_SEL_MASK|macro|GIS_CH5_ADDR1_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR1_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR1_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_CSI1_SEL_MASK|macro|GIS_CH5_ADDR1_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR1_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR1_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR1_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR1_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR1_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR1_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR1_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR1_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_PXP_SEL_MASK|macro|GIS_CH5_ADDR1_PXP_SEL_MASK
DECL|GIS_CH5_ADDR1_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR1_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR1_REG|macro|GIS_CH5_ADDR1_REG
DECL|GIS_CH5_ADDR1_SET_ADDR_MASK|macro|GIS_CH5_ADDR1_SET_ADDR_MASK
DECL|GIS_CH5_ADDR1_SET_ADDR_SHIFT|macro|GIS_CH5_ADDR1_SET_ADDR_SHIFT
DECL|GIS_CH5_ADDR1_SET_ADDR|macro|GIS_CH5_ADDR1_SET_ADDR
DECL|GIS_CH5_ADDR1_SET_CSI0_SEL_MASK|macro|GIS_CH5_ADDR1_SET_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR1_SET_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR1_SET_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_SET_CSI1_SEL_MASK|macro|GIS_CH5_ADDR1_SET_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR1_SET_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR1_SET_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_SET_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR1_SET_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR1_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR1_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_SET_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR1_SET_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR1_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR1_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_SET_PXP_SEL_MASK|macro|GIS_CH5_ADDR1_SET_PXP_SEL_MASK
DECL|GIS_CH5_ADDR1_SET_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR1_SET_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR1_SET_REG|macro|GIS_CH5_ADDR1_SET_REG
DECL|GIS_CH5_ADDR1_SET|macro|GIS_CH5_ADDR1_SET
DECL|GIS_CH5_ADDR1_TOG_ADDR_MASK|macro|GIS_CH5_ADDR1_TOG_ADDR_MASK
DECL|GIS_CH5_ADDR1_TOG_ADDR_SHIFT|macro|GIS_CH5_ADDR1_TOG_ADDR_SHIFT
DECL|GIS_CH5_ADDR1_TOG_ADDR|macro|GIS_CH5_ADDR1_TOG_ADDR
DECL|GIS_CH5_ADDR1_TOG_CSI0_SEL_MASK|macro|GIS_CH5_ADDR1_TOG_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR1_TOG_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR1_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_TOG_CSI1_SEL_MASK|macro|GIS_CH5_ADDR1_TOG_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR1_TOG_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR1_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_TOG_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR1_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR1_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR1_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR1_TOG_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR1_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR1_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR1_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR1_TOG_PXP_SEL_MASK|macro|GIS_CH5_ADDR1_TOG_PXP_SEL_MASK
DECL|GIS_CH5_ADDR1_TOG_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR1_TOG_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR1_TOG_REG|macro|GIS_CH5_ADDR1_TOG_REG
DECL|GIS_CH5_ADDR1_TOG|macro|GIS_CH5_ADDR1_TOG
DECL|GIS_CH5_ADDR1|macro|GIS_CH5_ADDR1
DECL|GIS_CH5_ADDR2_ADDR_MASK|macro|GIS_CH5_ADDR2_ADDR_MASK
DECL|GIS_CH5_ADDR2_ADDR_SHIFT|macro|GIS_CH5_ADDR2_ADDR_SHIFT
DECL|GIS_CH5_ADDR2_ADDR|macro|GIS_CH5_ADDR2_ADDR
DECL|GIS_CH5_ADDR2_CLR_ADDR_MASK|macro|GIS_CH5_ADDR2_CLR_ADDR_MASK
DECL|GIS_CH5_ADDR2_CLR_ADDR_SHIFT|macro|GIS_CH5_ADDR2_CLR_ADDR_SHIFT
DECL|GIS_CH5_ADDR2_CLR_ADDR|macro|GIS_CH5_ADDR2_CLR_ADDR
DECL|GIS_CH5_ADDR2_CLR_CSI0_SEL_MASK|macro|GIS_CH5_ADDR2_CLR_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR2_CLR_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR2_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_CLR_CSI1_SEL_MASK|macro|GIS_CH5_ADDR2_CLR_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR2_CLR_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR2_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_CLR_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR2_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR2_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR2_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_CLR_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR2_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR2_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR2_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_CLR_PXP_SEL_MASK|macro|GIS_CH5_ADDR2_CLR_PXP_SEL_MASK
DECL|GIS_CH5_ADDR2_CLR_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR2_CLR_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR2_CLR_REG|macro|GIS_CH5_ADDR2_CLR_REG
DECL|GIS_CH5_ADDR2_CLR|macro|GIS_CH5_ADDR2_CLR
DECL|GIS_CH5_ADDR2_CSI0_SEL_MASK|macro|GIS_CH5_ADDR2_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR2_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR2_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_CSI1_SEL_MASK|macro|GIS_CH5_ADDR2_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR2_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR2_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR2_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR2_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR2_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR2_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR2_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR2_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_PXP_SEL_MASK|macro|GIS_CH5_ADDR2_PXP_SEL_MASK
DECL|GIS_CH5_ADDR2_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR2_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR2_REG|macro|GIS_CH5_ADDR2_REG
DECL|GIS_CH5_ADDR2_SET_ADDR_MASK|macro|GIS_CH5_ADDR2_SET_ADDR_MASK
DECL|GIS_CH5_ADDR2_SET_ADDR_SHIFT|macro|GIS_CH5_ADDR2_SET_ADDR_SHIFT
DECL|GIS_CH5_ADDR2_SET_ADDR|macro|GIS_CH5_ADDR2_SET_ADDR
DECL|GIS_CH5_ADDR2_SET_CSI0_SEL_MASK|macro|GIS_CH5_ADDR2_SET_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR2_SET_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR2_SET_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_SET_CSI1_SEL_MASK|macro|GIS_CH5_ADDR2_SET_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR2_SET_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR2_SET_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_SET_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR2_SET_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR2_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR2_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_SET_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR2_SET_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR2_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR2_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_SET_PXP_SEL_MASK|macro|GIS_CH5_ADDR2_SET_PXP_SEL_MASK
DECL|GIS_CH5_ADDR2_SET_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR2_SET_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR2_SET_REG|macro|GIS_CH5_ADDR2_SET_REG
DECL|GIS_CH5_ADDR2_SET|macro|GIS_CH5_ADDR2_SET
DECL|GIS_CH5_ADDR2_TOG_ADDR_MASK|macro|GIS_CH5_ADDR2_TOG_ADDR_MASK
DECL|GIS_CH5_ADDR2_TOG_ADDR_SHIFT|macro|GIS_CH5_ADDR2_TOG_ADDR_SHIFT
DECL|GIS_CH5_ADDR2_TOG_ADDR|macro|GIS_CH5_ADDR2_TOG_ADDR
DECL|GIS_CH5_ADDR2_TOG_CSI0_SEL_MASK|macro|GIS_CH5_ADDR2_TOG_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR2_TOG_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR2_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_TOG_CSI1_SEL_MASK|macro|GIS_CH5_ADDR2_TOG_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR2_TOG_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR2_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_TOG_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR2_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR2_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR2_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR2_TOG_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR2_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR2_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR2_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR2_TOG_PXP_SEL_MASK|macro|GIS_CH5_ADDR2_TOG_PXP_SEL_MASK
DECL|GIS_CH5_ADDR2_TOG_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR2_TOG_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR2_TOG_REG|macro|GIS_CH5_ADDR2_TOG_REG
DECL|GIS_CH5_ADDR2_TOG|macro|GIS_CH5_ADDR2_TOG
DECL|GIS_CH5_ADDR2|macro|GIS_CH5_ADDR2
DECL|GIS_CH5_ADDR3_ADDR_MASK|macro|GIS_CH5_ADDR3_ADDR_MASK
DECL|GIS_CH5_ADDR3_ADDR_SHIFT|macro|GIS_CH5_ADDR3_ADDR_SHIFT
DECL|GIS_CH5_ADDR3_ADDR|macro|GIS_CH5_ADDR3_ADDR
DECL|GIS_CH5_ADDR3_CLR_ADDR_MASK|macro|GIS_CH5_ADDR3_CLR_ADDR_MASK
DECL|GIS_CH5_ADDR3_CLR_ADDR_SHIFT|macro|GIS_CH5_ADDR3_CLR_ADDR_SHIFT
DECL|GIS_CH5_ADDR3_CLR_ADDR|macro|GIS_CH5_ADDR3_CLR_ADDR
DECL|GIS_CH5_ADDR3_CLR_CSI0_SEL_MASK|macro|GIS_CH5_ADDR3_CLR_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR3_CLR_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR3_CLR_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_CLR_CSI1_SEL_MASK|macro|GIS_CH5_ADDR3_CLR_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR3_CLR_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR3_CLR_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_CLR_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR3_CLR_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR3_CLR_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR3_CLR_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_CLR_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR3_CLR_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR3_CLR_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR3_CLR_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_CLR_PXP_SEL_MASK|macro|GIS_CH5_ADDR3_CLR_PXP_SEL_MASK
DECL|GIS_CH5_ADDR3_CLR_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR3_CLR_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR3_CLR_REG|macro|GIS_CH5_ADDR3_CLR_REG
DECL|GIS_CH5_ADDR3_CLR|macro|GIS_CH5_ADDR3_CLR
DECL|GIS_CH5_ADDR3_CSI0_SEL_MASK|macro|GIS_CH5_ADDR3_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR3_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR3_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_CSI1_SEL_MASK|macro|GIS_CH5_ADDR3_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR3_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR3_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR3_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR3_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR3_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR3_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR3_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR3_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_PXP_SEL_MASK|macro|GIS_CH5_ADDR3_PXP_SEL_MASK
DECL|GIS_CH5_ADDR3_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR3_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR3_REG|macro|GIS_CH5_ADDR3_REG
DECL|GIS_CH5_ADDR3_SET_ADDR_MASK|macro|GIS_CH5_ADDR3_SET_ADDR_MASK
DECL|GIS_CH5_ADDR3_SET_ADDR_SHIFT|macro|GIS_CH5_ADDR3_SET_ADDR_SHIFT
DECL|GIS_CH5_ADDR3_SET_ADDR|macro|GIS_CH5_ADDR3_SET_ADDR
DECL|GIS_CH5_ADDR3_SET_CSI0_SEL_MASK|macro|GIS_CH5_ADDR3_SET_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR3_SET_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR3_SET_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_SET_CSI1_SEL_MASK|macro|GIS_CH5_ADDR3_SET_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR3_SET_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR3_SET_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_SET_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR3_SET_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR3_SET_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR3_SET_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_SET_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR3_SET_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR3_SET_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR3_SET_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_SET_PXP_SEL_MASK|macro|GIS_CH5_ADDR3_SET_PXP_SEL_MASK
DECL|GIS_CH5_ADDR3_SET_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR3_SET_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR3_SET_REG|macro|GIS_CH5_ADDR3_SET_REG
DECL|GIS_CH5_ADDR3_SET|macro|GIS_CH5_ADDR3_SET
DECL|GIS_CH5_ADDR3_TOG_ADDR_MASK|macro|GIS_CH5_ADDR3_TOG_ADDR_MASK
DECL|GIS_CH5_ADDR3_TOG_ADDR_SHIFT|macro|GIS_CH5_ADDR3_TOG_ADDR_SHIFT
DECL|GIS_CH5_ADDR3_TOG_ADDR|macro|GIS_CH5_ADDR3_TOG_ADDR
DECL|GIS_CH5_ADDR3_TOG_CSI0_SEL_MASK|macro|GIS_CH5_ADDR3_TOG_CSI0_SEL_MASK
DECL|GIS_CH5_ADDR3_TOG_CSI0_SEL_SHIFT|macro|GIS_CH5_ADDR3_TOG_CSI0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_TOG_CSI1_SEL_MASK|macro|GIS_CH5_ADDR3_TOG_CSI1_SEL_MASK
DECL|GIS_CH5_ADDR3_TOG_CSI1_SEL_SHIFT|macro|GIS_CH5_ADDR3_TOG_CSI1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_TOG_LCDIF0_SEL_MASK|macro|GIS_CH5_ADDR3_TOG_LCDIF0_SEL_MASK
DECL|GIS_CH5_ADDR3_TOG_LCDIF0_SEL_SHIFT|macro|GIS_CH5_ADDR3_TOG_LCDIF0_SEL_SHIFT
DECL|GIS_CH5_ADDR3_TOG_LCDIF1_SEL_MASK|macro|GIS_CH5_ADDR3_TOG_LCDIF1_SEL_MASK
DECL|GIS_CH5_ADDR3_TOG_LCDIF1_SEL_SHIFT|macro|GIS_CH5_ADDR3_TOG_LCDIF1_SEL_SHIFT
DECL|GIS_CH5_ADDR3_TOG_PXP_SEL_MASK|macro|GIS_CH5_ADDR3_TOG_PXP_SEL_MASK
DECL|GIS_CH5_ADDR3_TOG_PXP_SEL_SHIFT|macro|GIS_CH5_ADDR3_TOG_PXP_SEL_SHIFT
DECL|GIS_CH5_ADDR3_TOG_REG|macro|GIS_CH5_ADDR3_TOG_REG
DECL|GIS_CH5_ADDR3_TOG|macro|GIS_CH5_ADDR3_TOG
DECL|GIS_CH5_ADDR3|macro|GIS_CH5_ADDR3
DECL|GIS_CH5_CTRL_CLR_CMD0_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CLR_CMD0_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CLR_CMD0_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD0_ALU_MASK|macro|GIS_CH5_CTRL_CLR_CMD0_ALU_MASK
DECL|GIS_CH5_CTRL_CLR_CMD0_ALU_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD0_ALU_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD0_ALU|macro|GIS_CH5_CTRL_CLR_CMD0_ALU
DECL|GIS_CH5_CTRL_CLR_CMD0_OPCODE_MASK|macro|GIS_CH5_CTRL_CLR_CMD0_OPCODE_MASK
DECL|GIS_CH5_CTRL_CLR_CMD0_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD0_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD0_OPCODE|macro|GIS_CH5_CTRL_CLR_CMD0_OPCODE
DECL|GIS_CH5_CTRL_CLR_CMD1_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CLR_CMD1_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CLR_CMD1_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD1_ALU_MASK|macro|GIS_CH5_CTRL_CLR_CMD1_ALU_MASK
DECL|GIS_CH5_CTRL_CLR_CMD1_ALU_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD1_ALU_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD1_ALU|macro|GIS_CH5_CTRL_CLR_CMD1_ALU
DECL|GIS_CH5_CTRL_CLR_CMD1_OPCODE_MASK|macro|GIS_CH5_CTRL_CLR_CMD1_OPCODE_MASK
DECL|GIS_CH5_CTRL_CLR_CMD1_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD1_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD1_OPCODE|macro|GIS_CH5_CTRL_CLR_CMD1_OPCODE
DECL|GIS_CH5_CTRL_CLR_CMD2_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CLR_CMD2_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CLR_CMD2_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD2_ALU_MASK|macro|GIS_CH5_CTRL_CLR_CMD2_ALU_MASK
DECL|GIS_CH5_CTRL_CLR_CMD2_ALU_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD2_ALU_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD2_ALU|macro|GIS_CH5_CTRL_CLR_CMD2_ALU
DECL|GIS_CH5_CTRL_CLR_CMD2_OPCODE_MASK|macro|GIS_CH5_CTRL_CLR_CMD2_OPCODE_MASK
DECL|GIS_CH5_CTRL_CLR_CMD2_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD2_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD2_OPCODE|macro|GIS_CH5_CTRL_CLR_CMD2_OPCODE
DECL|GIS_CH5_CTRL_CLR_CMD3_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CLR_CMD3_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CLR_CMD3_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD3_ALU_MASK|macro|GIS_CH5_CTRL_CLR_CMD3_ALU_MASK
DECL|GIS_CH5_CTRL_CLR_CMD3_ALU_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD3_ALU_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD3_ALU|macro|GIS_CH5_CTRL_CLR_CMD3_ALU
DECL|GIS_CH5_CTRL_CLR_CMD3_OPCODE_MASK|macro|GIS_CH5_CTRL_CLR_CMD3_OPCODE_MASK
DECL|GIS_CH5_CTRL_CLR_CMD3_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CLR_CMD3_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CLR_CMD3_OPCODE|macro|GIS_CH5_CTRL_CLR_CMD3_OPCODE
DECL|GIS_CH5_CTRL_CLR_REG|macro|GIS_CH5_CTRL_CLR_REG
DECL|GIS_CH5_CTRL_CLR|macro|GIS_CH5_CTRL_CLR
DECL|GIS_CH5_CTRL_CMD0_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CMD0_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CMD0_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CMD0_ALU_MASK|macro|GIS_CH5_CTRL_CMD0_ALU_MASK
DECL|GIS_CH5_CTRL_CMD0_ALU_SHIFT|macro|GIS_CH5_CTRL_CMD0_ALU_SHIFT
DECL|GIS_CH5_CTRL_CMD0_ALU|macro|GIS_CH5_CTRL_CMD0_ALU
DECL|GIS_CH5_CTRL_CMD0_OPCODE_MASK|macro|GIS_CH5_CTRL_CMD0_OPCODE_MASK
DECL|GIS_CH5_CTRL_CMD0_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CMD0_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CMD0_OPCODE|macro|GIS_CH5_CTRL_CMD0_OPCODE
DECL|GIS_CH5_CTRL_CMD1_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CMD1_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CMD1_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CMD1_ALU_MASK|macro|GIS_CH5_CTRL_CMD1_ALU_MASK
DECL|GIS_CH5_CTRL_CMD1_ALU_SHIFT|macro|GIS_CH5_CTRL_CMD1_ALU_SHIFT
DECL|GIS_CH5_CTRL_CMD1_ALU|macro|GIS_CH5_CTRL_CMD1_ALU
DECL|GIS_CH5_CTRL_CMD1_OPCODE_MASK|macro|GIS_CH5_CTRL_CMD1_OPCODE_MASK
DECL|GIS_CH5_CTRL_CMD1_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CMD1_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CMD1_OPCODE|macro|GIS_CH5_CTRL_CMD1_OPCODE
DECL|GIS_CH5_CTRL_CMD2_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CMD2_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CMD2_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CMD2_ALU_MASK|macro|GIS_CH5_CTRL_CMD2_ALU_MASK
DECL|GIS_CH5_CTRL_CMD2_ALU_SHIFT|macro|GIS_CH5_CTRL_CMD2_ALU_SHIFT
DECL|GIS_CH5_CTRL_CMD2_ALU|macro|GIS_CH5_CTRL_CMD2_ALU
DECL|GIS_CH5_CTRL_CMD2_OPCODE_MASK|macro|GIS_CH5_CTRL_CMD2_OPCODE_MASK
DECL|GIS_CH5_CTRL_CMD2_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CMD2_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CMD2_OPCODE|macro|GIS_CH5_CTRL_CMD2_OPCODE
DECL|GIS_CH5_CTRL_CMD3_ACC_NEG_MASK|macro|GIS_CH5_CTRL_CMD3_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_CMD3_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_CMD3_ALU_MASK|macro|GIS_CH5_CTRL_CMD3_ALU_MASK
DECL|GIS_CH5_CTRL_CMD3_ALU_SHIFT|macro|GIS_CH5_CTRL_CMD3_ALU_SHIFT
DECL|GIS_CH5_CTRL_CMD3_ALU|macro|GIS_CH5_CTRL_CMD3_ALU
DECL|GIS_CH5_CTRL_CMD3_OPCODE_MASK|macro|GIS_CH5_CTRL_CMD3_OPCODE_MASK
DECL|GIS_CH5_CTRL_CMD3_OPCODE_SHIFT|macro|GIS_CH5_CTRL_CMD3_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_CMD3_OPCODE|macro|GIS_CH5_CTRL_CMD3_OPCODE
DECL|GIS_CH5_CTRL_REG|macro|GIS_CH5_CTRL_REG
DECL|GIS_CH5_CTRL_SET_CMD0_ACC_NEG_MASK|macro|GIS_CH5_CTRL_SET_CMD0_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_SET_CMD0_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_SET_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD0_ALU_MASK|macro|GIS_CH5_CTRL_SET_CMD0_ALU_MASK
DECL|GIS_CH5_CTRL_SET_CMD0_ALU_SHIFT|macro|GIS_CH5_CTRL_SET_CMD0_ALU_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD0_ALU|macro|GIS_CH5_CTRL_SET_CMD0_ALU
DECL|GIS_CH5_CTRL_SET_CMD0_OPCODE_MASK|macro|GIS_CH5_CTRL_SET_CMD0_OPCODE_MASK
DECL|GIS_CH5_CTRL_SET_CMD0_OPCODE_SHIFT|macro|GIS_CH5_CTRL_SET_CMD0_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD0_OPCODE|macro|GIS_CH5_CTRL_SET_CMD0_OPCODE
DECL|GIS_CH5_CTRL_SET_CMD1_ACC_NEG_MASK|macro|GIS_CH5_CTRL_SET_CMD1_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_SET_CMD1_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_SET_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD1_ALU_MASK|macro|GIS_CH5_CTRL_SET_CMD1_ALU_MASK
DECL|GIS_CH5_CTRL_SET_CMD1_ALU_SHIFT|macro|GIS_CH5_CTRL_SET_CMD1_ALU_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD1_ALU|macro|GIS_CH5_CTRL_SET_CMD1_ALU
DECL|GIS_CH5_CTRL_SET_CMD1_OPCODE_MASK|macro|GIS_CH5_CTRL_SET_CMD1_OPCODE_MASK
DECL|GIS_CH5_CTRL_SET_CMD1_OPCODE_SHIFT|macro|GIS_CH5_CTRL_SET_CMD1_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD1_OPCODE|macro|GIS_CH5_CTRL_SET_CMD1_OPCODE
DECL|GIS_CH5_CTRL_SET_CMD2_ACC_NEG_MASK|macro|GIS_CH5_CTRL_SET_CMD2_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_SET_CMD2_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_SET_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD2_ALU_MASK|macro|GIS_CH5_CTRL_SET_CMD2_ALU_MASK
DECL|GIS_CH5_CTRL_SET_CMD2_ALU_SHIFT|macro|GIS_CH5_CTRL_SET_CMD2_ALU_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD2_ALU|macro|GIS_CH5_CTRL_SET_CMD2_ALU
DECL|GIS_CH5_CTRL_SET_CMD2_OPCODE_MASK|macro|GIS_CH5_CTRL_SET_CMD2_OPCODE_MASK
DECL|GIS_CH5_CTRL_SET_CMD2_OPCODE_SHIFT|macro|GIS_CH5_CTRL_SET_CMD2_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD2_OPCODE|macro|GIS_CH5_CTRL_SET_CMD2_OPCODE
DECL|GIS_CH5_CTRL_SET_CMD3_ACC_NEG_MASK|macro|GIS_CH5_CTRL_SET_CMD3_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_SET_CMD3_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_SET_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD3_ALU_MASK|macro|GIS_CH5_CTRL_SET_CMD3_ALU_MASK
DECL|GIS_CH5_CTRL_SET_CMD3_ALU_SHIFT|macro|GIS_CH5_CTRL_SET_CMD3_ALU_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD3_ALU|macro|GIS_CH5_CTRL_SET_CMD3_ALU
DECL|GIS_CH5_CTRL_SET_CMD3_OPCODE_MASK|macro|GIS_CH5_CTRL_SET_CMD3_OPCODE_MASK
DECL|GIS_CH5_CTRL_SET_CMD3_OPCODE_SHIFT|macro|GIS_CH5_CTRL_SET_CMD3_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_SET_CMD3_OPCODE|macro|GIS_CH5_CTRL_SET_CMD3_OPCODE
DECL|GIS_CH5_CTRL_SET_REG|macro|GIS_CH5_CTRL_SET_REG
DECL|GIS_CH5_CTRL_SET|macro|GIS_CH5_CTRL_SET
DECL|GIS_CH5_CTRL_TOG_CMD0_ACC_NEG_MASK|macro|GIS_CH5_CTRL_TOG_CMD0_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_TOG_CMD0_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD0_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD0_ALU_MASK|macro|GIS_CH5_CTRL_TOG_CMD0_ALU_MASK
DECL|GIS_CH5_CTRL_TOG_CMD0_ALU_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD0_ALU_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD0_ALU|macro|GIS_CH5_CTRL_TOG_CMD0_ALU
DECL|GIS_CH5_CTRL_TOG_CMD0_OPCODE_MASK|macro|GIS_CH5_CTRL_TOG_CMD0_OPCODE_MASK
DECL|GIS_CH5_CTRL_TOG_CMD0_OPCODE_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD0_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD0_OPCODE|macro|GIS_CH5_CTRL_TOG_CMD0_OPCODE
DECL|GIS_CH5_CTRL_TOG_CMD1_ACC_NEG_MASK|macro|GIS_CH5_CTRL_TOG_CMD1_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_TOG_CMD1_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD1_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD1_ALU_MASK|macro|GIS_CH5_CTRL_TOG_CMD1_ALU_MASK
DECL|GIS_CH5_CTRL_TOG_CMD1_ALU_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD1_ALU_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD1_ALU|macro|GIS_CH5_CTRL_TOG_CMD1_ALU
DECL|GIS_CH5_CTRL_TOG_CMD1_OPCODE_MASK|macro|GIS_CH5_CTRL_TOG_CMD1_OPCODE_MASK
DECL|GIS_CH5_CTRL_TOG_CMD1_OPCODE_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD1_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD1_OPCODE|macro|GIS_CH5_CTRL_TOG_CMD1_OPCODE
DECL|GIS_CH5_CTRL_TOG_CMD2_ACC_NEG_MASK|macro|GIS_CH5_CTRL_TOG_CMD2_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_TOG_CMD2_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD2_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD2_ALU_MASK|macro|GIS_CH5_CTRL_TOG_CMD2_ALU_MASK
DECL|GIS_CH5_CTRL_TOG_CMD2_ALU_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD2_ALU_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD2_ALU|macro|GIS_CH5_CTRL_TOG_CMD2_ALU
DECL|GIS_CH5_CTRL_TOG_CMD2_OPCODE_MASK|macro|GIS_CH5_CTRL_TOG_CMD2_OPCODE_MASK
DECL|GIS_CH5_CTRL_TOG_CMD2_OPCODE_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD2_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD2_OPCODE|macro|GIS_CH5_CTRL_TOG_CMD2_OPCODE
DECL|GIS_CH5_CTRL_TOG_CMD3_ACC_NEG_MASK|macro|GIS_CH5_CTRL_TOG_CMD3_ACC_NEG_MASK
DECL|GIS_CH5_CTRL_TOG_CMD3_ACC_NEG_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD3_ACC_NEG_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD3_ALU_MASK|macro|GIS_CH5_CTRL_TOG_CMD3_ALU_MASK
DECL|GIS_CH5_CTRL_TOG_CMD3_ALU_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD3_ALU_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD3_ALU|macro|GIS_CH5_CTRL_TOG_CMD3_ALU
DECL|GIS_CH5_CTRL_TOG_CMD3_OPCODE_MASK|macro|GIS_CH5_CTRL_TOG_CMD3_OPCODE_MASK
DECL|GIS_CH5_CTRL_TOG_CMD3_OPCODE_SHIFT|macro|GIS_CH5_CTRL_TOG_CMD3_OPCODE_SHIFT
DECL|GIS_CH5_CTRL_TOG_CMD3_OPCODE|macro|GIS_CH5_CTRL_TOG_CMD3_OPCODE
DECL|GIS_CH5_CTRL_TOG_REG|macro|GIS_CH5_CTRL_TOG_REG
DECL|GIS_CH5_CTRL_TOG|macro|GIS_CH5_CTRL_TOG
DECL|GIS_CH5_CTRL|macro|GIS_CH5_CTRL
DECL|GIS_CH5_DATA0_DATA_MASK|macro|GIS_CH5_DATA0_DATA_MASK
DECL|GIS_CH5_DATA0_DATA_SHIFT|macro|GIS_CH5_DATA0_DATA_SHIFT
DECL|GIS_CH5_DATA0_DATA|macro|GIS_CH5_DATA0_DATA
DECL|GIS_CH5_DATA0_REG|macro|GIS_CH5_DATA0_REG
DECL|GIS_CH5_DATA0|macro|GIS_CH5_DATA0
DECL|GIS_CH5_DATA1_DATA_MASK|macro|GIS_CH5_DATA1_DATA_MASK
DECL|GIS_CH5_DATA1_DATA_SHIFT|macro|GIS_CH5_DATA1_DATA_SHIFT
DECL|GIS_CH5_DATA1_DATA|macro|GIS_CH5_DATA1_DATA
DECL|GIS_CH5_DATA1_REG|macro|GIS_CH5_DATA1_REG
DECL|GIS_CH5_DATA1|macro|GIS_CH5_DATA1
DECL|GIS_CH5_DATA2_DATA_MASK|macro|GIS_CH5_DATA2_DATA_MASK
DECL|GIS_CH5_DATA2_DATA_SHIFT|macro|GIS_CH5_DATA2_DATA_SHIFT
DECL|GIS_CH5_DATA2_DATA|macro|GIS_CH5_DATA2_DATA
DECL|GIS_CH5_DATA2_REG|macro|GIS_CH5_DATA2_REG
DECL|GIS_CH5_DATA2|macro|GIS_CH5_DATA2
DECL|GIS_CH5_DATA3_DATA_MASK|macro|GIS_CH5_DATA3_DATA_MASK
DECL|GIS_CH5_DATA3_DATA_SHIFT|macro|GIS_CH5_DATA3_DATA_SHIFT
DECL|GIS_CH5_DATA3_DATA|macro|GIS_CH5_DATA3_DATA
DECL|GIS_CH5_DATA3_REG|macro|GIS_CH5_DATA3_REG
DECL|GIS_CH5_DATA3|macro|GIS_CH5_DATA3
DECL|GIS_CONFIG0_CH0_MAPPING_MASK|macro|GIS_CONFIG0_CH0_MAPPING_MASK
DECL|GIS_CONFIG0_CH0_MAPPING_SHIFT|macro|GIS_CONFIG0_CH0_MAPPING_SHIFT
DECL|GIS_CONFIG0_CH0_MAPPING|macro|GIS_CONFIG0_CH0_MAPPING
DECL|GIS_CONFIG0_CH0_NUM_MASK|macro|GIS_CONFIG0_CH0_NUM_MASK
DECL|GIS_CONFIG0_CH0_NUM_SHIFT|macro|GIS_CONFIG0_CH0_NUM_SHIFT
DECL|GIS_CONFIG0_CH0_NUM|macro|GIS_CONFIG0_CH0_NUM
DECL|GIS_CONFIG0_CH1_MAPPING_MASK|macro|GIS_CONFIG0_CH1_MAPPING_MASK
DECL|GIS_CONFIG0_CH1_MAPPING_SHIFT|macro|GIS_CONFIG0_CH1_MAPPING_SHIFT
DECL|GIS_CONFIG0_CH1_MAPPING|macro|GIS_CONFIG0_CH1_MAPPING
DECL|GIS_CONFIG0_CH1_NUM_MASK|macro|GIS_CONFIG0_CH1_NUM_MASK
DECL|GIS_CONFIG0_CH1_NUM_SHIFT|macro|GIS_CONFIG0_CH1_NUM_SHIFT
DECL|GIS_CONFIG0_CH1_NUM|macro|GIS_CONFIG0_CH1_NUM
DECL|GIS_CONFIG0_CH2_MAPPING_MASK|macro|GIS_CONFIG0_CH2_MAPPING_MASK
DECL|GIS_CONFIG0_CH2_MAPPING_SHIFT|macro|GIS_CONFIG0_CH2_MAPPING_SHIFT
DECL|GIS_CONFIG0_CH2_MAPPING|macro|GIS_CONFIG0_CH2_MAPPING
DECL|GIS_CONFIG0_CH2_NUM_MASK|macro|GIS_CONFIG0_CH2_NUM_MASK
DECL|GIS_CONFIG0_CH2_NUM_SHIFT|macro|GIS_CONFIG0_CH2_NUM_SHIFT
DECL|GIS_CONFIG0_CH2_NUM|macro|GIS_CONFIG0_CH2_NUM
DECL|GIS_CONFIG0_CH3_MAPPING_MASK|macro|GIS_CONFIG0_CH3_MAPPING_MASK
DECL|GIS_CONFIG0_CH3_MAPPING_SHIFT|macro|GIS_CONFIG0_CH3_MAPPING_SHIFT
DECL|GIS_CONFIG0_CH3_MAPPING|macro|GIS_CONFIG0_CH3_MAPPING
DECL|GIS_CONFIG0_CH3_NUM_MASK|macro|GIS_CONFIG0_CH3_NUM_MASK
DECL|GIS_CONFIG0_CH3_NUM_SHIFT|macro|GIS_CONFIG0_CH3_NUM_SHIFT
DECL|GIS_CONFIG0_CH3_NUM|macro|GIS_CONFIG0_CH3_NUM
DECL|GIS_CONFIG0_CLR_CH0_MAPPING_MASK|macro|GIS_CONFIG0_CLR_CH0_MAPPING_MASK
DECL|GIS_CONFIG0_CLR_CH0_MAPPING_SHIFT|macro|GIS_CONFIG0_CLR_CH0_MAPPING_SHIFT
DECL|GIS_CONFIG0_CLR_CH0_MAPPING|macro|GIS_CONFIG0_CLR_CH0_MAPPING
DECL|GIS_CONFIG0_CLR_CH0_NUM_MASK|macro|GIS_CONFIG0_CLR_CH0_NUM_MASK
DECL|GIS_CONFIG0_CLR_CH0_NUM_SHIFT|macro|GIS_CONFIG0_CLR_CH0_NUM_SHIFT
DECL|GIS_CONFIG0_CLR_CH0_NUM|macro|GIS_CONFIG0_CLR_CH0_NUM
DECL|GIS_CONFIG0_CLR_CH1_MAPPING_MASK|macro|GIS_CONFIG0_CLR_CH1_MAPPING_MASK
DECL|GIS_CONFIG0_CLR_CH1_MAPPING_SHIFT|macro|GIS_CONFIG0_CLR_CH1_MAPPING_SHIFT
DECL|GIS_CONFIG0_CLR_CH1_MAPPING|macro|GIS_CONFIG0_CLR_CH1_MAPPING
DECL|GIS_CONFIG0_CLR_CH1_NUM_MASK|macro|GIS_CONFIG0_CLR_CH1_NUM_MASK
DECL|GIS_CONFIG0_CLR_CH1_NUM_SHIFT|macro|GIS_CONFIG0_CLR_CH1_NUM_SHIFT
DECL|GIS_CONFIG0_CLR_CH1_NUM|macro|GIS_CONFIG0_CLR_CH1_NUM
DECL|GIS_CONFIG0_CLR_CH2_MAPPING_MASK|macro|GIS_CONFIG0_CLR_CH2_MAPPING_MASK
DECL|GIS_CONFIG0_CLR_CH2_MAPPING_SHIFT|macro|GIS_CONFIG0_CLR_CH2_MAPPING_SHIFT
DECL|GIS_CONFIG0_CLR_CH2_MAPPING|macro|GIS_CONFIG0_CLR_CH2_MAPPING
DECL|GIS_CONFIG0_CLR_CH2_NUM_MASK|macro|GIS_CONFIG0_CLR_CH2_NUM_MASK
DECL|GIS_CONFIG0_CLR_CH2_NUM_SHIFT|macro|GIS_CONFIG0_CLR_CH2_NUM_SHIFT
DECL|GIS_CONFIG0_CLR_CH2_NUM|macro|GIS_CONFIG0_CLR_CH2_NUM
DECL|GIS_CONFIG0_CLR_CH3_MAPPING_MASK|macro|GIS_CONFIG0_CLR_CH3_MAPPING_MASK
DECL|GIS_CONFIG0_CLR_CH3_MAPPING_SHIFT|macro|GIS_CONFIG0_CLR_CH3_MAPPING_SHIFT
DECL|GIS_CONFIG0_CLR_CH3_MAPPING|macro|GIS_CONFIG0_CLR_CH3_MAPPING
DECL|GIS_CONFIG0_CLR_CH3_NUM_MASK|macro|GIS_CONFIG0_CLR_CH3_NUM_MASK
DECL|GIS_CONFIG0_CLR_CH3_NUM_SHIFT|macro|GIS_CONFIG0_CLR_CH3_NUM_SHIFT
DECL|GIS_CONFIG0_CLR_CH3_NUM|macro|GIS_CONFIG0_CLR_CH3_NUM
DECL|GIS_CONFIG0_CLR_REG|macro|GIS_CONFIG0_CLR_REG
DECL|GIS_CONFIG0_CLR|macro|GIS_CONFIG0_CLR
DECL|GIS_CONFIG0_REG|macro|GIS_CONFIG0_REG
DECL|GIS_CONFIG0_SET_CH0_MAPPING_MASK|macro|GIS_CONFIG0_SET_CH0_MAPPING_MASK
DECL|GIS_CONFIG0_SET_CH0_MAPPING_SHIFT|macro|GIS_CONFIG0_SET_CH0_MAPPING_SHIFT
DECL|GIS_CONFIG0_SET_CH0_MAPPING|macro|GIS_CONFIG0_SET_CH0_MAPPING
DECL|GIS_CONFIG0_SET_CH0_NUM_MASK|macro|GIS_CONFIG0_SET_CH0_NUM_MASK
DECL|GIS_CONFIG0_SET_CH0_NUM_SHIFT|macro|GIS_CONFIG0_SET_CH0_NUM_SHIFT
DECL|GIS_CONFIG0_SET_CH0_NUM|macro|GIS_CONFIG0_SET_CH0_NUM
DECL|GIS_CONFIG0_SET_CH1_MAPPING_MASK|macro|GIS_CONFIG0_SET_CH1_MAPPING_MASK
DECL|GIS_CONFIG0_SET_CH1_MAPPING_SHIFT|macro|GIS_CONFIG0_SET_CH1_MAPPING_SHIFT
DECL|GIS_CONFIG0_SET_CH1_MAPPING|macro|GIS_CONFIG0_SET_CH1_MAPPING
DECL|GIS_CONFIG0_SET_CH1_NUM_MASK|macro|GIS_CONFIG0_SET_CH1_NUM_MASK
DECL|GIS_CONFIG0_SET_CH1_NUM_SHIFT|macro|GIS_CONFIG0_SET_CH1_NUM_SHIFT
DECL|GIS_CONFIG0_SET_CH1_NUM|macro|GIS_CONFIG0_SET_CH1_NUM
DECL|GIS_CONFIG0_SET_CH2_MAPPING_MASK|macro|GIS_CONFIG0_SET_CH2_MAPPING_MASK
DECL|GIS_CONFIG0_SET_CH2_MAPPING_SHIFT|macro|GIS_CONFIG0_SET_CH2_MAPPING_SHIFT
DECL|GIS_CONFIG0_SET_CH2_MAPPING|macro|GIS_CONFIG0_SET_CH2_MAPPING
DECL|GIS_CONFIG0_SET_CH2_NUM_MASK|macro|GIS_CONFIG0_SET_CH2_NUM_MASK
DECL|GIS_CONFIG0_SET_CH2_NUM_SHIFT|macro|GIS_CONFIG0_SET_CH2_NUM_SHIFT
DECL|GIS_CONFIG0_SET_CH2_NUM|macro|GIS_CONFIG0_SET_CH2_NUM
DECL|GIS_CONFIG0_SET_CH3_MAPPING_MASK|macro|GIS_CONFIG0_SET_CH3_MAPPING_MASK
DECL|GIS_CONFIG0_SET_CH3_MAPPING_SHIFT|macro|GIS_CONFIG0_SET_CH3_MAPPING_SHIFT
DECL|GIS_CONFIG0_SET_CH3_MAPPING|macro|GIS_CONFIG0_SET_CH3_MAPPING
DECL|GIS_CONFIG0_SET_CH3_NUM_MASK|macro|GIS_CONFIG0_SET_CH3_NUM_MASK
DECL|GIS_CONFIG0_SET_CH3_NUM_SHIFT|macro|GIS_CONFIG0_SET_CH3_NUM_SHIFT
DECL|GIS_CONFIG0_SET_CH3_NUM|macro|GIS_CONFIG0_SET_CH3_NUM
DECL|GIS_CONFIG0_SET_REG|macro|GIS_CONFIG0_SET_REG
DECL|GIS_CONFIG0_SET|macro|GIS_CONFIG0_SET
DECL|GIS_CONFIG0_TOG_CH0_MAPPING_MASK|macro|GIS_CONFIG0_TOG_CH0_MAPPING_MASK
DECL|GIS_CONFIG0_TOG_CH0_MAPPING_SHIFT|macro|GIS_CONFIG0_TOG_CH0_MAPPING_SHIFT
DECL|GIS_CONFIG0_TOG_CH0_MAPPING|macro|GIS_CONFIG0_TOG_CH0_MAPPING
DECL|GIS_CONFIG0_TOG_CH0_NUM_MASK|macro|GIS_CONFIG0_TOG_CH0_NUM_MASK
DECL|GIS_CONFIG0_TOG_CH0_NUM_SHIFT|macro|GIS_CONFIG0_TOG_CH0_NUM_SHIFT
DECL|GIS_CONFIG0_TOG_CH0_NUM|macro|GIS_CONFIG0_TOG_CH0_NUM
DECL|GIS_CONFIG0_TOG_CH1_MAPPING_MASK|macro|GIS_CONFIG0_TOG_CH1_MAPPING_MASK
DECL|GIS_CONFIG0_TOG_CH1_MAPPING_SHIFT|macro|GIS_CONFIG0_TOG_CH1_MAPPING_SHIFT
DECL|GIS_CONFIG0_TOG_CH1_MAPPING|macro|GIS_CONFIG0_TOG_CH1_MAPPING
DECL|GIS_CONFIG0_TOG_CH1_NUM_MASK|macro|GIS_CONFIG0_TOG_CH1_NUM_MASK
DECL|GIS_CONFIG0_TOG_CH1_NUM_SHIFT|macro|GIS_CONFIG0_TOG_CH1_NUM_SHIFT
DECL|GIS_CONFIG0_TOG_CH1_NUM|macro|GIS_CONFIG0_TOG_CH1_NUM
DECL|GIS_CONFIG0_TOG_CH2_MAPPING_MASK|macro|GIS_CONFIG0_TOG_CH2_MAPPING_MASK
DECL|GIS_CONFIG0_TOG_CH2_MAPPING_SHIFT|macro|GIS_CONFIG0_TOG_CH2_MAPPING_SHIFT
DECL|GIS_CONFIG0_TOG_CH2_MAPPING|macro|GIS_CONFIG0_TOG_CH2_MAPPING
DECL|GIS_CONFIG0_TOG_CH2_NUM_MASK|macro|GIS_CONFIG0_TOG_CH2_NUM_MASK
DECL|GIS_CONFIG0_TOG_CH2_NUM_SHIFT|macro|GIS_CONFIG0_TOG_CH2_NUM_SHIFT
DECL|GIS_CONFIG0_TOG_CH2_NUM|macro|GIS_CONFIG0_TOG_CH2_NUM
DECL|GIS_CONFIG0_TOG_CH3_MAPPING_MASK|macro|GIS_CONFIG0_TOG_CH3_MAPPING_MASK
DECL|GIS_CONFIG0_TOG_CH3_MAPPING_SHIFT|macro|GIS_CONFIG0_TOG_CH3_MAPPING_SHIFT
DECL|GIS_CONFIG0_TOG_CH3_MAPPING|macro|GIS_CONFIG0_TOG_CH3_MAPPING
DECL|GIS_CONFIG0_TOG_CH3_NUM_MASK|macro|GIS_CONFIG0_TOG_CH3_NUM_MASK
DECL|GIS_CONFIG0_TOG_CH3_NUM_SHIFT|macro|GIS_CONFIG0_TOG_CH3_NUM_SHIFT
DECL|GIS_CONFIG0_TOG_CH3_NUM|macro|GIS_CONFIG0_TOG_CH3_NUM
DECL|GIS_CONFIG0_TOG_REG|macro|GIS_CONFIG0_TOG_REG
DECL|GIS_CONFIG0_TOG|macro|GIS_CONFIG0_TOG
DECL|GIS_CONFIG0|macro|GIS_CONFIG0
DECL|GIS_CONFIG1_CH4_MAPPING_MASK|macro|GIS_CONFIG1_CH4_MAPPING_MASK
DECL|GIS_CONFIG1_CH4_MAPPING_SHIFT|macro|GIS_CONFIG1_CH4_MAPPING_SHIFT
DECL|GIS_CONFIG1_CH4_MAPPING|macro|GIS_CONFIG1_CH4_MAPPING
DECL|GIS_CONFIG1_CH4_NUM_MASK|macro|GIS_CONFIG1_CH4_NUM_MASK
DECL|GIS_CONFIG1_CH4_NUM_SHIFT|macro|GIS_CONFIG1_CH4_NUM_SHIFT
DECL|GIS_CONFIG1_CH4_NUM|macro|GIS_CONFIG1_CH4_NUM
DECL|GIS_CONFIG1_CH5_MAPPING_MASK|macro|GIS_CONFIG1_CH5_MAPPING_MASK
DECL|GIS_CONFIG1_CH5_MAPPING_SHIFT|macro|GIS_CONFIG1_CH5_MAPPING_SHIFT
DECL|GIS_CONFIG1_CH5_MAPPING|macro|GIS_CONFIG1_CH5_MAPPING
DECL|GIS_CONFIG1_CH5_NUM_MASK|macro|GIS_CONFIG1_CH5_NUM_MASK
DECL|GIS_CONFIG1_CH5_NUM_SHIFT|macro|GIS_CONFIG1_CH5_NUM_SHIFT
DECL|GIS_CONFIG1_CH5_NUM|macro|GIS_CONFIG1_CH5_NUM
DECL|GIS_CONFIG1_CLR_CH4_MAPPING_MASK|macro|GIS_CONFIG1_CLR_CH4_MAPPING_MASK
DECL|GIS_CONFIG1_CLR_CH4_MAPPING_SHIFT|macro|GIS_CONFIG1_CLR_CH4_MAPPING_SHIFT
DECL|GIS_CONFIG1_CLR_CH4_MAPPING|macro|GIS_CONFIG1_CLR_CH4_MAPPING
DECL|GIS_CONFIG1_CLR_CH4_NUM_MASK|macro|GIS_CONFIG1_CLR_CH4_NUM_MASK
DECL|GIS_CONFIG1_CLR_CH4_NUM_SHIFT|macro|GIS_CONFIG1_CLR_CH4_NUM_SHIFT
DECL|GIS_CONFIG1_CLR_CH4_NUM|macro|GIS_CONFIG1_CLR_CH4_NUM
DECL|GIS_CONFIG1_CLR_CH5_MAPPING_MASK|macro|GIS_CONFIG1_CLR_CH5_MAPPING_MASK
DECL|GIS_CONFIG1_CLR_CH5_MAPPING_SHIFT|macro|GIS_CONFIG1_CLR_CH5_MAPPING_SHIFT
DECL|GIS_CONFIG1_CLR_CH5_MAPPING|macro|GIS_CONFIG1_CLR_CH5_MAPPING
DECL|GIS_CONFIG1_CLR_CH5_NUM_MASK|macro|GIS_CONFIG1_CLR_CH5_NUM_MASK
DECL|GIS_CONFIG1_CLR_CH5_NUM_SHIFT|macro|GIS_CONFIG1_CLR_CH5_NUM_SHIFT
DECL|GIS_CONFIG1_CLR_CH5_NUM|macro|GIS_CONFIG1_CLR_CH5_NUM
DECL|GIS_CONFIG1_CLR_REG|macro|GIS_CONFIG1_CLR_REG
DECL|GIS_CONFIG1_CLR|macro|GIS_CONFIG1_CLR
DECL|GIS_CONFIG1_REG|macro|GIS_CONFIG1_REG
DECL|GIS_CONFIG1_SET_CH4_MAPPING_MASK|macro|GIS_CONFIG1_SET_CH4_MAPPING_MASK
DECL|GIS_CONFIG1_SET_CH4_MAPPING_SHIFT|macro|GIS_CONFIG1_SET_CH4_MAPPING_SHIFT
DECL|GIS_CONFIG1_SET_CH4_MAPPING|macro|GIS_CONFIG1_SET_CH4_MAPPING
DECL|GIS_CONFIG1_SET_CH4_NUM_MASK|macro|GIS_CONFIG1_SET_CH4_NUM_MASK
DECL|GIS_CONFIG1_SET_CH4_NUM_SHIFT|macro|GIS_CONFIG1_SET_CH4_NUM_SHIFT
DECL|GIS_CONFIG1_SET_CH4_NUM|macro|GIS_CONFIG1_SET_CH4_NUM
DECL|GIS_CONFIG1_SET_CH5_MAPPING_MASK|macro|GIS_CONFIG1_SET_CH5_MAPPING_MASK
DECL|GIS_CONFIG1_SET_CH5_MAPPING_SHIFT|macro|GIS_CONFIG1_SET_CH5_MAPPING_SHIFT
DECL|GIS_CONFIG1_SET_CH5_MAPPING|macro|GIS_CONFIG1_SET_CH5_MAPPING
DECL|GIS_CONFIG1_SET_CH5_NUM_MASK|macro|GIS_CONFIG1_SET_CH5_NUM_MASK
DECL|GIS_CONFIG1_SET_CH5_NUM_SHIFT|macro|GIS_CONFIG1_SET_CH5_NUM_SHIFT
DECL|GIS_CONFIG1_SET_CH5_NUM|macro|GIS_CONFIG1_SET_CH5_NUM
DECL|GIS_CONFIG1_SET_REG|macro|GIS_CONFIG1_SET_REG
DECL|GIS_CONFIG1_SET|macro|GIS_CONFIG1_SET
DECL|GIS_CONFIG1_TOG_CH4_MAPPING_MASK|macro|GIS_CONFIG1_TOG_CH4_MAPPING_MASK
DECL|GIS_CONFIG1_TOG_CH4_MAPPING_SHIFT|macro|GIS_CONFIG1_TOG_CH4_MAPPING_SHIFT
DECL|GIS_CONFIG1_TOG_CH4_MAPPING|macro|GIS_CONFIG1_TOG_CH4_MAPPING
DECL|GIS_CONFIG1_TOG_CH4_NUM_MASK|macro|GIS_CONFIG1_TOG_CH4_NUM_MASK
DECL|GIS_CONFIG1_TOG_CH4_NUM_SHIFT|macro|GIS_CONFIG1_TOG_CH4_NUM_SHIFT
DECL|GIS_CONFIG1_TOG_CH4_NUM|macro|GIS_CONFIG1_TOG_CH4_NUM
DECL|GIS_CONFIG1_TOG_CH5_MAPPING_MASK|macro|GIS_CONFIG1_TOG_CH5_MAPPING_MASK
DECL|GIS_CONFIG1_TOG_CH5_MAPPING_SHIFT|macro|GIS_CONFIG1_TOG_CH5_MAPPING_SHIFT
DECL|GIS_CONFIG1_TOG_CH5_MAPPING|macro|GIS_CONFIG1_TOG_CH5_MAPPING
DECL|GIS_CONFIG1_TOG_CH5_NUM_MASK|macro|GIS_CONFIG1_TOG_CH5_NUM_MASK
DECL|GIS_CONFIG1_TOG_CH5_NUM_SHIFT|macro|GIS_CONFIG1_TOG_CH5_NUM_SHIFT
DECL|GIS_CONFIG1_TOG_CH5_NUM|macro|GIS_CONFIG1_TOG_CH5_NUM
DECL|GIS_CONFIG1_TOG_REG|macro|GIS_CONFIG1_TOG_REG
DECL|GIS_CONFIG1_TOG|macro|GIS_CONFIG1_TOG
DECL|GIS_CONFIG1|macro|GIS_CONFIG1
DECL|GIS_CTRL_CLKGATE_MASK|macro|GIS_CTRL_CLKGATE_MASK
DECL|GIS_CTRL_CLKGATE_SHIFT|macro|GIS_CTRL_CLKGATE_SHIFT
DECL|GIS_CTRL_CLR_CLKGATE_MASK|macro|GIS_CTRL_CLR_CLKGATE_MASK
DECL|GIS_CTRL_CLR_CLKGATE_SHIFT|macro|GIS_CTRL_CLR_CLKGATE_SHIFT
DECL|GIS_CTRL_CLR_CSI0_IRQ_POLARITY_MASK|macro|GIS_CTRL_CLR_CSI0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CLR_CSI0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CLR_CSI0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CLR_CSI1_IRQ_POLARITY_MASK|macro|GIS_CTRL_CLR_CSI1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CLR_CSI1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CLR_CSI1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CLR_CSI_SEL_MASK|macro|GIS_CTRL_CLR_CSI_SEL_MASK
DECL|GIS_CTRL_CLR_CSI_SEL_SHIFT|macro|GIS_CTRL_CLR_CSI_SEL_SHIFT
DECL|GIS_CTRL_CLR_ENABLE_MASK|macro|GIS_CTRL_CLR_ENABLE_MASK
DECL|GIS_CTRL_CLR_ENABLE_SHIFT|macro|GIS_CTRL_CLR_ENABLE_SHIFT
DECL|GIS_CTRL_CLR_FB_START_MASK|macro|GIS_CTRL_CLR_FB_START_MASK
DECL|GIS_CTRL_CLR_FB_START_SHIFT|macro|GIS_CTRL_CLR_FB_START_SHIFT
DECL|GIS_CTRL_CLR_LCDIF0_IRQ_POLARITY_MASK|macro|GIS_CTRL_CLR_LCDIF0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CLR_LCDIF0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CLR_LCDIF0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CLR_LCDIF1_IRQ_POLARITY_MASK|macro|GIS_CTRL_CLR_LCDIF1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CLR_LCDIF1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CLR_LCDIF1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CLR_LCDIF_SEL_MASK|macro|GIS_CTRL_CLR_LCDIF_SEL_MASK
DECL|GIS_CTRL_CLR_LCDIF_SEL_SHIFT|macro|GIS_CTRL_CLR_LCDIF_SEL_SHIFT
DECL|GIS_CTRL_CLR_PXP_IRQ_POLARITY_MASK|macro|GIS_CTRL_CLR_PXP_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CLR_PXP_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CLR_PXP_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CLR_REG|macro|GIS_CTRL_CLR_REG
DECL|GIS_CTRL_CLR_SFTRST_MASK|macro|GIS_CTRL_CLR_SFTRST_MASK
DECL|GIS_CTRL_CLR_SFTRST_SHIFT|macro|GIS_CTRL_CLR_SFTRST_SHIFT
DECL|GIS_CTRL_CLR|macro|GIS_CTRL_CLR
DECL|GIS_CTRL_CSI0_IRQ_POLARITY_MASK|macro|GIS_CTRL_CSI0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CSI0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CSI0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CSI1_IRQ_POLARITY_MASK|macro|GIS_CTRL_CSI1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_CSI1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_CSI1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_CSI_SEL_MASK|macro|GIS_CTRL_CSI_SEL_MASK
DECL|GIS_CTRL_CSI_SEL_SHIFT|macro|GIS_CTRL_CSI_SEL_SHIFT
DECL|GIS_CTRL_ENABLE_MASK|macro|GIS_CTRL_ENABLE_MASK
DECL|GIS_CTRL_ENABLE_SHIFT|macro|GIS_CTRL_ENABLE_SHIFT
DECL|GIS_CTRL_FB_START_MASK|macro|GIS_CTRL_FB_START_MASK
DECL|GIS_CTRL_FB_START_SHIFT|macro|GIS_CTRL_FB_START_SHIFT
DECL|GIS_CTRL_LCDIF0_IRQ_POLARITY_MASK|macro|GIS_CTRL_LCDIF0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_LCDIF0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_LCDIF0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_LCDIF1_IRQ_POLARITY_MASK|macro|GIS_CTRL_LCDIF1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_LCDIF1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_LCDIF1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_LCDIF_SEL_MASK|macro|GIS_CTRL_LCDIF_SEL_MASK
DECL|GIS_CTRL_LCDIF_SEL_SHIFT|macro|GIS_CTRL_LCDIF_SEL_SHIFT
DECL|GIS_CTRL_PXP_IRQ_POLARITY_MASK|macro|GIS_CTRL_PXP_IRQ_POLARITY_MASK
DECL|GIS_CTRL_PXP_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_PXP_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_REG|macro|GIS_CTRL_REG
DECL|GIS_CTRL_SET_CLKGATE_MASK|macro|GIS_CTRL_SET_CLKGATE_MASK
DECL|GIS_CTRL_SET_CLKGATE_SHIFT|macro|GIS_CTRL_SET_CLKGATE_SHIFT
DECL|GIS_CTRL_SET_CSI0_IRQ_POLARITY_MASK|macro|GIS_CTRL_SET_CSI0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_SET_CSI0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_SET_CSI0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_SET_CSI1_IRQ_POLARITY_MASK|macro|GIS_CTRL_SET_CSI1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_SET_CSI1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_SET_CSI1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_SET_CSI_SEL_MASK|macro|GIS_CTRL_SET_CSI_SEL_MASK
DECL|GIS_CTRL_SET_CSI_SEL_SHIFT|macro|GIS_CTRL_SET_CSI_SEL_SHIFT
DECL|GIS_CTRL_SET_ENABLE_MASK|macro|GIS_CTRL_SET_ENABLE_MASK
DECL|GIS_CTRL_SET_ENABLE_SHIFT|macro|GIS_CTRL_SET_ENABLE_SHIFT
DECL|GIS_CTRL_SET_FB_START_MASK|macro|GIS_CTRL_SET_FB_START_MASK
DECL|GIS_CTRL_SET_FB_START_SHIFT|macro|GIS_CTRL_SET_FB_START_SHIFT
DECL|GIS_CTRL_SET_LCDIF0_IRQ_POLARITY_MASK|macro|GIS_CTRL_SET_LCDIF0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_SET_LCDIF0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_SET_LCDIF0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_SET_LCDIF1_IRQ_POLARITY_MASK|macro|GIS_CTRL_SET_LCDIF1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_SET_LCDIF1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_SET_LCDIF1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_SET_LCDIF_SEL_MASK|macro|GIS_CTRL_SET_LCDIF_SEL_MASK
DECL|GIS_CTRL_SET_LCDIF_SEL_SHIFT|macro|GIS_CTRL_SET_LCDIF_SEL_SHIFT
DECL|GIS_CTRL_SET_PXP_IRQ_POLARITY_MASK|macro|GIS_CTRL_SET_PXP_IRQ_POLARITY_MASK
DECL|GIS_CTRL_SET_PXP_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_SET_PXP_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_SET_REG|macro|GIS_CTRL_SET_REG
DECL|GIS_CTRL_SET_SFTRST_MASK|macro|GIS_CTRL_SET_SFTRST_MASK
DECL|GIS_CTRL_SET_SFTRST_SHIFT|macro|GIS_CTRL_SET_SFTRST_SHIFT
DECL|GIS_CTRL_SET|macro|GIS_CTRL_SET
DECL|GIS_CTRL_SFTRST_MASK|macro|GIS_CTRL_SFTRST_MASK
DECL|GIS_CTRL_SFTRST_SHIFT|macro|GIS_CTRL_SFTRST_SHIFT
DECL|GIS_CTRL_TOG_CLKGATE_MASK|macro|GIS_CTRL_TOG_CLKGATE_MASK
DECL|GIS_CTRL_TOG_CLKGATE_SHIFT|macro|GIS_CTRL_TOG_CLKGATE_SHIFT
DECL|GIS_CTRL_TOG_CSI0_IRQ_POLARITY_MASK|macro|GIS_CTRL_TOG_CSI0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_TOG_CSI0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_TOG_CSI0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_TOG_CSI1_IRQ_POLARITY_MASK|macro|GIS_CTRL_TOG_CSI1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_TOG_CSI1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_TOG_CSI1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_TOG_CSI_SEL_MASK|macro|GIS_CTRL_TOG_CSI_SEL_MASK
DECL|GIS_CTRL_TOG_CSI_SEL_SHIFT|macro|GIS_CTRL_TOG_CSI_SEL_SHIFT
DECL|GIS_CTRL_TOG_ENABLE_MASK|macro|GIS_CTRL_TOG_ENABLE_MASK
DECL|GIS_CTRL_TOG_ENABLE_SHIFT|macro|GIS_CTRL_TOG_ENABLE_SHIFT
DECL|GIS_CTRL_TOG_FB_START_MASK|macro|GIS_CTRL_TOG_FB_START_MASK
DECL|GIS_CTRL_TOG_FB_START_SHIFT|macro|GIS_CTRL_TOG_FB_START_SHIFT
DECL|GIS_CTRL_TOG_LCDIF0_IRQ_POLARITY_MASK|macro|GIS_CTRL_TOG_LCDIF0_IRQ_POLARITY_MASK
DECL|GIS_CTRL_TOG_LCDIF0_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_TOG_LCDIF0_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_TOG_LCDIF1_IRQ_POLARITY_MASK|macro|GIS_CTRL_TOG_LCDIF1_IRQ_POLARITY_MASK
DECL|GIS_CTRL_TOG_LCDIF1_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_TOG_LCDIF1_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_TOG_LCDIF_SEL_MASK|macro|GIS_CTRL_TOG_LCDIF_SEL_MASK
DECL|GIS_CTRL_TOG_LCDIF_SEL_SHIFT|macro|GIS_CTRL_TOG_LCDIF_SEL_SHIFT
DECL|GIS_CTRL_TOG_PXP_IRQ_POLARITY_MASK|macro|GIS_CTRL_TOG_PXP_IRQ_POLARITY_MASK
DECL|GIS_CTRL_TOG_PXP_IRQ_POLARITY_SHIFT|macro|GIS_CTRL_TOG_PXP_IRQ_POLARITY_SHIFT
DECL|GIS_CTRL_TOG_REG|macro|GIS_CTRL_TOG_REG
DECL|GIS_CTRL_TOG_SFTRST_MASK|macro|GIS_CTRL_TOG_SFTRST_MASK
DECL|GIS_CTRL_TOG_SFTRST_SHIFT|macro|GIS_CTRL_TOG_SFTRST_SHIFT
DECL|GIS_CTRL_TOG|macro|GIS_CTRL_TOG
DECL|GIS_CTRL|macro|GIS_CTRL
DECL|GIS_DEBUG0_CHANNEL_CUR_MASK|macro|GIS_DEBUG0_CHANNEL_CUR_MASK
DECL|GIS_DEBUG0_CHANNEL_CUR_SHIFT|macro|GIS_DEBUG0_CHANNEL_CUR_SHIFT
DECL|GIS_DEBUG0_CHANNEL_CUR|macro|GIS_DEBUG0_CHANNEL_CUR
DECL|GIS_DEBUG0_CMD_COUNTER_MASK|macro|GIS_DEBUG0_CMD_COUNTER_MASK
DECL|GIS_DEBUG0_CMD_COUNTER_SHIFT|macro|GIS_DEBUG0_CMD_COUNTER_SHIFT
DECL|GIS_DEBUG0_CMD_COUNTER|macro|GIS_DEBUG0_CMD_COUNTER
DECL|GIS_DEBUG0_CMD_OPCODE_MASK|macro|GIS_DEBUG0_CMD_OPCODE_MASK
DECL|GIS_DEBUG0_CMD_OPCODE_SHIFT|macro|GIS_DEBUG0_CMD_OPCODE_SHIFT
DECL|GIS_DEBUG0_CMD_OPCODE|macro|GIS_DEBUG0_CMD_OPCODE
DECL|GIS_DEBUG0_CMD_STATE_MASK|macro|GIS_DEBUG0_CMD_STATE_MASK
DECL|GIS_DEBUG0_CMD_STATE_SHIFT|macro|GIS_DEBUG0_CMD_STATE_SHIFT
DECL|GIS_DEBUG0_CMD_STATE|macro|GIS_DEBUG0_CMD_STATE
DECL|GIS_DEBUG0_CSI_FB_REG_MASK|macro|GIS_DEBUG0_CSI_FB_REG_MASK
DECL|GIS_DEBUG0_CSI_FB_REG_SHIFT|macro|GIS_DEBUG0_CSI_FB_REG_SHIFT
DECL|GIS_DEBUG0_CSI_FB_REG|macro|GIS_DEBUG0_CSI_FB_REG
DECL|GIS_DEBUG0_CSI_IRQ_MASK|macro|GIS_DEBUG0_CSI_IRQ_MASK
DECL|GIS_DEBUG0_CSI_IRQ_SHIFT|macro|GIS_DEBUG0_CSI_IRQ_SHIFT
DECL|GIS_DEBUG0_MAIN_STATE_MASK|macro|GIS_DEBUG0_MAIN_STATE_MASK
DECL|GIS_DEBUG0_MAIN_STATE_SHIFT|macro|GIS_DEBUG0_MAIN_STATE_SHIFT
DECL|GIS_DEBUG0_MAIN_STATE|macro|GIS_DEBUG0_MAIN_STATE
DECL|GIS_DEBUG0_PXP_BUSY_MASK|macro|GIS_DEBUG0_PXP_BUSY_MASK
DECL|GIS_DEBUG0_PXP_BUSY_SHIFT|macro|GIS_DEBUG0_PXP_BUSY_SHIFT
DECL|GIS_DEBUG0_PXP_IRQ_MASK|macro|GIS_DEBUG0_PXP_IRQ_MASK
DECL|GIS_DEBUG0_PXP_IRQ_SHIFT|macro|GIS_DEBUG0_PXP_IRQ_SHIFT
DECL|GIS_DEBUG0_REG|macro|GIS_DEBUG0_REG
DECL|GIS_DEBUG0|macro|GIS_DEBUG0
DECL|GIS_DEBUG1_CSI_FB_MASK|macro|GIS_DEBUG1_CSI_FB_MASK
DECL|GIS_DEBUG1_CSI_FB_SHIFT|macro|GIS_DEBUG1_CSI_FB_SHIFT
DECL|GIS_DEBUG1_CSI_FB|macro|GIS_DEBUG1_CSI_FB
DECL|GIS_DEBUG1_LCDIF_FB_MASK|macro|GIS_DEBUG1_LCDIF_FB_MASK
DECL|GIS_DEBUG1_LCDIF_FB_SHIFT|macro|GIS_DEBUG1_LCDIF_FB_SHIFT
DECL|GIS_DEBUG1_LCDIF_FB|macro|GIS_DEBUG1_LCDIF_FB
DECL|GIS_DEBUG1_PXP_IN_FB_MASK|macro|GIS_DEBUG1_PXP_IN_FB_MASK
DECL|GIS_DEBUG1_PXP_IN_FB_SHIFT|macro|GIS_DEBUG1_PXP_IN_FB_SHIFT
DECL|GIS_DEBUG1_PXP_IN_FB|macro|GIS_DEBUG1_PXP_IN_FB
DECL|GIS_DEBUG1_PXP_OUT_FB_MASK|macro|GIS_DEBUG1_PXP_OUT_FB_MASK
DECL|GIS_DEBUG1_PXP_OUT_FB_SHIFT|macro|GIS_DEBUG1_PXP_OUT_FB_SHIFT
DECL|GIS_DEBUG1_PXP_OUT_FB|macro|GIS_DEBUG1_PXP_OUT_FB
DECL|GIS_DEBUG1_REG|macro|GIS_DEBUG1_REG
DECL|GIS_DEBUG1|macro|GIS_DEBUG1
DECL|GIS_FB0_ADDR_MASK|macro|GIS_FB0_ADDR_MASK
DECL|GIS_FB0_ADDR_SHIFT|macro|GIS_FB0_ADDR_SHIFT
DECL|GIS_FB0_ADDR|macro|GIS_FB0_ADDR
DECL|GIS_FB0_REG|macro|GIS_FB0_REG
DECL|GIS_FB0|macro|GIS_FB0
DECL|GIS_FB1_ADDR_MASK|macro|GIS_FB1_ADDR_MASK
DECL|GIS_FB1_ADDR_SHIFT|macro|GIS_FB1_ADDR_SHIFT
DECL|GIS_FB1_ADDR|macro|GIS_FB1_ADDR
DECL|GIS_FB1_REG|macro|GIS_FB1_REG
DECL|GIS_FB1|macro|GIS_FB1
DECL|GIS_MemMapPtr|typedef|} GIS_Type, *GIS_MemMapPtr;
DECL|GIS_PXP_FB0_ADDR_MASK|macro|GIS_PXP_FB0_ADDR_MASK
DECL|GIS_PXP_FB0_ADDR_SHIFT|macro|GIS_PXP_FB0_ADDR_SHIFT
DECL|GIS_PXP_FB0_ADDR|macro|GIS_PXP_FB0_ADDR
DECL|GIS_PXP_FB0_REG|macro|GIS_PXP_FB0_REG
DECL|GIS_PXP_FB0|macro|GIS_PXP_FB0
DECL|GIS_PXP_FB1_ADDR_MASK|macro|GIS_PXP_FB1_ADDR_MASK
DECL|GIS_PXP_FB1_ADDR_SHIFT|macro|GIS_PXP_FB1_ADDR_SHIFT
DECL|GIS_PXP_FB1_ADDR|macro|GIS_PXP_FB1_ADDR
DECL|GIS_PXP_FB1_REG|macro|GIS_PXP_FB1_REG
DECL|GIS_PXP_FB1|macro|GIS_PXP_FB1
DECL|GIS_Type|typedef|} GIS_Type, *GIS_MemMapPtr;
DECL|GIS_VERSION_MAJOR_MASK|macro|GIS_VERSION_MAJOR_MASK
DECL|GIS_VERSION_MAJOR_SHIFT|macro|GIS_VERSION_MAJOR_SHIFT
DECL|GIS_VERSION_MAJOR|macro|GIS_VERSION_MAJOR
DECL|GIS_VERSION_MINOR_MASK|macro|GIS_VERSION_MINOR_MASK
DECL|GIS_VERSION_MINOR_SHIFT|macro|GIS_VERSION_MINOR_SHIFT
DECL|GIS_VERSION_MINOR|macro|GIS_VERSION_MINOR
DECL|GIS_VERSION_REG|macro|GIS_VERSION_REG
DECL|GIS_VERSION_STEP_MASK|macro|GIS_VERSION_STEP_MASK
DECL|GIS_VERSION_STEP_SHIFT|macro|GIS_VERSION_STEP_SHIFT
DECL|GIS_VERSION_STEP|macro|GIS_VERSION_STEP
DECL|GIS_VERSION|macro|GIS_VERSION
DECL|GIS|macro|GIS
DECL|GP1|member|__IO uint32_t GP1; /**< Value of OTP Bank4 Word6 (HW Capabilities), offset: 0x660 */
DECL|GP2|member|__IO uint32_t GP2; /**< Value of OTP Bank4 Word7 (HW Capabilities), offset: 0x670 */
DECL|GP30|member|__IO uint32_t GP30; /**< Value of OTP Bank10 Word1 (General Purpose Customer Defined Info), offset: 0xA10 */
DECL|GP31|member|__IO uint32_t GP31; /**< Value of OTP Bank10 Word2 (General Purpose Customer Defined Info), offset: 0xA20 */
DECL|GP32|member|__IO uint32_t GP32; /**< Value of OTP Bank10 Word3 (General Purpose Customer Defined Info), offset: 0xA30 */
DECL|GP33|member|__IO uint32_t GP33; /**< Value of OTP Bank10 Word4 (General Purpose Customer Defined Info), offset: 0xA40 */
DECL|GP34|member|__IO uint32_t GP34; /**< Value of OTP Bank10 Word5 (General Purpose Customer Defined Info), offset: 0xA50 */
DECL|GP35|member|__IO uint32_t GP35; /**< Value of OTP Bank10 Word6 (General Purpose Customer Defined Info), offset: 0xA60 */
DECL|GP36|member|__IO uint32_t GP36; /**< Value of OTP Bank10 Word7 (General Purpose Customer Defined Info), offset: 0xA70 */
DECL|GPCCR|member|__IO uint32_t GPCCR; /**< General Purpose Clocks Control Register,offset: 0x7 */
DECL|GPCCR|member|} GPCCR;
DECL|GPC_A9_LPSR_A9_CLK_ENABLE_MASK|macro|GPC_A9_LPSR_A9_CLK_ENABLE_MASK
DECL|GPC_A9_LPSR_A9_CLK_ENABLE_SHIFT|macro|GPC_A9_LPSR_A9_CLK_ENABLE_SHIFT
DECL|GPC_A9_LPSR_A9_DBG_ACK_MASK|macro|GPC_A9_LPSR_A9_DBG_ACK_MASK
DECL|GPC_A9_LPSR_A9_DBG_ACK_SHIFT|macro|GPC_A9_LPSR_A9_DBG_ACK_SHIFT
DECL|GPC_A9_LPSR_A9_L2CC_IDLE_MASK|macro|GPC_A9_LPSR_A9_L2CC_IDLE_MASK
DECL|GPC_A9_LPSR_A9_L2CC_IDLE_SHIFT|macro|GPC_A9_LPSR_A9_L2CC_IDLE_SHIFT
DECL|GPC_A9_LPSR_A9_RST_MASK|macro|GPC_A9_LPSR_A9_RST_MASK
DECL|GPC_A9_LPSR_A9_RST_SHIFT|macro|GPC_A9_LPSR_A9_RST_SHIFT
DECL|GPC_A9_LPSR_A9_SCU_IDLE_MASK|macro|GPC_A9_LPSR_A9_SCU_IDLE_MASK
DECL|GPC_A9_LPSR_A9_SCU_IDLE_SHIFT|macro|GPC_A9_LPSR_A9_SCU_IDLE_SHIFT
DECL|GPC_A9_LPSR_A9_STANDBY_WFI_MASK|macro|GPC_A9_LPSR_A9_STANDBY_WFI_MASK
DECL|GPC_A9_LPSR_A9_STANDBY_WFI_SHIFT|macro|GPC_A9_LPSR_A9_STANDBY_WFI_SHIFT
DECL|GPC_A9_LPSR_REG|macro|GPC_A9_LPSR_REG
DECL|GPC_A9_LPSR_SYSTEM_IN_STOP_MODE_MASK|macro|GPC_A9_LPSR_SYSTEM_IN_STOP_MODE_MASK
DECL|GPC_A9_LPSR_SYSTEM_IN_STOP_MODE_SHIFT|macro|GPC_A9_LPSR_SYSTEM_IN_STOP_MODE_SHIFT
DECL|GPC_A9_LPSR_SYSTEM_IN_WAIT_MODE_MASK|macro|GPC_A9_LPSR_SYSTEM_IN_WAIT_MODE_MASK
DECL|GPC_A9_LPSR_SYSTEM_IN_WAIT_MODE_SHIFT|macro|GPC_A9_LPSR_SYSTEM_IN_WAIT_MODE_SHIFT
DECL|GPC_A9_LPSR|macro|GPC_A9_LPSR
DECL|GPC_BASE_ADDRS|macro|GPC_BASE_ADDRS
DECL|GPC_BASE_PTRS|macro|GPC_BASE_PTRS
DECL|GPC_BASE_PTR|macro|GPC_BASE_PTR
DECL|GPC_BASE|macro|GPC_BASE
DECL|GPC_CNTR_DISPLAY_PDN_REQ_MASK|macro|GPC_CNTR_DISPLAY_PDN_REQ_MASK
DECL|GPC_CNTR_DISPLAY_PDN_REQ_SHIFT|macro|GPC_CNTR_DISPLAY_PDN_REQ_SHIFT
DECL|GPC_CNTR_DISPLAY_PUP_REQ_MASK|macro|GPC_CNTR_DISPLAY_PUP_REQ_MASK
DECL|GPC_CNTR_DISPLAY_PUP_REQ_SHIFT|macro|GPC_CNTR_DISPLAY_PUP_REQ_SHIFT
DECL|GPC_CNTR_DVFS0CR_MASK|macro|GPC_CNTR_DVFS0CR_MASK
DECL|GPC_CNTR_DVFS0CR_SHIFT|macro|GPC_CNTR_DVFS0CR_SHIFT
DECL|GPC_CNTR_GPCIRQM_MASK|macro|GPC_CNTR_GPCIRQM_MASK
DECL|GPC_CNTR_GPCIRQM_SHIFT|macro|GPC_CNTR_GPCIRQM_SHIFT
DECL|GPC_CNTR_L2_PGE_MASK|macro|GPC_CNTR_L2_PGE_MASK
DECL|GPC_CNTR_L2_PGE_SHIFT|macro|GPC_CNTR_L2_PGE_SHIFT
DECL|GPC_CNTR_MEGA_PDN_REQ_MASK|macro|GPC_CNTR_MEGA_PDN_REQ_MASK
DECL|GPC_CNTR_MEGA_PDN_REQ_SHIFT|macro|GPC_CNTR_MEGA_PDN_REQ_SHIFT
DECL|GPC_CNTR_MEGA_PUP_REQ_MASK|macro|GPC_CNTR_MEGA_PUP_REQ_MASK
DECL|GPC_CNTR_MEGA_PUP_REQ_SHIFT|macro|GPC_CNTR_MEGA_PUP_REQ_SHIFT
DECL|GPC_CNTR_PCIE_PHY_PDN_REQ_MASK|macro|GPC_CNTR_PCIE_PHY_PDN_REQ_MASK
DECL|GPC_CNTR_PCIE_PHY_PDN_REQ_SHIFT|macro|GPC_CNTR_PCIE_PHY_PDN_REQ_SHIFT
DECL|GPC_CNTR_PCIE_PHY_PUP_REQ_MASK|macro|GPC_CNTR_PCIE_PHY_PUP_REQ_MASK
DECL|GPC_CNTR_PCIE_PHY_PUP_REQ_SHIFT|macro|GPC_CNTR_PCIE_PHY_PUP_REQ_SHIFT
DECL|GPC_CNTR_REG|macro|GPC_CNTR_REG
DECL|GPC_CNTR_VADC_ANALOG_OFF_MASK|macro|GPC_CNTR_VADC_ANALOG_OFF_MASK
DECL|GPC_CNTR_VADC_ANALOG_OFF_SHIFT|macro|GPC_CNTR_VADC_ANALOG_OFF_SHIFT
DECL|GPC_CNTR_VADC_EXT_PWD_N_MASK|macro|GPC_CNTR_VADC_EXT_PWD_N_MASK
DECL|GPC_CNTR_VADC_EXT_PWD_N_SHIFT|macro|GPC_CNTR_VADC_EXT_PWD_N_SHIFT
DECL|GPC_CNTR_gpu_vpu_pdn_req_MASK|macro|GPC_CNTR_gpu_vpu_pdn_req_MASK
DECL|GPC_CNTR_gpu_vpu_pdn_req_SHIFT|macro|GPC_CNTR_gpu_vpu_pdn_req_SHIFT
DECL|GPC_CNTR_gpu_vpu_pup_req_MASK|macro|GPC_CNTR_gpu_vpu_pup_req_MASK
DECL|GPC_CNTR_gpu_vpu_pup_req_SHIFT|macro|GPC_CNTR_gpu_vpu_pup_req_SHIFT
DECL|GPC_CNTR|macro|GPC_CNTR
DECL|GPC_DR_GPC_CPU_ISO_MASK|macro|GPC_DR_GPC_CPU_ISO_MASK
DECL|GPC_DR_GPC_CPU_ISO_SHIFT|macro|GPC_DR_GPC_CPU_ISO_SHIFT
DECL|GPC_DR_GPC_CPU_RESET_B_MASK|macro|GPC_DR_GPC_CPU_RESET_B_MASK
DECL|GPC_DR_GPC_CPU_RESET_B_SHIFT|macro|GPC_DR_GPC_CPU_RESET_B_SHIFT
DECL|GPC_DR_GPC_CPU_SWITCH_B_MASK|macro|GPC_DR_GPC_CPU_SWITCH_B_MASK
DECL|GPC_DR_GPC_CPU_SWITCH_B_SHIFT|macro|GPC_DR_GPC_CPU_SWITCH_B_SHIFT
DECL|GPC_DR_GPC_DISP_ISO_MASK|macro|GPC_DR_GPC_DISP_ISO_MASK
DECL|GPC_DR_GPC_DISP_ISO_SHIFT|macro|GPC_DR_GPC_DISP_ISO_SHIFT
DECL|GPC_DR_GPC_DISP_RESET_B_MASK|macro|GPC_DR_GPC_DISP_RESET_B_MASK
DECL|GPC_DR_GPC_DISP_RESET_B_SHIFT|macro|GPC_DR_GPC_DISP_RESET_B_SHIFT
DECL|GPC_DR_GPC_DISP_SWITCH_B_MASK|macro|GPC_DR_GPC_DISP_SWITCH_B_MASK
DECL|GPC_DR_GPC_DISP_SWITCH_B_SHIFT|macro|GPC_DR_GPC_DISP_SWITCH_B_SHIFT
DECL|GPC_DR_GPC_GPU_ISO_MASK|macro|GPC_DR_GPC_GPU_ISO_MASK
DECL|GPC_DR_GPC_GPU_ISO_SHIFT|macro|GPC_DR_GPC_GPU_ISO_SHIFT
DECL|GPC_DR_GPC_GPU_RESET_B_MASK|macro|GPC_DR_GPC_GPU_RESET_B_MASK
DECL|GPC_DR_GPC_GPU_RESET_B_SHIFT|macro|GPC_DR_GPC_GPU_RESET_B_SHIFT
DECL|GPC_DR_GPC_GPU_SWITCH_B_MASK|macro|GPC_DR_GPC_GPU_SWITCH_B_MASK
DECL|GPC_DR_GPC_GPU_SWITCH_B_SHIFT|macro|GPC_DR_GPC_GPU_SWITCH_B_SHIFT
DECL|GPC_DR_GPC_L2CPU_ISO_MASK|macro|GPC_DR_GPC_L2CPU_ISO_MASK
DECL|GPC_DR_GPC_L2CPU_ISO_SHIFT|macro|GPC_DR_GPC_L2CPU_ISO_SHIFT
DECL|GPC_DR_GPC_L2SOC_ISO_MASK|macro|GPC_DR_GPC_L2SOC_ISO_MASK
DECL|GPC_DR_GPC_L2SOC_ISO_SHIFT|macro|GPC_DR_GPC_L2SOC_ISO_SHIFT
DECL|GPC_DR_GPC_L2_SWITCH_B_MASK|macro|GPC_DR_GPC_L2_SWITCH_B_MASK
DECL|GPC_DR_GPC_L2_SWITCH_B_SHIFT|macro|GPC_DR_GPC_L2_SWITCH_B_SHIFT
DECL|GPC_DR_GPC_PDN_ACK_MASK|macro|GPC_DR_GPC_PDN_ACK_MASK
DECL|GPC_DR_GPC_PDN_ACK_SHIFT|macro|GPC_DR_GPC_PDN_ACK_SHIFT
DECL|GPC_DR_GPC_PUP_ACK_MASK|macro|GPC_DR_GPC_PUP_ACK_MASK
DECL|GPC_DR_GPC_PUP_ACK_SHIFT|macro|GPC_DR_GPC_PUP_ACK_SHIFT
DECL|GPC_DR_IPG_STOP_MASK|macro|GPC_DR_IPG_STOP_MASK
DECL|GPC_DR_IPG_STOP_SHIFT|macro|GPC_DR_IPG_STOP_SHIFT
DECL|GPC_DR_IPG_WAIT_MASK|macro|GPC_DR_IPG_WAIT_MASK
DECL|GPC_DR_IPG_WAIT_SHIFT|macro|GPC_DR_IPG_WAIT_SHIFT
DECL|GPC_DR_MEGA_ISO_MASK|macro|GPC_DR_MEGA_ISO_MASK
DECL|GPC_DR_MEGA_ISO_SHIFT|macro|GPC_DR_MEGA_ISO_SHIFT
DECL|GPC_DR_MEGA_RESET_B_MASK|macro|GPC_DR_MEGA_RESET_B_MASK
DECL|GPC_DR_MEGA_RESET_B_SHIFT|macro|GPC_DR_MEGA_RESET_B_SHIFT
DECL|GPC_DR_MEGA_SWITCH_B_MASK|macro|GPC_DR_MEGA_SWITCH_B_MASK
DECL|GPC_DR_MEGA_SWITCH_B_SHIFT|macro|GPC_DR_MEGA_SWITCH_B_SHIFT
DECL|GPC_DR_PCIE_PHY_ISO_MASK|macro|GPC_DR_PCIE_PHY_ISO_MASK
DECL|GPC_DR_PCIE_PHY_ISO_SHIFT|macro|GPC_DR_PCIE_PHY_ISO_SHIFT
DECL|GPC_DR_PCIE_PHY_RESET_B_MASK|macro|GPC_DR_PCIE_PHY_RESET_B_MASK
DECL|GPC_DR_PCIE_PHY_RESET_B_SHIFT|macro|GPC_DR_PCIE_PHY_RESET_B_SHIFT
DECL|GPC_DR_REG|macro|GPC_DR_REG
DECL|GPC_DR|macro|GPC_DR
DECL|GPC_IMR1_IMR1_MASK|macro|GPC_IMR1_IMR1_MASK
DECL|GPC_IMR1_IMR1_SHIFT|macro|GPC_IMR1_IMR1_SHIFT
DECL|GPC_IMR1_IMR1|macro|GPC_IMR1_IMR1
DECL|GPC_IMR1_REG|macro|GPC_IMR1_REG
DECL|GPC_IMR1|macro|GPC_IMR1
DECL|GPC_IMR2_IMR2_MASK|macro|GPC_IMR2_IMR2_MASK
DECL|GPC_IMR2_IMR2_SHIFT|macro|GPC_IMR2_IMR2_SHIFT
DECL|GPC_IMR2_IMR2|macro|GPC_IMR2_IMR2
DECL|GPC_IMR2_REG|macro|GPC_IMR2_REG
DECL|GPC_IMR2|macro|GPC_IMR2
DECL|GPC_IMR3_IMR3_MASK|macro|GPC_IMR3_IMR3_MASK
DECL|GPC_IMR3_IMR3_SHIFT|macro|GPC_IMR3_IMR3_SHIFT
DECL|GPC_IMR3_IMR3|macro|GPC_IMR3_IMR3
DECL|GPC_IMR3_REG|macro|GPC_IMR3_REG
DECL|GPC_IMR3|macro|GPC_IMR3
DECL|GPC_IMR4_IMR4_MASK|macro|GPC_IMR4_IMR4_MASK
DECL|GPC_IMR4_IMR4_SHIFT|macro|GPC_IMR4_IMR4_SHIFT
DECL|GPC_IMR4_IMR4|macro|GPC_IMR4_IMR4
DECL|GPC_IMR4_REG|macro|GPC_IMR4_REG
DECL|GPC_IMR4|macro|GPC_IMR4
DECL|GPC_IRQS|macro|GPC_IRQS
DECL|GPC_IRQn|enumerator|GPC_IRQn = 89, /**< GPC interrupt request 1. */
DECL|GPC_ISR1_ISR1_MASK|macro|GPC_ISR1_ISR1_MASK
DECL|GPC_ISR1_ISR1_SHIFT|macro|GPC_ISR1_ISR1_SHIFT
DECL|GPC_ISR1_ISR1|macro|GPC_ISR1_ISR1
DECL|GPC_ISR1_REG|macro|GPC_ISR1_REG
DECL|GPC_ISR1|macro|GPC_ISR1
DECL|GPC_ISR2_ISR2_MASK|macro|GPC_ISR2_ISR2_MASK
DECL|GPC_ISR2_ISR2_SHIFT|macro|GPC_ISR2_ISR2_SHIFT
DECL|GPC_ISR2_ISR2|macro|GPC_ISR2_ISR2
DECL|GPC_ISR2_REG|macro|GPC_ISR2_REG
DECL|GPC_ISR2|macro|GPC_ISR2
DECL|GPC_ISR3_ISR3_MASK|macro|GPC_ISR3_ISR3_MASK
DECL|GPC_ISR3_ISR3_SHIFT|macro|GPC_ISR3_ISR3_SHIFT
DECL|GPC_ISR3_ISR3|macro|GPC_ISR3_ISR3
DECL|GPC_ISR3_REG|macro|GPC_ISR3_REG
DECL|GPC_ISR3|macro|GPC_ISR3
DECL|GPC_ISR4_ISR4_MASK|macro|GPC_ISR4_ISR4_MASK
DECL|GPC_ISR4_ISR4_SHIFT|macro|GPC_ISR4_ISR4_SHIFT
DECL|GPC_ISR4_ISR4|macro|GPC_ISR4_ISR4
DECL|GPC_ISR4_REG|macro|GPC_ISR4_REG
DECL|GPC_ISR4|macro|GPC_ISR4
DECL|GPC_M4_LPSR_M4_CORE_RESET_B_MASK|macro|GPC_M4_LPSR_M4_CORE_RESET_B_MASK
DECL|GPC_M4_LPSR_M4_CORE_RESET_B_SHIFT|macro|GPC_M4_LPSR_M4_CORE_RESET_B_SHIFT
DECL|GPC_M4_LPSR_M4_GATE_HCLK_MASK|macro|GPC_M4_LPSR_M4_GATE_HCLK_MASK
DECL|GPC_M4_LPSR_M4_GATE_HCLK_SHIFT|macro|GPC_M4_LPSR_M4_GATE_HCLK_SHIFT
DECL|GPC_M4_LPSR_M4_HALTED_MASK|macro|GPC_M4_LPSR_M4_HALTED_MASK
DECL|GPC_M4_LPSR_M4_HALTED_SHIFT|macro|GPC_M4_LPSR_M4_HALTED_SHIFT
DECL|GPC_M4_LPSR_M4_LOCKUP_MASK|macro|GPC_M4_LPSR_M4_LOCKUP_MASK
DECL|GPC_M4_LPSR_M4_LOCKUP_SHIFT|macro|GPC_M4_LPSR_M4_LOCKUP_SHIFT
DECL|GPC_M4_LPSR_M4_PLATFORM_RESET_B_MASK|macro|GPC_M4_LPSR_M4_PLATFORM_RESET_B_MASK
DECL|GPC_M4_LPSR_M4_PLATFORM_RESET_B_SHIFT|macro|GPC_M4_LPSR_M4_PLATFORM_RESET_B_SHIFT
DECL|GPC_M4_LPSR_M4_SLEEPING_MASK|macro|GPC_M4_LPSR_M4_SLEEPING_MASK
DECL|GPC_M4_LPSR_M4_SLEEPING_SHIFT|macro|GPC_M4_LPSR_M4_SLEEPING_SHIFT
DECL|GPC_M4_LPSR_M4_SLEEP_DEEP_MASK|macro|GPC_M4_LPSR_M4_SLEEP_DEEP_MASK
DECL|GPC_M4_LPSR_M4_SLEEP_DEEP_SHIFT|macro|GPC_M4_LPSR_M4_SLEEP_DEEP_SHIFT
DECL|GPC_M4_LPSR_M4_SLEEP_HOLD_ACK_B_MASK|macro|GPC_M4_LPSR_M4_SLEEP_HOLD_ACK_B_MASK
DECL|GPC_M4_LPSR_M4_SLEEP_HOLD_ACK_B_SHIFT|macro|GPC_M4_LPSR_M4_SLEEP_HOLD_ACK_B_SHIFT
DECL|GPC_M4_LPSR_M4_SLEEP_HOLD_REQ_B_MASK|macro|GPC_M4_LPSR_M4_SLEEP_HOLD_REQ_B_MASK
DECL|GPC_M4_LPSR_M4_SLEEP_HOLD_REQ_B_SHIFT|macro|GPC_M4_LPSR_M4_SLEEP_HOLD_REQ_B_SHIFT
DECL|GPC_M4_LPSR_REG|macro|GPC_M4_LPSR_REG
DECL|GPC_M4_LPSR|macro|GPC_M4_LPSR
DECL|GPC_MemMapPtr|typedef|} GPC_Type, *GPC_MemMapPtr;
DECL|GPC_PGR_DRCIC_MASK|macro|GPC_PGR_DRCIC_MASK
DECL|GPC_PGR_DRCIC_SHIFT|macro|GPC_PGR_DRCIC_SHIFT
DECL|GPC_PGR_DRCIC|macro|GPC_PGR_DRCIC
DECL|GPC_PGR_REG|macro|GPC_PGR_REG
DECL|GPC_PGR|macro|GPC_PGR
DECL|GPC_Type|typedef|} GPC_Type, *GPC_MemMapPtr;
DECL|GPC|macro|GPC
DECL|GPIO1_BASE_PTR|macro|GPIO1_BASE_PTR
DECL|GPIO1_BASE|macro|GPIO1_BASE
DECL|GPIO1_DR|macro|GPIO1_DR
DECL|GPIO1_EDGE_SEL|macro|GPIO1_EDGE_SEL
DECL|GPIO1_GDIR|macro|GPIO1_GDIR
DECL|GPIO1_ICR1|macro|GPIO1_ICR1
DECL|GPIO1_ICR2|macro|GPIO1_ICR2
DECL|GPIO1_IMR|macro|GPIO1_IMR
DECL|GPIO1_INT0_IRQn|enumerator|GPIO1_INT0_IRQn = 65, /**< INT0 interrupt request. */
DECL|GPIO1_INT15_0_IRQn|enumerator|GPIO1_INT15_0_IRQn = 66, /**< Combined interrupt indication for GPIO1 signals 0 - 15. */
DECL|GPIO1_INT1_IRQn|enumerator|GPIO1_INT1_IRQn = 64, /**< INT1 interrupt request. */
DECL|GPIO1_INT2_IRQn|enumerator|GPIO1_INT2_IRQn = 63, /**< INT2 interrupt request. */
DECL|GPIO1_INT31_16_IRQn|enumerator|GPIO1_INT31_16_IRQn = 67, /**< Combined interrupt indication for GPIO1 signals 16 - 31. */
DECL|GPIO1_INT3_IRQn|enumerator|GPIO1_INT3_IRQn = 62, /**< INT3 interrupt request. */
DECL|GPIO1_INT4_IRQn|enumerator|GPIO1_INT4_IRQn = 61, /**< INT4 interrupt request. */
DECL|GPIO1_INT5_IRQn|enumerator|GPIO1_INT5_IRQn = 60, /**< INT5 interrupt request. */
DECL|GPIO1_INT6_IRQn|enumerator|GPIO1_INT6_IRQn = 59, /**< INT6 interrupt request. */
DECL|GPIO1_INT7_IRQn|enumerator|GPIO1_INT7_IRQn = 58, /**< INT7 interrupt request. */
DECL|GPIO1_ISR|macro|GPIO1_ISR
DECL|GPIO1_PSR|macro|GPIO1_PSR
DECL|GPIO1|macro|GPIO1
DECL|GPIO2_BASE_PTR|macro|GPIO2_BASE_PTR
DECL|GPIO2_BASE|macro|GPIO2_BASE
DECL|GPIO2_DR|macro|GPIO2_DR
DECL|GPIO2_EDGE_SEL|macro|GPIO2_EDGE_SEL
DECL|GPIO2_GDIR|macro|GPIO2_GDIR
DECL|GPIO2_ICR1|macro|GPIO2_ICR1
DECL|GPIO2_ICR2|macro|GPIO2_ICR2
DECL|GPIO2_IMR|macro|GPIO2_IMR
DECL|GPIO2_INT15_0_IRQn|enumerator|GPIO2_INT15_0_IRQn = 68, /**< Combined interrupt indication for GPIO2 signals 0 - 15. */
DECL|GPIO2_INT31_16_IRQn|enumerator|GPIO2_INT31_16_IRQn = 69, /**< Combined interrupt indication for GPIO2 signals 16 - 31. */
DECL|GPIO2_ISR|macro|GPIO2_ISR
DECL|GPIO2_PSR|macro|GPIO2_PSR
DECL|GPIO2|macro|GPIO2
DECL|GPIO3_BASE_PTR|macro|GPIO3_BASE_PTR
DECL|GPIO3_BASE|macro|GPIO3_BASE
DECL|GPIO3_DR|macro|GPIO3_DR
DECL|GPIO3_EDGE_SEL|macro|GPIO3_EDGE_SEL
DECL|GPIO3_GDIR|macro|GPIO3_GDIR
DECL|GPIO3_ICR1|macro|GPIO3_ICR1
DECL|GPIO3_ICR2|macro|GPIO3_ICR2
DECL|GPIO3_IMR|macro|GPIO3_IMR
DECL|GPIO3_INT15_0_IRQn|enumerator|GPIO3_INT15_0_IRQn = 70, /**< Combined interrupt indication for GPIO3 signals 0 - 15. */
DECL|GPIO3_INT31_16_IRQn|enumerator|GPIO3_INT31_16_IRQn = 71, /**< Combined interrupt indication for GPIO3 signals 16 - 31. */
DECL|GPIO3_ISR|macro|GPIO3_ISR
DECL|GPIO3_PSR|macro|GPIO3_PSR
DECL|GPIO3|macro|GPIO3
DECL|GPIO4_BASE_PTR|macro|GPIO4_BASE_PTR
DECL|GPIO4_BASE|macro|GPIO4_BASE
DECL|GPIO4_DR|macro|GPIO4_DR
DECL|GPIO4_EDGE_SEL|macro|GPIO4_EDGE_SEL
DECL|GPIO4_GDIR|macro|GPIO4_GDIR
DECL|GPIO4_ICR1|macro|GPIO4_ICR1
DECL|GPIO4_ICR2|macro|GPIO4_ICR2
DECL|GPIO4_IMR|macro|GPIO4_IMR
DECL|GPIO4_INT15_0_IRQn|enumerator|GPIO4_INT15_0_IRQn = 72, /**< Combined interrupt indication for GPIO4 signals 0 - 15. */
DECL|GPIO4_INT31_16_IRQn|enumerator|GPIO4_INT31_16_IRQn = 73, /**< Combined interrupt indication for GPIO4 signals 16 - 31. */
DECL|GPIO4_ISR|macro|GPIO4_ISR
DECL|GPIO4_PSR|macro|GPIO4_PSR
DECL|GPIO4|macro|GPIO4
DECL|GPIO5_BASE_PTR|macro|GPIO5_BASE_PTR
DECL|GPIO5_BASE|macro|GPIO5_BASE
DECL|GPIO5_DR|macro|GPIO5_DR
DECL|GPIO5_EDGE_SEL|macro|GPIO5_EDGE_SEL
DECL|GPIO5_GDIR|macro|GPIO5_GDIR
DECL|GPIO5_ICR1|macro|GPIO5_ICR1
DECL|GPIO5_ICR2|macro|GPIO5_ICR2
DECL|GPIO5_IMR|macro|GPIO5_IMR
DECL|GPIO5_INT15_0_IRQn|enumerator|GPIO5_INT15_0_IRQn = 74, /**< Combined interrupt indication for GPIO5 signals 0 - 15. */
DECL|GPIO5_INT31_16_IRQn|enumerator|GPIO5_INT31_16_IRQn = 75, /**< Combined interrupt indication for GPIO5 signals 16 - 31. */
DECL|GPIO5_ISR|macro|GPIO5_ISR
DECL|GPIO5_PSR|macro|GPIO5_PSR
DECL|GPIO5|macro|GPIO5
DECL|GPIO6_BASE_PTR|macro|GPIO6_BASE_PTR
DECL|GPIO6_BASE|macro|GPIO6_BASE
DECL|GPIO6_DR|macro|GPIO6_DR
DECL|GPIO6_EDGE_SEL|macro|GPIO6_EDGE_SEL
DECL|GPIO6_GDIR|macro|GPIO6_GDIR
DECL|GPIO6_ICR1|macro|GPIO6_ICR1
DECL|GPIO6_ICR2|macro|GPIO6_ICR2
DECL|GPIO6_IMR|macro|GPIO6_IMR
DECL|GPIO6_INT15_0_IRQn|enumerator|GPIO6_INT15_0_IRQn = 76, /**< Combined interrupt indication for GPIO6 signals 0 - 15. */
DECL|GPIO6_INT31_16_IRQn|enumerator|GPIO6_INT31_16_IRQn = 77, /**< Combined interrupt indication for GPIO6 signals 16 - 31. */
DECL|GPIO6_ISR|macro|GPIO6_ISR
DECL|GPIO6_PSR|macro|GPIO6_PSR
DECL|GPIO6|macro|GPIO6
DECL|GPIO7_BASE_PTR|macro|GPIO7_BASE_PTR
DECL|GPIO7_BASE|macro|GPIO7_BASE
DECL|GPIO7_DR|macro|GPIO7_DR
DECL|GPIO7_EDGE_SEL|macro|GPIO7_EDGE_SEL
DECL|GPIO7_GDIR|macro|GPIO7_GDIR
DECL|GPIO7_ICR1|macro|GPIO7_ICR1
DECL|GPIO7_ICR2|macro|GPIO7_ICR2
DECL|GPIO7_IMR|macro|GPIO7_IMR
DECL|GPIO7_INT15_0_IRQn|enumerator|GPIO7_INT15_0_IRQn = 78, /**< Combined interrupt indication for GPIO7 signals 0 - 15. */
DECL|GPIO7_INT31_16_IRQn|enumerator|GPIO7_INT31_16_IRQn = 79, /**< Combined interrupt indication for GPIO7 signals 16 - 31. */
DECL|GPIO7_ISR|macro|GPIO7_ISR
DECL|GPIO7_PSR|macro|GPIO7_PSR
DECL|GPIO7|macro|GPIO7
DECL|GPIO_BASE_ADDRS|macro|GPIO_BASE_ADDRS
DECL|GPIO_BASE_PTRS|macro|GPIO_BASE_PTRS
DECL|GPIO_DR_DR_MASK|macro|GPIO_DR_DR_MASK
DECL|GPIO_DR_DR_SHIFT|macro|GPIO_DR_DR_SHIFT
DECL|GPIO_DR_DR|macro|GPIO_DR_DR
DECL|GPIO_DR_REG|macro|GPIO_DR_REG
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL_MASK
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL_SHIFT
DECL|GPIO_EDGE_SEL_GPIO_EDGE_SEL|macro|GPIO_EDGE_SEL_GPIO_EDGE_SEL
DECL|GPIO_EDGE_SEL_REG|macro|GPIO_EDGE_SEL_REG
DECL|GPIO_GDIR_GDIR_MASK|macro|GPIO_GDIR_GDIR_MASK
DECL|GPIO_GDIR_GDIR_SHIFT|macro|GPIO_GDIR_GDIR_SHIFT
DECL|GPIO_GDIR_GDIR|macro|GPIO_GDIR_GDIR
DECL|GPIO_GDIR_REG|macro|GPIO_GDIR_REG
DECL|GPIO_ICR1_ICR0_MASK|macro|GPIO_ICR1_ICR0_MASK
DECL|GPIO_ICR1_ICR0_SHIFT|macro|GPIO_ICR1_ICR0_SHIFT
DECL|GPIO_ICR1_ICR0|macro|GPIO_ICR1_ICR0
DECL|GPIO_ICR1_ICR10_MASK|macro|GPIO_ICR1_ICR10_MASK
DECL|GPIO_ICR1_ICR10_SHIFT|macro|GPIO_ICR1_ICR10_SHIFT
DECL|GPIO_ICR1_ICR10|macro|GPIO_ICR1_ICR10
DECL|GPIO_ICR1_ICR11_MASK|macro|GPIO_ICR1_ICR11_MASK
DECL|GPIO_ICR1_ICR11_SHIFT|macro|GPIO_ICR1_ICR11_SHIFT
DECL|GPIO_ICR1_ICR11|macro|GPIO_ICR1_ICR11
DECL|GPIO_ICR1_ICR12_MASK|macro|GPIO_ICR1_ICR12_MASK
DECL|GPIO_ICR1_ICR12_SHIFT|macro|GPIO_ICR1_ICR12_SHIFT
DECL|GPIO_ICR1_ICR12|macro|GPIO_ICR1_ICR12
DECL|GPIO_ICR1_ICR13_MASK|macro|GPIO_ICR1_ICR13_MASK
DECL|GPIO_ICR1_ICR13_SHIFT|macro|GPIO_ICR1_ICR13_SHIFT
DECL|GPIO_ICR1_ICR13|macro|GPIO_ICR1_ICR13
DECL|GPIO_ICR1_ICR14_MASK|macro|GPIO_ICR1_ICR14_MASK
DECL|GPIO_ICR1_ICR14_SHIFT|macro|GPIO_ICR1_ICR14_SHIFT
DECL|GPIO_ICR1_ICR14|macro|GPIO_ICR1_ICR14
DECL|GPIO_ICR1_ICR15_MASK|macro|GPIO_ICR1_ICR15_MASK
DECL|GPIO_ICR1_ICR15_SHIFT|macro|GPIO_ICR1_ICR15_SHIFT
DECL|GPIO_ICR1_ICR15|macro|GPIO_ICR1_ICR15
DECL|GPIO_ICR1_ICR1_MASK|macro|GPIO_ICR1_ICR1_MASK
DECL|GPIO_ICR1_ICR1_SHIFT|macro|GPIO_ICR1_ICR1_SHIFT
DECL|GPIO_ICR1_ICR1|macro|GPIO_ICR1_ICR1
DECL|GPIO_ICR1_ICR2_MASK|macro|GPIO_ICR1_ICR2_MASK
DECL|GPIO_ICR1_ICR2_SHIFT|macro|GPIO_ICR1_ICR2_SHIFT
DECL|GPIO_ICR1_ICR2|macro|GPIO_ICR1_ICR2
DECL|GPIO_ICR1_ICR3_MASK|macro|GPIO_ICR1_ICR3_MASK
DECL|GPIO_ICR1_ICR3_SHIFT|macro|GPIO_ICR1_ICR3_SHIFT
DECL|GPIO_ICR1_ICR3|macro|GPIO_ICR1_ICR3
DECL|GPIO_ICR1_ICR4_MASK|macro|GPIO_ICR1_ICR4_MASK
DECL|GPIO_ICR1_ICR4_SHIFT|macro|GPIO_ICR1_ICR4_SHIFT
DECL|GPIO_ICR1_ICR4|macro|GPIO_ICR1_ICR4
DECL|GPIO_ICR1_ICR5_MASK|macro|GPIO_ICR1_ICR5_MASK
DECL|GPIO_ICR1_ICR5_SHIFT|macro|GPIO_ICR1_ICR5_SHIFT
DECL|GPIO_ICR1_ICR5|macro|GPIO_ICR1_ICR5
DECL|GPIO_ICR1_ICR6_MASK|macro|GPIO_ICR1_ICR6_MASK
DECL|GPIO_ICR1_ICR6_SHIFT|macro|GPIO_ICR1_ICR6_SHIFT
DECL|GPIO_ICR1_ICR6|macro|GPIO_ICR1_ICR6
DECL|GPIO_ICR1_ICR7_MASK|macro|GPIO_ICR1_ICR7_MASK
DECL|GPIO_ICR1_ICR7_SHIFT|macro|GPIO_ICR1_ICR7_SHIFT
DECL|GPIO_ICR1_ICR7|macro|GPIO_ICR1_ICR7
DECL|GPIO_ICR1_ICR8_MASK|macro|GPIO_ICR1_ICR8_MASK
DECL|GPIO_ICR1_ICR8_SHIFT|macro|GPIO_ICR1_ICR8_SHIFT
DECL|GPIO_ICR1_ICR8|macro|GPIO_ICR1_ICR8
DECL|GPIO_ICR1_ICR9_MASK|macro|GPIO_ICR1_ICR9_MASK
DECL|GPIO_ICR1_ICR9_SHIFT|macro|GPIO_ICR1_ICR9_SHIFT
DECL|GPIO_ICR1_ICR9|macro|GPIO_ICR1_ICR9
DECL|GPIO_ICR1_REG|macro|GPIO_ICR1_REG
DECL|GPIO_ICR2_ICR16_MASK|macro|GPIO_ICR2_ICR16_MASK
DECL|GPIO_ICR2_ICR16_SHIFT|macro|GPIO_ICR2_ICR16_SHIFT
DECL|GPIO_ICR2_ICR16|macro|GPIO_ICR2_ICR16
DECL|GPIO_ICR2_ICR17_MASK|macro|GPIO_ICR2_ICR17_MASK
DECL|GPIO_ICR2_ICR17_SHIFT|macro|GPIO_ICR2_ICR17_SHIFT
DECL|GPIO_ICR2_ICR17|macro|GPIO_ICR2_ICR17
DECL|GPIO_ICR2_ICR18_MASK|macro|GPIO_ICR2_ICR18_MASK
DECL|GPIO_ICR2_ICR18_SHIFT|macro|GPIO_ICR2_ICR18_SHIFT
DECL|GPIO_ICR2_ICR18|macro|GPIO_ICR2_ICR18
DECL|GPIO_ICR2_ICR19_MASK|macro|GPIO_ICR2_ICR19_MASK
DECL|GPIO_ICR2_ICR19_SHIFT|macro|GPIO_ICR2_ICR19_SHIFT
DECL|GPIO_ICR2_ICR19|macro|GPIO_ICR2_ICR19
DECL|GPIO_ICR2_ICR20_MASK|macro|GPIO_ICR2_ICR20_MASK
DECL|GPIO_ICR2_ICR20_SHIFT|macro|GPIO_ICR2_ICR20_SHIFT
DECL|GPIO_ICR2_ICR20|macro|GPIO_ICR2_ICR20
DECL|GPIO_ICR2_ICR21_MASK|macro|GPIO_ICR2_ICR21_MASK
DECL|GPIO_ICR2_ICR21_SHIFT|macro|GPIO_ICR2_ICR21_SHIFT
DECL|GPIO_ICR2_ICR21|macro|GPIO_ICR2_ICR21
DECL|GPIO_ICR2_ICR22_MASK|macro|GPIO_ICR2_ICR22_MASK
DECL|GPIO_ICR2_ICR22_SHIFT|macro|GPIO_ICR2_ICR22_SHIFT
DECL|GPIO_ICR2_ICR22|macro|GPIO_ICR2_ICR22
DECL|GPIO_ICR2_ICR23_MASK|macro|GPIO_ICR2_ICR23_MASK
DECL|GPIO_ICR2_ICR23_SHIFT|macro|GPIO_ICR2_ICR23_SHIFT
DECL|GPIO_ICR2_ICR23|macro|GPIO_ICR2_ICR23
DECL|GPIO_ICR2_ICR24_MASK|macro|GPIO_ICR2_ICR24_MASK
DECL|GPIO_ICR2_ICR24_SHIFT|macro|GPIO_ICR2_ICR24_SHIFT
DECL|GPIO_ICR2_ICR24|macro|GPIO_ICR2_ICR24
DECL|GPIO_ICR2_ICR25_MASK|macro|GPIO_ICR2_ICR25_MASK
DECL|GPIO_ICR2_ICR25_SHIFT|macro|GPIO_ICR2_ICR25_SHIFT
DECL|GPIO_ICR2_ICR25|macro|GPIO_ICR2_ICR25
DECL|GPIO_ICR2_ICR26_MASK|macro|GPIO_ICR2_ICR26_MASK
DECL|GPIO_ICR2_ICR26_SHIFT|macro|GPIO_ICR2_ICR26_SHIFT
DECL|GPIO_ICR2_ICR26|macro|GPIO_ICR2_ICR26
DECL|GPIO_ICR2_ICR27_MASK|macro|GPIO_ICR2_ICR27_MASK
DECL|GPIO_ICR2_ICR27_SHIFT|macro|GPIO_ICR2_ICR27_SHIFT
DECL|GPIO_ICR2_ICR27|macro|GPIO_ICR2_ICR27
DECL|GPIO_ICR2_ICR28_MASK|macro|GPIO_ICR2_ICR28_MASK
DECL|GPIO_ICR2_ICR28_SHIFT|macro|GPIO_ICR2_ICR28_SHIFT
DECL|GPIO_ICR2_ICR28|macro|GPIO_ICR2_ICR28
DECL|GPIO_ICR2_ICR29_MASK|macro|GPIO_ICR2_ICR29_MASK
DECL|GPIO_ICR2_ICR29_SHIFT|macro|GPIO_ICR2_ICR29_SHIFT
DECL|GPIO_ICR2_ICR29|macro|GPIO_ICR2_ICR29
DECL|GPIO_ICR2_ICR30_MASK|macro|GPIO_ICR2_ICR30_MASK
DECL|GPIO_ICR2_ICR30_SHIFT|macro|GPIO_ICR2_ICR30_SHIFT
DECL|GPIO_ICR2_ICR30|macro|GPIO_ICR2_ICR30
DECL|GPIO_ICR2_ICR31_MASK|macro|GPIO_ICR2_ICR31_MASK
DECL|GPIO_ICR2_ICR31_SHIFT|macro|GPIO_ICR2_ICR31_SHIFT
DECL|GPIO_ICR2_ICR31|macro|GPIO_ICR2_ICR31
DECL|GPIO_ICR2_REG|macro|GPIO_ICR2_REG
DECL|GPIO_IMR_IMR_MASK|macro|GPIO_IMR_IMR_MASK
DECL|GPIO_IMR_IMR_SHIFT|macro|GPIO_IMR_IMR_SHIFT
DECL|GPIO_IMR_IMR|macro|GPIO_IMR_IMR
DECL|GPIO_IMR_REG|macro|GPIO_IMR_REG
DECL|GPIO_ISR_ISR_MASK|macro|GPIO_ISR_ISR_MASK
DECL|GPIO_ISR_ISR_SHIFT|macro|GPIO_ISR_ISR_SHIFT
DECL|GPIO_ISR_ISR|macro|GPIO_ISR_ISR
DECL|GPIO_ISR_REG|macro|GPIO_ISR_REG
DECL|GPIO_MemMapPtr|typedef|} GPIO_Type, *GPIO_MemMapPtr;
DECL|GPIO_PSR_PSR_MASK|macro|GPIO_PSR_PSR_MASK
DECL|GPIO_PSR_PSR_SHIFT|macro|GPIO_PSR_PSR_SHIFT
DECL|GPIO_PSR_PSR|macro|GPIO_PSR_PSR
DECL|GPIO_PSR_REG|macro|GPIO_PSR_REG
DECL|GPIO_Type|typedef|} GPIO_Type, *GPIO_MemMapPtr;
DECL|GPMI_AUXILIARY_ADDRESS_MASK|macro|GPMI_AUXILIARY_ADDRESS_MASK
DECL|GPMI_AUXILIARY_ADDRESS_SHIFT|macro|GPMI_AUXILIARY_ADDRESS_SHIFT
DECL|GPMI_AUXILIARY_ADDRESS|macro|GPMI_AUXILIARY_ADDRESS
DECL|GPMI_AUXILIARY_REG|macro|GPMI_AUXILIARY_REG
DECL|GPMI_AUXILIARY_RSVD0_MASK|macro|GPMI_AUXILIARY_RSVD0_MASK
DECL|GPMI_AUXILIARY_RSVD0_SHIFT|macro|GPMI_AUXILIARY_RSVD0_SHIFT
DECL|GPMI_AUXILIARY_RSVD0|macro|GPMI_AUXILIARY_RSVD0
DECL|GPMI_AUXILIARY|macro|GPMI_AUXILIARY
DECL|GPMI_BASE_ADDRS|macro|GPMI_BASE_ADDRS
DECL|GPMI_BASE_PTRS|macro|GPMI_BASE_PTRS
DECL|GPMI_BASE_PTR|macro|GPMI_BASE_PTR
DECL|GPMI_BASE|macro|GPMI_BASE
DECL|GPMI_COMPARE_MASK_MASK|macro|GPMI_COMPARE_MASK_MASK
DECL|GPMI_COMPARE_MASK_SHIFT|macro|GPMI_COMPARE_MASK_SHIFT
DECL|GPMI_COMPARE_MASK|macro|GPMI_COMPARE_MASK
DECL|GPMI_COMPARE_REFERENCE_MASK|macro|GPMI_COMPARE_REFERENCE_MASK
DECL|GPMI_COMPARE_REFERENCE_SHIFT|macro|GPMI_COMPARE_REFERENCE_SHIFT
DECL|GPMI_COMPARE_REFERENCE|macro|GPMI_COMPARE_REFERENCE
DECL|GPMI_COMPARE_REG|macro|GPMI_COMPARE_REG
DECL|GPMI_COMPARE|macro|GPMI_COMPARE
DECL|GPMI_CTRL0_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_ADDRESS_MASK|macro|GPMI_CTRL0_ADDRESS_MASK
DECL|GPMI_CTRL0_ADDRESS_SHIFT|macro|GPMI_CTRL0_ADDRESS_SHIFT
DECL|GPMI_CTRL0_ADDRESS|macro|GPMI_CTRL0_ADDRESS
DECL|GPMI_CTRL0_CLKGATE_MASK|macro|GPMI_CTRL0_CLKGATE_MASK
DECL|GPMI_CTRL0_CLKGATE_SHIFT|macro|GPMI_CTRL0_CLKGATE_SHIFT
DECL|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_CLR_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_CLR_ADDRESS_MASK|macro|GPMI_CTRL0_CLR_ADDRESS_MASK
DECL|GPMI_CTRL0_CLR_ADDRESS_SHIFT|macro|GPMI_CTRL0_CLR_ADDRESS_SHIFT
DECL|GPMI_CTRL0_CLR_ADDRESS|macro|GPMI_CTRL0_CLR_ADDRESS
DECL|GPMI_CTRL0_CLR_CLKGATE_MASK|macro|GPMI_CTRL0_CLR_CLKGATE_MASK
DECL|GPMI_CTRL0_CLR_CLKGATE_SHIFT|macro|GPMI_CTRL0_CLR_CLKGATE_SHIFT
DECL|GPMI_CTRL0_CLR_COMMAND_MODE_MASK|macro|GPMI_CTRL0_CLR_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_CLR_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_CLR_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_CLR_COMMAND_MODE|macro|GPMI_CTRL0_CLR_COMMAND_MODE
DECL|GPMI_CTRL0_CLR_CS_MASK|macro|GPMI_CTRL0_CLR_CS_MASK
DECL|GPMI_CTRL0_CLR_CS_SHIFT|macro|GPMI_CTRL0_CLR_CS_SHIFT
DECL|GPMI_CTRL0_CLR_CS|macro|GPMI_CTRL0_CLR_CS
DECL|GPMI_CTRL0_CLR_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_CLR_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_CLR_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_CLR_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_CLR_LOCK_CS_MASK|macro|GPMI_CTRL0_CLR_LOCK_CS_MASK
DECL|GPMI_CTRL0_CLR_LOCK_CS_SHIFT|macro|GPMI_CTRL0_CLR_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_CLR_REG|macro|GPMI_CTRL0_CLR_REG
DECL|GPMI_CTRL0_CLR_RUN_MASK|macro|GPMI_CTRL0_CLR_RUN_MASK
DECL|GPMI_CTRL0_CLR_RUN_SHIFT|macro|GPMI_CTRL0_CLR_RUN_SHIFT
DECL|GPMI_CTRL0_CLR_SFTRST_MASK|macro|GPMI_CTRL0_CLR_SFTRST_MASK
DECL|GPMI_CTRL0_CLR_SFTRST_SHIFT|macro|GPMI_CTRL0_CLR_SFTRST_SHIFT
DECL|GPMI_CTRL0_CLR_UDMA_MASK|macro|GPMI_CTRL0_CLR_UDMA_MASK
DECL|GPMI_CTRL0_CLR_UDMA_SHIFT|macro|GPMI_CTRL0_CLR_UDMA_SHIFT
DECL|GPMI_CTRL0_CLR_WORD_LENGTH_MASK|macro|GPMI_CTRL0_CLR_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_CLR_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_CLR_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_CLR_XFER_COUNT_MASK|macro|GPMI_CTRL0_CLR_XFER_COUNT_MASK
DECL|GPMI_CTRL0_CLR_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_CLR_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_CLR_XFER_COUNT|macro|GPMI_CTRL0_CLR_XFER_COUNT
DECL|GPMI_CTRL0_CLR|macro|GPMI_CTRL0_CLR
DECL|GPMI_CTRL0_COMMAND_MODE_MASK|macro|GPMI_CTRL0_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_COMMAND_MODE|macro|GPMI_CTRL0_COMMAND_MODE
DECL|GPMI_CTRL0_CS_MASK|macro|GPMI_CTRL0_CS_MASK
DECL|GPMI_CTRL0_CS_SHIFT|macro|GPMI_CTRL0_CS_SHIFT
DECL|GPMI_CTRL0_CS|macro|GPMI_CTRL0_CS
DECL|GPMI_CTRL0_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_LOCK_CS_MASK|macro|GPMI_CTRL0_LOCK_CS_MASK
DECL|GPMI_CTRL0_LOCK_CS_SHIFT|macro|GPMI_CTRL0_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_REG|macro|GPMI_CTRL0_REG
DECL|GPMI_CTRL0_RUN_MASK|macro|GPMI_CTRL0_RUN_MASK
DECL|GPMI_CTRL0_RUN_SHIFT|macro|GPMI_CTRL0_RUN_SHIFT
DECL|GPMI_CTRL0_SET_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_SET_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_SET_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_SET_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_SET_ADDRESS_MASK|macro|GPMI_CTRL0_SET_ADDRESS_MASK
DECL|GPMI_CTRL0_SET_ADDRESS_SHIFT|macro|GPMI_CTRL0_SET_ADDRESS_SHIFT
DECL|GPMI_CTRL0_SET_ADDRESS|macro|GPMI_CTRL0_SET_ADDRESS
DECL|GPMI_CTRL0_SET_CLKGATE_MASK|macro|GPMI_CTRL0_SET_CLKGATE_MASK
DECL|GPMI_CTRL0_SET_CLKGATE_SHIFT|macro|GPMI_CTRL0_SET_CLKGATE_SHIFT
DECL|GPMI_CTRL0_SET_COMMAND_MODE_MASK|macro|GPMI_CTRL0_SET_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_SET_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_SET_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_SET_COMMAND_MODE|macro|GPMI_CTRL0_SET_COMMAND_MODE
DECL|GPMI_CTRL0_SET_CS_MASK|macro|GPMI_CTRL0_SET_CS_MASK
DECL|GPMI_CTRL0_SET_CS_SHIFT|macro|GPMI_CTRL0_SET_CS_SHIFT
DECL|GPMI_CTRL0_SET_CS|macro|GPMI_CTRL0_SET_CS
DECL|GPMI_CTRL0_SET_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_SET_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_SET_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_SET_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_SET_LOCK_CS_MASK|macro|GPMI_CTRL0_SET_LOCK_CS_MASK
DECL|GPMI_CTRL0_SET_LOCK_CS_SHIFT|macro|GPMI_CTRL0_SET_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_SET_REG|macro|GPMI_CTRL0_SET_REG
DECL|GPMI_CTRL0_SET_RUN_MASK|macro|GPMI_CTRL0_SET_RUN_MASK
DECL|GPMI_CTRL0_SET_RUN_SHIFT|macro|GPMI_CTRL0_SET_RUN_SHIFT
DECL|GPMI_CTRL0_SET_SFTRST_MASK|macro|GPMI_CTRL0_SET_SFTRST_MASK
DECL|GPMI_CTRL0_SET_SFTRST_SHIFT|macro|GPMI_CTRL0_SET_SFTRST_SHIFT
DECL|GPMI_CTRL0_SET_UDMA_MASK|macro|GPMI_CTRL0_SET_UDMA_MASK
DECL|GPMI_CTRL0_SET_UDMA_SHIFT|macro|GPMI_CTRL0_SET_UDMA_SHIFT
DECL|GPMI_CTRL0_SET_WORD_LENGTH_MASK|macro|GPMI_CTRL0_SET_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_SET_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_SET_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_SET_XFER_COUNT_MASK|macro|GPMI_CTRL0_SET_XFER_COUNT_MASK
DECL|GPMI_CTRL0_SET_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_SET_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_SET_XFER_COUNT|macro|GPMI_CTRL0_SET_XFER_COUNT
DECL|GPMI_CTRL0_SET|macro|GPMI_CTRL0_SET
DECL|GPMI_CTRL0_SFTRST_MASK|macro|GPMI_CTRL0_SFTRST_MASK
DECL|GPMI_CTRL0_SFTRST_SHIFT|macro|GPMI_CTRL0_SFTRST_SHIFT
DECL|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_MASK|macro|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_MASK
DECL|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_SHIFT|macro|GPMI_CTRL0_TOG_ADDRESS_INCREMENT_SHIFT
DECL|GPMI_CTRL0_TOG_ADDRESS_MASK|macro|GPMI_CTRL0_TOG_ADDRESS_MASK
DECL|GPMI_CTRL0_TOG_ADDRESS_SHIFT|macro|GPMI_CTRL0_TOG_ADDRESS_SHIFT
DECL|GPMI_CTRL0_TOG_ADDRESS|macro|GPMI_CTRL0_TOG_ADDRESS
DECL|GPMI_CTRL0_TOG_CLKGATE_MASK|macro|GPMI_CTRL0_TOG_CLKGATE_MASK
DECL|GPMI_CTRL0_TOG_CLKGATE_SHIFT|macro|GPMI_CTRL0_TOG_CLKGATE_SHIFT
DECL|GPMI_CTRL0_TOG_COMMAND_MODE_MASK|macro|GPMI_CTRL0_TOG_COMMAND_MODE_MASK
DECL|GPMI_CTRL0_TOG_COMMAND_MODE_SHIFT|macro|GPMI_CTRL0_TOG_COMMAND_MODE_SHIFT
DECL|GPMI_CTRL0_TOG_COMMAND_MODE|macro|GPMI_CTRL0_TOG_COMMAND_MODE
DECL|GPMI_CTRL0_TOG_CS_MASK|macro|GPMI_CTRL0_TOG_CS_MASK
DECL|GPMI_CTRL0_TOG_CS_SHIFT|macro|GPMI_CTRL0_TOG_CS_SHIFT
DECL|GPMI_CTRL0_TOG_CS|macro|GPMI_CTRL0_TOG_CS
DECL|GPMI_CTRL0_TOG_DEV_IRQ_EN_MASK|macro|GPMI_CTRL0_TOG_DEV_IRQ_EN_MASK
DECL|GPMI_CTRL0_TOG_DEV_IRQ_EN_SHIFT|macro|GPMI_CTRL0_TOG_DEV_IRQ_EN_SHIFT
DECL|GPMI_CTRL0_TOG_LOCK_CS_MASK|macro|GPMI_CTRL0_TOG_LOCK_CS_MASK
DECL|GPMI_CTRL0_TOG_LOCK_CS_SHIFT|macro|GPMI_CTRL0_TOG_LOCK_CS_SHIFT
DECL|GPMI_CTRL0_TOG_REG|macro|GPMI_CTRL0_TOG_REG
DECL|GPMI_CTRL0_TOG_RUN_MASK|macro|GPMI_CTRL0_TOG_RUN_MASK
DECL|GPMI_CTRL0_TOG_RUN_SHIFT|macro|GPMI_CTRL0_TOG_RUN_SHIFT
DECL|GPMI_CTRL0_TOG_SFTRST_MASK|macro|GPMI_CTRL0_TOG_SFTRST_MASK
DECL|GPMI_CTRL0_TOG_SFTRST_SHIFT|macro|GPMI_CTRL0_TOG_SFTRST_SHIFT
DECL|GPMI_CTRL0_TOG_UDMA_MASK|macro|GPMI_CTRL0_TOG_UDMA_MASK
DECL|GPMI_CTRL0_TOG_UDMA_SHIFT|macro|GPMI_CTRL0_TOG_UDMA_SHIFT
DECL|GPMI_CTRL0_TOG_WORD_LENGTH_MASK|macro|GPMI_CTRL0_TOG_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_TOG_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_TOG_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_TOG_XFER_COUNT_MASK|macro|GPMI_CTRL0_TOG_XFER_COUNT_MASK
DECL|GPMI_CTRL0_TOG_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_TOG_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_TOG_XFER_COUNT|macro|GPMI_CTRL0_TOG_XFER_COUNT
DECL|GPMI_CTRL0_TOG|macro|GPMI_CTRL0_TOG
DECL|GPMI_CTRL0_UDMA_MASK|macro|GPMI_CTRL0_UDMA_MASK
DECL|GPMI_CTRL0_UDMA_SHIFT|macro|GPMI_CTRL0_UDMA_SHIFT
DECL|GPMI_CTRL0_WORD_LENGTH_MASK|macro|GPMI_CTRL0_WORD_LENGTH_MASK
DECL|GPMI_CTRL0_WORD_LENGTH_SHIFT|macro|GPMI_CTRL0_WORD_LENGTH_SHIFT
DECL|GPMI_CTRL0_XFER_COUNT_MASK|macro|GPMI_CTRL0_XFER_COUNT_MASK
DECL|GPMI_CTRL0_XFER_COUNT_SHIFT|macro|GPMI_CTRL0_XFER_COUNT_SHIFT
DECL|GPMI_CTRL0_XFER_COUNT|macro|GPMI_CTRL0_XFER_COUNT
DECL|GPMI_CTRL0|macro|GPMI_CTRL0
DECL|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_BCH_MODE_MASK|macro|GPMI_CTRL1_BCH_MODE_MASK
DECL|GPMI_CTRL1_BCH_MODE_SHIFT|macro|GPMI_CTRL1_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_BURST_EN_MASK|macro|GPMI_CTRL1_BURST_EN_MASK
DECL|GPMI_CTRL1_BURST_EN_SHIFT|macro|GPMI_CTRL1_BURST_EN_SHIFT
DECL|GPMI_CTRL1_CAMERA_MODE_MASK|macro|GPMI_CTRL1_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_CLR_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_CLR_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_CLR_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_CLR_BCH_MODE_MASK|macro|GPMI_CTRL1_CLR_BCH_MODE_MASK
DECL|GPMI_CTRL1_CLR_BCH_MODE_SHIFT|macro|GPMI_CTRL1_CLR_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_BURST_EN_MASK|macro|GPMI_CTRL1_CLR_BURST_EN_MASK
DECL|GPMI_CTRL1_CLR_BURST_EN_SHIFT|macro|GPMI_CTRL1_CLR_BURST_EN_SHIFT
DECL|GPMI_CTRL1_CLR_CAMERA_MODE_MASK|macro|GPMI_CTRL1_CLR_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_CLR_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_CLR_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_CLR_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_CLR_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_CLR_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_CLR_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_CLR_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_CLR_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_CLR_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_CLR_DEV_IRQ_MASK|macro|GPMI_CTRL1_CLR_DEV_IRQ_MASK
DECL|GPMI_CTRL1_CLR_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_CLR_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_CLR_DEV_RESET_MASK|macro|GPMI_CTRL1_CLR_DEV_RESET_MASK
DECL|GPMI_CTRL1_CLR_DEV_RESET_SHIFT|macro|GPMI_CTRL1_CLR_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_CLR_DLL_ENABLE_MASK|macro|GPMI_CTRL1_CLR_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_CLR_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_CLR_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_CLR_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_CLR_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_CLR_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_CLR_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_CLR_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_CLR_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_CLR_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_CLR_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_CLR_GPMI_MODE_MASK|macro|GPMI_CTRL1_CLR_GPMI_MODE_MASK
DECL|GPMI_CTRL1_CLR_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_CLR_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_HALF_PERIOD_MASK|macro|GPMI_CTRL1_CLR_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_CLR_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_CLR_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_CLR_RDN_DELAY_MASK|macro|GPMI_CTRL1_CLR_RDN_DELAY_MASK
DECL|GPMI_CTRL1_CLR_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_CLR_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_CLR_RDN_DELAY|macro|GPMI_CTRL1_CLR_RDN_DELAY
DECL|GPMI_CTRL1_CLR_REG|macro|GPMI_CTRL1_CLR_REG
DECL|GPMI_CTRL1_CLR_SSYNCMODE_MASK|macro|GPMI_CTRL1_CLR_SSYNCMODE_MASK
DECL|GPMI_CTRL1_CLR_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_CLR_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_CLR_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_CLR_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_CLR_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_CLR_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_CLR_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_CLR_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_CLR_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_CLR_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_CLR_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_CLR_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_CLR_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_CLR_UPDATE_CS_MASK|macro|GPMI_CTRL1_CLR_UPDATE_CS_MASK
DECL|GPMI_CTRL1_CLR_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_CLR_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_CLR_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_CLR_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_CLR_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_CLR_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_CLR_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_CLR_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_CLR_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_CLR_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_CLR_WRN_DLY_SEL|macro|GPMI_CTRL1_CLR_WRN_DLY_SEL
DECL|GPMI_CTRL1_CLR|macro|GPMI_CTRL1_CLR
DECL|GPMI_CTRL1_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_DEV_IRQ_MASK|macro|GPMI_CTRL1_DEV_IRQ_MASK
DECL|GPMI_CTRL1_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_DEV_RESET_MASK|macro|GPMI_CTRL1_DEV_RESET_MASK
DECL|GPMI_CTRL1_DEV_RESET_SHIFT|macro|GPMI_CTRL1_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_DLL_ENABLE_MASK|macro|GPMI_CTRL1_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_GPMI_MODE_MASK|macro|GPMI_CTRL1_GPMI_MODE_MASK
DECL|GPMI_CTRL1_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_HALF_PERIOD_MASK|macro|GPMI_CTRL1_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_RDN_DELAY_MASK|macro|GPMI_CTRL1_RDN_DELAY_MASK
DECL|GPMI_CTRL1_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_RDN_DELAY|macro|GPMI_CTRL1_RDN_DELAY
DECL|GPMI_CTRL1_REG|macro|GPMI_CTRL1_REG
DECL|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_SET_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_SET_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_SET_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_SET_BCH_MODE_MASK|macro|GPMI_CTRL1_SET_BCH_MODE_MASK
DECL|GPMI_CTRL1_SET_BCH_MODE_SHIFT|macro|GPMI_CTRL1_SET_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_SET_BURST_EN_MASK|macro|GPMI_CTRL1_SET_BURST_EN_MASK
DECL|GPMI_CTRL1_SET_BURST_EN_SHIFT|macro|GPMI_CTRL1_SET_BURST_EN_SHIFT
DECL|GPMI_CTRL1_SET_CAMERA_MODE_MASK|macro|GPMI_CTRL1_SET_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_SET_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_SET_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_SET_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_SET_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_SET_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_SET_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_SET_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_SET_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_SET_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SET_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_SET_DEV_IRQ_MASK|macro|GPMI_CTRL1_SET_DEV_IRQ_MASK
DECL|GPMI_CTRL1_SET_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_SET_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_SET_DEV_RESET_MASK|macro|GPMI_CTRL1_SET_DEV_RESET_MASK
DECL|GPMI_CTRL1_SET_DEV_RESET_SHIFT|macro|GPMI_CTRL1_SET_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_SET_DLL_ENABLE_MASK|macro|GPMI_CTRL1_SET_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_SET_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_SET_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_SET_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_SET_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_SET_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_SET_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_SET_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_SET_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_SET_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_SET_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_SET_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_SET_GPMI_MODE_MASK|macro|GPMI_CTRL1_SET_GPMI_MODE_MASK
DECL|GPMI_CTRL1_SET_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_SET_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_SET_HALF_PERIOD_MASK|macro|GPMI_CTRL1_SET_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_SET_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_SET_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_SET_RDN_DELAY_MASK|macro|GPMI_CTRL1_SET_RDN_DELAY_MASK
DECL|GPMI_CTRL1_SET_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_SET_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_SET_RDN_DELAY|macro|GPMI_CTRL1_SET_RDN_DELAY
DECL|GPMI_CTRL1_SET_REG|macro|GPMI_CTRL1_SET_REG
DECL|GPMI_CTRL1_SET_SSYNCMODE_MASK|macro|GPMI_CTRL1_SET_SSYNCMODE_MASK
DECL|GPMI_CTRL1_SET_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_SET_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_SET_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_SET_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_SET_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SET_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_SET_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_SET_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_SET_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_SET_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_SET_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_SET_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_SET_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_SET_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_SET_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_SET_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_SET_UPDATE_CS_MASK|macro|GPMI_CTRL1_SET_UPDATE_CS_MASK
DECL|GPMI_CTRL1_SET_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_SET_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_SET_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_SET_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_SET_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SET_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_SET_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_SET_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_SET_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_SET_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_SET_WRN_DLY_SEL|macro|GPMI_CTRL1_SET_WRN_DLY_SEL
DECL|GPMI_CTRL1_SET|macro|GPMI_CTRL1_SET
DECL|GPMI_CTRL1_SSYNCMODE_MASK|macro|GPMI_CTRL1_SSYNCMODE_MASK
DECL|GPMI_CTRL1_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_MASK|macro|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_MASK
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT|macro|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL_SHIFT
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL|macro|GPMI_CTRL1_TOG_ABORT_WAIT_FOR_READY_CHANNEL
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_MASK|macro|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_MASK
DECL|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_SHIFT|macro|GPMI_CTRL1_TOG_ABORT_WAIT_REQUEST_SHIFT
DECL|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_MASK|macro|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_MASK
DECL|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_SHIFT|macro|GPMI_CTRL1_TOG_ATA_IRQRDY_POLARITY_SHIFT
DECL|GPMI_CTRL1_TOG_BCH_MODE_MASK|macro|GPMI_CTRL1_TOG_BCH_MODE_MASK
DECL|GPMI_CTRL1_TOG_BCH_MODE_SHIFT|macro|GPMI_CTRL1_TOG_BCH_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_BURST_EN_MASK|macro|GPMI_CTRL1_TOG_BURST_EN_MASK
DECL|GPMI_CTRL1_TOG_BURST_EN_SHIFT|macro|GPMI_CTRL1_TOG_BURST_EN_SHIFT
DECL|GPMI_CTRL1_TOG_CAMERA_MODE_MASK|macro|GPMI_CTRL1_TOG_CAMERA_MODE_MASK
DECL|GPMI_CTRL1_TOG_CAMERA_MODE_SHIFT|macro|GPMI_CTRL1_TOG_CAMERA_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_DECOUPLE_CS_MASK|macro|GPMI_CTRL1_TOG_DECOUPLE_CS_MASK
DECL|GPMI_CTRL1_TOG_DECOUPLE_CS_SHIFT|macro|GPMI_CTRL1_TOG_DECOUPLE_CS_SHIFT
DECL|GPMI_CTRL1_TOG_DEV_CLK_STOP_MASK|macro|GPMI_CTRL1_TOG_DEV_CLK_STOP_MASK
DECL|GPMI_CTRL1_TOG_DEV_CLK_STOP_SHIFT|macro|GPMI_CTRL1_TOG_DEV_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TOG_DEV_IRQ_MASK|macro|GPMI_CTRL1_TOG_DEV_IRQ_MASK
DECL|GPMI_CTRL1_TOG_DEV_IRQ_SHIFT|macro|GPMI_CTRL1_TOG_DEV_IRQ_SHIFT
DECL|GPMI_CTRL1_TOG_DEV_RESET_MASK|macro|GPMI_CTRL1_TOG_DEV_RESET_MASK
DECL|GPMI_CTRL1_TOG_DEV_RESET_SHIFT|macro|GPMI_CTRL1_TOG_DEV_RESET_SHIFT
DECL|GPMI_CTRL1_TOG_DLL_ENABLE_MASK|macro|GPMI_CTRL1_TOG_DLL_ENABLE_MASK
DECL|GPMI_CTRL1_TOG_DLL_ENABLE_SHIFT|macro|GPMI_CTRL1_TOG_DLL_ENABLE_SHIFT
DECL|GPMI_CTRL1_TOG_DMA2ECC_MODE_MASK|macro|GPMI_CTRL1_TOG_DMA2ECC_MODE_MASK
DECL|GPMI_CTRL1_TOG_DMA2ECC_MODE_SHIFT|macro|GPMI_CTRL1_TOG_DMA2ECC_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_GANGED_RDYBUSY_MASK|macro|GPMI_CTRL1_TOG_GANGED_RDYBUSY_MASK
DECL|GPMI_CTRL1_TOG_GANGED_RDYBUSY_SHIFT|macro|GPMI_CTRL1_TOG_GANGED_RDYBUSY_SHIFT
DECL|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_MASK|macro|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_MASK
DECL|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_SHIFT|macro|GPMI_CTRL1_TOG_GPMI_CLK_DIV2_EN_SHIFT
DECL|GPMI_CTRL1_TOG_GPMI_MODE_MASK|macro|GPMI_CTRL1_TOG_GPMI_MODE_MASK
DECL|GPMI_CTRL1_TOG_GPMI_MODE_SHIFT|macro|GPMI_CTRL1_TOG_GPMI_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_HALF_PERIOD_MASK|macro|GPMI_CTRL1_TOG_HALF_PERIOD_MASK
DECL|GPMI_CTRL1_TOG_HALF_PERIOD_SHIFT|macro|GPMI_CTRL1_TOG_HALF_PERIOD_SHIFT
DECL|GPMI_CTRL1_TOG_RDN_DELAY_MASK|macro|GPMI_CTRL1_TOG_RDN_DELAY_MASK
DECL|GPMI_CTRL1_TOG_RDN_DELAY_SHIFT|macro|GPMI_CTRL1_TOG_RDN_DELAY_SHIFT
DECL|GPMI_CTRL1_TOG_RDN_DELAY|macro|GPMI_CTRL1_TOG_RDN_DELAY
DECL|GPMI_CTRL1_TOG_REG|macro|GPMI_CTRL1_TOG_REG
DECL|GPMI_CTRL1_TOG_SSYNCMODE_MASK|macro|GPMI_CTRL1_TOG_SSYNCMODE_MASK
DECL|GPMI_CTRL1_TOG_SSYNCMODE_SHIFT|macro|GPMI_CTRL1_TOG_SSYNCMODE_SHIFT
DECL|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_MASK|macro|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_MASK
DECL|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_SHIFT|macro|GPMI_CTRL1_TOG_SSYNC_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TOG_TEST_TRIGGER_MASK|macro|GPMI_CTRL1_TOG_TEST_TRIGGER_MASK
DECL|GPMI_CTRL1_TOG_TEST_TRIGGER_SHIFT|macro|GPMI_CTRL1_TOG_TEST_TRIGGER_SHIFT
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_MASK|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_MASK
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_SHIFT|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_EN_SHIFT
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_MASK|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_MASK
DECL|GPMI_CTRL1_TOG_TIMEOUT_IRQ_SHIFT|macro|GPMI_CTRL1_TOG_TIMEOUT_IRQ_SHIFT
DECL|GPMI_CTRL1_TOG_TOGGLE_MODE_MASK|macro|GPMI_CTRL1_TOG_TOGGLE_MODE_MASK
DECL|GPMI_CTRL1_TOG_TOGGLE_MODE_SHIFT|macro|GPMI_CTRL1_TOG_TOGGLE_MODE_SHIFT
DECL|GPMI_CTRL1_TOG_UPDATE_CS_MASK|macro|GPMI_CTRL1_TOG_UPDATE_CS_MASK
DECL|GPMI_CTRL1_TOG_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_TOG_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_TOG_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_TOG_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_TOG_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_TOG_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_TOG_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_TOG_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_TOG_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_TOG_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_TOG_WRN_DLY_SEL|macro|GPMI_CTRL1_TOG_WRN_DLY_SEL
DECL|GPMI_CTRL1_TOG|macro|GPMI_CTRL1_TOG
DECL|GPMI_CTRL1_UPDATE_CS_MASK|macro|GPMI_CTRL1_UPDATE_CS_MASK
DECL|GPMI_CTRL1_UPDATE_CS_SHIFT|macro|GPMI_CTRL1_UPDATE_CS_SHIFT
DECL|GPMI_CTRL1_WRITE_CLK_STOP_MASK|macro|GPMI_CTRL1_WRITE_CLK_STOP_MASK
DECL|GPMI_CTRL1_WRITE_CLK_STOP_SHIFT|macro|GPMI_CTRL1_WRITE_CLK_STOP_SHIFT
DECL|GPMI_CTRL1_WRN_DLY_SEL_MASK|macro|GPMI_CTRL1_WRN_DLY_SEL_MASK
DECL|GPMI_CTRL1_WRN_DLY_SEL_SHIFT|macro|GPMI_CTRL1_WRN_DLY_SEL_SHIFT
DECL|GPMI_CTRL1_WRN_DLY_SEL|macro|GPMI_CTRL1_WRN_DLY_SEL
DECL|GPMI_CTRL1|macro|GPMI_CTRL1
DECL|GPMI_DATA_DATA_MASK|macro|GPMI_DATA_DATA_MASK
DECL|GPMI_DATA_DATA_SHIFT|macro|GPMI_DATA_DATA_SHIFT
DECL|GPMI_DATA_DATA|macro|GPMI_DATA_DATA
DECL|GPMI_DATA_REG|macro|GPMI_DATA_REG
DECL|GPMI_DATA|macro|GPMI_DATA
DECL|GPMI_DEBUG2_BUSY_MASK|macro|GPMI_DEBUG2_BUSY_MASK
DECL|GPMI_DEBUG2_BUSY_SHIFT|macro|GPMI_DEBUG2_BUSY_SHIFT
DECL|GPMI_DEBUG2_GPMI2SYND_READY_MASK|macro|GPMI_DEBUG2_GPMI2SYND_READY_MASK
DECL|GPMI_DEBUG2_GPMI2SYND_READY_SHIFT|macro|GPMI_DEBUG2_GPMI2SYND_READY_SHIFT
DECL|GPMI_DEBUG2_GPMI2SYND_VALID_MASK|macro|GPMI_DEBUG2_GPMI2SYND_VALID_MASK
DECL|GPMI_DEBUG2_GPMI2SYND_VALID_SHIFT|macro|GPMI_DEBUG2_GPMI2SYND_VALID_SHIFT
DECL|GPMI_DEBUG2_MAIN_STATE_MASK|macro|GPMI_DEBUG2_MAIN_STATE_MASK
DECL|GPMI_DEBUG2_MAIN_STATE_SHIFT|macro|GPMI_DEBUG2_MAIN_STATE_SHIFT
DECL|GPMI_DEBUG2_MAIN_STATE|macro|GPMI_DEBUG2_MAIN_STATE
DECL|GPMI_DEBUG2_PIN_STATE_MASK|macro|GPMI_DEBUG2_PIN_STATE_MASK
DECL|GPMI_DEBUG2_PIN_STATE_SHIFT|macro|GPMI_DEBUG2_PIN_STATE_SHIFT
DECL|GPMI_DEBUG2_PIN_STATE|macro|GPMI_DEBUG2_PIN_STATE
DECL|GPMI_DEBUG2_RDN_TAP_MASK|macro|GPMI_DEBUG2_RDN_TAP_MASK
DECL|GPMI_DEBUG2_RDN_TAP_SHIFT|macro|GPMI_DEBUG2_RDN_TAP_SHIFT
DECL|GPMI_DEBUG2_RDN_TAP|macro|GPMI_DEBUG2_RDN_TAP
DECL|GPMI_DEBUG2_REG|macro|GPMI_DEBUG2_REG
DECL|GPMI_DEBUG2_RSVD1_MASK|macro|GPMI_DEBUG2_RSVD1_MASK
DECL|GPMI_DEBUG2_RSVD1_SHIFT|macro|GPMI_DEBUG2_RSVD1_SHIFT
DECL|GPMI_DEBUG2_RSVD1|macro|GPMI_DEBUG2_RSVD1
DECL|GPMI_DEBUG2_SYND2GPMI_BE_MASK|macro|GPMI_DEBUG2_SYND2GPMI_BE_MASK
DECL|GPMI_DEBUG2_SYND2GPMI_BE_SHIFT|macro|GPMI_DEBUG2_SYND2GPMI_BE_SHIFT
DECL|GPMI_DEBUG2_SYND2GPMI_BE|macro|GPMI_DEBUG2_SYND2GPMI_BE
DECL|GPMI_DEBUG2_SYND2GPMI_READY_MASK|macro|GPMI_DEBUG2_SYND2GPMI_READY_MASK
DECL|GPMI_DEBUG2_SYND2GPMI_READY_SHIFT|macro|GPMI_DEBUG2_SYND2GPMI_READY_SHIFT
DECL|GPMI_DEBUG2_SYND2GPMI_VALID_MASK|macro|GPMI_DEBUG2_SYND2GPMI_VALID_MASK
DECL|GPMI_DEBUG2_SYND2GPMI_VALID_SHIFT|macro|GPMI_DEBUG2_SYND2GPMI_VALID_SHIFT
DECL|GPMI_DEBUG2_UDMA_STATE_MASK|macro|GPMI_DEBUG2_UDMA_STATE_MASK
DECL|GPMI_DEBUG2_UDMA_STATE_SHIFT|macro|GPMI_DEBUG2_UDMA_STATE_SHIFT
DECL|GPMI_DEBUG2_UDMA_STATE|macro|GPMI_DEBUG2_UDMA_STATE
DECL|GPMI_DEBUG2_UPDATE_WINDOW_MASK|macro|GPMI_DEBUG2_UPDATE_WINDOW_MASK
DECL|GPMI_DEBUG2_UPDATE_WINDOW_SHIFT|macro|GPMI_DEBUG2_UPDATE_WINDOW_SHIFT
DECL|GPMI_DEBUG2_VIEW_DELAYED_RDN_MASK|macro|GPMI_DEBUG2_VIEW_DELAYED_RDN_MASK
DECL|GPMI_DEBUG2_VIEW_DELAYED_RDN_SHIFT|macro|GPMI_DEBUG2_VIEW_DELAYED_RDN_SHIFT
DECL|GPMI_DEBUG2|macro|GPMI_DEBUG2
DECL|GPMI_DEBUG3_APB_WORD_CNTR_MASK|macro|GPMI_DEBUG3_APB_WORD_CNTR_MASK
DECL|GPMI_DEBUG3_APB_WORD_CNTR_SHIFT|macro|GPMI_DEBUG3_APB_WORD_CNTR_SHIFT
DECL|GPMI_DEBUG3_APB_WORD_CNTR|macro|GPMI_DEBUG3_APB_WORD_CNTR
DECL|GPMI_DEBUG3_DEV_WORD_CNTR_MASK|macro|GPMI_DEBUG3_DEV_WORD_CNTR_MASK
DECL|GPMI_DEBUG3_DEV_WORD_CNTR_SHIFT|macro|GPMI_DEBUG3_DEV_WORD_CNTR_SHIFT
DECL|GPMI_DEBUG3_DEV_WORD_CNTR|macro|GPMI_DEBUG3_DEV_WORD_CNTR
DECL|GPMI_DEBUG3_REG|macro|GPMI_DEBUG3_REG
DECL|GPMI_DEBUG3|macro|GPMI_DEBUG3
DECL|GPMI_DEBUG_CMD_END_MASK|macro|GPMI_DEBUG_CMD_END_MASK
DECL|GPMI_DEBUG_CMD_END_SHIFT|macro|GPMI_DEBUG_CMD_END_SHIFT
DECL|GPMI_DEBUG_CMD_END|macro|GPMI_DEBUG_CMD_END
DECL|GPMI_DEBUG_DMAREQ_MASK|macro|GPMI_DEBUG_DMAREQ_MASK
DECL|GPMI_DEBUG_DMAREQ_SHIFT|macro|GPMI_DEBUG_DMAREQ_SHIFT
DECL|GPMI_DEBUG_DMAREQ|macro|GPMI_DEBUG_DMAREQ
DECL|GPMI_DEBUG_DMA_SENSE_MASK|macro|GPMI_DEBUG_DMA_SENSE_MASK
DECL|GPMI_DEBUG_DMA_SENSE_SHIFT|macro|GPMI_DEBUG_DMA_SENSE_SHIFT
DECL|GPMI_DEBUG_DMA_SENSE|macro|GPMI_DEBUG_DMA_SENSE
DECL|GPMI_DEBUG_REG|macro|GPMI_DEBUG_REG
DECL|GPMI_DEBUG_WAIT_FOR_READY_END_MASK|macro|GPMI_DEBUG_WAIT_FOR_READY_END_MASK
DECL|GPMI_DEBUG_WAIT_FOR_READY_END_SHIFT|macro|GPMI_DEBUG_WAIT_FOR_READY_END_SHIFT
DECL|GPMI_DEBUG_WAIT_FOR_READY_END|macro|GPMI_DEBUG_WAIT_FOR_READY_END
DECL|GPMI_DEBUG|macro|GPMI_DEBUG
DECL|GPMI_ECCCOUNT_COUNT_MASK|macro|GPMI_ECCCOUNT_COUNT_MASK
DECL|GPMI_ECCCOUNT_COUNT_SHIFT|macro|GPMI_ECCCOUNT_COUNT_SHIFT
DECL|GPMI_ECCCOUNT_COUNT|macro|GPMI_ECCCOUNT_COUNT
DECL|GPMI_ECCCOUNT_RANDOMIZER_PAGE_MASK|macro|GPMI_ECCCOUNT_RANDOMIZER_PAGE_MASK
DECL|GPMI_ECCCOUNT_RANDOMIZER_PAGE_SHIFT|macro|GPMI_ECCCOUNT_RANDOMIZER_PAGE_SHIFT
DECL|GPMI_ECCCOUNT_RANDOMIZER_PAGE|macro|GPMI_ECCCOUNT_RANDOMIZER_PAGE
DECL|GPMI_ECCCOUNT_REG|macro|GPMI_ECCCOUNT_REG
DECL|GPMI_ECCCOUNT|macro|GPMI_ECCCOUNT
DECL|GPMI_ECCCTRL_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_BUFFER_MASK|macro|GPMI_ECCCTRL_BUFFER_MASK
DECL|GPMI_ECCCTRL_CLR_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_CLR_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_CLR_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_CLR_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_CLR_BUFFER_MASK|macro|GPMI_ECCCTRL_CLR_BUFFER_MASK
DECL|GPMI_ECCCTRL_CLR_ECC_CMD_MASK|macro|GPMI_ECCCTRL_CLR_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_CLR_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_CLR_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_CLR_ECC_CMD|macro|GPMI_ECCCTRL_CLR_ECC_CMD
DECL|GPMI_ECCCTRL_CLR_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_CLR_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_CLR_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_CLR_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_CLR_HANDLE_MASK|macro|GPMI_ECCCTRL_CLR_HANDLE_MASK
DECL|GPMI_ECCCTRL_CLR_HANDLE_SHIFT|macro|GPMI_ECCCTRL_CLR_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_CLR_HANDLE|macro|GPMI_ECCCTRL_CLR_HANDLE
DECL|GPMI_ECCCTRL_CLR_RANDOMIZER_ENABLE_MASK|macro|GPMI_ECCCTRL_CLR_RANDOMIZER_ENABLE_MASK
DECL|GPMI_ECCCTRL_CLR_RANDOMIZER_ENABLE_SHIFT|macro|GPMI_ECCCTRL_CLR_RANDOMIZER_ENABLE_SHIFT
DECL|GPMI_ECCCTRL_CLR_REG|macro|GPMI_ECCCTRL_CLR_REG
DECL|GPMI_ECCCTRL_CLR_RSVD2_MASK|macro|GPMI_ECCCTRL_CLR_RSVD2_MASK
DECL|GPMI_ECCCTRL_CLR_RSVD2_SHIFT|macro|GPMI_ECCCTRL_CLR_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_CLR|macro|GPMI_ECCCTRL_CLR
DECL|GPMI_ECCCTRL_ECC_CMD_MASK|macro|GPMI_ECCCTRL_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_ECC_CMD|macro|GPMI_ECCCTRL_ECC_CMD
DECL|GPMI_ECCCTRL_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_HANDLE_MASK|macro|GPMI_ECCCTRL_HANDLE_MASK
DECL|GPMI_ECCCTRL_HANDLE_SHIFT|macro|GPMI_ECCCTRL_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_HANDLE|macro|GPMI_ECCCTRL_HANDLE
DECL|GPMI_ECCCTRL_RANDOMIZER_ENABLE_MASK|macro|GPMI_ECCCTRL_RANDOMIZER_ENABLE_MASK
DECL|GPMI_ECCCTRL_RANDOMIZER_ENABLE_SHIFT|macro|GPMI_ECCCTRL_RANDOMIZER_ENABLE_SHIFT
DECL|GPMI_ECCCTRL_REG|macro|GPMI_ECCCTRL_REG
DECL|GPMI_ECCCTRL_RSVD2_MASK|macro|GPMI_ECCCTRL_RSVD2_MASK
DECL|GPMI_ECCCTRL_RSVD2_SHIFT|macro|GPMI_ECCCTRL_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_SET_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_SET_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_SET_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_SET_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_SET_BUFFER_MASK|macro|GPMI_ECCCTRL_SET_BUFFER_MASK
DECL|GPMI_ECCCTRL_SET_ECC_CMD_MASK|macro|GPMI_ECCCTRL_SET_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_SET_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_SET_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_SET_ECC_CMD|macro|GPMI_ECCCTRL_SET_ECC_CMD
DECL|GPMI_ECCCTRL_SET_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_SET_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_SET_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_SET_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_SET_HANDLE_MASK|macro|GPMI_ECCCTRL_SET_HANDLE_MASK
DECL|GPMI_ECCCTRL_SET_HANDLE_SHIFT|macro|GPMI_ECCCTRL_SET_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_SET_HANDLE|macro|GPMI_ECCCTRL_SET_HANDLE
DECL|GPMI_ECCCTRL_SET_RANDOMIZER_ENABLE_MASK|macro|GPMI_ECCCTRL_SET_RANDOMIZER_ENABLE_MASK
DECL|GPMI_ECCCTRL_SET_RANDOMIZER_ENABLE_SHIFT|macro|GPMI_ECCCTRL_SET_RANDOMIZER_ENABLE_SHIFT
DECL|GPMI_ECCCTRL_SET_REG|macro|GPMI_ECCCTRL_SET_REG
DECL|GPMI_ECCCTRL_SET_RSVD2_MASK|macro|GPMI_ECCCTRL_SET_RSVD2_MASK
DECL|GPMI_ECCCTRL_SET_RSVD2_SHIFT|macro|GPMI_ECCCTRL_SET_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_SET|macro|GPMI_ECCCTRL_SET
DECL|GPMI_ECCCTRL_TOG_BUFFER_MASK_MASK|macro|GPMI_ECCCTRL_TOG_BUFFER_MASK_MASK
DECL|GPMI_ECCCTRL_TOG_BUFFER_MASK_SHIFT|macro|GPMI_ECCCTRL_TOG_BUFFER_MASK_SHIFT
DECL|GPMI_ECCCTRL_TOG_BUFFER_MASK|macro|GPMI_ECCCTRL_TOG_BUFFER_MASK
DECL|GPMI_ECCCTRL_TOG_ECC_CMD_MASK|macro|GPMI_ECCCTRL_TOG_ECC_CMD_MASK
DECL|GPMI_ECCCTRL_TOG_ECC_CMD_SHIFT|macro|GPMI_ECCCTRL_TOG_ECC_CMD_SHIFT
DECL|GPMI_ECCCTRL_TOG_ECC_CMD|macro|GPMI_ECCCTRL_TOG_ECC_CMD
DECL|GPMI_ECCCTRL_TOG_ENABLE_ECC_MASK|macro|GPMI_ECCCTRL_TOG_ENABLE_ECC_MASK
DECL|GPMI_ECCCTRL_TOG_ENABLE_ECC_SHIFT|macro|GPMI_ECCCTRL_TOG_ENABLE_ECC_SHIFT
DECL|GPMI_ECCCTRL_TOG_HANDLE_MASK|macro|GPMI_ECCCTRL_TOG_HANDLE_MASK
DECL|GPMI_ECCCTRL_TOG_HANDLE_SHIFT|macro|GPMI_ECCCTRL_TOG_HANDLE_SHIFT
DECL|GPMI_ECCCTRL_TOG_HANDLE|macro|GPMI_ECCCTRL_TOG_HANDLE
DECL|GPMI_ECCCTRL_TOG_RANDOMIZER_ENABLE_MASK|macro|GPMI_ECCCTRL_TOG_RANDOMIZER_ENABLE_MASK
DECL|GPMI_ECCCTRL_TOG_RANDOMIZER_ENABLE_SHIFT|macro|GPMI_ECCCTRL_TOG_RANDOMIZER_ENABLE_SHIFT
DECL|GPMI_ECCCTRL_TOG_REG|macro|GPMI_ECCCTRL_TOG_REG
DECL|GPMI_ECCCTRL_TOG_RSVD2_MASK|macro|GPMI_ECCCTRL_TOG_RSVD2_MASK
DECL|GPMI_ECCCTRL_TOG_RSVD2_SHIFT|macro|GPMI_ECCCTRL_TOG_RSVD2_SHIFT
DECL|GPMI_ECCCTRL_TOG|macro|GPMI_ECCCTRL_TOG
DECL|GPMI_ECCCTRL|macro|GPMI_ECCCTRL
DECL|GPMI_IRQS|macro|GPMI_IRQS
DECL|GPMI_IRQn|enumerator|GPMI_IRQn = 16, /**< GPMI operation timeout error interrupt. */
DECL|GPMI_MemMapPtr|typedef|} GPMI_Type, *GPMI_MemMapPtr;
DECL|GPMI_PAYLOAD_ADDRESS_MASK|macro|GPMI_PAYLOAD_ADDRESS_MASK
DECL|GPMI_PAYLOAD_ADDRESS_SHIFT|macro|GPMI_PAYLOAD_ADDRESS_SHIFT
DECL|GPMI_PAYLOAD_ADDRESS|macro|GPMI_PAYLOAD_ADDRESS
DECL|GPMI_PAYLOAD_REG|macro|GPMI_PAYLOAD_REG
DECL|GPMI_PAYLOAD_RSVD0_MASK|macro|GPMI_PAYLOAD_RSVD0_MASK
DECL|GPMI_PAYLOAD_RSVD0_SHIFT|macro|GPMI_PAYLOAD_RSVD0_SHIFT
DECL|GPMI_PAYLOAD_RSVD0|macro|GPMI_PAYLOAD_RSVD0
DECL|GPMI_PAYLOAD|macro|GPMI_PAYLOAD
DECL|GPMI_READ_DDR_DLL_CTRL_ENABLE_MASK|macro|GPMI_READ_DDR_DLL_CTRL_ENABLE_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_ENABLE_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_ENABLE_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_MASK|macro|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_MASK|macro|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_REFCLK_ON_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_MASK|macro|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT|macro|GPMI_READ_DDR_DLL_CTRL_REF_UPDATE_INT
DECL|GPMI_READ_DDR_DLL_CTRL_REG|macro|GPMI_READ_DDR_DLL_CTRL_REG
DECL|GPMI_READ_DDR_DLL_CTRL_RESET_MASK|macro|GPMI_READ_DDR_DLL_CTRL_RESET_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_RESET_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_RESET_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK|macro|GPMI_READ_DDR_DLL_CTRL_RSVD1_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_RSVD1_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_RSVD1|macro|GPMI_READ_DDR_DLL_CTRL_RSVD1
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET|macro|GPMI_READ_DDR_DLL_CTRL_SLV_DLY_TARGET
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL|macro|GPMI_READ_DDR_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT|macro|GPMI_READ_DDR_DLL_CTRL_SLV_UPDATE_INT
DECL|GPMI_READ_DDR_DLL_CTRL|macro|GPMI_READ_DDR_DLL_CTRL
DECL|GPMI_READ_DDR_DLL_STS_REF_LOCK_MASK|macro|GPMI_READ_DDR_DLL_STS_REF_LOCK_MASK
DECL|GPMI_READ_DDR_DLL_STS_REF_LOCK_SHIFT|macro|GPMI_READ_DDR_DLL_STS_REF_LOCK_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_REF_SEL_MASK|macro|GPMI_READ_DDR_DLL_STS_REF_SEL_MASK
DECL|GPMI_READ_DDR_DLL_STS_REF_SEL_SHIFT|macro|GPMI_READ_DDR_DLL_STS_REF_SEL_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_REF_SEL|macro|GPMI_READ_DDR_DLL_STS_REF_SEL
DECL|GPMI_READ_DDR_DLL_STS_REG|macro|GPMI_READ_DDR_DLL_STS_REG
DECL|GPMI_READ_DDR_DLL_STS_RSVD0_MASK|macro|GPMI_READ_DDR_DLL_STS_RSVD0_MASK
DECL|GPMI_READ_DDR_DLL_STS_RSVD0_SHIFT|macro|GPMI_READ_DDR_DLL_STS_RSVD0_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_RSVD0|macro|GPMI_READ_DDR_DLL_STS_RSVD0
DECL|GPMI_READ_DDR_DLL_STS_RSVD1_MASK|macro|GPMI_READ_DDR_DLL_STS_RSVD1_MASK
DECL|GPMI_READ_DDR_DLL_STS_RSVD1_SHIFT|macro|GPMI_READ_DDR_DLL_STS_RSVD1_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_RSVD1|macro|GPMI_READ_DDR_DLL_STS_RSVD1
DECL|GPMI_READ_DDR_DLL_STS_SLV_LOCK_MASK|macro|GPMI_READ_DDR_DLL_STS_SLV_LOCK_MASK
DECL|GPMI_READ_DDR_DLL_STS_SLV_LOCK_SHIFT|macro|GPMI_READ_DDR_DLL_STS_SLV_LOCK_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_SLV_SEL_MASK|macro|GPMI_READ_DDR_DLL_STS_SLV_SEL_MASK
DECL|GPMI_READ_DDR_DLL_STS_SLV_SEL_SHIFT|macro|GPMI_READ_DDR_DLL_STS_SLV_SEL_SHIFT
DECL|GPMI_READ_DDR_DLL_STS_SLV_SEL|macro|GPMI_READ_DDR_DLL_STS_SLV_SEL
DECL|GPMI_READ_DDR_DLL_STS|macro|GPMI_READ_DDR_DLL_STS
DECL|GPMI_STAT_ATA_IRQ_MASK|macro|GPMI_STAT_ATA_IRQ_MASK
DECL|GPMI_STAT_ATA_IRQ_SHIFT|macro|GPMI_STAT_ATA_IRQ_SHIFT
DECL|GPMI_STAT_DEV0_ERROR_MASK|macro|GPMI_STAT_DEV0_ERROR_MASK
DECL|GPMI_STAT_DEV0_ERROR_SHIFT|macro|GPMI_STAT_DEV0_ERROR_SHIFT
DECL|GPMI_STAT_DEV1_ERROR_MASK|macro|GPMI_STAT_DEV1_ERROR_MASK
DECL|GPMI_STAT_DEV1_ERROR_SHIFT|macro|GPMI_STAT_DEV1_ERROR_SHIFT
DECL|GPMI_STAT_DEV2_ERROR_MASK|macro|GPMI_STAT_DEV2_ERROR_MASK
DECL|GPMI_STAT_DEV2_ERROR_SHIFT|macro|GPMI_STAT_DEV2_ERROR_SHIFT
DECL|GPMI_STAT_DEV3_ERROR_MASK|macro|GPMI_STAT_DEV3_ERROR_MASK
DECL|GPMI_STAT_DEV3_ERROR_SHIFT|macro|GPMI_STAT_DEV3_ERROR_SHIFT
DECL|GPMI_STAT_DEV4_ERROR_MASK|macro|GPMI_STAT_DEV4_ERROR_MASK
DECL|GPMI_STAT_DEV4_ERROR_SHIFT|macro|GPMI_STAT_DEV4_ERROR_SHIFT
DECL|GPMI_STAT_DEV5_ERROR_MASK|macro|GPMI_STAT_DEV5_ERROR_MASK
DECL|GPMI_STAT_DEV5_ERROR_SHIFT|macro|GPMI_STAT_DEV5_ERROR_SHIFT
DECL|GPMI_STAT_DEV6_ERROR_MASK|macro|GPMI_STAT_DEV6_ERROR_MASK
DECL|GPMI_STAT_DEV6_ERROR_SHIFT|macro|GPMI_STAT_DEV6_ERROR_SHIFT
DECL|GPMI_STAT_DEV7_ERROR_MASK|macro|GPMI_STAT_DEV7_ERROR_MASK
DECL|GPMI_STAT_DEV7_ERROR_SHIFT|macro|GPMI_STAT_DEV7_ERROR_SHIFT
DECL|GPMI_STAT_FIFO_EMPTY_MASK|macro|GPMI_STAT_FIFO_EMPTY_MASK
DECL|GPMI_STAT_FIFO_EMPTY_SHIFT|macro|GPMI_STAT_FIFO_EMPTY_SHIFT
DECL|GPMI_STAT_FIFO_FULL_MASK|macro|GPMI_STAT_FIFO_FULL_MASK
DECL|GPMI_STAT_FIFO_FULL_SHIFT|macro|GPMI_STAT_FIFO_FULL_SHIFT
DECL|GPMI_STAT_INVALID_BUFFER_MASK_MASK|macro|GPMI_STAT_INVALID_BUFFER_MASK_MASK
DECL|GPMI_STAT_INVALID_BUFFER_MASK_SHIFT|macro|GPMI_STAT_INVALID_BUFFER_MASK_SHIFT
DECL|GPMI_STAT_PRESENT_MASK|macro|GPMI_STAT_PRESENT_MASK
DECL|GPMI_STAT_PRESENT_SHIFT|macro|GPMI_STAT_PRESENT_SHIFT
DECL|GPMI_STAT_RDY_TIMEOUT_MASK|macro|GPMI_STAT_RDY_TIMEOUT_MASK
DECL|GPMI_STAT_RDY_TIMEOUT_SHIFT|macro|GPMI_STAT_RDY_TIMEOUT_SHIFT
DECL|GPMI_STAT_RDY_TIMEOUT|macro|GPMI_STAT_RDY_TIMEOUT
DECL|GPMI_STAT_READY_BUSY_MASK|macro|GPMI_STAT_READY_BUSY_MASK
DECL|GPMI_STAT_READY_BUSY_SHIFT|macro|GPMI_STAT_READY_BUSY_SHIFT
DECL|GPMI_STAT_READY_BUSY|macro|GPMI_STAT_READY_BUSY
DECL|GPMI_STAT_REG|macro|GPMI_STAT_REG
DECL|GPMI_STAT_RSVD1_MASK|macro|GPMI_STAT_RSVD1_MASK
DECL|GPMI_STAT_RSVD1_SHIFT|macro|GPMI_STAT_RSVD1_SHIFT
DECL|GPMI_STAT_RSVD1|macro|GPMI_STAT_RSVD1
DECL|GPMI_STAT|macro|GPMI_STAT
DECL|GPMI_TIMING0_ADDRESS_SETUP_MASK|macro|GPMI_TIMING0_ADDRESS_SETUP_MASK
DECL|GPMI_TIMING0_ADDRESS_SETUP_SHIFT|macro|GPMI_TIMING0_ADDRESS_SETUP_SHIFT
DECL|GPMI_TIMING0_ADDRESS_SETUP|macro|GPMI_TIMING0_ADDRESS_SETUP
DECL|GPMI_TIMING0_DATA_HOLD_MASK|macro|GPMI_TIMING0_DATA_HOLD_MASK
DECL|GPMI_TIMING0_DATA_HOLD_SHIFT|macro|GPMI_TIMING0_DATA_HOLD_SHIFT
DECL|GPMI_TIMING0_DATA_HOLD|macro|GPMI_TIMING0_DATA_HOLD
DECL|GPMI_TIMING0_DATA_SETUP_MASK|macro|GPMI_TIMING0_DATA_SETUP_MASK
DECL|GPMI_TIMING0_DATA_SETUP_SHIFT|macro|GPMI_TIMING0_DATA_SETUP_SHIFT
DECL|GPMI_TIMING0_DATA_SETUP|macro|GPMI_TIMING0_DATA_SETUP
DECL|GPMI_TIMING0_REG|macro|GPMI_TIMING0_REG
DECL|GPMI_TIMING0_RSVD1_MASK|macro|GPMI_TIMING0_RSVD1_MASK
DECL|GPMI_TIMING0_RSVD1_SHIFT|macro|GPMI_TIMING0_RSVD1_SHIFT
DECL|GPMI_TIMING0_RSVD1|macro|GPMI_TIMING0_RSVD1
DECL|GPMI_TIMING0|macro|GPMI_TIMING0
DECL|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_MASK|macro|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_MASK
DECL|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_SHIFT|macro|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT_SHIFT
DECL|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT|macro|GPMI_TIMING1_DEVICE_BUSY_TIMEOUT
DECL|GPMI_TIMING1_REG|macro|GPMI_TIMING1_REG
DECL|GPMI_TIMING1_RSVD1_MASK|macro|GPMI_TIMING1_RSVD1_MASK
DECL|GPMI_TIMING1_RSVD1_SHIFT|macro|GPMI_TIMING1_RSVD1_SHIFT
DECL|GPMI_TIMING1_RSVD1|macro|GPMI_TIMING1_RSVD1
DECL|GPMI_TIMING1|macro|GPMI_TIMING1
DECL|GPMI_TIMING2_CE_DELAY_MASK|macro|GPMI_TIMING2_CE_DELAY_MASK
DECL|GPMI_TIMING2_CE_DELAY_SHIFT|macro|GPMI_TIMING2_CE_DELAY_SHIFT
DECL|GPMI_TIMING2_CE_DELAY|macro|GPMI_TIMING2_CE_DELAY
DECL|GPMI_TIMING2_CMDADD_PAUSE_MASK|macro|GPMI_TIMING2_CMDADD_PAUSE_MASK
DECL|GPMI_TIMING2_CMDADD_PAUSE_SHIFT|macro|GPMI_TIMING2_CMDADD_PAUSE_SHIFT
DECL|GPMI_TIMING2_CMDADD_PAUSE|macro|GPMI_TIMING2_CMDADD_PAUSE
DECL|GPMI_TIMING2_DATA_PAUSE_MASK|macro|GPMI_TIMING2_DATA_PAUSE_MASK
DECL|GPMI_TIMING2_DATA_PAUSE_SHIFT|macro|GPMI_TIMING2_DATA_PAUSE_SHIFT
DECL|GPMI_TIMING2_DATA_PAUSE|macro|GPMI_TIMING2_DATA_PAUSE
DECL|GPMI_TIMING2_POSTAMBLE_DELAY_MASK|macro|GPMI_TIMING2_POSTAMBLE_DELAY_MASK
DECL|GPMI_TIMING2_POSTAMBLE_DELAY_SHIFT|macro|GPMI_TIMING2_POSTAMBLE_DELAY_SHIFT
DECL|GPMI_TIMING2_POSTAMBLE_DELAY|macro|GPMI_TIMING2_POSTAMBLE_DELAY
DECL|GPMI_TIMING2_PREAMBLE_DELAY_MASK|macro|GPMI_TIMING2_PREAMBLE_DELAY_MASK
DECL|GPMI_TIMING2_PREAMBLE_DELAY_SHIFT|macro|GPMI_TIMING2_PREAMBLE_DELAY_SHIFT
DECL|GPMI_TIMING2_PREAMBLE_DELAY|macro|GPMI_TIMING2_PREAMBLE_DELAY
DECL|GPMI_TIMING2_READ_LATENCY_MASK|macro|GPMI_TIMING2_READ_LATENCY_MASK
DECL|GPMI_TIMING2_READ_LATENCY_SHIFT|macro|GPMI_TIMING2_READ_LATENCY_SHIFT
DECL|GPMI_TIMING2_READ_LATENCY|macro|GPMI_TIMING2_READ_LATENCY
DECL|GPMI_TIMING2_REG|macro|GPMI_TIMING2_REG
DECL|GPMI_TIMING2_RSVD0_MASK|macro|GPMI_TIMING2_RSVD0_MASK
DECL|GPMI_TIMING2_RSVD0_SHIFT|macro|GPMI_TIMING2_RSVD0_SHIFT
DECL|GPMI_TIMING2_RSVD0|macro|GPMI_TIMING2_RSVD0
DECL|GPMI_TIMING2_TCR_MASK|macro|GPMI_TIMING2_TCR_MASK
DECL|GPMI_TIMING2_TCR_SHIFT|macro|GPMI_TIMING2_TCR_SHIFT
DECL|GPMI_TIMING2_TCR|macro|GPMI_TIMING2_TCR
DECL|GPMI_TIMING2_TRPSTH_MASK|macro|GPMI_TIMING2_TRPSTH_MASK
DECL|GPMI_TIMING2_TRPSTH_SHIFT|macro|GPMI_TIMING2_TRPSTH_SHIFT
DECL|GPMI_TIMING2_TRPSTH|macro|GPMI_TIMING2_TRPSTH
DECL|GPMI_TIMING2|macro|GPMI_TIMING2
DECL|GPMI_Type|typedef|} GPMI_Type, *GPMI_MemMapPtr;
DECL|GPMI_VERSION_MAJOR_MASK|macro|GPMI_VERSION_MAJOR_MASK
DECL|GPMI_VERSION_MAJOR_SHIFT|macro|GPMI_VERSION_MAJOR_SHIFT
DECL|GPMI_VERSION_MAJOR|macro|GPMI_VERSION_MAJOR
DECL|GPMI_VERSION_MINOR_MASK|macro|GPMI_VERSION_MINOR_MASK
DECL|GPMI_VERSION_MINOR_SHIFT|macro|GPMI_VERSION_MINOR_SHIFT
DECL|GPMI_VERSION_MINOR|macro|GPMI_VERSION_MINOR
DECL|GPMI_VERSION_REG|macro|GPMI_VERSION_REG
DECL|GPMI_VERSION_STEP_MASK|macro|GPMI_VERSION_STEP_MASK
DECL|GPMI_VERSION_STEP_SHIFT|macro|GPMI_VERSION_STEP_SHIFT
DECL|GPMI_VERSION_STEP|macro|GPMI_VERSION_STEP
DECL|GPMI_VERSION|macro|GPMI_VERSION
DECL|GPMI_WRITE_DDR_DLL_CTRL_ENABLE_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_ENABLE_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_ENABLE_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_ENABLE_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_REFCLK_ON_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT|macro|GPMI_WRITE_DDR_DLL_CTRL_REF_UPDATE_INT
DECL|GPMI_WRITE_DDR_DLL_CTRL_REG|macro|GPMI_WRITE_DDR_DLL_CTRL_REG
DECL|GPMI_WRITE_DDR_DLL_CTRL_RESET_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_RESET_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_RESET_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_RESET_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_RSVD1_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_RSVD1_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_RSVD1_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_RSVD1_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_RSVD1|macro|GPMI_WRITE_DDR_DLL_CTRL_RSVD1
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_DLY_TARGET
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT|macro|GPMI_WRITE_DDR_DLL_CTRL_SLV_UPDATE_INT
DECL|GPMI_WRITE_DDR_DLL_CTRL|macro|GPMI_WRITE_DDR_DLL_CTRL
DECL|GPMI_WRITE_DDR_DLL_STS_REF_LOCK_MASK|macro|GPMI_WRITE_DDR_DLL_STS_REF_LOCK_MASK
DECL|GPMI_WRITE_DDR_DLL_STS_REF_LOCK_SHIFT|macro|GPMI_WRITE_DDR_DLL_STS_REF_LOCK_SHIFT
DECL|GPMI_WRITE_DDR_DLL_STS_REF_SEL_MASK|macro|GPMI_WRITE_DDR_DLL_STS_REF_SEL_MASK
DECL|GPMI_WRITE_DDR_DLL_STS_REF_SEL_SHIFT|macro|GPMI_WRITE_DDR_DLL_STS_REF_SEL_SHIFT
DECL|GPMI_WRITE_DDR_DLL_STS_REF_SEL|macro|GPMI_WRITE_DDR_DLL_STS_REF_SEL
DECL|GPMI_WRITE_DDR_DLL_STS_REG|macro|GPMI_WRITE_DDR_DLL_STS_REG
DECL|GPMI_WRITE_DDR_DLL_STS_RSVD0_MASK|macro|GPMI_WRITE_DDR_DLL_STS_RSVD0_MASK
DECL|GPMI_WRITE_DDR_DLL_STS_RSVD0_SHIFT|macro|GPMI_WRITE_DDR_DLL_STS_RSVD0_SHIFT
DECL|GPMI_WRITE_DDR_DLL_STS_RSVD0|macro|GPMI_WRITE_DDR_DLL_STS_RSVD0
DECL|GPMI_WRITE_DDR_DLL_STS_RSVD1_MASK|macro|GPMI_WRITE_DDR_DLL_STS_RSVD1_MASK
DECL|GPMI_WRITE_DDR_DLL_STS_RSVD1_SHIFT|macro|GPMI_WRITE_DDR_DLL_STS_RSVD1_SHIFT
DECL|GPMI_WRITE_DDR_DLL_STS_RSVD1|macro|GPMI_WRITE_DDR_DLL_STS_RSVD1
DECL|GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_MASK|macro|GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_MASK
DECL|GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_SHIFT|macro|GPMI_WRITE_DDR_DLL_STS_SLV_LOCK_SHIFT
DECL|GPMI_WRITE_DDR_DLL_STS_SLV_SEL_MASK|macro|GPMI_WRITE_DDR_DLL_STS_SLV_SEL_MASK
DECL|GPMI_WRITE_DDR_DLL_STS_SLV_SEL_SHIFT|macro|GPMI_WRITE_DDR_DLL_STS_SLV_SEL_SHIFT
DECL|GPMI_WRITE_DDR_DLL_STS_SLV_SEL|macro|GPMI_WRITE_DDR_DLL_STS_SLV_SEL
DECL|GPMI_WRITE_DDR_DLL_STS|macro|GPMI_WRITE_DDR_DLL_STS
DECL|GPMI|macro|GPMI
DECL|GPR0|member|__IO uint32_t GPR0; /**< GPR0 General Purpose Register, offset: 0x0 */
DECL|GPR10|member|__IO uint32_t GPR10; /**< GPR10 General Purpose Register, offset: 0x28 */
DECL|GPR10|member|__IO uint32_t GPR10; /**< SRC General Purpose Register 10, offset: 0x44 */
DECL|GPR11|member|__IO uint32_t GPR11; /**< GPR11 General Purpose Register, offset: 0x2C */
DECL|GPR12|member|__IO uint32_t GPR12; /**< GPR12 General Purpose Register, offset: 0x30 */
DECL|GPR13|member|__IO uint32_t GPR13; /**< GPR13 General Purpose Register, offset: 0x34 */
DECL|GPR1|member|__IO uint32_t GPR1; /**< GPR1 General Purpose Register, offset: 0x4 */
DECL|GPR1|member|__IO uint32_t GPR1; /**< SRC General Purpose Register 1, offset: 0x20 */
DECL|GPR2|member|__IO uint32_t GPR2; /**< GPR2 General Purpose Register, offset: 0x8 */
DECL|GPR2|member|__IO uint32_t GPR2; /**< SRC General Purpose Register 2, offset: 0x24 */
DECL|GPR3|member|__IO uint32_t GPR3; /**< GPR3 General Purpose Register, offset: 0xC */
DECL|GPR3|member|__IO uint32_t GPR3; /**< SRC General Purpose Register 3, offset: 0x28 */
DECL|GPR4|member|__IO uint32_t GPR4; /**< GPR4 General Purpose Register, offset: 0x10 */
DECL|GPR4|member|__IO uint32_t GPR4; /**< SRC General Purpose Register 4, offset: 0x2C */
DECL|GPR5|member|__IO uint32_t GPR5; /**< GPR5 General Purpose Register, offset: 0x14 */
DECL|GPR5|member|__IO uint32_t GPR5; /**< SRC General Purpose Register 5, offset: 0x30 */
DECL|GPR6|member|__IO uint32_t GPR6; /**< GPR6 General Purpose Register, offset: 0x18 */
DECL|GPR6|member|__IO uint32_t GPR6; /**< SRC General Purpose Register 6, offset: 0x34 */
DECL|GPR7|member|__IO uint32_t GPR7; /**< GPR7 General Purpose Register, offset: 0x1C */
DECL|GPR7|member|__IO uint32_t GPR7; /**< SRC General Purpose Register 7, offset: 0x38 */
DECL|GPR8|member|__IO uint32_t GPR8; /**< GPR8 General Purpose Register, offset: 0x20 */
DECL|GPR8|member|__IO uint32_t GPR8; /**< SRC General Purpose Register 8, offset: 0x3C */
DECL|GPR9|member|__IO uint32_t GPR9; /**< GPR9 General Purpose Register, offset: 0x24 */
DECL|GPR9|member|__IO uint32_t GPR9; /**< SRC General Purpose Register 9, offset: 0x40 */
DECL|GPSSR|member|__I uint32_t GPSSR; /**< General Purpose Secured Status Register,offset: 0x3 */
DECL|GPSSR|member|} GPSSR;
DECL|GPT_BASE_ADDRS|macro|GPT_BASE_ADDRS
DECL|GPT_BASE_PTRS|macro|GPT_BASE_PTRS
DECL|GPT_BASE_PTR|macro|GPT_BASE_PTR
DECL|GPT_BASE|macro|GPT_BASE
DECL|GPT_CNT_COUNT_MASK|macro|GPT_CNT_COUNT_MASK
DECL|GPT_CNT_COUNT_SHIFT|macro|GPT_CNT_COUNT_SHIFT
DECL|GPT_CNT_COUNT|macro|GPT_CNT_COUNT
DECL|GPT_CNT_REG|macro|GPT_CNT_REG
DECL|GPT_CNT|macro|GPT_CNT
DECL|GPT_CR_CLKSRC_MASK|macro|GPT_CR_CLKSRC_MASK
DECL|GPT_CR_CLKSRC_SHIFT|macro|GPT_CR_CLKSRC_SHIFT
DECL|GPT_CR_CLKSRC|macro|GPT_CR_CLKSRC
DECL|GPT_CR_DBGEN_MASK|macro|GPT_CR_DBGEN_MASK
DECL|GPT_CR_DBGEN_SHIFT|macro|GPT_CR_DBGEN_SHIFT
DECL|GPT_CR_DOZEEN_MASK|macro|GPT_CR_DOZEEN_MASK
DECL|GPT_CR_DOZEEN_SHIFT|macro|GPT_CR_DOZEEN_SHIFT
DECL|GPT_CR_ENMOD_MASK|macro|GPT_CR_ENMOD_MASK
DECL|GPT_CR_ENMOD_SHIFT|macro|GPT_CR_ENMOD_SHIFT
DECL|GPT_CR_EN_24M_MASK|macro|GPT_CR_EN_24M_MASK
DECL|GPT_CR_EN_24M_SHIFT|macro|GPT_CR_EN_24M_SHIFT
DECL|GPT_CR_EN_MASK|macro|GPT_CR_EN_MASK
DECL|GPT_CR_EN_SHIFT|macro|GPT_CR_EN_SHIFT
DECL|GPT_CR_FO1_MASK|macro|GPT_CR_FO1_MASK
DECL|GPT_CR_FO1_SHIFT|macro|GPT_CR_FO1_SHIFT
DECL|GPT_CR_FO2_MASK|macro|GPT_CR_FO2_MASK
DECL|GPT_CR_FO2_SHIFT|macro|GPT_CR_FO2_SHIFT
DECL|GPT_CR_FO3_MASK|macro|GPT_CR_FO3_MASK
DECL|GPT_CR_FO3_SHIFT|macro|GPT_CR_FO3_SHIFT
DECL|GPT_CR_FRR_MASK|macro|GPT_CR_FRR_MASK
DECL|GPT_CR_FRR_SHIFT|macro|GPT_CR_FRR_SHIFT
DECL|GPT_CR_IM1_MASK|macro|GPT_CR_IM1_MASK
DECL|GPT_CR_IM1_SHIFT|macro|GPT_CR_IM1_SHIFT
DECL|GPT_CR_IM1|macro|GPT_CR_IM1
DECL|GPT_CR_IM2_MASK|macro|GPT_CR_IM2_MASK
DECL|GPT_CR_IM2_SHIFT|macro|GPT_CR_IM2_SHIFT
DECL|GPT_CR_IM2|macro|GPT_CR_IM2
DECL|GPT_CR_OM1_MASK|macro|GPT_CR_OM1_MASK
DECL|GPT_CR_OM1_SHIFT|macro|GPT_CR_OM1_SHIFT
DECL|GPT_CR_OM1|macro|GPT_CR_OM1
DECL|GPT_CR_OM2_MASK|macro|GPT_CR_OM2_MASK
DECL|GPT_CR_OM2_SHIFT|macro|GPT_CR_OM2_SHIFT
DECL|GPT_CR_OM2|macro|GPT_CR_OM2
DECL|GPT_CR_OM3_MASK|macro|GPT_CR_OM3_MASK
DECL|GPT_CR_OM3_SHIFT|macro|GPT_CR_OM3_SHIFT
DECL|GPT_CR_OM3|macro|GPT_CR_OM3
DECL|GPT_CR_REG|macro|GPT_CR_REG
DECL|GPT_CR_STOPEN_MASK|macro|GPT_CR_STOPEN_MASK
DECL|GPT_CR_STOPEN_SHIFT|macro|GPT_CR_STOPEN_SHIFT
DECL|GPT_CR_SWR_MASK|macro|GPT_CR_SWR_MASK
DECL|GPT_CR_SWR_SHIFT|macro|GPT_CR_SWR_SHIFT
DECL|GPT_CR_WAITEN_MASK|macro|GPT_CR_WAITEN_MASK
DECL|GPT_CR_WAITEN_SHIFT|macro|GPT_CR_WAITEN_SHIFT
DECL|GPT_CR|macro|GPT_CR
DECL|GPT_ICR1_CAPT_MASK|macro|GPT_ICR1_CAPT_MASK
DECL|GPT_ICR1_CAPT_SHIFT|macro|GPT_ICR1_CAPT_SHIFT
DECL|GPT_ICR1_CAPT|macro|GPT_ICR1_CAPT
DECL|GPT_ICR1_REG|macro|GPT_ICR1_REG
DECL|GPT_ICR1|macro|GPT_ICR1
DECL|GPT_ICR2_CAPT_MASK|macro|GPT_ICR2_CAPT_MASK
DECL|GPT_ICR2_CAPT_SHIFT|macro|GPT_ICR2_CAPT_SHIFT
DECL|GPT_ICR2_CAPT|macro|GPT_ICR2_CAPT
DECL|GPT_ICR2_REG|macro|GPT_ICR2_REG
DECL|GPT_ICR2|macro|GPT_ICR2
DECL|GPT_IRQS|macro|GPT_IRQS
DECL|GPT_IRQn|enumerator|GPT_IRQn = 55, /**< Logical OR of GPT rollover interrupt line, input capture 1 & 2 lines, output compare 1, 2 & 3 interrupt lines. */
DECL|GPT_IR_IF1IE_MASK|macro|GPT_IR_IF1IE_MASK
DECL|GPT_IR_IF1IE_SHIFT|macro|GPT_IR_IF1IE_SHIFT
DECL|GPT_IR_IF2IE_MASK|macro|GPT_IR_IF2IE_MASK
DECL|GPT_IR_IF2IE_SHIFT|macro|GPT_IR_IF2IE_SHIFT
DECL|GPT_IR_OF1IE_MASK|macro|GPT_IR_OF1IE_MASK
DECL|GPT_IR_OF1IE_SHIFT|macro|GPT_IR_OF1IE_SHIFT
DECL|GPT_IR_OF2IE_MASK|macro|GPT_IR_OF2IE_MASK
DECL|GPT_IR_OF2IE_SHIFT|macro|GPT_IR_OF2IE_SHIFT
DECL|GPT_IR_OF3IE_MASK|macro|GPT_IR_OF3IE_MASK
DECL|GPT_IR_OF3IE_SHIFT|macro|GPT_IR_OF3IE_SHIFT
DECL|GPT_IR_REG|macro|GPT_IR_REG
DECL|GPT_IR_ROVIE_MASK|macro|GPT_IR_ROVIE_MASK
DECL|GPT_IR_ROVIE_SHIFT|macro|GPT_IR_ROVIE_SHIFT
DECL|GPT_IR|macro|GPT_IR
DECL|GPT_MemMapPtr|typedef|} GPT_Type, *GPT_MemMapPtr;
DECL|GPT_OCR1_COMP_MASK|macro|GPT_OCR1_COMP_MASK
DECL|GPT_OCR1_COMP_SHIFT|macro|GPT_OCR1_COMP_SHIFT
DECL|GPT_OCR1_COMP|macro|GPT_OCR1_COMP
DECL|GPT_OCR1_REG|macro|GPT_OCR1_REG
DECL|GPT_OCR1|macro|GPT_OCR1
DECL|GPT_OCR2_COMP_MASK|macro|GPT_OCR2_COMP_MASK
DECL|GPT_OCR2_COMP_SHIFT|macro|GPT_OCR2_COMP_SHIFT
DECL|GPT_OCR2_COMP|macro|GPT_OCR2_COMP
DECL|GPT_OCR2_REG|macro|GPT_OCR2_REG
DECL|GPT_OCR2|macro|GPT_OCR2
DECL|GPT_OCR3_COMP_MASK|macro|GPT_OCR3_COMP_MASK
DECL|GPT_OCR3_COMP_SHIFT|macro|GPT_OCR3_COMP_SHIFT
DECL|GPT_OCR3_COMP|macro|GPT_OCR3_COMP
DECL|GPT_OCR3_REG|macro|GPT_OCR3_REG
DECL|GPT_OCR3|macro|GPT_OCR3
DECL|GPT_PR_PRESCALER24M_MASK|macro|GPT_PR_PRESCALER24M_MASK
DECL|GPT_PR_PRESCALER24M_SHIFT|macro|GPT_PR_PRESCALER24M_SHIFT
DECL|GPT_PR_PRESCALER24M|macro|GPT_PR_PRESCALER24M
DECL|GPT_PR_PRESCALER_MASK|macro|GPT_PR_PRESCALER_MASK
DECL|GPT_PR_PRESCALER_SHIFT|macro|GPT_PR_PRESCALER_SHIFT
DECL|GPT_PR_PRESCALER|macro|GPT_PR_PRESCALER
DECL|GPT_PR_REG|macro|GPT_PR_REG
DECL|GPT_PR|macro|GPT_PR
DECL|GPT_SR_IF1_MASK|macro|GPT_SR_IF1_MASK
DECL|GPT_SR_IF1_SHIFT|macro|GPT_SR_IF1_SHIFT
DECL|GPT_SR_IF2_MASK|macro|GPT_SR_IF2_MASK
DECL|GPT_SR_IF2_SHIFT|macro|GPT_SR_IF2_SHIFT
DECL|GPT_SR_OF1_MASK|macro|GPT_SR_OF1_MASK
DECL|GPT_SR_OF1_SHIFT|macro|GPT_SR_OF1_SHIFT
DECL|GPT_SR_OF2_MASK|macro|GPT_SR_OF2_MASK
DECL|GPT_SR_OF2_SHIFT|macro|GPT_SR_OF2_SHIFT
DECL|GPT_SR_OF3_MASK|macro|GPT_SR_OF3_MASK
DECL|GPT_SR_OF3_SHIFT|macro|GPT_SR_OF3_SHIFT
DECL|GPT_SR_REG|macro|GPT_SR_REG
DECL|GPT_SR_ROV_MASK|macro|GPT_SR_ROV_MASK
DECL|GPT_SR_ROV_SHIFT|macro|GPT_SR_ROV_SHIFT
DECL|GPT_SR|macro|GPT_SR
DECL|GPT_Type|typedef|} GPT_Type, *GPT_MemMapPtr;
DECL|GPT|macro|GPT
DECL|GPUSR1|member|__I uint32_t GPUSR1; /**< General Purpose Unsecured Status Register 1,offset: 0x0 */
DECL|GPUSR2|member|__I uint32_t GPUSR2; /**< General Purpose Unsecured Status Register 2,offset: 0x1 */
DECL|GPUSR2|member|} GPUSR2;
DECL|GPUSR3|member|__I uint32_t GPUSR3; /**< General Purpose Unsecured Status Register 3,offset: 0x2 */
DECL|GPUSR3|member|} GPUSR3;
DECL|GPU_CTRL|member|__IO uint32_t GPU_CTRL; /**< PGC Control Register, offset: 0x260 */
DECL|GPU_IRQn|enumerator|GPU_IRQn = 10, /**< GPU general interrupt request */
DECL|GPU_PDNSCR|member|__IO uint32_t GPU_PDNSCR; /**< Pull Down Sequence Control Register, offset: 0x268 */
DECL|GPU_PUPSCR|member|__IO uint32_t GPU_PUPSCR; /**< Power Up Sequence Control Register, offset: 0x264 */
DECL|GPU_SR|member|__IO uint32_t GPU_SR; /**< Power Gating Controller Status Register, offset: 0x26C */
DECL|GS|member|__IO uint32_t GS; /**< General status register, offset: 0x1C */
DECL|HACTE|member|__IO uint32_t HACTE; /**< H Active End, offset: 0xDC */
DECL|HACTS|member|__IO uint32_t HACTS; /**< H Active Start, offset: 0xD8 */
DECL|HC0|member|__IO uint32_t HC0; /**< Control register for hardware triggers, offset: 0x0 */
DECL|HC1|member|__IO uint32_t HC1; /**< Control register for hardware triggers, offset: 0x4 */
DECL|HCBR0|member|__I uint32_t HCBR0; /**< HBI Channel Busy 0 Register, offset: 0x98 */
DECL|HCBR1|member|__I uint32_t HCBR1; /**< HBI Channel Busy 1 Register, offset: 0x9C */
DECL|HCER0|member|__I uint32_t HCER0; /**< HBI Channel Error 0 Register, offset: 0x90 */
DECL|HCER1|member|__I uint32_t HCER1; /**< HBI Channel Error 1 Register, offset: 0x94 */
DECL|HCMR0|member|__IO uint32_t HCMR0; /**< HBI Channel Mask 0 Register, offset: 0x88 */
DECL|HCMR1|member|__IO uint32_t HCMR1; /**< HBI Channel Mask 1 Register, offset: 0x8C */
DECL|HCTL|member|__IO uint32_t HCTL; /**< HBI Control Register, offset: 0x80 */
DECL|HIST16_PARAM0|member|__IO uint32_t HIST16_PARAM0; /**< 16-level Histogram Parameter 0 Register., offset: 0x2E0 */
DECL|HIST16_PARAM1|member|__IO uint32_t HIST16_PARAM1; /**< 16-level Histogram Parameter 1 Register., offset: 0x2F0 */
DECL|HIST16_PARAM2|member|__IO uint32_t HIST16_PARAM2; /**< 16-level Histogram Parameter 2 Register., offset: 0x300 */
DECL|HIST16_PARAM3|member|__IO uint32_t HIST16_PARAM3; /**< 16-level Histogram Parameter 3 Register., offset: 0x310 */
DECL|HIST2_PARAM|member|__IO uint32_t HIST2_PARAM; /**< 2-level Histogram Parameter Register., offset: 0x2A0 */
DECL|HIST4_PARAM|member|__IO uint32_t HIST4_PARAM; /**< 4-level Histogram Parameter Register., offset: 0x2B0 */
DECL|HIST8_PARAM0|member|__IO uint32_t HIST8_PARAM0; /**< 8-level Histogram Parameter 0 Register., offset: 0x2C0 */
DECL|HIST8_PARAM1|member|__IO uint32_t HIST8_PARAM1; /**< 8-level Histogram Parameter 1 Register., offset: 0x2D0 */
DECL|HIST_CTRL|member|__IO uint32_t HIST_CTRL; /**< Histogram Control Register., offset: 0x290 */
DECL|HOSTOVR|member|__IO uint32_t HOSTOVR; /**< Channel ARM platform Override, offset: 0x18 */
DECL|HOST_CTRL_CAP|member|__I uint32_t HOST_CTRL_CAP; /**< Host Controller Capabilities, offset: 0x40 */
DECL|HPCOMR|member|__IO uint32_t HPCOMR; /**< , offset: 0x4 */
DECL|HPCR|member|__IO uint32_t HPCR; /**< , offset: 0x8 */
DECL|HPLR|member|__IO uint32_t HPLR; /**< , offset: 0x0 */
DECL|HPRTCLR|member|__IO uint32_t HPRTCLR; /**< , offset: 0x28 */
DECL|HPRTCMR|member|__IO uint32_t HPRTCMR; /**< , offset: 0x24 */
DECL|HPSR|member|__IO uint32_t HPSR; /**< , offset: 0x14 */
DECL|HPTALR|member|__IO uint32_t HPTALR; /**< , offset: 0x30 */
DECL|HPTAMR|member|__IO uint32_t HPTAMR; /**< , offset: 0x2C */
DECL|HPVIDR1|member|__I uint32_t HPVIDR1; /**< , offset: 0xBF8 */
DECL|HPVIDR2|member|__I uint32_t HPVIDR2; /**< , offset: 0xBFC */
DECL|HSIGE|member|__IO uint32_t HSIGE; /**< HSync Ignore End, offset: 0x5C */
DECL|HSIGS|member|__IO uint32_t HSIGS; /**< HSync Ignore Start, offset: 0x58 */
DECL|HSJC_RESP1|member|__IO uint32_t HSJC_RESP1; /**< Value of OTP Bank4 Word1 (Secure JTAG Response Field), offset: 0x610 */
DECL|HSTART|member|__IO uint32_t HSTART; /**< Channel Start, offset: 0xC */
DECL|HSTIP|member|__IO uint32_t HSTIP; /**< HSync Tip, offset: 0xEC */
DECL|HS|member|__I uint32_t HS; /**< Status register for HW triggers, offset: 0x8 */
DECL|HUE|member|__IO uint32_t HUE; /**< Hue, offset: 0x98 */
DECL|HVSHFT|member|__IO uint32_t HVSHFT; /**< Output Conditioning and HV Shift, offset: 0x54 */
DECL|HZPOS|member|__IO uint32_t HZPOS; /**< Horizontal Position, offset: 0x40 */
DECL|HardFault_IRQn|enumerator|HardFault_IRQn = -13, /**< Cortex-M4 SV Hard Fault Interrupt */
DECL|I2C1_BASE_PTR|macro|I2C1_BASE_PTR
DECL|I2C1_BASE|macro|I2C1_BASE
DECL|I2C1_I2CR|macro|I2C1_I2CR
DECL|I2C1_I2DR|macro|I2C1_I2DR
DECL|I2C1_I2SR|macro|I2C1_I2SR
DECL|I2C1_IADR|macro|I2C1_IADR
DECL|I2C1_IFDR|macro|I2C1_IFDR
DECL|I2C1_IPP_SCL_IN_SELECT_INPUT|member|__IO uint32_t I2C1_IPP_SCL_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7A8 */
DECL|I2C1_IPP_SDA_IN_SELECT_INPUT|member|__IO uint32_t I2C1_IPP_SDA_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7AC */
DECL|I2C1_IRQn|enumerator|I2C1_IRQn = 36, /**< I2C1 interrupt request. */
DECL|I2C1|macro|I2C1
DECL|I2C2_BASE_PTR|macro|I2C2_BASE_PTR
DECL|I2C2_BASE|macro|I2C2_BASE
DECL|I2C2_I2CR|macro|I2C2_I2CR
DECL|I2C2_I2DR|macro|I2C2_I2DR
DECL|I2C2_I2SR|macro|I2C2_I2SR
DECL|I2C2_IADR|macro|I2C2_IADR
DECL|I2C2_IFDR|macro|I2C2_IFDR
DECL|I2C2_IPP_SCL_IN_SELECT_INPUT|member|__IO uint32_t I2C2_IPP_SCL_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7B0 */
DECL|I2C2_IPP_SDA_IN_SELECT_INPUT|member|__IO uint32_t I2C2_IPP_SDA_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7B4 */
DECL|I2C2_IRQn|enumerator|I2C2_IRQn = 37, /**< I2C2 interrupt request. */
DECL|I2C2|macro|I2C2
DECL|I2C3_BASE_PTR|macro|I2C3_BASE_PTR
DECL|I2C3_BASE|macro|I2C3_BASE
DECL|I2C3_I2CR|macro|I2C3_I2CR
DECL|I2C3_I2DR|macro|I2C3_I2DR
DECL|I2C3_I2SR|macro|I2C3_I2SR
DECL|I2C3_IADR|macro|I2C3_IADR
DECL|I2C3_IFDR|macro|I2C3_IFDR
DECL|I2C3_IPP_SCL_IN_SELECT_INPUT|member|__IO uint32_t I2C3_IPP_SCL_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7B8 */
DECL|I2C3_IPP_SDA_IN_SELECT_INPUT|member|__IO uint32_t I2C3_IPP_SDA_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7BC */
DECL|I2C3_IRQn|enumerator|I2C3_IRQn = 38, /**< I2C3 interrupt request. */
DECL|I2C3|macro|I2C3
DECL|I2C4_BASE_PTR|macro|I2C4_BASE_PTR
DECL|I2C4_BASE|macro|I2C4_BASE
DECL|I2C4_I2CR|macro|I2C4_I2CR
DECL|I2C4_I2DR|macro|I2C4_I2DR
DECL|I2C4_I2SR|macro|I2C4_I2SR
DECL|I2C4_IADR|macro|I2C4_IADR
DECL|I2C4_IFDR|macro|I2C4_IFDR
DECL|I2C4_IPP_SCL_IN_SELECT_INPUT|member|__IO uint32_t I2C4_IPP_SCL_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7C0 */
DECL|I2C4_IPP_SDA_IN_SELECT_INPUT|member|__IO uint32_t I2C4_IPP_SDA_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7C4 */
DECL|I2C4_IRQn|enumerator|I2C4_IRQn = 35, /**< I2C4 interrupt request */
DECL|I2C4|macro|I2C4
DECL|I2CR|member|__IO uint16_t I2CR; /**< I2C Control Register, offset: 0x8 */
DECL|I2C_BASE_ADDRS|macro|I2C_BASE_ADDRS
DECL|I2C_BASE_PTRS|macro|I2C_BASE_PTRS
DECL|I2C_I2CR_IEN_MASK|macro|I2C_I2CR_IEN_MASK
DECL|I2C_I2CR_IEN_SHIFT|macro|I2C_I2CR_IEN_SHIFT
DECL|I2C_I2CR_IIEN_MASK|macro|I2C_I2CR_IIEN_MASK
DECL|I2C_I2CR_IIEN_SHIFT|macro|I2C_I2CR_IIEN_SHIFT
DECL|I2C_I2CR_MSTA_MASK|macro|I2C_I2CR_MSTA_MASK
DECL|I2C_I2CR_MSTA_SHIFT|macro|I2C_I2CR_MSTA_SHIFT
DECL|I2C_I2CR_MTX_MASK|macro|I2C_I2CR_MTX_MASK
DECL|I2C_I2CR_MTX_SHIFT|macro|I2C_I2CR_MTX_SHIFT
DECL|I2C_I2CR_REG|macro|I2C_I2CR_REG
DECL|I2C_I2CR_RSTA_MASK|macro|I2C_I2CR_RSTA_MASK
DECL|I2C_I2CR_RSTA_SHIFT|macro|I2C_I2CR_RSTA_SHIFT
DECL|I2C_I2CR_TXAK_MASK|macro|I2C_I2CR_TXAK_MASK
DECL|I2C_I2CR_TXAK_SHIFT|macro|I2C_I2CR_TXAK_SHIFT
DECL|I2C_I2DR_DATA_MASK|macro|I2C_I2DR_DATA_MASK
DECL|I2C_I2DR_DATA_SHIFT|macro|I2C_I2DR_DATA_SHIFT
DECL|I2C_I2DR_DATA|macro|I2C_I2DR_DATA
DECL|I2C_I2DR_REG|macro|I2C_I2DR_REG
DECL|I2C_I2SR_IAAS_MASK|macro|I2C_I2SR_IAAS_MASK
DECL|I2C_I2SR_IAAS_SHIFT|macro|I2C_I2SR_IAAS_SHIFT
DECL|I2C_I2SR_IAL_MASK|macro|I2C_I2SR_IAL_MASK
DECL|I2C_I2SR_IAL_SHIFT|macro|I2C_I2SR_IAL_SHIFT
DECL|I2C_I2SR_IBB_MASK|macro|I2C_I2SR_IBB_MASK
DECL|I2C_I2SR_IBB_SHIFT|macro|I2C_I2SR_IBB_SHIFT
DECL|I2C_I2SR_ICF_MASK|macro|I2C_I2SR_ICF_MASK
DECL|I2C_I2SR_ICF_SHIFT|macro|I2C_I2SR_ICF_SHIFT
DECL|I2C_I2SR_IIF_MASK|macro|I2C_I2SR_IIF_MASK
DECL|I2C_I2SR_IIF_SHIFT|macro|I2C_I2SR_IIF_SHIFT
DECL|I2C_I2SR_REG|macro|I2C_I2SR_REG
DECL|I2C_I2SR_RXAK_MASK|macro|I2C_I2SR_RXAK_MASK
DECL|I2C_I2SR_RXAK_SHIFT|macro|I2C_I2SR_RXAK_SHIFT
DECL|I2C_I2SR_SRW_MASK|macro|I2C_I2SR_SRW_MASK
DECL|I2C_I2SR_SRW_SHIFT|macro|I2C_I2SR_SRW_SHIFT
DECL|I2C_IADR_ADR_MASK|macro|I2C_IADR_ADR_MASK
DECL|I2C_IADR_ADR_SHIFT|macro|I2C_IADR_ADR_SHIFT
DECL|I2C_IADR_ADR|macro|I2C_IADR_ADR
DECL|I2C_IADR_REG|macro|I2C_IADR_REG
DECL|I2C_IFDR_IC_MASK|macro|I2C_IFDR_IC_MASK
DECL|I2C_IFDR_IC_SHIFT|macro|I2C_IFDR_IC_SHIFT
DECL|I2C_IFDR_IC|macro|I2C_IFDR_IC
DECL|I2C_IFDR_REG|macro|I2C_IFDR_REG
DECL|I2C_IRQS|macro|I2C_IRQS
DECL|I2C_MemMapPtr|typedef|} I2C_Type, *I2C_MemMapPtr;
DECL|I2C_Type|typedef|} I2C_Type, *I2C_MemMapPtr;
DECL|I2DR|member|__IO uint16_t I2DR; /**< I2C Data I/O Register, offset: 0x10 */
DECL|I2S1_BASE_PTR|macro|I2S1_BASE_PTR
DECL|I2S1_BASE|macro|I2S1_BASE
DECL|I2S1_RCR1|macro|I2S1_RCR1
DECL|I2S1_RCR2|macro|I2S1_RCR2
DECL|I2S1_RCR3|macro|I2S1_RCR3
DECL|I2S1_RCR4|macro|I2S1_RCR4
DECL|I2S1_RCR5|macro|I2S1_RCR5
DECL|I2S1_RCSR|macro|I2S1_RCSR
DECL|I2S1_RDR0|macro|I2S1_RDR0
DECL|I2S1_RDR|macro|I2S1_RDR
DECL|I2S1_RFR0|macro|I2S1_RFR0
DECL|I2S1_RFR|macro|I2S1_RFR
DECL|I2S1_RMR|macro|I2S1_RMR
DECL|I2S1_TCR1|macro|I2S1_TCR1
DECL|I2S1_TCR2|macro|I2S1_TCR2
DECL|I2S1_TCR3|macro|I2S1_TCR3
DECL|I2S1_TCR4|macro|I2S1_TCR4
DECL|I2S1_TCR5|macro|I2S1_TCR5
DECL|I2S1_TCSR|macro|I2S1_TCSR
DECL|I2S1_TDR0|macro|I2S1_TDR0
DECL|I2S1_TDR|macro|I2S1_TDR
DECL|I2S1_TFR0|macro|I2S1_TFR0
DECL|I2S1_TFR|macro|I2S1_TFR
DECL|I2S1_TMR|macro|I2S1_TMR
DECL|I2S1|macro|I2S1
DECL|I2S2_BASE_PTR|macro|I2S2_BASE_PTR
DECL|I2S2_BASE|macro|I2S2_BASE
DECL|I2S2_RCR1|macro|I2S2_RCR1
DECL|I2S2_RCR2|macro|I2S2_RCR2
DECL|I2S2_RCR3|macro|I2S2_RCR3
DECL|I2S2_RCR4|macro|I2S2_RCR4
DECL|I2S2_RCR5|macro|I2S2_RCR5
DECL|I2S2_RCSR|macro|I2S2_RCSR
DECL|I2S2_RDR0|macro|I2S2_RDR0
DECL|I2S2_RDR|macro|I2S2_RDR
DECL|I2S2_RFR0|macro|I2S2_RFR0
DECL|I2S2_RFR|macro|I2S2_RFR
DECL|I2S2_RMR|macro|I2S2_RMR
DECL|I2S2_TCR1|macro|I2S2_TCR1
DECL|I2S2_TCR2|macro|I2S2_TCR2
DECL|I2S2_TCR3|macro|I2S2_TCR3
DECL|I2S2_TCR4|macro|I2S2_TCR4
DECL|I2S2_TCR5|macro|I2S2_TCR5
DECL|I2S2_TCSR|macro|I2S2_TCSR
DECL|I2S2_TDR0|macro|I2S2_TDR0
DECL|I2S2_TDR|macro|I2S2_TDR
DECL|I2S2_TFR0|macro|I2S2_TFR0
DECL|I2S2_TFR|macro|I2S2_TFR
DECL|I2S2_TMR|macro|I2S2_TMR
DECL|I2S2|macro|I2S2
DECL|I2SR|member|__IO uint16_t I2SR; /**< I2C Status Register, offset: 0xC */
DECL|I2S_BASE_ADDRS|macro|I2S_BASE_ADDRS
DECL|I2S_BASE_PTRS|macro|I2S_BASE_PTRS
DECL|I2S_MemMapPtr|typedef|} I2S_Type, *I2S_MemMapPtr;
DECL|I2S_RCR1_REG|macro|I2S_RCR1_REG
DECL|I2S_RCR1_RFW_MASK|macro|I2S_RCR1_RFW_MASK
DECL|I2S_RCR1_RFW_SHIFT|macro|I2S_RCR1_RFW_SHIFT
DECL|I2S_RCR1_RFW|macro|I2S_RCR1_RFW
DECL|I2S_RCR2_BCD_MASK|macro|I2S_RCR2_BCD_MASK
DECL|I2S_RCR2_BCD_SHIFT|macro|I2S_RCR2_BCD_SHIFT
DECL|I2S_RCR2_BCI_MASK|macro|I2S_RCR2_BCI_MASK
DECL|I2S_RCR2_BCI_SHIFT|macro|I2S_RCR2_BCI_SHIFT
DECL|I2S_RCR2_BCP_MASK|macro|I2S_RCR2_BCP_MASK
DECL|I2S_RCR2_BCP_SHIFT|macro|I2S_RCR2_BCP_SHIFT
DECL|I2S_RCR2_BCS_MASK|macro|I2S_RCR2_BCS_MASK
DECL|I2S_RCR2_BCS_SHIFT|macro|I2S_RCR2_BCS_SHIFT
DECL|I2S_RCR2_DIV_MASK|macro|I2S_RCR2_DIV_MASK
DECL|I2S_RCR2_DIV_SHIFT|macro|I2S_RCR2_DIV_SHIFT
DECL|I2S_RCR2_DIV|macro|I2S_RCR2_DIV
DECL|I2S_RCR2_MSEL_MASK|macro|I2S_RCR2_MSEL_MASK
DECL|I2S_RCR2_MSEL_SHIFT|macro|I2S_RCR2_MSEL_SHIFT
DECL|I2S_RCR2_MSEL|macro|I2S_RCR2_MSEL
DECL|I2S_RCR2_REG|macro|I2S_RCR2_REG
DECL|I2S_RCR2_SYNC_MASK|macro|I2S_RCR2_SYNC_MASK
DECL|I2S_RCR2_SYNC_SHIFT|macro|I2S_RCR2_SYNC_SHIFT
DECL|I2S_RCR2_SYNC|macro|I2S_RCR2_SYNC
DECL|I2S_RCR3_RCE_MASK|macro|I2S_RCR3_RCE_MASK
DECL|I2S_RCR3_RCE_SHIFT|macro|I2S_RCR3_RCE_SHIFT
DECL|I2S_RCR3_REG|macro|I2S_RCR3_REG
DECL|I2S_RCR3_WDFL_MASK|macro|I2S_RCR3_WDFL_MASK
DECL|I2S_RCR3_WDFL_SHIFT|macro|I2S_RCR3_WDFL_SHIFT
DECL|I2S_RCR3_WDFL|macro|I2S_RCR3_WDFL
DECL|I2S_RCR4_FRSZ_MASK|macro|I2S_RCR4_FRSZ_MASK
DECL|I2S_RCR4_FRSZ_SHIFT|macro|I2S_RCR4_FRSZ_SHIFT
DECL|I2S_RCR4_FRSZ|macro|I2S_RCR4_FRSZ
DECL|I2S_RCR4_FSD_MASK|macro|I2S_RCR4_FSD_MASK
DECL|I2S_RCR4_FSD_SHIFT|macro|I2S_RCR4_FSD_SHIFT
DECL|I2S_RCR4_FSE_MASK|macro|I2S_RCR4_FSE_MASK
DECL|I2S_RCR4_FSE_SHIFT|macro|I2S_RCR4_FSE_SHIFT
DECL|I2S_RCR4_FSP_MASK|macro|I2S_RCR4_FSP_MASK
DECL|I2S_RCR4_FSP_SHIFT|macro|I2S_RCR4_FSP_SHIFT
DECL|I2S_RCR4_MF_MASK|macro|I2S_RCR4_MF_MASK
DECL|I2S_RCR4_MF_SHIFT|macro|I2S_RCR4_MF_SHIFT
DECL|I2S_RCR4_REG|macro|I2S_RCR4_REG
DECL|I2S_RCR4_SYWD_MASK|macro|I2S_RCR4_SYWD_MASK
DECL|I2S_RCR4_SYWD_SHIFT|macro|I2S_RCR4_SYWD_SHIFT
DECL|I2S_RCR4_SYWD|macro|I2S_RCR4_SYWD
DECL|I2S_RCR5_FBT_MASK|macro|I2S_RCR5_FBT_MASK
DECL|I2S_RCR5_FBT_SHIFT|macro|I2S_RCR5_FBT_SHIFT
DECL|I2S_RCR5_FBT|macro|I2S_RCR5_FBT
DECL|I2S_RCR5_REG|macro|I2S_RCR5_REG
DECL|I2S_RCR5_W0W_MASK|macro|I2S_RCR5_W0W_MASK
DECL|I2S_RCR5_W0W_SHIFT|macro|I2S_RCR5_W0W_SHIFT
DECL|I2S_RCR5_W0W|macro|I2S_RCR5_W0W
DECL|I2S_RCR5_WNW_MASK|macro|I2S_RCR5_WNW_MASK
DECL|I2S_RCR5_WNW_SHIFT|macro|I2S_RCR5_WNW_SHIFT
DECL|I2S_RCR5_WNW|macro|I2S_RCR5_WNW
DECL|I2S_RCSR_BCE_MASK|macro|I2S_RCSR_BCE_MASK
DECL|I2S_RCSR_BCE_SHIFT|macro|I2S_RCSR_BCE_SHIFT
DECL|I2S_RCSR_DBGE_MASK|macro|I2S_RCSR_DBGE_MASK
DECL|I2S_RCSR_DBGE_SHIFT|macro|I2S_RCSR_DBGE_SHIFT
DECL|I2S_RCSR_FEF_MASK|macro|I2S_RCSR_FEF_MASK
DECL|I2S_RCSR_FEF_SHIFT|macro|I2S_RCSR_FEF_SHIFT
DECL|I2S_RCSR_FEIE_MASK|macro|I2S_RCSR_FEIE_MASK
DECL|I2S_RCSR_FEIE_SHIFT|macro|I2S_RCSR_FEIE_SHIFT
DECL|I2S_RCSR_FRDE_MASK|macro|I2S_RCSR_FRDE_MASK
DECL|I2S_RCSR_FRDE_SHIFT|macro|I2S_RCSR_FRDE_SHIFT
DECL|I2S_RCSR_FRF_MASK|macro|I2S_RCSR_FRF_MASK
DECL|I2S_RCSR_FRF_SHIFT|macro|I2S_RCSR_FRF_SHIFT
DECL|I2S_RCSR_FRIE_MASK|macro|I2S_RCSR_FRIE_MASK
DECL|I2S_RCSR_FRIE_SHIFT|macro|I2S_RCSR_FRIE_SHIFT
DECL|I2S_RCSR_FR_MASK|macro|I2S_RCSR_FR_MASK
DECL|I2S_RCSR_FR_SHIFT|macro|I2S_RCSR_FR_SHIFT
DECL|I2S_RCSR_FWDE_MASK|macro|I2S_RCSR_FWDE_MASK
DECL|I2S_RCSR_FWDE_SHIFT|macro|I2S_RCSR_FWDE_SHIFT
DECL|I2S_RCSR_FWF_MASK|macro|I2S_RCSR_FWF_MASK
DECL|I2S_RCSR_FWF_SHIFT|macro|I2S_RCSR_FWF_SHIFT
DECL|I2S_RCSR_FWIE_MASK|macro|I2S_RCSR_FWIE_MASK
DECL|I2S_RCSR_FWIE_SHIFT|macro|I2S_RCSR_FWIE_SHIFT
DECL|I2S_RCSR_REG|macro|I2S_RCSR_REG
DECL|I2S_RCSR_RE_MASK|macro|I2S_RCSR_RE_MASK
DECL|I2S_RCSR_RE_SHIFT|macro|I2S_RCSR_RE_SHIFT
DECL|I2S_RCSR_SEF_MASK|macro|I2S_RCSR_SEF_MASK
DECL|I2S_RCSR_SEF_SHIFT|macro|I2S_RCSR_SEF_SHIFT
DECL|I2S_RCSR_SEIE_MASK|macro|I2S_RCSR_SEIE_MASK
DECL|I2S_RCSR_SEIE_SHIFT|macro|I2S_RCSR_SEIE_SHIFT
DECL|I2S_RCSR_SR_MASK|macro|I2S_RCSR_SR_MASK
DECL|I2S_RCSR_SR_SHIFT|macro|I2S_RCSR_SR_SHIFT
DECL|I2S_RCSR_STOPE_MASK|macro|I2S_RCSR_STOPE_MASK
DECL|I2S_RCSR_STOPE_SHIFT|macro|I2S_RCSR_STOPE_SHIFT
DECL|I2S_RCSR_WSF_MASK|macro|I2S_RCSR_WSF_MASK
DECL|I2S_RCSR_WSF_SHIFT|macro|I2S_RCSR_WSF_SHIFT
DECL|I2S_RCSR_WSIE_MASK|macro|I2S_RCSR_WSIE_MASK
DECL|I2S_RCSR_WSIE_SHIFT|macro|I2S_RCSR_WSIE_SHIFT
DECL|I2S_RDR_RDR_MASK|macro|I2S_RDR_RDR_MASK
DECL|I2S_RDR_RDR_SHIFT|macro|I2S_RDR_RDR_SHIFT
DECL|I2S_RDR_RDR|macro|I2S_RDR_RDR
DECL|I2S_RDR_REG|macro|I2S_RDR_REG
DECL|I2S_RFR_REG|macro|I2S_RFR_REG
DECL|I2S_RFR_RFP_MASK|macro|I2S_RFR_RFP_MASK
DECL|I2S_RFR_RFP_SHIFT|macro|I2S_RFR_RFP_SHIFT
DECL|I2S_RFR_RFP|macro|I2S_RFR_RFP
DECL|I2S_RFR_WFP_MASK|macro|I2S_RFR_WFP_MASK
DECL|I2S_RFR_WFP_SHIFT|macro|I2S_RFR_WFP_SHIFT
DECL|I2S_RFR_WFP|macro|I2S_RFR_WFP
DECL|I2S_RMR_REG|macro|I2S_RMR_REG
DECL|I2S_RMR_RWM_MASK|macro|I2S_RMR_RWM_MASK
DECL|I2S_RMR_RWM_SHIFT|macro|I2S_RMR_RWM_SHIFT
DECL|I2S_RMR_RWM|macro|I2S_RMR_RWM
DECL|I2S_TCR1_REG|macro|I2S_TCR1_REG
DECL|I2S_TCR1_TFW_MASK|macro|I2S_TCR1_TFW_MASK
DECL|I2S_TCR1_TFW_SHIFT|macro|I2S_TCR1_TFW_SHIFT
DECL|I2S_TCR1_TFW|macro|I2S_TCR1_TFW
DECL|I2S_TCR2_BCD_MASK|macro|I2S_TCR2_BCD_MASK
DECL|I2S_TCR2_BCD_SHIFT|macro|I2S_TCR2_BCD_SHIFT
DECL|I2S_TCR2_BCI_MASK|macro|I2S_TCR2_BCI_MASK
DECL|I2S_TCR2_BCI_SHIFT|macro|I2S_TCR2_BCI_SHIFT
DECL|I2S_TCR2_BCP_MASK|macro|I2S_TCR2_BCP_MASK
DECL|I2S_TCR2_BCP_SHIFT|macro|I2S_TCR2_BCP_SHIFT
DECL|I2S_TCR2_BCS_MASK|macro|I2S_TCR2_BCS_MASK
DECL|I2S_TCR2_BCS_SHIFT|macro|I2S_TCR2_BCS_SHIFT
DECL|I2S_TCR2_DIV_MASK|macro|I2S_TCR2_DIV_MASK
DECL|I2S_TCR2_DIV_SHIFT|macro|I2S_TCR2_DIV_SHIFT
DECL|I2S_TCR2_DIV|macro|I2S_TCR2_DIV
DECL|I2S_TCR2_MSEL_MASK|macro|I2S_TCR2_MSEL_MASK
DECL|I2S_TCR2_MSEL_SHIFT|macro|I2S_TCR2_MSEL_SHIFT
DECL|I2S_TCR2_MSEL|macro|I2S_TCR2_MSEL
DECL|I2S_TCR2_REG|macro|I2S_TCR2_REG
DECL|I2S_TCR2_SYNC_MASK|macro|I2S_TCR2_SYNC_MASK
DECL|I2S_TCR2_SYNC_SHIFT|macro|I2S_TCR2_SYNC_SHIFT
DECL|I2S_TCR2_SYNC|macro|I2S_TCR2_SYNC
DECL|I2S_TCR3_REG|macro|I2S_TCR3_REG
DECL|I2S_TCR3_TCE_MASK|macro|I2S_TCR3_TCE_MASK
DECL|I2S_TCR3_TCE_SHIFT|macro|I2S_TCR3_TCE_SHIFT
DECL|I2S_TCR3_WDFL_MASK|macro|I2S_TCR3_WDFL_MASK
DECL|I2S_TCR3_WDFL_SHIFT|macro|I2S_TCR3_WDFL_SHIFT
DECL|I2S_TCR3_WDFL|macro|I2S_TCR3_WDFL
DECL|I2S_TCR4_FRSZ_MASK|macro|I2S_TCR4_FRSZ_MASK
DECL|I2S_TCR4_FRSZ_SHIFT|macro|I2S_TCR4_FRSZ_SHIFT
DECL|I2S_TCR4_FRSZ|macro|I2S_TCR4_FRSZ
DECL|I2S_TCR4_FSD_MASK|macro|I2S_TCR4_FSD_MASK
DECL|I2S_TCR4_FSD_SHIFT|macro|I2S_TCR4_FSD_SHIFT
DECL|I2S_TCR4_FSE_MASK|macro|I2S_TCR4_FSE_MASK
DECL|I2S_TCR4_FSE_SHIFT|macro|I2S_TCR4_FSE_SHIFT
DECL|I2S_TCR4_FSP_MASK|macro|I2S_TCR4_FSP_MASK
DECL|I2S_TCR4_FSP_SHIFT|macro|I2S_TCR4_FSP_SHIFT
DECL|I2S_TCR4_MF_MASK|macro|I2S_TCR4_MF_MASK
DECL|I2S_TCR4_MF_SHIFT|macro|I2S_TCR4_MF_SHIFT
DECL|I2S_TCR4_REG|macro|I2S_TCR4_REG
DECL|I2S_TCR4_SYWD_MASK|macro|I2S_TCR4_SYWD_MASK
DECL|I2S_TCR4_SYWD_SHIFT|macro|I2S_TCR4_SYWD_SHIFT
DECL|I2S_TCR4_SYWD|macro|I2S_TCR4_SYWD
DECL|I2S_TCR5_FBT_MASK|macro|I2S_TCR5_FBT_MASK
DECL|I2S_TCR5_FBT_SHIFT|macro|I2S_TCR5_FBT_SHIFT
DECL|I2S_TCR5_FBT|macro|I2S_TCR5_FBT
DECL|I2S_TCR5_REG|macro|I2S_TCR5_REG
DECL|I2S_TCR5_W0W_MASK|macro|I2S_TCR5_W0W_MASK
DECL|I2S_TCR5_W0W_SHIFT|macro|I2S_TCR5_W0W_SHIFT
DECL|I2S_TCR5_W0W|macro|I2S_TCR5_W0W
DECL|I2S_TCR5_WNW_MASK|macro|I2S_TCR5_WNW_MASK
DECL|I2S_TCR5_WNW_SHIFT|macro|I2S_TCR5_WNW_SHIFT
DECL|I2S_TCR5_WNW|macro|I2S_TCR5_WNW
DECL|I2S_TCSR_BCE_MASK|macro|I2S_TCSR_BCE_MASK
DECL|I2S_TCSR_BCE_SHIFT|macro|I2S_TCSR_BCE_SHIFT
DECL|I2S_TCSR_DBGE_MASK|macro|I2S_TCSR_DBGE_MASK
DECL|I2S_TCSR_DBGE_SHIFT|macro|I2S_TCSR_DBGE_SHIFT
DECL|I2S_TCSR_FEF_MASK|macro|I2S_TCSR_FEF_MASK
DECL|I2S_TCSR_FEF_SHIFT|macro|I2S_TCSR_FEF_SHIFT
DECL|I2S_TCSR_FEIE_MASK|macro|I2S_TCSR_FEIE_MASK
DECL|I2S_TCSR_FEIE_SHIFT|macro|I2S_TCSR_FEIE_SHIFT
DECL|I2S_TCSR_FRDE_MASK|macro|I2S_TCSR_FRDE_MASK
DECL|I2S_TCSR_FRDE_SHIFT|macro|I2S_TCSR_FRDE_SHIFT
DECL|I2S_TCSR_FRF_MASK|macro|I2S_TCSR_FRF_MASK
DECL|I2S_TCSR_FRF_SHIFT|macro|I2S_TCSR_FRF_SHIFT
DECL|I2S_TCSR_FRIE_MASK|macro|I2S_TCSR_FRIE_MASK
DECL|I2S_TCSR_FRIE_SHIFT|macro|I2S_TCSR_FRIE_SHIFT
DECL|I2S_TCSR_FR_MASK|macro|I2S_TCSR_FR_MASK
DECL|I2S_TCSR_FR_SHIFT|macro|I2S_TCSR_FR_SHIFT
DECL|I2S_TCSR_FWDE_MASK|macro|I2S_TCSR_FWDE_MASK
DECL|I2S_TCSR_FWDE_SHIFT|macro|I2S_TCSR_FWDE_SHIFT
DECL|I2S_TCSR_FWF_MASK|macro|I2S_TCSR_FWF_MASK
DECL|I2S_TCSR_FWF_SHIFT|macro|I2S_TCSR_FWF_SHIFT
DECL|I2S_TCSR_FWIE_MASK|macro|I2S_TCSR_FWIE_MASK
DECL|I2S_TCSR_FWIE_SHIFT|macro|I2S_TCSR_FWIE_SHIFT
DECL|I2S_TCSR_REG|macro|I2S_TCSR_REG
DECL|I2S_TCSR_SEF_MASK|macro|I2S_TCSR_SEF_MASK
DECL|I2S_TCSR_SEF_SHIFT|macro|I2S_TCSR_SEF_SHIFT
DECL|I2S_TCSR_SEIE_MASK|macro|I2S_TCSR_SEIE_MASK
DECL|I2S_TCSR_SEIE_SHIFT|macro|I2S_TCSR_SEIE_SHIFT
DECL|I2S_TCSR_SR_MASK|macro|I2S_TCSR_SR_MASK
DECL|I2S_TCSR_SR_SHIFT|macro|I2S_TCSR_SR_SHIFT
DECL|I2S_TCSR_STOPE_MASK|macro|I2S_TCSR_STOPE_MASK
DECL|I2S_TCSR_STOPE_SHIFT|macro|I2S_TCSR_STOPE_SHIFT
DECL|I2S_TCSR_TE_MASK|macro|I2S_TCSR_TE_MASK
DECL|I2S_TCSR_TE_SHIFT|macro|I2S_TCSR_TE_SHIFT
DECL|I2S_TCSR_WSF_MASK|macro|I2S_TCSR_WSF_MASK
DECL|I2S_TCSR_WSF_SHIFT|macro|I2S_TCSR_WSF_SHIFT
DECL|I2S_TCSR_WSIE_MASK|macro|I2S_TCSR_WSIE_MASK
DECL|I2S_TCSR_WSIE_SHIFT|macro|I2S_TCSR_WSIE_SHIFT
DECL|I2S_TDR_REG|macro|I2S_TDR_REG
DECL|I2S_TDR_TDR_MASK|macro|I2S_TDR_TDR_MASK
DECL|I2S_TDR_TDR_SHIFT|macro|I2S_TDR_TDR_SHIFT
DECL|I2S_TDR_TDR|macro|I2S_TDR_TDR
DECL|I2S_TFR_REG|macro|I2S_TFR_REG
DECL|I2S_TFR_RFP_MASK|macro|I2S_TFR_RFP_MASK
DECL|I2S_TFR_RFP_SHIFT|macro|I2S_TFR_RFP_SHIFT
DECL|I2S_TFR_RFP|macro|I2S_TFR_RFP
DECL|I2S_TFR_WFP_MASK|macro|I2S_TFR_WFP_MASK
DECL|I2S_TFR_WFP_SHIFT|macro|I2S_TFR_WFP_SHIFT
DECL|I2S_TFR_WFP|macro|I2S_TFR_WFP
DECL|I2S_TMR_REG|macro|I2S_TMR_REG
DECL|I2S_TMR_TWM_MASK|macro|I2S_TMR_TWM_MASK
DECL|I2S_TMR_TWM_SHIFT|macro|I2S_TMR_TWM_SHIFT
DECL|I2S_TMR_TWM|macro|I2S_TMR_TWM
DECL|I2S_Type|typedef|} I2S_Type, *I2S_MemMapPtr;
DECL|IADR|member|__IO uint16_t IADR; /**< I2C Address Register, offset: 0x0 */
DECL|IALR|member|__IO uint32_t IALR; /**< Descriptor Individual Lower Address Register, offset: 0x11C */
DECL|IAUR|member|__IO uint32_t IAUR; /**< Descriptor Individual Upper Address Register, offset: 0x118 */
DECL|ICR1|member|__I uint32_t ICR1; /**< GPT Input Capture Register 1, offset: 0x1C */
DECL|ICR1|member|__IO uint32_t ICR1; /**< GPIO interrupt configuration register1, offset: 0xC */
DECL|ICR2|member|__I uint32_t ICR2; /**< GPT Input Capture Register 2, offset: 0x20 */
DECL|ICR2|member|__IO uint32_t ICR2; /**< GPIO interrupt configuration register2, offset: 0x10 */
DECL|ID|member|__IO uint32_t ID; /**< Message Buffer 0 ID Register..Message Buffer 63 ID Register, array offset: 0x84, array step: 0x10 */
DECL|IEEE_R_ALIGN|member|__I uint32_t IEEE_R_ALIGN; /**< Frames Received with Alignment Error Statistic Register, offset: 0x2D4 */
DECL|IEEE_R_CRC|member|__I uint32_t IEEE_R_CRC; /**< Frames Received with CRC Error Statistic Register, offset: 0x2D0 */
DECL|IEEE_R_DROP|member|__I uint32_t IEEE_R_DROP; /**< Frames not Counted Correctly Statistic Register, offset: 0x2C8 */
DECL|IEEE_R_FDXFC|member|__I uint32_t IEEE_R_FDXFC; /**< Flow Control Pause Frames Received Statistic Register, offset: 0x2DC */
DECL|IEEE_R_FRAME_OK|member|__I uint32_t IEEE_R_FRAME_OK; /**< Frames Received OK Statistic Register, offset: 0x2CC */
DECL|IEEE_R_MACERR|member|__I uint32_t IEEE_R_MACERR; /**< Receive FIFO Overflow Count Statistic Register, offset: 0x2D8 */
DECL|IEEE_R_OCTETS_OK|member|__I uint32_t IEEE_R_OCTETS_OK; /**< Octet Count for Frames Received without Error Statistic Register, offset: 0x2E0 */
DECL|IEEE_T_1COL|member|__I uint32_t IEEE_T_1COL; /**< Frames Transmitted with Single Collision Statistic Register, offset: 0x250 */
DECL|IEEE_T_CSERR|member|__I uint32_t IEEE_T_CSERR; /**< Frames Transmitted with Carrier Sense Error Statistic Register, offset: 0x268 */
DECL|IEEE_T_DEF|member|__I uint32_t IEEE_T_DEF; /**< Frames Transmitted after Deferral Delay Statistic Register, offset: 0x258 */
DECL|IEEE_T_DROP|member|__I uint32_t IEEE_T_DROP; /**< IEEE_T_DROP Statistic Register, offset: 0x248 */
DECL|IEEE_T_EXCOL|member|__I uint32_t IEEE_T_EXCOL; /**< Frames Transmitted with Excessive Collisions Statistic Register, offset: 0x260 */
DECL|IEEE_T_FDXFC|member|__I uint32_t IEEE_T_FDXFC; /**< Flow Control Pause Frames Transmitted Statistic Register, offset: 0x270 */
DECL|IEEE_T_FRAME_OK|member|__I uint32_t IEEE_T_FRAME_OK; /**< Frames Transmitted OK Statistic Register, offset: 0x24C */
DECL|IEEE_T_LCOL|member|__I uint32_t IEEE_T_LCOL; /**< Frames Transmitted with Late Collision Statistic Register, offset: 0x25C */
DECL|IEEE_T_MACERR|member|__I uint32_t IEEE_T_MACERR; /**< Frames Transmitted with Tx FIFO Underrun Statistic Register, offset: 0x264 */
DECL|IEEE_T_MCOL|member|__I uint32_t IEEE_T_MCOL; /**< Frames Transmitted with Multiple Collisions Statistic Register, offset: 0x254 */
DECL|IEEE_T_OCTETS_OK|member|__I uint32_t IEEE_T_OCTETS_OK; /**< Octet Count for Frames Transmitted w/o Error Statistic Register, offset: 0x274 */
DECL|IEEE_T_SQE|member|__I uint32_t IEEE_T_SQE; /**< , offset: 0x26C */
DECL|IFDR|member|__IO uint16_t IFDR; /**< I2C Frequency Divider Register, offset: 0x4 */
DECL|IFLAG1|member|__IO uint32_t IFLAG1; /**< Interrupt Flags 1 Register, offset: 0x30 */
DECL|IFLAG2|member|__IO uint32_t IFLAG2; /**< Interrupt Flags 2 Register, offset: 0x2C */
DECL|ILLINSTADDR|member|__IO uint32_t ILLINSTADDR; /**< Illegal Instruction Trap Address, offset: 0x58 */
DECL|IMASK1|member|__IO uint32_t IMASK1; /**< Interrupt Masks 1 Register, offset: 0x28 */
DECL|IMASK2|member|__IO uint32_t IMASK2; /**< Interrupt Masks 2 Register, offset: 0x24 */
DECL|IMR1|member|__IO uint32_t IMR1; /**< IRQ masking register 1, offset: 0x8 */
DECL|IMR2|member|__IO uint32_t IMR2; /**< IRQ masking register 2, offset: 0xC */
DECL|IMR3|member|__IO uint32_t IMR3; /**< IRQ masking register 3, offset: 0x10 */
DECL|IMR4|member|__IO uint32_t IMR4; /**< IRQ masking register 4, offset: 0x14 */
DECL|IMR|member|__IO uint32_t IMR; /**< GPIO interrupt mask register, offset: 0x14 */
DECL|INE|member|__IO uint16_t INE; /**< Semaphores Processor n IRQ Notification Enable, array offset: 0x40, array step: 0x8 */
DECL|INPBUF|member|__IO uint32_t INPBUF; /**< Input Buffer, offset: 0x460 */
DECL|INPCONFIG|member|__IO uint32_t INPCONFIG; /**< VADC INPUT CONFIG, offset: 0x470 */
DECL|INPFLT|member|__IO uint32_t INPFLT; /**< Analog Input Filter, offset: 0x464 */
DECL|INTCTRL|member|__IO uint32_t INTCTRL; /**< Interrupt and Control, offset: 0x28 */
DECL|INTREG|member|__IO uint32_t INTREG; /**< Interrupt Control Register, offset: 0x10 */
DECL|INTRMASK|member|__IO uint32_t INTRMASK; /**< Channel ARM platform Interrupt Mask, offset: 0x2C */
DECL|INTRMASK|member|__IO uint32_t INTRMASK; /**< Channel DSP Interrupt Mask, offset: 0x2C */
DECL|INTR|member|__IO uint32_t INTR; /**< Channel Interrupts, offset: 0x4 */
DECL|INTR|member|__IO uint32_t INTR; /**< Channel Interrupts, offset: 0x4 */
DECL|INTSTAT|member|__IO uint32_t INTSTAT; /**< Interrupt Status, offset: 0x2C */
DECL|INT_SIGNAL_EN|member|__IO uint32_t INT_SIGNAL_EN; /**< Interrupt Signal Enable, offset: 0x38 */
DECL|INT_STATUS_EN|member|__IO uint32_t INT_STATUS_EN; /**< Interrupt Status Enable, offset: 0x34 */
DECL|INT_STATUS|member|__IO uint32_t INT_STATUS; /**< Interrupt Status, offset: 0x30 */
DECL|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_DAISY|macro|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_DAISY
DECL|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_REG|macro|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT_REG
DECL|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT|macro|IOMUXC_ANATOP_USB_OTG_ID_SELECT_INPUT
DECL|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_DAISY|macro|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_DAISY
DECL|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_REG|macro|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT_REG
DECL|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT|macro|IOMUXC_ANATOP_USB_UH1_ID_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P3_INPUT_DA_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P3_INPUT_DB_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P3_INPUT_RXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P3_INPUT_RXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P3_INPUT_TXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P3_INPUT_TXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P6_INPUT_DA_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P6_INPUT_DB_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P6_INPUT_RXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P6_INPUT_RXFS_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P6_INPUT_TXCLK_AMX_SELECT_INPUT
DECL|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_DAISY|macro|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_DAISY
DECL|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_REG|macro|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT_REG
DECL|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT|macro|IOMUXC_AUDMUX_P6_INPUT_TXFS_AMX_SELECT_INPUT
DECL|IOMUXC_BASE_ADDRS|macro|IOMUXC_BASE_ADDRS
DECL|IOMUXC_BASE_PTRS|macro|IOMUXC_BASE_PTRS
DECL|IOMUXC_BASE_PTR|macro|IOMUXC_BASE_PTR
DECL|IOMUXC_BASE|macro|IOMUXC_BASE
DECL|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_DAISY|macro|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_DAISY
DECL|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_REG|macro|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT_REG
DECL|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT|macro|IOMUXC_CAN1_IPP_IND_CANRX_SELECT_INPUT
DECL|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_DAISY|macro|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_DAISY
DECL|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_REG|macro|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT_REG
DECL|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT|macro|IOMUXC_CAN2_IPP_IND_CANRX_SELECT_INPUT
DECL|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_DAISY|macro|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_DAISY
DECL|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_REG|macro|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT_REG
DECL|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT|macro|IOMUXC_CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_0
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_10
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_11
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_12
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_13
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_14
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_15
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_16
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_17
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_18
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_19
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_1
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_20
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_21
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_22
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_23
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_2
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_3
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_4
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_5
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_6
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_7
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_8
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9_REG|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9_REG
DECL|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9|macro|IOMUXC_CSI1_IPP_CSI_D_SELECT_INPUT_9
DECL|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT_REG|macro|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT_REG
DECL|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT|macro|IOMUXC_CSI1_IPP_CSI_HSYNC_SELECT_INPUT
DECL|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT_REG|macro|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT_REG
DECL|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT|macro|IOMUXC_CSI1_IPP_CSI_PIXCLK_SELECT_INPUT
DECL|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT_REG|macro|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT_REG
DECL|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT|macro|IOMUXC_CSI1_IPP_CSI_VSYNC_SELECT_INPUT
DECL|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT_REG|macro|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT_REG
DECL|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT|macro|IOMUXC_CSI1_TVDECODER_IN_FIELD_SELECT_INPUT
DECL|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT|macro|IOMUXC_ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT
DECL|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI1_IPP_IND_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI1_IPP_IND_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0_REG|macro|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0_REG
DECL|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0|macro|IOMUXC_ECSPI1_IPP_IND_SS_B_SELECT_INPUT_0
DECL|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT|macro|IOMUXC_ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT
DECL|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI2_IPP_IND_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI2_IPP_IND_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0_REG|macro|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0_REG
DECL|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0|macro|IOMUXC_ECSPI2_IPP_IND_SS_B_SELECT_INPUT_0
DECL|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT|macro|IOMUXC_ECSPI3_IPP_CSPI_CLK_IN_SELECT_INPUT
DECL|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI3_IPP_IND_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI3_IPP_IND_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0_REG|macro|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0_REG
DECL|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0|macro|IOMUXC_ECSPI3_IPP_IND_SS_B_SELECT_INPUT_0
DECL|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT|macro|IOMUXC_ECSPI4_IPP_CSPI_CLK_IN_SELECT_INPUT
DECL|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI4_IPP_IND_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI4_IPP_IND_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0_REG|macro|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0_REG
DECL|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0|macro|IOMUXC_ECSPI4_IPP_IND_SS_B_SELECT_INPUT_0
DECL|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT_REG|macro|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT|macro|IOMUXC_ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT
DECL|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT_REG|macro|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT|macro|IOMUXC_ECSPI5_IPP_IND_MISO_SELECT_INPUT
DECL|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT_REG|macro|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT_REG
DECL|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT|macro|IOMUXC_ECSPI5_IPP_IND_MOSI_SELECT_INPUT
DECL|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0_REG|macro|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0_REG
DECL|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0|macro|IOMUXC_ECSPI5_IPP_IND_SS_B_SELECT_INPUT_0
DECL|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT_REG|macro|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT_REG
DECL|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT|macro|IOMUXC_ENET1_IPG_CLK_RMII_SELECT_INPUT
DECL|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY|macro|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY
DECL|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_REG|macro|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT_REG
DECL|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT|macro|IOMUXC_ENET1_IPP_IND_MAC0_MDIO_SELECT_INPUT
DECL|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT_REG|macro|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT_REG
DECL|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT|macro|IOMUXC_ENET1_IPP_IND_MAC0_RXCLK_SELECT_INPUT
DECL|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT_REG|macro|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT_REG
DECL|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT|macro|IOMUXC_ENET2_IPG_CLK_RMII_SELECT_INPUT
DECL|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY|macro|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_DAISY
DECL|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_REG|macro|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT_REG
DECL|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT|macro|IOMUXC_ENET2_IPP_IND_MAC0_MDIO_SELECT_INPUT
DECL|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT_REG|macro|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT_REG
DECL|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT|macro|IOMUXC_ENET2_IPP_IND_MAC0_RXCLK_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_FSR_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_FST_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_HCKR_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_HCKT_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SCKR_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SCKT_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SDO0_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SDO1_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT
DECL|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_DAISY|macro|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_DAISY
DECL|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_REG|macro|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT_REG
DECL|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT|macro|IOMUXC_ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT
DECL|IOMUXC_GPR_BASE_ADDRS|macro|IOMUXC_GPR_BASE_ADDRS
DECL|IOMUXC_GPR_BASE_PTRS|macro|IOMUXC_GPR_BASE_PTRS
DECL|IOMUXC_GPR_BASE_PTR|macro|IOMUXC_GPR_BASE_PTR
DECL|IOMUXC_GPR_BASE|macro|IOMUXC_GPR_BASE
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL0_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL10_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL11_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL12_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL13_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL14_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL15_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL16_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL17_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL18_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL19_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL1_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL20_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL21_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL22_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL2_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL3_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL4_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL5_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL6_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL7_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL8_SHIFT
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_MASK|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_MASK
DECL|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_SHIFT|macro|IOMUXC_GPR_GPR0_DMAREQ_MUX_SEL9_SHIFT
DECL|IOMUXC_GPR_GPR0_REG|macro|IOMUXC_GPR_GPR0_REG
DECL|IOMUXC_GPR_GPR0|macro|IOMUXC_GPR_GPR0
DECL|IOMUXC_GPR_GPR10_DBG_CLK_EN_MASK|macro|IOMUXC_GPR_GPR10_DBG_CLK_EN_MASK
DECL|IOMUXC_GPR_GPR10_DBG_CLK_EN_SHIFT|macro|IOMUXC_GPR_GPR10_DBG_CLK_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_DBG_EN_MASK|macro|IOMUXC_GPR_GPR10_DBG_EN_MASK
DECL|IOMUXC_GPR_GPR10_DBG_EN_SHIFT|macro|IOMUXC_GPR_GPR10_DBG_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_ADDR|macro|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_ADDR
DECL|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_EN_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_L2_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_ADDR
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR10_OCRAM_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR10_REG|macro|IOMUXC_GPR_GPR10_REG
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP_MASK
DECL|IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT|macro|IOMUXC_GPR_GPR10_SEC_ERR_RESP_SHIFT
DECL|IOMUXC_GPR_GPR10|macro|IOMUXC_GPR_GPR10
DECL|IOMUXC_GPR_GPR11_OCRAM_L2_EN_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_L2_EN_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_L2_EN_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_L2_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR_SHIFT
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_ADDR
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_MASK|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_MASK
DECL|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_SHIFT|macro|IOMUXC_GPR_GPR11_OCRAM_S_TZ_EN_SHIFT
DECL|IOMUXC_GPR_GPR11_REG|macro|IOMUXC_GPR_GPR11_REG
DECL|IOMUXC_GPR_GPR11|macro|IOMUXC_GPR_GPR11
DECL|IOMUXC_GPR_GPR12_APPS_PM_XMT_PME_MASK|macro|IOMUXC_GPR_GPR12_APPS_PM_XMT_PME_MASK
DECL|IOMUXC_GPR_GPR12_APPS_PM_XMT_PME_SHIFT|macro|IOMUXC_GPR_GPR12_APPS_PM_XMT_PME_SHIFT
DECL|IOMUXC_GPR_GPR12_APPS_PM_XMT_TURNOFF_MASK|macro|IOMUXC_GPR_GPR12_APPS_PM_XMT_TURNOFF_MASK
DECL|IOMUXC_GPR_GPR12_APPS_PM_XMT_TURNOFF_SHIFT|macro|IOMUXC_GPR_GPR12_APPS_PM_XMT_TURNOFF_SHIFT
DECL|IOMUXC_GPR_GPR12_APP_CLK_REQ_N_MASK|macro|IOMUXC_GPR_GPR12_APP_CLK_REQ_N_MASK
DECL|IOMUXC_GPR_GPR12_APP_CLK_REQ_N_SHIFT|macro|IOMUXC_GPR_GPR12_APP_CLK_REQ_N_SHIFT
DECL|IOMUXC_GPR_GPR12_APP_INIT_RST_MASK|macro|IOMUXC_GPR_GPR12_APP_INIT_RST_MASK
DECL|IOMUXC_GPR_GPR12_APP_INIT_RST_SHIFT|macro|IOMUXC_GPR_GPR12_APP_INIT_RST_SHIFT
DECL|IOMUXC_GPR_GPR12_APP_LTSSM_ENABLE_MASK|macro|IOMUXC_GPR_GPR12_APP_LTSSM_ENABLE_MASK
DECL|IOMUXC_GPR_GPR12_APP_LTSSM_ENABLE_SHIFT|macro|IOMUXC_GPR_GPR12_APP_LTSSM_ENABLE_SHIFT
DECL|IOMUXC_GPR_GPR12_APP_READY_ENTR_L23_MASK|macro|IOMUXC_GPR_GPR12_APP_READY_ENTR_L23_MASK
DECL|IOMUXC_GPR_GPR12_APP_READY_ENTR_L23_SHIFT|macro|IOMUXC_GPR_GPR12_APP_READY_ENTR_L23_SHIFT
DECL|IOMUXC_GPR_GPR12_APP_REQ_ENTR_L1_MASK|macro|IOMUXC_GPR_GPR12_APP_REQ_ENTR_L1_MASK
DECL|IOMUXC_GPR_GPR12_APP_REQ_ENTR_L1_SHIFT|macro|IOMUXC_GPR_GPR12_APP_REQ_ENTR_L1_SHIFT
DECL|IOMUXC_GPR_GPR12_APP_REQ_EXIT_L1_MASK|macro|IOMUXC_GPR_GPR12_APP_REQ_EXIT_L1_MASK
DECL|IOMUXC_GPR_GPR12_APP_REQ_EXIT_L1_SHIFT|macro|IOMUXC_GPR_GPR12_APP_REQ_EXIT_L1_SHIFT
DECL|IOMUXC_GPR_GPR12_DEVICE_TYPE_MASK|macro|IOMUXC_GPR_GPR12_DEVICE_TYPE_MASK
DECL|IOMUXC_GPR_GPR12_DEVICE_TYPE_SHIFT|macro|IOMUXC_GPR_GPR12_DEVICE_TYPE_SHIFT
DECL|IOMUXC_GPR_GPR12_DEVICE_TYPE|macro|IOMUXC_GPR_GPR12_DEVICE_TYPE
DECL|IOMUXC_GPR_GPR12_DIAG_STATUS_BUS_SELECT_MASK|macro|IOMUXC_GPR_GPR12_DIAG_STATUS_BUS_SELECT_MASK
DECL|IOMUXC_GPR_GPR12_DIAG_STATUS_BUS_SELECT_SHIFT|macro|IOMUXC_GPR_GPR12_DIAG_STATUS_BUS_SELECT_SHIFT
DECL|IOMUXC_GPR_GPR12_DIAG_STATUS_BUS_SELECT|macro|IOMUXC_GPR_GPR12_DIAG_STATUS_BUS_SELECT
DECL|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_AUX_CLK_SWITCH_CORE_CLK_GATE_EN_MASK|macro|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_AUX_CLK_SWITCH_CORE_CLK_GATE_EN_MASK
DECL|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_AUX_CLK_SWITCH_CORE_CLK_GATE_EN_SHIFT|macro|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_AUX_CLK_SWITCH_CORE_CLK_GATE_EN_SHIFT
DECL|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_MAC_POWERDOWN_OVERRIDE_TO_P2_EN_MASK|macro|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_MAC_POWERDOWN_OVERRIDE_TO_P2_EN_MASK
DECL|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_MAC_POWERDOWN_OVERRIDE_TO_P2_EN_SHIFT|macro|IOMUXC_GPR_GPR12_GPR_PCIE_CTRL_CFG_L1_MAC_POWERDOWN_OVERRIDE_TO_P2_EN_SHIFT
DECL|IOMUXC_GPR_GPR12_LOS_LEVEL_MASK|macro|IOMUXC_GPR_GPR12_LOS_LEVEL_MASK
DECL|IOMUXC_GPR_GPR12_LOS_LEVEL_SHIFT|macro|IOMUXC_GPR_GPR12_LOS_LEVEL_SHIFT
DECL|IOMUXC_GPR_GPR12_LOS_LEVEL|macro|IOMUXC_GPR_GPR12_LOS_LEVEL
DECL|IOMUXC_GPR_GPR12_PCIE_RX0_EQ_MASK|macro|IOMUXC_GPR_GPR12_PCIE_RX0_EQ_MASK
DECL|IOMUXC_GPR_GPR12_PCIE_RX0_EQ_SHIFT|macro|IOMUXC_GPR_GPR12_PCIE_RX0_EQ_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIE_RX0_EQ|macro|IOMUXC_GPR_GPR12_PCIE_RX0_EQ
DECL|IOMUXC_GPR_GPR12_PCIe_CTL_7_MASK|macro|IOMUXC_GPR_GPR12_PCIe_CTL_7_MASK
DECL|IOMUXC_GPR_GPR12_PCIe_CTL_7_SHIFT|macro|IOMUXC_GPR_GPR12_PCIe_CTL_7_SHIFT
DECL|IOMUXC_GPR_GPR12_PCIe_CTL_7|macro|IOMUXC_GPR_GPR12_PCIe_CTL_7
DECL|IOMUXC_GPR_GPR12_REG|macro|IOMUXC_GPR_GPR12_REG
DECL|IOMUXC_GPR_GPR12_SYS_INT_MASK|macro|IOMUXC_GPR_GPR12_SYS_INT_MASK
DECL|IOMUXC_GPR_GPR12_SYS_INT_SHIFT|macro|IOMUXC_GPR_GPR12_SYS_INT_SHIFT
DECL|IOMUXC_GPR_GPR12_TEST_POWERDOWN_MASK|macro|IOMUXC_GPR_GPR12_TEST_POWERDOWN_MASK
DECL|IOMUXC_GPR_GPR12_TEST_POWERDOWN_SHIFT|macro|IOMUXC_GPR_GPR12_TEST_POWERDOWN_SHIFT
DECL|IOMUXC_GPR_GPR12|macro|IOMUXC_GPR_GPR12
DECL|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_LNKRST_DISABLE_MASK|macro|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_LNKRST_DISABLE_MASK
DECL|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_LNKRST_DISABLE_SHIFT|macro|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_LNKRST_DISABLE_SHIFT
DECL|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_PERST_DISABLE_MASK|macro|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_PERST_DISABLE_MASK
DECL|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_PERST_DISABLE_SHIFT|macro|IOMUXC_GPR_GPR13_GPR_PCIE_CLK_RST_FIX_PERST_DISABLE_SHIFT
DECL|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_SEL_MASK|macro|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_SEL_MASK
DECL|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_SEL_SHIFT|macro|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_LCDIF1_RD_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_SEL_MASK|macro|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_SEL_MASK
DECL|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_SEL_SHIFT|macro|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_LCDIF2_RD_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_SEL_MASK|macro|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_SEL_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_SEL_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_RD_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_SEL_MASK|macro|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_SEL_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_SEL_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_PCIE_WR_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_PXP_RD_CACHE_SEL_MASK|macro|IOMUXC_GPR_GPR13_PXP_RD_CACHE_SEL_MASK
DECL|IOMUXC_GPR_GPR13_PXP_RD_CACHE_SEL_SHIFT|macro|IOMUXC_GPR_GPR13_PXP_RD_CACHE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR13_PXP_RD_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_PXP_RD_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_PXP_RD_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_PXP_RD_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_PXP_WR_CACHE_SEL_MASK|macro|IOMUXC_GPR_GPR13_PXP_WR_CACHE_SEL_MASK
DECL|IOMUXC_GPR_GPR13_PXP_WR_CACHE_SEL_SHIFT|macro|IOMUXC_GPR_GPR13_PXP_WR_CACHE_SEL_SHIFT
DECL|IOMUXC_GPR_GPR13_PXP_WR_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_PXP_WR_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_PXP_WR_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_PXP_WR_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_REG|macro|IOMUXC_GPR_GPR13_REG
DECL|IOMUXC_GPR_GPR13_USDHC_RD_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_USDHC_RD_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_USDHC_RD_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_USDHC_RD_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13_USDHC_WR_CACHE_VAL_MASK|macro|IOMUXC_GPR_GPR13_USDHC_WR_CACHE_VAL_MASK
DECL|IOMUXC_GPR_GPR13_USDHC_WR_CACHE_VAL_SHIFT|macro|IOMUXC_GPR_GPR13_USDHC_WR_CACHE_VAL_SHIFT
DECL|IOMUXC_GPR_GPR13|macro|IOMUXC_GPR_GPR13
DECL|IOMUXC_GPR_GPR1_ACT_CS0_MASK|macro|IOMUXC_GPR_GPR1_ACT_CS0_MASK
DECL|IOMUXC_GPR_GPR1_ACT_CS0_SHIFT|macro|IOMUXC_GPR_GPR1_ACT_CS0_SHIFT
DECL|IOMUXC_GPR_GPR1_ACT_CS1_MASK|macro|IOMUXC_GPR_GPR1_ACT_CS1_MASK
DECL|IOMUXC_GPR_GPR1_ACT_CS1_SHIFT|macro|IOMUXC_GPR_GPR1_ACT_CS1_SHIFT
DECL|IOMUXC_GPR_GPR1_ACT_CS2_MASK|macro|IOMUXC_GPR_GPR1_ACT_CS2_MASK
DECL|IOMUXC_GPR_GPR1_ACT_CS2_SHIFT|macro|IOMUXC_GPR_GPR1_ACT_CS2_SHIFT
DECL|IOMUXC_GPR_GPR1_ACT_CS3_MASK|macro|IOMUXC_GPR_GPR1_ACT_CS3_MASK
DECL|IOMUXC_GPR_GPR1_ACT_CS3_SHIFT|macro|IOMUXC_GPR_GPR1_ACT_CS3_SHIFT
DECL|IOMUXC_GPR_GPR1_ADDRS0_MASK|macro|IOMUXC_GPR_GPR1_ADDRS0_MASK
DECL|IOMUXC_GPR_GPR1_ADDRS0_SHIFT|macro|IOMUXC_GPR_GPR1_ADDRS0_SHIFT
DECL|IOMUXC_GPR_GPR1_ADDRS0|macro|IOMUXC_GPR_GPR1_ADDRS0
DECL|IOMUXC_GPR_GPR1_ADDRS1_MASK|macro|IOMUXC_GPR_GPR1_ADDRS1_MASK
DECL|IOMUXC_GPR_GPR1_ADDRS1_SHIFT|macro|IOMUXC_GPR_GPR1_ADDRS1_SHIFT
DECL|IOMUXC_GPR_GPR1_ADDRS1|macro|IOMUXC_GPR_GPR1_ADDRS1
DECL|IOMUXC_GPR_GPR1_ADDRS2_MASK|macro|IOMUXC_GPR_GPR1_ADDRS2_MASK
DECL|IOMUXC_GPR_GPR1_ADDRS2_SHIFT|macro|IOMUXC_GPR_GPR1_ADDRS2_SHIFT
DECL|IOMUXC_GPR_GPR1_ADDRS2|macro|IOMUXC_GPR_GPR1_ADDRS2
DECL|IOMUXC_GPR_GPR1_ADDRS3_MASK|macro|IOMUXC_GPR_GPR1_ADDRS3_MASK
DECL|IOMUXC_GPR_GPR1_ADDRS3_SHIFT|macro|IOMUXC_GPR_GPR1_ADDRS3_SHIFT
DECL|IOMUXC_GPR_GPR1_ADDRS3|macro|IOMUXC_GPR_GPR1_ADDRS3
DECL|IOMUXC_GPR_GPR1_ADD_DS_MASK|macro|IOMUXC_GPR_GPR1_ADD_DS_MASK
DECL|IOMUXC_GPR_GPR1_ADD_DS_SHIFT|macro|IOMUXC_GPR_GPR1_ADD_DS_SHIFT
DECL|IOMUXC_GPR_GPR1_ARMA9_CLK_AHB_EN_MASK|macro|IOMUXC_GPR_GPR1_ARMA9_CLK_AHB_EN_MASK
DECL|IOMUXC_GPR_GPR1_ARMA9_CLK_AHB_EN_SHIFT|macro|IOMUXC_GPR_GPR1_ARMA9_CLK_AHB_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_ARMA9_CLK_APB_DBG_EN_MASK|macro|IOMUXC_GPR_GPR1_ARMA9_CLK_APB_DBG_EN_MASK
DECL|IOMUXC_GPR_GPR1_ARMA9_CLK_APB_DBG_EN_SHIFT|macro|IOMUXC_GPR_GPR1_ARMA9_CLK_APB_DBG_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_ARMA9_CLK_ATB_EN_MASK|macro|IOMUXC_GPR_GPR1_ARMA9_CLK_ATB_EN_MASK
DECL|IOMUXC_GPR_GPR1_ARMA9_CLK_ATB_EN_SHIFT|macro|IOMUXC_GPR_GPR1_ARMA9_CLK_ATB_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_ARMA9_IPG_CLK_EN_MASK|macro|IOMUXC_GPR_GPR1_ARMA9_IPG_CLK_EN_MASK
DECL|IOMUXC_GPR_GPR1_ARMA9_IPG_CLK_EN_SHIFT|macro|IOMUXC_GPR_GPR1_ARMA9_IPG_CLK_EN_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK|macro|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_MASK
DECL|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_ENET1_CLK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_ENET1_TX_CLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET2_CLK_SEL_MASK|macro|IOMUXC_GPR_GPR1_ENET2_CLK_SEL_MASK
DECL|IOMUXC_GPR_GPR1_ENET2_CLK_SEL_SHIFT|macro|IOMUXC_GPR_GPR1_ENET2_CLK_SEL_SHIFT
DECL|IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_MASK|macro|IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_MASK
DECL|IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_SHIFT|macro|IOMUXC_GPR_GPR1_ENET2_TX_CLK_DIR_SHIFT
DECL|IOMUXC_GPR_GPR1_EXC_MON_MASK|macro|IOMUXC_GPR_GPR1_EXC_MON_MASK
DECL|IOMUXC_GPR_GPR1_EXC_MON_SHIFT|macro|IOMUXC_GPR_GPR1_EXC_MON_SHIFT
DECL|IOMUXC_GPR_GPR1_GINT_MASK|macro|IOMUXC_GPR_GPR1_GINT_MASK
DECL|IOMUXC_GPR_GPR1_GINT_SHIFT|macro|IOMUXC_GPR_GPR1_GINT_SHIFT
DECL|IOMUXC_GPR_GPR1_REG|macro|IOMUXC_GPR_GPR1_REG
DECL|IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_MASK|macro|IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_MASK
DECL|IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_SHIFT|macro|IOMUXC_GPR_GPR1_TZASC1_BOOT_LOCK_SHIFT
DECL|IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK|macro|IOMUXC_GPR_GPR1_USB_EXP_MODE_MASK
DECL|IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT|macro|IOMUXC_GPR_GPR1_USB_EXP_MODE_SHIFT
DECL|IOMUXC_GPR_GPR1_VADC_SW_RST_MASK|macro|IOMUXC_GPR_GPR1_VADC_SW_RST_MASK
DECL|IOMUXC_GPR_GPR1_VADC_SW_RST_SHIFT|macro|IOMUXC_GPR_GPR1_VADC_SW_RST_SHIFT
DECL|IOMUXC_GPR_GPR1_VDEC_SW_RST_MASK|macro|IOMUXC_GPR_GPR1_VDEC_SW_RST_MASK
DECL|IOMUXC_GPR_GPR1_VDEC_SW_RST_SHIFT|macro|IOMUXC_GPR_GPR1_VDEC_SW_RST_SHIFT
DECL|IOMUXC_GPR_GPR1|macro|IOMUXC_GPR_GPR1
DECL|IOMUXC_GPR_GPR2_DRAM_CKE0_MASK|macro|IOMUXC_GPR_GPR2_DRAM_CKE0_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_CKE0_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_CKE0_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_CKE1_MASK|macro|IOMUXC_GPR_GPR2_DRAM_CKE1_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_CKE1_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_CKE1_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_MASK|macro|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_CKE_BYPASS_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_MASK|macro|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_RESET_BYPASS_SHIFT
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_MASK|macro|IOMUXC_GPR_GPR2_DRAM_RESET_MASK
DECL|IOMUXC_GPR_GPR2_DRAM_RESET_SHIFT|macro|IOMUXC_GPR_GPR2_DRAM_RESET_SHIFT
DECL|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK|macro|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_L2_MEM_DEEPSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK|macro|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_MASK
DECL|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT|macro|IOMUXC_GPR_GPR2_L2_MEM_EN_POWERSAVING_SHIFT
DECL|IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_MASK|macro|IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_L2_MEM_LIGHTSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_MASK|macro|IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_MASK
DECL|IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_SHIFT|macro|IOMUXC_GPR_GPR2_L2_MEM_SHUTDOWN_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_MASK|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_DEEPSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_MASK|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_EN_POWERSAVING_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_MASK|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_LIGHTSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_MASK|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF1_MEM_SHUTDOWN_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_MASK|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_DEEPSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_MASK|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_EN_POWERSAVING_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_MASK|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_LIGHTSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_MASK|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_MASK
DECL|IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_SHIFT|macro|IOMUXC_GPR_GPR2_LCDIF2_MEM_SHUTDOWN_SHIFT
DECL|IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_MASK|macro|IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_PXP_MEM_DEEPSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_MASK|macro|IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_MASK
DECL|IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_SHIFT|macro|IOMUXC_GPR_GPR2_PXP_MEM_EN_POWERSAVING_SHIFT
DECL|IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_MASK|macro|IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_MASK
DECL|IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_SHIFT|macro|IOMUXC_GPR_GPR2_PXP_MEM_LIGHTSLEEP_SHIFT
DECL|IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_MASK|macro|IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_MASK
DECL|IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_SHIFT|macro|IOMUXC_GPR_GPR2_PXP_MEM_SHUTDOWN_SHIFT
DECL|IOMUXC_GPR_GPR2_REG|macro|IOMUXC_GPR_GPR2_REG
DECL|IOMUXC_GPR_GPR2|macro|IOMUXC_GPR_GPR2
DECL|IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_MASK|macro|IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_MASK
DECL|IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_SHIFT|macro|IOMUXC_GPR_GPR3_CORE_DBG_ACK_EN_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_CTL_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_CTL_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_CTL_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_CTL|macro|IOMUXC_GPR_GPR3_OCRAM_CTL
DECL|IOMUXC_GPR_GPR3_OCRAM_L2_CTL_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_L2_CTL_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_L2_CTL_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_L2_CTL_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_L2_CTL|macro|IOMUXC_GPR_GPR3_OCRAM_L2_CTL
DECL|IOMUXC_GPR_GPR3_OCRAM_L2_STATUS_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_L2_STATUS_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_L2_STATUS_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_L2_STATUS_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_L2_STATUS|macro|IOMUXC_GPR_GPR3_OCRAM_L2_STATUS
DECL|IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_STATUS_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_STATUS_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_STATUS|macro|IOMUXC_GPR_GPR3_OCRAM_STATUS
DECL|IOMUXC_GPR_GPR3_OCRAM_S_CTL_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_S_CTL_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_S_CTL_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_S_CTL_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_S_CTL|macro|IOMUXC_GPR_GPR3_OCRAM_S_CTL
DECL|IOMUXC_GPR_GPR3_OCRAM_S_STATUS_MASK|macro|IOMUXC_GPR_GPR3_OCRAM_S_STATUS_MASK
DECL|IOMUXC_GPR_GPR3_OCRAM_S_STATUS_SHIFT|macro|IOMUXC_GPR_GPR3_OCRAM_S_STATUS_SHIFT
DECL|IOMUXC_GPR_GPR3_OCRAM_S_STATUS|macro|IOMUXC_GPR_GPR3_OCRAM_S_STATUS
DECL|IOMUXC_GPR_GPR3_REG|macro|IOMUXC_GPR_GPR3_REG
DECL|IOMUXC_GPR_GPR3|macro|IOMUXC_GPR_GPR3
DECL|IOMUXC_GPR_GPR4_ARM_WFE_MASK|macro|IOMUXC_GPR_GPR4_ARM_WFE_MASK
DECL|IOMUXC_GPR_GPR4_ARM_WFE_SHIFT|macro|IOMUXC_GPR_GPR4_ARM_WFE_SHIFT
DECL|IOMUXC_GPR_GPR4_ARM_WFI_MASK|macro|IOMUXC_GPR_GPR4_ARM_WFI_MASK
DECL|IOMUXC_GPR_GPR4_ARM_WFI_SHIFT|macro|IOMUXC_GPR_GPR4_ARM_WFI_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_CAN1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_CAN1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_CAN2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_CAN2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_ENET1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_ENET1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_ENET1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_ENET1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_ENET1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_ENET1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_ENET2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_ENET2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_ENET2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_ENET2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_ENET2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_ENET2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_ENET2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_L2_CLK_STOP_MASK|macro|IOMUXC_GPR_GPR4_L2_CLK_STOP_MASK
DECL|IOMUXC_GPR_GPR4_L2_CLK_STOP_SHIFT|macro|IOMUXC_GPR_GPR4_L2_CLK_STOP_SHIFT
DECL|IOMUXC_GPR_GPR4_REG|macro|IOMUXC_GPR_GPR4_REG
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI1_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SAI1_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SAI2_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SAI2_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4_SDMA_STOP_ACK_MASK|macro|IOMUXC_GPR_GPR4_SDMA_STOP_ACK_MASK
DECL|IOMUXC_GPR_GPR4_SDMA_STOP_ACK_SHIFT|macro|IOMUXC_GPR_GPR4_SDMA_STOP_ACK_SHIFT
DECL|IOMUXC_GPR_GPR4_SDMA_STOP_REQ_MASK|macro|IOMUXC_GPR_GPR4_SDMA_STOP_REQ_MASK
DECL|IOMUXC_GPR_GPR4_SDMA_STOP_REQ_SHIFT|macro|IOMUXC_GPR_GPR4_SDMA_STOP_REQ_SHIFT
DECL|IOMUXC_GPR_GPR4|macro|IOMUXC_GPR_GPR4
DECL|IOMUXC_GPR_GPR5_CSI1_MUX_CTRL_MASK|macro|IOMUXC_GPR_GPR5_CSI1_MUX_CTRL_MASK
DECL|IOMUXC_GPR_GPR5_CSI1_MUX_CTRL_SHIFT|macro|IOMUXC_GPR_GPR5_CSI1_MUX_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR5_CSI1_MUX_CTRL|macro|IOMUXC_GPR_GPR5_CSI1_MUX_CTRL
DECL|IOMUXC_GPR_GPR5_CSI2_MUX_CTRL_MASK|macro|IOMUXC_GPR_GPR5_CSI2_MUX_CTRL_MASK
DECL|IOMUXC_GPR_GPR5_CSI2_MUX_CTRL_SHIFT|macro|IOMUXC_GPR_GPR5_CSI2_MUX_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR5_CSI2_MUX_CTRL|macro|IOMUXC_GPR_GPR5_CSI2_MUX_CTRL
DECL|IOMUXC_GPR_GPR5_DISP_MUX_DCIC1_CTRL_MASK|macro|IOMUXC_GPR_GPR5_DISP_MUX_DCIC1_CTRL_MASK
DECL|IOMUXC_GPR_GPR5_DISP_MUX_DCIC1_CTRL_SHIFT|macro|IOMUXC_GPR_GPR5_DISP_MUX_DCIC1_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR5_DISP_MUX_DCIC2_CTRL_MASK|macro|IOMUXC_GPR_GPR5_DISP_MUX_DCIC2_CTRL_MASK
DECL|IOMUXC_GPR_GPR5_DISP_MUX_DCIC2_CTRL_SHIFT|macro|IOMUXC_GPR_GPR5_DISP_MUX_DCIC2_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR5_DISP_MUX_LDB_CTRL_MASK|macro|IOMUXC_GPR_GPR5_DISP_MUX_LDB_CTRL_MASK
DECL|IOMUXC_GPR_GPR5_DISP_MUX_LDB_CTRL_SHIFT|macro|IOMUXC_GPR_GPR5_DISP_MUX_LDB_CTRL_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF1_CSI_VSYNC_SEL_MASK|macro|IOMUXC_GPR_GPR5_LCDIF1_CSI_VSYNC_SEL_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF1_CSI_VSYNC_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF1_CSI_VSYNC_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF2_CSI_VSYNC_SEL_MASK|macro|IOMUXC_GPR_GPR5_LCDIF2_CSI_VSYNC_SEL_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF2_CSI_VSYNC_SEL_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF2_CSI_VSYNC_SEL_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI1_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI1_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI1_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI1_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI1|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI1
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI2_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI2_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI2_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI2_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI2|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_CSI2
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF1_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF1_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF1_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF1_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF1|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF1
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF2_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF2_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF2_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF2_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF2|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_LCDIF2
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_MASK|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_MASK
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_SHIFT|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP_SHIFT
DECL|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP|macro|IOMUXC_GPR_GPR5_LCDIF_HANDSHAKE_PXP
DECL|IOMUXC_GPR_GPR5_PCIE_BTNRST_MASK|macro|IOMUXC_GPR_GPR5_PCIE_BTNRST_MASK
DECL|IOMUXC_GPR_GPR5_PCIE_BTNRST_SHIFT|macro|IOMUXC_GPR_GPR5_PCIE_BTNRST_SHIFT
DECL|IOMUXC_GPR_GPR5_PCIE_PERST_MASK|macro|IOMUXC_GPR_GPR5_PCIE_PERST_MASK
DECL|IOMUXC_GPR_GPR5_PCIE_PERST_SHIFT|macro|IOMUXC_GPR_GPR5_PCIE_PERST_SHIFT
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_MASK|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_MASK
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_SHIFT|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT1_SHIFT
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_MASK|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_MASK
DECL|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_SHIFT|macro|IOMUXC_GPR_GPR5_REF_1M_CLK_EPIT2_SHIFT
DECL|IOMUXC_GPR_GPR5_REG|macro|IOMUXC_GPR_GPR5_REG
DECL|IOMUXC_GPR_GPR5_SVADC_TEST_GPR1_MASK|macro|IOMUXC_GPR_GPR5_SVADC_TEST_GPR1_MASK
DECL|IOMUXC_GPR_GPR5_SVADC_TEST_GPR1_SHIFT|macro|IOMUXC_GPR_GPR5_SVADC_TEST_GPR1_SHIFT
DECL|IOMUXC_GPR_GPR5_VADC_TEST_6SX_GPR5_MASK|macro|IOMUXC_GPR_GPR5_VADC_TEST_6SX_GPR5_MASK
DECL|IOMUXC_GPR_GPR5_VADC_TEST_6SX_GPR5_SHIFT|macro|IOMUXC_GPR_GPR5_VADC_TEST_6SX_GPR5_SHIFT
DECL|IOMUXC_GPR_GPR5_VADC_TEST_GPR2_MASK|macro|IOMUXC_GPR_GPR5_VADC_TEST_GPR2_MASK
DECL|IOMUXC_GPR_GPR5_VADC_TEST_GPR2_SHIFT|macro|IOMUXC_GPR_GPR5_VADC_TEST_GPR2_SHIFT
DECL|IOMUXC_GPR_GPR5_VADC_TEST_GPR3_MASK|macro|IOMUXC_GPR_GPR5_VADC_TEST_GPR3_MASK
DECL|IOMUXC_GPR_GPR5_VADC_TEST_GPR3_SHIFT|macro|IOMUXC_GPR_GPR5_VADC_TEST_GPR3_SHIFT
DECL|IOMUXC_GPR_GPR5_VADC_TO_CSI_CAPTURE_EN_MASK|macro|IOMUXC_GPR_GPR5_VADC_TO_CSI_CAPTURE_EN_MASK
DECL|IOMUXC_GPR_GPR5_VADC_TO_CSI_CAPTURE_EN_SHIFT|macro|IOMUXC_GPR_GPR5_VADC_TO_CSI_CAPTURE_EN_SHIFT
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT_MASK|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT_MASK
DECL|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT_SHIFT|macro|IOMUXC_GPR_GPR5_VREF_1M_CLK_GPT_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG1_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG1_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG2_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG2_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5_WDOG3_MASK_MASK|macro|IOMUXC_GPR_GPR5_WDOG3_MASK_MASK
DECL|IOMUXC_GPR_GPR5_WDOG3_MASK_SHIFT|macro|IOMUXC_GPR_GPR5_WDOG3_MASK_SHIFT
DECL|IOMUXC_GPR_GPR5|macro|IOMUXC_GPR_GPR5
DECL|IOMUXC_GPR_GPR6_BIT_MAPPING_CH0_MASK|macro|IOMUXC_GPR_GPR6_BIT_MAPPING_CH0_MASK
DECL|IOMUXC_GPR_GPR6_BIT_MAPPING_CH0_SHIFT|macro|IOMUXC_GPR_GPR6_BIT_MAPPING_CH0_SHIFT
DECL|IOMUXC_GPR_GPR6_CH0_MODE_MASK|macro|IOMUXC_GPR_GPR6_CH0_MODE_MASK
DECL|IOMUXC_GPR_GPR6_CH0_MODE_SHIFT|macro|IOMUXC_GPR_GPR6_CH0_MODE_SHIFT
DECL|IOMUXC_GPR_GPR6_CH0_MODE|macro|IOMUXC_GPR_GPR6_CH0_MODE
DECL|IOMUXC_GPR_GPR6_COUNTER_RESET_VAL_MASK|macro|IOMUXC_GPR_GPR6_COUNTER_RESET_VAL_MASK
DECL|IOMUXC_GPR_GPR6_COUNTER_RESET_VAL_SHIFT|macro|IOMUXC_GPR_GPR6_COUNTER_RESET_VAL_SHIFT
DECL|IOMUXC_GPR_GPR6_COUNTER_RESET_VAL|macro|IOMUXC_GPR_GPR6_COUNTER_RESET_VAL
DECL|IOMUXC_GPR_GPR6_DATA_WIDTH_CH0_MASK|macro|IOMUXC_GPR_GPR6_DATA_WIDTH_CH0_MASK
DECL|IOMUXC_GPR_GPR6_DATA_WIDTH_CH0_SHIFT|macro|IOMUXC_GPR_GPR6_DATA_WIDTH_CH0_SHIFT
DECL|IOMUXC_GPR_GPR6_LCDIF_VS_POLARITY_MASK|macro|IOMUXC_GPR_GPR6_LCDIF_VS_POLARITY_MASK
DECL|IOMUXC_GPR_GPR6_LCDIF_VS_POLARITY_SHIFT|macro|IOMUXC_GPR_GPR6_LCDIF_VS_POLARITY_SHIFT
DECL|IOMUXC_GPR_GPR6_LVDS_CLK_SHIFT_MASK|macro|IOMUXC_GPR_GPR6_LVDS_CLK_SHIFT_MASK
DECL|IOMUXC_GPR_GPR6_LVDS_CLK_SHIFT_SHIFT|macro|IOMUXC_GPR_GPR6_LVDS_CLK_SHIFT_SHIFT
DECL|IOMUXC_GPR_GPR6_LVDS_CLK_SHIFT|macro|IOMUXC_GPR_GPR6_LVDS_CLK_SHIFT
DECL|IOMUXC_GPR_GPR6_REG|macro|IOMUXC_GPR_GPR6_REG
DECL|IOMUXC_GPR_GPR6|macro|IOMUXC_GPR_GPR6
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_1_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_1_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_1_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_1_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_4_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_4_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_4_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_4_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_9_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_9_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_9_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_9_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_C_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_C_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_C_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_CLK_C_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_RX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_RX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_RX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_RX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_RX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_RX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_TX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_TX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_TX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_TX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_TX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_ESAI_TX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SPDIF_TX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SPDIF_TX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SPDIF_TX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SPDIF_TX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SPDIF_TX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SPDIF_TX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_RX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_RX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_RX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_RX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_RX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_RX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_TX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_TX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_TX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_TX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_TX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI1_TX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_RX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_RX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_RX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_RX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_RX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_RX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_TX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_TX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_TX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_TX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_TX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI2_TX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_RX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_RX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_RX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_RX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_RX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_RX
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_TX_MASK|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_TX_MASK
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_TX_SHIFT|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_TX_SHIFT
DECL|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_TX|macro|IOMUXC_GPR_GPR7_ASRC_SEL_SSI3_TX
DECL|IOMUXC_GPR_GPR7_REG|macro|IOMUXC_GPR_GPR7_REG
DECL|IOMUXC_GPR_GPR7|macro|IOMUXC_GPR_GPR7
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN1_MASK|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN1_MASK
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN1_SHIFT|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN1_SHIFT
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN1|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN1
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_MASK|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_MASK
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_SHIFT|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_3P5DB_SHIFT
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_3P5DB|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_3P5DB
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_6DB_MASK|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_6DB_MASK
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_6DB_SHIFT|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_6DB_SHIFT
DECL|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_6DB|macro|IOMUXC_GPR_GPR8_PCS_TX_DEEMPH_GEN2_6DB
DECL|IOMUXC_GPR_GPR8_PCS_TX_SWING_FULL_MASK|macro|IOMUXC_GPR_GPR8_PCS_TX_SWING_FULL_MASK
DECL|IOMUXC_GPR_GPR8_PCS_TX_SWING_FULL_SHIFT|macro|IOMUXC_GPR_GPR8_PCS_TX_SWING_FULL_SHIFT
DECL|IOMUXC_GPR_GPR8_PCS_TX_SWING_FULL|macro|IOMUXC_GPR_GPR8_PCS_TX_SWING_FULL
DECL|IOMUXC_GPR_GPR8_PCS_TX_SWING_LOW_MASK|macro|IOMUXC_GPR_GPR8_PCS_TX_SWING_LOW_MASK
DECL|IOMUXC_GPR_GPR8_PCS_TX_SWING_LOW_SHIFT|macro|IOMUXC_GPR_GPR8_PCS_TX_SWING_LOW_SHIFT
DECL|IOMUXC_GPR_GPR8_PCS_TX_SWING_LOW|macro|IOMUXC_GPR_GPR8_PCS_TX_SWING_LOW
DECL|IOMUXC_GPR_GPR8_REG|macro|IOMUXC_GPR_GPR8_REG
DECL|IOMUXC_GPR_GPR8|macro|IOMUXC_GPR_GPR8
DECL|IOMUXC_GPR_GPR9_REG|macro|IOMUXC_GPR_GPR9_REG
DECL|IOMUXC_GPR_GPR9_TZASC1_BYP_MASK|macro|IOMUXC_GPR_GPR9_TZASC1_BYP_MASK
DECL|IOMUXC_GPR_GPR9_TZASC1_BYP_SHIFT|macro|IOMUXC_GPR_GPR9_TZASC1_BYP_SHIFT
DECL|IOMUXC_GPR_GPR9|macro|IOMUXC_GPR_GPR9
DECL|IOMUXC_GPR_MemMapPtr|typedef|} IOMUXC_GPR_Type, *IOMUXC_GPR_MemMapPtr;
DECL|IOMUXC_GPR_Type|typedef|} IOMUXC_GPR_Type, *IOMUXC_GPR_MemMapPtr;
DECL|IOMUXC_GPR|macro|IOMUXC_GPR
DECL|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT|macro|IOMUXC_I2C1_IPP_SCL_IN_SELECT_INPUT
DECL|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT|macro|IOMUXC_I2C1_IPP_SDA_IN_SELECT_INPUT
DECL|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_DAISY|macro|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT|macro|IOMUXC_I2C2_IPP_SCL_IN_SELECT_INPUT
DECL|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_DAISY|macro|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT|macro|IOMUXC_I2C2_IPP_SDA_IN_SELECT_INPUT
DECL|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_DAISY|macro|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT|macro|IOMUXC_I2C3_IPP_SCL_IN_SELECT_INPUT
DECL|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_DAISY|macro|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT|macro|IOMUXC_I2C3_IPP_SDA_IN_SELECT_INPUT
DECL|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_DAISY|macro|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT|macro|IOMUXC_I2C4_IPP_SCL_IN_SELECT_INPUT
DECL|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_DAISY|macro|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_REG|macro|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT_REG
DECL|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT|macro|IOMUXC_I2C4_IPP_SDA_IN_SELECT_INPUT
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5_DAISY_MASK|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5_DAISY_MASK
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5_DAISY_SHIFT|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5_DAISY_SHIFT
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5_REG|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5_REG
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_5
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6_DAISY_MASK|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6_DAISY_MASK
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6_DAISY_SHIFT|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6_DAISY_SHIFT
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6_REG|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6_REG
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_6
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7_DAISY_MASK|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7_DAISY_MASK
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7_DAISY_SHIFT|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7_DAISY_SHIFT
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7_REG|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7_REG
DECL|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7|macro|IOMUXC_KPP_IPP_IND_COL_SELECT_INPUT_7
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5_DAISY_MASK|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5_DAISY_MASK
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5_DAISY_SHIFT|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5_DAISY_SHIFT
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5_REG|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5_REG
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_5
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6_DAISY_MASK|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6_DAISY_MASK
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6_DAISY_SHIFT|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6_DAISY_SHIFT
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6_REG|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6_REG
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_6
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7_DAISY_MASK|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7_DAISY_MASK
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7_DAISY_SHIFT|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7_DAISY_SHIFT
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7_REG|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7_REG
DECL|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7|macro|IOMUXC_KPP_IPP_IND_ROW_SELECT_INPUT_7
DECL|IOMUXC_LCD1_BUSY_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD1_BUSY_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD1_BUSY_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD1_BUSY_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD1_BUSY_SELECT_INPUT_REG|macro|IOMUXC_LCD1_BUSY_SELECT_INPUT_REG
DECL|IOMUXC_LCD1_BUSY_SELECT_INPUT|macro|IOMUXC_LCD1_BUSY_SELECT_INPUT
DECL|IOMUXC_LCD2_BUSY_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_LCD2_BUSY_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_LCD2_BUSY_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_LCD2_BUSY_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_LCD2_BUSY_SELECT_INPUT_REG|macro|IOMUXC_LCD2_BUSY_SELECT_INPUT_REG
DECL|IOMUXC_LCD2_BUSY_SELECT_INPUT|macro|IOMUXC_LCD2_BUSY_SELECT_INPUT
DECL|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY|macro|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_REG|macro|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT_REG
DECL|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT|macro|IOMUXC_MLB_MLB_CLK_IN_SELECT_INPUT
DECL|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY|macro|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_REG|macro|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT_REG
DECL|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT|macro|IOMUXC_MLB_MLB_DATA_IN_SELECT_INPUT
DECL|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY|macro|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_DAISY
DECL|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_REG|macro|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT_REG
DECL|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT|macro|IOMUXC_MLB_MLB_SIG_IN_SELECT_INPUT
DECL|IOMUXC_MemMapPtr|typedef|} IOMUXC_Type, *IOMUXC_MemMapPtr;
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT|macro|IOMUXC_SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_REG|macro|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_REG
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0|macro|IOMUXC_SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT|macro|IOMUXC_SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT|macro|IOMUXC_SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT|macro|IOMUXC_SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT|macro|IOMUXC_SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_MASK|macro|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_MASK
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_SHIFT|macro|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_DAISY_SHIFT
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_REG|macro|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0_REG
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0|macro|IOMUXC_SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT|macro|IOMUXC_SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT_REG|macro|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT|macro|IOMUXC_SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT_REG|macro|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT_REG
DECL|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT|macro|IOMUXC_SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_DAISY_MASK|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_DAISY_MASK
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_DAISY_SHIFT|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_DAISY_SHIFT
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_DAISY|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_DAISY
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_REG|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14_REG
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_14
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15_DAISY_MASK|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15_DAISY_MASK
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15_DAISY_SHIFT|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15_DAISY_SHIFT
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15_REG|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15_REG
DECL|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15|macro|IOMUXC_SDMA_EVENTS_SELECT_INPUT_15
DECL|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_DAISY|macro|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_DAISY
DECL|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_REG|macro|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT_REG
DECL|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT|macro|IOMUXC_SPDIF_SPDIF_IN1_SELECT_INPUT
DECL|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT_REG|macro|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT_REG
DECL|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT|macro|IOMUXC_SPDIF_TX_CLK2_SELECT_INPUT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA00
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA01
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA02
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA03
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA04
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA05
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA06
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_DATA07
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_HSYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_MCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_PIXCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC|macro|IOMUXC_SW_MUX_CTL_PAD_CSI_VSYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_COL
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_CRS
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDC
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_MDIO
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_RX_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET1_TX_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_COL
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_CRS
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_RX_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_ENET2_TX_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO00
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO01
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO02
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO03
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO04
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO05
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO06
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO07
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO08
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO09
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO10
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO11
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO12
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_REG|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13|macro|IOMUXC_SW_MUX_CTL_PAD_GPIO1_IO13
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL0
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL1
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL2
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL3
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_COL4
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_REG|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4|macro|IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA00
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA01
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA02
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA03
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA04
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA05
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA06
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA07
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA08
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA09
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA10
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA11
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA12
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA13
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA14
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA15
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA16
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA17
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA18
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA19
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA20
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA21
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA22
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_DATA23
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_ENABLE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_HSYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_RESET
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC|macro|IOMUXC_SW_MUX_CTL_PAD_LCD1_VSYNC
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_ALE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE0_B
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CE1_B
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_CLE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA00
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA01
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA02
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA03
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA04
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA05
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA06
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_DATA07
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_READY_B
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_RE_B
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WE_B
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B|macro|IOMUXC_SW_MUX_CTL_PAD_NAND_WP_B
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_DQS
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS0_B
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1A_SS1_B
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_DQS
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SCLK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS0_B
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B|macro|IOMUXC_SW_MUX_CTL_PAD_QSPI1B_SS1_B
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD0
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD1
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD2
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RD3
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RXC
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_RX_CTL
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD0
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD1
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD2
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TD3
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TXC
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII1_TX_CTL
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD0
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD1
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD2
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RD3
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RXC
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_RX_CTL
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD0
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD1
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD2
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TD3
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TXC
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_REG|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL|macro|IOMUXC_SW_MUX_CTL_PAD_RGMII2_TX_CTL
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD1_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD2_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA4
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA5
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA6
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7|macro|IOMUXC_SW_MUX_CTL_PAD_SD3_DATA7
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CLK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_CMD
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA0
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA1
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA2
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA3
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA4
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA5
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA6
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_DATA7
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_REG|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B|macro|IOMUXC_SW_MUX_CTL_PAD_SD4_RESET_B
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_REG|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_DATA
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_MUX_MODE_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_MUX_MODE_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_MUX_MODE_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_MUX_MODE_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_MUX_MODE|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_MUX_MODE
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_REG|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_REG
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_SION_MASK|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_SION_MASK
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_SION_SHIFT|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE_SION_SHIFT
DECL|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE|macro|IOMUXC_SW_MUX_CTL_PAD_USB_H_STROBE
DECL|IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE|macro|IOMUXC_SW_PAD_CTL_GRP_ADDDS_DSE
DECL|IOMUXC_SW_PAD_CTL_GRP_ADDDS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_ADDDS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_ADDDS|macro|IOMUXC_SW_PAD_CTL_GRP_ADDDS
DECL|IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE|macro|IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE
DECL|IOMUXC_SW_PAD_CTL_GRP_B0DS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_B0DS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_B0DS|macro|IOMUXC_SW_PAD_CTL_GRP_B0DS
DECL|IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE|macro|IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE
DECL|IOMUXC_SW_PAD_CTL_GRP_B1DS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_B1DS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_B1DS|macro|IOMUXC_SW_PAD_CTL_GRP_B1DS
DECL|IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE|macro|IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE
DECL|IOMUXC_SW_PAD_CTL_GRP_B2DS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_B2DS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_B2DS|macro|IOMUXC_SW_PAD_CTL_GRP_B2DS
DECL|IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE|macro|IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE
DECL|IOMUXC_SW_PAD_CTL_GRP_B3DS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_B3DS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_B3DS|macro|IOMUXC_SW_PAD_CTL_GRP_B3DS
DECL|IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE|macro|IOMUXC_SW_PAD_CTL_GRP_CTLDS_DSE
DECL|IOMUXC_SW_PAD_CTL_GRP_CTLDS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_CTLDS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_CTLDS|macro|IOMUXC_SW_PAD_CTL_GRP_CTLDS
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_DDRHYS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRHYS_REG|macro|IOMUXC_SW_PAD_CTL_GRP_DDRHYS_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRHYS|macro|IOMUXC_SW_PAD_CTL_GRP_DDRHYS
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_REG|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_CTL
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_REG|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRMODE|macro|IOMUXC_SW_PAD_CTL_GRP_DDRMODE
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPKE_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPKE_REG|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPKE_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPKE|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPKE
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPK_REG|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPK_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_DDRPK|macro|IOMUXC_SW_PAD_CTL_GRP_DDRPK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_REG|macro|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE_REG
DECL|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE|macro|IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA00
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA01
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA02
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA03
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA04
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA05
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA06
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_DATA07
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_HSYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_MCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_PIXCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC|macro|IOMUXC_SW_PAD_CTL_PAD_CSI_VSYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR00
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR01
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR02
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR03
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR04
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR05
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR06
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR07
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR08
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR09
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR10
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR11
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR12
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR13
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR14
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ADDR15
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS_B
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0_B
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1_B
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM0
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM1
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM2
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_DQM3
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT0
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_ODT1
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS_B
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_RESET
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA0
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA1
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDBA2
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE0
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCKE1
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_PADN_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_PADN_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_PADN_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_PADN_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_PADN|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_PADN
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDCLK0_P
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_PADN_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_PADN_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_PADN_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_PADN_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_PADN|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_PADN
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS0_P
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_PADN_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_PADN_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_PADN_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_PADN_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_PADN|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_PADN
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS1_P
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_PADN_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_PADN_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_PADN_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_PADN_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_PADN|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_PADN
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS2_P
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_PADN_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_PADN_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_PADN_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_PADN_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_PADN|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_PADN
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDQS3_P
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B|macro|IOMUXC_SW_PAD_CTL_PAD_DRAM_SDWE_B
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_COL
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_CRS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDC
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_MDIO
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_RX_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET1_TX_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_COL
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_CRS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_RX_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_ENET2_TX_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO00
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO01
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO02
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO03
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO04
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO05
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO06
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO07
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO08
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO09
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO10
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO11
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO12
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_REG|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13|macro|IOMUXC_SW_PAD_CTL_PAD_GPIO1_IO13
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B|macro|IOMUXC_SW_PAD_CTL_PAD_JTAG_TRST_B
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL0
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL1
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL2
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL3
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_COL4
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_REG|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4|macro|IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA00
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA01
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA02
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA03
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA04
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA05
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA06
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA07
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA08
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA09
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA10
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA11
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA12
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA13
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA14
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA15
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA16
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA17
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA18
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA19
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA20
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA21
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA22
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_DATA23
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_ENABLE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_HSYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_RESET
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC|macro|IOMUXC_SW_PAD_CTL_PAD_LCD1_VSYNC
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_ALE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE0_B
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CE1_B
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_CLE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA00
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA01
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA02
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA03
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA04
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA05
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA06
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_DATA07
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_READY_B
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_RE_B
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WE_B
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B|macro|IOMUXC_SW_PAD_CTL_PAD_NAND_WP_B
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_DQS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS0_B
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1A_SS1_B
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_DQS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SCLK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS0_B
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B|macro|IOMUXC_SW_PAD_CTL_PAD_QSPI1B_SS1_B
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD0
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD1
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD2
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RD3
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RXC
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_RX_CTL
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD0
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD1
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD2
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TD3
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TXC
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII1_TX_CTL
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD0
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD1
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD2
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RD3
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RXC
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_RX_CTL
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD0
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD1
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD2
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TD3
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TXC
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_REG|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL|macro|IOMUXC_SW_PAD_CTL_PAD_RGMII2_TX_CTL
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD1_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD2_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA4
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA5
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA6
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_LVE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_LVE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_LVE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_LVE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7|macro|IOMUXC_SW_PAD_CTL_PAD_SD3_DATA7
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CLK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_CMD
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA0
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA1
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA2
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA3
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA4
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA5
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA6
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_DATA7
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_ODE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_ODE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_ODE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_ODE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_REG|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SPEED_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SPEED_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SPEED_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SPEED_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SPEED|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SPEED
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SRE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SRE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SRE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B_SRE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B|macro|IOMUXC_SW_PAD_CTL_PAD_SD4_RESET_B
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_REG|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_DATA
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_INPUT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_INPUT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_INPUT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_INPUT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_SEL_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_SEL_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_SEL_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_SEL_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_SEL|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DDR_SEL
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DO_TRIM_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DO_TRIM_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DO_TRIM_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DO_TRIM_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DO_TRIM|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DO_TRIM
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DSE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DSE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DSE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DSE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DSE|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_DSE
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_HYS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_HYS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_HYS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_HYS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_ODT_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_ODT_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_ODT_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_ODT_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_ODT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_ODT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PKE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PKE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PKE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PKE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUE_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUE_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUE_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUE_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUS_MASK|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUS_MASK
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUS_SHIFT|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUS_SHIFT
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUS|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_PUS
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_REG|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE_REG
DECL|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE|macro|IOMUXC_SW_PAD_CTL_PAD_USB_H_STROBE
DECL|IOMUXC_Type|typedef|} IOMUXC_Type, *IOMUXC_MemMapPtr;
DECL|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT|macro|IOMUXC_UART1_IPP_UART_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY|macro|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY
DECL|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_REG|macro|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT_REG
DECL|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT|macro|IOMUXC_UART1_IPP_UART_RXD_MUX_SELECT_INPUT
DECL|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT|macro|IOMUXC_UART2_IPP_UART_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY|macro|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY
DECL|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_REG|macro|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT_REG
DECL|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT|macro|IOMUXC_UART2_IPP_UART_RXD_MUX_SELECT_INPUT
DECL|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT|macro|IOMUXC_UART3_IPP_UART_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY|macro|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY
DECL|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_REG|macro|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT_REG
DECL|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT|macro|IOMUXC_UART3_IPP_UART_RXD_MUX_SELECT_INPUT
DECL|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT|macro|IOMUXC_UART4_IPP_UART_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY|macro|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY
DECL|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_REG|macro|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT_REG
DECL|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT|macro|IOMUXC_UART4_IPP_UART_RXD_MUX_SELECT_INPUT
DECL|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT|macro|IOMUXC_UART5_IPP_UART_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY|macro|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY
DECL|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_REG|macro|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT_REG
DECL|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT|macro|IOMUXC_UART5_IPP_UART_RXD_MUX_SELECT_INPUT
DECL|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_DAISY|macro|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_DAISY
DECL|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_REG|macro|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT_REG
DECL|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT|macro|IOMUXC_UART6_IPP_UART_RTS_B_SELECT_INPUT
DECL|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY|macro|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_DAISY
DECL|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_REG|macro|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT_REG
DECL|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT|macro|IOMUXC_UART6_IPP_UART_RXD_MUX_SELECT_INPUT
DECL|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_DAISY|macro|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_DAISY
DECL|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_REG|macro|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT_REG
DECL|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT|macro|IOMUXC_USB_IPP_IND_OTG2_OC_SELECT_INPUT
DECL|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_DAISY|macro|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_DAISY
DECL|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_REG|macro|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT_REG
DECL|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT|macro|IOMUXC_USB_IPP_IND_OTG_OC_SELECT_INPUT
DECL|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT_REG|macro|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT_REG
DECL|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT|macro|IOMUXC_USDHC1_IPP_CARD_DET_SELECT_INPUT
DECL|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT_REG|macro|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT_REG
DECL|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT|macro|IOMUXC_USDHC1_IPP_WP_ON_SELECT_INPUT
DECL|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT_REG|macro|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT_REG
DECL|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT|macro|IOMUXC_USDHC2_IPP_CARD_DET_SELECT_INPUT
DECL|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT_REG|macro|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT_REG
DECL|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT|macro|IOMUXC_USDHC2_IPP_WP_ON_SELECT_INPUT
DECL|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT_REG|macro|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT_REG
DECL|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT|macro|IOMUXC_USDHC4_IPP_CARD_DET_SELECT_INPUT
DECL|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT_DAISY_MASK|macro|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT_DAISY_MASK
DECL|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT_DAISY_SHIFT|macro|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT_DAISY_SHIFT
DECL|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT_REG|macro|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT_REG
DECL|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT|macro|IOMUXC_USDHC4_IPP_WP_ON_SELECT_INPUT
DECL|IOMUXC|macro|IOMUXC
DECL|IPCR|member|__IO uint32_t IPCR; /**< IP Configuration Register, offset: 0x8 */
DECL|IRQn_Type|typedef|} IRQn_Type;
DECL|IRQn|enum|typedef enum IRQn {
DECL|IR|member|__IO uint32_t IR; /**< GPT Interrupt Register, offset: 0xC */
DECL|ISR1|member|__I uint32_t ISR1; /**< IRQ status resister 1, offset: 0x18 */
DECL|ISR2|member|__I uint32_t ISR2; /**< IRQ status resister 2, offset: 0x1C */
DECL|ISR3|member|__I uint32_t ISR3; /**< IRQ status resister 3, offset: 0x20 */
DECL|ISR4|member|__I uint32_t ISR4; /**< IRQ status resister 4, offset: 0x24 */
DECL|ISR|member|__IO uint32_t ISR; /**< GPIO interrupt status register, offset: 0x18 */
DECL|KDDR|member|__IO uint16_t KDDR; /**< Keypad Data Direction Register, offset: 0x4 */
DECL|KPCR|member|__IO uint16_t KPCR; /**< Keypad Control Register, offset: 0x0 */
DECL|KPDR|member|__IO uint16_t KPDR; /**< Keypad Data Register, offset: 0x6 */
DECL|KPP_BASE_ADDRS|macro|KPP_BASE_ADDRS
DECL|KPP_BASE_PTRS|macro|KPP_BASE_PTRS
DECL|KPP_BASE_PTR|macro|KPP_BASE_PTR
DECL|KPP_BASE|macro|KPP_BASE
DECL|KPP_IPP_IND_COL_SELECT_INPUT_5|member|__IO uint32_t KPP_IPP_IND_COL_SELECT_INPUT_5; /**< Select Input Register, offset: 0x7C8 */
DECL|KPP_IPP_IND_COL_SELECT_INPUT_6|member|__IO uint32_t KPP_IPP_IND_COL_SELECT_INPUT_6; /**< Select Input Register, offset: 0x7CC */
DECL|KPP_IPP_IND_COL_SELECT_INPUT_7|member|__IO uint32_t KPP_IPP_IND_COL_SELECT_INPUT_7; /**< Select Input Register, offset: 0x7D0 */
DECL|KPP_IPP_IND_ROW_SELECT_INPUT_5|member|__IO uint32_t KPP_IPP_IND_ROW_SELECT_INPUT_5; /**< Select Input Register, offset: 0x7D4 */
DECL|KPP_IPP_IND_ROW_SELECT_INPUT_6|member|__IO uint32_t KPP_IPP_IND_ROW_SELECT_INPUT_6; /**< Select Input Register, offset: 0x7D8 */
DECL|KPP_IPP_IND_ROW_SELECT_INPUT_7|member|__IO uint32_t KPP_IPP_IND_ROW_SELECT_INPUT_7; /**< Select Input Register, offset: 0x7DC */
DECL|KPP_IRQS|macro|KPP_IRQS
DECL|KPP_IRQn|enumerator|KPP_IRQn = 82, /**< Key Pad interrupt request */
DECL|KPP_KDDR_KCDD_MASK|macro|KPP_KDDR_KCDD_MASK
DECL|KPP_KDDR_KCDD_SHIFT|macro|KPP_KDDR_KCDD_SHIFT
DECL|KPP_KDDR_KCDD|macro|KPP_KDDR_KCDD
DECL|KPP_KDDR_KRDD_MASK|macro|KPP_KDDR_KRDD_MASK
DECL|KPP_KDDR_KRDD_SHIFT|macro|KPP_KDDR_KRDD_SHIFT
DECL|KPP_KDDR_KRDD|macro|KPP_KDDR_KRDD
DECL|KPP_KDDR_REG|macro|KPP_KDDR_REG
DECL|KPP_KDDR|macro|KPP_KDDR
DECL|KPP_KPCR_KCO_MASK|macro|KPP_KPCR_KCO_MASK
DECL|KPP_KPCR_KCO_SHIFT|macro|KPP_KPCR_KCO_SHIFT
DECL|KPP_KPCR_KCO|macro|KPP_KPCR_KCO
DECL|KPP_KPCR_KRE_MASK|macro|KPP_KPCR_KRE_MASK
DECL|KPP_KPCR_KRE_SHIFT|macro|KPP_KPCR_KRE_SHIFT
DECL|KPP_KPCR_KRE|macro|KPP_KPCR_KRE
DECL|KPP_KPCR_REG|macro|KPP_KPCR_REG
DECL|KPP_KPCR|macro|KPP_KPCR
DECL|KPP_KPDR_KCD_MASK|macro|KPP_KPDR_KCD_MASK
DECL|KPP_KPDR_KCD_SHIFT|macro|KPP_KPDR_KCD_SHIFT
DECL|KPP_KPDR_KCD|macro|KPP_KPDR_KCD
DECL|KPP_KPDR_KRD_MASK|macro|KPP_KPDR_KRD_MASK
DECL|KPP_KPDR_KRD_SHIFT|macro|KPP_KPDR_KRD_SHIFT
DECL|KPP_KPDR_KRD|macro|KPP_KPDR_KRD
DECL|KPP_KPDR_REG|macro|KPP_KPDR_REG
DECL|KPP_KPDR|macro|KPP_KPDR
DECL|KPP_KPSR_KDIE_MASK|macro|KPP_KPSR_KDIE_MASK
DECL|KPP_KPSR_KDIE_SHIFT|macro|KPP_KPSR_KDIE_SHIFT
DECL|KPP_KPSR_KDSC_MASK|macro|KPP_KPSR_KDSC_MASK
DECL|KPP_KPSR_KDSC_SHIFT|macro|KPP_KPSR_KDSC_SHIFT
DECL|KPP_KPSR_KPKD_MASK|macro|KPP_KPSR_KPKD_MASK
DECL|KPP_KPSR_KPKD_SHIFT|macro|KPP_KPSR_KPKD_SHIFT
DECL|KPP_KPSR_KPKR_MASK|macro|KPP_KPSR_KPKR_MASK
DECL|KPP_KPSR_KPKR_SHIFT|macro|KPP_KPSR_KPKR_SHIFT
DECL|KPP_KPSR_KRIE_MASK|macro|KPP_KPSR_KRIE_MASK
DECL|KPP_KPSR_KRIE_SHIFT|macro|KPP_KPSR_KRIE_SHIFT
DECL|KPP_KPSR_KRSS_MASK|macro|KPP_KPSR_KRSS_MASK
DECL|KPP_KPSR_KRSS_SHIFT|macro|KPP_KPSR_KRSS_SHIFT
DECL|KPP_KPSR_REG|macro|KPP_KPSR_REG
DECL|KPP_KPSR|macro|KPP_KPSR
DECL|KPP_MemMapPtr|typedef|} KPP_Type, *KPP_MemMapPtr;
DECL|KPP_Type|typedef|} KPP_Type, *KPP_MemMapPtr;
DECL|KPP|macro|KPP
DECL|KPSR|member|__IO uint16_t KPSR; /**< Keypad Status Register, offset: 0x2 */
DECL|LAYOUTSELECT_CLR|member|__IO uint32_t LAYOUTSELECT_CLR; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x78 */
DECL|LAYOUTSELECT_SET|member|__IO uint32_t LAYOUTSELECT_SET; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x74 */
DECL|LAYOUTSELECT_TOG|member|__IO uint32_t LAYOUTSELECT_TOG; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x7C */
DECL|LAYOUTSELECT|member|__IO uint32_t LAYOUTSELECT; /**< Hardware ECC Accelerator Layout Select Register, offset: 0x70 */
DECL|LCD1_BUSY_SELECT_INPUT|member|__IO uint32_t LCD1_BUSY_SELECT_INPUT; /**< Select Input Register, offset: 0x7E0 */
DECL|LCD2_BUSY_SELECT_INPUT|member|__IO uint32_t LCD2_BUSY_SELECT_INPUT; /**< Select Input Register, offset: 0x7E4 */
DECL|LCDIF1_AS_BUF|macro|LCDIF1_AS_BUF
DECL|LCDIF1_AS_CLRKEYHIGH|macro|LCDIF1_AS_CLRKEYHIGH
DECL|LCDIF1_AS_CLRKEYLOW|macro|LCDIF1_AS_CLRKEYLOW
DECL|LCDIF1_AS_CTRL|macro|LCDIF1_AS_CTRL
DECL|LCDIF1_AS_NEXT_BUF|macro|LCDIF1_AS_NEXT_BUF
DECL|LCDIF1_BASE_PTR|macro|LCDIF1_BASE_PTR
DECL|LCDIF1_BASE|macro|LCDIF1_BASE
DECL|LCDIF1_BM_ERROR_STAT|macro|LCDIF1_BM_ERROR_STAT
DECL|LCDIF1_CRC_STAT|macro|LCDIF1_CRC_STAT
DECL|LCDIF1_CSC_COEFF0|macro|LCDIF1_CSC_COEFF0
DECL|LCDIF1_CSC_COEFF1|macro|LCDIF1_CSC_COEFF1
DECL|LCDIF1_CSC_COEFF2|macro|LCDIF1_CSC_COEFF2
DECL|LCDIF1_CSC_COEFF3|macro|LCDIF1_CSC_COEFF3
DECL|LCDIF1_CSC_COEFF4|macro|LCDIF1_CSC_COEFF4
DECL|LCDIF1_CSC_LIMIT|macro|LCDIF1_CSC_LIMIT
DECL|LCDIF1_CSC_OFFSET|macro|LCDIF1_CSC_OFFSET
DECL|LCDIF1_CTRL1_CLR|macro|LCDIF1_CTRL1_CLR
DECL|LCDIF1_CTRL1_SET|macro|LCDIF1_CTRL1_SET
DECL|LCDIF1_CTRL1_TOG|macro|LCDIF1_CTRL1_TOG
DECL|LCDIF1_CTRL1|macro|LCDIF1_CTRL1
DECL|LCDIF1_CTRL2_CLR|macro|LCDIF1_CTRL2_CLR
DECL|LCDIF1_CTRL2_SET|macro|LCDIF1_CTRL2_SET
DECL|LCDIF1_CTRL2_TOG|macro|LCDIF1_CTRL2_TOG
DECL|LCDIF1_CTRL2|macro|LCDIF1_CTRL2
DECL|LCDIF1_CUR_BUF|macro|LCDIF1_CUR_BUF
DECL|LCDIF1_DATA|macro|LCDIF1_DATA
DECL|LCDIF1_DEBUG0|macro|LCDIF1_DEBUG0
DECL|LCDIF1_DEBUG1|macro|LCDIF1_DEBUG1
DECL|LCDIF1_DEBUG2|macro|LCDIF1_DEBUG2
DECL|LCDIF1_DEBUG3|macro|LCDIF1_DEBUG3
DECL|LCDIF1_DEBUG4|macro|LCDIF1_DEBUG4
DECL|LCDIF1_DEBUG5|macro|LCDIF1_DEBUG5
DECL|LCDIF1_DVICTRL0|macro|LCDIF1_DVICTRL0
DECL|LCDIF1_DVICTRL1|macro|LCDIF1_DVICTRL1
DECL|LCDIF1_DVICTRL2|macro|LCDIF1_DVICTRL2
DECL|LCDIF1_DVICTRL3|macro|LCDIF1_DVICTRL3
DECL|LCDIF1_DVICTRL4|macro|LCDIF1_DVICTRL4
DECL|LCDIF1_IRQn|enumerator|LCDIF1_IRQn = 5, /**< LCDIF1 Sync Interrupt */
DECL|LCDIF1_NEXT_BUF|macro|LCDIF1_NEXT_BUF
DECL|LCDIF1_RL_CLR|macro|LCDIF1_RL_CLR
DECL|LCDIF1_RL_SET|macro|LCDIF1_RL_SET
DECL|LCDIF1_RL_TOG|macro|LCDIF1_RL_TOG
DECL|LCDIF1_RL|macro|LCDIF1_RL
DECL|LCDIF1_STAT|macro|LCDIF1_STAT
DECL|LCDIF1_SYNC_DELAY|macro|LCDIF1_SYNC_DELAY
DECL|LCDIF1_THRES|macro|LCDIF1_THRES
DECL|LCDIF1_TIMING|macro|LCDIF1_TIMING
DECL|LCDIF1_TRANSFER_COUNT|macro|LCDIF1_TRANSFER_COUNT
DECL|LCDIF1_VDCTRL0_CLR|macro|LCDIF1_VDCTRL0_CLR
DECL|LCDIF1_VDCTRL0_SET|macro|LCDIF1_VDCTRL0_SET
DECL|LCDIF1_VDCTRL0_TOG|macro|LCDIF1_VDCTRL0_TOG
DECL|LCDIF1_VDCTRL0|macro|LCDIF1_VDCTRL0
DECL|LCDIF1_VDCTRL1|macro|LCDIF1_VDCTRL1
DECL|LCDIF1_VDCTRL2|macro|LCDIF1_VDCTRL2
DECL|LCDIF1_VDCTRL3|macro|LCDIF1_VDCTRL3
DECL|LCDIF1_VDCTRL4|macro|LCDIF1_VDCTRL4
DECL|LCDIF1_VERSION|macro|LCDIF1_VERSION
DECL|LCDIF1|macro|LCDIF1
DECL|LCDIF2_AS_BUF|macro|LCDIF2_AS_BUF
DECL|LCDIF2_AS_CLRKEYHIGH|macro|LCDIF2_AS_CLRKEYHIGH
DECL|LCDIF2_AS_CLRKEYLOW|macro|LCDIF2_AS_CLRKEYLOW
DECL|LCDIF2_AS_CTRL|macro|LCDIF2_AS_CTRL
DECL|LCDIF2_AS_NEXT_BUF|macro|LCDIF2_AS_NEXT_BUF
DECL|LCDIF2_BASE_PTR|macro|LCDIF2_BASE_PTR
DECL|LCDIF2_BASE|macro|LCDIF2_BASE
DECL|LCDIF2_BM_ERROR_STAT|macro|LCDIF2_BM_ERROR_STAT
DECL|LCDIF2_CRC_STAT|macro|LCDIF2_CRC_STAT
DECL|LCDIF2_CSC_COEFF0|macro|LCDIF2_CSC_COEFF0
DECL|LCDIF2_CSC_COEFF1|macro|LCDIF2_CSC_COEFF1
DECL|LCDIF2_CSC_COEFF2|macro|LCDIF2_CSC_COEFF2
DECL|LCDIF2_CSC_COEFF3|macro|LCDIF2_CSC_COEFF3
DECL|LCDIF2_CSC_COEFF4|macro|LCDIF2_CSC_COEFF4
DECL|LCDIF2_CSC_LIMIT|macro|LCDIF2_CSC_LIMIT
DECL|LCDIF2_CSC_OFFSET|macro|LCDIF2_CSC_OFFSET
DECL|LCDIF2_CTRL1_CLR|macro|LCDIF2_CTRL1_CLR
DECL|LCDIF2_CTRL1_SET|macro|LCDIF2_CTRL1_SET
DECL|LCDIF2_CTRL1_TOG|macro|LCDIF2_CTRL1_TOG
DECL|LCDIF2_CTRL1|macro|LCDIF2_CTRL1
DECL|LCDIF2_CTRL2_CLR|macro|LCDIF2_CTRL2_CLR
DECL|LCDIF2_CTRL2_SET|macro|LCDIF2_CTRL2_SET
DECL|LCDIF2_CTRL2_TOG|macro|LCDIF2_CTRL2_TOG
DECL|LCDIF2_CTRL2|macro|LCDIF2_CTRL2
DECL|LCDIF2_CUR_BUF|macro|LCDIF2_CUR_BUF
DECL|LCDIF2_DATA|macro|LCDIF2_DATA
DECL|LCDIF2_DEBUG0|macro|LCDIF2_DEBUG0
DECL|LCDIF2_DEBUG1|macro|LCDIF2_DEBUG1
DECL|LCDIF2_DEBUG2|macro|LCDIF2_DEBUG2
DECL|LCDIF2_DEBUG3|macro|LCDIF2_DEBUG3
DECL|LCDIF2_DEBUG4|macro|LCDIF2_DEBUG4
DECL|LCDIF2_DEBUG5|macro|LCDIF2_DEBUG5
DECL|LCDIF2_DVICTRL0|macro|LCDIF2_DVICTRL0
DECL|LCDIF2_DVICTRL1|macro|LCDIF2_DVICTRL1
DECL|LCDIF2_DVICTRL2|macro|LCDIF2_DVICTRL2
DECL|LCDIF2_DVICTRL3|macro|LCDIF2_DVICTRL3
DECL|LCDIF2_DVICTRL4|macro|LCDIF2_DVICTRL4
DECL|LCDIF2_IRQn|enumerator|LCDIF2_IRQn = 6, /**< LCDIF2 Sync Interrupt */
DECL|LCDIF2_NEXT_BUF|macro|LCDIF2_NEXT_BUF
DECL|LCDIF2_RL_CLR|macro|LCDIF2_RL_CLR
DECL|LCDIF2_RL_SET|macro|LCDIF2_RL_SET
DECL|LCDIF2_RL_TOG|macro|LCDIF2_RL_TOG
DECL|LCDIF2_RL|macro|LCDIF2_RL
DECL|LCDIF2_STAT|macro|LCDIF2_STAT
DECL|LCDIF2_SYNC_DELAY|macro|LCDIF2_SYNC_DELAY
DECL|LCDIF2_THRES|macro|LCDIF2_THRES
DECL|LCDIF2_TIMING|macro|LCDIF2_TIMING
DECL|LCDIF2_TRANSFER_COUNT|macro|LCDIF2_TRANSFER_COUNT
DECL|LCDIF2_VDCTRL0_CLR|macro|LCDIF2_VDCTRL0_CLR
DECL|LCDIF2_VDCTRL0_SET|macro|LCDIF2_VDCTRL0_SET
DECL|LCDIF2_VDCTRL0_TOG|macro|LCDIF2_VDCTRL0_TOG
DECL|LCDIF2_VDCTRL0|macro|LCDIF2_VDCTRL0
DECL|LCDIF2_VDCTRL1|macro|LCDIF2_VDCTRL1
DECL|LCDIF2_VDCTRL2|macro|LCDIF2_VDCTRL2
DECL|LCDIF2_VDCTRL3|macro|LCDIF2_VDCTRL3
DECL|LCDIF2_VDCTRL4|macro|LCDIF2_VDCTRL4
DECL|LCDIF2_VERSION|macro|LCDIF2_VERSION
DECL|LCDIF2|macro|LCDIF2
DECL|LCDIF_AS_BUF_ADDR_MASK|macro|LCDIF_AS_BUF_ADDR_MASK
DECL|LCDIF_AS_BUF_ADDR_SHIFT|macro|LCDIF_AS_BUF_ADDR_SHIFT
DECL|LCDIF_AS_BUF_ADDR|macro|LCDIF_AS_BUF_ADDR
DECL|LCDIF_AS_BUF_REG|macro|LCDIF_AS_BUF_REG
DECL|LCDIF_AS_CLRKEYHIGH_PIXEL_MASK|macro|LCDIF_AS_CLRKEYHIGH_PIXEL_MASK
DECL|LCDIF_AS_CLRKEYHIGH_PIXEL_SHIFT|macro|LCDIF_AS_CLRKEYHIGH_PIXEL_SHIFT
DECL|LCDIF_AS_CLRKEYHIGH_PIXEL|macro|LCDIF_AS_CLRKEYHIGH_PIXEL
DECL|LCDIF_AS_CLRKEYHIGH_REG|macro|LCDIF_AS_CLRKEYHIGH_REG
DECL|LCDIF_AS_CLRKEYHIGH_RSVD1_MASK|macro|LCDIF_AS_CLRKEYHIGH_RSVD1_MASK
DECL|LCDIF_AS_CLRKEYHIGH_RSVD1_SHIFT|macro|LCDIF_AS_CLRKEYHIGH_RSVD1_SHIFT
DECL|LCDIF_AS_CLRKEYHIGH_RSVD1|macro|LCDIF_AS_CLRKEYHIGH_RSVD1
DECL|LCDIF_AS_CLRKEYLOW_PIXEL_MASK|macro|LCDIF_AS_CLRKEYLOW_PIXEL_MASK
DECL|LCDIF_AS_CLRKEYLOW_PIXEL_SHIFT|macro|LCDIF_AS_CLRKEYLOW_PIXEL_SHIFT
DECL|LCDIF_AS_CLRKEYLOW_PIXEL|macro|LCDIF_AS_CLRKEYLOW_PIXEL
DECL|LCDIF_AS_CLRKEYLOW_REG|macro|LCDIF_AS_CLRKEYLOW_REG
DECL|LCDIF_AS_CLRKEYLOW_RSVD1_MASK|macro|LCDIF_AS_CLRKEYLOW_RSVD1_MASK
DECL|LCDIF_AS_CLRKEYLOW_RSVD1_SHIFT|macro|LCDIF_AS_CLRKEYLOW_RSVD1_SHIFT
DECL|LCDIF_AS_CLRKEYLOW_RSVD1|macro|LCDIF_AS_CLRKEYLOW_RSVD1
DECL|LCDIF_AS_CTRL_ALPHA_CTRL_MASK|macro|LCDIF_AS_CTRL_ALPHA_CTRL_MASK
DECL|LCDIF_AS_CTRL_ALPHA_CTRL_SHIFT|macro|LCDIF_AS_CTRL_ALPHA_CTRL_SHIFT
DECL|LCDIF_AS_CTRL_ALPHA_CTRL|macro|LCDIF_AS_CTRL_ALPHA_CTRL
DECL|LCDIF_AS_CTRL_ALPHA_INVERT_MASK|macro|LCDIF_AS_CTRL_ALPHA_INVERT_MASK
DECL|LCDIF_AS_CTRL_ALPHA_INVERT_SHIFT|macro|LCDIF_AS_CTRL_ALPHA_INVERT_SHIFT
DECL|LCDIF_AS_CTRL_ALPHA_MASK|macro|LCDIF_AS_CTRL_ALPHA_MASK
DECL|LCDIF_AS_CTRL_ALPHA_SHIFT|macro|LCDIF_AS_CTRL_ALPHA_SHIFT
DECL|LCDIF_AS_CTRL_ALPHA|macro|LCDIF_AS_CTRL_ALPHA
DECL|LCDIF_AS_CTRL_AS_ENABLE_MASK|macro|LCDIF_AS_CTRL_AS_ENABLE_MASK
DECL|LCDIF_AS_CTRL_AS_ENABLE_SHIFT|macro|LCDIF_AS_CTRL_AS_ENABLE_SHIFT
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_MASK|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_MASK
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_SHIFT|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_EN_SHIFT
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_MASK|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_MASK
DECL|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_SHIFT|macro|LCDIF_AS_CTRL_CSI_SYNC_ON_IRQ_SHIFT
DECL|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_MASK|macro|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_MASK
DECL|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_SHIFT|macro|LCDIF_AS_CTRL_CSI_VSYNC_ENABLE_SHIFT
DECL|LCDIF_AS_CTRL_CSI_VSYNC_MODE_MASK|macro|LCDIF_AS_CTRL_CSI_VSYNC_MODE_MASK
DECL|LCDIF_AS_CTRL_CSI_VSYNC_MODE_SHIFT|macro|LCDIF_AS_CTRL_CSI_VSYNC_MODE_SHIFT
DECL|LCDIF_AS_CTRL_CSI_VSYNC_POL_MASK|macro|LCDIF_AS_CTRL_CSI_VSYNC_POL_MASK
DECL|LCDIF_AS_CTRL_CSI_VSYNC_POL_SHIFT|macro|LCDIF_AS_CTRL_CSI_VSYNC_POL_SHIFT
DECL|LCDIF_AS_CTRL_ENABLE_COLORKEY_MASK|macro|LCDIF_AS_CTRL_ENABLE_COLORKEY_MASK
DECL|LCDIF_AS_CTRL_ENABLE_COLORKEY_SHIFT|macro|LCDIF_AS_CTRL_ENABLE_COLORKEY_SHIFT
DECL|LCDIF_AS_CTRL_FORMAT_MASK|macro|LCDIF_AS_CTRL_FORMAT_MASK
DECL|LCDIF_AS_CTRL_FORMAT_SHIFT|macro|LCDIF_AS_CTRL_FORMAT_SHIFT
DECL|LCDIF_AS_CTRL_FORMAT|macro|LCDIF_AS_CTRL_FORMAT
DECL|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE|macro|LCDIF_AS_CTRL_INPUT_DATA_SWIZZLE
DECL|LCDIF_AS_CTRL_PS_DISABLE_MASK|macro|LCDIF_AS_CTRL_PS_DISABLE_MASK
DECL|LCDIF_AS_CTRL_PS_DISABLE_SHIFT|macro|LCDIF_AS_CTRL_PS_DISABLE_SHIFT
DECL|LCDIF_AS_CTRL_REG|macro|LCDIF_AS_CTRL_REG
DECL|LCDIF_AS_CTRL_ROP_MASK|macro|LCDIF_AS_CTRL_ROP_MASK
DECL|LCDIF_AS_CTRL_ROP_SHIFT|macro|LCDIF_AS_CTRL_ROP_SHIFT
DECL|LCDIF_AS_CTRL_ROP|macro|LCDIF_AS_CTRL_ROP
DECL|LCDIF_AS_CTRL_RVDS1_MASK|macro|LCDIF_AS_CTRL_RVDS1_MASK
DECL|LCDIF_AS_CTRL_RVDS1_SHIFT|macro|LCDIF_AS_CTRL_RVDS1_SHIFT
DECL|LCDIF_AS_CTRL_RVDS1|macro|LCDIF_AS_CTRL_RVDS1
DECL|LCDIF_AS_NEXT_BUF_ADDR_MASK|macro|LCDIF_AS_NEXT_BUF_ADDR_MASK
DECL|LCDIF_AS_NEXT_BUF_ADDR_SHIFT|macro|LCDIF_AS_NEXT_BUF_ADDR_SHIFT
DECL|LCDIF_AS_NEXT_BUF_ADDR|macro|LCDIF_AS_NEXT_BUF_ADDR
DECL|LCDIF_AS_NEXT_BUF_REG|macro|LCDIF_AS_NEXT_BUF_REG
DECL|LCDIF_BASE_ADDRS|macro|LCDIF_BASE_ADDRS
DECL|LCDIF_BASE_PTRS|macro|LCDIF_BASE_PTRS
DECL|LCDIF_BM_ERROR_STAT_ADDR_MASK|macro|LCDIF_BM_ERROR_STAT_ADDR_MASK
DECL|LCDIF_BM_ERROR_STAT_ADDR_SHIFT|macro|LCDIF_BM_ERROR_STAT_ADDR_SHIFT
DECL|LCDIF_BM_ERROR_STAT_ADDR|macro|LCDIF_BM_ERROR_STAT_ADDR
DECL|LCDIF_BM_ERROR_STAT_REG|macro|LCDIF_BM_ERROR_STAT_REG
DECL|LCDIF_CRC_STAT_CRC_VALUE_MASK|macro|LCDIF_CRC_STAT_CRC_VALUE_MASK
DECL|LCDIF_CRC_STAT_CRC_VALUE_SHIFT|macro|LCDIF_CRC_STAT_CRC_VALUE_SHIFT
DECL|LCDIF_CRC_STAT_CRC_VALUE|macro|LCDIF_CRC_STAT_CRC_VALUE
DECL|LCDIF_CRC_STAT_REG|macro|LCDIF_CRC_STAT_REG
DECL|LCDIF_CSC_COEFF0_C0_MASK|macro|LCDIF_CSC_COEFF0_C0_MASK
DECL|LCDIF_CSC_COEFF0_C0_SHIFT|macro|LCDIF_CSC_COEFF0_C0_SHIFT
DECL|LCDIF_CSC_COEFF0_C0|macro|LCDIF_CSC_COEFF0_C0
DECL|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_MASK|macro|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_MASK
DECL|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_SHIFT|macro|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER_SHIFT
DECL|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER|macro|LCDIF_CSC_COEFF0_CSC_SUBSAMPLE_FILTER
DECL|LCDIF_CSC_COEFF0_REG|macro|LCDIF_CSC_COEFF0_REG
DECL|LCDIF_CSC_COEFF0_RSRVD0_MASK|macro|LCDIF_CSC_COEFF0_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF0_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF0_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF0_RSRVD0|macro|LCDIF_CSC_COEFF0_RSRVD0
DECL|LCDIF_CSC_COEFF0_RSRVD1_MASK|macro|LCDIF_CSC_COEFF0_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF0_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF0_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF0_RSRVD1|macro|LCDIF_CSC_COEFF0_RSRVD1
DECL|LCDIF_CSC_COEFF1_C1_MASK|macro|LCDIF_CSC_COEFF1_C1_MASK
DECL|LCDIF_CSC_COEFF1_C1_SHIFT|macro|LCDIF_CSC_COEFF1_C1_SHIFT
DECL|LCDIF_CSC_COEFF1_C1|macro|LCDIF_CSC_COEFF1_C1
DECL|LCDIF_CSC_COEFF1_C2_MASK|macro|LCDIF_CSC_COEFF1_C2_MASK
DECL|LCDIF_CSC_COEFF1_C2_SHIFT|macro|LCDIF_CSC_COEFF1_C2_SHIFT
DECL|LCDIF_CSC_COEFF1_C2|macro|LCDIF_CSC_COEFF1_C2
DECL|LCDIF_CSC_COEFF1_REG|macro|LCDIF_CSC_COEFF1_REG
DECL|LCDIF_CSC_COEFF1_RSRVD0_MASK|macro|LCDIF_CSC_COEFF1_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF1_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF1_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF1_RSRVD0|macro|LCDIF_CSC_COEFF1_RSRVD0
DECL|LCDIF_CSC_COEFF1_RSRVD1_MASK|macro|LCDIF_CSC_COEFF1_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF1_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF1_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF1_RSRVD1|macro|LCDIF_CSC_COEFF1_RSRVD1
DECL|LCDIF_CSC_COEFF2_C3_MASK|macro|LCDIF_CSC_COEFF2_C3_MASK
DECL|LCDIF_CSC_COEFF2_C3_SHIFT|macro|LCDIF_CSC_COEFF2_C3_SHIFT
DECL|LCDIF_CSC_COEFF2_C3|macro|LCDIF_CSC_COEFF2_C3
DECL|LCDIF_CSC_COEFF2_C4_MASK|macro|LCDIF_CSC_COEFF2_C4_MASK
DECL|LCDIF_CSC_COEFF2_C4_SHIFT|macro|LCDIF_CSC_COEFF2_C4_SHIFT
DECL|LCDIF_CSC_COEFF2_C4|macro|LCDIF_CSC_COEFF2_C4
DECL|LCDIF_CSC_COEFF2_REG|macro|LCDIF_CSC_COEFF2_REG
DECL|LCDIF_CSC_COEFF2_RSRVD0_MASK|macro|LCDIF_CSC_COEFF2_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF2_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF2_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF2_RSRVD0|macro|LCDIF_CSC_COEFF2_RSRVD0
DECL|LCDIF_CSC_COEFF2_RSRVD1_MASK|macro|LCDIF_CSC_COEFF2_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF2_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF2_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF2_RSRVD1|macro|LCDIF_CSC_COEFF2_RSRVD1
DECL|LCDIF_CSC_COEFF3_C5_MASK|macro|LCDIF_CSC_COEFF3_C5_MASK
DECL|LCDIF_CSC_COEFF3_C5_SHIFT|macro|LCDIF_CSC_COEFF3_C5_SHIFT
DECL|LCDIF_CSC_COEFF3_C5|macro|LCDIF_CSC_COEFF3_C5
DECL|LCDIF_CSC_COEFF3_C6_MASK|macro|LCDIF_CSC_COEFF3_C6_MASK
DECL|LCDIF_CSC_COEFF3_C6_SHIFT|macro|LCDIF_CSC_COEFF3_C6_SHIFT
DECL|LCDIF_CSC_COEFF3_C6|macro|LCDIF_CSC_COEFF3_C6
DECL|LCDIF_CSC_COEFF3_REG|macro|LCDIF_CSC_COEFF3_REG
DECL|LCDIF_CSC_COEFF3_RSRVD0_MASK|macro|LCDIF_CSC_COEFF3_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF3_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF3_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF3_RSRVD0|macro|LCDIF_CSC_COEFF3_RSRVD0
DECL|LCDIF_CSC_COEFF3_RSRVD1_MASK|macro|LCDIF_CSC_COEFF3_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF3_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF3_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF3_RSRVD1|macro|LCDIF_CSC_COEFF3_RSRVD1
DECL|LCDIF_CSC_COEFF4_C7_MASK|macro|LCDIF_CSC_COEFF4_C7_MASK
DECL|LCDIF_CSC_COEFF4_C7_SHIFT|macro|LCDIF_CSC_COEFF4_C7_SHIFT
DECL|LCDIF_CSC_COEFF4_C7|macro|LCDIF_CSC_COEFF4_C7
DECL|LCDIF_CSC_COEFF4_C8_MASK|macro|LCDIF_CSC_COEFF4_C8_MASK
DECL|LCDIF_CSC_COEFF4_C8_SHIFT|macro|LCDIF_CSC_COEFF4_C8_SHIFT
DECL|LCDIF_CSC_COEFF4_C8|macro|LCDIF_CSC_COEFF4_C8
DECL|LCDIF_CSC_COEFF4_REG|macro|LCDIF_CSC_COEFF4_REG
DECL|LCDIF_CSC_COEFF4_RSRVD0_MASK|macro|LCDIF_CSC_COEFF4_RSRVD0_MASK
DECL|LCDIF_CSC_COEFF4_RSRVD0_SHIFT|macro|LCDIF_CSC_COEFF4_RSRVD0_SHIFT
DECL|LCDIF_CSC_COEFF4_RSRVD0|macro|LCDIF_CSC_COEFF4_RSRVD0
DECL|LCDIF_CSC_COEFF4_RSRVD1_MASK|macro|LCDIF_CSC_COEFF4_RSRVD1_MASK
DECL|LCDIF_CSC_COEFF4_RSRVD1_SHIFT|macro|LCDIF_CSC_COEFF4_RSRVD1_SHIFT
DECL|LCDIF_CSC_COEFF4_RSRVD1|macro|LCDIF_CSC_COEFF4_RSRVD1
DECL|LCDIF_CSC_LIMIT_CBCR_MAX_MASK|macro|LCDIF_CSC_LIMIT_CBCR_MAX_MASK
DECL|LCDIF_CSC_LIMIT_CBCR_MAX_SHIFT|macro|LCDIF_CSC_LIMIT_CBCR_MAX_SHIFT
DECL|LCDIF_CSC_LIMIT_CBCR_MAX|macro|LCDIF_CSC_LIMIT_CBCR_MAX
DECL|LCDIF_CSC_LIMIT_CBCR_MIN_MASK|macro|LCDIF_CSC_LIMIT_CBCR_MIN_MASK
DECL|LCDIF_CSC_LIMIT_CBCR_MIN_SHIFT|macro|LCDIF_CSC_LIMIT_CBCR_MIN_SHIFT
DECL|LCDIF_CSC_LIMIT_CBCR_MIN|macro|LCDIF_CSC_LIMIT_CBCR_MIN
DECL|LCDIF_CSC_LIMIT_REG|macro|LCDIF_CSC_LIMIT_REG
DECL|LCDIF_CSC_LIMIT_Y_MAX_MASK|macro|LCDIF_CSC_LIMIT_Y_MAX_MASK
DECL|LCDIF_CSC_LIMIT_Y_MAX_SHIFT|macro|LCDIF_CSC_LIMIT_Y_MAX_SHIFT
DECL|LCDIF_CSC_LIMIT_Y_MAX|macro|LCDIF_CSC_LIMIT_Y_MAX
DECL|LCDIF_CSC_LIMIT_Y_MIN_MASK|macro|LCDIF_CSC_LIMIT_Y_MIN_MASK
DECL|LCDIF_CSC_LIMIT_Y_MIN_SHIFT|macro|LCDIF_CSC_LIMIT_Y_MIN_SHIFT
DECL|LCDIF_CSC_LIMIT_Y_MIN|macro|LCDIF_CSC_LIMIT_Y_MIN
DECL|LCDIF_CSC_OFFSET_CBCR_OFFSET_MASK|macro|LCDIF_CSC_OFFSET_CBCR_OFFSET_MASK
DECL|LCDIF_CSC_OFFSET_CBCR_OFFSET_SHIFT|macro|LCDIF_CSC_OFFSET_CBCR_OFFSET_SHIFT
DECL|LCDIF_CSC_OFFSET_CBCR_OFFSET|macro|LCDIF_CSC_OFFSET_CBCR_OFFSET
DECL|LCDIF_CSC_OFFSET_REG|macro|LCDIF_CSC_OFFSET_REG
DECL|LCDIF_CSC_OFFSET_RSRVD0_MASK|macro|LCDIF_CSC_OFFSET_RSRVD0_MASK
DECL|LCDIF_CSC_OFFSET_RSRVD0_SHIFT|macro|LCDIF_CSC_OFFSET_RSRVD0_SHIFT
DECL|LCDIF_CSC_OFFSET_RSRVD0|macro|LCDIF_CSC_OFFSET_RSRVD0
DECL|LCDIF_CSC_OFFSET_RSRVD1_MASK|macro|LCDIF_CSC_OFFSET_RSRVD1_MASK
DECL|LCDIF_CSC_OFFSET_RSRVD1_SHIFT|macro|LCDIF_CSC_OFFSET_RSRVD1_SHIFT
DECL|LCDIF_CSC_OFFSET_RSRVD1|macro|LCDIF_CSC_OFFSET_RSRVD1
DECL|LCDIF_CSC_OFFSET_Y_OFFSET_MASK|macro|LCDIF_CSC_OFFSET_Y_OFFSET_MASK
DECL|LCDIF_CSC_OFFSET_Y_OFFSET_SHIFT|macro|LCDIF_CSC_OFFSET_Y_OFFSET_SHIFT
DECL|LCDIF_CSC_OFFSET_Y_OFFSET|macro|LCDIF_CSC_OFFSET_Y_OFFSET
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_CLR_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_CLR_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_CLR_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_CLR_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_CLR_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_CLR_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_CLR_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_CLR_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_CLR_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_CLR_MODE86_MASK|macro|LCDIF_CTRL1_CLR_MODE86_MASK
DECL|LCDIF_CTRL1_CLR_MODE86_SHIFT|macro|LCDIF_CTRL1_CLR_MODE86_SHIFT
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_CLR_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_CLR_REG|macro|LCDIF_CTRL1_CLR_REG
DECL|LCDIF_CTRL1_CLR_RESET_MASK|macro|LCDIF_CTRL1_CLR_RESET_MASK
DECL|LCDIF_CTRL1_CLR_RESET_SHIFT|macro|LCDIF_CTRL1_CLR_RESET_SHIFT
DECL|LCDIF_CTRL1_CLR_RSRVD0_MASK|macro|LCDIF_CTRL1_CLR_RSRVD0_MASK
DECL|LCDIF_CTRL1_CLR_RSRVD0_SHIFT|macro|LCDIF_CTRL1_CLR_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_CLR_RSRVD0|macro|LCDIF_CTRL1_CLR_RSRVD0
DECL|LCDIF_CTRL1_CLR_RSRVD1_MASK|macro|LCDIF_CTRL1_CLR_RSRVD1_MASK
DECL|LCDIF_CTRL1_CLR_RSRVD1_SHIFT|macro|LCDIF_CTRL1_CLR_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_CLR_RSRVD1|macro|LCDIF_CTRL1_CLR_RSRVD1
DECL|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_CLR_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_CLR_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_MODE86_MASK|macro|LCDIF_CTRL1_MODE86_MASK
DECL|LCDIF_CTRL1_MODE86_SHIFT|macro|LCDIF_CTRL1_MODE86_SHIFT
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_REG|macro|LCDIF_CTRL1_REG
DECL|LCDIF_CTRL1_RESET_MASK|macro|LCDIF_CTRL1_RESET_MASK
DECL|LCDIF_CTRL1_RESET_SHIFT|macro|LCDIF_CTRL1_RESET_SHIFT
DECL|LCDIF_CTRL1_RSRVD0_MASK|macro|LCDIF_CTRL1_RSRVD0_MASK
DECL|LCDIF_CTRL1_RSRVD0_SHIFT|macro|LCDIF_CTRL1_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_RSRVD0|macro|LCDIF_CTRL1_RSRVD0
DECL|LCDIF_CTRL1_RSRVD1_MASK|macro|LCDIF_CTRL1_RSRVD1_MASK
DECL|LCDIF_CTRL1_RSRVD1_SHIFT|macro|LCDIF_CTRL1_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_RSRVD1|macro|LCDIF_CTRL1_RSRVD1
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_SET_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_SET_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_SET_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_SET_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_SET_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_SET_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_SET_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_SET_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_SET_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_SET_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_SET_MODE86_MASK|macro|LCDIF_CTRL1_SET_MODE86_MASK
DECL|LCDIF_CTRL1_SET_MODE86_SHIFT|macro|LCDIF_CTRL1_SET_MODE86_SHIFT
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_SET_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_SET_REG|macro|LCDIF_CTRL1_SET_REG
DECL|LCDIF_CTRL1_SET_RESET_MASK|macro|LCDIF_CTRL1_SET_RESET_MASK
DECL|LCDIF_CTRL1_SET_RESET_SHIFT|macro|LCDIF_CTRL1_SET_RESET_SHIFT
DECL|LCDIF_CTRL1_SET_RSRVD0_MASK|macro|LCDIF_CTRL1_SET_RSRVD0_MASK
DECL|LCDIF_CTRL1_SET_RSRVD0_SHIFT|macro|LCDIF_CTRL1_SET_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_SET_RSRVD0|macro|LCDIF_CTRL1_SET_RSRVD0
DECL|LCDIF_CTRL1_SET_RSRVD1_MASK|macro|LCDIF_CTRL1_SET_RSRVD1_MASK
DECL|LCDIF_CTRL1_SET_RSRVD1_SHIFT|macro|LCDIF_CTRL1_SET_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_SET_RSRVD1|macro|LCDIF_CTRL1_SET_RSRVD1
DECL|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_SET_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_SET_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_BM_ERROR_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_BUSY_ENABLE_MASK|macro|LCDIF_CTRL1_TOG_BUSY_ENABLE_MASK
DECL|LCDIF_CTRL1_TOG_BUSY_ENABLE_SHIFT|macro|LCDIF_CTRL1_TOG_BUSY_ENABLE_SHIFT
DECL|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK|macro|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_MASK
DECL|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT|macro|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT_SHIFT
DECL|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT|macro|LCDIF_CTRL1_TOG_BYTE_PACKING_FORMAT
DECL|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_MASK|macro|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_MASK
DECL|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_SHIFT|macro|LCDIF_CTRL1_TOG_COMBINE_MPU_WR_STRB_SHIFT
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_CUR_FRAME_DONE_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK|macro|LCDIF_CTRL1_TOG_FIFO_CLEAR_MASK
DECL|LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT|macro|LCDIF_CTRL1_TOG_FIFO_CLEAR_SHIFT
DECL|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK|macro|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_MASK
DECL|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT|macro|LCDIF_CTRL1_TOG_INTERLACE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK|macro|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_MASK
DECL|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT|macro|LCDIF_CTRL1_TOG_IRQ_ON_ALTERNATE_FIELDS_SHIFT
DECL|LCDIF_CTRL1_TOG_MODE86_MASK|macro|LCDIF_CTRL1_TOG_MODE86_MASK
DECL|LCDIF_CTRL1_TOG_MODE86_SHIFT|macro|LCDIF_CTRL1_TOG_MODE86_SHIFT
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_OVERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK|macro|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_MASK
DECL|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT|macro|LCDIF_CTRL1_TOG_RECOVER_ON_UNDERFLOW_SHIFT
DECL|LCDIF_CTRL1_TOG_REG|macro|LCDIF_CTRL1_TOG_REG
DECL|LCDIF_CTRL1_TOG_RESET_MASK|macro|LCDIF_CTRL1_TOG_RESET_MASK
DECL|LCDIF_CTRL1_TOG_RESET_SHIFT|macro|LCDIF_CTRL1_TOG_RESET_SHIFT
DECL|LCDIF_CTRL1_TOG_RSRVD0_MASK|macro|LCDIF_CTRL1_TOG_RSRVD0_MASK
DECL|LCDIF_CTRL1_TOG_RSRVD0_SHIFT|macro|LCDIF_CTRL1_TOG_RSRVD0_SHIFT
DECL|LCDIF_CTRL1_TOG_RSRVD0|macro|LCDIF_CTRL1_TOG_RSRVD0
DECL|LCDIF_CTRL1_TOG_RSRVD1_MASK|macro|LCDIF_CTRL1_TOG_RSRVD1_MASK
DECL|LCDIF_CTRL1_TOG_RSRVD1_SHIFT|macro|LCDIF_CTRL1_TOG_RSRVD1_SHIFT
DECL|LCDIF_CTRL1_TOG_RSRVD1|macro|LCDIF_CTRL1_TOG_RSRVD1
DECL|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK|macro|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_MASK
DECL|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT|macro|LCDIF_CTRL1_TOG_START_INTERLACE_FROM_SECOND_FIELD_SHIFT
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_TOG_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_MASK
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_MASK|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_MASK
DECL|LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT|macro|LCDIF_CTRL1_UNDERFLOW_IRQ_SHIFT
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_MASK
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_EN_SHIFT
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_MASK
DECL|LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT|macro|LCDIF_CTRL1_VSYNC_EDGE_IRQ_SHIFT
DECL|LCDIF_CTRL2_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_CLR_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_CLR_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_CLR_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_CLR_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_CLR_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_CLR_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_CLR_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_CLR_OUTSTANDING_REQS|macro|LCDIF_CTRL2_CLR_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_CLR_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_CLR_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_CLR_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_CLR_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_CLR_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_CLR_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_CLR_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_CLR_REG|macro|LCDIF_CTRL2_CLR_REG
DECL|LCDIF_CTRL2_CLR_RSRVD0_MASK|macro|LCDIF_CTRL2_CLR_RSRVD0_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD0_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD1_MASK|macro|LCDIF_CTRL2_CLR_RSRVD1_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD1_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD2_MASK|macro|LCDIF_CTRL2_CLR_RSRVD2_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD2_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD3_MASK|macro|LCDIF_CTRL2_CLR_RSRVD3_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD3_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD4_MASK|macro|LCDIF_CTRL2_CLR_RSRVD4_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD4_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD5_MASK|macro|LCDIF_CTRL2_CLR_RSRVD5_MASK
DECL|LCDIF_CTRL2_CLR_RSRVD5_SHIFT|macro|LCDIF_CTRL2_CLR_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_CLR_RSRVD5|macro|LCDIF_CTRL2_CLR_RSRVD5
DECL|LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_OUTSTANDING_REQS|macro|LCDIF_CTRL2_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_REG|macro|LCDIF_CTRL2_REG
DECL|LCDIF_CTRL2_RSRVD0_MASK|macro|LCDIF_CTRL2_RSRVD0_MASK
DECL|LCDIF_CTRL2_RSRVD0_SHIFT|macro|LCDIF_CTRL2_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_RSRVD1_MASK|macro|LCDIF_CTRL2_RSRVD1_MASK
DECL|LCDIF_CTRL2_RSRVD1_SHIFT|macro|LCDIF_CTRL2_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_RSRVD2_MASK|macro|LCDIF_CTRL2_RSRVD2_MASK
DECL|LCDIF_CTRL2_RSRVD2_SHIFT|macro|LCDIF_CTRL2_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_RSRVD3_MASK|macro|LCDIF_CTRL2_RSRVD3_MASK
DECL|LCDIF_CTRL2_RSRVD3_SHIFT|macro|LCDIF_CTRL2_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_RSRVD4_MASK|macro|LCDIF_CTRL2_RSRVD4_MASK
DECL|LCDIF_CTRL2_RSRVD4_SHIFT|macro|LCDIF_CTRL2_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_RSRVD5_MASK|macro|LCDIF_CTRL2_RSRVD5_MASK
DECL|LCDIF_CTRL2_RSRVD5_SHIFT|macro|LCDIF_CTRL2_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_RSRVD5|macro|LCDIF_CTRL2_RSRVD5
DECL|LCDIF_CTRL2_SET_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_SET_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_SET_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_SET_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_SET_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_SET_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_SET_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_SET_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_SET_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_SET_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_SET_OUTSTANDING_REQS|macro|LCDIF_CTRL2_SET_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_SET_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_SET_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_SET_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_SET_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_SET_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_SET_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_SET_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_SET_REG|macro|LCDIF_CTRL2_SET_REG
DECL|LCDIF_CTRL2_SET_RSRVD0_MASK|macro|LCDIF_CTRL2_SET_RSRVD0_MASK
DECL|LCDIF_CTRL2_SET_RSRVD0_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD1_MASK|macro|LCDIF_CTRL2_SET_RSRVD1_MASK
DECL|LCDIF_CTRL2_SET_RSRVD1_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD2_MASK|macro|LCDIF_CTRL2_SET_RSRVD2_MASK
DECL|LCDIF_CTRL2_SET_RSRVD2_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD3_MASK|macro|LCDIF_CTRL2_SET_RSRVD3_MASK
DECL|LCDIF_CTRL2_SET_RSRVD3_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD4_MASK|macro|LCDIF_CTRL2_SET_RSRVD4_MASK
DECL|LCDIF_CTRL2_SET_RSRVD4_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD5_MASK|macro|LCDIF_CTRL2_SET_RSRVD5_MASK
DECL|LCDIF_CTRL2_SET_RSRVD5_SHIFT|macro|LCDIF_CTRL2_SET_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_SET_RSRVD5|macro|LCDIF_CTRL2_SET_RSRVD5
DECL|LCDIF_CTRL2_TOG_BURST_LEN_8_MASK|macro|LCDIF_CTRL2_TOG_BURST_LEN_8_MASK
DECL|LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT|macro|LCDIF_CTRL2_TOG_BURST_LEN_8_SHIFT
DECL|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN|macro|LCDIF_CTRL2_TOG_EVEN_LINE_PATTERN
DECL|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_MASK|macro|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_MASK
DECL|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_SHIFT|macro|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ_SHIFT
DECL|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ|macro|LCDIF_CTRL2_TOG_INITIAL_DUMMY_READ
DECL|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK|macro|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_MASK
DECL|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT|macro|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN_SHIFT
DECL|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN|macro|LCDIF_CTRL2_TOG_ODD_LINE_PATTERN
DECL|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK|macro|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_MASK
DECL|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT|macro|LCDIF_CTRL2_TOG_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_CTRL2_TOG_OUTSTANDING_REQS|macro|LCDIF_CTRL2_TOG_OUTSTANDING_REQS
DECL|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_MASK|macro|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_MASK
DECL|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_SHIFT|macro|LCDIF_CTRL2_TOG_READ_MODE_6_BIT_INPUT_SHIFT
DECL|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_MASK|macro|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_MASK
DECL|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT|macro|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS_SHIFT
DECL|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS|macro|LCDIF_CTRL2_TOG_READ_MODE_NUM_PACKED_SUBWORDS
DECL|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK|macro|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_MASK
DECL|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT|macro|LCDIF_CTRL2_TOG_READ_MODE_OUTPUT_IN_RGB_FORMAT_SHIFT
DECL|LCDIF_CTRL2_TOG_READ_PACK_DIR_MASK|macro|LCDIF_CTRL2_TOG_READ_PACK_DIR_MASK
DECL|LCDIF_CTRL2_TOG_READ_PACK_DIR_SHIFT|macro|LCDIF_CTRL2_TOG_READ_PACK_DIR_SHIFT
DECL|LCDIF_CTRL2_TOG_REG|macro|LCDIF_CTRL2_TOG_REG
DECL|LCDIF_CTRL2_TOG_RSRVD0_MASK|macro|LCDIF_CTRL2_TOG_RSRVD0_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD0_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD0_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD1_MASK|macro|LCDIF_CTRL2_TOG_RSRVD1_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD1_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD1_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD2_MASK|macro|LCDIF_CTRL2_TOG_RSRVD2_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD2_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD2_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD3_MASK|macro|LCDIF_CTRL2_TOG_RSRVD3_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD3_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD3_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD4_MASK|macro|LCDIF_CTRL2_TOG_RSRVD4_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD4_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD4_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD5_MASK|macro|LCDIF_CTRL2_TOG_RSRVD5_MASK
DECL|LCDIF_CTRL2_TOG_RSRVD5_SHIFT|macro|LCDIF_CTRL2_TOG_RSRVD5_SHIFT
DECL|LCDIF_CTRL2_TOG_RSRVD5|macro|LCDIF_CTRL2_TOG_RSRVD5
DECL|LCDIF_CUR_BUF_ADDR_MASK|macro|LCDIF_CUR_BUF_ADDR_MASK
DECL|LCDIF_CUR_BUF_ADDR_SHIFT|macro|LCDIF_CUR_BUF_ADDR_SHIFT
DECL|LCDIF_CUR_BUF_ADDR|macro|LCDIF_CUR_BUF_ADDR
DECL|LCDIF_CUR_BUF_REG|macro|LCDIF_CUR_BUF_REG
DECL|LCDIF_DATA_DATA_ONE_MASK|macro|LCDIF_DATA_DATA_ONE_MASK
DECL|LCDIF_DATA_DATA_ONE_SHIFT|macro|LCDIF_DATA_DATA_ONE_SHIFT
DECL|LCDIF_DATA_DATA_ONE|macro|LCDIF_DATA_DATA_ONE
DECL|LCDIF_DATA_DATA_THREE_MASK|macro|LCDIF_DATA_DATA_THREE_MASK
DECL|LCDIF_DATA_DATA_THREE_SHIFT|macro|LCDIF_DATA_DATA_THREE_SHIFT
DECL|LCDIF_DATA_DATA_THREE|macro|LCDIF_DATA_DATA_THREE
DECL|LCDIF_DATA_DATA_TWO_MASK|macro|LCDIF_DATA_DATA_TWO_MASK
DECL|LCDIF_DATA_DATA_TWO_SHIFT|macro|LCDIF_DATA_DATA_TWO_SHIFT
DECL|LCDIF_DATA_DATA_TWO|macro|LCDIF_DATA_DATA_TWO
DECL|LCDIF_DATA_DATA_ZERO_MASK|macro|LCDIF_DATA_DATA_ZERO_MASK
DECL|LCDIF_DATA_DATA_ZERO_SHIFT|macro|LCDIF_DATA_DATA_ZERO_SHIFT
DECL|LCDIF_DATA_DATA_ZERO|macro|LCDIF_DATA_DATA_ZERO
DECL|LCDIF_DATA_REG|macro|LCDIF_DATA_REG
DECL|LCDIF_DEBUG0_CUR_FRAME_TX_MASK|macro|LCDIF_DEBUG0_CUR_FRAME_TX_MASK
DECL|LCDIF_DEBUG0_CUR_FRAME_TX_SHIFT|macro|LCDIF_DEBUG0_CUR_FRAME_TX_SHIFT
DECL|LCDIF_DEBUG0_CUR_REQ_STATE_MASK|macro|LCDIF_DEBUG0_CUR_REQ_STATE_MASK
DECL|LCDIF_DEBUG0_CUR_REQ_STATE_SHIFT|macro|LCDIF_DEBUG0_CUR_REQ_STATE_SHIFT
DECL|LCDIF_DEBUG0_CUR_REQ_STATE|macro|LCDIF_DEBUG0_CUR_REQ_STATE
DECL|LCDIF_DEBUG0_CUR_STATE_MASK|macro|LCDIF_DEBUG0_CUR_STATE_MASK
DECL|LCDIF_DEBUG0_CUR_STATE_SHIFT|macro|LCDIF_DEBUG0_CUR_STATE_SHIFT
DECL|LCDIF_DEBUG0_CUR_STATE|macro|LCDIF_DEBUG0_CUR_STATE
DECL|LCDIF_DEBUG0_EMPTY_WORD_MASK|macro|LCDIF_DEBUG0_EMPTY_WORD_MASK
DECL|LCDIF_DEBUG0_EMPTY_WORD_SHIFT|macro|LCDIF_DEBUG0_EMPTY_WORD_SHIFT
DECL|LCDIF_DEBUG0_ENABLE_MASK|macro|LCDIF_DEBUG0_ENABLE_MASK
DECL|LCDIF_DEBUG0_ENABLE_SHIFT|macro|LCDIF_DEBUG0_ENABLE_SHIFT
DECL|LCDIF_DEBUG0_HSYNC_MASK|macro|LCDIF_DEBUG0_HSYNC_MASK
DECL|LCDIF_DEBUG0_HSYNC_SHIFT|macro|LCDIF_DEBUG0_HSYNC_SHIFT
DECL|LCDIF_DEBUG0_MST_AVALID_MASK|macro|LCDIF_DEBUG0_MST_AVALID_MASK
DECL|LCDIF_DEBUG0_MST_AVALID_SHIFT|macro|LCDIF_DEBUG0_MST_AVALID_SHIFT
DECL|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_MASK|macro|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_MASK
DECL|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_SHIFT|macro|LCDIF_DEBUG0_MST_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_DEBUG0_MST_OUTSTANDING_REQS|macro|LCDIF_DEBUG0_MST_OUTSTANDING_REQS
DECL|LCDIF_DEBUG0_MST_WORDS_MASK|macro|LCDIF_DEBUG0_MST_WORDS_MASK
DECL|LCDIF_DEBUG0_MST_WORDS_SHIFT|macro|LCDIF_DEBUG0_MST_WORDS_SHIFT
DECL|LCDIF_DEBUG0_MST_WORDS|macro|LCDIF_DEBUG0_MST_WORDS
DECL|LCDIF_DEBUG0_PXP_B0_DONE_MASK|macro|LCDIF_DEBUG0_PXP_B0_DONE_MASK
DECL|LCDIF_DEBUG0_PXP_B0_DONE_SHIFT|macro|LCDIF_DEBUG0_PXP_B0_DONE_SHIFT
DECL|LCDIF_DEBUG0_PXP_B1_DONE_MASK|macro|LCDIF_DEBUG0_PXP_B1_DONE_MASK
DECL|LCDIF_DEBUG0_PXP_B1_DONE_SHIFT|macro|LCDIF_DEBUG0_PXP_B1_DONE_SHIFT
DECL|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_MASK|macro|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_MASK
DECL|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_SHIFT|macro|LCDIF_DEBUG0_PXP_LCDIF_B0_READY_SHIFT
DECL|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_MASK|macro|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_MASK
DECL|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_SHIFT|macro|LCDIF_DEBUG0_PXP_LCDIF_B1_READY_SHIFT
DECL|LCDIF_DEBUG0_REG|macro|LCDIF_DEBUG0_REG
DECL|LCDIF_DEBUG0_STREAMING_END_DETECTED_MASK|macro|LCDIF_DEBUG0_STREAMING_END_DETECTED_MASK
DECL|LCDIF_DEBUG0_STREAMING_END_DETECTED_SHIFT|macro|LCDIF_DEBUG0_STREAMING_END_DETECTED_SHIFT
DECL|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_MASK|macro|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_MASK
DECL|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_SHIFT|macro|LCDIF_DEBUG0_SYNC_SIGNALS_ON_REG_SHIFT
DECL|LCDIF_DEBUG0_VSYNC_MASK|macro|LCDIF_DEBUG0_VSYNC_MASK
DECL|LCDIF_DEBUG0_VSYNC_SHIFT|macro|LCDIF_DEBUG0_VSYNC_SHIFT
DECL|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_MASK|macro|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_MASK
DECL|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_SHIFT|macro|LCDIF_DEBUG0_WAIT_FOR_VSYNC_EDGE_OUT_SHIFT
DECL|LCDIF_DEBUG1_H_DATA_COUNT_MASK|macro|LCDIF_DEBUG1_H_DATA_COUNT_MASK
DECL|LCDIF_DEBUG1_H_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG1_H_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG1_H_DATA_COUNT|macro|LCDIF_DEBUG1_H_DATA_COUNT
DECL|LCDIF_DEBUG1_REG|macro|LCDIF_DEBUG1_REG
DECL|LCDIF_DEBUG1_V_DATA_COUNT_MASK|macro|LCDIF_DEBUG1_V_DATA_COUNT_MASK
DECL|LCDIF_DEBUG1_V_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG1_V_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG1_V_DATA_COUNT|macro|LCDIF_DEBUG1_V_DATA_COUNT
DECL|LCDIF_DEBUG2_MST_ADDRESS_MASK|macro|LCDIF_DEBUG2_MST_ADDRESS_MASK
DECL|LCDIF_DEBUG2_MST_ADDRESS_SHIFT|macro|LCDIF_DEBUG2_MST_ADDRESS_SHIFT
DECL|LCDIF_DEBUG2_MST_ADDRESS|macro|LCDIF_DEBUG2_MST_ADDRESS
DECL|LCDIF_DEBUG2_REG|macro|LCDIF_DEBUG2_REG
DECL|LCDIF_DEBUG3_CUR_REQ_STATE_MASK|macro|LCDIF_DEBUG3_CUR_REQ_STATE_MASK
DECL|LCDIF_DEBUG3_CUR_REQ_STATE_SHIFT|macro|LCDIF_DEBUG3_CUR_REQ_STATE_SHIFT
DECL|LCDIF_DEBUG3_CUR_REQ_STATE|macro|LCDIF_DEBUG3_CUR_REQ_STATE
DECL|LCDIF_DEBUG3_MST_AVALID_MASK|macro|LCDIF_DEBUG3_MST_AVALID_MASK
DECL|LCDIF_DEBUG3_MST_AVALID_SHIFT|macro|LCDIF_DEBUG3_MST_AVALID_SHIFT
DECL|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_MASK|macro|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_MASK
DECL|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_SHIFT|macro|LCDIF_DEBUG3_MST_OUTSTANDING_REQS_SHIFT
DECL|LCDIF_DEBUG3_MST_OUTSTANDING_REQS|macro|LCDIF_DEBUG3_MST_OUTSTANDING_REQS
DECL|LCDIF_DEBUG3_MST_WORDS_MASK|macro|LCDIF_DEBUG3_MST_WORDS_MASK
DECL|LCDIF_DEBUG3_MST_WORDS_SHIFT|macro|LCDIF_DEBUG3_MST_WORDS_SHIFT
DECL|LCDIF_DEBUG3_MST_WORDS|macro|LCDIF_DEBUG3_MST_WORDS
DECL|LCDIF_DEBUG3_REG|macro|LCDIF_DEBUG3_REG
DECL|LCDIF_DEBUG3_RSVD0_MASK|macro|LCDIF_DEBUG3_RSVD0_MASK
DECL|LCDIF_DEBUG3_RSVD0_SHIFT|macro|LCDIF_DEBUG3_RSVD0_SHIFT
DECL|LCDIF_DEBUG3_RSVD0|macro|LCDIF_DEBUG3_RSVD0
DECL|LCDIF_DEBUG4_H_DATA_COUNT_MASK|macro|LCDIF_DEBUG4_H_DATA_COUNT_MASK
DECL|LCDIF_DEBUG4_H_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG4_H_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG4_H_DATA_COUNT|macro|LCDIF_DEBUG4_H_DATA_COUNT
DECL|LCDIF_DEBUG4_REG|macro|LCDIF_DEBUG4_REG
DECL|LCDIF_DEBUG4_V_DATA_COUNT_MASK|macro|LCDIF_DEBUG4_V_DATA_COUNT_MASK
DECL|LCDIF_DEBUG4_V_DATA_COUNT_SHIFT|macro|LCDIF_DEBUG4_V_DATA_COUNT_SHIFT
DECL|LCDIF_DEBUG4_V_DATA_COUNT|macro|LCDIF_DEBUG4_V_DATA_COUNT
DECL|LCDIF_DEBUG5_MST_ADDRESS_MASK|macro|LCDIF_DEBUG5_MST_ADDRESS_MASK
DECL|LCDIF_DEBUG5_MST_ADDRESS_SHIFT|macro|LCDIF_DEBUG5_MST_ADDRESS_SHIFT
DECL|LCDIF_DEBUG5_MST_ADDRESS|macro|LCDIF_DEBUG5_MST_ADDRESS
DECL|LCDIF_DEBUG5_REG|macro|LCDIF_DEBUG5_REG
DECL|LCDIF_DVICTRL0_H_ACTIVE_CNT_MASK|macro|LCDIF_DVICTRL0_H_ACTIVE_CNT_MASK
DECL|LCDIF_DVICTRL0_H_ACTIVE_CNT_SHIFT|macro|LCDIF_DVICTRL0_H_ACTIVE_CNT_SHIFT
DECL|LCDIF_DVICTRL0_H_ACTIVE_CNT|macro|LCDIF_DVICTRL0_H_ACTIVE_CNT
DECL|LCDIF_DVICTRL0_H_BLANKING_CNT_MASK|macro|LCDIF_DVICTRL0_H_BLANKING_CNT_MASK
DECL|LCDIF_DVICTRL0_H_BLANKING_CNT_SHIFT|macro|LCDIF_DVICTRL0_H_BLANKING_CNT_SHIFT
DECL|LCDIF_DVICTRL0_H_BLANKING_CNT|macro|LCDIF_DVICTRL0_H_BLANKING_CNT
DECL|LCDIF_DVICTRL0_REG|macro|LCDIF_DVICTRL0_REG
DECL|LCDIF_DVICTRL0_RSRVD0_MASK|macro|LCDIF_DVICTRL0_RSRVD0_MASK
DECL|LCDIF_DVICTRL0_RSRVD0_SHIFT|macro|LCDIF_DVICTRL0_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL0_RSRVD0|macro|LCDIF_DVICTRL0_RSRVD0
DECL|LCDIF_DVICTRL0_RSRVD1_MASK|macro|LCDIF_DVICTRL0_RSRVD1_MASK
DECL|LCDIF_DVICTRL0_RSRVD1_SHIFT|macro|LCDIF_DVICTRL0_RSRVD1_SHIFT
DECL|LCDIF_DVICTRL0_RSRVD1|macro|LCDIF_DVICTRL0_RSRVD1
DECL|LCDIF_DVICTRL1_F1_END_LINE_MASK|macro|LCDIF_DVICTRL1_F1_END_LINE_MASK
DECL|LCDIF_DVICTRL1_F1_END_LINE_SHIFT|macro|LCDIF_DVICTRL1_F1_END_LINE_SHIFT
DECL|LCDIF_DVICTRL1_F1_END_LINE|macro|LCDIF_DVICTRL1_F1_END_LINE
DECL|LCDIF_DVICTRL1_F1_START_LINE_MASK|macro|LCDIF_DVICTRL1_F1_START_LINE_MASK
DECL|LCDIF_DVICTRL1_F1_START_LINE_SHIFT|macro|LCDIF_DVICTRL1_F1_START_LINE_SHIFT
DECL|LCDIF_DVICTRL1_F1_START_LINE|macro|LCDIF_DVICTRL1_F1_START_LINE
DECL|LCDIF_DVICTRL1_F2_START_LINE_MASK|macro|LCDIF_DVICTRL1_F2_START_LINE_MASK
DECL|LCDIF_DVICTRL1_F2_START_LINE_SHIFT|macro|LCDIF_DVICTRL1_F2_START_LINE_SHIFT
DECL|LCDIF_DVICTRL1_F2_START_LINE|macro|LCDIF_DVICTRL1_F2_START_LINE
DECL|LCDIF_DVICTRL1_REG|macro|LCDIF_DVICTRL1_REG
DECL|LCDIF_DVICTRL1_RSRVD0_MASK|macro|LCDIF_DVICTRL1_RSRVD0_MASK
DECL|LCDIF_DVICTRL1_RSRVD0_SHIFT|macro|LCDIF_DVICTRL1_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL1_RSRVD0|macro|LCDIF_DVICTRL1_RSRVD0
DECL|LCDIF_DVICTRL2_F2_END_LINE_MASK|macro|LCDIF_DVICTRL2_F2_END_LINE_MASK
DECL|LCDIF_DVICTRL2_F2_END_LINE_SHIFT|macro|LCDIF_DVICTRL2_F2_END_LINE_SHIFT
DECL|LCDIF_DVICTRL2_F2_END_LINE|macro|LCDIF_DVICTRL2_F2_END_LINE
DECL|LCDIF_DVICTRL2_REG|macro|LCDIF_DVICTRL2_REG
DECL|LCDIF_DVICTRL2_RSRVD0_MASK|macro|LCDIF_DVICTRL2_RSRVD0_MASK
DECL|LCDIF_DVICTRL2_RSRVD0_SHIFT|macro|LCDIF_DVICTRL2_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL2_RSRVD0|macro|LCDIF_DVICTRL2_RSRVD0
DECL|LCDIF_DVICTRL2_V1_BLANK_END_LINE_MASK|macro|LCDIF_DVICTRL2_V1_BLANK_END_LINE_MASK
DECL|LCDIF_DVICTRL2_V1_BLANK_END_LINE_SHIFT|macro|LCDIF_DVICTRL2_V1_BLANK_END_LINE_SHIFT
DECL|LCDIF_DVICTRL2_V1_BLANK_END_LINE|macro|LCDIF_DVICTRL2_V1_BLANK_END_LINE
DECL|LCDIF_DVICTRL2_V1_BLANK_START_LINE_MASK|macro|LCDIF_DVICTRL2_V1_BLANK_START_LINE_MASK
DECL|LCDIF_DVICTRL2_V1_BLANK_START_LINE_SHIFT|macro|LCDIF_DVICTRL2_V1_BLANK_START_LINE_SHIFT
DECL|LCDIF_DVICTRL2_V1_BLANK_START_LINE|macro|LCDIF_DVICTRL2_V1_BLANK_START_LINE
DECL|LCDIF_DVICTRL3_REG|macro|LCDIF_DVICTRL3_REG
DECL|LCDIF_DVICTRL3_RSRVD0_MASK|macro|LCDIF_DVICTRL3_RSRVD0_MASK
DECL|LCDIF_DVICTRL3_RSRVD0_SHIFT|macro|LCDIF_DVICTRL3_RSRVD0_SHIFT
DECL|LCDIF_DVICTRL3_RSRVD0|macro|LCDIF_DVICTRL3_RSRVD0
DECL|LCDIF_DVICTRL3_V2_BLANK_END_LINE_MASK|macro|LCDIF_DVICTRL3_V2_BLANK_END_LINE_MASK
DECL|LCDIF_DVICTRL3_V2_BLANK_END_LINE_SHIFT|macro|LCDIF_DVICTRL3_V2_BLANK_END_LINE_SHIFT
DECL|LCDIF_DVICTRL3_V2_BLANK_END_LINE|macro|LCDIF_DVICTRL3_V2_BLANK_END_LINE
DECL|LCDIF_DVICTRL3_V2_BLANK_START_LINE_MASK|macro|LCDIF_DVICTRL3_V2_BLANK_START_LINE_MASK
DECL|LCDIF_DVICTRL3_V2_BLANK_START_LINE_SHIFT|macro|LCDIF_DVICTRL3_V2_BLANK_START_LINE_SHIFT
DECL|LCDIF_DVICTRL3_V2_BLANK_START_LINE|macro|LCDIF_DVICTRL3_V2_BLANK_START_LINE
DECL|LCDIF_DVICTRL3_V_LINES_CNT_MASK|macro|LCDIF_DVICTRL3_V_LINES_CNT_MASK
DECL|LCDIF_DVICTRL3_V_LINES_CNT_SHIFT|macro|LCDIF_DVICTRL3_V_LINES_CNT_SHIFT
DECL|LCDIF_DVICTRL3_V_LINES_CNT|macro|LCDIF_DVICTRL3_V_LINES_CNT
DECL|LCDIF_DVICTRL4_CB_FILL_VALUE_MASK|macro|LCDIF_DVICTRL4_CB_FILL_VALUE_MASK
DECL|LCDIF_DVICTRL4_CB_FILL_VALUE_SHIFT|macro|LCDIF_DVICTRL4_CB_FILL_VALUE_SHIFT
DECL|LCDIF_DVICTRL4_CB_FILL_VALUE|macro|LCDIF_DVICTRL4_CB_FILL_VALUE
DECL|LCDIF_DVICTRL4_CR_FILL_VALUE_MASK|macro|LCDIF_DVICTRL4_CR_FILL_VALUE_MASK
DECL|LCDIF_DVICTRL4_CR_FILL_VALUE_SHIFT|macro|LCDIF_DVICTRL4_CR_FILL_VALUE_SHIFT
DECL|LCDIF_DVICTRL4_CR_FILL_VALUE|macro|LCDIF_DVICTRL4_CR_FILL_VALUE
DECL|LCDIF_DVICTRL4_H_FILL_CNT_MASK|macro|LCDIF_DVICTRL4_H_FILL_CNT_MASK
DECL|LCDIF_DVICTRL4_H_FILL_CNT_SHIFT|macro|LCDIF_DVICTRL4_H_FILL_CNT_SHIFT
DECL|LCDIF_DVICTRL4_H_FILL_CNT|macro|LCDIF_DVICTRL4_H_FILL_CNT
DECL|LCDIF_DVICTRL4_REG|macro|LCDIF_DVICTRL4_REG
DECL|LCDIF_DVICTRL4_Y_FILL_VALUE_MASK|macro|LCDIF_DVICTRL4_Y_FILL_VALUE_MASK
DECL|LCDIF_DVICTRL4_Y_FILL_VALUE_SHIFT|macro|LCDIF_DVICTRL4_Y_FILL_VALUE_SHIFT
DECL|LCDIF_DVICTRL4_Y_FILL_VALUE|macro|LCDIF_DVICTRL4_Y_FILL_VALUE
DECL|LCDIF_IRQS|macro|LCDIF_IRQS
DECL|LCDIF_MemMapPtr|typedef|} LCDIF_Type, *LCDIF_MemMapPtr;
DECL|LCDIF_NEXT_BUF_ADDR_MASK|macro|LCDIF_NEXT_BUF_ADDR_MASK
DECL|LCDIF_NEXT_BUF_ADDR_SHIFT|macro|LCDIF_NEXT_BUF_ADDR_SHIFT
DECL|LCDIF_NEXT_BUF_ADDR|macro|LCDIF_NEXT_BUF_ADDR
DECL|LCDIF_NEXT_BUF_REG|macro|LCDIF_NEXT_BUF_REG
DECL|LCDIF_RL_BYPASS_COUNT_MASK|macro|LCDIF_RL_BYPASS_COUNT_MASK
DECL|LCDIF_RL_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_CLKGATE_MASK|macro|LCDIF_RL_CLKGATE_MASK
DECL|LCDIF_RL_CLKGATE_SHIFT|macro|LCDIF_RL_CLKGATE_SHIFT
DECL|LCDIF_RL_CLR_BYPASS_COUNT_MASK|macro|LCDIF_RL_CLR_BYPASS_COUNT_MASK
DECL|LCDIF_RL_CLR_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_CLR_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_CLR_CLKGATE_MASK|macro|LCDIF_RL_CLR_CLKGATE_MASK
DECL|LCDIF_RL_CLR_CLKGATE_SHIFT|macro|LCDIF_RL_CLR_CLKGATE_SHIFT
DECL|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_CLR_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_CLR_CSC_DATA_SWIZZLE|macro|LCDIF_RL_CLR_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_CLR_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_CLR_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_CLR_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_CLR_DATA_SELECT_MASK|macro|LCDIF_RL_CLR_DATA_SELECT_MASK
DECL|LCDIF_RL_CLR_DATA_SELECT_SHIFT|macro|LCDIF_RL_CLR_DATA_SELECT_SHIFT
DECL|LCDIF_RL_CLR_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_CLR_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_CLR_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_CLR_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_CLR_DOTCLK_MODE_MASK|macro|LCDIF_RL_CLR_DOTCLK_MODE_MASK
DECL|LCDIF_RL_CLR_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_CLR_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_CLR_DVI_MODE_MASK|macro|LCDIF_RL_CLR_DVI_MODE_MASK
DECL|LCDIF_RL_CLR_DVI_MODE_SHIFT|macro|LCDIF_RL_CLR_DVI_MODE_SHIFT
DECL|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_CLR_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_CLR_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_CLR_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_CLR_LCD_DATABUS_WIDTH|macro|LCDIF_RL_CLR_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_CLR_MASTER_MASK|macro|LCDIF_RL_CLR_MASTER_MASK
DECL|LCDIF_RL_CLR_MASTER_SHIFT|macro|LCDIF_RL_CLR_MASTER_SHIFT
DECL|LCDIF_RL_CLR_READ_WRITEB_MASK|macro|LCDIF_RL_CLR_READ_WRITEB_MASK
DECL|LCDIF_RL_CLR_READ_WRITEB_SHIFT|macro|LCDIF_RL_CLR_READ_WRITEB_SHIFT
DECL|LCDIF_RL_CLR_REG|macro|LCDIF_RL_CLR_REG
DECL|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_CLR_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_CLR_RSRVD0_MASK|macro|LCDIF_RL_CLR_RSRVD0_MASK
DECL|LCDIF_RL_CLR_RSRVD0_SHIFT|macro|LCDIF_RL_CLR_RSRVD0_SHIFT
DECL|LCDIF_RL_CLR_RUN_MASK|macro|LCDIF_RL_CLR_RUN_MASK
DECL|LCDIF_RL_CLR_RUN_SHIFT|macro|LCDIF_RL_CLR_RUN_SHIFT
DECL|LCDIF_RL_CLR_SFTRST_MASK|macro|LCDIF_RL_CLR_SFTRST_MASK
DECL|LCDIF_RL_CLR_SFTRST_SHIFT|macro|LCDIF_RL_CLR_SFTRST_SHIFT
DECL|LCDIF_RL_CLR_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_CLR_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_CLR_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_CLR_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_CLR_SHIFT_NUM_BITS|macro|LCDIF_RL_CLR_SHIFT_NUM_BITS
DECL|LCDIF_RL_CLR_VSYNC_MODE_MASK|macro|LCDIF_RL_CLR_VSYNC_MODE_MASK
DECL|LCDIF_RL_CLR_VSYNC_MODE_SHIFT|macro|LCDIF_RL_CLR_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_CLR_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_CLR_WORD_LENGTH_MASK|macro|LCDIF_RL_CLR_WORD_LENGTH_MASK
DECL|LCDIF_RL_CLR_WORD_LENGTH_SHIFT|macro|LCDIF_RL_CLR_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_CLR_WORD_LENGTH|macro|LCDIF_RL_CLR_WORD_LENGTH
DECL|LCDIF_RL_CLR_YCBCR422_INPUT_MASK|macro|LCDIF_RL_CLR_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_CLR_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_CLR_YCBCR422_INPUT_SHIFT
DECL|LCDIF_RL_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_CSC_DATA_SWIZZLE|macro|LCDIF_RL_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_DATA_SELECT_MASK|macro|LCDIF_RL_DATA_SELECT_MASK
DECL|LCDIF_RL_DATA_SELECT_SHIFT|macro|LCDIF_RL_DATA_SELECT_SHIFT
DECL|LCDIF_RL_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_DOTCLK_MODE_MASK|macro|LCDIF_RL_DOTCLK_MODE_MASK
DECL|LCDIF_RL_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_DVI_MODE_MASK|macro|LCDIF_RL_DVI_MODE_MASK
DECL|LCDIF_RL_DVI_MODE_SHIFT|macro|LCDIF_RL_DVI_MODE_SHIFT
DECL|LCDIF_RL_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_LCD_DATABUS_WIDTH|macro|LCDIF_RL_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_MASTER_MASK|macro|LCDIF_RL_MASTER_MASK
DECL|LCDIF_RL_MASTER_SHIFT|macro|LCDIF_RL_MASTER_SHIFT
DECL|LCDIF_RL_READ_WRITEB_MASK|macro|LCDIF_RL_READ_WRITEB_MASK
DECL|LCDIF_RL_READ_WRITEB_SHIFT|macro|LCDIF_RL_READ_WRITEB_SHIFT
DECL|LCDIF_RL_REG|macro|LCDIF_RL_REG
DECL|LCDIF_RL_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_RSRVD0_MASK|macro|LCDIF_RL_RSRVD0_MASK
DECL|LCDIF_RL_RSRVD0_SHIFT|macro|LCDIF_RL_RSRVD0_SHIFT
DECL|LCDIF_RL_RUN_MASK|macro|LCDIF_RL_RUN_MASK
DECL|LCDIF_RL_RUN_SHIFT|macro|LCDIF_RL_RUN_SHIFT
DECL|LCDIF_RL_SET_BYPASS_COUNT_MASK|macro|LCDIF_RL_SET_BYPASS_COUNT_MASK
DECL|LCDIF_RL_SET_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_SET_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_SET_CLKGATE_MASK|macro|LCDIF_RL_SET_CLKGATE_MASK
DECL|LCDIF_RL_SET_CLKGATE_SHIFT|macro|LCDIF_RL_SET_CLKGATE_SHIFT
DECL|LCDIF_RL_SET_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_SET_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_SET_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_SET_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_SET_CSC_DATA_SWIZZLE|macro|LCDIF_RL_SET_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_SET_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_SET_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_SET_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_SET_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_SET_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_SET_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_SET_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_SET_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_SET_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_SET_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_SET_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_SET_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_SET_DATA_SELECT_MASK|macro|LCDIF_RL_SET_DATA_SELECT_MASK
DECL|LCDIF_RL_SET_DATA_SELECT_SHIFT|macro|LCDIF_RL_SET_DATA_SELECT_SHIFT
DECL|LCDIF_RL_SET_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_SET_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_SET_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_SET_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_SET_DOTCLK_MODE_MASK|macro|LCDIF_RL_SET_DOTCLK_MODE_MASK
DECL|LCDIF_RL_SET_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_SET_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_SET_DVI_MODE_MASK|macro|LCDIF_RL_SET_DVI_MODE_MASK
DECL|LCDIF_RL_SET_DVI_MODE_SHIFT|macro|LCDIF_RL_SET_DVI_MODE_SHIFT
DECL|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_SET_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_SET_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_SET_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_SET_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_SET_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_SET_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_SET_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_SET_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_SET_LCD_DATABUS_WIDTH|macro|LCDIF_RL_SET_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_SET_MASTER_MASK|macro|LCDIF_RL_SET_MASTER_MASK
DECL|LCDIF_RL_SET_MASTER_SHIFT|macro|LCDIF_RL_SET_MASTER_SHIFT
DECL|LCDIF_RL_SET_READ_WRITEB_MASK|macro|LCDIF_RL_SET_READ_WRITEB_MASK
DECL|LCDIF_RL_SET_READ_WRITEB_SHIFT|macro|LCDIF_RL_SET_READ_WRITEB_SHIFT
DECL|LCDIF_RL_SET_REG|macro|LCDIF_RL_SET_REG
DECL|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_SET_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_SET_RSRVD0_MASK|macro|LCDIF_RL_SET_RSRVD0_MASK
DECL|LCDIF_RL_SET_RSRVD0_SHIFT|macro|LCDIF_RL_SET_RSRVD0_SHIFT
DECL|LCDIF_RL_SET_RUN_MASK|macro|LCDIF_RL_SET_RUN_MASK
DECL|LCDIF_RL_SET_RUN_SHIFT|macro|LCDIF_RL_SET_RUN_SHIFT
DECL|LCDIF_RL_SET_SFTRST_MASK|macro|LCDIF_RL_SET_SFTRST_MASK
DECL|LCDIF_RL_SET_SFTRST_SHIFT|macro|LCDIF_RL_SET_SFTRST_SHIFT
DECL|LCDIF_RL_SET_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_SET_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_SET_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_SET_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_SET_SHIFT_NUM_BITS|macro|LCDIF_RL_SET_SHIFT_NUM_BITS
DECL|LCDIF_RL_SET_VSYNC_MODE_MASK|macro|LCDIF_RL_SET_VSYNC_MODE_MASK
DECL|LCDIF_RL_SET_VSYNC_MODE_SHIFT|macro|LCDIF_RL_SET_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_SET_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_SET_WORD_LENGTH_MASK|macro|LCDIF_RL_SET_WORD_LENGTH_MASK
DECL|LCDIF_RL_SET_WORD_LENGTH_SHIFT|macro|LCDIF_RL_SET_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_SET_WORD_LENGTH|macro|LCDIF_RL_SET_WORD_LENGTH
DECL|LCDIF_RL_SET_YCBCR422_INPUT_MASK|macro|LCDIF_RL_SET_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_SET_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_SET_YCBCR422_INPUT_SHIFT
DECL|LCDIF_RL_SFTRST_MASK|macro|LCDIF_RL_SFTRST_MASK
DECL|LCDIF_RL_SFTRST_SHIFT|macro|LCDIF_RL_SFTRST_SHIFT
DECL|LCDIF_RL_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_SHIFT_NUM_BITS|macro|LCDIF_RL_SHIFT_NUM_BITS
DECL|LCDIF_RL_TOG_BYPASS_COUNT_MASK|macro|LCDIF_RL_TOG_BYPASS_COUNT_MASK
DECL|LCDIF_RL_TOG_BYPASS_COUNT_SHIFT|macro|LCDIF_RL_TOG_BYPASS_COUNT_SHIFT
DECL|LCDIF_RL_TOG_CLKGATE_MASK|macro|LCDIF_RL_TOG_CLKGATE_MASK
DECL|LCDIF_RL_TOG_CLKGATE_SHIFT|macro|LCDIF_RL_TOG_CLKGATE_SHIFT
DECL|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_MASK|macro|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_TOG_CSC_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_TOG_CSC_DATA_SWIZZLE|macro|LCDIF_RL_TOG_CSC_DATA_SWIZZLE
DECL|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_MASK|macro|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_MASK
DECL|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_SHIFT|macro|LCDIF_RL_TOG_DATA_FORMAT_16_BIT_SHIFT
DECL|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_MASK|macro|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_MASK
DECL|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_SHIFT|macro|LCDIF_RL_TOG_DATA_FORMAT_18_BIT_SHIFT
DECL|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_MASK|macro|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_MASK
DECL|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_SHIFT|macro|LCDIF_RL_TOG_DATA_FORMAT_24_BIT_SHIFT
DECL|LCDIF_RL_TOG_DATA_SELECT_MASK|macro|LCDIF_RL_TOG_DATA_SELECT_MASK
DECL|LCDIF_RL_TOG_DATA_SELECT_SHIFT|macro|LCDIF_RL_TOG_DATA_SELECT_SHIFT
DECL|LCDIF_RL_TOG_DATA_SHIFT_DIR_MASK|macro|LCDIF_RL_TOG_DATA_SHIFT_DIR_MASK
DECL|LCDIF_RL_TOG_DATA_SHIFT_DIR_SHIFT|macro|LCDIF_RL_TOG_DATA_SHIFT_DIR_SHIFT
DECL|LCDIF_RL_TOG_DOTCLK_MODE_MASK|macro|LCDIF_RL_TOG_DOTCLK_MODE_MASK
DECL|LCDIF_RL_TOG_DOTCLK_MODE_SHIFT|macro|LCDIF_RL_TOG_DOTCLK_MODE_SHIFT
DECL|LCDIF_RL_TOG_DVI_MODE_MASK|macro|LCDIF_RL_TOG_DVI_MODE_MASK
DECL|LCDIF_RL_TOG_DVI_MODE_SHIFT|macro|LCDIF_RL_TOG_DVI_MODE_SHIFT
DECL|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_MASK|macro|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_MASK
DECL|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT|macro|LCDIF_RL_TOG_ENABLE_PXP_HANDSHAKE_SHIFT
DECL|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_MASK|macro|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_MASK
DECL|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_SHIFT|macro|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE_SHIFT
DECL|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE|macro|LCDIF_RL_TOG_INPUT_DATA_SWIZZLE
DECL|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_MASK|macro|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_MASK
DECL|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_SHIFT|macro|LCDIF_RL_TOG_LCD_DATABUS_WIDTH_SHIFT
DECL|LCDIF_RL_TOG_LCD_DATABUS_WIDTH|macro|LCDIF_RL_TOG_LCD_DATABUS_WIDTH
DECL|LCDIF_RL_TOG_MASTER_MASK|macro|LCDIF_RL_TOG_MASTER_MASK
DECL|LCDIF_RL_TOG_MASTER_SHIFT|macro|LCDIF_RL_TOG_MASTER_SHIFT
DECL|LCDIF_RL_TOG_READ_WRITEB_MASK|macro|LCDIF_RL_TOG_READ_WRITEB_MASK
DECL|LCDIF_RL_TOG_READ_WRITEB_SHIFT|macro|LCDIF_RL_TOG_READ_WRITEB_SHIFT
DECL|LCDIF_RL_TOG_REG|macro|LCDIF_RL_TOG_REG
DECL|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_MASK|macro|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_MASK
DECL|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_SHIFT|macro|LCDIF_RL_TOG_RGB_TO_YCBCR422_CSC_SHIFT
DECL|LCDIF_RL_TOG_RSRVD0_MASK|macro|LCDIF_RL_TOG_RSRVD0_MASK
DECL|LCDIF_RL_TOG_RSRVD0_SHIFT|macro|LCDIF_RL_TOG_RSRVD0_SHIFT
DECL|LCDIF_RL_TOG_RUN_MASK|macro|LCDIF_RL_TOG_RUN_MASK
DECL|LCDIF_RL_TOG_RUN_SHIFT|macro|LCDIF_RL_TOG_RUN_SHIFT
DECL|LCDIF_RL_TOG_SFTRST_MASK|macro|LCDIF_RL_TOG_SFTRST_MASK
DECL|LCDIF_RL_TOG_SFTRST_SHIFT|macro|LCDIF_RL_TOG_SFTRST_SHIFT
DECL|LCDIF_RL_TOG_SHIFT_NUM_BITS_MASK|macro|LCDIF_RL_TOG_SHIFT_NUM_BITS_MASK
DECL|LCDIF_RL_TOG_SHIFT_NUM_BITS_SHIFT|macro|LCDIF_RL_TOG_SHIFT_NUM_BITS_SHIFT
DECL|LCDIF_RL_TOG_SHIFT_NUM_BITS|macro|LCDIF_RL_TOG_SHIFT_NUM_BITS
DECL|LCDIF_RL_TOG_VSYNC_MODE_MASK|macro|LCDIF_RL_TOG_VSYNC_MODE_MASK
DECL|LCDIF_RL_TOG_VSYNC_MODE_SHIFT|macro|LCDIF_RL_TOG_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_TOG_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_TOG_WORD_LENGTH_MASK|macro|LCDIF_RL_TOG_WORD_LENGTH_MASK
DECL|LCDIF_RL_TOG_WORD_LENGTH_SHIFT|macro|LCDIF_RL_TOG_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_TOG_WORD_LENGTH|macro|LCDIF_RL_TOG_WORD_LENGTH
DECL|LCDIF_RL_TOG_YCBCR422_INPUT_MASK|macro|LCDIF_RL_TOG_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_TOG_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_TOG_YCBCR422_INPUT_SHIFT
DECL|LCDIF_RL_VSYNC_MODE_MASK|macro|LCDIF_RL_VSYNC_MODE_MASK
DECL|LCDIF_RL_VSYNC_MODE_SHIFT|macro|LCDIF_RL_VSYNC_MODE_SHIFT
DECL|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_MASK|macro|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_MASK
DECL|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_SHIFT|macro|LCDIF_RL_WAIT_FOR_VSYNC_EDGE_SHIFT
DECL|LCDIF_RL_WORD_LENGTH_MASK|macro|LCDIF_RL_WORD_LENGTH_MASK
DECL|LCDIF_RL_WORD_LENGTH_SHIFT|macro|LCDIF_RL_WORD_LENGTH_SHIFT
DECL|LCDIF_RL_WORD_LENGTH|macro|LCDIF_RL_WORD_LENGTH
DECL|LCDIF_RL_YCBCR422_INPUT_MASK|macro|LCDIF_RL_YCBCR422_INPUT_MASK
DECL|LCDIF_RL_YCBCR422_INPUT_SHIFT|macro|LCDIF_RL_YCBCR422_INPUT_SHIFT
DECL|LCDIF_STAT_BUSY_MASK|macro|LCDIF_STAT_BUSY_MASK
DECL|LCDIF_STAT_BUSY_SHIFT|macro|LCDIF_STAT_BUSY_SHIFT
DECL|LCDIF_STAT_DVI_CURRENT_FIELD_MASK|macro|LCDIF_STAT_DVI_CURRENT_FIELD_MASK
DECL|LCDIF_STAT_DVI_CURRENT_FIELD_SHIFT|macro|LCDIF_STAT_DVI_CURRENT_FIELD_SHIFT
DECL|LCDIF_STAT_LFIFO_COUNT_MASK|macro|LCDIF_STAT_LFIFO_COUNT_MASK
DECL|LCDIF_STAT_LFIFO_COUNT_SHIFT|macro|LCDIF_STAT_LFIFO_COUNT_SHIFT
DECL|LCDIF_STAT_LFIFO_COUNT|macro|LCDIF_STAT_LFIFO_COUNT
DECL|LCDIF_STAT_LFIFO_EMPTY_MASK|macro|LCDIF_STAT_LFIFO_EMPTY_MASK
DECL|LCDIF_STAT_LFIFO_EMPTY_SHIFT|macro|LCDIF_STAT_LFIFO_EMPTY_SHIFT
DECL|LCDIF_STAT_LFIFO_FULL_MASK|macro|LCDIF_STAT_LFIFO_FULL_MASK
DECL|LCDIF_STAT_LFIFO_FULL_SHIFT|macro|LCDIF_STAT_LFIFO_FULL_SHIFT
DECL|LCDIF_STAT_PRESENT_MASK|macro|LCDIF_STAT_PRESENT_MASK
DECL|LCDIF_STAT_PRESENT_SHIFT|macro|LCDIF_STAT_PRESENT_SHIFT
DECL|LCDIF_STAT_REG|macro|LCDIF_STAT_REG
DECL|LCDIF_STAT_RSRVD0_MASK|macro|LCDIF_STAT_RSRVD0_MASK
DECL|LCDIF_STAT_RSRVD0_SHIFT|macro|LCDIF_STAT_RSRVD0_SHIFT
DECL|LCDIF_STAT_RSRVD0|macro|LCDIF_STAT_RSRVD0
DECL|LCDIF_STAT_TXFIFO_EMPTY_MASK|macro|LCDIF_STAT_TXFIFO_EMPTY_MASK
DECL|LCDIF_STAT_TXFIFO_EMPTY_SHIFT|macro|LCDIF_STAT_TXFIFO_EMPTY_SHIFT
DECL|LCDIF_STAT_TXFIFO_FULL_MASK|macro|LCDIF_STAT_TXFIFO_FULL_MASK
DECL|LCDIF_STAT_TXFIFO_FULL_SHIFT|macro|LCDIF_STAT_TXFIFO_FULL_SHIFT
DECL|LCDIF_SYNC_DELAY_H_COUNT_DELAY_MASK|macro|LCDIF_SYNC_DELAY_H_COUNT_DELAY_MASK
DECL|LCDIF_SYNC_DELAY_H_COUNT_DELAY_SHIFT|macro|LCDIF_SYNC_DELAY_H_COUNT_DELAY_SHIFT
DECL|LCDIF_SYNC_DELAY_H_COUNT_DELAY|macro|LCDIF_SYNC_DELAY_H_COUNT_DELAY
DECL|LCDIF_SYNC_DELAY_REG|macro|LCDIF_SYNC_DELAY_REG
DECL|LCDIF_SYNC_DELAY_V_COUNT_DELAY_MASK|macro|LCDIF_SYNC_DELAY_V_COUNT_DELAY_MASK
DECL|LCDIF_SYNC_DELAY_V_COUNT_DELAY_SHIFT|macro|LCDIF_SYNC_DELAY_V_COUNT_DELAY_SHIFT
DECL|LCDIF_SYNC_DELAY_V_COUNT_DELAY|macro|LCDIF_SYNC_DELAY_V_COUNT_DELAY
DECL|LCDIF_THRES_FASTCLOCK_MASK|macro|LCDIF_THRES_FASTCLOCK_MASK
DECL|LCDIF_THRES_FASTCLOCK_SHIFT|macro|LCDIF_THRES_FASTCLOCK_SHIFT
DECL|LCDIF_THRES_FASTCLOCK|macro|LCDIF_THRES_FASTCLOCK
DECL|LCDIF_THRES_PANIC_MASK|macro|LCDIF_THRES_PANIC_MASK
DECL|LCDIF_THRES_PANIC_SHIFT|macro|LCDIF_THRES_PANIC_SHIFT
DECL|LCDIF_THRES_PANIC|macro|LCDIF_THRES_PANIC
DECL|LCDIF_THRES_REG|macro|LCDIF_THRES_REG
DECL|LCDIF_THRES_RSRVD1_MASK|macro|LCDIF_THRES_RSRVD1_MASK
DECL|LCDIF_THRES_RSRVD1_SHIFT|macro|LCDIF_THRES_RSRVD1_SHIFT
DECL|LCDIF_THRES_RSRVD1|macro|LCDIF_THRES_RSRVD1
DECL|LCDIF_THRES_RSRVD2_MASK|macro|LCDIF_THRES_RSRVD2_MASK
DECL|LCDIF_THRES_RSRVD2_SHIFT|macro|LCDIF_THRES_RSRVD2_SHIFT
DECL|LCDIF_THRES_RSRVD2|macro|LCDIF_THRES_RSRVD2
DECL|LCDIF_TIMING_CMD_HOLD_MASK|macro|LCDIF_TIMING_CMD_HOLD_MASK
DECL|LCDIF_TIMING_CMD_HOLD_SHIFT|macro|LCDIF_TIMING_CMD_HOLD_SHIFT
DECL|LCDIF_TIMING_CMD_HOLD|macro|LCDIF_TIMING_CMD_HOLD
DECL|LCDIF_TIMING_CMD_SETUP_MASK|macro|LCDIF_TIMING_CMD_SETUP_MASK
DECL|LCDIF_TIMING_CMD_SETUP_SHIFT|macro|LCDIF_TIMING_CMD_SETUP_SHIFT
DECL|LCDIF_TIMING_CMD_SETUP|macro|LCDIF_TIMING_CMD_SETUP
DECL|LCDIF_TIMING_DATA_HOLD_MASK|macro|LCDIF_TIMING_DATA_HOLD_MASK
DECL|LCDIF_TIMING_DATA_HOLD_SHIFT|macro|LCDIF_TIMING_DATA_HOLD_SHIFT
DECL|LCDIF_TIMING_DATA_HOLD|macro|LCDIF_TIMING_DATA_HOLD
DECL|LCDIF_TIMING_DATA_SETUP_MASK|macro|LCDIF_TIMING_DATA_SETUP_MASK
DECL|LCDIF_TIMING_DATA_SETUP_SHIFT|macro|LCDIF_TIMING_DATA_SETUP_SHIFT
DECL|LCDIF_TIMING_DATA_SETUP|macro|LCDIF_TIMING_DATA_SETUP
DECL|LCDIF_TIMING_REG|macro|LCDIF_TIMING_REG
DECL|LCDIF_TRANSFER_COUNT_H_COUNT_MASK|macro|LCDIF_TRANSFER_COUNT_H_COUNT_MASK
DECL|LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT|macro|LCDIF_TRANSFER_COUNT_H_COUNT_SHIFT
DECL|LCDIF_TRANSFER_COUNT_H_COUNT|macro|LCDIF_TRANSFER_COUNT_H_COUNT
DECL|LCDIF_TRANSFER_COUNT_REG|macro|LCDIF_TRANSFER_COUNT_REG
DECL|LCDIF_TRANSFER_COUNT_V_COUNT_MASK|macro|LCDIF_TRANSFER_COUNT_V_COUNT_MASK
DECL|LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT|macro|LCDIF_TRANSFER_COUNT_V_COUNT_SHIFT
DECL|LCDIF_TRANSFER_COUNT_V_COUNT|macro|LCDIF_TRANSFER_COUNT_V_COUNT
DECL|LCDIF_Type|typedef|} LCDIF_Type, *LCDIF_MemMapPtr;
DECL|LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_CLR_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_CLR_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_CLR_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_CLR_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_CLR_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_REG|macro|LCDIF_VDCTRL0_CLR_REG
DECL|LCDIF_VDCTRL0_CLR_RSRVD1_MASK|macro|LCDIF_VDCTRL0_CLR_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_CLR_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_CLR_RSRVD1|macro|LCDIF_VDCTRL0_CLR_RSRVD1
DECL|LCDIF_VDCTRL0_CLR_RSRVD2_MASK|macro|LCDIF_VDCTRL0_CLR_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_CLR_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_CLR_RSRVD2|macro|LCDIF_VDCTRL0_CLR_RSRVD2
DECL|LCDIF_VDCTRL0_CLR_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_CLR_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL0_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_REG|macro|LCDIF_VDCTRL0_REG
DECL|LCDIF_VDCTRL0_RSRVD1_MASK|macro|LCDIF_VDCTRL0_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_RSRVD1|macro|LCDIF_VDCTRL0_RSRVD1
DECL|LCDIF_VDCTRL0_RSRVD2_MASK|macro|LCDIF_VDCTRL0_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_RSRVD2|macro|LCDIF_VDCTRL0_RSRVD2
DECL|LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_SET_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_SET_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_SET_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_SET_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_SET_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_SET_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_SET_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_SET_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_REG|macro|LCDIF_VDCTRL0_SET_REG
DECL|LCDIF_VDCTRL0_SET_RSRVD1_MASK|macro|LCDIF_VDCTRL0_SET_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_SET_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_SET_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_SET_RSRVD1|macro|LCDIF_VDCTRL0_SET_RSRVD1
DECL|LCDIF_VDCTRL0_SET_RSRVD2_MASK|macro|LCDIF_VDCTRL0_SET_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_SET_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_SET_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_SET_RSRVD2|macro|LCDIF_VDCTRL0_SET_RSRVD2
DECL|LCDIF_VDCTRL0_SET_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_SET_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK|macro|LCDIF_VDCTRL0_TOG_DOTCLK_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_DOTCLK_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK|macro|LCDIF_VDCTRL0_TOG_ENABLE_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_ENABLE_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK|macro|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_MASK
DECL|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT|macro|LCDIF_VDCTRL0_TOG_ENABLE_PRESENT_SHIFT
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_MASK|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_MASK
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_MASK
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_MODE_SHIFT
DECL|LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT|macro|LCDIF_VDCTRL0_TOG_HALF_LINE_SHIFT
DECL|LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK|macro|LCDIF_VDCTRL0_TOG_HSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_HSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_REG|macro|LCDIF_VDCTRL0_TOG_REG
DECL|LCDIF_VDCTRL0_TOG_RSRVD1_MASK|macro|LCDIF_VDCTRL0_TOG_RSRVD1_MASK
DECL|LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT|macro|LCDIF_VDCTRL0_TOG_RSRVD1_SHIFT
DECL|LCDIF_VDCTRL0_TOG_RSRVD1|macro|LCDIF_VDCTRL0_TOG_RSRVD1
DECL|LCDIF_VDCTRL0_TOG_RSRVD2_MASK|macro|LCDIF_VDCTRL0_TOG_RSRVD2_MASK
DECL|LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT|macro|LCDIF_VDCTRL0_TOG_RSRVD2_SHIFT
DECL|LCDIF_VDCTRL0_TOG_RSRVD2|macro|LCDIF_VDCTRL0_TOG_RSRVD2
DECL|LCDIF_VDCTRL0_TOG_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_TOG_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL0_VSYNC_OEB_MASK|macro|LCDIF_VDCTRL0_VSYNC_OEB_MASK
DECL|LCDIF_VDCTRL0_VSYNC_OEB_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_OEB_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK|macro|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_MASK
DECL|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_PERIOD_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_POL_MASK|macro|LCDIF_VDCTRL0_VSYNC_POL_MASK
DECL|LCDIF_VDCTRL0_VSYNC_POL_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_POL_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_MASK
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH_UNIT_SHIFT
DECL|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL0_VSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL1_REG|macro|LCDIF_VDCTRL1_REG
DECL|LCDIF_VDCTRL1_VSYNC_PERIOD_MASK|macro|LCDIF_VDCTRL1_VSYNC_PERIOD_MASK
DECL|LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT|macro|LCDIF_VDCTRL1_VSYNC_PERIOD_SHIFT
DECL|LCDIF_VDCTRL1_VSYNC_PERIOD|macro|LCDIF_VDCTRL1_VSYNC_PERIOD
DECL|LCDIF_VDCTRL2_HSYNC_PERIOD_MASK|macro|LCDIF_VDCTRL2_HSYNC_PERIOD_MASK
DECL|LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT|macro|LCDIF_VDCTRL2_HSYNC_PERIOD_SHIFT
DECL|LCDIF_VDCTRL2_HSYNC_PERIOD|macro|LCDIF_VDCTRL2_HSYNC_PERIOD
DECL|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK|macro|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_MASK
DECL|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT|macro|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH_SHIFT
DECL|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH|macro|LCDIF_VDCTRL2_HSYNC_PULSE_WIDTH
DECL|LCDIF_VDCTRL2_REG|macro|LCDIF_VDCTRL2_REG
DECL|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK|macro|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_MASK
DECL|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT|macro|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT_SHIFT
DECL|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT|macro|LCDIF_VDCTRL3_HORIZONTAL_WAIT_CNT
DECL|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK|macro|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_MASK
DECL|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT|macro|LCDIF_VDCTRL3_MUX_SYNC_SIGNALS_SHIFT
DECL|LCDIF_VDCTRL3_REG|macro|LCDIF_VDCTRL3_REG
DECL|LCDIF_VDCTRL3_RSRVD0_MASK|macro|LCDIF_VDCTRL3_RSRVD0_MASK
DECL|LCDIF_VDCTRL3_RSRVD0_SHIFT|macro|LCDIF_VDCTRL3_RSRVD0_SHIFT
DECL|LCDIF_VDCTRL3_RSRVD0|macro|LCDIF_VDCTRL3_RSRVD0
DECL|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK|macro|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_MASK
DECL|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT|macro|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT_SHIFT
DECL|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT|macro|LCDIF_VDCTRL3_VERTICAL_WAIT_CNT
DECL|LCDIF_VDCTRL3_VSYNC_ONLY_MASK|macro|LCDIF_VDCTRL3_VSYNC_ONLY_MASK
DECL|LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT|macro|LCDIF_VDCTRL3_VSYNC_ONLY_SHIFT
DECL|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK|macro|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_MASK
DECL|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT|macro|LCDIF_VDCTRL4_DOTCLK_DLY_SEL_SHIFT
DECL|LCDIF_VDCTRL4_DOTCLK_DLY_SEL|macro|LCDIF_VDCTRL4_DOTCLK_DLY_SEL
DECL|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK|macro|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_MASK
DECL|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT|macro|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT_SHIFT
DECL|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT|macro|LCDIF_VDCTRL4_DOTCLK_H_VALID_DATA_CNT
DECL|LCDIF_VDCTRL4_REG|macro|LCDIF_VDCTRL4_REG
DECL|LCDIF_VDCTRL4_RSRVD0_MASK|macro|LCDIF_VDCTRL4_RSRVD0_MASK
DECL|LCDIF_VDCTRL4_RSRVD0_SHIFT|macro|LCDIF_VDCTRL4_RSRVD0_SHIFT
DECL|LCDIF_VDCTRL4_RSRVD0|macro|LCDIF_VDCTRL4_RSRVD0
DECL|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK|macro|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_MASK
DECL|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT|macro|LCDIF_VDCTRL4_SYNC_SIGNALS_ON_SHIFT
DECL|LCDIF_VERSION_MAJOR_MASK|macro|LCDIF_VERSION_MAJOR_MASK
DECL|LCDIF_VERSION_MAJOR_SHIFT|macro|LCDIF_VERSION_MAJOR_SHIFT
DECL|LCDIF_VERSION_MAJOR|macro|LCDIF_VERSION_MAJOR
DECL|LCDIF_VERSION_MINOR_MASK|macro|LCDIF_VERSION_MINOR_MASK
DECL|LCDIF_VERSION_MINOR_SHIFT|macro|LCDIF_VERSION_MINOR_SHIFT
DECL|LCDIF_VERSION_MINOR|macro|LCDIF_VERSION_MINOR
DECL|LCDIF_VERSION_REG|macro|LCDIF_VERSION_REG
DECL|LCDIF_VERSION_STEP_MASK|macro|LCDIF_VERSION_STEP_MASK
DECL|LCDIF_VERSION_STEP_SHIFT|macro|LCDIF_VERSION_STEP_SHIFT
DECL|LCDIF_VERSION_STEP|macro|LCDIF_VERSION_STEP
DECL|LCKCR|member|__IO uint32_t LCKCR; /**< LUT Lock Configuration Register, offset: 0x304 */
DECL|LDB_BASE_ADDRS|macro|LDB_BASE_ADDRS
DECL|LDB_BASE_PTRS|macro|LDB_BASE_PTRS
DECL|LDB_BASE_PTR|macro|LDB_BASE_PTR
DECL|LDB_BASE|macro|LDB_BASE
DECL|LDB_CTRL_REG|macro|LDB_CTRL_REG
DECL|LDB_CTRL_bit_mapping_ch0_MASK|macro|LDB_CTRL_bit_mapping_ch0_MASK
DECL|LDB_CTRL_bit_mapping_ch0_SHIFT|macro|LDB_CTRL_bit_mapping_ch0_SHIFT
DECL|LDB_CTRL_ch0_mode_MASK|macro|LDB_CTRL_ch0_mode_MASK
DECL|LDB_CTRL_ch0_mode_SHIFT|macro|LDB_CTRL_ch0_mode_SHIFT
DECL|LDB_CTRL_ch0_mode|macro|LDB_CTRL_ch0_mode
DECL|LDB_CTRL_counter_reset_val_MASK|macro|LDB_CTRL_counter_reset_val_MASK
DECL|LDB_CTRL_counter_reset_val_SHIFT|macro|LDB_CTRL_counter_reset_val_SHIFT
DECL|LDB_CTRL_counter_reset_val|macro|LDB_CTRL_counter_reset_val
DECL|LDB_CTRL_data_width_ch0_MASK|macro|LDB_CTRL_data_width_ch0_MASK
DECL|LDB_CTRL_data_width_ch0_SHIFT|macro|LDB_CTRL_data_width_ch0_SHIFT
DECL|LDB_CTRL_lcdif1_vs_polarity_MASK|macro|LDB_CTRL_lcdif1_vs_polarity_MASK
DECL|LDB_CTRL_lcdif1_vs_polarity_SHIFT|macro|LDB_CTRL_lcdif1_vs_polarity_SHIFT
DECL|LDB_CTRL_lvds_clk_shift_MASK|macro|LDB_CTRL_lvds_clk_shift_MASK
DECL|LDB_CTRL_lvds_clk_shift_SHIFT|macro|LDB_CTRL_lvds_clk_shift_SHIFT
DECL|LDB_CTRL_lvds_clk_shift|macro|LDB_CTRL_lvds_clk_shift
DECL|LDB_CTRL|macro|LDB_CTRL
DECL|LDB_MemMapPtr|typedef|} LDB_Type, *LDB_MemMapPtr;
DECL|LDB_Type|typedef|} LDB_Type, *LDB_MemMapPtr;
DECL|LDB|macro|LDB
DECL|LMAGC2|member|__IO uint32_t LMAGC2; /**< Luma AGC Control 2, offset: 0x104 */
DECL|LMEM_BASE_ADDRS|macro|LMEM_BASE_ADDRS
DECL|LMEM_BASE_PTRS|macro|LMEM_BASE_PTRS
DECL|LMEM_BASE_PTR|macro|LMEM_BASE_PTR
DECL|LMEM_BASE|macro|LMEM_BASE
DECL|LMEM_MemMapPtr|typedef|} LMEM_Type, *LMEM_MemMapPtr;
DECL|LMEM_PCCCR_ENCACHE_MASK|macro|LMEM_PCCCR_ENCACHE_MASK
DECL|LMEM_PCCCR_ENCACHE_SHIFT|macro|LMEM_PCCCR_ENCACHE_SHIFT
DECL|LMEM_PCCCR_ENWRBUF_MASK|macro|LMEM_PCCCR_ENWRBUF_MASK
DECL|LMEM_PCCCR_ENWRBUF_SHIFT|macro|LMEM_PCCCR_ENWRBUF_SHIFT
DECL|LMEM_PCCCR_GO_MASK|macro|LMEM_PCCCR_GO_MASK
DECL|LMEM_PCCCR_GO_SHIFT|macro|LMEM_PCCCR_GO_SHIFT
DECL|LMEM_PCCCR_INVW0_MASK|macro|LMEM_PCCCR_INVW0_MASK
DECL|LMEM_PCCCR_INVW0_SHIFT|macro|LMEM_PCCCR_INVW0_SHIFT
DECL|LMEM_PCCCR_INVW1_MASK|macro|LMEM_PCCCR_INVW1_MASK
DECL|LMEM_PCCCR_INVW1_SHIFT|macro|LMEM_PCCCR_INVW1_SHIFT
DECL|LMEM_PCCCR_PCCR2_MASK|macro|LMEM_PCCCR_PCCR2_MASK
DECL|LMEM_PCCCR_PCCR2_SHIFT|macro|LMEM_PCCCR_PCCR2_SHIFT
DECL|LMEM_PCCCR_PCCR3_MASK|macro|LMEM_PCCCR_PCCR3_MASK
DECL|LMEM_PCCCR_PCCR3_SHIFT|macro|LMEM_PCCCR_PCCR3_SHIFT
DECL|LMEM_PCCCR_PUSHW0_MASK|macro|LMEM_PCCCR_PUSHW0_MASK
DECL|LMEM_PCCCR_PUSHW0_SHIFT|macro|LMEM_PCCCR_PUSHW0_SHIFT
DECL|LMEM_PCCCR_PUSHW1_MASK|macro|LMEM_PCCCR_PUSHW1_MASK
DECL|LMEM_PCCCR_PUSHW1_SHIFT|macro|LMEM_PCCCR_PUSHW1_SHIFT
DECL|LMEM_PCCCR_REG|macro|LMEM_PCCCR_REG
DECL|LMEM_PCCCR|macro|LMEM_PCCCR
DECL|LMEM_PCCCVR_DATA_MASK|macro|LMEM_PCCCVR_DATA_MASK
DECL|LMEM_PCCCVR_DATA_SHIFT|macro|LMEM_PCCCVR_DATA_SHIFT
DECL|LMEM_PCCCVR_DATA|macro|LMEM_PCCCVR_DATA
DECL|LMEM_PCCCVR_REG|macro|LMEM_PCCCVR_REG
DECL|LMEM_PCCCVR|macro|LMEM_PCCCVR
DECL|LMEM_PCCLCR_CACHEADDR_MASK|macro|LMEM_PCCLCR_CACHEADDR_MASK
DECL|LMEM_PCCLCR_CACHEADDR_SHIFT|macro|LMEM_PCCLCR_CACHEADDR_SHIFT
DECL|LMEM_PCCLCR_CACHEADDR|macro|LMEM_PCCLCR_CACHEADDR
DECL|LMEM_PCCLCR_LACC_MASK|macro|LMEM_PCCLCR_LACC_MASK
DECL|LMEM_PCCLCR_LACC_SHIFT|macro|LMEM_PCCLCR_LACC_SHIFT
DECL|LMEM_PCCLCR_LADSEL_MASK|macro|LMEM_PCCLCR_LADSEL_MASK
DECL|LMEM_PCCLCR_LADSEL_SHIFT|macro|LMEM_PCCLCR_LADSEL_SHIFT
DECL|LMEM_PCCLCR_LCIMB_MASK|macro|LMEM_PCCLCR_LCIMB_MASK
DECL|LMEM_PCCLCR_LCIMB_SHIFT|macro|LMEM_PCCLCR_LCIMB_SHIFT
DECL|LMEM_PCCLCR_LCIVB_MASK|macro|LMEM_PCCLCR_LCIVB_MASK
DECL|LMEM_PCCLCR_LCIVB_SHIFT|macro|LMEM_PCCLCR_LCIVB_SHIFT
DECL|LMEM_PCCLCR_LCMD_MASK|macro|LMEM_PCCLCR_LCMD_MASK
DECL|LMEM_PCCLCR_LCMD_SHIFT|macro|LMEM_PCCLCR_LCMD_SHIFT
DECL|LMEM_PCCLCR_LCMD|macro|LMEM_PCCLCR_LCMD
DECL|LMEM_PCCLCR_LCWAY_MASK|macro|LMEM_PCCLCR_LCWAY_MASK
DECL|LMEM_PCCLCR_LCWAY_SHIFT|macro|LMEM_PCCLCR_LCWAY_SHIFT
DECL|LMEM_PCCLCR_LGO_MASK|macro|LMEM_PCCLCR_LGO_MASK
DECL|LMEM_PCCLCR_LGO_SHIFT|macro|LMEM_PCCLCR_LGO_SHIFT
DECL|LMEM_PCCLCR_REG|macro|LMEM_PCCLCR_REG
DECL|LMEM_PCCLCR_TDSEL_MASK|macro|LMEM_PCCLCR_TDSEL_MASK
DECL|LMEM_PCCLCR_TDSEL_SHIFT|macro|LMEM_PCCLCR_TDSEL_SHIFT
DECL|LMEM_PCCLCR_WSEL_MASK|macro|LMEM_PCCLCR_WSEL_MASK
DECL|LMEM_PCCLCR_WSEL_SHIFT|macro|LMEM_PCCLCR_WSEL_SHIFT
DECL|LMEM_PCCLCR|macro|LMEM_PCCLCR
DECL|LMEM_PCCSAR_LGO_MASK|macro|LMEM_PCCSAR_LGO_MASK
DECL|LMEM_PCCSAR_LGO_SHIFT|macro|LMEM_PCCSAR_LGO_SHIFT
DECL|LMEM_PCCSAR_PHYADDR_MASK|macro|LMEM_PCCSAR_PHYADDR_MASK
DECL|LMEM_PCCSAR_PHYADDR_SHIFT|macro|LMEM_PCCSAR_PHYADDR_SHIFT
DECL|LMEM_PCCSAR_PHYADDR|macro|LMEM_PCCSAR_PHYADDR
DECL|LMEM_PCCSAR_REG|macro|LMEM_PCCSAR_REG
DECL|LMEM_PCCSAR|macro|LMEM_PCCSAR
DECL|LMEM_PSCCR_ENCACHE_MASK|macro|LMEM_PSCCR_ENCACHE_MASK
DECL|LMEM_PSCCR_ENCACHE_SHIFT|macro|LMEM_PSCCR_ENCACHE_SHIFT
DECL|LMEM_PSCCR_ENWRBUF_MASK|macro|LMEM_PSCCR_ENWRBUF_MASK
DECL|LMEM_PSCCR_ENWRBUF_SHIFT|macro|LMEM_PSCCR_ENWRBUF_SHIFT
DECL|LMEM_PSCCR_GO_MASK|macro|LMEM_PSCCR_GO_MASK
DECL|LMEM_PSCCR_GO_SHIFT|macro|LMEM_PSCCR_GO_SHIFT
DECL|LMEM_PSCCR_INVW0_MASK|macro|LMEM_PSCCR_INVW0_MASK
DECL|LMEM_PSCCR_INVW0_SHIFT|macro|LMEM_PSCCR_INVW0_SHIFT
DECL|LMEM_PSCCR_INVW1_MASK|macro|LMEM_PSCCR_INVW1_MASK
DECL|LMEM_PSCCR_INVW1_SHIFT|macro|LMEM_PSCCR_INVW1_SHIFT
DECL|LMEM_PSCCR_PUSHW0_MASK|macro|LMEM_PSCCR_PUSHW0_MASK
DECL|LMEM_PSCCR_PUSHW0_SHIFT|macro|LMEM_PSCCR_PUSHW0_SHIFT
DECL|LMEM_PSCCR_PUSHW1_MASK|macro|LMEM_PSCCR_PUSHW1_MASK
DECL|LMEM_PSCCR_PUSHW1_SHIFT|macro|LMEM_PSCCR_PUSHW1_SHIFT
DECL|LMEM_PSCCR_REG|macro|LMEM_PSCCR_REG
DECL|LMEM_PSCCR|macro|LMEM_PSCCR
DECL|LMEM_PSCCVR_DATA_MASK|macro|LMEM_PSCCVR_DATA_MASK
DECL|LMEM_PSCCVR_DATA_SHIFT|macro|LMEM_PSCCVR_DATA_SHIFT
DECL|LMEM_PSCCVR_DATA|macro|LMEM_PSCCVR_DATA
DECL|LMEM_PSCCVR_REG|macro|LMEM_PSCCVR_REG
DECL|LMEM_PSCCVR|macro|LMEM_PSCCVR
DECL|LMEM_PSCLCR_CACHEADDR_MASK|macro|LMEM_PSCLCR_CACHEADDR_MASK
DECL|LMEM_PSCLCR_CACHEADDR_SHIFT|macro|LMEM_PSCLCR_CACHEADDR_SHIFT
DECL|LMEM_PSCLCR_CACHEADDR|macro|LMEM_PSCLCR_CACHEADDR
DECL|LMEM_PSCLCR_LACC_MASK|macro|LMEM_PSCLCR_LACC_MASK
DECL|LMEM_PSCLCR_LACC_SHIFT|macro|LMEM_PSCLCR_LACC_SHIFT
DECL|LMEM_PSCLCR_LADSEL_MASK|macro|LMEM_PSCLCR_LADSEL_MASK
DECL|LMEM_PSCLCR_LADSEL_SHIFT|macro|LMEM_PSCLCR_LADSEL_SHIFT
DECL|LMEM_PSCLCR_LCIMB_MASK|macro|LMEM_PSCLCR_LCIMB_MASK
DECL|LMEM_PSCLCR_LCIMB_SHIFT|macro|LMEM_PSCLCR_LCIMB_SHIFT
DECL|LMEM_PSCLCR_LCIVB_MASK|macro|LMEM_PSCLCR_LCIVB_MASK
DECL|LMEM_PSCLCR_LCIVB_SHIFT|macro|LMEM_PSCLCR_LCIVB_SHIFT
DECL|LMEM_PSCLCR_LCMD_MASK|macro|LMEM_PSCLCR_LCMD_MASK
DECL|LMEM_PSCLCR_LCMD_SHIFT|macro|LMEM_PSCLCR_LCMD_SHIFT
DECL|LMEM_PSCLCR_LCMD|macro|LMEM_PSCLCR_LCMD
DECL|LMEM_PSCLCR_LCWAY_MASK|macro|LMEM_PSCLCR_LCWAY_MASK
DECL|LMEM_PSCLCR_LCWAY_SHIFT|macro|LMEM_PSCLCR_LCWAY_SHIFT
DECL|LMEM_PSCLCR_LGO_MASK|macro|LMEM_PSCLCR_LGO_MASK
DECL|LMEM_PSCLCR_LGO_SHIFT|macro|LMEM_PSCLCR_LGO_SHIFT
DECL|LMEM_PSCLCR_REG|macro|LMEM_PSCLCR_REG
DECL|LMEM_PSCLCR_TDSEL_MASK|macro|LMEM_PSCLCR_TDSEL_MASK
DECL|LMEM_PSCLCR_TDSEL_SHIFT|macro|LMEM_PSCLCR_TDSEL_SHIFT
DECL|LMEM_PSCLCR_WSEL_MASK|macro|LMEM_PSCLCR_WSEL_MASK
DECL|LMEM_PSCLCR_WSEL_SHIFT|macro|LMEM_PSCLCR_WSEL_SHIFT
DECL|LMEM_PSCLCR|macro|LMEM_PSCLCR
DECL|LMEM_PSCSAR_LGO_MASK|macro|LMEM_PSCSAR_LGO_MASK
DECL|LMEM_PSCSAR_LGO_SHIFT|macro|LMEM_PSCSAR_LGO_SHIFT
DECL|LMEM_PSCSAR_PHYADDR_MASK|macro|LMEM_PSCSAR_PHYADDR_MASK
DECL|LMEM_PSCSAR_PHYADDR_SHIFT|macro|LMEM_PSCSAR_PHYADDR_SHIFT
DECL|LMEM_PSCSAR_PHYADDR|macro|LMEM_PSCSAR_PHYADDR
DECL|LMEM_PSCSAR_REG|macro|LMEM_PSCSAR_REG
DECL|LMEM_PSCSAR|macro|LMEM_PSCSAR
DECL|LMEM_Type|typedef|} LMEM_Type, *LMEM_MemMapPtr;
DECL|LMEM|macro|LMEM
DECL|LOCK|member|__I uint32_t LOCK; /**< Value of OTP Bank0 Word0 (Lock controls), offset: 0x400 */
DECL|LOWPWR_CTRL_CLR|member|__IO uint32_t LOWPWR_CTRL_CLR; /**< Low Power Control Register, offset: 0x274 */
DECL|LOWPWR_CTRL_CLR|member|__IO uint32_t LOWPWR_CTRL_CLR; /**< XTAL OSC (LP) Control Register, offset: 0x278 */
DECL|LOWPWR_CTRL_SET|member|__IO uint32_t LOWPWR_CTRL_SET; /**< Low Power Control Register, offset: 0x270 */
DECL|LOWPWR_CTRL_SET|member|__IO uint32_t LOWPWR_CTRL_SET; /**< XTAL OSC (LP) Control Register, offset: 0x274 */
DECL|LOWPWR_CTRL_TOG|member|__IO uint32_t LOWPWR_CTRL_TOG; /**< Low Power Control Register, offset: 0x278 */
DECL|LOWPWR_CTRL_TOG|member|__IO uint32_t LOWPWR_CTRL_TOG; /**< XTAL OSC (LP) Control Register, offset: 0x27C */
DECL|LOWPWR_CTRL|member|__IO uint32_t LOWPWR_CTRL; /**< XTAL OSC (LP) Control Register, offset: 0x270 */
DECL|LPCR|member|__IO uint32_t LPCR; /**< , offset: 0x38 */
DECL|LPGPR|member|__IO uint32_t LPGPR; /**< , offset: 0x68 */
DECL|LPLR|member|__IO uint32_t LPLR; /**< , offset: 0x34 */
DECL|LPSMCLR|member|__IO uint32_t LPSMCLR; /**< , offset: 0x60 */
DECL|LPSMCMR|member|__IO uint32_t LPSMCMR; /**< , offset: 0x5C */
DECL|LPSR|member|__IO uint32_t LPSR; /**< , offset: 0x4C */
DECL|LR|member|__IO uint32_t LR; /**< Load register, offset: 0x8 */
DECL|LUTKEY|member|__IO uint32_t LUTKEY; /**< LUT Key Register, offset: 0x300 */
DECL|LUT_ADDR|member|__IO uint32_t LUT_ADDR; /**< Lookup Table Control Register., offset: 0x250 */
DECL|LUT_CTRL|member|__IO uint32_t LUT_CTRL; /**< Lookup Table Control Register., offset: 0x240 */
DECL|LUT_DATA|member|__IO uint32_t LUT_DATA; /**< Lookup Table Data Register., offset: 0x260 */
DECL|LUT_EXTMEM|member|__IO uint32_t LUT_EXTMEM; /**< Lookup Table External Memory Address Register., offset: 0x270 */
DECL|LUT|member|__IO uint32_t LUT[64]; /**< Look-up Table register, array offset: 0x310, array step: 0x4 */
DECL|M4_LPSR|member|__I uint32_t M4_LPSR; /**< M4 Low Power Status Register, offset: 0x2C */
DECL|MAARCR|member|__IO uint32_t MAARCR; /**< MMDC Core AXI Reordering Control Regsiter, offset: 0x400 */
DECL|MAC0|member|__IO uint32_t MAC0; /**< Value of OTP Bank4 Word2 (MAC Address), offset: 0x620 */
DECL|MAC1|member|__IO uint32_t MAC1; /**< Value of OTP Bank4 Word3 (MAC Address), offset: 0x630 */
DECL|MAC2|member|__IO uint32_t MAC2; /**< Value of OTP Bank4 Word4 (MAC Address), offset: 0x640 */
DECL|MADPCR0|member|__IO uint32_t MADPCR0; /**< MMDC Core Debug and Profiling Control Register 0, offset: 0x410 */
DECL|MADPCR1|member|__IO uint32_t MADPCR1; /**< MMDC Core Debug and Profiling Control Register 1, offset: 0x414 */
DECL|MADPSR0|member|__I uint32_t MADPSR0; /**< MMDC Core Debug and Profiling Status Register 0, offset: 0x418 */
DECL|MADPSR1|member|__I uint32_t MADPSR1; /**< MMDC Core Debug and Profiling Status Register 1, offset: 0x41C */
DECL|MADPSR2|member|__I uint32_t MADPSR2; /**< MMDC Core Debug and Profiling Status Register 2, offset: 0x420 */
DECL|MADPSR3|member|__I uint32_t MADPSR3; /**< MMDC Core Debug and Profiling Status Register 3, offset: 0x424 */
DECL|MADPSR4|member|__I uint32_t MADPSR4; /**< MMDC Core Debug and Profiling Status Register 4, offset: 0x428 */
DECL|MADPSR5|member|__I uint32_t MADPSR5; /**< MMDC Core Debug and Profiling Status Register 5, offset: 0x42C */
DECL|MADR|member|__IO uint32_t MADR; /**< MIF Address Register, offset: 0xE4 */
DECL|MAEXIDR0|member|__IO uint32_t MAEXIDR0; /**< MMDC Core Exclusive ID Monitor Register0, offset: 0x408 */
DECL|MAEXIDR1|member|__IO uint32_t MAEXIDR1; /**< MMDC Core Exclusive ID Monitor Register1, offset: 0x40C */
DECL|MAGENP|member|__IO uint32_t MAGENP; /**< MMDC Core General Purpose Register, offset: 0x440 */
DECL|MANOVR|member|__IO uint32_t MANOVR; /**< Manual Override, offset: 0xBC */
DECL|MAPSR|member|__IO uint32_t MAPSR; /**< MMDC Core Power Saving Control and Status Register, offset: 0x404 */
DECL|MASBS0|member|__I uint32_t MASBS0; /**< MMDC Core Step By Step Address Register, offset: 0x430 */
DECL|MASBS1|member|__I uint32_t MASBS1; /**< MMDC Core Step By Step Address Attributes Register, offset: 0x434 */
DECL|MB|member|} MB[64];
DECL|MC0PTR|member|__I uint32_t MC0PTR; /**< ARM platform Channel 0 Pointer,offset: 0x0 */
DECL|MC0PTR|member|__IO uint32_t MC0PTR; /**< ARM platform Channel 0 Pointer, offset: 0x0 */
DECL|MCHN0ADDR|member|__I uint32_t MCHN0ADDR; /**< Channel 0 Boot Address,offset: 0x1C */
DECL|MCHN0ADDR|member|} MCHN0ADDR;
DECL|MCIMX6X_M4_H_|macro|MCIMX6X_M4_H_
DECL|MCM_BASE_ADDRS|macro|MCM_BASE_ADDRS
DECL|MCM_BASE_PTRS|macro|MCM_BASE_PTRS
DECL|MCM_BASE_PTR|macro|MCM_BASE_PTR
DECL|MCM_BASE|macro|MCM_BASE
DECL|MCM_FADR_ADDRESS_MASK|macro|MCM_FADR_ADDRESS_MASK
DECL|MCM_FADR_ADDRESS_SHIFT|macro|MCM_FADR_ADDRESS_SHIFT
DECL|MCM_FADR_ADDRESS|macro|MCM_FADR_ADDRESS
DECL|MCM_FADR_REG|macro|MCM_FADR_REG
DECL|MCM_FADR|macro|MCM_FADR
DECL|MCM_FATR_BEDA_MASK|macro|MCM_FATR_BEDA_MASK
DECL|MCM_FATR_BEDA_SHIFT|macro|MCM_FATR_BEDA_SHIFT
DECL|MCM_FATR_BEMD_MASK|macro|MCM_FATR_BEMD_MASK
DECL|MCM_FATR_BEMD_SHIFT|macro|MCM_FATR_BEMD_SHIFT
DECL|MCM_FATR_BEMN_MASK|macro|MCM_FATR_BEMN_MASK
DECL|MCM_FATR_BEMN_SHIFT|macro|MCM_FATR_BEMN_SHIFT
DECL|MCM_FATR_BEMN|macro|MCM_FATR_BEMN
DECL|MCM_FATR_BEOVR_MASK|macro|MCM_FATR_BEOVR_MASK
DECL|MCM_FATR_BEOVR_SHIFT|macro|MCM_FATR_BEOVR_SHIFT
DECL|MCM_FATR_BESZ_MASK|macro|MCM_FATR_BESZ_MASK
DECL|MCM_FATR_BESZ_SHIFT|macro|MCM_FATR_BESZ_SHIFT
DECL|MCM_FATR_BESZ|macro|MCM_FATR_BESZ
DECL|MCM_FATR_BEWT_MASK|macro|MCM_FATR_BEWT_MASK
DECL|MCM_FATR_BEWT_SHIFT|macro|MCM_FATR_BEWT_SHIFT
DECL|MCM_FATR_REG|macro|MCM_FATR_REG
DECL|MCM_FATR|macro|MCM_FATR
DECL|MCM_FDR_DATA_MASK|macro|MCM_FDR_DATA_MASK
DECL|MCM_FDR_DATA_SHIFT|macro|MCM_FDR_DATA_SHIFT
DECL|MCM_FDR_DATA|macro|MCM_FDR_DATA
DECL|MCM_FDR_REG|macro|MCM_FDR_REG
DECL|MCM_FDR|macro|MCM_FDR
DECL|MCM_MemMapPtr|typedef|} MCM_Type, *MCM_MemMapPtr;
DECL|MCM_PLAMC_AMC_MASK|macro|MCM_PLAMC_AMC_MASK
DECL|MCM_PLAMC_AMC_SHIFT|macro|MCM_PLAMC_AMC_SHIFT
DECL|MCM_PLAMC_AMC|macro|MCM_PLAMC_AMC
DECL|MCM_PLAMC_REG|macro|MCM_PLAMC_REG
DECL|MCM_PLAMC|macro|MCM_PLAMC
DECL|MCM_PLASC_ASC_MASK|macro|MCM_PLASC_ASC_MASK
DECL|MCM_PLASC_ASC_SHIFT|macro|MCM_PLASC_ASC_SHIFT
DECL|MCM_PLASC_ASC|macro|MCM_PLASC_ASC
DECL|MCM_PLASC_REG|macro|MCM_PLASC_REG
DECL|MCM_PLASC|macro|MCM_PLASC
DECL|MCM_Type|typedef|} MCM_Type, *MCM_MemMapPtr;
DECL|MCM|macro|MCM
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCR|member|__IO uint32_t MCR; /**< Module Configuration Register, offset: 0x0 */
DECL|MCTL|member|__I uint32_t MCTL; /**< MIF Control Register, offset: 0xE0 */
DECL|MCU_ACTIVE|macro|MCU_ACTIVE
DECL|MCU_MCIMX6X_M4|macro|MCU_MCIMX6X_M4
DECL|MCU_MEM_MAP_VERSION_MINOR|macro|MCU_MEM_MAP_VERSION_MINOR
DECL|MCU_MEM_MAP_VERSION|macro|MCU_MEM_MAP_VERSION
DECL|MDASP|member|__IO uint32_t MDASP; /**< MMDC Core Address Space Partition Register, offset: 0x40 */
DECL|MDAT0|member|__IO uint32_t MDAT0; /**< MIF Data 0 Register, offset: 0xC0 */
DECL|MDAT1|member|__IO uint32_t MDAT1; /**< MIF Data 1 Register, offset: 0xC4 */
DECL|MDAT2|member|__IO uint32_t MDAT2; /**< MIF Data 2 Register, offset: 0xC8 */
DECL|MDAT3|member|__IO uint32_t MDAT3; /**< MIF Data 3 Register, offset: 0xCC */
DECL|MDA|member|__IO uint32_t MDA[32]; /**< Master Domain Assignment, array offset: 0x200, array step: 0x4 */
DECL|MDCFG0|member|__IO uint32_t MDCFG0; /**< MMDC Core Timing Configuration Register 0, offset: 0xC */
DECL|MDCFG1|member|__IO uint32_t MDCFG1; /**< MMDC Core Timing Configuration Register 1, offset: 0x10 */
DECL|MDCFG2|member|__IO uint32_t MDCFG2; /**< MMDC Core Timing Configuration Register 2, offset: 0x14 */
DECL|MDCFG3LP|member|__IO uint32_t MDCFG3LP; /**< MMDC Core Timing Configuration Register 3, offset: 0x38 */
DECL|MDCTL|member|__IO uint32_t MDCTL; /**< MMDC Core Control Register, offset: 0x0 */
DECL|MDMISC|member|__IO uint32_t MDMISC; /**< MMDC Core Miscellaneous Register, offset: 0x18 */
DECL|MDMR4|member|__IO uint32_t MDMR4; /**< MMDC Core MR4 Derating Register, offset: 0x3C */
DECL|MDMRR|member|__I uint32_t MDMRR; /**< MMDC Core MRR Data Register, offset: 0x34 */
DECL|MDOR|member|__IO uint32_t MDOR; /**< MMDC Core Out of Reset Delays Register, offset: 0x30 */
DECL|MDOTC|member|__IO uint32_t MDOTC; /**< MMDC Core ODT Timing Control Register, offset: 0x8 */
DECL|MDPDC|member|__IO uint32_t MDPDC; /**< MMDC Core Power Down Control Register, offset: 0x4 */
DECL|MDREF|member|__IO uint32_t MDREF; /**< MMDC Core Refresh Control Register, offset: 0x20 */
DECL|MDRWD|member|__IO uint32_t MDRWD; /**< MMDC Core Read/Write Command Delay Register, offset: 0x2C */
DECL|MDSCR|member|__IO uint32_t MDSCR; /**< MMDC Core Special Command Register, offset: 0x1C */
DECL|MDWE0|member|__IO uint32_t MDWE0; /**< MIF Data Write Enable 0 Register, offset: 0xD0 */
DECL|MDWE1|member|__IO uint32_t MDWE1; /**< MIF Data Write Enable 1 Register, offset: 0xD4 */
DECL|MDWE2|member|__IO uint32_t MDWE2; /**< MIF Data Write Enable 2 Register, offset: 0xD8 */
DECL|MDWE3|member|__IO uint32_t MDWE3; /**< MIF Data Write Enable 3 Register, offset: 0xDC */
DECL|MEGA_CTRL|member|__IO uint32_t MEGA_CTRL; /**< PGC Control Register, offset: 0x220 */
DECL|MEGA_PDNSCR|member|__IO uint32_t MEGA_PDNSCR; /**< Pull Down Sequence Control Register, offset: 0x228 */
DECL|MEGA_PUPSCR|member|__IO uint32_t MEGA_PUPSCR; /**< Power Up Sequence Control Register, offset: 0x224 */
DECL|MEGA_SR|member|__IO uint32_t MEGA_SR; /**< Power Gating Controller Status Register, offset: 0x22C */
DECL|MEM0|member|__IO uint32_t MEM0; /**< Value of OTP Bank1 Word0 (Memory Related Info.), offset: 0x480 */
DECL|MEM1|member|__IO uint32_t MEM1; /**< Value of OTP Bank1 Word1 (Memory Related Info.), offset: 0x490 */
DECL|MEM2|member|__IO uint32_t MEM2; /**< Value of OTP Bank1 Word2 (Memory Related Info.), offset: 0x4A0 */
DECL|MEM3|member|__IO uint32_t MEM3; /**< Value of OTP Bank1 Word3 (Memory Related Info.), offset: 0x4B0 */
DECL|MEM4|member|__IO uint32_t MEM4; /**< Value of OTP Bank1 Word4 (Memory Related Info.), offset: 0x4C0 */
DECL|METAPTR_CLR|member|__IO uint32_t METAPTR_CLR; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x58 */
DECL|METAPTR_SET|member|__IO uint32_t METAPTR_SET; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x54 */
DECL|METAPTR_TOG|member|__IO uint32_t METAPTR_TOG; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x5C */
DECL|METAPTR|member|__IO uint32_t METAPTR; /**< Hardware BCH ECC Loopback Metadata Buffer Register, offset: 0x50 */
DECL|MIBC|member|__IO uint32_t MIBC; /**< MIB Control Register, offset: 0x64 */
DECL|MIEN|member|__IO uint32_t MIEN; /**< MediaLB Interrupt Enable Register, offset: 0x2C */
DECL|MINTH|member|__IO uint32_t MINTH; /**< Minimum Threshold, offset: 0x114 */
DECL|MISC0_CLR|member|__IO uint32_t MISC0_CLR; /**< Miscellaneous Register 0, offset: 0x158 */
DECL|MISC0_SET|member|__IO uint32_t MISC0_SET; /**< Miscellaneous Register 0, offset: 0x154 */
DECL|MISC0_TOG|member|__IO uint32_t MISC0_TOG; /**< Miscellaneous Register 0, offset: 0x15C */
DECL|MISC0|member|__IO uint32_t MISC0; /**< Miscellaneous Register 0, offset: 0x150 */
DECL|MISC0|member|__IO uint32_t MISC0; /**< Miscellaneous Register 0, offset: 0x150 */
DECL|MISC0|member|__IO uint32_t MISC0; /**< Miscellaneous Register 0, offset: 0x150 */
DECL|MISC1_CLR|member|__IO uint32_t MISC1_CLR; /**< Miscellaneous Register 1, offset: 0x168 */
DECL|MISC1_CLR|member|__IO uint32_t MISC1_CLR; /**< Miscellaneous Register 1, offset: 0x168 */
DECL|MISC1_SET|member|__IO uint32_t MISC1_SET; /**< Miscellaneous Register 1, offset: 0x164 */
DECL|MISC1_SET|member|__IO uint32_t MISC1_SET; /**< Miscellaneous Register 1, offset: 0x164 */
DECL|MISC1_TOG|member|__IO uint32_t MISC1_TOG; /**< Miscellaneous Register 1, offset: 0x16C */
DECL|MISC1_TOG|member|__IO uint32_t MISC1_TOG; /**< Miscellaneous Register 1, offset: 0x16C */
DECL|MISC1|member|__IO uint32_t MISC1; /**< Miscellaneous Register 1, offset: 0x160 */
DECL|MISC1|member|__IO uint32_t MISC1; /**< Miscellaneous Register 1, offset: 0x160 */
DECL|MISC2_CLR|member|__IO uint32_t MISC2_CLR; /**< Miscellaneous Control Register, offset: 0x178 */
DECL|MISC2_CLR|member|__IO uint32_t MISC2_CLR; /**< Miscellaneous Register 2, offset: 0x178 */
DECL|MISC2_SET|member|__IO uint32_t MISC2_SET; /**< Miscellaneous Control Register, offset: 0x174 */
DECL|MISC2_SET|member|__IO uint32_t MISC2_SET; /**< Miscellaneous Register 2, offset: 0x174 */
DECL|MISC2_TOG|member|__IO uint32_t MISC2_TOG; /**< Miscellaneous Control Register, offset: 0x17C */
DECL|MISC2_TOG|member|__IO uint32_t MISC2_TOG; /**< Miscellaneous Register 2, offset: 0x17C */
DECL|MISC2|member|__IO uint32_t MISC2; /**< Miscellaneous Control Register, offset: 0x170 */
DECL|MISC2|member|__IO uint32_t MISC2; /**< Miscellaneous Register 2, offset: 0x170 */
DECL|MISC_CONF|member|__IO uint32_t MISC_CONF; /**< Value of OTP Bank5 Word5 (HW Capabilities), offset: 0x6D0 */
DECL|MIX_CTRL|member|__IO uint32_t MIX_CTRL; /**< Mixer Control, offset: 0x48 */
DECL|MLBC0|member|__IO uint32_t MLBC0; /**< MediaLB Control 0 Register, offset: 0x0 */
DECL|MLBC1|member|__I uint32_t MLBC1; /**< MediaLB Control 1 Register, offset: 0x3C */
DECL|MLBPC2|member|__I uint32_t MLBPC2; /**< MediaLB 6-pin Control 2 Register,offset: 0xD */
DECL|MLBPC2|member|} MLBPC2;
DECL|MLB_ACMR0_CHM_31_0_MASK|macro|MLB_ACMR0_CHM_31_0_MASK
DECL|MLB_ACMR0_CHM_31_0_SHIFT|macro|MLB_ACMR0_CHM_31_0_SHIFT
DECL|MLB_ACMR0_CHM_31_0|macro|MLB_ACMR0_CHM_31_0
DECL|MLB_ACMR0_REG|macro|MLB_ACMR0_REG
DECL|MLB_ACMR0|macro|MLB_ACMR0
DECL|MLB_ACMR1_CHM_MASK|macro|MLB_ACMR1_CHM_MASK
DECL|MLB_ACMR1_CHM_SHIFT|macro|MLB_ACMR1_CHM_SHIFT
DECL|MLB_ACMR1_CHM|macro|MLB_ACMR1_CHM
DECL|MLB_ACMR1_REG|macro|MLB_ACMR1_REG
DECL|MLB_ACMR1|macro|MLB_ACMR1
DECL|MLB_ACSR0_CHS_MASK|macro|MLB_ACSR0_CHS_MASK
DECL|MLB_ACSR0_CHS_SHIFT|macro|MLB_ACSR0_CHS_SHIFT
DECL|MLB_ACSR0_CHS|macro|MLB_ACSR0_CHS
DECL|MLB_ACSR0_REG|macro|MLB_ACSR0_REG
DECL|MLB_ACSR0|macro|MLB_ACSR0
DECL|MLB_ACSR1_CHS_MASK|macro|MLB_ACSR1_CHS_MASK
DECL|MLB_ACSR1_CHS_SHIFT|macro|MLB_ACSR1_CHS_SHIFT
DECL|MLB_ACSR1_CHS|macro|MLB_ACSR1_CHS
DECL|MLB_ACSR1_REG|macro|MLB_ACSR1_REG
DECL|MLB_ACSR1|macro|MLB_ACSR1
DECL|MLB_ACTL_DMA_MODE_MASK|macro|MLB_ACTL_DMA_MODE_MASK
DECL|MLB_ACTL_DMA_MODE_SHIFT|macro|MLB_ACTL_DMA_MODE_SHIFT
DECL|MLB_ACTL_MPB_MASK|macro|MLB_ACTL_MPB_MASK
DECL|MLB_ACTL_MPB_SHIFT|macro|MLB_ACTL_MPB_SHIFT
DECL|MLB_ACTL_REG|macro|MLB_ACTL_REG
DECL|MLB_ACTL_SCE_MASK|macro|MLB_ACTL_SCE_MASK
DECL|MLB_ACTL_SCE_SHIFT|macro|MLB_ACTL_SCE_SHIFT
DECL|MLB_ACTL_SMX_MASK|macro|MLB_ACTL_SMX_MASK
DECL|MLB_ACTL_SMX_SHIFT|macro|MLB_ACTL_SMX_SHIFT
DECL|MLB_ACTL|macro|MLB_ACTL
DECL|MLB_BASE_ADDRS|macro|MLB_BASE_ADDRS
DECL|MLB_BASE_PTRS|macro|MLB_BASE_PTRS
DECL|MLB_BASE_PTR|macro|MLB_BASE_PTR
DECL|MLB_BASE|macro|MLB_BASE
DECL|MLB_ERROR_IRQn|enumerator|MLB_ERROR_IRQn = 53, /**< MLB error interrupt request. */
DECL|MLB_HCBR0_CHB_31_0_MASK|macro|MLB_HCBR0_CHB_31_0_MASK
DECL|MLB_HCBR0_CHB_31_0_SHIFT|macro|MLB_HCBR0_CHB_31_0_SHIFT
DECL|MLB_HCBR0_CHB_31_0|macro|MLB_HCBR0_CHB_31_0
DECL|MLB_HCBR0_REG|macro|MLB_HCBR0_REG
DECL|MLB_HCBR0|macro|MLB_HCBR0
DECL|MLB_HCBR1_CHB_63_32_MASK|macro|MLB_HCBR1_CHB_63_32_MASK
DECL|MLB_HCBR1_CHB_63_32_SHIFT|macro|MLB_HCBR1_CHB_63_32_SHIFT
DECL|MLB_HCBR1_CHB_63_32|macro|MLB_HCBR1_CHB_63_32
DECL|MLB_HCBR1_REG|macro|MLB_HCBR1_REG
DECL|MLB_HCBR1|macro|MLB_HCBR1
DECL|MLB_HCER0_CERR_31_0_MASK|macro|MLB_HCER0_CERR_31_0_MASK
DECL|MLB_HCER0_CERR_31_0_SHIFT|macro|MLB_HCER0_CERR_31_0_SHIFT
DECL|MLB_HCER0_CERR_31_0|macro|MLB_HCER0_CERR_31_0
DECL|MLB_HCER0_REG|macro|MLB_HCER0_REG
DECL|MLB_HCER0|macro|MLB_HCER0
DECL|MLB_HCER1_CERR_63_32_MASK|macro|MLB_HCER1_CERR_63_32_MASK
DECL|MLB_HCER1_CERR_63_32_SHIFT|macro|MLB_HCER1_CERR_63_32_SHIFT
DECL|MLB_HCER1_CERR_63_32|macro|MLB_HCER1_CERR_63_32
DECL|MLB_HCER1_REG|macro|MLB_HCER1_REG
DECL|MLB_HCER1|macro|MLB_HCER1
DECL|MLB_HCMR0_CHM_31_0_P_MASK|macro|MLB_HCMR0_CHM_31_0_P_MASK
DECL|MLB_HCMR0_CHM_31_0_P_SHIFT|macro|MLB_HCMR0_CHM_31_0_P_SHIFT
DECL|MLB_HCMR0_CHM_31_0_P|macro|MLB_HCMR0_CHM_31_0_P
DECL|MLB_HCMR0_REG|macro|MLB_HCMR0_REG
DECL|MLB_HCMR0|macro|MLB_HCMR0
DECL|MLB_HCMR1_CHM_63_32_MASK|macro|MLB_HCMR1_CHM_63_32_MASK
DECL|MLB_HCMR1_CHM_63_32_SHIFT|macro|MLB_HCMR1_CHM_63_32_SHIFT
DECL|MLB_HCMR1_CHM_63_32|macro|MLB_HCMR1_CHM_63_32
DECL|MLB_HCMR1_REG|macro|MLB_HCMR1_REG
DECL|MLB_HCMR1|macro|MLB_HCMR1
DECL|MLB_HCTL_EN_MASK|macro|MLB_HCTL_EN_MASK
DECL|MLB_HCTL_EN_SHIFT|macro|MLB_HCTL_EN_SHIFT
DECL|MLB_HCTL_REG|macro|MLB_HCTL_REG
DECL|MLB_HCTL_RST0_MASK|macro|MLB_HCTL_RST0_MASK
DECL|MLB_HCTL_RST0_SHIFT|macro|MLB_HCTL_RST0_SHIFT
DECL|MLB_HCTL_RST1_MASK|macro|MLB_HCTL_RST1_MASK
DECL|MLB_HCTL_RST1_SHIFT|macro|MLB_HCTL_RST1_SHIFT
DECL|MLB_HCTL|macro|MLB_HCTL
DECL|MLB_IRCI_IRQn|enumerator|MLB_IRCI_IRQn = 117, /**< Interrupt request for channels [31:0]. Interrupt request for channels [63:32] available on IRQ #149 if SMX bit is set in MLB150 AHB control register (ACTL), otherwise interrupt for channels [63:32] interrupt is available on IRQ #158. */
DECL|MLB_LOCI_IRQn|enumerator|MLB_LOCI_IRQn = 126, /**< Logical OR of channel[63:32] interrupt requests. */
DECL|MLB_MADR_ADDR_13_8_MASK|macro|MLB_MADR_ADDR_13_8_MASK
DECL|MLB_MADR_ADDR_13_8_SHIFT|macro|MLB_MADR_ADDR_13_8_SHIFT
DECL|MLB_MADR_ADDR_13_8|macro|MLB_MADR_ADDR_13_8
DECL|MLB_MADR_ADDR_7_0_MASK|macro|MLB_MADR_ADDR_7_0_MASK
DECL|MLB_MADR_ADDR_7_0_SHIFT|macro|MLB_MADR_ADDR_7_0_SHIFT
DECL|MLB_MADR_ADDR_7_0|macro|MLB_MADR_ADDR_7_0
DECL|MLB_MADR_REG|macro|MLB_MADR_REG
DECL|MLB_MADR_TB_MASK|macro|MLB_MADR_TB_MASK
DECL|MLB_MADR_TB_SHIFT|macro|MLB_MADR_TB_SHIFT
DECL|MLB_MADR_WNR_MASK|macro|MLB_MADR_WNR_MASK
DECL|MLB_MADR_WNR_SHIFT|macro|MLB_MADR_WNR_SHIFT
DECL|MLB_MADR|macro|MLB_MADR
DECL|MLB_MCTL_REG|macro|MLB_MCTL_REG
DECL|MLB_MCTL_XCMP_MASK|macro|MLB_MCTL_XCMP_MASK
DECL|MLB_MCTL_XCMP_SHIFT|macro|MLB_MCTL_XCMP_SHIFT
DECL|MLB_MCTL|macro|MLB_MCTL
DECL|MLB_MDAT0_DATA_31_0_MASK|macro|MLB_MDAT0_DATA_31_0_MASK
DECL|MLB_MDAT0_DATA_31_0_SHIFT|macro|MLB_MDAT0_DATA_31_0_SHIFT
DECL|MLB_MDAT0_DATA_31_0|macro|MLB_MDAT0_DATA_31_0
DECL|MLB_MDAT0_REG|macro|MLB_MDAT0_REG
DECL|MLB_MDAT0|macro|MLB_MDAT0
DECL|MLB_MDAT1_DATA_63_32_MASK|macro|MLB_MDAT1_DATA_63_32_MASK
DECL|MLB_MDAT1_DATA_63_32_SHIFT|macro|MLB_MDAT1_DATA_63_32_SHIFT
DECL|MLB_MDAT1_DATA_63_32|macro|MLB_MDAT1_DATA_63_32
DECL|MLB_MDAT1_REG|macro|MLB_MDAT1_REG
DECL|MLB_MDAT1|macro|MLB_MDAT1
DECL|MLB_MDAT2_DATA_95_64_MASK|macro|MLB_MDAT2_DATA_95_64_MASK
DECL|MLB_MDAT2_DATA_95_64_SHIFT|macro|MLB_MDAT2_DATA_95_64_SHIFT
DECL|MLB_MDAT2_DATA_95_64|macro|MLB_MDAT2_DATA_95_64
DECL|MLB_MDAT2_REG|macro|MLB_MDAT2_REG
DECL|MLB_MDAT2|macro|MLB_MDAT2
DECL|MLB_MDAT3_DATA_127_96_MASK|macro|MLB_MDAT3_DATA_127_96_MASK
DECL|MLB_MDAT3_DATA_127_96_SHIFT|macro|MLB_MDAT3_DATA_127_96_SHIFT
DECL|MLB_MDAT3_DATA_127_96|macro|MLB_MDAT3_DATA_127_96
DECL|MLB_MDAT3_REG|macro|MLB_MDAT3_REG
DECL|MLB_MDAT3|macro|MLB_MDAT3
DECL|MLB_MDWE0_MASK_31_0_MASK|macro|MLB_MDWE0_MASK_31_0_MASK
DECL|MLB_MDWE0_MASK_31_0_SHIFT|macro|MLB_MDWE0_MASK_31_0_SHIFT
DECL|MLB_MDWE0_MASK_31_0|macro|MLB_MDWE0_MASK_31_0
DECL|MLB_MDWE0_REG|macro|MLB_MDWE0_REG
DECL|MLB_MDWE0|macro|MLB_MDWE0
DECL|MLB_MDWE1_MASK_63_32_MASK|macro|MLB_MDWE1_MASK_63_32_MASK
DECL|MLB_MDWE1_MASK_63_32_SHIFT|macro|MLB_MDWE1_MASK_63_32_SHIFT
DECL|MLB_MDWE1_MASK_63_32|macro|MLB_MDWE1_MASK_63_32
DECL|MLB_MDWE1_REG|macro|MLB_MDWE1_REG
DECL|MLB_MDWE1|macro|MLB_MDWE1
DECL|MLB_MDWE2_MASK_95_64_MASK|macro|MLB_MDWE2_MASK_95_64_MASK
DECL|MLB_MDWE2_MASK_95_64_SHIFT|macro|MLB_MDWE2_MASK_95_64_SHIFT
DECL|MLB_MDWE2_MASK_95_64|macro|MLB_MDWE2_MASK_95_64
DECL|MLB_MDWE2_REG|macro|MLB_MDWE2_REG
DECL|MLB_MDWE2|macro|MLB_MDWE2
DECL|MLB_MDWE3_MASK_127_96_MASK|macro|MLB_MDWE3_MASK_127_96_MASK
DECL|MLB_MDWE3_MASK_127_96_SHIFT|macro|MLB_MDWE3_MASK_127_96_SHIFT
DECL|MLB_MDWE3_MASK_127_96|macro|MLB_MDWE3_MASK_127_96
DECL|MLB_MDWE3_REG|macro|MLB_MDWE3_REG
DECL|MLB_MDWE3|macro|MLB_MDWE3
DECL|MLB_MIEN_ARX_BREAK_MASK|macro|MLB_MIEN_ARX_BREAK_MASK
DECL|MLB_MIEN_ARX_BREAK_SHIFT|macro|MLB_MIEN_ARX_BREAK_SHIFT
DECL|MLB_MIEN_ARX_DONE_MASK|macro|MLB_MIEN_ARX_DONE_MASK
DECL|MLB_MIEN_ARX_DONE_SHIFT|macro|MLB_MIEN_ARX_DONE_SHIFT
DECL|MLB_MIEN_ARX_PE_MASK|macro|MLB_MIEN_ARX_PE_MASK
DECL|MLB_MIEN_ARX_PE_SHIFT|macro|MLB_MIEN_ARX_PE_SHIFT
DECL|MLB_MIEN_ATX_BREAK_MASK|macro|MLB_MIEN_ATX_BREAK_MASK
DECL|MLB_MIEN_ATX_BREAK_SHIFT|macro|MLB_MIEN_ATX_BREAK_SHIFT
DECL|MLB_MIEN_ATX_DONE_MASK|macro|MLB_MIEN_ATX_DONE_MASK
DECL|MLB_MIEN_ATX_DONE_SHIFT|macro|MLB_MIEN_ATX_DONE_SHIFT
DECL|MLB_MIEN_ATX_PE_MASK|macro|MLB_MIEN_ATX_PE_MASK
DECL|MLB_MIEN_ATX_PE_SHIFT|macro|MLB_MIEN_ATX_PE_SHIFT
DECL|MLB_MIEN_CRX_BREAK_MASK|macro|MLB_MIEN_CRX_BREAK_MASK
DECL|MLB_MIEN_CRX_BREAK_SHIFT|macro|MLB_MIEN_CRX_BREAK_SHIFT
DECL|MLB_MIEN_CRX_DONE_MASK|macro|MLB_MIEN_CRX_DONE_MASK
DECL|MLB_MIEN_CRX_DONE_SHIFT|macro|MLB_MIEN_CRX_DONE_SHIFT
DECL|MLB_MIEN_CRX_PE_MASK|macro|MLB_MIEN_CRX_PE_MASK
DECL|MLB_MIEN_CRX_PE_SHIFT|macro|MLB_MIEN_CRX_PE_SHIFT
DECL|MLB_MIEN_CTX_BREAK_MASK|macro|MLB_MIEN_CTX_BREAK_MASK
DECL|MLB_MIEN_CTX_BREAK_SHIFT|macro|MLB_MIEN_CTX_BREAK_SHIFT
DECL|MLB_MIEN_CTX_DONE_MASK|macro|MLB_MIEN_CTX_DONE_MASK
DECL|MLB_MIEN_CTX_DONE_SHIFT|macro|MLB_MIEN_CTX_DONE_SHIFT
DECL|MLB_MIEN_CTX_PE_MASK|macro|MLB_MIEN_CTX_PE_MASK
DECL|MLB_MIEN_CTX_PE_SHIFT|macro|MLB_MIEN_CTX_PE_SHIFT
DECL|MLB_MIEN_ISOC_BUFO_MASK|macro|MLB_MIEN_ISOC_BUFO_MASK
DECL|MLB_MIEN_ISOC_BUFO_SHIFT|macro|MLB_MIEN_ISOC_BUFO_SHIFT
DECL|MLB_MIEN_ISOC_PE_MASK|macro|MLB_MIEN_ISOC_PE_MASK
DECL|MLB_MIEN_ISOC_PE_SHIFT|macro|MLB_MIEN_ISOC_PE_SHIFT
DECL|MLB_MIEN_REG|macro|MLB_MIEN_REG
DECL|MLB_MIEN_SYNC_PE_MASK|macro|MLB_MIEN_SYNC_PE_MASK
DECL|MLB_MIEN_SYNC_PE_SHIFT|macro|MLB_MIEN_SYNC_PE_SHIFT
DECL|MLB_MIEN|macro|MLB_MIEN
DECL|MLB_MLBC0_ASYRETRY_MASK|macro|MLB_MLBC0_ASYRETRY_MASK
DECL|MLB_MLBC0_ASYRETRY_SHIFT|macro|MLB_MLBC0_ASYRETRY_SHIFT
DECL|MLB_MLBC0_CTLRETRY_MASK|macro|MLB_MLBC0_CTLRETRY_MASK
DECL|MLB_MLBC0_CTLRETRY_SHIFT|macro|MLB_MLBC0_CTLRETRY_SHIFT
DECL|MLB_MLBC0_FCNT_MASK|macro|MLB_MLBC0_FCNT_MASK
DECL|MLB_MLBC0_FCNT_SHIFT|macro|MLB_MLBC0_FCNT_SHIFT
DECL|MLB_MLBC0_FCNT|macro|MLB_MLBC0_FCNT
DECL|MLB_MLBC0_MLBCLK_2_0_MASK|macro|MLB_MLBC0_MLBCLK_2_0_MASK
DECL|MLB_MLBC0_MLBCLK_2_0_SHIFT|macro|MLB_MLBC0_MLBCLK_2_0_SHIFT
DECL|MLB_MLBC0_MLBCLK_2_0|macro|MLB_MLBC0_MLBCLK_2_0
DECL|MLB_MLBC0_MLBEN_MASK|macro|MLB_MLBC0_MLBEN_MASK
DECL|MLB_MLBC0_MLBEN_SHIFT|macro|MLB_MLBC0_MLBEN_SHIFT
DECL|MLB_MLBC0_MLBLK_MASK|macro|MLB_MLBC0_MLBLK_MASK
DECL|MLB_MLBC0_MLBLK_SHIFT|macro|MLB_MLBC0_MLBLK_SHIFT
DECL|MLB_MLBC0_REG|macro|MLB_MLBC0_REG
DECL|MLB_MLBC0|macro|MLB_MLBC0
DECL|MLB_MLBC1_CLKM_MASK|macro|MLB_MLBC1_CLKM_MASK
DECL|MLB_MLBC1_CLKM_SHIFT|macro|MLB_MLBC1_CLKM_SHIFT
DECL|MLB_MLBC1_LOCK_MASK|macro|MLB_MLBC1_LOCK_MASK
DECL|MLB_MLBC1_LOCK_SHIFT|macro|MLB_MLBC1_LOCK_SHIFT
DECL|MLB_MLBC1_NDA_7_0_MASK|macro|MLB_MLBC1_NDA_7_0_MASK
DECL|MLB_MLBC1_NDA_7_0_SHIFT|macro|MLB_MLBC1_NDA_7_0_SHIFT
DECL|MLB_MLBC1_NDA_7_0|macro|MLB_MLBC1_NDA_7_0
DECL|MLB_MLBC1_REG|macro|MLB_MLBC1_REG
DECL|MLB_MLBC1|macro|MLB_MLBC1
DECL|MLB_MLBPC2_MORCD_MASK|macro|MLB_MLBPC2_MORCD_MASK
DECL|MLB_MLBPC2_MORCD_SHIFT|macro|MLB_MLBPC2_MORCD_SHIFT
DECL|MLB_MLBPC2_MORCD|macro|MLB_MLBPC2_MORCD
DECL|MLB_MLBPC2_MORCE_MASK|macro|MLB_MLBPC2_MORCE_MASK
DECL|MLB_MLBPC2_MORCE_SHIFT|macro|MLB_MLBPC2_MORCE_SHIFT
DECL|MLB_MLBPC2_REG|macro|MLB_MLBPC2_REG
DECL|MLB_MLBPC2_SDOPC_MASK|macro|MLB_MLBPC2_SDOPC_MASK
DECL|MLB_MLBPC2_SDOPC_SHIFT|macro|MLB_MLBPC2_SDOPC_SHIFT
DECL|MLB_MLBPC2|macro|MLB_MLBPC2
DECL|MLB_MLB_CLK_IN_SELECT_INPUT|member|__IO uint32_t MLB_MLB_CLK_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7E8 */
DECL|MLB_MLB_DATA_IN_SELECT_INPUT|member|__IO uint32_t MLB_MLB_DATA_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7EC */
DECL|MLB_MLB_SIG_IN_SELECT_INPUT|member|__IO uint32_t MLB_MLB_SIG_IN_SELECT_INPUT; /**< Select Input Register, offset: 0x7F0 */
DECL|MLB_MS0_MCS_31_0_MASK|macro|MLB_MS0_MCS_31_0_MASK
DECL|MLB_MS0_MCS_31_0_SHIFT|macro|MLB_MS0_MCS_31_0_SHIFT
DECL|MLB_MS0_MCS_31_0|macro|MLB_MS0_MCS_31_0
DECL|MLB_MS0_REG|macro|MLB_MS0_REG
DECL|MLB_MS0|macro|MLB_MS0
DECL|MLB_MS1_MCS_63_32_MASK|macro|MLB_MS1_MCS_63_32_MASK
DECL|MLB_MS1_MCS_63_32_SHIFT|macro|MLB_MS1_MCS_63_32_SHIFT
DECL|MLB_MS1_MCS_63_32|macro|MLB_MS1_MCS_63_32
DECL|MLB_MS1_REG|macro|MLB_MS1_REG
DECL|MLB_MS1|macro|MLB_MS1
DECL|MLB_MSD_REG|macro|MLB_MSD_REG
DECL|MLB_MSD_SD0_7_0_MASK|macro|MLB_MSD_SD0_7_0_MASK
DECL|MLB_MSD_SD0_7_0_SHIFT|macro|MLB_MSD_SD0_7_0_SHIFT
DECL|MLB_MSD_SD0_7_0|macro|MLB_MSD_SD0_7_0
DECL|MLB_MSD_SD1_7_0_MASK|macro|MLB_MSD_SD1_7_0_MASK
DECL|MLB_MSD_SD1_7_0_SHIFT|macro|MLB_MSD_SD1_7_0_SHIFT
DECL|MLB_MSD_SD1_7_0|macro|MLB_MSD_SD1_7_0
DECL|MLB_MSD_SD2_7_0_MASK|macro|MLB_MSD_SD2_7_0_MASK
DECL|MLB_MSD_SD2_7_0_SHIFT|macro|MLB_MSD_SD2_7_0_SHIFT
DECL|MLB_MSD_SD2_7_0|macro|MLB_MSD_SD2_7_0
DECL|MLB_MSD_SD3_7_0_MASK|macro|MLB_MSD_SD3_7_0_MASK
DECL|MLB_MSD_SD3_7_0_SHIFT|macro|MLB_MSD_SD3_7_0_SHIFT
DECL|MLB_MSD_SD3_7_0|macro|MLB_MSD_SD3_7_0
DECL|MLB_MSD|macro|MLB_MSD
DECL|MLB_MSS_CSSYSCMD_MASK|macro|MLB_MSS_CSSYSCMD_MASK
DECL|MLB_MSS_CSSYSCMD_SHIFT|macro|MLB_MSS_CSSYSCMD_SHIFT
DECL|MLB_MSS_LKSYSCMD_MASK|macro|MLB_MSS_LKSYSCMD_MASK
DECL|MLB_MSS_LKSYSCMD_SHIFT|macro|MLB_MSS_LKSYSCMD_SHIFT
DECL|MLB_MSS_REG|macro|MLB_MSS_REG
DECL|MLB_MSS_RSTSYSCMD_MASK|macro|MLB_MSS_RSTSYSCMD_MASK
DECL|MLB_MSS_RSTSYSCMD_SHIFT|macro|MLB_MSS_RSTSYSCMD_SHIFT
DECL|MLB_MSS_SERVREQ_MASK|macro|MLB_MSS_SERVREQ_MASK
DECL|MLB_MSS_SERVREQ_SHIFT|macro|MLB_MSS_SERVREQ_SHIFT
DECL|MLB_MSS_SWSYSCMD_MASK|macro|MLB_MSS_SWSYSCMD_MASK
DECL|MLB_MSS_SWSYSCMD_SHIFT|macro|MLB_MSS_SWSYSCMD_SHIFT
DECL|MLB_MSS_ULKSYSCMD_MASK|macro|MLB_MSS_ULKSYSCMD_MASK
DECL|MLB_MSS_ULKSYSCMD_SHIFT|macro|MLB_MSS_ULKSYSCMD_SHIFT
DECL|MLB_MSS|macro|MLB_MSS
DECL|MLB_MemMapPtr|typedef|} MLB_Type, *MLB_MemMapPtr;
DECL|MLB_Type|typedef|} MLB_Type, *MLB_MemMapPtr;
DECL|MLB|macro|MLB
DECL|MMC_BOOT|member|__IO uint32_t MMC_BOOT; /**< MMC Boot Register, offset: 0xC4 */
DECL|MMDC_BASE_ADDRS|macro|MMDC_BASE_ADDRS
DECL|MMDC_BASE_PTRS|macro|MMDC_BASE_PTRS
DECL|MMDC_BASE_PTR|macro|MMDC_BASE_PTR
DECL|MMDC_BASE|macro|MMDC_BASE
DECL|MMDC_MAARCR_ARCR_ACC_HIT_MASK|macro|MMDC_MAARCR_ARCR_ACC_HIT_MASK
DECL|MMDC_MAARCR_ARCR_ACC_HIT_SHIFT|macro|MMDC_MAARCR_ARCR_ACC_HIT_SHIFT
DECL|MMDC_MAARCR_ARCR_ACC_HIT|macro|MMDC_MAARCR_ARCR_ACC_HIT
DECL|MMDC_MAARCR_ARCR_DYN_JMP_MASK|macro|MMDC_MAARCR_ARCR_DYN_JMP_MASK
DECL|MMDC_MAARCR_ARCR_DYN_JMP_SHIFT|macro|MMDC_MAARCR_ARCR_DYN_JMP_SHIFT
DECL|MMDC_MAARCR_ARCR_DYN_JMP|macro|MMDC_MAARCR_ARCR_DYN_JMP
DECL|MMDC_MAARCR_ARCR_DYN_MAX_MASK|macro|MMDC_MAARCR_ARCR_DYN_MAX_MASK
DECL|MMDC_MAARCR_ARCR_DYN_MAX_SHIFT|macro|MMDC_MAARCR_ARCR_DYN_MAX_SHIFT
DECL|MMDC_MAARCR_ARCR_DYN_MAX|macro|MMDC_MAARCR_ARCR_DYN_MAX
DECL|MMDC_MAARCR_ARCR_EXC_ERR_EN_MASK|macro|MMDC_MAARCR_ARCR_EXC_ERR_EN_MASK
DECL|MMDC_MAARCR_ARCR_EXC_ERR_EN_SHIFT|macro|MMDC_MAARCR_ARCR_EXC_ERR_EN_SHIFT
DECL|MMDC_MAARCR_ARCR_GUARD_MASK|macro|MMDC_MAARCR_ARCR_GUARD_MASK
DECL|MMDC_MAARCR_ARCR_GUARD_SHIFT|macro|MMDC_MAARCR_ARCR_GUARD_SHIFT
DECL|MMDC_MAARCR_ARCR_GUARD|macro|MMDC_MAARCR_ARCR_GUARD
DECL|MMDC_MAARCR_ARCR_PAG_HIT_MASK|macro|MMDC_MAARCR_ARCR_PAG_HIT_MASK
DECL|MMDC_MAARCR_ARCR_PAG_HIT_SHIFT|macro|MMDC_MAARCR_ARCR_PAG_HIT_SHIFT
DECL|MMDC_MAARCR_ARCR_PAG_HIT|macro|MMDC_MAARCR_ARCR_PAG_HIT
DECL|MMDC_MAARCR_ARCR_RCH_EN_MASK|macro|MMDC_MAARCR_ARCR_RCH_EN_MASK
DECL|MMDC_MAARCR_ARCR_RCH_EN_SHIFT|macro|MMDC_MAARCR_ARCR_RCH_EN_SHIFT
DECL|MMDC_MAARCR_ARCR_SEC_ERR_EN_MASK|macro|MMDC_MAARCR_ARCR_SEC_ERR_EN_MASK
DECL|MMDC_MAARCR_ARCR_SEC_ERR_EN_SHIFT|macro|MMDC_MAARCR_ARCR_SEC_ERR_EN_SHIFT
DECL|MMDC_MAARCR_ARCR_SEC_ERR_LOCK_MASK|macro|MMDC_MAARCR_ARCR_SEC_ERR_LOCK_MASK
DECL|MMDC_MAARCR_ARCR_SEC_ERR_LOCK_SHIFT|macro|MMDC_MAARCR_ARCR_SEC_ERR_LOCK_SHIFT
DECL|MMDC_MAARCR_REG|macro|MMDC_MAARCR_REG
DECL|MMDC_MAARCR|macro|MMDC_MAARCR
DECL|MMDC_MADPCR0_CYC_OVF_MASK|macro|MMDC_MADPCR0_CYC_OVF_MASK
DECL|MMDC_MADPCR0_CYC_OVF_SHIFT|macro|MMDC_MADPCR0_CYC_OVF_SHIFT
DECL|MMDC_MADPCR0_DBG_EN_MASK|macro|MMDC_MADPCR0_DBG_EN_MASK
DECL|MMDC_MADPCR0_DBG_EN_SHIFT|macro|MMDC_MADPCR0_DBG_EN_SHIFT
DECL|MMDC_MADPCR0_DBG_RST_MASK|macro|MMDC_MADPCR0_DBG_RST_MASK
DECL|MMDC_MADPCR0_DBG_RST_SHIFT|macro|MMDC_MADPCR0_DBG_RST_SHIFT
DECL|MMDC_MADPCR0_PRF_FRZ_MASK|macro|MMDC_MADPCR0_PRF_FRZ_MASK
DECL|MMDC_MADPCR0_PRF_FRZ_SHIFT|macro|MMDC_MADPCR0_PRF_FRZ_SHIFT
DECL|MMDC_MADPCR0_REG|macro|MMDC_MADPCR0_REG
DECL|MMDC_MADPCR0_SBS_EN_MASK|macro|MMDC_MADPCR0_SBS_EN_MASK
DECL|MMDC_MADPCR0_SBS_EN_SHIFT|macro|MMDC_MADPCR0_SBS_EN_SHIFT
DECL|MMDC_MADPCR0_SBS_MASK|macro|MMDC_MADPCR0_SBS_MASK
DECL|MMDC_MADPCR0_SBS_SHIFT|macro|MMDC_MADPCR0_SBS_SHIFT
DECL|MMDC_MADPCR0|macro|MMDC_MADPCR0
DECL|MMDC_MADPCR1_PRF_AXI_IDMASK_MASK|macro|MMDC_MADPCR1_PRF_AXI_IDMASK_MASK
DECL|MMDC_MADPCR1_PRF_AXI_IDMASK_SHIFT|macro|MMDC_MADPCR1_PRF_AXI_IDMASK_SHIFT
DECL|MMDC_MADPCR1_PRF_AXI_IDMASK|macro|MMDC_MADPCR1_PRF_AXI_IDMASK
DECL|MMDC_MADPCR1_PRF_AXI_ID_MASK|macro|MMDC_MADPCR1_PRF_AXI_ID_MASK
DECL|MMDC_MADPCR1_PRF_AXI_ID_SHIFT|macro|MMDC_MADPCR1_PRF_AXI_ID_SHIFT
DECL|MMDC_MADPCR1_PRF_AXI_ID|macro|MMDC_MADPCR1_PRF_AXI_ID
DECL|MMDC_MADPCR1_REG|macro|MMDC_MADPCR1_REG
DECL|MMDC_MADPCR1|macro|MMDC_MADPCR1
DECL|MMDC_MADPSR0_CYC_COUNT_MASK|macro|MMDC_MADPSR0_CYC_COUNT_MASK
DECL|MMDC_MADPSR0_CYC_COUNT_SHIFT|macro|MMDC_MADPSR0_CYC_COUNT_SHIFT
DECL|MMDC_MADPSR0_CYC_COUNT|macro|MMDC_MADPSR0_CYC_COUNT
DECL|MMDC_MADPSR0_REG|macro|MMDC_MADPSR0_REG
DECL|MMDC_MADPSR0|macro|MMDC_MADPSR0
DECL|MMDC_MADPSR1_BUSY_COUNT_MASK|macro|MMDC_MADPSR1_BUSY_COUNT_MASK
DECL|MMDC_MADPSR1_BUSY_COUNT_SHIFT|macro|MMDC_MADPSR1_BUSY_COUNT_SHIFT
DECL|MMDC_MADPSR1_BUSY_COUNT|macro|MMDC_MADPSR1_BUSY_COUNT
DECL|MMDC_MADPSR1_REG|macro|MMDC_MADPSR1_REG
DECL|MMDC_MADPSR1|macro|MMDC_MADPSR1
DECL|MMDC_MADPSR2_RD_ACC_COUNT_MASK|macro|MMDC_MADPSR2_RD_ACC_COUNT_MASK
DECL|MMDC_MADPSR2_RD_ACC_COUNT_SHIFT|macro|MMDC_MADPSR2_RD_ACC_COUNT_SHIFT
DECL|MMDC_MADPSR2_RD_ACC_COUNT|macro|MMDC_MADPSR2_RD_ACC_COUNT
DECL|MMDC_MADPSR2_REG|macro|MMDC_MADPSR2_REG
DECL|MMDC_MADPSR2|macro|MMDC_MADPSR2
DECL|MMDC_MADPSR3_REG|macro|MMDC_MADPSR3_REG
DECL|MMDC_MADPSR3_WR_ACC_COUNT_MASK|macro|MMDC_MADPSR3_WR_ACC_COUNT_MASK
DECL|MMDC_MADPSR3_WR_ACC_COUNT_SHIFT|macro|MMDC_MADPSR3_WR_ACC_COUNT_SHIFT
DECL|MMDC_MADPSR3_WR_ACC_COUNT|macro|MMDC_MADPSR3_WR_ACC_COUNT
DECL|MMDC_MADPSR3|macro|MMDC_MADPSR3
DECL|MMDC_MADPSR4_RD_BYTES_COUNT_MASK|macro|MMDC_MADPSR4_RD_BYTES_COUNT_MASK
DECL|MMDC_MADPSR4_RD_BYTES_COUNT_SHIFT|macro|MMDC_MADPSR4_RD_BYTES_COUNT_SHIFT
DECL|MMDC_MADPSR4_RD_BYTES_COUNT|macro|MMDC_MADPSR4_RD_BYTES_COUNT
DECL|MMDC_MADPSR4_REG|macro|MMDC_MADPSR4_REG
DECL|MMDC_MADPSR4|macro|MMDC_MADPSR4
DECL|MMDC_MADPSR5_REG|macro|MMDC_MADPSR5_REG
DECL|MMDC_MADPSR5_WR_BYTES_COUNT_MASK|macro|MMDC_MADPSR5_WR_BYTES_COUNT_MASK
DECL|MMDC_MADPSR5_WR_BYTES_COUNT_SHIFT|macro|MMDC_MADPSR5_WR_BYTES_COUNT_SHIFT
DECL|MMDC_MADPSR5_WR_BYTES_COUNT|macro|MMDC_MADPSR5_WR_BYTES_COUNT
DECL|MMDC_MADPSR5|macro|MMDC_MADPSR5
DECL|MMDC_MAEXIDR0_EXC_ID_MONITOR0_MASK|macro|MMDC_MAEXIDR0_EXC_ID_MONITOR0_MASK
DECL|MMDC_MAEXIDR0_EXC_ID_MONITOR0_SHIFT|macro|MMDC_MAEXIDR0_EXC_ID_MONITOR0_SHIFT
DECL|MMDC_MAEXIDR0_EXC_ID_MONITOR0|macro|MMDC_MAEXIDR0_EXC_ID_MONITOR0
DECL|MMDC_MAEXIDR0_EXC_ID_MONITOR1_MASK|macro|MMDC_MAEXIDR0_EXC_ID_MONITOR1_MASK
DECL|MMDC_MAEXIDR0_EXC_ID_MONITOR1_SHIFT|macro|MMDC_MAEXIDR0_EXC_ID_MONITOR1_SHIFT
DECL|MMDC_MAEXIDR0_EXC_ID_MONITOR1|macro|MMDC_MAEXIDR0_EXC_ID_MONITOR1
DECL|MMDC_MAEXIDR0_REG|macro|MMDC_MAEXIDR0_REG
DECL|MMDC_MAEXIDR0|macro|MMDC_MAEXIDR0
DECL|MMDC_MAEXIDR1_EXC_ID_MONITOR2_MASK|macro|MMDC_MAEXIDR1_EXC_ID_MONITOR2_MASK
DECL|MMDC_MAEXIDR1_EXC_ID_MONITOR2_SHIFT|macro|MMDC_MAEXIDR1_EXC_ID_MONITOR2_SHIFT
DECL|MMDC_MAEXIDR1_EXC_ID_MONITOR2|macro|MMDC_MAEXIDR1_EXC_ID_MONITOR2
DECL|MMDC_MAEXIDR1_EXC_ID_MONITOR3_MASK|macro|MMDC_MAEXIDR1_EXC_ID_MONITOR3_MASK
DECL|MMDC_MAEXIDR1_EXC_ID_MONITOR3_SHIFT|macro|MMDC_MAEXIDR1_EXC_ID_MONITOR3_SHIFT
DECL|MMDC_MAEXIDR1_EXC_ID_MONITOR3|macro|MMDC_MAEXIDR1_EXC_ID_MONITOR3
DECL|MMDC_MAEXIDR1_REG|macro|MMDC_MAEXIDR1_REG
DECL|MMDC_MAEXIDR1|macro|MMDC_MAEXIDR1
DECL|MMDC_MAGENP_GP31_GP0_MASK|macro|MMDC_MAGENP_GP31_GP0_MASK
DECL|MMDC_MAGENP_GP31_GP0_SHIFT|macro|MMDC_MAGENP_GP31_GP0_SHIFT
DECL|MMDC_MAGENP_GP31_GP0|macro|MMDC_MAGENP_GP31_GP0
DECL|MMDC_MAGENP_REG|macro|MMDC_MAGENP_REG
DECL|MMDC_MAGENP|macro|MMDC_MAGENP
DECL|MMDC_MAPSR_DVACK_MASK|macro|MMDC_MAPSR_DVACK_MASK
DECL|MMDC_MAPSR_DVACK_SHIFT|macro|MMDC_MAPSR_DVACK_SHIFT
DECL|MMDC_MAPSR_DVFS_MASK|macro|MMDC_MAPSR_DVFS_MASK
DECL|MMDC_MAPSR_DVFS_SHIFT|macro|MMDC_MAPSR_DVFS_SHIFT
DECL|MMDC_MAPSR_LPACK_MASK|macro|MMDC_MAPSR_LPACK_MASK
DECL|MMDC_MAPSR_LPACK_SHIFT|macro|MMDC_MAPSR_LPACK_SHIFT
DECL|MMDC_MAPSR_LPMD_MASK|macro|MMDC_MAPSR_LPMD_MASK
DECL|MMDC_MAPSR_LPMD_SHIFT|macro|MMDC_MAPSR_LPMD_SHIFT
DECL|MMDC_MAPSR_PSD_MASK|macro|MMDC_MAPSR_PSD_MASK
DECL|MMDC_MAPSR_PSD_SHIFT|macro|MMDC_MAPSR_PSD_SHIFT
DECL|MMDC_MAPSR_PSS_MASK|macro|MMDC_MAPSR_PSS_MASK
DECL|MMDC_MAPSR_PSS_SHIFT|macro|MMDC_MAPSR_PSS_SHIFT
DECL|MMDC_MAPSR_PST_MASK|macro|MMDC_MAPSR_PST_MASK
DECL|MMDC_MAPSR_PST_SHIFT|macro|MMDC_MAPSR_PST_SHIFT
DECL|MMDC_MAPSR_PST|macro|MMDC_MAPSR_PST
DECL|MMDC_MAPSR_REG|macro|MMDC_MAPSR_REG
DECL|MMDC_MAPSR_RIS_MASK|macro|MMDC_MAPSR_RIS_MASK
DECL|MMDC_MAPSR_RIS_SHIFT|macro|MMDC_MAPSR_RIS_SHIFT
DECL|MMDC_MAPSR_WIS_MASK|macro|MMDC_MAPSR_WIS_MASK
DECL|MMDC_MAPSR_WIS_SHIFT|macro|MMDC_MAPSR_WIS_SHIFT
DECL|MMDC_MAPSR|macro|MMDC_MAPSR
DECL|MMDC_MASBS0_REG|macro|MMDC_MASBS0_REG
DECL|MMDC_MASBS0_SBS_ADDR_MASK|macro|MMDC_MASBS0_SBS_ADDR_MASK
DECL|MMDC_MASBS0_SBS_ADDR_SHIFT|macro|MMDC_MASBS0_SBS_ADDR_SHIFT
DECL|MMDC_MASBS0_SBS_ADDR|macro|MMDC_MASBS0_SBS_ADDR
DECL|MMDC_MASBS0|macro|MMDC_MASBS0
DECL|MMDC_MASBS1_REG|macro|MMDC_MASBS1_REG
DECL|MMDC_MASBS1_SBS_AXI_ID_MASK|macro|MMDC_MASBS1_SBS_AXI_ID_MASK
DECL|MMDC_MASBS1_SBS_AXI_ID_SHIFT|macro|MMDC_MASBS1_SBS_AXI_ID_SHIFT
DECL|MMDC_MASBS1_SBS_AXI_ID|macro|MMDC_MASBS1_SBS_AXI_ID
DECL|MMDC_MASBS1_SBS_BUFF_MASK|macro|MMDC_MASBS1_SBS_BUFF_MASK
DECL|MMDC_MASBS1_SBS_BUFF_SHIFT|macro|MMDC_MASBS1_SBS_BUFF_SHIFT
DECL|MMDC_MASBS1_SBS_BURST_MASK|macro|MMDC_MASBS1_SBS_BURST_MASK
DECL|MMDC_MASBS1_SBS_BURST_SHIFT|macro|MMDC_MASBS1_SBS_BURST_SHIFT
DECL|MMDC_MASBS1_SBS_BURST|macro|MMDC_MASBS1_SBS_BURST
DECL|MMDC_MASBS1_SBS_LEN_MASK|macro|MMDC_MASBS1_SBS_LEN_MASK
DECL|MMDC_MASBS1_SBS_LEN_SHIFT|macro|MMDC_MASBS1_SBS_LEN_SHIFT
DECL|MMDC_MASBS1_SBS_LEN|macro|MMDC_MASBS1_SBS_LEN
DECL|MMDC_MASBS1_SBS_LOCK_MASK|macro|MMDC_MASBS1_SBS_LOCK_MASK
DECL|MMDC_MASBS1_SBS_LOCK_SHIFT|macro|MMDC_MASBS1_SBS_LOCK_SHIFT
DECL|MMDC_MASBS1_SBS_LOCK|macro|MMDC_MASBS1_SBS_LOCK
DECL|MMDC_MASBS1_SBS_PROT_MASK|macro|MMDC_MASBS1_SBS_PROT_MASK
DECL|MMDC_MASBS1_SBS_PROT_SHIFT|macro|MMDC_MASBS1_SBS_PROT_SHIFT
DECL|MMDC_MASBS1_SBS_PROT|macro|MMDC_MASBS1_SBS_PROT
DECL|MMDC_MASBS1_SBS_SIZE_MASK|macro|MMDC_MASBS1_SBS_SIZE_MASK
DECL|MMDC_MASBS1_SBS_SIZE_SHIFT|macro|MMDC_MASBS1_SBS_SIZE_SHIFT
DECL|MMDC_MASBS1_SBS_SIZE|macro|MMDC_MASBS1_SBS_SIZE
DECL|MMDC_MASBS1_SBS_TYPE_MASK|macro|MMDC_MASBS1_SBS_TYPE_MASK
DECL|MMDC_MASBS1_SBS_TYPE_SHIFT|macro|MMDC_MASBS1_SBS_TYPE_SHIFT
DECL|MMDC_MASBS1_SBS_VLD_MASK|macro|MMDC_MASBS1_SBS_VLD_MASK
DECL|MMDC_MASBS1_SBS_VLD_SHIFT|macro|MMDC_MASBS1_SBS_VLD_SHIFT
DECL|MMDC_MASBS1|macro|MMDC_MASBS1
DECL|MMDC_MDASP_CS0_END_MASK|macro|MMDC_MDASP_CS0_END_MASK
DECL|MMDC_MDASP_CS0_END_SHIFT|macro|MMDC_MDASP_CS0_END_SHIFT
DECL|MMDC_MDASP_CS0_END|macro|MMDC_MDASP_CS0_END
DECL|MMDC_MDASP_REG|macro|MMDC_MDASP_REG
DECL|MMDC_MDASP|macro|MMDC_MDASP
DECL|MMDC_MDCFG0_REG|macro|MMDC_MDCFG0_REG
DECL|MMDC_MDCFG0_tCL_MASK|macro|MMDC_MDCFG0_tCL_MASK
DECL|MMDC_MDCFG0_tCL_SHIFT|macro|MMDC_MDCFG0_tCL_SHIFT
DECL|MMDC_MDCFG0_tCL|macro|MMDC_MDCFG0_tCL
DECL|MMDC_MDCFG0_tFAW_MASK|macro|MMDC_MDCFG0_tFAW_MASK
DECL|MMDC_MDCFG0_tFAW_SHIFT|macro|MMDC_MDCFG0_tFAW_SHIFT
DECL|MMDC_MDCFG0_tFAW|macro|MMDC_MDCFG0_tFAW
DECL|MMDC_MDCFG0_tRFC_MASK|macro|MMDC_MDCFG0_tRFC_MASK
DECL|MMDC_MDCFG0_tRFC_SHIFT|macro|MMDC_MDCFG0_tRFC_SHIFT
DECL|MMDC_MDCFG0_tRFC|macro|MMDC_MDCFG0_tRFC
DECL|MMDC_MDCFG0_tXPDLL_MASK|macro|MMDC_MDCFG0_tXPDLL_MASK
DECL|MMDC_MDCFG0_tXPDLL_SHIFT|macro|MMDC_MDCFG0_tXPDLL_SHIFT
DECL|MMDC_MDCFG0_tXPDLL|macro|MMDC_MDCFG0_tXPDLL
DECL|MMDC_MDCFG0_tXP_MASK|macro|MMDC_MDCFG0_tXP_MASK
DECL|MMDC_MDCFG0_tXP_SHIFT|macro|MMDC_MDCFG0_tXP_SHIFT
DECL|MMDC_MDCFG0_tXP|macro|MMDC_MDCFG0_tXP
DECL|MMDC_MDCFG0_tXS_MASK|macro|MMDC_MDCFG0_tXS_MASK
DECL|MMDC_MDCFG0_tXS_SHIFT|macro|MMDC_MDCFG0_tXS_SHIFT
DECL|MMDC_MDCFG0_tXS|macro|MMDC_MDCFG0_tXS
DECL|MMDC_MDCFG0|macro|MMDC_MDCFG0
DECL|MMDC_MDCFG1_REG|macro|MMDC_MDCFG1_REG
DECL|MMDC_MDCFG1_tCWL_MASK|macro|MMDC_MDCFG1_tCWL_MASK
DECL|MMDC_MDCFG1_tCWL_SHIFT|macro|MMDC_MDCFG1_tCWL_SHIFT
DECL|MMDC_MDCFG1_tCWL|macro|MMDC_MDCFG1_tCWL
DECL|MMDC_MDCFG1_tMRD_MASK|macro|MMDC_MDCFG1_tMRD_MASK
DECL|MMDC_MDCFG1_tMRD_SHIFT|macro|MMDC_MDCFG1_tMRD_SHIFT
DECL|MMDC_MDCFG1_tMRD|macro|MMDC_MDCFG1_tMRD
DECL|MMDC_MDCFG1_tRAS_MASK|macro|MMDC_MDCFG1_tRAS_MASK
DECL|MMDC_MDCFG1_tRAS_SHIFT|macro|MMDC_MDCFG1_tRAS_SHIFT
DECL|MMDC_MDCFG1_tRAS|macro|MMDC_MDCFG1_tRAS
DECL|MMDC_MDCFG1_tRCD_MASK|macro|MMDC_MDCFG1_tRCD_MASK
DECL|MMDC_MDCFG1_tRCD_SHIFT|macro|MMDC_MDCFG1_tRCD_SHIFT
DECL|MMDC_MDCFG1_tRCD|macro|MMDC_MDCFG1_tRCD
DECL|MMDC_MDCFG1_tRC_MASK|macro|MMDC_MDCFG1_tRC_MASK
DECL|MMDC_MDCFG1_tRC_SHIFT|macro|MMDC_MDCFG1_tRC_SHIFT
DECL|MMDC_MDCFG1_tRC|macro|MMDC_MDCFG1_tRC
DECL|MMDC_MDCFG1_tRPA_MASK|macro|MMDC_MDCFG1_tRPA_MASK
DECL|MMDC_MDCFG1_tRPA_SHIFT|macro|MMDC_MDCFG1_tRPA_SHIFT
DECL|MMDC_MDCFG1_tRP_MASK|macro|MMDC_MDCFG1_tRP_MASK
DECL|MMDC_MDCFG1_tRP_SHIFT|macro|MMDC_MDCFG1_tRP_SHIFT
DECL|MMDC_MDCFG1_tRP|macro|MMDC_MDCFG1_tRP
DECL|MMDC_MDCFG1_tWR_MASK|macro|MMDC_MDCFG1_tWR_MASK
DECL|MMDC_MDCFG1_tWR_SHIFT|macro|MMDC_MDCFG1_tWR_SHIFT
DECL|MMDC_MDCFG1_tWR|macro|MMDC_MDCFG1_tWR
DECL|MMDC_MDCFG1|macro|MMDC_MDCFG1
DECL|MMDC_MDCFG2_REG|macro|MMDC_MDCFG2_REG
DECL|MMDC_MDCFG2_tDLLK_MASK|macro|MMDC_MDCFG2_tDLLK_MASK
DECL|MMDC_MDCFG2_tDLLK_SHIFT|macro|MMDC_MDCFG2_tDLLK_SHIFT
DECL|MMDC_MDCFG2_tDLLK|macro|MMDC_MDCFG2_tDLLK
DECL|MMDC_MDCFG2_tRRD_MASK|macro|MMDC_MDCFG2_tRRD_MASK
DECL|MMDC_MDCFG2_tRRD_SHIFT|macro|MMDC_MDCFG2_tRRD_SHIFT
DECL|MMDC_MDCFG2_tRRD|macro|MMDC_MDCFG2_tRRD
DECL|MMDC_MDCFG2_tRTP_MASK|macro|MMDC_MDCFG2_tRTP_MASK
DECL|MMDC_MDCFG2_tRTP_SHIFT|macro|MMDC_MDCFG2_tRTP_SHIFT
DECL|MMDC_MDCFG2_tRTP|macro|MMDC_MDCFG2_tRTP
DECL|MMDC_MDCFG2_tWTR_MASK|macro|MMDC_MDCFG2_tWTR_MASK
DECL|MMDC_MDCFG2_tWTR_SHIFT|macro|MMDC_MDCFG2_tWTR_SHIFT
DECL|MMDC_MDCFG2_tWTR|macro|MMDC_MDCFG2_tWTR
DECL|MMDC_MDCFG2|macro|MMDC_MDCFG2
DECL|MMDC_MDCFG3LP_RC_LP_MASK|macro|MMDC_MDCFG3LP_RC_LP_MASK
DECL|MMDC_MDCFG3LP_RC_LP_SHIFT|macro|MMDC_MDCFG3LP_RC_LP_SHIFT
DECL|MMDC_MDCFG3LP_RC_LP|macro|MMDC_MDCFG3LP_RC_LP
DECL|MMDC_MDCFG3LP_REG|macro|MMDC_MDCFG3LP_REG
DECL|MMDC_MDCFG3LP_tRCD_LP_MASK|macro|MMDC_MDCFG3LP_tRCD_LP_MASK
DECL|MMDC_MDCFG3LP_tRCD_LP_SHIFT|macro|MMDC_MDCFG3LP_tRCD_LP_SHIFT
DECL|MMDC_MDCFG3LP_tRCD_LP|macro|MMDC_MDCFG3LP_tRCD_LP
DECL|MMDC_MDCFG3LP_tRPab_LP_MASK|macro|MMDC_MDCFG3LP_tRPab_LP_MASK
DECL|MMDC_MDCFG3LP_tRPab_LP_SHIFT|macro|MMDC_MDCFG3LP_tRPab_LP_SHIFT
DECL|MMDC_MDCFG3LP_tRPab_LP|macro|MMDC_MDCFG3LP_tRPab_LP
DECL|MMDC_MDCFG3LP_tRPpb_LP_MASK|macro|MMDC_MDCFG3LP_tRPpb_LP_MASK
DECL|MMDC_MDCFG3LP_tRPpb_LP_SHIFT|macro|MMDC_MDCFG3LP_tRPpb_LP_SHIFT
DECL|MMDC_MDCFG3LP_tRPpb_LP|macro|MMDC_MDCFG3LP_tRPpb_LP
DECL|MMDC_MDCFG3LP|macro|MMDC_MDCFG3LP
DECL|MMDC_MDCTL_BL_MASK|macro|MMDC_MDCTL_BL_MASK
DECL|MMDC_MDCTL_BL_SHIFT|macro|MMDC_MDCTL_BL_SHIFT
DECL|MMDC_MDCTL_COL_MASK|macro|MMDC_MDCTL_COL_MASK
DECL|MMDC_MDCTL_COL_SHIFT|macro|MMDC_MDCTL_COL_SHIFT
DECL|MMDC_MDCTL_COL|macro|MMDC_MDCTL_COL
DECL|MMDC_MDCTL_DSIZ_MASK|macro|MMDC_MDCTL_DSIZ_MASK
DECL|MMDC_MDCTL_DSIZ_SHIFT|macro|MMDC_MDCTL_DSIZ_SHIFT
DECL|MMDC_MDCTL_DSIZ|macro|MMDC_MDCTL_DSIZ
DECL|MMDC_MDCTL_REG|macro|MMDC_MDCTL_REG
DECL|MMDC_MDCTL_ROW_MASK|macro|MMDC_MDCTL_ROW_MASK
DECL|MMDC_MDCTL_ROW_SHIFT|macro|MMDC_MDCTL_ROW_SHIFT
DECL|MMDC_MDCTL_ROW|macro|MMDC_MDCTL_ROW
DECL|MMDC_MDCTL_SDE_0_MASK|macro|MMDC_MDCTL_SDE_0_MASK
DECL|MMDC_MDCTL_SDE_0_SHIFT|macro|MMDC_MDCTL_SDE_0_SHIFT
DECL|MMDC_MDCTL_SDE_1_MASK|macro|MMDC_MDCTL_SDE_1_MASK
DECL|MMDC_MDCTL_SDE_1_SHIFT|macro|MMDC_MDCTL_SDE_1_SHIFT
DECL|MMDC_MDCTL|macro|MMDC_MDCTL
DECL|MMDC_MDMISC_ADDR_MIRROR_MASK|macro|MMDC_MDMISC_ADDR_MIRROR_MASK
DECL|MMDC_MDMISC_ADDR_MIRROR_SHIFT|macro|MMDC_MDMISC_ADDR_MIRROR_SHIFT
DECL|MMDC_MDMISC_BI_ON_MASK|macro|MMDC_MDMISC_BI_ON_MASK
DECL|MMDC_MDMISC_BI_ON_SHIFT|macro|MMDC_MDMISC_BI_ON_SHIFT
DECL|MMDC_MDMISC_CALIB_PER_CS_MASK|macro|MMDC_MDMISC_CALIB_PER_CS_MASK
DECL|MMDC_MDMISC_CALIB_PER_CS_SHIFT|macro|MMDC_MDMISC_CALIB_PER_CS_SHIFT
DECL|MMDC_MDMISC_CK1_GATING_MASK|macro|MMDC_MDMISC_CK1_GATING_MASK
DECL|MMDC_MDMISC_CK1_GATING_SHIFT|macro|MMDC_MDMISC_CK1_GATING_SHIFT
DECL|MMDC_MDMISC_CS0_RDY_MASK|macro|MMDC_MDMISC_CS0_RDY_MASK
DECL|MMDC_MDMISC_CS0_RDY_SHIFT|macro|MMDC_MDMISC_CS0_RDY_SHIFT
DECL|MMDC_MDMISC_CS1_RDY_MASK|macro|MMDC_MDMISC_CS1_RDY_MASK
DECL|MMDC_MDMISC_CS1_RDY_SHIFT|macro|MMDC_MDMISC_CS1_RDY_SHIFT
DECL|MMDC_MDMISC_DDR_4_BANK_MASK|macro|MMDC_MDMISC_DDR_4_BANK_MASK
DECL|MMDC_MDMISC_DDR_4_BANK_SHIFT|macro|MMDC_MDMISC_DDR_4_BANK_SHIFT
DECL|MMDC_MDMISC_DDR_TYPE_MASK|macro|MMDC_MDMISC_DDR_TYPE_MASK
DECL|MMDC_MDMISC_DDR_TYPE_SHIFT|macro|MMDC_MDMISC_DDR_TYPE_SHIFT
DECL|MMDC_MDMISC_DDR_TYPE|macro|MMDC_MDMISC_DDR_TYPE
DECL|MMDC_MDMISC_LHD_MASK|macro|MMDC_MDMISC_LHD_MASK
DECL|MMDC_MDMISC_LHD_SHIFT|macro|MMDC_MDMISC_LHD_SHIFT
DECL|MMDC_MDMISC_LPDDR2_S2_MASK|macro|MMDC_MDMISC_LPDDR2_S2_MASK
DECL|MMDC_MDMISC_LPDDR2_S2_SHIFT|macro|MMDC_MDMISC_LPDDR2_S2_SHIFT
DECL|MMDC_MDMISC_MIF3_MODE_MASK|macro|MMDC_MDMISC_MIF3_MODE_MASK
DECL|MMDC_MDMISC_MIF3_MODE_SHIFT|macro|MMDC_MDMISC_MIF3_MODE_SHIFT
DECL|MMDC_MDMISC_MIF3_MODE|macro|MMDC_MDMISC_MIF3_MODE
DECL|MMDC_MDMISC_RALAT_MASK|macro|MMDC_MDMISC_RALAT_MASK
DECL|MMDC_MDMISC_RALAT_SHIFT|macro|MMDC_MDMISC_RALAT_SHIFT
DECL|MMDC_MDMISC_RALAT|macro|MMDC_MDMISC_RALAT
DECL|MMDC_MDMISC_REG|macro|MMDC_MDMISC_REG
DECL|MMDC_MDMISC_RST_MASK|macro|MMDC_MDMISC_RST_MASK
DECL|MMDC_MDMISC_RST_SHIFT|macro|MMDC_MDMISC_RST_SHIFT
DECL|MMDC_MDMISC_WALAT_MASK|macro|MMDC_MDMISC_WALAT_MASK
DECL|MMDC_MDMISC_WALAT_SHIFT|macro|MMDC_MDMISC_WALAT_SHIFT
DECL|MMDC_MDMISC_WALAT|macro|MMDC_MDMISC_WALAT
DECL|MMDC_MDMISC|macro|MMDC_MDMISC
DECL|MMDC_MDMR4_REG|macro|MMDC_MDMR4_REG
DECL|MMDC_MDMR4_UPDATE_DE_ACK_MASK|macro|MMDC_MDMR4_UPDATE_DE_ACK_MASK
DECL|MMDC_MDMR4_UPDATE_DE_ACK_SHIFT|macro|MMDC_MDMR4_UPDATE_DE_ACK_SHIFT
DECL|MMDC_MDMR4_UPDATE_DE_REQ_MASK|macro|MMDC_MDMR4_UPDATE_DE_REQ_MASK
DECL|MMDC_MDMR4_UPDATE_DE_REQ_SHIFT|macro|MMDC_MDMR4_UPDATE_DE_REQ_SHIFT
DECL|MMDC_MDMR4_tRAS_DE_MASK|macro|MMDC_MDMR4_tRAS_DE_MASK
DECL|MMDC_MDMR4_tRAS_DE_SHIFT|macro|MMDC_MDMR4_tRAS_DE_SHIFT
DECL|MMDC_MDMR4_tRCD_DE_MASK|macro|MMDC_MDMR4_tRCD_DE_MASK
DECL|MMDC_MDMR4_tRCD_DE_SHIFT|macro|MMDC_MDMR4_tRCD_DE_SHIFT
DECL|MMDC_MDMR4_tRC_DE_MASK|macro|MMDC_MDMR4_tRC_DE_MASK
DECL|MMDC_MDMR4_tRC_DE_SHIFT|macro|MMDC_MDMR4_tRC_DE_SHIFT
DECL|MMDC_MDMR4_tRP_DE_MASK|macro|MMDC_MDMR4_tRP_DE_MASK
DECL|MMDC_MDMR4_tRP_DE_SHIFT|macro|MMDC_MDMR4_tRP_DE_SHIFT
DECL|MMDC_MDMR4_tRRD_DE_MASK|macro|MMDC_MDMR4_tRRD_DE_MASK
DECL|MMDC_MDMR4_tRRD_DE_SHIFT|macro|MMDC_MDMR4_tRRD_DE_SHIFT
DECL|MMDC_MDMR4|macro|MMDC_MDMR4
DECL|MMDC_MDMRR_MRR_READ_DATA0_MASK|macro|MMDC_MDMRR_MRR_READ_DATA0_MASK
DECL|MMDC_MDMRR_MRR_READ_DATA0_SHIFT|macro|MMDC_MDMRR_MRR_READ_DATA0_SHIFT
DECL|MMDC_MDMRR_MRR_READ_DATA0|macro|MMDC_MDMRR_MRR_READ_DATA0
DECL|MMDC_MDMRR_MRR_READ_DATA1_MASK|macro|MMDC_MDMRR_MRR_READ_DATA1_MASK
DECL|MMDC_MDMRR_MRR_READ_DATA1_SHIFT|macro|MMDC_MDMRR_MRR_READ_DATA1_SHIFT
DECL|MMDC_MDMRR_MRR_READ_DATA1|macro|MMDC_MDMRR_MRR_READ_DATA1
DECL|MMDC_MDMRR_MRR_READ_DATA2_MASK|macro|MMDC_MDMRR_MRR_READ_DATA2_MASK
DECL|MMDC_MDMRR_MRR_READ_DATA2_SHIFT|macro|MMDC_MDMRR_MRR_READ_DATA2_SHIFT
DECL|MMDC_MDMRR_MRR_READ_DATA2|macro|MMDC_MDMRR_MRR_READ_DATA2
DECL|MMDC_MDMRR_MRR_READ_DATA3_MASK|macro|MMDC_MDMRR_MRR_READ_DATA3_MASK
DECL|MMDC_MDMRR_MRR_READ_DATA3_SHIFT|macro|MMDC_MDMRR_MRR_READ_DATA3_SHIFT
DECL|MMDC_MDMRR_MRR_READ_DATA3|macro|MMDC_MDMRR_MRR_READ_DATA3
DECL|MMDC_MDMRR_REG|macro|MMDC_MDMRR_REG
DECL|MMDC_MDMRR|macro|MMDC_MDMRR
DECL|MMDC_MDOR_REG|macro|MMDC_MDOR_REG
DECL|MMDC_MDOR_RST_to_CKE_MASK|macro|MMDC_MDOR_RST_to_CKE_MASK
DECL|MMDC_MDOR_RST_to_CKE_SHIFT|macro|MMDC_MDOR_RST_to_CKE_SHIFT
DECL|MMDC_MDOR_RST_to_CKE|macro|MMDC_MDOR_RST_to_CKE
DECL|MMDC_MDOR_SDE_to_RST_MASK|macro|MMDC_MDOR_SDE_to_RST_MASK
DECL|MMDC_MDOR_SDE_to_RST_SHIFT|macro|MMDC_MDOR_SDE_to_RST_SHIFT
DECL|MMDC_MDOR_SDE_to_RST|macro|MMDC_MDOR_SDE_to_RST
DECL|MMDC_MDOR_tXPR_MASK|macro|MMDC_MDOR_tXPR_MASK
DECL|MMDC_MDOR_tXPR_SHIFT|macro|MMDC_MDOR_tXPR_SHIFT
DECL|MMDC_MDOR_tXPR|macro|MMDC_MDOR_tXPR
DECL|MMDC_MDOR|macro|MMDC_MDOR
DECL|MMDC_MDOTC_REG|macro|MMDC_MDOTC_REG
DECL|MMDC_MDOTC_tANPD_MASK|macro|MMDC_MDOTC_tANPD_MASK
DECL|MMDC_MDOTC_tANPD_SHIFT|macro|MMDC_MDOTC_tANPD_SHIFT
DECL|MMDC_MDOTC_tANPD|macro|MMDC_MDOTC_tANPD
DECL|MMDC_MDOTC_tAOFPD_MASK|macro|MMDC_MDOTC_tAOFPD_MASK
DECL|MMDC_MDOTC_tAOFPD_SHIFT|macro|MMDC_MDOTC_tAOFPD_SHIFT
DECL|MMDC_MDOTC_tAOFPD|macro|MMDC_MDOTC_tAOFPD
DECL|MMDC_MDOTC_tAONPD_MASK|macro|MMDC_MDOTC_tAONPD_MASK
DECL|MMDC_MDOTC_tAONPD_SHIFT|macro|MMDC_MDOTC_tAONPD_SHIFT
DECL|MMDC_MDOTC_tAONPD|macro|MMDC_MDOTC_tAONPD
DECL|MMDC_MDOTC_tAXPD_MASK|macro|MMDC_MDOTC_tAXPD_MASK
DECL|MMDC_MDOTC_tAXPD_SHIFT|macro|MMDC_MDOTC_tAXPD_SHIFT
DECL|MMDC_MDOTC_tAXPD|macro|MMDC_MDOTC_tAXPD
DECL|MMDC_MDOTC_tODTLon_MASK|macro|MMDC_MDOTC_tODTLon_MASK
DECL|MMDC_MDOTC_tODTLon_SHIFT|macro|MMDC_MDOTC_tODTLon_SHIFT
DECL|MMDC_MDOTC_tODTLon|macro|MMDC_MDOTC_tODTLon
DECL|MMDC_MDOTC_tODT_idle_off_MASK|macro|MMDC_MDOTC_tODT_idle_off_MASK
DECL|MMDC_MDOTC_tODT_idle_off_SHIFT|macro|MMDC_MDOTC_tODT_idle_off_SHIFT
DECL|MMDC_MDOTC_tODT_idle_off|macro|MMDC_MDOTC_tODT_idle_off
DECL|MMDC_MDOTC|macro|MMDC_MDOTC
DECL|MMDC_MDPDC_BOTH_CS_PD_MASK|macro|MMDC_MDPDC_BOTH_CS_PD_MASK
DECL|MMDC_MDPDC_BOTH_CS_PD_SHIFT|macro|MMDC_MDPDC_BOTH_CS_PD_SHIFT
DECL|MMDC_MDPDC_PRCT_0_MASK|macro|MMDC_MDPDC_PRCT_0_MASK
DECL|MMDC_MDPDC_PRCT_0_SHIFT|macro|MMDC_MDPDC_PRCT_0_SHIFT
DECL|MMDC_MDPDC_PRCT_0|macro|MMDC_MDPDC_PRCT_0
DECL|MMDC_MDPDC_PRCT_1_MASK|macro|MMDC_MDPDC_PRCT_1_MASK
DECL|MMDC_MDPDC_PRCT_1_SHIFT|macro|MMDC_MDPDC_PRCT_1_SHIFT
DECL|MMDC_MDPDC_PRCT_1|macro|MMDC_MDPDC_PRCT_1
DECL|MMDC_MDPDC_PWDT_0_MASK|macro|MMDC_MDPDC_PWDT_0_MASK
DECL|MMDC_MDPDC_PWDT_0_SHIFT|macro|MMDC_MDPDC_PWDT_0_SHIFT
DECL|MMDC_MDPDC_PWDT_0|macro|MMDC_MDPDC_PWDT_0
DECL|MMDC_MDPDC_PWDT_1_MASK|macro|MMDC_MDPDC_PWDT_1_MASK
DECL|MMDC_MDPDC_PWDT_1_SHIFT|macro|MMDC_MDPDC_PWDT_1_SHIFT
DECL|MMDC_MDPDC_PWDT_1|macro|MMDC_MDPDC_PWDT_1
DECL|MMDC_MDPDC_REG|macro|MMDC_MDPDC_REG
DECL|MMDC_MDPDC_SLOW_PD_MASK|macro|MMDC_MDPDC_SLOW_PD_MASK
DECL|MMDC_MDPDC_SLOW_PD_SHIFT|macro|MMDC_MDPDC_SLOW_PD_SHIFT
DECL|MMDC_MDPDC_tCKE_MASK|macro|MMDC_MDPDC_tCKE_MASK
DECL|MMDC_MDPDC_tCKE_SHIFT|macro|MMDC_MDPDC_tCKE_SHIFT
DECL|MMDC_MDPDC_tCKE|macro|MMDC_MDPDC_tCKE
DECL|MMDC_MDPDC_tCKSRE_MASK|macro|MMDC_MDPDC_tCKSRE_MASK
DECL|MMDC_MDPDC_tCKSRE_SHIFT|macro|MMDC_MDPDC_tCKSRE_SHIFT
DECL|MMDC_MDPDC_tCKSRE|macro|MMDC_MDPDC_tCKSRE
DECL|MMDC_MDPDC_tCKSRX_MASK|macro|MMDC_MDPDC_tCKSRX_MASK
DECL|MMDC_MDPDC_tCKSRX_SHIFT|macro|MMDC_MDPDC_tCKSRX_SHIFT
DECL|MMDC_MDPDC_tCKSRX|macro|MMDC_MDPDC_tCKSRX
DECL|MMDC_MDPDC|macro|MMDC_MDPDC
DECL|MMDC_MDREF_REFR_MASK|macro|MMDC_MDREF_REFR_MASK
DECL|MMDC_MDREF_REFR_SHIFT|macro|MMDC_MDREF_REFR_SHIFT
DECL|MMDC_MDREF_REFR|macro|MMDC_MDREF_REFR
DECL|MMDC_MDREF_REF_CNT_MASK|macro|MMDC_MDREF_REF_CNT_MASK
DECL|MMDC_MDREF_REF_CNT_SHIFT|macro|MMDC_MDREF_REF_CNT_SHIFT
DECL|MMDC_MDREF_REF_CNT|macro|MMDC_MDREF_REF_CNT
DECL|MMDC_MDREF_REF_SEL_MASK|macro|MMDC_MDREF_REF_SEL_MASK
DECL|MMDC_MDREF_REF_SEL_SHIFT|macro|MMDC_MDREF_REF_SEL_SHIFT
DECL|MMDC_MDREF_REF_SEL|macro|MMDC_MDREF_REF_SEL
DECL|MMDC_MDREF_REG|macro|MMDC_MDREF_REG
DECL|MMDC_MDREF_START_REF_MASK|macro|MMDC_MDREF_START_REF_MASK
DECL|MMDC_MDREF_START_REF_SHIFT|macro|MMDC_MDREF_START_REF_SHIFT
DECL|MMDC_MDREF|macro|MMDC_MDREF
DECL|MMDC_MDRWD_REG|macro|MMDC_MDRWD_REG
DECL|MMDC_MDRWD_RTR_DIFF_MASK|macro|MMDC_MDRWD_RTR_DIFF_MASK
DECL|MMDC_MDRWD_RTR_DIFF_SHIFT|macro|MMDC_MDRWD_RTR_DIFF_SHIFT
DECL|MMDC_MDRWD_RTR_DIFF|macro|MMDC_MDRWD_RTR_DIFF
DECL|MMDC_MDRWD_RTW_DIFF_MASK|macro|MMDC_MDRWD_RTW_DIFF_MASK
DECL|MMDC_MDRWD_RTW_DIFF_SHIFT|macro|MMDC_MDRWD_RTW_DIFF_SHIFT
DECL|MMDC_MDRWD_RTW_DIFF|macro|MMDC_MDRWD_RTW_DIFF
DECL|MMDC_MDRWD_RTW_SAME_MASK|macro|MMDC_MDRWD_RTW_SAME_MASK
DECL|MMDC_MDRWD_RTW_SAME_SHIFT|macro|MMDC_MDRWD_RTW_SAME_SHIFT
DECL|MMDC_MDRWD_RTW_SAME|macro|MMDC_MDRWD_RTW_SAME
DECL|MMDC_MDRWD_WTR_DIFF_MASK|macro|MMDC_MDRWD_WTR_DIFF_MASK
DECL|MMDC_MDRWD_WTR_DIFF_SHIFT|macro|MMDC_MDRWD_WTR_DIFF_SHIFT
DECL|MMDC_MDRWD_WTR_DIFF|macro|MMDC_MDRWD_WTR_DIFF
DECL|MMDC_MDRWD_WTW_DIFF_MASK|macro|MMDC_MDRWD_WTW_DIFF_MASK
DECL|MMDC_MDRWD_WTW_DIFF_SHIFT|macro|MMDC_MDRWD_WTW_DIFF_SHIFT
DECL|MMDC_MDRWD_WTW_DIFF|macro|MMDC_MDRWD_WTW_DIFF
DECL|MMDC_MDRWD_tDAI_MASK|macro|MMDC_MDRWD_tDAI_MASK
DECL|MMDC_MDRWD_tDAI_SHIFT|macro|MMDC_MDRWD_tDAI_SHIFT
DECL|MMDC_MDRWD_tDAI|macro|MMDC_MDRWD_tDAI
DECL|MMDC_MDRWD|macro|MMDC_MDRWD
DECL|MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_MASK|macro|MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_MASK
DECL|MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_SHIFT|macro|MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR_SHIFT
DECL|MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR|macro|MMDC_MDSCR_CMD_ADDR_LSB_MR_ADDR
DECL|MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_MASK|macro|MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_MASK
DECL|MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_SHIFT|macro|MMDC_MDSCR_CMD_ADDR_MSB_MR_OP_SHIFT
DECL|MMDC_MDSCR_CMD_ADDR_MSB_MR_OP|macro|MMDC_MDSCR_CMD_ADDR_MSB_MR_OP
DECL|MMDC_MDSCR_CMD_BA_MASK|macro|MMDC_MDSCR_CMD_BA_MASK
DECL|MMDC_MDSCR_CMD_BA_SHIFT|macro|MMDC_MDSCR_CMD_BA_SHIFT
DECL|MMDC_MDSCR_CMD_BA|macro|MMDC_MDSCR_CMD_BA
DECL|MMDC_MDSCR_CMD_CS_MASK|macro|MMDC_MDSCR_CMD_CS_MASK
DECL|MMDC_MDSCR_CMD_CS_SHIFT|macro|MMDC_MDSCR_CMD_CS_SHIFT
DECL|MMDC_MDSCR_CMD_MASK|macro|MMDC_MDSCR_CMD_MASK
DECL|MMDC_MDSCR_CMD_SHIFT|macro|MMDC_MDSCR_CMD_SHIFT
DECL|MMDC_MDSCR_CMD|macro|MMDC_MDSCR_CMD
DECL|MMDC_MDSCR_CON_ACK_MASK|macro|MMDC_MDSCR_CON_ACK_MASK
DECL|MMDC_MDSCR_CON_ACK_SHIFT|macro|MMDC_MDSCR_CON_ACK_SHIFT
DECL|MMDC_MDSCR_CON_REQ_MASK|macro|MMDC_MDSCR_CON_REQ_MASK
DECL|MMDC_MDSCR_CON_REQ_SHIFT|macro|MMDC_MDSCR_CON_REQ_SHIFT
DECL|MMDC_MDSCR_MRR_READ_DATA_VALID_MASK|macro|MMDC_MDSCR_MRR_READ_DATA_VALID_MASK
DECL|MMDC_MDSCR_MRR_READ_DATA_VALID_SHIFT|macro|MMDC_MDSCR_MRR_READ_DATA_VALID_SHIFT
DECL|MMDC_MDSCR_REG|macro|MMDC_MDSCR_REG
DECL|MMDC_MDSCR_WL_EN_MASK|macro|MMDC_MDSCR_WL_EN_MASK
DECL|MMDC_MDSCR_WL_EN_SHIFT|macro|MMDC_MDSCR_WL_EN_SHIFT
DECL|MMDC_MDSCR|macro|MMDC_MDSCR
DECL|MMDC_MPDCCR_CK_FT0_DCC_MASK|macro|MMDC_MPDCCR_CK_FT0_DCC_MASK
DECL|MMDC_MPDCCR_CK_FT0_DCC_SHIFT|macro|MMDC_MPDCCR_CK_FT0_DCC_SHIFT
DECL|MMDC_MPDCCR_CK_FT0_DCC|macro|MMDC_MPDCCR_CK_FT0_DCC
DECL|MMDC_MPDCCR_CK_FT1_DCC_MASK|macro|MMDC_MPDCCR_CK_FT1_DCC_MASK
DECL|MMDC_MPDCCR_CK_FT1_DCC_SHIFT|macro|MMDC_MPDCCR_CK_FT1_DCC_SHIFT
DECL|MMDC_MPDCCR_CK_FT1_DCC|macro|MMDC_MPDCCR_CK_FT1_DCC
DECL|MMDC_MPDCCR_RD_DQS0_FT_DCC_MASK|macro|MMDC_MPDCCR_RD_DQS0_FT_DCC_MASK
DECL|MMDC_MPDCCR_RD_DQS0_FT_DCC_SHIFT|macro|MMDC_MPDCCR_RD_DQS0_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_RD_DQS0_FT_DCC|macro|MMDC_MPDCCR_RD_DQS0_FT_DCC
DECL|MMDC_MPDCCR_RD_DQS1_FT_DCC_MASK|macro|MMDC_MPDCCR_RD_DQS1_FT_DCC_MASK
DECL|MMDC_MPDCCR_RD_DQS1_FT_DCC_SHIFT|macro|MMDC_MPDCCR_RD_DQS1_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_RD_DQS1_FT_DCC|macro|MMDC_MPDCCR_RD_DQS1_FT_DCC
DECL|MMDC_MPDCCR_RD_DQS2_FT_DCC_MASK|macro|MMDC_MPDCCR_RD_DQS2_FT_DCC_MASK
DECL|MMDC_MPDCCR_RD_DQS2_FT_DCC_SHIFT|macro|MMDC_MPDCCR_RD_DQS2_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_RD_DQS2_FT_DCC|macro|MMDC_MPDCCR_RD_DQS2_FT_DCC
DECL|MMDC_MPDCCR_RD_DQS3_FT_DCC_MASK|macro|MMDC_MPDCCR_RD_DQS3_FT_DCC_MASK
DECL|MMDC_MPDCCR_RD_DQS3_FT_DCC_SHIFT|macro|MMDC_MPDCCR_RD_DQS3_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_RD_DQS3_FT_DCC|macro|MMDC_MPDCCR_RD_DQS3_FT_DCC
DECL|MMDC_MPDCCR_REG|macro|MMDC_MPDCCR_REG
DECL|MMDC_MPDCCR_WR_DQS0_FT_DCC_MASK|macro|MMDC_MPDCCR_WR_DQS0_FT_DCC_MASK
DECL|MMDC_MPDCCR_WR_DQS0_FT_DCC_SHIFT|macro|MMDC_MPDCCR_WR_DQS0_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_WR_DQS0_FT_DCC|macro|MMDC_MPDCCR_WR_DQS0_FT_DCC
DECL|MMDC_MPDCCR_WR_DQS1_FT_DCC_MASK|macro|MMDC_MPDCCR_WR_DQS1_FT_DCC_MASK
DECL|MMDC_MPDCCR_WR_DQS1_FT_DCC_SHIFT|macro|MMDC_MPDCCR_WR_DQS1_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_WR_DQS1_FT_DCC|macro|MMDC_MPDCCR_WR_DQS1_FT_DCC
DECL|MMDC_MPDCCR_WR_DQS2_FT_DCC_MASK|macro|MMDC_MPDCCR_WR_DQS2_FT_DCC_MASK
DECL|MMDC_MPDCCR_WR_DQS2_FT_DCC_SHIFT|macro|MMDC_MPDCCR_WR_DQS2_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_WR_DQS2_FT_DCC|macro|MMDC_MPDCCR_WR_DQS2_FT_DCC
DECL|MMDC_MPDCCR_WR_DQS3_FT_DCC_MASK|macro|MMDC_MPDCCR_WR_DQS3_FT_DCC_MASK
DECL|MMDC_MPDCCR_WR_DQS3_FT_DCC_SHIFT|macro|MMDC_MPDCCR_WR_DQS3_FT_DCC_SHIFT
DECL|MMDC_MPDCCR_WR_DQS3_FT_DCC|macro|MMDC_MPDCCR_WR_DQS3_FT_DCC
DECL|MMDC_MPDCCR|macro|MMDC_MPDCCR
DECL|MMDC_MPDGCTRL0_DG_CMP_CYC_MASK|macro|MMDC_MPDGCTRL0_DG_CMP_CYC_MASK
DECL|MMDC_MPDGCTRL0_DG_CMP_CYC_SHIFT|macro|MMDC_MPDGCTRL0_DG_CMP_CYC_SHIFT
DECL|MMDC_MPDGCTRL0_DG_DIS_MASK|macro|MMDC_MPDGCTRL0_DG_DIS_MASK
DECL|MMDC_MPDGCTRL0_DG_DIS_SHIFT|macro|MMDC_MPDGCTRL0_DG_DIS_SHIFT
DECL|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_MASK|macro|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_MASK
DECL|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_SHIFT|macro|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0_SHIFT
DECL|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0|macro|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET0
DECL|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_MASK|macro|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_MASK
DECL|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_SHIFT|macro|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1_SHIFT
DECL|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1|macro|MMDC_MPDGCTRL0_DG_DL_ABS_OFFSET1
DECL|MMDC_MPDGCTRL0_DG_EXT_UP_MASK|macro|MMDC_MPDGCTRL0_DG_EXT_UP_MASK
DECL|MMDC_MPDGCTRL0_DG_EXT_UP_SHIFT|macro|MMDC_MPDGCTRL0_DG_EXT_UP_SHIFT
DECL|MMDC_MPDGCTRL0_DG_HC_DEL0_MASK|macro|MMDC_MPDGCTRL0_DG_HC_DEL0_MASK
DECL|MMDC_MPDGCTRL0_DG_HC_DEL0_SHIFT|macro|MMDC_MPDGCTRL0_DG_HC_DEL0_SHIFT
DECL|MMDC_MPDGCTRL0_DG_HC_DEL0|macro|MMDC_MPDGCTRL0_DG_HC_DEL0
DECL|MMDC_MPDGCTRL0_DG_HC_DEL1_MASK|macro|MMDC_MPDGCTRL0_DG_HC_DEL1_MASK
DECL|MMDC_MPDGCTRL0_DG_HC_DEL1_SHIFT|macro|MMDC_MPDGCTRL0_DG_HC_DEL1_SHIFT
DECL|MMDC_MPDGCTRL0_DG_HC_DEL1|macro|MMDC_MPDGCTRL0_DG_HC_DEL1
DECL|MMDC_MPDGCTRL0_HW_DG_EN_MASK|macro|MMDC_MPDGCTRL0_HW_DG_EN_MASK
DECL|MMDC_MPDGCTRL0_HW_DG_EN_SHIFT|macro|MMDC_MPDGCTRL0_HW_DG_EN_SHIFT
DECL|MMDC_MPDGCTRL0_HW_DG_ERR_MASK|macro|MMDC_MPDGCTRL0_HW_DG_ERR_MASK
DECL|MMDC_MPDGCTRL0_HW_DG_ERR_SHIFT|macro|MMDC_MPDGCTRL0_HW_DG_ERR_SHIFT
DECL|MMDC_MPDGCTRL0_REG|macro|MMDC_MPDGCTRL0_REG
DECL|MMDC_MPDGCTRL0_RST_RD_FIFO_MASK|macro|MMDC_MPDGCTRL0_RST_RD_FIFO_MASK
DECL|MMDC_MPDGCTRL0_RST_RD_FIFO_SHIFT|macro|MMDC_MPDGCTRL0_RST_RD_FIFO_SHIFT
DECL|MMDC_MPDGCTRL0|macro|MMDC_MPDGCTRL0
DECL|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET2_MASK|macro|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET2_MASK
DECL|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET2_SHIFT|macro|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET2_SHIFT
DECL|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET2|macro|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET2
DECL|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET3_MASK|macro|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET3_MASK
DECL|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET3_SHIFT|macro|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET3_SHIFT
DECL|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET3|macro|MMDC_MPDGCTRL1_DG_DL_ABS_OFFSET3
DECL|MMDC_MPDGCTRL1_DG_HC_DEL2_MASK|macro|MMDC_MPDGCTRL1_DG_HC_DEL2_MASK
DECL|MMDC_MPDGCTRL1_DG_HC_DEL2_SHIFT|macro|MMDC_MPDGCTRL1_DG_HC_DEL2_SHIFT
DECL|MMDC_MPDGCTRL1_DG_HC_DEL2|macro|MMDC_MPDGCTRL1_DG_HC_DEL2
DECL|MMDC_MPDGCTRL1_DG_HC_DEL3_MASK|macro|MMDC_MPDGCTRL1_DG_HC_DEL3_MASK
DECL|MMDC_MPDGCTRL1_DG_HC_DEL3_SHIFT|macro|MMDC_MPDGCTRL1_DG_HC_DEL3_SHIFT
DECL|MMDC_MPDGCTRL1_DG_HC_DEL3|macro|MMDC_MPDGCTRL1_DG_HC_DEL3
DECL|MMDC_MPDGCTRL1_REG|macro|MMDC_MPDGCTRL1_REG
DECL|MMDC_MPDGCTRL1|macro|MMDC_MPDGCTRL1
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_MASK|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_MASK
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_SHIFT|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM0_SHIFT
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM0|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM0
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_MASK|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_MASK
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_SHIFT|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM1_SHIFT
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM1|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM1
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM2_MASK|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM2_MASK
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM2_SHIFT|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM2_SHIFT
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM2|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM2
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM3_MASK|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM3_MASK
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM3_SHIFT|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM3_SHIFT
DECL|MMDC_MPDGDLST0_DG_DL_UNIT_NUM3|macro|MMDC_MPDGDLST0_DG_DL_UNIT_NUM3
DECL|MMDC_MPDGDLST0_REG|macro|MMDC_MPDGDLST0_REG
DECL|MMDC_MPDGDLST0|macro|MMDC_MPDGDLST0
DECL|MMDC_MPDGHWST0_HW_DG_LOW0_MASK|macro|MMDC_MPDGHWST0_HW_DG_LOW0_MASK
DECL|MMDC_MPDGHWST0_HW_DG_LOW0_SHIFT|macro|MMDC_MPDGHWST0_HW_DG_LOW0_SHIFT
DECL|MMDC_MPDGHWST0_HW_DG_LOW0|macro|MMDC_MPDGHWST0_HW_DG_LOW0
DECL|MMDC_MPDGHWST0_HW_DG_UP0_MASK|macro|MMDC_MPDGHWST0_HW_DG_UP0_MASK
DECL|MMDC_MPDGHWST0_HW_DG_UP0_SHIFT|macro|MMDC_MPDGHWST0_HW_DG_UP0_SHIFT
DECL|MMDC_MPDGHWST0_HW_DG_UP0|macro|MMDC_MPDGHWST0_HW_DG_UP0
DECL|MMDC_MPDGHWST0_REG|macro|MMDC_MPDGHWST0_REG
DECL|MMDC_MPDGHWST0|macro|MMDC_MPDGHWST0
DECL|MMDC_MPDGHWST1_HW_DG_LOW1_MASK|macro|MMDC_MPDGHWST1_HW_DG_LOW1_MASK
DECL|MMDC_MPDGHWST1_HW_DG_LOW1_SHIFT|macro|MMDC_MPDGHWST1_HW_DG_LOW1_SHIFT
DECL|MMDC_MPDGHWST1_HW_DG_LOW1|macro|MMDC_MPDGHWST1_HW_DG_LOW1
DECL|MMDC_MPDGHWST1_HW_DG_UP1_MASK|macro|MMDC_MPDGHWST1_HW_DG_UP1_MASK
DECL|MMDC_MPDGHWST1_HW_DG_UP1_SHIFT|macro|MMDC_MPDGHWST1_HW_DG_UP1_SHIFT
DECL|MMDC_MPDGHWST1_HW_DG_UP1|macro|MMDC_MPDGHWST1_HW_DG_UP1
DECL|MMDC_MPDGHWST1_REG|macro|MMDC_MPDGHWST1_REG
DECL|MMDC_MPDGHWST1|macro|MMDC_MPDGHWST1
DECL|MMDC_MPDGHWST2_HW_DG_LOW2_MASK|macro|MMDC_MPDGHWST2_HW_DG_LOW2_MASK
DECL|MMDC_MPDGHWST2_HW_DG_LOW2_SHIFT|macro|MMDC_MPDGHWST2_HW_DG_LOW2_SHIFT
DECL|MMDC_MPDGHWST2_HW_DG_LOW2|macro|MMDC_MPDGHWST2_HW_DG_LOW2
DECL|MMDC_MPDGHWST2_HW_DG_UP2_MASK|macro|MMDC_MPDGHWST2_HW_DG_UP2_MASK
DECL|MMDC_MPDGHWST2_HW_DG_UP2_SHIFT|macro|MMDC_MPDGHWST2_HW_DG_UP2_SHIFT
DECL|MMDC_MPDGHWST2_HW_DG_UP2|macro|MMDC_MPDGHWST2_HW_DG_UP2
DECL|MMDC_MPDGHWST2_REG|macro|MMDC_MPDGHWST2_REG
DECL|MMDC_MPDGHWST2|macro|MMDC_MPDGHWST2
DECL|MMDC_MPDGHWST3_HW_DG_LOW3_MASK|macro|MMDC_MPDGHWST3_HW_DG_LOW3_MASK
DECL|MMDC_MPDGHWST3_HW_DG_LOW3_SHIFT|macro|MMDC_MPDGHWST3_HW_DG_LOW3_SHIFT
DECL|MMDC_MPDGHWST3_HW_DG_LOW3|macro|MMDC_MPDGHWST3_HW_DG_LOW3
DECL|MMDC_MPDGHWST3_HW_DG_UP3_MASK|macro|MMDC_MPDGHWST3_HW_DG_UP3_MASK
DECL|MMDC_MPDGHWST3_HW_DG_UP3_SHIFT|macro|MMDC_MPDGHWST3_HW_DG_UP3_SHIFT
DECL|MMDC_MPDGHWST3_HW_DG_UP3|macro|MMDC_MPDGHWST3_HW_DG_UP3
DECL|MMDC_MPDGHWST3_REG|macro|MMDC_MPDGHWST3_REG
DECL|MMDC_MPDGHWST3|macro|MMDC_MPDGHWST3
DECL|MMDC_MPMUR0_FRC_MSR_MASK|macro|MMDC_MPMUR0_FRC_MSR_MASK
DECL|MMDC_MPMUR0_FRC_MSR_SHIFT|macro|MMDC_MPMUR0_FRC_MSR_SHIFT
DECL|MMDC_MPMUR0_MU_BYP_EN_MASK|macro|MMDC_MPMUR0_MU_BYP_EN_MASK
DECL|MMDC_MPMUR0_MU_BYP_EN_SHIFT|macro|MMDC_MPMUR0_MU_BYP_EN_SHIFT
DECL|MMDC_MPMUR0_MU_BYP_VAL_MASK|macro|MMDC_MPMUR0_MU_BYP_VAL_MASK
DECL|MMDC_MPMUR0_MU_BYP_VAL_SHIFT|macro|MMDC_MPMUR0_MU_BYP_VAL_SHIFT
DECL|MMDC_MPMUR0_MU_BYP_VAL|macro|MMDC_MPMUR0_MU_BYP_VAL
DECL|MMDC_MPMUR0_MU_UNIT_DEL_NUM_MASK|macro|MMDC_MPMUR0_MU_UNIT_DEL_NUM_MASK
DECL|MMDC_MPMUR0_MU_UNIT_DEL_NUM_SHIFT|macro|MMDC_MPMUR0_MU_UNIT_DEL_NUM_SHIFT
DECL|MMDC_MPMUR0_MU_UNIT_DEL_NUM|macro|MMDC_MPMUR0_MU_UNIT_DEL_NUM
DECL|MMDC_MPMUR0_REG|macro|MMDC_MPMUR0_REG
DECL|MMDC_MPMUR0|macro|MMDC_MPMUR0
DECL|MMDC_MPODTCTRL_ODT0_INT_RES_MASK|macro|MMDC_MPODTCTRL_ODT0_INT_RES_MASK
DECL|MMDC_MPODTCTRL_ODT0_INT_RES_SHIFT|macro|MMDC_MPODTCTRL_ODT0_INT_RES_SHIFT
DECL|MMDC_MPODTCTRL_ODT0_INT_RES|macro|MMDC_MPODTCTRL_ODT0_INT_RES
DECL|MMDC_MPODTCTRL_ODT1_INT_RES_MASK|macro|MMDC_MPODTCTRL_ODT1_INT_RES_MASK
DECL|MMDC_MPODTCTRL_ODT1_INT_RES_SHIFT|macro|MMDC_MPODTCTRL_ODT1_INT_RES_SHIFT
DECL|MMDC_MPODTCTRL_ODT1_INT_RES|macro|MMDC_MPODTCTRL_ODT1_INT_RES
DECL|MMDC_MPODTCTRL_ODT2_INT_RES_MASK|macro|MMDC_MPODTCTRL_ODT2_INT_RES_MASK
DECL|MMDC_MPODTCTRL_ODT2_INT_RES_SHIFT|macro|MMDC_MPODTCTRL_ODT2_INT_RES_SHIFT
DECL|MMDC_MPODTCTRL_ODT2_INT_RES|macro|MMDC_MPODTCTRL_ODT2_INT_RES
DECL|MMDC_MPODTCTRL_ODT3_INT_RES_MASK|macro|MMDC_MPODTCTRL_ODT3_INT_RES_MASK
DECL|MMDC_MPODTCTRL_ODT3_INT_RES_SHIFT|macro|MMDC_MPODTCTRL_ODT3_INT_RES_SHIFT
DECL|MMDC_MPODTCTRL_ODT3_INT_RES|macro|MMDC_MPODTCTRL_ODT3_INT_RES
DECL|MMDC_MPODTCTRL_ODT_RD_ACT_EN_MASK|macro|MMDC_MPODTCTRL_ODT_RD_ACT_EN_MASK
DECL|MMDC_MPODTCTRL_ODT_RD_ACT_EN_SHIFT|macro|MMDC_MPODTCTRL_ODT_RD_ACT_EN_SHIFT
DECL|MMDC_MPODTCTRL_ODT_RD_PAS_EN_MASK|macro|MMDC_MPODTCTRL_ODT_RD_PAS_EN_MASK
DECL|MMDC_MPODTCTRL_ODT_RD_PAS_EN_SHIFT|macro|MMDC_MPODTCTRL_ODT_RD_PAS_EN_SHIFT
DECL|MMDC_MPODTCTRL_ODT_WR_ACT_EN_MASK|macro|MMDC_MPODTCTRL_ODT_WR_ACT_EN_MASK
DECL|MMDC_MPODTCTRL_ODT_WR_ACT_EN_SHIFT|macro|MMDC_MPODTCTRL_ODT_WR_ACT_EN_SHIFT
DECL|MMDC_MPODTCTRL_ODT_WR_PAS_EN_MASK|macro|MMDC_MPODTCTRL_ODT_WR_PAS_EN_MASK
DECL|MMDC_MPODTCTRL_ODT_WR_PAS_EN_SHIFT|macro|MMDC_MPODTCTRL_ODT_WR_PAS_EN_SHIFT
DECL|MMDC_MPODTCTRL_REG|macro|MMDC_MPODTCTRL_REG
DECL|MMDC_MPODTCTRL|macro|MMDC_MPODTCTRL
DECL|MMDC_MPPDCMPR1_PDV1_MASK|macro|MMDC_MPPDCMPR1_PDV1_MASK
DECL|MMDC_MPPDCMPR1_PDV1_SHIFT|macro|MMDC_MPPDCMPR1_PDV1_SHIFT
DECL|MMDC_MPPDCMPR1_PDV1|macro|MMDC_MPPDCMPR1_PDV1
DECL|MMDC_MPPDCMPR1_PDV2_MASK|macro|MMDC_MPPDCMPR1_PDV2_MASK
DECL|MMDC_MPPDCMPR1_PDV2_SHIFT|macro|MMDC_MPPDCMPR1_PDV2_SHIFT
DECL|MMDC_MPPDCMPR1_PDV2|macro|MMDC_MPPDCMPR1_PDV2
DECL|MMDC_MPPDCMPR1_REG|macro|MMDC_MPPDCMPR1_REG
DECL|MMDC_MPPDCMPR1|macro|MMDC_MPPDCMPR1
DECL|MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_MASK|macro|MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_MASK
DECL|MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_SHIFT|macro|MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET_SHIFT
DECL|MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET|macro|MMDC_MPPDCMPR2_CA_DL_ABS_OFFSET
DECL|MMDC_MPPDCMPR2_MPR_CMP_MASK|macro|MMDC_MPPDCMPR2_MPR_CMP_MASK
DECL|MMDC_MPPDCMPR2_MPR_CMP_SHIFT|macro|MMDC_MPPDCMPR2_MPR_CMP_SHIFT
DECL|MMDC_MPPDCMPR2_MPR_FULL_CMP_MASK|macro|MMDC_MPPDCMPR2_MPR_FULL_CMP_MASK
DECL|MMDC_MPPDCMPR2_MPR_FULL_CMP_SHIFT|macro|MMDC_MPPDCMPR2_MPR_FULL_CMP_SHIFT
DECL|MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_MASK|macro|MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_MASK
DECL|MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_SHIFT|macro|MMDC_MPPDCMPR2_PHY_CA_DL_UNIT_SHIFT
DECL|MMDC_MPPDCMPR2_PHY_CA_DL_UNIT|macro|MMDC_MPPDCMPR2_PHY_CA_DL_UNIT
DECL|MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_MASK|macro|MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_MASK
DECL|MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_SHIFT|macro|MMDC_MPPDCMPR2_READ_LEVEL_PATTERN_SHIFT
DECL|MMDC_MPPDCMPR2_REG|macro|MMDC_MPPDCMPR2_REG
DECL|MMDC_MPPDCMPR2|macro|MMDC_MPPDCMPR2
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_MASK|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_MASK
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_SHIFT|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0_SHIFT
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET0
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_MASK|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_MASK
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_SHIFT|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1_SHIFT
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET1
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET2_MASK|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET2_MASK
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET2_SHIFT|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET2_SHIFT
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET2|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET2
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET3_MASK|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET3_MASK
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET3_SHIFT|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET3_SHIFT
DECL|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET3|macro|MMDC_MPRDDLCTL_RD_DL_ABS_OFFSET3
DECL|MMDC_MPRDDLCTL_REG|macro|MMDC_MPRDDLCTL_REG
DECL|MMDC_MPRDDLCTL|macro|MMDC_MPRDDLCTL
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_MASK|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_MASK
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_SHIFT|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_CMP_CYC_SHIFT
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_EN_MASK|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_EN_MASK
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_EN_SHIFT|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_EN_SHIFT
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_MASK|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_MASK
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_SHIFT|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR0_SHIFT
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_MASK|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_MASK
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_SHIFT|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR1_SHIFT
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR2_MASK|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR2_MASK
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR2_SHIFT|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR2_SHIFT
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR3_MASK|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR3_MASK
DECL|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR3_SHIFT|macro|MMDC_MPRDDLHWCTL_HW_RD_DL_ERR3_SHIFT
DECL|MMDC_MPRDDLHWCTL_REG|macro|MMDC_MPRDDLHWCTL_REG
DECL|MMDC_MPRDDLHWCTL|macro|MMDC_MPRDDLHWCTL
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_MASK|macro|MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_MASK
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_SHIFT|macro|MMDC_MPRDDLHWST0_HW_RD_DL_LOW0_SHIFT
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_LOW0|macro|MMDC_MPRDDLHWST0_HW_RD_DL_LOW0
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_MASK|macro|MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_MASK
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_SHIFT|macro|MMDC_MPRDDLHWST0_HW_RD_DL_LOW1_SHIFT
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_LOW1|macro|MMDC_MPRDDLHWST0_HW_RD_DL_LOW1
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_UP0_MASK|macro|MMDC_MPRDDLHWST0_HW_RD_DL_UP0_MASK
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_UP0_SHIFT|macro|MMDC_MPRDDLHWST0_HW_RD_DL_UP0_SHIFT
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_UP0|macro|MMDC_MPRDDLHWST0_HW_RD_DL_UP0
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_UP1_MASK|macro|MMDC_MPRDDLHWST0_HW_RD_DL_UP1_MASK
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_UP1_SHIFT|macro|MMDC_MPRDDLHWST0_HW_RD_DL_UP1_SHIFT
DECL|MMDC_MPRDDLHWST0_HW_RD_DL_UP1|macro|MMDC_MPRDDLHWST0_HW_RD_DL_UP1
DECL|MMDC_MPRDDLHWST0_REG|macro|MMDC_MPRDDLHWST0_REG
DECL|MMDC_MPRDDLHWST0|macro|MMDC_MPRDDLHWST0
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_LOW2_MASK|macro|MMDC_MPRDDLHWST1_HW_RD_DL_LOW2_MASK
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_LOW2_SHIFT|macro|MMDC_MPRDDLHWST1_HW_RD_DL_LOW2_SHIFT
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_LOW2|macro|MMDC_MPRDDLHWST1_HW_RD_DL_LOW2
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_LOW3_MASK|macro|MMDC_MPRDDLHWST1_HW_RD_DL_LOW3_MASK
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_LOW3_SHIFT|macro|MMDC_MPRDDLHWST1_HW_RD_DL_LOW3_SHIFT
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_LOW3|macro|MMDC_MPRDDLHWST1_HW_RD_DL_LOW3
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_UP2_MASK|macro|MMDC_MPRDDLHWST1_HW_RD_DL_UP2_MASK
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_UP2_SHIFT|macro|MMDC_MPRDDLHWST1_HW_RD_DL_UP2_SHIFT
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_UP2|macro|MMDC_MPRDDLHWST1_HW_RD_DL_UP2
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_UP3_MASK|macro|MMDC_MPRDDLHWST1_HW_RD_DL_UP3_MASK
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_UP3_SHIFT|macro|MMDC_MPRDDLHWST1_HW_RD_DL_UP3_SHIFT
DECL|MMDC_MPRDDLHWST1_HW_RD_DL_UP3|macro|MMDC_MPRDDLHWST1_HW_RD_DL_UP3
DECL|MMDC_MPRDDLHWST1_REG|macro|MMDC_MPRDDLHWST1_REG
DECL|MMDC_MPRDDLHWST1|macro|MMDC_MPRDDLHWST1
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM0_MASK|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM0_MASK
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM0_SHIFT|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM0_SHIFT
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM0|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM0
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM1_MASK|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM1_MASK
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM1_SHIFT|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM1_SHIFT
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM1|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM1
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM2_MASK|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM2_MASK
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM2_SHIFT|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM2_SHIFT
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM2|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM2
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM3_MASK|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM3_MASK
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM3_SHIFT|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM3_SHIFT
DECL|MMDC_MPRDDLST_RD_DL_UNIT_NUM3|macro|MMDC_MPRDDLST_RD_DL_UNIT_NUM3
DECL|MMDC_MPRDDLST_REG|macro|MMDC_MPRDDLST_REG
DECL|MMDC_MPRDDLST|macro|MMDC_MPRDDLST
DECL|MMDC_MPRDDQBY0DL_REG|macro|MMDC_MPRDDQBY0DL_REG
DECL|MMDC_MPRDDQBY0DL_rd_dq0_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq0_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq0_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq0_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq0_del|macro|MMDC_MPRDDQBY0DL_rd_dq0_del
DECL|MMDC_MPRDDQBY0DL_rd_dq1_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq1_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq1_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq1_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq1_del|macro|MMDC_MPRDDQBY0DL_rd_dq1_del
DECL|MMDC_MPRDDQBY0DL_rd_dq2_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq2_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq2_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq2_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq2_del|macro|MMDC_MPRDDQBY0DL_rd_dq2_del
DECL|MMDC_MPRDDQBY0DL_rd_dq3_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq3_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq3_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq3_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq3_del|macro|MMDC_MPRDDQBY0DL_rd_dq3_del
DECL|MMDC_MPRDDQBY0DL_rd_dq4_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq4_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq4_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq4_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq4_del|macro|MMDC_MPRDDQBY0DL_rd_dq4_del
DECL|MMDC_MPRDDQBY0DL_rd_dq5_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq5_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq5_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq5_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq5_del|macro|MMDC_MPRDDQBY0DL_rd_dq5_del
DECL|MMDC_MPRDDQBY0DL_rd_dq6_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq6_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq6_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq6_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq6_del|macro|MMDC_MPRDDQBY0DL_rd_dq6_del
DECL|MMDC_MPRDDQBY0DL_rd_dq7_del_MASK|macro|MMDC_MPRDDQBY0DL_rd_dq7_del_MASK
DECL|MMDC_MPRDDQBY0DL_rd_dq7_del_SHIFT|macro|MMDC_MPRDDQBY0DL_rd_dq7_del_SHIFT
DECL|MMDC_MPRDDQBY0DL_rd_dq7_del|macro|MMDC_MPRDDQBY0DL_rd_dq7_del
DECL|MMDC_MPRDDQBY0DL|macro|MMDC_MPRDDQBY0DL
DECL|MMDC_MPRDDQBY1DL_REG|macro|MMDC_MPRDDQBY1DL_REG
DECL|MMDC_MPRDDQBY1DL_rd_dq10_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq10_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq10_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq10_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq10_del|macro|MMDC_MPRDDQBY1DL_rd_dq10_del
DECL|MMDC_MPRDDQBY1DL_rd_dq11_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq11_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq11_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq11_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq11_del|macro|MMDC_MPRDDQBY1DL_rd_dq11_del
DECL|MMDC_MPRDDQBY1DL_rd_dq12_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq12_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq12_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq12_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq12_del|macro|MMDC_MPRDDQBY1DL_rd_dq12_del
DECL|MMDC_MPRDDQBY1DL_rd_dq13_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq13_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq13_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq13_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq13_del|macro|MMDC_MPRDDQBY1DL_rd_dq13_del
DECL|MMDC_MPRDDQBY1DL_rd_dq14_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq14_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq14_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq14_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq14_del|macro|MMDC_MPRDDQBY1DL_rd_dq14_del
DECL|MMDC_MPRDDQBY1DL_rd_dq15_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq15_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq15_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq15_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq15_del|macro|MMDC_MPRDDQBY1DL_rd_dq15_del
DECL|MMDC_MPRDDQBY1DL_rd_dq8_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq8_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq8_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq8_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq8_del|macro|MMDC_MPRDDQBY1DL_rd_dq8_del
DECL|MMDC_MPRDDQBY1DL_rd_dq9_del_MASK|macro|MMDC_MPRDDQBY1DL_rd_dq9_del_MASK
DECL|MMDC_MPRDDQBY1DL_rd_dq9_del_SHIFT|macro|MMDC_MPRDDQBY1DL_rd_dq9_del_SHIFT
DECL|MMDC_MPRDDQBY1DL_rd_dq9_del|macro|MMDC_MPRDDQBY1DL_rd_dq9_del
DECL|MMDC_MPRDDQBY1DL|macro|MMDC_MPRDDQBY1DL
DECL|MMDC_MPRDDQBY2DL_REG|macro|MMDC_MPRDDQBY2DL_REG
DECL|MMDC_MPRDDQBY2DL_rd_dq16_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq16_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq16_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq16_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq16_del|macro|MMDC_MPRDDQBY2DL_rd_dq16_del
DECL|MMDC_MPRDDQBY2DL_rd_dq17_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq17_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq17_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq17_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq17_del|macro|MMDC_MPRDDQBY2DL_rd_dq17_del
DECL|MMDC_MPRDDQBY2DL_rd_dq18_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq18_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq18_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq18_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq18_del|macro|MMDC_MPRDDQBY2DL_rd_dq18_del
DECL|MMDC_MPRDDQBY2DL_rd_dq19_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq19_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq19_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq19_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq19_del|macro|MMDC_MPRDDQBY2DL_rd_dq19_del
DECL|MMDC_MPRDDQBY2DL_rd_dq20_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq20_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq20_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq20_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq20_del|macro|MMDC_MPRDDQBY2DL_rd_dq20_del
DECL|MMDC_MPRDDQBY2DL_rd_dq21_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq21_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq21_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq21_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq21_del|macro|MMDC_MPRDDQBY2DL_rd_dq21_del
DECL|MMDC_MPRDDQBY2DL_rd_dq22_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq22_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq22_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq22_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq22_del|macro|MMDC_MPRDDQBY2DL_rd_dq22_del
DECL|MMDC_MPRDDQBY2DL_rd_dq23_del_MASK|macro|MMDC_MPRDDQBY2DL_rd_dq23_del_MASK
DECL|MMDC_MPRDDQBY2DL_rd_dq23_del_SHIFT|macro|MMDC_MPRDDQBY2DL_rd_dq23_del_SHIFT
DECL|MMDC_MPRDDQBY2DL_rd_dq23_del|macro|MMDC_MPRDDQBY2DL_rd_dq23_del
DECL|MMDC_MPRDDQBY2DL|macro|MMDC_MPRDDQBY2DL
DECL|MMDC_MPRDDQBY3DL_REG|macro|MMDC_MPRDDQBY3DL_REG
DECL|MMDC_MPRDDQBY3DL_rd_dq24_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq24_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq24_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq24_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq24_del|macro|MMDC_MPRDDQBY3DL_rd_dq24_del
DECL|MMDC_MPRDDQBY3DL_rd_dq25_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq25_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq25_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq25_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq25_del|macro|MMDC_MPRDDQBY3DL_rd_dq25_del
DECL|MMDC_MPRDDQBY3DL_rd_dq26_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq26_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq26_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq26_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq26_del|macro|MMDC_MPRDDQBY3DL_rd_dq26_del
DECL|MMDC_MPRDDQBY3DL_rd_dq27_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq27_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq27_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq27_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq27_del|macro|MMDC_MPRDDQBY3DL_rd_dq27_del
DECL|MMDC_MPRDDQBY3DL_rd_dq28_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq28_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq28_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq28_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq28_del|macro|MMDC_MPRDDQBY3DL_rd_dq28_del
DECL|MMDC_MPRDDQBY3DL_rd_dq29_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq29_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq29_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq29_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq29_del|macro|MMDC_MPRDDQBY3DL_rd_dq29_del
DECL|MMDC_MPRDDQBY3DL_rd_dq30_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq30_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq30_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq30_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq30_del|macro|MMDC_MPRDDQBY3DL_rd_dq30_del
DECL|MMDC_MPRDDQBY3DL_rd_dq31_del_MASK|macro|MMDC_MPRDDQBY3DL_rd_dq31_del_MASK
DECL|MMDC_MPRDDQBY3DL_rd_dq31_del_SHIFT|macro|MMDC_MPRDDQBY3DL_rd_dq31_del_SHIFT
DECL|MMDC_MPRDDQBY3DL_rd_dq31_del|macro|MMDC_MPRDDQBY3DL_rd_dq31_del
DECL|MMDC_MPRDDQBY3DL|macro|MMDC_MPRDDQBY3DL
DECL|MMDC_MPSDCTRL_REG|macro|MMDC_MPSDCTRL_REG
DECL|MMDC_MPSDCTRL_SDCLK1_del_MASK|macro|MMDC_MPSDCTRL_SDCLK1_del_MASK
DECL|MMDC_MPSDCTRL_SDCLK1_del_SHIFT|macro|MMDC_MPSDCTRL_SDCLK1_del_SHIFT
DECL|MMDC_MPSDCTRL_SDCLK1_del|macro|MMDC_MPSDCTRL_SDCLK1_del
DECL|MMDC_MPSDCTRL_SDclk0_del_MASK|macro|MMDC_MPSDCTRL_SDclk0_del_MASK
DECL|MMDC_MPSDCTRL_SDclk0_del_SHIFT|macro|MMDC_MPSDCTRL_SDclk0_del_SHIFT
DECL|MMDC_MPSDCTRL_SDclk0_del|macro|MMDC_MPSDCTRL_SDclk0_del
DECL|MMDC_MPSDCTRL|macro|MMDC_MPSDCTRL
DECL|MMDC_MPSWDAR0_REG|macro|MMDC_MPSWDAR0_REG
DECL|MMDC_MPSWDAR0_SW_DUMMY_RD_MASK|macro|MMDC_MPSWDAR0_SW_DUMMY_RD_MASK
DECL|MMDC_MPSWDAR0_SW_DUMMY_RD_SHIFT|macro|MMDC_MPSWDAR0_SW_DUMMY_RD_SHIFT
DECL|MMDC_MPSWDAR0_SW_DUMMY_WR_MASK|macro|MMDC_MPSWDAR0_SW_DUMMY_WR_MASK
DECL|MMDC_MPSWDAR0_SW_DUMMY_WR_SHIFT|macro|MMDC_MPSWDAR0_SW_DUMMY_WR_SHIFT
DECL|MMDC_MPSWDAR0_SW_DUM_CMP0_MASK|macro|MMDC_MPSWDAR0_SW_DUM_CMP0_MASK
DECL|MMDC_MPSWDAR0_SW_DUM_CMP0_SHIFT|macro|MMDC_MPSWDAR0_SW_DUM_CMP0_SHIFT
DECL|MMDC_MPSWDAR0_SW_DUM_CMP1_MASK|macro|MMDC_MPSWDAR0_SW_DUM_CMP1_MASK
DECL|MMDC_MPSWDAR0_SW_DUM_CMP1_SHIFT|macro|MMDC_MPSWDAR0_SW_DUM_CMP1_SHIFT
DECL|MMDC_MPSWDAR0_SW_DUM_CMP2_MASK|macro|MMDC_MPSWDAR0_SW_DUM_CMP2_MASK
DECL|MMDC_MPSWDAR0_SW_DUM_CMP2_SHIFT|macro|MMDC_MPSWDAR0_SW_DUM_CMP2_SHIFT
DECL|MMDC_MPSWDAR0_SW_DUM_CMP3_MASK|macro|MMDC_MPSWDAR0_SW_DUM_CMP3_MASK
DECL|MMDC_MPSWDAR0_SW_DUM_CMP3_SHIFT|macro|MMDC_MPSWDAR0_SW_DUM_CMP3_SHIFT
DECL|MMDC_MPSWDAR0|macro|MMDC_MPSWDAR0
DECL|MMDC_MPSWDRDR0_DUM_RD0_MASK|macro|MMDC_MPSWDRDR0_DUM_RD0_MASK
DECL|MMDC_MPSWDRDR0_DUM_RD0_SHIFT|macro|MMDC_MPSWDRDR0_DUM_RD0_SHIFT
DECL|MMDC_MPSWDRDR0_DUM_RD0|macro|MMDC_MPSWDRDR0_DUM_RD0
DECL|MMDC_MPSWDRDR0_REG|macro|MMDC_MPSWDRDR0_REG
DECL|MMDC_MPSWDRDR0|macro|MMDC_MPSWDRDR0
DECL|MMDC_MPSWDRDR1_DUM_RD1_MASK|macro|MMDC_MPSWDRDR1_DUM_RD1_MASK
DECL|MMDC_MPSWDRDR1_DUM_RD1_SHIFT|macro|MMDC_MPSWDRDR1_DUM_RD1_SHIFT
DECL|MMDC_MPSWDRDR1_DUM_RD1|macro|MMDC_MPSWDRDR1_DUM_RD1
DECL|MMDC_MPSWDRDR1_REG|macro|MMDC_MPSWDRDR1_REG
DECL|MMDC_MPSWDRDR1|macro|MMDC_MPSWDRDR1
DECL|MMDC_MPSWDRDR2_DUM_RD2_MASK|macro|MMDC_MPSWDRDR2_DUM_RD2_MASK
DECL|MMDC_MPSWDRDR2_DUM_RD2_SHIFT|macro|MMDC_MPSWDRDR2_DUM_RD2_SHIFT
DECL|MMDC_MPSWDRDR2_DUM_RD2|macro|MMDC_MPSWDRDR2_DUM_RD2
DECL|MMDC_MPSWDRDR2_REG|macro|MMDC_MPSWDRDR2_REG
DECL|MMDC_MPSWDRDR2|macro|MMDC_MPSWDRDR2
DECL|MMDC_MPSWDRDR3_DUM_RD3_MASK|macro|MMDC_MPSWDRDR3_DUM_RD3_MASK
DECL|MMDC_MPSWDRDR3_DUM_RD3_SHIFT|macro|MMDC_MPSWDRDR3_DUM_RD3_SHIFT
DECL|MMDC_MPSWDRDR3_DUM_RD3|macro|MMDC_MPSWDRDR3_DUM_RD3
DECL|MMDC_MPSWDRDR3_REG|macro|MMDC_MPSWDRDR3_REG
DECL|MMDC_MPSWDRDR3|macro|MMDC_MPSWDRDR3
DECL|MMDC_MPSWDRDR4_DUM_RD4_MASK|macro|MMDC_MPSWDRDR4_DUM_RD4_MASK
DECL|MMDC_MPSWDRDR4_DUM_RD4_SHIFT|macro|MMDC_MPSWDRDR4_DUM_RD4_SHIFT
DECL|MMDC_MPSWDRDR4_DUM_RD4|macro|MMDC_MPSWDRDR4_DUM_RD4
DECL|MMDC_MPSWDRDR4_REG|macro|MMDC_MPSWDRDR4_REG
DECL|MMDC_MPSWDRDR4|macro|MMDC_MPSWDRDR4
DECL|MMDC_MPSWDRDR5_DUM_RD5_MASK|macro|MMDC_MPSWDRDR5_DUM_RD5_MASK
DECL|MMDC_MPSWDRDR5_DUM_RD5_SHIFT|macro|MMDC_MPSWDRDR5_DUM_RD5_SHIFT
DECL|MMDC_MPSWDRDR5_DUM_RD5|macro|MMDC_MPSWDRDR5_DUM_RD5
DECL|MMDC_MPSWDRDR5_REG|macro|MMDC_MPSWDRDR5_REG
DECL|MMDC_MPSWDRDR5|macro|MMDC_MPSWDRDR5
DECL|MMDC_MPSWDRDR6_DUM_RD6_MASK|macro|MMDC_MPSWDRDR6_DUM_RD6_MASK
DECL|MMDC_MPSWDRDR6_DUM_RD6_SHIFT|macro|MMDC_MPSWDRDR6_DUM_RD6_SHIFT
DECL|MMDC_MPSWDRDR6_DUM_RD6|macro|MMDC_MPSWDRDR6_DUM_RD6
DECL|MMDC_MPSWDRDR6_REG|macro|MMDC_MPSWDRDR6_REG
DECL|MMDC_MPSWDRDR6|macro|MMDC_MPSWDRDR6
DECL|MMDC_MPSWDRDR7_DUM_RD7_MASK|macro|MMDC_MPSWDRDR7_DUM_RD7_MASK
DECL|MMDC_MPSWDRDR7_DUM_RD7_SHIFT|macro|MMDC_MPSWDRDR7_DUM_RD7_SHIFT
DECL|MMDC_MPSWDRDR7_DUM_RD7|macro|MMDC_MPSWDRDR7_DUM_RD7
DECL|MMDC_MPSWDRDR7_REG|macro|MMDC_MPSWDRDR7_REG
DECL|MMDC_MPSWDRDR7|macro|MMDC_MPSWDRDR7
DECL|MMDC_MPWLDECTRL0_REG|macro|MMDC_MPWLDECTRL0_REG
DECL|MMDC_MPWLDECTRL0_WL_CYC_DEL0_MASK|macro|MMDC_MPWLDECTRL0_WL_CYC_DEL0_MASK
DECL|MMDC_MPWLDECTRL0_WL_CYC_DEL0_SHIFT|macro|MMDC_MPWLDECTRL0_WL_CYC_DEL0_SHIFT
DECL|MMDC_MPWLDECTRL0_WL_CYC_DEL0|macro|MMDC_MPWLDECTRL0_WL_CYC_DEL0
DECL|MMDC_MPWLDECTRL0_WL_CYC_DEL1_MASK|macro|MMDC_MPWLDECTRL0_WL_CYC_DEL1_MASK
DECL|MMDC_MPWLDECTRL0_WL_CYC_DEL1_SHIFT|macro|MMDC_MPWLDECTRL0_WL_CYC_DEL1_SHIFT
DECL|MMDC_MPWLDECTRL0_WL_CYC_DEL1|macro|MMDC_MPWLDECTRL0_WL_CYC_DEL1
DECL|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_MASK|macro|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_MASK
DECL|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_SHIFT|macro|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0_SHIFT
DECL|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0|macro|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET0
DECL|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_MASK|macro|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_MASK
DECL|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_SHIFT|macro|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1_SHIFT
DECL|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1|macro|MMDC_MPWLDECTRL0_WL_DL_ABS_OFFSET1
DECL|MMDC_MPWLDECTRL0_WL_HC_DEL0_MASK|macro|MMDC_MPWLDECTRL0_WL_HC_DEL0_MASK
DECL|MMDC_MPWLDECTRL0_WL_HC_DEL0_SHIFT|macro|MMDC_MPWLDECTRL0_WL_HC_DEL0_SHIFT
DECL|MMDC_MPWLDECTRL0_WL_HC_DEL1_MASK|macro|MMDC_MPWLDECTRL0_WL_HC_DEL1_MASK
DECL|MMDC_MPWLDECTRL0_WL_HC_DEL1_SHIFT|macro|MMDC_MPWLDECTRL0_WL_HC_DEL1_SHIFT
DECL|MMDC_MPWLDECTRL0|macro|MMDC_MPWLDECTRL0
DECL|MMDC_MPWLDECTRL1_REG|macro|MMDC_MPWLDECTRL1_REG
DECL|MMDC_MPWLDECTRL1_WL_CYC_DEL2_MASK|macro|MMDC_MPWLDECTRL1_WL_CYC_DEL2_MASK
DECL|MMDC_MPWLDECTRL1_WL_CYC_DEL2_SHIFT|macro|MMDC_MPWLDECTRL1_WL_CYC_DEL2_SHIFT
DECL|MMDC_MPWLDECTRL1_WL_CYC_DEL2|macro|MMDC_MPWLDECTRL1_WL_CYC_DEL2
DECL|MMDC_MPWLDECTRL1_WL_CYC_DEL3_MASK|macro|MMDC_MPWLDECTRL1_WL_CYC_DEL3_MASK
DECL|MMDC_MPWLDECTRL1_WL_CYC_DEL3_SHIFT|macro|MMDC_MPWLDECTRL1_WL_CYC_DEL3_SHIFT
DECL|MMDC_MPWLDECTRL1_WL_CYC_DEL3|macro|MMDC_MPWLDECTRL1_WL_CYC_DEL3
DECL|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_MASK|macro|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_MASK
DECL|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_SHIFT|macro|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2_SHIFT
DECL|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2|macro|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET2
DECL|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_MASK|macro|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_MASK
DECL|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_SHIFT|macro|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3_SHIFT
DECL|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3|macro|MMDC_MPWLDECTRL1_WL_DL_ABS_OFFSET3
DECL|MMDC_MPWLDECTRL1_WL_HC_DEL2_MASK|macro|MMDC_MPWLDECTRL1_WL_HC_DEL2_MASK
DECL|MMDC_MPWLDECTRL1_WL_HC_DEL2_SHIFT|macro|MMDC_MPWLDECTRL1_WL_HC_DEL2_SHIFT
DECL|MMDC_MPWLDECTRL1_WL_HC_DEL3_MASK|macro|MMDC_MPWLDECTRL1_WL_HC_DEL3_MASK
DECL|MMDC_MPWLDECTRL1_WL_HC_DEL3_SHIFT|macro|MMDC_MPWLDECTRL1_WL_HC_DEL3_SHIFT
DECL|MMDC_MPWLDECTRL1|macro|MMDC_MPWLDECTRL1
DECL|MMDC_MPWLDLST_REG|macro|MMDC_MPWLDLST_REG
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM0_MASK|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM0_MASK
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM0_SHIFT|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM0_SHIFT
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM0|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM0
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM1_MASK|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM1_MASK
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM1_SHIFT|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM1_SHIFT
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM1|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM1
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM2_MASK|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM2_MASK
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM2_SHIFT|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM2_SHIFT
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM2|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM2
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM3_MASK|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM3_MASK
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM3_SHIFT|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM3_SHIFT
DECL|MMDC_MPWLDLST_WL_DL_UNIT_NUM3|macro|MMDC_MPWLDLST_WL_DL_UNIT_NUM3
DECL|MMDC_MPWLDLST|macro|MMDC_MPWLDLST
DECL|MMDC_MPWLGCR_HW_WL_EN_MASK|macro|MMDC_MPWLGCR_HW_WL_EN_MASK
DECL|MMDC_MPWLGCR_HW_WL_EN_SHIFT|macro|MMDC_MPWLGCR_HW_WL_EN_SHIFT
DECL|MMDC_MPWLGCR_REG|macro|MMDC_MPWLGCR_REG
DECL|MMDC_MPWLGCR_SW_WL_CNT_EN_MASK|macro|MMDC_MPWLGCR_SW_WL_CNT_EN_MASK
DECL|MMDC_MPWLGCR_SW_WL_CNT_EN_SHIFT|macro|MMDC_MPWLGCR_SW_WL_CNT_EN_SHIFT
DECL|MMDC_MPWLGCR_SW_WL_EN_MASK|macro|MMDC_MPWLGCR_SW_WL_EN_MASK
DECL|MMDC_MPWLGCR_SW_WL_EN_SHIFT|macro|MMDC_MPWLGCR_SW_WL_EN_SHIFT
DECL|MMDC_MPWLGCR_WL_HW_ERR0_MASK|macro|MMDC_MPWLGCR_WL_HW_ERR0_MASK
DECL|MMDC_MPWLGCR_WL_HW_ERR0_SHIFT|macro|MMDC_MPWLGCR_WL_HW_ERR0_SHIFT
DECL|MMDC_MPWLGCR_WL_HW_ERR1_MASK|macro|MMDC_MPWLGCR_WL_HW_ERR1_MASK
DECL|MMDC_MPWLGCR_WL_HW_ERR1_SHIFT|macro|MMDC_MPWLGCR_WL_HW_ERR1_SHIFT
DECL|MMDC_MPWLGCR_WL_HW_ERR2_MASK|macro|MMDC_MPWLGCR_WL_HW_ERR2_MASK
DECL|MMDC_MPWLGCR_WL_HW_ERR2_SHIFT|macro|MMDC_MPWLGCR_WL_HW_ERR2_SHIFT
DECL|MMDC_MPWLGCR_WL_HW_ERR3_MASK|macro|MMDC_MPWLGCR_WL_HW_ERR3_MASK
DECL|MMDC_MPWLGCR_WL_HW_ERR3_SHIFT|macro|MMDC_MPWLGCR_WL_HW_ERR3_SHIFT
DECL|MMDC_MPWLGCR_WL_SW_RES0_MASK|macro|MMDC_MPWLGCR_WL_SW_RES0_MASK
DECL|MMDC_MPWLGCR_WL_SW_RES0_SHIFT|macro|MMDC_MPWLGCR_WL_SW_RES0_SHIFT
DECL|MMDC_MPWLGCR_WL_SW_RES1_MASK|macro|MMDC_MPWLGCR_WL_SW_RES1_MASK
DECL|MMDC_MPWLGCR_WL_SW_RES1_SHIFT|macro|MMDC_MPWLGCR_WL_SW_RES1_SHIFT
DECL|MMDC_MPWLGCR_WL_SW_RES2_MASK|macro|MMDC_MPWLGCR_WL_SW_RES2_MASK
DECL|MMDC_MPWLGCR_WL_SW_RES2_SHIFT|macro|MMDC_MPWLGCR_WL_SW_RES2_SHIFT
DECL|MMDC_MPWLGCR_WL_SW_RES3_MASK|macro|MMDC_MPWLGCR_WL_SW_RES3_MASK
DECL|MMDC_MPWLGCR_WL_SW_RES3_SHIFT|macro|MMDC_MPWLGCR_WL_SW_RES3_SHIFT
DECL|MMDC_MPWLGCR|macro|MMDC_MPWLGCR
DECL|MMDC_MPWLHWERR_HW_WL0_DQ_MASK|macro|MMDC_MPWLHWERR_HW_WL0_DQ_MASK
DECL|MMDC_MPWLHWERR_HW_WL0_DQ_SHIFT|macro|MMDC_MPWLHWERR_HW_WL0_DQ_SHIFT
DECL|MMDC_MPWLHWERR_HW_WL0_DQ|macro|MMDC_MPWLHWERR_HW_WL0_DQ
DECL|MMDC_MPWLHWERR_HW_WL1_DQ_MASK|macro|MMDC_MPWLHWERR_HW_WL1_DQ_MASK
DECL|MMDC_MPWLHWERR_HW_WL1_DQ_SHIFT|macro|MMDC_MPWLHWERR_HW_WL1_DQ_SHIFT
DECL|MMDC_MPWLHWERR_HW_WL1_DQ|macro|MMDC_MPWLHWERR_HW_WL1_DQ
DECL|MMDC_MPWLHWERR_HW_WL2_DQ_MASK|macro|MMDC_MPWLHWERR_HW_WL2_DQ_MASK
DECL|MMDC_MPWLHWERR_HW_WL2_DQ_SHIFT|macro|MMDC_MPWLHWERR_HW_WL2_DQ_SHIFT
DECL|MMDC_MPWLHWERR_HW_WL2_DQ|macro|MMDC_MPWLHWERR_HW_WL2_DQ
DECL|MMDC_MPWLHWERR_HW_WL3_DQ_MASK|macro|MMDC_MPWLHWERR_HW_WL3_DQ_MASK
DECL|MMDC_MPWLHWERR_HW_WL3_DQ_SHIFT|macro|MMDC_MPWLHWERR_HW_WL3_DQ_SHIFT
DECL|MMDC_MPWLHWERR_HW_WL3_DQ|macro|MMDC_MPWLHWERR_HW_WL3_DQ
DECL|MMDC_MPWLHWERR_REG|macro|MMDC_MPWLHWERR_REG
DECL|MMDC_MPWLHWERR|macro|MMDC_MPWLHWERR
DECL|MMDC_MPWRCADL_REG|macro|MMDC_MPWRCADL_REG
DECL|MMDC_MPWRCADL_WR_CA0_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA0_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA0_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA0_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA0_DEL|macro|MMDC_MPWRCADL_WR_CA0_DEL
DECL|MMDC_MPWRCADL_WR_CA1_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA1_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA1_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA1_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA1_DEL|macro|MMDC_MPWRCADL_WR_CA1_DEL
DECL|MMDC_MPWRCADL_WR_CA2_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA2_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA2_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA2_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA2_DEL|macro|MMDC_MPWRCADL_WR_CA2_DEL
DECL|MMDC_MPWRCADL_WR_CA3_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA3_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA3_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA3_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA3_DEL|macro|MMDC_MPWRCADL_WR_CA3_DEL
DECL|MMDC_MPWRCADL_WR_CA4_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA4_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA4_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA4_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA4_DEL|macro|MMDC_MPWRCADL_WR_CA4_DEL
DECL|MMDC_MPWRCADL_WR_CA5_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA5_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA5_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA5_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA5_DEL|macro|MMDC_MPWRCADL_WR_CA5_DEL
DECL|MMDC_MPWRCADL_WR_CA6_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA6_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA6_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA6_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA6_DEL|macro|MMDC_MPWRCADL_WR_CA6_DEL
DECL|MMDC_MPWRCADL_WR_CA7_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA7_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA7_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA7_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA7_DEL|macro|MMDC_MPWRCADL_WR_CA7_DEL
DECL|MMDC_MPWRCADL_WR_CA8_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA8_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA8_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA8_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA8_DEL|macro|MMDC_MPWRCADL_WR_CA8_DEL
DECL|MMDC_MPWRCADL_WR_CA9_DEL_MASK|macro|MMDC_MPWRCADL_WR_CA9_DEL_MASK
DECL|MMDC_MPWRCADL_WR_CA9_DEL_SHIFT|macro|MMDC_MPWRCADL_WR_CA9_DEL_SHIFT
DECL|MMDC_MPWRCADL_WR_CA9_DEL|macro|MMDC_MPWRCADL_WR_CA9_DEL
DECL|MMDC_MPWRCADL|macro|MMDC_MPWRCADL
DECL|MMDC_MPWRDLCTL_REG|macro|MMDC_MPWRDLCTL_REG
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_MASK|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_MASK
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_SHIFT|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0_SHIFT
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET0
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_MASK|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_MASK
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_SHIFT|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1_SHIFT
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET1
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET2_MASK|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET2_MASK
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET2_SHIFT|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET2_SHIFT
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET2|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET2
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET3_MASK|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET3_MASK
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET3_SHIFT|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET3_SHIFT
DECL|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET3|macro|MMDC_MPWRDLCTL_WR_DL_ABS_OFFSET3
DECL|MMDC_MPWRDLCTL|macro|MMDC_MPWRDLCTL
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_MASK|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_MASK
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_SHIFT|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_CMP_CYC_SHIFT
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_EN_MASK|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_EN_MASK
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_EN_SHIFT|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_EN_SHIFT
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_MASK|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_MASK
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_SHIFT|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR0_SHIFT
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_MASK|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_MASK
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_SHIFT|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR1_SHIFT
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR2_MASK|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR2_MASK
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR2_SHIFT|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR2_SHIFT
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR3_MASK|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR3_MASK
DECL|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR3_SHIFT|macro|MMDC_MPWRDLHWCTL_HW_WR_DL_ERR3_SHIFT
DECL|MMDC_MPWRDLHWCTL_REG|macro|MMDC_MPWRDLHWCTL_REG
DECL|MMDC_MPWRDLHWCTL|macro|MMDC_MPWRDLHWCTL
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_MASK|macro|MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_MASK
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_SHIFT|macro|MMDC_MPWRDLHWST0_HW_WR_DL_LOW0_SHIFT
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_LOW0|macro|MMDC_MPWRDLHWST0_HW_WR_DL_LOW0
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_MASK|macro|MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_MASK
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_SHIFT|macro|MMDC_MPWRDLHWST0_HW_WR_DL_LOW1_SHIFT
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_LOW1|macro|MMDC_MPWRDLHWST0_HW_WR_DL_LOW1
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_UP0_MASK|macro|MMDC_MPWRDLHWST0_HW_WR_DL_UP0_MASK
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_UP0_SHIFT|macro|MMDC_MPWRDLHWST0_HW_WR_DL_UP0_SHIFT
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_UP0|macro|MMDC_MPWRDLHWST0_HW_WR_DL_UP0
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_UP1_MASK|macro|MMDC_MPWRDLHWST0_HW_WR_DL_UP1_MASK
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_UP1_SHIFT|macro|MMDC_MPWRDLHWST0_HW_WR_DL_UP1_SHIFT
DECL|MMDC_MPWRDLHWST0_HW_WR_DL_UP1|macro|MMDC_MPWRDLHWST0_HW_WR_DL_UP1
DECL|MMDC_MPWRDLHWST0_REG|macro|MMDC_MPWRDLHWST0_REG
DECL|MMDC_MPWRDLHWST0|macro|MMDC_MPWRDLHWST0
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_LOW2_MASK|macro|MMDC_MPWRDLHWST1_HW_WR_DL_LOW2_MASK
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_LOW2_SHIFT|macro|MMDC_MPWRDLHWST1_HW_WR_DL_LOW2_SHIFT
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_LOW2|macro|MMDC_MPWRDLHWST1_HW_WR_DL_LOW2
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_LOW3_MASK|macro|MMDC_MPWRDLHWST1_HW_WR_DL_LOW3_MASK
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_LOW3_SHIFT|macro|MMDC_MPWRDLHWST1_HW_WR_DL_LOW3_SHIFT
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_LOW3|macro|MMDC_MPWRDLHWST1_HW_WR_DL_LOW3
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_UP2_MASK|macro|MMDC_MPWRDLHWST1_HW_WR_DL_UP2_MASK
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_UP2_SHIFT|macro|MMDC_MPWRDLHWST1_HW_WR_DL_UP2_SHIFT
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_UP2|macro|MMDC_MPWRDLHWST1_HW_WR_DL_UP2
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_UP3_MASK|macro|MMDC_MPWRDLHWST1_HW_WR_DL_UP3_MASK
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_UP3_SHIFT|macro|MMDC_MPWRDLHWST1_HW_WR_DL_UP3_SHIFT
DECL|MMDC_MPWRDLHWST1_HW_WR_DL_UP3|macro|MMDC_MPWRDLHWST1_HW_WR_DL_UP3
DECL|MMDC_MPWRDLHWST1_REG|macro|MMDC_MPWRDLHWST1_REG
DECL|MMDC_MPWRDLHWST1|macro|MMDC_MPWRDLHWST1
DECL|MMDC_MPWRDLST_REG|macro|MMDC_MPWRDLST_REG
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM0_MASK|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM0_MASK
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM0_SHIFT|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM0_SHIFT
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM0|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM0
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM1_MASK|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM1_MASK
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM1_SHIFT|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM1_SHIFT
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM1|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM1
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM2_MASK|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM2_MASK
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM2_SHIFT|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM2_SHIFT
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM2|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM2
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM3_MASK|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM3_MASK
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM3_SHIFT|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM3_SHIFT
DECL|MMDC_MPWRDLST_WR_DL_UNIT_NUM3|macro|MMDC_MPWRDLST_WR_DL_UNIT_NUM3
DECL|MMDC_MPWRDLST|macro|MMDC_MPWRDLST
DECL|MMDC_MPWRDQBY0DL_REG|macro|MMDC_MPWRDQBY0DL_REG
DECL|MMDC_MPWRDQBY0DL_wr_dm0_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dm0_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dm0_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dm0_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dm0_del|macro|MMDC_MPWRDQBY0DL_wr_dm0_del
DECL|MMDC_MPWRDQBY0DL_wr_dq0_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq0_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq0_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq0_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq0_del|macro|MMDC_MPWRDQBY0DL_wr_dq0_del
DECL|MMDC_MPWRDQBY0DL_wr_dq1_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq1_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq1_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq1_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq1_del|macro|MMDC_MPWRDQBY0DL_wr_dq1_del
DECL|MMDC_MPWRDQBY0DL_wr_dq2_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq2_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq2_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq2_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq2_del|macro|MMDC_MPWRDQBY0DL_wr_dq2_del
DECL|MMDC_MPWRDQBY0DL_wr_dq3_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq3_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq3_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq3_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq3_del|macro|MMDC_MPWRDQBY0DL_wr_dq3_del
DECL|MMDC_MPWRDQBY0DL_wr_dq4_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq4_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq4_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq4_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq4_del|macro|MMDC_MPWRDQBY0DL_wr_dq4_del
DECL|MMDC_MPWRDQBY0DL_wr_dq5_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq5_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq5_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq5_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq5_del|macro|MMDC_MPWRDQBY0DL_wr_dq5_del
DECL|MMDC_MPWRDQBY0DL_wr_dq6_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq6_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq6_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq6_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq6_del|macro|MMDC_MPWRDQBY0DL_wr_dq6_del
DECL|MMDC_MPWRDQBY0DL_wr_dq7_del_MASK|macro|MMDC_MPWRDQBY0DL_wr_dq7_del_MASK
DECL|MMDC_MPWRDQBY0DL_wr_dq7_del_SHIFT|macro|MMDC_MPWRDQBY0DL_wr_dq7_del_SHIFT
DECL|MMDC_MPWRDQBY0DL_wr_dq7_del|macro|MMDC_MPWRDQBY0DL_wr_dq7_del
DECL|MMDC_MPWRDQBY0DL|macro|MMDC_MPWRDQBY0DL
DECL|MMDC_MPWRDQBY1DL_REG|macro|MMDC_MPWRDQBY1DL_REG
DECL|MMDC_MPWRDQBY1DL_wr_dm1_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dm1_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dm1_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dm1_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dm1_del|macro|MMDC_MPWRDQBY1DL_wr_dm1_del
DECL|MMDC_MPWRDQBY1DL_wr_dq10_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq10_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq10_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq10_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq10_del|macro|MMDC_MPWRDQBY1DL_wr_dq10_del
DECL|MMDC_MPWRDQBY1DL_wr_dq11_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq11_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq11_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq11_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq11_del|macro|MMDC_MPWRDQBY1DL_wr_dq11_del
DECL|MMDC_MPWRDQBY1DL_wr_dq12_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq12_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq12_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq12_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq12_del|macro|MMDC_MPWRDQBY1DL_wr_dq12_del
DECL|MMDC_MPWRDQBY1DL_wr_dq13_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq13_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq13_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq13_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq13_del|macro|MMDC_MPWRDQBY1DL_wr_dq13_del
DECL|MMDC_MPWRDQBY1DL_wr_dq14_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq14_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq14_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq14_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq14_del|macro|MMDC_MPWRDQBY1DL_wr_dq14_del
DECL|MMDC_MPWRDQBY1DL_wr_dq15_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq15_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq15_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq15_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq15_del|macro|MMDC_MPWRDQBY1DL_wr_dq15_del
DECL|MMDC_MPWRDQBY1DL_wr_dq8_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq8_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq8_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq8_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq8_del|macro|MMDC_MPWRDQBY1DL_wr_dq8_del
DECL|MMDC_MPWRDQBY1DL_wr_dq9_del_MASK|macro|MMDC_MPWRDQBY1DL_wr_dq9_del_MASK
DECL|MMDC_MPWRDQBY1DL_wr_dq9_del_SHIFT|macro|MMDC_MPWRDQBY1DL_wr_dq9_del_SHIFT
DECL|MMDC_MPWRDQBY1DL_wr_dq9_del|macro|MMDC_MPWRDQBY1DL_wr_dq9_del
DECL|MMDC_MPWRDQBY1DL|macro|MMDC_MPWRDQBY1DL
DECL|MMDC_MPWRDQBY2DL_REG|macro|MMDC_MPWRDQBY2DL_REG
DECL|MMDC_MPWRDQBY2DL_wr_dm2_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dm2_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dm2_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dm2_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dm2_del|macro|MMDC_MPWRDQBY2DL_wr_dm2_del
DECL|MMDC_MPWRDQBY2DL_wr_dq16_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq16_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq16_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq16_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq16_del|macro|MMDC_MPWRDQBY2DL_wr_dq16_del
DECL|MMDC_MPWRDQBY2DL_wr_dq17_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq17_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq17_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq17_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq17_del|macro|MMDC_MPWRDQBY2DL_wr_dq17_del
DECL|MMDC_MPWRDQBY2DL_wr_dq18_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq18_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq18_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq18_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq18_del|macro|MMDC_MPWRDQBY2DL_wr_dq18_del
DECL|MMDC_MPWRDQBY2DL_wr_dq19_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq19_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq19_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq19_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq19_del|macro|MMDC_MPWRDQBY2DL_wr_dq19_del
DECL|MMDC_MPWRDQBY2DL_wr_dq20_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq20_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq20_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq20_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq20_del|macro|MMDC_MPWRDQBY2DL_wr_dq20_del
DECL|MMDC_MPWRDQBY2DL_wr_dq21_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq21_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq21_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq21_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq21_del|macro|MMDC_MPWRDQBY2DL_wr_dq21_del
DECL|MMDC_MPWRDQBY2DL_wr_dq22_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq22_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq22_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq22_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq22_del|macro|MMDC_MPWRDQBY2DL_wr_dq22_del
DECL|MMDC_MPWRDQBY2DL_wr_dq23_del_MASK|macro|MMDC_MPWRDQBY2DL_wr_dq23_del_MASK
DECL|MMDC_MPWRDQBY2DL_wr_dq23_del_SHIFT|macro|MMDC_MPWRDQBY2DL_wr_dq23_del_SHIFT
DECL|MMDC_MPWRDQBY2DL_wr_dq23_del|macro|MMDC_MPWRDQBY2DL_wr_dq23_del
DECL|MMDC_MPWRDQBY2DL|macro|MMDC_MPWRDQBY2DL
DECL|MMDC_MPWRDQBY3DL_REG|macro|MMDC_MPWRDQBY3DL_REG
DECL|MMDC_MPWRDQBY3DL_wr_dm3_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dm3_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dm3_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dm3_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dm3_del|macro|MMDC_MPWRDQBY3DL_wr_dm3_del
DECL|MMDC_MPWRDQBY3DL_wr_dq24_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq24_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq24_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq24_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq24_del|macro|MMDC_MPWRDQBY3DL_wr_dq24_del
DECL|MMDC_MPWRDQBY3DL_wr_dq25_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq25_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq25_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq25_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq25_del|macro|MMDC_MPWRDQBY3DL_wr_dq25_del
DECL|MMDC_MPWRDQBY3DL_wr_dq26_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq26_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq26_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq26_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq26_del|macro|MMDC_MPWRDQBY3DL_wr_dq26_del
DECL|MMDC_MPWRDQBY3DL_wr_dq27_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq27_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq27_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq27_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq27_del|macro|MMDC_MPWRDQBY3DL_wr_dq27_del
DECL|MMDC_MPWRDQBY3DL_wr_dq28_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq28_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq28_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq28_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq28_del|macro|MMDC_MPWRDQBY3DL_wr_dq28_del
DECL|MMDC_MPWRDQBY3DL_wr_dq29_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq29_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq29_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq29_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq29_del|macro|MMDC_MPWRDQBY3DL_wr_dq29_del
DECL|MMDC_MPWRDQBY3DL_wr_dq30_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq30_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq30_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq30_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq30_del|macro|MMDC_MPWRDQBY3DL_wr_dq30_del
DECL|MMDC_MPWRDQBY3DL_wr_dq31_del_MASK|macro|MMDC_MPWRDQBY3DL_wr_dq31_del_MASK
DECL|MMDC_MPWRDQBY3DL_wr_dq31_del_SHIFT|macro|MMDC_MPWRDQBY3DL_wr_dq31_del_SHIFT
DECL|MMDC_MPWRDQBY3DL_wr_dq31_del|macro|MMDC_MPWRDQBY3DL_wr_dq31_del
DECL|MMDC_MPWRDQBY3DL|macro|MMDC_MPWRDQBY3DL
DECL|MMDC_MPZQHWCTRL_REG|macro|MMDC_MPZQHWCTRL_REG
DECL|MMDC_MPZQHWCTRL_TZQ_CS_MASK|macro|MMDC_MPZQHWCTRL_TZQ_CS_MASK
DECL|MMDC_MPZQHWCTRL_TZQ_CS_SHIFT|macro|MMDC_MPZQHWCTRL_TZQ_CS_SHIFT
DECL|MMDC_MPZQHWCTRL_TZQ_CS|macro|MMDC_MPZQHWCTRL_TZQ_CS
DECL|MMDC_MPZQHWCTRL_TZQ_INIT_MASK|macro|MMDC_MPZQHWCTRL_TZQ_INIT_MASK
DECL|MMDC_MPZQHWCTRL_TZQ_INIT_SHIFT|macro|MMDC_MPZQHWCTRL_TZQ_INIT_SHIFT
DECL|MMDC_MPZQHWCTRL_TZQ_INIT|macro|MMDC_MPZQHWCTRL_TZQ_INIT
DECL|MMDC_MPZQHWCTRL_TZQ_OPER_MASK|macro|MMDC_MPZQHWCTRL_TZQ_OPER_MASK
DECL|MMDC_MPZQHWCTRL_TZQ_OPER_SHIFT|macro|MMDC_MPZQHWCTRL_TZQ_OPER_SHIFT
DECL|MMDC_MPZQHWCTRL_TZQ_OPER|macro|MMDC_MPZQHWCTRL_TZQ_OPER
DECL|MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_MASK|macro|MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_MASK
DECL|MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_SHIFT|macro|MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER_SHIFT
DECL|MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER|macro|MMDC_MPZQHWCTRL_ZQ_EARLY_COMPARATOR_EN_TIMER
DECL|MMDC_MPZQHWCTRL_ZQ_HW_FOR_MASK|macro|MMDC_MPZQHWCTRL_ZQ_HW_FOR_MASK
DECL|MMDC_MPZQHWCTRL_ZQ_HW_FOR_SHIFT|macro|MMDC_MPZQHWCTRL_ZQ_HW_FOR_SHIFT
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_MASK|macro|MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_MASK
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_SHIFT|macro|MMDC_MPZQHWCTRL_ZQ_HW_PD_RES_SHIFT
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PD_RES|macro|MMDC_MPZQHWCTRL_ZQ_HW_PD_RES
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PER_MASK|macro|MMDC_MPZQHWCTRL_ZQ_HW_PER_MASK
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PER_SHIFT|macro|MMDC_MPZQHWCTRL_ZQ_HW_PER_SHIFT
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PER|macro|MMDC_MPZQHWCTRL_ZQ_HW_PER
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_MASK|macro|MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_MASK
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_SHIFT|macro|MMDC_MPZQHWCTRL_ZQ_HW_PU_RES_SHIFT
DECL|MMDC_MPZQHWCTRL_ZQ_HW_PU_RES|macro|MMDC_MPZQHWCTRL_ZQ_HW_PU_RES
DECL|MMDC_MPZQHWCTRL_ZQ_MODE_MASK|macro|MMDC_MPZQHWCTRL_ZQ_MODE_MASK
DECL|MMDC_MPZQHWCTRL_ZQ_MODE_SHIFT|macro|MMDC_MPZQHWCTRL_ZQ_MODE_SHIFT
DECL|MMDC_MPZQHWCTRL_ZQ_MODE|macro|MMDC_MPZQHWCTRL_ZQ_MODE
DECL|MMDC_MPZQHWCTRL|macro|MMDC_MPZQHWCTRL
DECL|MMDC_MPZQLP2CTL_REG|macro|MMDC_MPZQLP2CTL_REG
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_MASK|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_MASK
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_SHIFT|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL_SHIFT
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCL
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_MASK|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_MASK
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_SHIFT|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS_SHIFT
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQCS
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_MASK|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_MASK
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_SHIFT|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT_SHIFT
DECL|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT|macro|MMDC_MPZQLP2CTL_ZQ_LP2_HW_ZQINIT
DECL|MMDC_MPZQLP2CTL|macro|MMDC_MPZQLP2CTL
DECL|MMDC_MPZQSWCTRL_REG|macro|MMDC_MPZQSWCTRL_REG
DECL|MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_MASK|macro|MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_MASK
DECL|MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_SHIFT|macro|MMDC_MPZQSWCTRL_USE_ZQ_SW_VAL_SHIFT
DECL|MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_MASK|macro|MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_MASK
DECL|MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_SHIFT|macro|MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP_SHIFT
DECL|MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP|macro|MMDC_MPZQSWCTRL_ZQ_CMP_OUT_SMP
DECL|MMDC_MPZQSWCTRL_ZQ_SW_FOR_MASK|macro|MMDC_MPZQSWCTRL_ZQ_SW_FOR_MASK
DECL|MMDC_MPZQSWCTRL_ZQ_SW_FOR_SHIFT|macro|MMDC_MPZQSWCTRL_ZQ_SW_FOR_SHIFT
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PD_MASK|macro|MMDC_MPZQSWCTRL_ZQ_SW_PD_MASK
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PD_SHIFT|macro|MMDC_MPZQSWCTRL_ZQ_SW_PD_SHIFT
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_MASK|macro|MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_MASK
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_SHIFT|macro|MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL_SHIFT
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL|macro|MMDC_MPZQSWCTRL_ZQ_SW_PD_VAL
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_MASK|macro|MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_MASK
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_SHIFT|macro|MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL_SHIFT
DECL|MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL|macro|MMDC_MPZQSWCTRL_ZQ_SW_PU_VAL
DECL|MMDC_MPZQSWCTRL_ZQ_SW_RES_MASK|macro|MMDC_MPZQSWCTRL_ZQ_SW_RES_MASK
DECL|MMDC_MPZQSWCTRL_ZQ_SW_RES_SHIFT|macro|MMDC_MPZQSWCTRL_ZQ_SW_RES_SHIFT
DECL|MMDC_MPZQSWCTRL|macro|MMDC_MPZQSWCTRL
DECL|MMDC_MemMapPtr|typedef|} MMDC_Type, *MMDC_MemMapPtr;
DECL|MMDC_Type|typedef|} MMDC_Type, *MMDC_MemMapPtr;
DECL|MMDC|macro|MMDC
DECL|MMFR|member|__IO uint32_t MMFR; /**< MII Management Frame Register, offset: 0x40 */
DECL|MODE_CLR|member|__IO uint32_t MODE_CLR; /**< Hardware ECC Accelerator Mode Register, offset: 0x28 */
DECL|MODE_SET|member|__IO uint32_t MODE_SET; /**< Hardware ECC Accelerator Mode Register, offset: 0x24 */
DECL|MODE_TOG|member|__IO uint32_t MODE_TOG; /**< Hardware ECC Accelerator Mode Register, offset: 0x2C */
DECL|MODE|member|__IO uint32_t MODE; /**< Hardware ECC Accelerator Mode Register, offset: 0x20 */
DECL|MPDCCR|member|__IO uint32_t MPDCCR; /**< MMDC Duty Cycle Control Register, offset: 0x8C0 */
DECL|MPDGCTRL0|member|__IO uint32_t MPDGCTRL0; /**< MMDC PHY Read DQS Gating Control Register 0, offset: 0x83C */
DECL|MPDGCTRL1|member|__IO uint32_t MPDGCTRL1; /**< MMDC PHY Read DQS Gating Control Register 1, offset: 0x840 */
DECL|MPDGDLST0|member|__I uint32_t MPDGDLST0; /**< MMDC PHY Read DQS Gating delay-line Status Register, offset: 0x844 */
DECL|MPDGHWST0|member|__I uint32_t MPDGHWST0; /**< MMDC PHY Read DQS Gating HW Status Register 0, offset: 0x87C */
DECL|MPDGHWST1|member|__I uint32_t MPDGHWST1; /**< MMDC PHY Read DQS Gating HW Status Register 1, offset: 0x880 */
DECL|MPDGHWST2|member|__I uint32_t MPDGHWST2; /**< MMDC PHY Read DQS Gating HW Status Register 2, offset: 0x884 */
DECL|MPDGHWST3|member|__I uint32_t MPDGHWST3; /**< MMDC PHY Read DQS Gating HW Status Register 3, offset: 0x888 */
DECL|MPMUR0|member|__IO uint32_t MPMUR0; /**< MMDC PHY Measure Unit Register, offset: 0x8B8 */
DECL|MPODTCTRL|member|__IO uint32_t MPODTCTRL; /**< MMDC PHY ODT control register, offset: 0x818 */
DECL|MPPDCMPR1|member|__IO uint32_t MPPDCMPR1; /**< MMDC PHY Pre-defined Compare Register 1, offset: 0x88C */
DECL|MPPDCMPR2|member|__IO uint32_t MPPDCMPR2; /**< MMDC PHY Pre-defined Compare and CA delay-line Configuration Register, offset: 0x890 */
DECL|MPRDDLCTL|member|__IO uint32_t MPRDDLCTL; /**< MMDC PHY Read delay-lines Configuration Register, offset: 0x848 */
DECL|MPRDDLHWCTL|member|__IO uint32_t MPRDDLHWCTL; /**< MMDC PHY Read Delay HW Calibration Control Register, offset: 0x860 */
DECL|MPRDDLHWST0|member|__I uint32_t MPRDDLHWST0; /**< MMDC PHY Read Delay HW Calibration Status Register 0, offset: 0x868 */
DECL|MPRDDLHWST1|member|__I uint32_t MPRDDLHWST1; /**< MMDC PHY Read Delay HW Calibration Status Register 1, offset: 0x86C */
DECL|MPRDDLST|member|__I uint32_t MPRDDLST; /**< MMDC PHY Read delay-lines Status Register, offset: 0x84C */
DECL|MPRDDQBY0DL|member|__IO uint32_t MPRDDQBY0DL; /**< MMDC PHY Read DQ Byte0 Delay Register, offset: 0x81C */
DECL|MPRDDQBY1DL|member|__IO uint32_t MPRDDQBY1DL; /**< MMDC PHY Read DQ Byte1 Delay Register, offset: 0x820 */
DECL|MPRDDQBY2DL|member|__IO uint32_t MPRDDQBY2DL; /**< MMDC PHY Read DQ Byte2 Delay Register, offset: 0x824 */
DECL|MPRDDQBY3DL|member|__IO uint32_t MPRDDQBY3DL; /**< MMDC PHY Read DQ Byte3 Delay Register, offset: 0x828 */
DECL|MPSDCTRL|member|__IO uint32_t MPSDCTRL; /**< MMDC PHY CK Control Register, offset: 0x858 */
DECL|MPSWDAR0|member|__IO uint32_t MPSWDAR0; /**< MMDC PHY SW Dummy Access Register, offset: 0x894 */
DECL|MPSWDRDR0|member|__I uint32_t MPSWDRDR0; /**< MMDC PHY SW Dummy Read Data Register 0, offset: 0x898 */
DECL|MPSWDRDR1|member|__I uint32_t MPSWDRDR1; /**< MMDC PHY SW Dummy Read Data Register 1, offset: 0x89C */
DECL|MPSWDRDR2|member|__I uint32_t MPSWDRDR2; /**< MMDC PHY SW Dummy Read Data Register 2, offset: 0x8A0 */
DECL|MPSWDRDR3|member|__I uint32_t MPSWDRDR3; /**< MMDC PHY SW Dummy Read Data Register 3, offset: 0x8A4 */
DECL|MPSWDRDR4|member|__I uint32_t MPSWDRDR4; /**< MMDC PHY SW Dummy Read Data Register 4, offset: 0x8A8 */
DECL|MPSWDRDR5|member|__I uint32_t MPSWDRDR5; /**< MMDC PHY SW Dummy Read Data Register 5, offset: 0x8AC */
DECL|MPSWDRDR6|member|__I uint32_t MPSWDRDR6; /**< MMDC PHY SW Dummy Read Data Register 6, offset: 0x8B0 */
DECL|MPSWDRDR7|member|__I uint32_t MPSWDRDR7; /**< MMDC PHY SW Dummy Read Data Register 7, offset: 0x8B4 */
DECL|MPWLDECTRL0|member|__IO uint32_t MPWLDECTRL0; /**< MMDC PHY Write Leveling Delay Control Register 0, offset: 0x80C */
DECL|MPWLDECTRL1|member|__IO uint32_t MPWLDECTRL1; /**< MMDC PHY Write Leveling Delay Control Register 1, offset: 0x810 */
DECL|MPWLDLST|member|__I uint32_t MPWLDLST; /**< MMDC PHY Write Leveling delay-line Status Register, offset: 0x814 */
DECL|MPWLGCR|member|__IO uint32_t MPWLGCR; /**< MMDC PHY Write Leveling Configuration and Error Status Register, offset: 0x808 */
DECL|MPWLHWERR|member|__IO uint32_t MPWLHWERR; /**< MMDC PHY Write Leveling HW Error Register, offset: 0x878 */
DECL|MPWRCADL|member|__IO uint32_t MPWRCADL; /**< MMDC Write CA delay-line controller, offset: 0x8BC */
DECL|MPWRDLCTL|member|__IO uint32_t MPWRDLCTL; /**< MMDC PHY Write delay-lines Configuration Register, offset: 0x850 */
DECL|MPWRDLHWCTL|member|__IO uint32_t MPWRDLHWCTL; /**< MMDC PHY Write Delay HW Calibration Control Register, offset: 0x864 */
DECL|MPWRDLHWST0|member|__I uint32_t MPWRDLHWST0; /**< MMDC PHY Write Delay HW Calibration Status Register 0, offset: 0x870 */
DECL|MPWRDLHWST1|member|__I uint32_t MPWRDLHWST1; /**< MMDC PHY Write Delay HW Calibration Status Register 1, offset: 0x874 */
DECL|MPWRDLST|member|__I uint32_t MPWRDLST; /**< MMDC PHY Write delay-lines Status Register, offset: 0x854 */
DECL|MPWRDQBY0DL|member|__IO uint32_t MPWRDQBY0DL; /**< MMDC PHY Write DQ Byte0 Delay Register, offset: 0x82C */
DECL|MPWRDQBY1DL|member|__IO uint32_t MPWRDQBY1DL; /**< MMDC PHY Write DQ Byte1 Delay Register, offset: 0x830 */
DECL|MPWRDQBY2DL|member|__IO uint32_t MPWRDQBY2DL; /**< MMDC PHY Write DQ Byte2 Delay Register, offset: 0x834 */
DECL|MPWRDQBY3DL|member|__IO uint32_t MPWRDQBY3DL; /**< MMDC PHY Write DQ Byte3 Delay Register, offset: 0x838 */
DECL|MPZQHWCTRL|member|__IO uint32_t MPZQHWCTRL; /**< MMDC PHY ZQ HW control register, offset: 0x800 */
DECL|MPZQLP2CTL|member|__IO uint32_t MPZQLP2CTL; /**< MMDC ZQ LPDDR2 HW Control Register, offset: 0x85C */
DECL|MPZQSWCTRL|member|__IO uint32_t MPZQSWCTRL; /**< MMDC PHY ZQ SW control register, offset: 0x804 */
DECL|MRBR1|member|__IO uint32_t MRBR1; /**< Maximum Receive Buffer Size Register - Ring 1, offset: 0x168 */
DECL|MRBR2|member|__IO uint32_t MRBR2; /**< Maximum Receive Buffer Size Register - Ring 2, offset: 0x174 */
DECL|MRBR|member|__IO uint32_t MRBR; /**< Maximum Receive Buffer Size Register, offset: 0x188 */
DECL|MRC|member|__IO uint32_t MRC; /**< Memory Region Control, array offset: 0x808, array step: 0x10 */
DECL|MREA|member|__IO uint32_t MREA; /**< Memory Region End Address, array offset: 0x804, array step: 0x10 */
DECL|MRSA|member|__IO uint32_t MRSA; /**< Memory Region Start Address, array offset: 0x800, array step: 0x10 */
DECL|MRVS|member|__IO uint32_t MRVS; /**< Memory Region Violation Status, array offset: 0x80C, array step: 0x10 */
DECL|MR|member|} MR[55];
DECL|MS0|member|__I uint32_t MS0; /**< MediaLB Channel Status 0 Register,offset: 0xC */
DECL|MS1|member|__I uint32_t MS1; /**< MediaLB Channel Status1 Register, offset: 0x14 */
DECL|MSCR|member|__IO uint32_t MSCR; /**< MII Speed Control Register, offset: 0x44 */
DECL|MSD|member|__I uint32_t MSD; /**< MediaLB System Data Register, offset: 0x24 */
DECL|MSGDATA|member|__O uint32_t MSGDATA; /**< Message Data Register, offset: 0x40 */
DECL|MSS|member|__I uint32_t MSS; /**< MediaLB System Status Register, offset: 0x20 */
DECL|MUB_BASE_PTR|macro|MUB_BASE_PTR
DECL|MUB_BASE|macro|MUB_BASE
DECL|MUB_CR|macro|MUB_CR
DECL|MUB_RR0|macro|MUB_RR0
DECL|MUB_RR1|macro|MUB_RR1
DECL|MUB_RR2|macro|MUB_RR2
DECL|MUB_RR3|macro|MUB_RR3
DECL|MUB_RR|macro|MUB_RR
DECL|MUB_SR|macro|MUB_SR
DECL|MUB_TR0|macro|MUB_TR0
DECL|MUB_TR1|macro|MUB_TR1
DECL|MUB_TR2|macro|MUB_TR2
DECL|MUB_TR3|macro|MUB_TR3
DECL|MUB_TR|macro|MUB_TR
DECL|MUB|macro|MUB
DECL|MU_A9_IRQn|enumerator|MU_A9_IRQn = 90, /**< Message unit interrupt to A9 core */
DECL|MU_BASE_ADDRS|macro|MU_BASE_ADDRS
DECL|MU_BASE_PTRS|macro|MU_BASE_PTRS
DECL|MU_CR_Fn_MASK|macro|MU_CR_Fn_MASK
DECL|MU_CR_Fn_SHIFT|macro|MU_CR_Fn_SHIFT
DECL|MU_CR_Fn|macro|MU_CR_Fn
DECL|MU_CR_GIEn_MASK|macro|MU_CR_GIEn_MASK
DECL|MU_CR_GIEn_SHIFT|macro|MU_CR_GIEn_SHIFT
DECL|MU_CR_GIEn|macro|MU_CR_GIEn
DECL|MU_CR_GIRn_MASK|macro|MU_CR_GIRn_MASK
DECL|MU_CR_GIRn_SHIFT|macro|MU_CR_GIRn_SHIFT
DECL|MU_CR_GIRn|macro|MU_CR_GIRn
DECL|MU_CR_REG|macro|MU_CR_REG
DECL|MU_CR_RIEn_MASK|macro|MU_CR_RIEn_MASK
DECL|MU_CR_RIEn_SHIFT|macro|MU_CR_RIEn_SHIFT
DECL|MU_CR_RIEn|macro|MU_CR_RIEn
DECL|MU_CR_TIEn_MASK|macro|MU_CR_TIEn_MASK
DECL|MU_CR_TIEn_SHIFT|macro|MU_CR_TIEn_SHIFT
DECL|MU_CR_TIEn|macro|MU_CR_TIEn
DECL|MU_IRQS|macro|MU_IRQS
DECL|MU_M4_IRQn|enumerator|MU_M4_IRQn = 99, /**< Message unit Interrupt to M4 core */
DECL|MU_MemMapPtr|typedef|} MU_Type, *MU_MemMapPtr;
DECL|MU_RR_COUNT|macro|MU_RR_COUNT
DECL|MU_RR_REG|macro|MU_RR_REG
DECL|MU_RR_RR0_MASK|macro|MU_RR_RR0_MASK
DECL|MU_RR_RR0_SHIFT|macro|MU_RR_RR0_SHIFT
DECL|MU_RR_RR0|macro|MU_RR_RR0
DECL|MU_SR_EP_MASK|macro|MU_SR_EP_MASK
DECL|MU_SR_EP_SHIFT|macro|MU_SR_EP_SHIFT
DECL|MU_SR_FUP_MASK|macro|MU_SR_FUP_MASK
DECL|MU_SR_FUP_SHIFT|macro|MU_SR_FUP_SHIFT
DECL|MU_SR_Fn_MASK|macro|MU_SR_Fn_MASK
DECL|MU_SR_Fn_SHIFT|macro|MU_SR_Fn_SHIFT
DECL|MU_SR_Fn|macro|MU_SR_Fn
DECL|MU_SR_GIPn_MASK|macro|MU_SR_GIPn_MASK
DECL|MU_SR_GIPn_SHIFT|macro|MU_SR_GIPn_SHIFT
DECL|MU_SR_GIPn|macro|MU_SR_GIPn
DECL|MU_SR_PM_MASK|macro|MU_SR_PM_MASK
DECL|MU_SR_PM_SHIFT|macro|MU_SR_PM_SHIFT
DECL|MU_SR_PM|macro|MU_SR_PM
DECL|MU_SR_REG|macro|MU_SR_REG
DECL|MU_SR_RFn_MASK|macro|MU_SR_RFn_MASK
DECL|MU_SR_RFn_SHIFT|macro|MU_SR_RFn_SHIFT
DECL|MU_SR_RFn|macro|MU_SR_RFn
DECL|MU_SR_RS_MASK|macro|MU_SR_RS_MASK
DECL|MU_SR_RS_SHIFT|macro|MU_SR_RS_SHIFT
DECL|MU_SR_TEn_MASK|macro|MU_SR_TEn_MASK
DECL|MU_SR_TEn_SHIFT|macro|MU_SR_TEn_SHIFT
DECL|MU_SR_TEn|macro|MU_SR_TEn
DECL|MU_TR_COUNT|macro|MU_TR_COUNT
DECL|MU_TR_REG|macro|MU_TR_REG
DECL|MU_TR_TR0_MASK|macro|MU_TR_TR0_MASK
DECL|MU_TR_TR0_SHIFT|macro|MU_TR_TR0_SHIFT
DECL|MU_TR_TR0|macro|MU_TR_TR0
DECL|MU_Type|typedef|} MU_Type, *MU_MemMapPtr;
DECL|MemoryManagement_IRQn|enumerator|MemoryManagement_IRQn = -12, /**< Cortex-M4 Memory Management Interrupt */
DECL|NCPRI|member|__I uint32_t NCPRI; /**< Next Channel Priority,offset: 0x7 */
DECL|NCPRI|member|} NCPRI;
DECL|NCR|member|__I uint32_t NCR; /**< Highest Pending Channel Register,offset: 0x4 */
DECL|NCR|member|} NCR;
DECL|NEXT_BUF|member|__IO uint32_t NEXT_BUF; /**< LCD Interface Next Buffer Address Register, offset: 0x50 */
DECL|NEXT|member|__IO uint32_t NEXT; /**< Next Frame Pointer, offset: 0x400 */
DECL|NOISE|member|__I uint32_t NOISE; /**< Noise Detector, offset: 0xB4 */
DECL|NTF|member|__I uint16_t NTF; /**< Semaphores Processor n IRQ Notification, array offset: 0x80, array step: 0x8 */
DECL|NUMBER_OF_INT_VECTORS|macro|NUMBER_OF_INT_VECTORS
DECL|NonMaskableInt_IRQn|enumerator|NonMaskableInt_IRQn = -14, /**< Non Maskable Interrupt */
DECL|NotAvail_IRQn|enumerator|NotAvail_IRQn = -128, /**< Not available device specific interrupt */
DECL|OCOTP_ANA0_BITS_MASK|macro|OCOTP_ANA0_BITS_MASK
DECL|OCOTP_ANA0_BITS_SHIFT|macro|OCOTP_ANA0_BITS_SHIFT
DECL|OCOTP_ANA0_BITS|macro|OCOTP_ANA0_BITS
DECL|OCOTP_ANA0_REG|macro|OCOTP_ANA0_REG
DECL|OCOTP_ANA0|macro|OCOTP_ANA0
DECL|OCOTP_ANA1_BITS_MASK|macro|OCOTP_ANA1_BITS_MASK
DECL|OCOTP_ANA1_BITS_SHIFT|macro|OCOTP_ANA1_BITS_SHIFT
DECL|OCOTP_ANA1_BITS|macro|OCOTP_ANA1_BITS
DECL|OCOTP_ANA1_REG|macro|OCOTP_ANA1_REG
DECL|OCOTP_ANA1|macro|OCOTP_ANA1
DECL|OCOTP_ANA2_BITS_MASK|macro|OCOTP_ANA2_BITS_MASK
DECL|OCOTP_ANA2_BITS_SHIFT|macro|OCOTP_ANA2_BITS_SHIFT
DECL|OCOTP_ANA2_BITS|macro|OCOTP_ANA2_BITS
DECL|OCOTP_ANA2_REG|macro|OCOTP_ANA2_REG
DECL|OCOTP_ANA2|macro|OCOTP_ANA2
DECL|OCOTP_BASE_ADDRS|macro|OCOTP_BASE_ADDRS
DECL|OCOTP_BASE_PTRS|macro|OCOTP_BASE_PTRS
DECL|OCOTP_BASE_PTR|macro|OCOTP_BASE_PTR
DECL|OCOTP_BASE|macro|OCOTP_BASE
DECL|OCOTP_CFG0_BITS_MASK|macro|OCOTP_CFG0_BITS_MASK
DECL|OCOTP_CFG0_BITS_SHIFT|macro|OCOTP_CFG0_BITS_SHIFT
DECL|OCOTP_CFG0_BITS|macro|OCOTP_CFG0_BITS
DECL|OCOTP_CFG0_REG|macro|OCOTP_CFG0_REG
DECL|OCOTP_CFG0|macro|OCOTP_CFG0
DECL|OCOTP_CFG1_BITS_MASK|macro|OCOTP_CFG1_BITS_MASK
DECL|OCOTP_CFG1_BITS_SHIFT|macro|OCOTP_CFG1_BITS_SHIFT
DECL|OCOTP_CFG1_BITS|macro|OCOTP_CFG1_BITS
DECL|OCOTP_CFG1_REG|macro|OCOTP_CFG1_REG
DECL|OCOTP_CFG1|macro|OCOTP_CFG1
DECL|OCOTP_CFG2_BITS_MASK|macro|OCOTP_CFG2_BITS_MASK
DECL|OCOTP_CFG2_BITS_SHIFT|macro|OCOTP_CFG2_BITS_SHIFT
DECL|OCOTP_CFG2_BITS|macro|OCOTP_CFG2_BITS
DECL|OCOTP_CFG2_REG|macro|OCOTP_CFG2_REG
DECL|OCOTP_CFG2|macro|OCOTP_CFG2
DECL|OCOTP_CFG3_BITS_MASK|macro|OCOTP_CFG3_BITS_MASK
DECL|OCOTP_CFG3_BITS_SHIFT|macro|OCOTP_CFG3_BITS_SHIFT
DECL|OCOTP_CFG3_BITS|macro|OCOTP_CFG3_BITS
DECL|OCOTP_CFG3_REG|macro|OCOTP_CFG3_REG
DECL|OCOTP_CFG3|macro|OCOTP_CFG3
DECL|OCOTP_CFG4_BITS_MASK|macro|OCOTP_CFG4_BITS_MASK
DECL|OCOTP_CFG4_BITS_SHIFT|macro|OCOTP_CFG4_BITS_SHIFT
DECL|OCOTP_CFG4_BITS|macro|OCOTP_CFG4_BITS
DECL|OCOTP_CFG4_REG|macro|OCOTP_CFG4_REG
DECL|OCOTP_CFG4|macro|OCOTP_CFG4
DECL|OCOTP_CFG5_BITS_MASK|macro|OCOTP_CFG5_BITS_MASK
DECL|OCOTP_CFG5_BITS_SHIFT|macro|OCOTP_CFG5_BITS_SHIFT
DECL|OCOTP_CFG5_BITS|macro|OCOTP_CFG5_BITS
DECL|OCOTP_CFG5_REG|macro|OCOTP_CFG5_REG
DECL|OCOTP_CFG5|macro|OCOTP_CFG5
DECL|OCOTP_CFG6_BITS_MASK|macro|OCOTP_CFG6_BITS_MASK
DECL|OCOTP_CFG6_BITS_SHIFT|macro|OCOTP_CFG6_BITS_SHIFT
DECL|OCOTP_CFG6_BITS|macro|OCOTP_CFG6_BITS
DECL|OCOTP_CFG6_REG|macro|OCOTP_CFG6_REG
DECL|OCOTP_CFG6|macro|OCOTP_CFG6
DECL|OCOTP_CTRL_ADDR_MASK|macro|OCOTP_CTRL_ADDR_MASK
DECL|OCOTP_CTRL_ADDR_SHIFT|macro|OCOTP_CTRL_ADDR_SHIFT
DECL|OCOTP_CTRL_ADDR|macro|OCOTP_CTRL_ADDR
DECL|OCOTP_CTRL_BUSY_MASK|macro|OCOTP_CTRL_BUSY_MASK
DECL|OCOTP_CTRL_BUSY_SHIFT|macro|OCOTP_CTRL_BUSY_SHIFT
DECL|OCOTP_CTRL_CLR_ADDR_MASK|macro|OCOTP_CTRL_CLR_ADDR_MASK
DECL|OCOTP_CTRL_CLR_ADDR_SHIFT|macro|OCOTP_CTRL_CLR_ADDR_SHIFT
DECL|OCOTP_CTRL_CLR_ADDR|macro|OCOTP_CTRL_CLR_ADDR
DECL|OCOTP_CTRL_CLR_BUSY_MASK|macro|OCOTP_CTRL_CLR_BUSY_MASK
DECL|OCOTP_CTRL_CLR_BUSY_SHIFT|macro|OCOTP_CTRL_CLR_BUSY_SHIFT
DECL|OCOTP_CTRL_CLR_ERROR_MASK|macro|OCOTP_CTRL_CLR_ERROR_MASK
DECL|OCOTP_CTRL_CLR_ERROR_SHIFT|macro|OCOTP_CTRL_CLR_ERROR_SHIFT
DECL|OCOTP_CTRL_CLR_REG|macro|OCOTP_CTRL_CLR_REG
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_CLR_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_CLR_WR_UNLOCK_MASK|macro|OCOTP_CTRL_CLR_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_CLR_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_CLR_WR_UNLOCK|macro|OCOTP_CTRL_CLR_WR_UNLOCK
DECL|OCOTP_CTRL_CLR|macro|OCOTP_CTRL_CLR
DECL|OCOTP_CTRL_ERROR_MASK|macro|OCOTP_CTRL_ERROR_MASK
DECL|OCOTP_CTRL_ERROR_SHIFT|macro|OCOTP_CTRL_ERROR_SHIFT
DECL|OCOTP_CTRL_REG|macro|OCOTP_CTRL_REG
DECL|OCOTP_CTRL_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_SET_ADDR_MASK|macro|OCOTP_CTRL_SET_ADDR_MASK
DECL|OCOTP_CTRL_SET_ADDR_SHIFT|macro|OCOTP_CTRL_SET_ADDR_SHIFT
DECL|OCOTP_CTRL_SET_ADDR|macro|OCOTP_CTRL_SET_ADDR
DECL|OCOTP_CTRL_SET_BUSY_MASK|macro|OCOTP_CTRL_SET_BUSY_MASK
DECL|OCOTP_CTRL_SET_BUSY_SHIFT|macro|OCOTP_CTRL_SET_BUSY_SHIFT
DECL|OCOTP_CTRL_SET_ERROR_MASK|macro|OCOTP_CTRL_SET_ERROR_MASK
DECL|OCOTP_CTRL_SET_ERROR_SHIFT|macro|OCOTP_CTRL_SET_ERROR_SHIFT
DECL|OCOTP_CTRL_SET_REG|macro|OCOTP_CTRL_SET_REG
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_SET_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_SET_WR_UNLOCK_MASK|macro|OCOTP_CTRL_SET_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_SET_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_SET_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_SET_WR_UNLOCK|macro|OCOTP_CTRL_SET_WR_UNLOCK
DECL|OCOTP_CTRL_SET|macro|OCOTP_CTRL_SET
DECL|OCOTP_CTRL_TOG_ADDR_MASK|macro|OCOTP_CTRL_TOG_ADDR_MASK
DECL|OCOTP_CTRL_TOG_ADDR_SHIFT|macro|OCOTP_CTRL_TOG_ADDR_SHIFT
DECL|OCOTP_CTRL_TOG_ADDR|macro|OCOTP_CTRL_TOG_ADDR
DECL|OCOTP_CTRL_TOG_BUSY_MASK|macro|OCOTP_CTRL_TOG_BUSY_MASK
DECL|OCOTP_CTRL_TOG_BUSY_SHIFT|macro|OCOTP_CTRL_TOG_BUSY_SHIFT
DECL|OCOTP_CTRL_TOG_ERROR_MASK|macro|OCOTP_CTRL_TOG_ERROR_MASK
DECL|OCOTP_CTRL_TOG_ERROR_SHIFT|macro|OCOTP_CTRL_TOG_ERROR_SHIFT
DECL|OCOTP_CTRL_TOG_REG|macro|OCOTP_CTRL_TOG_REG
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS_MASK
DECL|OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT|macro|OCOTP_CTRL_TOG_RELOAD_SHADOWS_SHIFT
DECL|OCOTP_CTRL_TOG_WR_UNLOCK_MASK|macro|OCOTP_CTRL_TOG_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_TOG_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_TOG_WR_UNLOCK|macro|OCOTP_CTRL_TOG_WR_UNLOCK
DECL|OCOTP_CTRL_TOG|macro|OCOTP_CTRL_TOG
DECL|OCOTP_CTRL_WR_UNLOCK_MASK|macro|OCOTP_CTRL_WR_UNLOCK_MASK
DECL|OCOTP_CTRL_WR_UNLOCK_SHIFT|macro|OCOTP_CTRL_WR_UNLOCK_SHIFT
DECL|OCOTP_CTRL_WR_UNLOCK|macro|OCOTP_CTRL_WR_UNLOCK
DECL|OCOTP_CTRL|macro|OCOTP_CTRL
DECL|OCOTP_DATA_DATA_MASK|macro|OCOTP_DATA_DATA_MASK
DECL|OCOTP_DATA_DATA_SHIFT|macro|OCOTP_DATA_DATA_SHIFT
DECL|OCOTP_DATA_DATA|macro|OCOTP_DATA_DATA
DECL|OCOTP_DATA_REG|macro|OCOTP_DATA_REG
DECL|OCOTP_DATA|macro|OCOTP_DATA
DECL|OCOTP_FIELD_RETURN_BITS_MASK|macro|OCOTP_FIELD_RETURN_BITS_MASK
DECL|OCOTP_FIELD_RETURN_BITS_SHIFT|macro|OCOTP_FIELD_RETURN_BITS_SHIFT
DECL|OCOTP_FIELD_RETURN_BITS|macro|OCOTP_FIELD_RETURN_BITS
DECL|OCOTP_FIELD_RETURN_REG|macro|OCOTP_FIELD_RETURN_REG
DECL|OCOTP_FIELD_RETURN|macro|OCOTP_FIELD_RETURN
DECL|OCOTP_GP1_BITS_MASK|macro|OCOTP_GP1_BITS_MASK
DECL|OCOTP_GP1_BITS_SHIFT|macro|OCOTP_GP1_BITS_SHIFT
DECL|OCOTP_GP1_BITS|macro|OCOTP_GP1_BITS
DECL|OCOTP_GP1_REG|macro|OCOTP_GP1_REG
DECL|OCOTP_GP1|macro|OCOTP_GP1
DECL|OCOTP_GP2_BITS_MASK|macro|OCOTP_GP2_BITS_MASK
DECL|OCOTP_GP2_BITS_SHIFT|macro|OCOTP_GP2_BITS_SHIFT
DECL|OCOTP_GP2_BITS|macro|OCOTP_GP2_BITS
DECL|OCOTP_GP2_REG|macro|OCOTP_GP2_REG
DECL|OCOTP_GP2|macro|OCOTP_GP2
DECL|OCOTP_GP30_BITS_MASK|macro|OCOTP_GP30_BITS_MASK
DECL|OCOTP_GP30_BITS_SHIFT|macro|OCOTP_GP30_BITS_SHIFT
DECL|OCOTP_GP30_BITS|macro|OCOTP_GP30_BITS
DECL|OCOTP_GP30_REG|macro|OCOTP_GP30_REG
DECL|OCOTP_GP30|macro|OCOTP_GP30
DECL|OCOTP_GP31_BITS_MASK|macro|OCOTP_GP31_BITS_MASK
DECL|OCOTP_GP31_BITS_SHIFT|macro|OCOTP_GP31_BITS_SHIFT
DECL|OCOTP_GP31_BITS|macro|OCOTP_GP31_BITS
DECL|OCOTP_GP31_REG|macro|OCOTP_GP31_REG
DECL|OCOTP_GP31|macro|OCOTP_GP31
DECL|OCOTP_GP32_BITS_MASK|macro|OCOTP_GP32_BITS_MASK
DECL|OCOTP_GP32_BITS_SHIFT|macro|OCOTP_GP32_BITS_SHIFT
DECL|OCOTP_GP32_BITS|macro|OCOTP_GP32_BITS
DECL|OCOTP_GP32_REG|macro|OCOTP_GP32_REG
DECL|OCOTP_GP32|macro|OCOTP_GP32
DECL|OCOTP_GP33_BITS_MASK|macro|OCOTP_GP33_BITS_MASK
DECL|OCOTP_GP33_BITS_SHIFT|macro|OCOTP_GP33_BITS_SHIFT
DECL|OCOTP_GP33_BITS|macro|OCOTP_GP33_BITS
DECL|OCOTP_GP33_REG|macro|OCOTP_GP33_REG
DECL|OCOTP_GP33|macro|OCOTP_GP33
DECL|OCOTP_GP34_BITS_MASK|macro|OCOTP_GP34_BITS_MASK
DECL|OCOTP_GP34_BITS_SHIFT|macro|OCOTP_GP34_BITS_SHIFT
DECL|OCOTP_GP34_BITS|macro|OCOTP_GP34_BITS
DECL|OCOTP_GP34_REG|macro|OCOTP_GP34_REG
DECL|OCOTP_GP34|macro|OCOTP_GP34
DECL|OCOTP_GP35_BITS_MASK|macro|OCOTP_GP35_BITS_MASK
DECL|OCOTP_GP35_BITS_SHIFT|macro|OCOTP_GP35_BITS_SHIFT
DECL|OCOTP_GP35_BITS|macro|OCOTP_GP35_BITS
DECL|OCOTP_GP35_REG|macro|OCOTP_GP35_REG
DECL|OCOTP_GP35|macro|OCOTP_GP35
DECL|OCOTP_GP36_BITS_MASK|macro|OCOTP_GP36_BITS_MASK
DECL|OCOTP_GP36_BITS_SHIFT|macro|OCOTP_GP36_BITS_SHIFT
DECL|OCOTP_GP36_BITS|macro|OCOTP_GP36_BITS
DECL|OCOTP_GP36_REG|macro|OCOTP_GP36_REG
DECL|OCOTP_GP36|macro|OCOTP_GP36
DECL|OCOTP_HSJC_RESP1_BITS_MASK|macro|OCOTP_HSJC_RESP1_BITS_MASK
DECL|OCOTP_HSJC_RESP1_BITS_SHIFT|macro|OCOTP_HSJC_RESP1_BITS_SHIFT
DECL|OCOTP_HSJC_RESP1_BITS|macro|OCOTP_HSJC_RESP1_BITS
DECL|OCOTP_HSJC_RESP1_REG|macro|OCOTP_HSJC_RESP1_REG
DECL|OCOTP_HSJC_RESP1|macro|OCOTP_HSJC_RESP1
DECL|OCOTP_LOCK_ANALOG_MASK|macro|OCOTP_LOCK_ANALOG_MASK
DECL|OCOTP_LOCK_ANALOG_SHIFT|macro|OCOTP_LOCK_ANALOG_SHIFT
DECL|OCOTP_LOCK_ANALOG|macro|OCOTP_LOCK_ANALOG
DECL|OCOTP_LOCK_BOOT_CFG_MASK|macro|OCOTP_LOCK_BOOT_CFG_MASK
DECL|OCOTP_LOCK_BOOT_CFG_SHIFT|macro|OCOTP_LOCK_BOOT_CFG_SHIFT
DECL|OCOTP_LOCK_BOOT_CFG|macro|OCOTP_LOCK_BOOT_CFG
DECL|OCOTP_LOCK_GP1_MASK|macro|OCOTP_LOCK_GP1_MASK
DECL|OCOTP_LOCK_GP1_SHIFT|macro|OCOTP_LOCK_GP1_SHIFT
DECL|OCOTP_LOCK_GP1|macro|OCOTP_LOCK_GP1
DECL|OCOTP_LOCK_GP2_MASK|macro|OCOTP_LOCK_GP2_MASK
DECL|OCOTP_LOCK_GP2_SHIFT|macro|OCOTP_LOCK_GP2_SHIFT
DECL|OCOTP_LOCK_GP2|macro|OCOTP_LOCK_GP2
DECL|OCOTP_LOCK_GP3_MASK|macro|OCOTP_LOCK_GP3_MASK
DECL|OCOTP_LOCK_GP3_SHIFT|macro|OCOTP_LOCK_GP3_SHIFT
DECL|OCOTP_LOCK_GP3|macro|OCOTP_LOCK_GP3
DECL|OCOTP_LOCK_MAC_ADDR_MASK|macro|OCOTP_LOCK_MAC_ADDR_MASK
DECL|OCOTP_LOCK_MAC_ADDR_SHIFT|macro|OCOTP_LOCK_MAC_ADDR_SHIFT
DECL|OCOTP_LOCK_MAC_ADDR|macro|OCOTP_LOCK_MAC_ADDR
DECL|OCOTP_LOCK_MEM_TRIM_MASK|macro|OCOTP_LOCK_MEM_TRIM_MASK
DECL|OCOTP_LOCK_MEM_TRIM_SHIFT|macro|OCOTP_LOCK_MEM_TRIM_SHIFT
DECL|OCOTP_LOCK_MEM_TRIM|macro|OCOTP_LOCK_MEM_TRIM
DECL|OCOTP_LOCK_MISC_CONF_MASK|macro|OCOTP_LOCK_MISC_CONF_MASK
DECL|OCOTP_LOCK_MISC_CONF_SHIFT|macro|OCOTP_LOCK_MISC_CONF_SHIFT
DECL|OCOTP_LOCK_REG|macro|OCOTP_LOCK_REG
DECL|OCOTP_LOCK_SJC_RESP_MASK|macro|OCOTP_LOCK_SJC_RESP_MASK
DECL|OCOTP_LOCK_SJC_RESP_SHIFT|macro|OCOTP_LOCK_SJC_RESP_SHIFT
DECL|OCOTP_LOCK_SRK_MASK|macro|OCOTP_LOCK_SRK_MASK
DECL|OCOTP_LOCK_SRK_SHIFT|macro|OCOTP_LOCK_SRK_SHIFT
DECL|OCOTP_LOCK_TESTER_MASK|macro|OCOTP_LOCK_TESTER_MASK
DECL|OCOTP_LOCK_TESTER_SHIFT|macro|OCOTP_LOCK_TESTER_SHIFT
DECL|OCOTP_LOCK_TESTER|macro|OCOTP_LOCK_TESTER
DECL|OCOTP_LOCK|macro|OCOTP_LOCK
DECL|OCOTP_MAC0_BITS_MASK|macro|OCOTP_MAC0_BITS_MASK
DECL|OCOTP_MAC0_BITS_SHIFT|macro|OCOTP_MAC0_BITS_SHIFT
DECL|OCOTP_MAC0_BITS|macro|OCOTP_MAC0_BITS
DECL|OCOTP_MAC0_REG|macro|OCOTP_MAC0_REG
DECL|OCOTP_MAC0|macro|OCOTP_MAC0
DECL|OCOTP_MAC1_BITS_MASK|macro|OCOTP_MAC1_BITS_MASK
DECL|OCOTP_MAC1_BITS_SHIFT|macro|OCOTP_MAC1_BITS_SHIFT
DECL|OCOTP_MAC1_BITS|macro|OCOTP_MAC1_BITS
DECL|OCOTP_MAC1_REG|macro|OCOTP_MAC1_REG
DECL|OCOTP_MAC1|macro|OCOTP_MAC1
DECL|OCOTP_MAC2_BITS_MASK|macro|OCOTP_MAC2_BITS_MASK
DECL|OCOTP_MAC2_BITS_SHIFT|macro|OCOTP_MAC2_BITS_SHIFT
DECL|OCOTP_MAC2_BITS|macro|OCOTP_MAC2_BITS
DECL|OCOTP_MAC2_REG|macro|OCOTP_MAC2_REG
DECL|OCOTP_MAC2|macro|OCOTP_MAC2
DECL|OCOTP_MEM0_BITS_MASK|macro|OCOTP_MEM0_BITS_MASK
DECL|OCOTP_MEM0_BITS_SHIFT|macro|OCOTP_MEM0_BITS_SHIFT
DECL|OCOTP_MEM0_BITS|macro|OCOTP_MEM0_BITS
DECL|OCOTP_MEM0_REG|macro|OCOTP_MEM0_REG
DECL|OCOTP_MEM0|macro|OCOTP_MEM0
DECL|OCOTP_MEM1_BITS_MASK|macro|OCOTP_MEM1_BITS_MASK
DECL|OCOTP_MEM1_BITS_SHIFT|macro|OCOTP_MEM1_BITS_SHIFT
DECL|OCOTP_MEM1_BITS|macro|OCOTP_MEM1_BITS
DECL|OCOTP_MEM1_REG|macro|OCOTP_MEM1_REG
DECL|OCOTP_MEM1|macro|OCOTP_MEM1
DECL|OCOTP_MEM2_BITS_MASK|macro|OCOTP_MEM2_BITS_MASK
DECL|OCOTP_MEM2_BITS_SHIFT|macro|OCOTP_MEM2_BITS_SHIFT
DECL|OCOTP_MEM2_BITS|macro|OCOTP_MEM2_BITS
DECL|OCOTP_MEM2_REG|macro|OCOTP_MEM2_REG
DECL|OCOTP_MEM2|macro|OCOTP_MEM2
DECL|OCOTP_MEM3_BITS_MASK|macro|OCOTP_MEM3_BITS_MASK
DECL|OCOTP_MEM3_BITS_SHIFT|macro|OCOTP_MEM3_BITS_SHIFT
DECL|OCOTP_MEM3_BITS|macro|OCOTP_MEM3_BITS
DECL|OCOTP_MEM3_REG|macro|OCOTP_MEM3_REG
DECL|OCOTP_MEM3|macro|OCOTP_MEM3
DECL|OCOTP_MEM4_BITS_MASK|macro|OCOTP_MEM4_BITS_MASK
DECL|OCOTP_MEM4_BITS_SHIFT|macro|OCOTP_MEM4_BITS_SHIFT
DECL|OCOTP_MEM4_BITS|macro|OCOTP_MEM4_BITS
DECL|OCOTP_MEM4_REG|macro|OCOTP_MEM4_REG
DECL|OCOTP_MEM4|macro|OCOTP_MEM4
DECL|OCOTP_MISC_CONF_BITS_MASK|macro|OCOTP_MISC_CONF_BITS_MASK
DECL|OCOTP_MISC_CONF_BITS_SHIFT|macro|OCOTP_MISC_CONF_BITS_SHIFT
DECL|OCOTP_MISC_CONF_BITS|macro|OCOTP_MISC_CONF_BITS
DECL|OCOTP_MISC_CONF_REG|macro|OCOTP_MISC_CONF_REG
DECL|OCOTP_MISC_CONF|macro|OCOTP_MISC_CONF
DECL|OCOTP_MemMapPtr|typedef|} OCOTP_Type, *OCOTP_MemMapPtr;
DECL|OCOTP_READ_CTRL_READ_FUSE_MASK|macro|OCOTP_READ_CTRL_READ_FUSE_MASK
DECL|OCOTP_READ_CTRL_READ_FUSE_SHIFT|macro|OCOTP_READ_CTRL_READ_FUSE_SHIFT
DECL|OCOTP_READ_CTRL_REG|macro|OCOTP_READ_CTRL_REG
DECL|OCOTP_READ_CTRL|macro|OCOTP_READ_CTRL
DECL|OCOTP_READ_FUSE_DATA_DATA_MASK|macro|OCOTP_READ_FUSE_DATA_DATA_MASK
DECL|OCOTP_READ_FUSE_DATA_DATA_SHIFT|macro|OCOTP_READ_FUSE_DATA_DATA_SHIFT
DECL|OCOTP_READ_FUSE_DATA_DATA|macro|OCOTP_READ_FUSE_DATA_DATA
DECL|OCOTP_READ_FUSE_DATA_REG|macro|OCOTP_READ_FUSE_DATA_REG
DECL|OCOTP_READ_FUSE_DATA|macro|OCOTP_READ_FUSE_DATA
DECL|OCOTP_RESP0_BITS_MASK|macro|OCOTP_RESP0_BITS_MASK
DECL|OCOTP_RESP0_BITS_SHIFT|macro|OCOTP_RESP0_BITS_SHIFT
DECL|OCOTP_RESP0_BITS|macro|OCOTP_RESP0_BITS
DECL|OCOTP_RESP0_REG|macro|OCOTP_RESP0_REG
DECL|OCOTP_RESP0|macro|OCOTP_RESP0
DECL|OCOTP_SCS_CLR_HAB_JDE_MASK|macro|OCOTP_SCS_CLR_HAB_JDE_MASK
DECL|OCOTP_SCS_CLR_HAB_JDE_SHIFT|macro|OCOTP_SCS_CLR_HAB_JDE_SHIFT
DECL|OCOTP_SCS_CLR_LOCK_MASK|macro|OCOTP_SCS_CLR_LOCK_MASK
DECL|OCOTP_SCS_CLR_LOCK_SHIFT|macro|OCOTP_SCS_CLR_LOCK_SHIFT
DECL|OCOTP_SCS_CLR_REG|macro|OCOTP_SCS_CLR_REG
DECL|OCOTP_SCS_CLR_SPARE_MASK|macro|OCOTP_SCS_CLR_SPARE_MASK
DECL|OCOTP_SCS_CLR_SPARE_SHIFT|macro|OCOTP_SCS_CLR_SPARE_SHIFT
DECL|OCOTP_SCS_CLR_SPARE|macro|OCOTP_SCS_CLR_SPARE
DECL|OCOTP_SCS_CLR|macro|OCOTP_SCS_CLR
DECL|OCOTP_SCS_HAB_JDE_MASK|macro|OCOTP_SCS_HAB_JDE_MASK
DECL|OCOTP_SCS_HAB_JDE_SHIFT|macro|OCOTP_SCS_HAB_JDE_SHIFT
DECL|OCOTP_SCS_LOCK_MASK|macro|OCOTP_SCS_LOCK_MASK
DECL|OCOTP_SCS_LOCK_SHIFT|macro|OCOTP_SCS_LOCK_SHIFT
DECL|OCOTP_SCS_REG|macro|OCOTP_SCS_REG
DECL|OCOTP_SCS_SET_HAB_JDE_MASK|macro|OCOTP_SCS_SET_HAB_JDE_MASK
DECL|OCOTP_SCS_SET_HAB_JDE_SHIFT|macro|OCOTP_SCS_SET_HAB_JDE_SHIFT
DECL|OCOTP_SCS_SET_LOCK_MASK|macro|OCOTP_SCS_SET_LOCK_MASK
DECL|OCOTP_SCS_SET_LOCK_SHIFT|macro|OCOTP_SCS_SET_LOCK_SHIFT
DECL|OCOTP_SCS_SET_REG|macro|OCOTP_SCS_SET_REG
DECL|OCOTP_SCS_SET_SPARE_MASK|macro|OCOTP_SCS_SET_SPARE_MASK
DECL|OCOTP_SCS_SET_SPARE_SHIFT|macro|OCOTP_SCS_SET_SPARE_SHIFT
DECL|OCOTP_SCS_SET_SPARE|macro|OCOTP_SCS_SET_SPARE
DECL|OCOTP_SCS_SET|macro|OCOTP_SCS_SET
DECL|OCOTP_SCS_SPARE_MASK|macro|OCOTP_SCS_SPARE_MASK
DECL|OCOTP_SCS_SPARE_SHIFT|macro|OCOTP_SCS_SPARE_SHIFT
DECL|OCOTP_SCS_SPARE|macro|OCOTP_SCS_SPARE
DECL|OCOTP_SCS_TOG_HAB_JDE_MASK|macro|OCOTP_SCS_TOG_HAB_JDE_MASK
DECL|OCOTP_SCS_TOG_HAB_JDE_SHIFT|macro|OCOTP_SCS_TOG_HAB_JDE_SHIFT
DECL|OCOTP_SCS_TOG_LOCK_MASK|macro|OCOTP_SCS_TOG_LOCK_MASK
DECL|OCOTP_SCS_TOG_LOCK_SHIFT|macro|OCOTP_SCS_TOG_LOCK_SHIFT
DECL|OCOTP_SCS_TOG_REG|macro|OCOTP_SCS_TOG_REG
DECL|OCOTP_SCS_TOG_SPARE_MASK|macro|OCOTP_SCS_TOG_SPARE_MASK
DECL|OCOTP_SCS_TOG_SPARE_SHIFT|macro|OCOTP_SCS_TOG_SPARE_SHIFT
DECL|OCOTP_SCS_TOG_SPARE|macro|OCOTP_SCS_TOG_SPARE
DECL|OCOTP_SCS_TOG|macro|OCOTP_SCS_TOG
DECL|OCOTP_SCS|macro|OCOTP_SCS
DECL|OCOTP_SRK0_BITS_MASK|macro|OCOTP_SRK0_BITS_MASK
DECL|OCOTP_SRK0_BITS_SHIFT|macro|OCOTP_SRK0_BITS_SHIFT
DECL|OCOTP_SRK0_BITS|macro|OCOTP_SRK0_BITS
DECL|OCOTP_SRK0_REG|macro|OCOTP_SRK0_REG
DECL|OCOTP_SRK0|macro|OCOTP_SRK0
DECL|OCOTP_SRK1_BITS_MASK|macro|OCOTP_SRK1_BITS_MASK
DECL|OCOTP_SRK1_BITS_SHIFT|macro|OCOTP_SRK1_BITS_SHIFT
DECL|OCOTP_SRK1_BITS|macro|OCOTP_SRK1_BITS
DECL|OCOTP_SRK1_REG|macro|OCOTP_SRK1_REG
DECL|OCOTP_SRK1|macro|OCOTP_SRK1
DECL|OCOTP_SRK2_BITS_MASK|macro|OCOTP_SRK2_BITS_MASK
DECL|OCOTP_SRK2_BITS_SHIFT|macro|OCOTP_SRK2_BITS_SHIFT
DECL|OCOTP_SRK2_BITS|macro|OCOTP_SRK2_BITS
DECL|OCOTP_SRK2_REG|macro|OCOTP_SRK2_REG
DECL|OCOTP_SRK2|macro|OCOTP_SRK2
DECL|OCOTP_SRK3_BITS_MASK|macro|OCOTP_SRK3_BITS_MASK
DECL|OCOTP_SRK3_BITS_SHIFT|macro|OCOTP_SRK3_BITS_SHIFT
DECL|OCOTP_SRK3_BITS|macro|OCOTP_SRK3_BITS
DECL|OCOTP_SRK3_REG|macro|OCOTP_SRK3_REG
DECL|OCOTP_SRK3|macro|OCOTP_SRK3
DECL|OCOTP_SRK4_BITS_MASK|macro|OCOTP_SRK4_BITS_MASK
DECL|OCOTP_SRK4_BITS_SHIFT|macro|OCOTP_SRK4_BITS_SHIFT
DECL|OCOTP_SRK4_BITS|macro|OCOTP_SRK4_BITS
DECL|OCOTP_SRK4_REG|macro|OCOTP_SRK4_REG
DECL|OCOTP_SRK4|macro|OCOTP_SRK4
DECL|OCOTP_SRK5_BITS_MASK|macro|OCOTP_SRK5_BITS_MASK
DECL|OCOTP_SRK5_BITS_SHIFT|macro|OCOTP_SRK5_BITS_SHIFT
DECL|OCOTP_SRK5_BITS|macro|OCOTP_SRK5_BITS
DECL|OCOTP_SRK5_REG|macro|OCOTP_SRK5_REG
DECL|OCOTP_SRK5|macro|OCOTP_SRK5
DECL|OCOTP_SRK6_BITS_MASK|macro|OCOTP_SRK6_BITS_MASK
DECL|OCOTP_SRK6_BITS_SHIFT|macro|OCOTP_SRK6_BITS_SHIFT
DECL|OCOTP_SRK6_BITS|macro|OCOTP_SRK6_BITS
DECL|OCOTP_SRK6_REG|macro|OCOTP_SRK6_REG
DECL|OCOTP_SRK6|macro|OCOTP_SRK6
DECL|OCOTP_SRK7_BITS_MASK|macro|OCOTP_SRK7_BITS_MASK
DECL|OCOTP_SRK7_BITS_SHIFT|macro|OCOTP_SRK7_BITS_SHIFT
DECL|OCOTP_SRK7_BITS|macro|OCOTP_SRK7_BITS
DECL|OCOTP_SRK7_REG|macro|OCOTP_SRK7_REG
DECL|OCOTP_SRK7|macro|OCOTP_SRK7
DECL|OCOTP_SRK_REVOKE_BITS_MASK|macro|OCOTP_SRK_REVOKE_BITS_MASK
DECL|OCOTP_SRK_REVOKE_BITS_SHIFT|macro|OCOTP_SRK_REVOKE_BITS_SHIFT
DECL|OCOTP_SRK_REVOKE_BITS|macro|OCOTP_SRK_REVOKE_BITS
DECL|OCOTP_SRK_REVOKE_REG|macro|OCOTP_SRK_REVOKE_REG
DECL|OCOTP_SRK_REVOKE|macro|OCOTP_SRK_REVOKE
DECL|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK|macro|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_MASK
DECL|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT|macro|OCOTP_SW_STICKY_BLOCK_DTCP_KEY_SHIFT
DECL|OCOTP_SW_STICKY_BLOCK_ROM_PART_MASK|macro|OCOTP_SW_STICKY_BLOCK_ROM_PART_MASK
DECL|OCOTP_SW_STICKY_BLOCK_ROM_PART_SHIFT|macro|OCOTP_SW_STICKY_BLOCK_ROM_PART_SHIFT
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_MASK
DECL|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT|macro|OCOTP_SW_STICKY_FIELD_RETURN_LOCK_SHIFT
DECL|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK|macro|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_MASK
DECL|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT|macro|OCOTP_SW_STICKY_JTAG_BLOCK_RELEASE_SHIFT
DECL|OCOTP_SW_STICKY_REG|macro|OCOTP_SW_STICKY_REG
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_MASK
DECL|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT|macro|OCOTP_SW_STICKY_SRK_REVOKE_LOCK_SHIFT
DECL|OCOTP_SW_STICKY|macro|OCOTP_SW_STICKY
DECL|OCOTP_TIMING_REG|macro|OCOTP_TIMING_REG
DECL|OCOTP_TIMING_RELAX_MASK|macro|OCOTP_TIMING_RELAX_MASK
DECL|OCOTP_TIMING_RELAX_SHIFT|macro|OCOTP_TIMING_RELAX_SHIFT
DECL|OCOTP_TIMING_RELAX|macro|OCOTP_TIMING_RELAX
DECL|OCOTP_TIMING_STROBE_PROG_MASK|macro|OCOTP_TIMING_STROBE_PROG_MASK
DECL|OCOTP_TIMING_STROBE_PROG_SHIFT|macro|OCOTP_TIMING_STROBE_PROG_SHIFT
DECL|OCOTP_TIMING_STROBE_PROG|macro|OCOTP_TIMING_STROBE_PROG
DECL|OCOTP_TIMING_STROBE_READ_MASK|macro|OCOTP_TIMING_STROBE_READ_MASK
DECL|OCOTP_TIMING_STROBE_READ_SHIFT|macro|OCOTP_TIMING_STROBE_READ_SHIFT
DECL|OCOTP_TIMING_STROBE_READ|macro|OCOTP_TIMING_STROBE_READ
DECL|OCOTP_TIMING_WAIT_MASK|macro|OCOTP_TIMING_WAIT_MASK
DECL|OCOTP_TIMING_WAIT_SHIFT|macro|OCOTP_TIMING_WAIT_SHIFT
DECL|OCOTP_TIMING_WAIT|macro|OCOTP_TIMING_WAIT
DECL|OCOTP_TIMING|macro|OCOTP_TIMING
DECL|OCOTP_Type|typedef|} OCOTP_Type, *OCOTP_MemMapPtr;
DECL|OCOTP_VERSION_MAJOR_MASK|macro|OCOTP_VERSION_MAJOR_MASK
DECL|OCOTP_VERSION_MAJOR_SHIFT|macro|OCOTP_VERSION_MAJOR_SHIFT
DECL|OCOTP_VERSION_MAJOR|macro|OCOTP_VERSION_MAJOR
DECL|OCOTP_VERSION_MINOR_MASK|macro|OCOTP_VERSION_MINOR_MASK
DECL|OCOTP_VERSION_MINOR_SHIFT|macro|OCOTP_VERSION_MINOR_SHIFT
DECL|OCOTP_VERSION_MINOR|macro|OCOTP_VERSION_MINOR
DECL|OCOTP_VERSION_REG|macro|OCOTP_VERSION_REG
DECL|OCOTP_VERSION_STEP_MASK|macro|OCOTP_VERSION_STEP_MASK
DECL|OCOTP_VERSION_STEP_SHIFT|macro|OCOTP_VERSION_STEP_SHIFT
DECL|OCOTP_VERSION_STEP|macro|OCOTP_VERSION_STEP
DECL|OCOTP_VERSION|macro|OCOTP_VERSION
DECL|OCOTP|macro|OCOTP
DECL|OCR1|member|__IO uint32_t OCR1; /**< GPT Output Compare Register 1, offset: 0x10 */
DECL|OCR2|member|__IO uint32_t OCR2; /**< GPT Output Compare Register 2, offset: 0x14 */
DECL|OCR3|member|__IO uint32_t OCR3; /**< GPT Output Compare Register 3, offset: 0x18 */
DECL|OFFDRV|member|__IO uint32_t OFFDRV; /**< Off-Chip Drive, offset: 0x46C */
DECL|OFS|member|__IO uint32_t OFS; /**< Offset correction value register, offset: 0x24 */
DECL|ONCE_CMD|member|__IO uint32_t ONCE_CMD; /**< OnCE Command Register, offset: 0x50 */
DECL|ONCE_DATA|member|__IO uint32_t ONCE_DATA; /**< OnCE Data Register, offset: 0x44 */
DECL|ONCE_ENB|member|__IO uint32_t ONCE_ENB; /**< OnCE Enable, offset: 0x40 */
DECL|ONCE_INSTR|member|__IO uint32_t ONCE_INSTR; /**< OnCE Instruction Register, offset: 0x48 */
DECL|ONCE_STAT|member|__I uint32_t ONCE_STAT; /**< OnCE Status Register, offset: 0x4C */
DECL|ONEMS|member|__IO uint32_t ONEMS; /**< UART One Millisecond Register, offset: 0xB0 */
DECL|OPD|member|__IO uint32_t OPD; /**< Opcode/Pause Duration Register, offset: 0xEC */
DECL|OSC_CONFIG0_CLR|member|__IO uint32_t OSC_CONFIG0_CLR; /**< XTAL OSC Configuration 0 Register, offset: 0x2A8 */
DECL|OSC_CONFIG0_SET|member|__IO uint32_t OSC_CONFIG0_SET; /**< XTAL OSC Configuration 0 Register, offset: 0x2A4 */
DECL|OSC_CONFIG0_TOG|member|__IO uint32_t OSC_CONFIG0_TOG; /**< XTAL OSC Configuration 0 Register, offset: 0x2AC */
DECL|OSC_CONFIG0|member|__IO uint32_t OSC_CONFIG0; /**< XTAL OSC Configuration 0 Register, offset: 0x2A0 */
DECL|OSC_CONFIG1_CLR|member|__IO uint32_t OSC_CONFIG1_CLR; /**< XTAL OSC Configuration 1 Register, offset: 0x2B8 */
DECL|OSC_CONFIG1_SET|member|__IO uint32_t OSC_CONFIG1_SET; /**< XTAL OSC Configuration 1 Register, offset: 0x2B4 */
DECL|OSC_CONFIG1_TOG|member|__IO uint32_t OSC_CONFIG1_TOG; /**< XTAL OSC Configuration 1 Register, offset: 0x2BC */
DECL|OSC_CONFIG1|member|__IO uint32_t OSC_CONFIG1; /**< XTAL OSC Configuration 1 Register, offset: 0x2B0 */
DECL|OSC_CONFIG2_CLR|member|__IO uint32_t OSC_CONFIG2_CLR; /**< XTAL OSC Configuration 2 Register, offset: 0x2C8 */
DECL|OSC_CONFIG2_SET|member|__IO uint32_t OSC_CONFIG2_SET; /**< XTAL OSC Configuration 2 Register, offset: 0x2C4 */
DECL|OSC_CONFIG2_TOG|member|__IO uint32_t OSC_CONFIG2_TOG; /**< XTAL OSC Configuration 2 Register, offset: 0x2CC */
DECL|OSC_CONFIG2|member|__IO uint32_t OSC_CONFIG2; /**< XTAL OSC Configuration 2 Register, offset: 0x2C0 */
DECL|OSTAT|member|__I uint32_t OSTAT; /**< OnCE Status,offset: 0x1A */
DECL|OSTAT|member|} OSTAT;
DECL|OUT_AS_LRC|member|__IO uint32_t OUT_AS_LRC; /**< Alpha Surface Lower Right Coordinate, offset: 0xA0 */
DECL|OUT_AS_ULC|member|__IO uint32_t OUT_AS_ULC; /**< Alpha Surface Upper Left Coordinate, offset: 0x90 */
DECL|OUT_BUF2|member|__IO uint32_t OUT_BUF2; /**< Output Frame Buffer Pointer #2, offset: 0x40 */
DECL|OUT_BUF|member|__IO uint32_t OUT_BUF; /**< Output Frame Buffer Pointer, offset: 0x30 */
DECL|OUT_CTRL|member|__IO uint32_t OUT_CTRL; /**< Output Buffer Control Register, offset: 0x20 */
DECL|OUT_LRC|member|__IO uint32_t OUT_LRC; /**< Output Surface Lower Right Coordinate, offset: 0x60 */
DECL|OUT_PITCH|member|__IO uint32_t OUT_PITCH; /**< Output Buffer Pitch, offset: 0x50 */
DECL|OUT_PS_LRC|member|__IO uint32_t OUT_PS_LRC; /**< Processed Surface Lower Right Coordinate, offset: 0x80 */
DECL|OUT_PS_ULC|member|__IO uint32_t OUT_PS_ULC; /**< Processed Surface Upper Left Coordinate, offset: 0x70 */
DECL|PALR|member|__IO uint32_t PALR; /**< Physical Address Lower Register, offset: 0xE4 */
DECL|PAUR|member|__IO uint32_t PAUR; /**< Physical Address Upper Register, offset: 0xE8 */
DECL|PAYLOAD|member|__IO uint32_t PAYLOAD; /**< GPMI Payload Address Register Description, offset: 0x40 */
DECL|PCCCR|member|__IO uint32_t PCCCR; /**< Cache control register, offset: 0x0 */
DECL|PCCCVR|member|__IO uint32_t PCCCVR; /**< Cache read/write value register, offset: 0xC */
DECL|PCCLCR|member|__IO uint32_t PCCLCR; /**< Cache line control register, offset: 0x4 */
DECL|PCCSAR|member|__IO uint32_t PCCSAR; /**< Cache search address register, offset: 0x8 */
DECL|PCIE_PHY_CTRL|member|__IO uint32_t PCIE_PHY_CTRL; /**< PGC Control Register, offset: 0x200 */
DECL|PCIE_PHY_PDNSCR|member|__IO uint32_t PCIE_PHY_PDNSCR; /**< Pull Down Sequence Control Register, offset: 0x208 */
DECL|PCIE_PHY_PUPSCR|member|__IO uint32_t PCIE_PHY_PUPSCR; /**< Power Up Sequence Control Register, offset: 0x204 */
DECL|PCIE_PHY_SR|member|__IO uint32_t PCIE_PHY_SR; /**< Power Gating Controller Status Register, offset: 0x20C */
DECL|PCIe1_IRQn|enumerator|PCIe1_IRQn = 120, /**< PCIe interrupt request 1. */
DECL|PCIe2_IRQn|enumerator|PCIe2_IRQn = 121, /**< PCIe interrupt request 2. */
DECL|PCIe3_IRQn|enumerator|PCIe3_IRQn = 122, /**< PCIe interrupt request 3. */
DECL|PCIe4_IRQn|enumerator|PCIe4_IRQn = 123, /**< PCIe interrupt request 4. */
DECL|PCRC|member|__IO uint32_t PCRC; /**< Port C Control Register, offset: 0xFC */
DECL|PDADCRFH|member|__IO uint32_t PDADCRFH; /**< Power Down ADC Ref. High, offset: 0x410 */
DECL|PDADCRFL|member|__IO uint32_t PDADCRFL; /**< Power Down ADC Ref. Low, offset: 0x414 */
DECL|PDADC|member|__IO uint32_t PDADC; /**< Power Down ADC, offset: 0x404 */
DECL|PDAP|member|__IO uint32_t PDAP[110]; /**< Peripheral Domain Access Permissions, array offset: 0x400, array step: 0x4 */
DECL|PDBUF|member|__IO uint32_t PDBUF; /**< Power Down Buffers, offset: 0x4 */
DECL|PDCR1|member|__IO uint32_t PDCR1; /**< Port Data Control Register 1, offset: 0x4 */
DECL|PDCR2|member|__IO uint32_t PDCR2; /**< Port Data Control Register 2, offset: 0xC */
DECL|PDCR3|member|__IO uint32_t PDCR3; /**< Port Data Control Register 3, offset: 0x14 */
DECL|PDCR4|member|__IO uint32_t PDCR4; /**< Port Data Control Register 4, offset: 0x1C */
DECL|PDCR5|member|__IO uint32_t PDCR5; /**< Port Data Control Register 5, offset: 0x24 */
DECL|PDCR6|member|__IO uint32_t PDCR6; /**< Port Data Control Register 6, offset: 0x2C */
DECL|PDCR7|member|__IO uint32_t PDCR7; /**< Port Data Control Register 7, offset: 0x34 */
DECL|PDSARH|member|__IO uint32_t PDSARH; /**< Power Down SAR High, offset: 0x408 */
DECL|PDSARL|member|__IO uint32_t PDSARL; /**< Power Down SAR Low, offset: 0x40C */
DECL|PERIODREG|member|__IO uint32_t PERIODREG; /**< Sample Period Control Register, offset: 0x1C */
DECL|PFD_480_CLR|member|__IO uint32_t PFD_480_CLR; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xF8 */
DECL|PFD_480_SET|member|__IO uint32_t PFD_480_SET; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xF4 */
DECL|PFD_480_TOG|member|__IO uint32_t PFD_480_TOG; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xFC */
DECL|PFD_480|member|__IO uint32_t PFD_480; /**< 480MHz Clock (PLL3) Phase Fractional Divider Control Register, offset: 0xF0 */
DECL|PFD_528_CLR|member|__IO uint32_t PFD_528_CLR; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x108 */
DECL|PFD_528_SET|member|__IO uint32_t PFD_528_SET; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x104 */
DECL|PFD_528_TOG|member|__IO uint32_t PFD_528_TOG; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x10C */
DECL|PFD_528|member|__IO uint32_t PFD_528; /**< 528MHz Clock (PLL2) Phase Fractional Divider Control Register, offset: 0x100 */
DECL|PGC_ARM_BASE_PTR|macro|PGC_ARM_BASE_PTR
DECL|PGC_ARM_BASE|macro|PGC_ARM_BASE
DECL|PGC_ARM_CPU_CTRL|macro|PGC_ARM_CPU_CTRL
DECL|PGC_ARM_CPU_PDNSCR|macro|PGC_ARM_CPU_PDNSCR
DECL|PGC_ARM_CPU_PUPSCR|macro|PGC_ARM_CPU_PUPSCR
DECL|PGC_ARM_CPU_SR|macro|PGC_ARM_CPU_SR
DECL|PGC_ARM_DISPLAY_CTRL|macro|PGC_ARM_DISPLAY_CTRL
DECL|PGC_ARM_DISPLAY_PDNSCR|macro|PGC_ARM_DISPLAY_PDNSCR
DECL|PGC_ARM_DISPLAY_PUPSCR|macro|PGC_ARM_DISPLAY_PUPSCR
DECL|PGC_ARM_DISPLAY_SR|macro|PGC_ARM_DISPLAY_SR
DECL|PGC_ARM_GPU_CTRL|macro|PGC_ARM_GPU_CTRL
DECL|PGC_ARM_GPU_PDNSCR|macro|PGC_ARM_GPU_PDNSCR
DECL|PGC_ARM_GPU_PUPSCR|macro|PGC_ARM_GPU_PUPSCR
DECL|PGC_ARM_GPU_SR|macro|PGC_ARM_GPU_SR
DECL|PGC_ARM_MEGA_CTRL|macro|PGC_ARM_MEGA_CTRL
DECL|PGC_ARM_MEGA_PDNSCR|macro|PGC_ARM_MEGA_PDNSCR
DECL|PGC_ARM_MEGA_PUPSCR|macro|PGC_ARM_MEGA_PUPSCR
DECL|PGC_ARM_MEGA_SR|macro|PGC_ARM_MEGA_SR
DECL|PGC_ARM_PCIE_PHY_CTRL|macro|PGC_ARM_PCIE_PHY_CTRL
DECL|PGC_ARM_PCIE_PHY_PDNSCR|macro|PGC_ARM_PCIE_PHY_PDNSCR
DECL|PGC_ARM_PCIE_PHY_PUPSCR|macro|PGC_ARM_PCIE_PHY_PUPSCR
DECL|PGC_ARM_PCIE_PHY_SR|macro|PGC_ARM_PCIE_PHY_SR
DECL|PGC_ARM|macro|PGC_ARM
DECL|PGC_BASE_ADDRS|macro|PGC_BASE_ADDRS
DECL|PGC_BASE_PTRS|macro|PGC_BASE_PTRS
DECL|PGC_CPU_CTRL_PCR_MASK|macro|PGC_CPU_CTRL_PCR_MASK
DECL|PGC_CPU_CTRL_PCR_SHIFT|macro|PGC_CPU_CTRL_PCR_SHIFT
DECL|PGC_CPU_CTRL_REG|macro|PGC_CPU_CTRL_REG
DECL|PGC_CPU_PDNSCR_ISO2SW_MASK|macro|PGC_CPU_PDNSCR_ISO2SW_MASK
DECL|PGC_CPU_PDNSCR_ISO2SW_SHIFT|macro|PGC_CPU_PDNSCR_ISO2SW_SHIFT
DECL|PGC_CPU_PDNSCR_ISO2SW|macro|PGC_CPU_PDNSCR_ISO2SW
DECL|PGC_CPU_PDNSCR_ISO_MASK|macro|PGC_CPU_PDNSCR_ISO_MASK
DECL|PGC_CPU_PDNSCR_ISO_SHIFT|macro|PGC_CPU_PDNSCR_ISO_SHIFT
DECL|PGC_CPU_PDNSCR_ISO|macro|PGC_CPU_PDNSCR_ISO
DECL|PGC_CPU_PDNSCR_REG|macro|PGC_CPU_PDNSCR_REG
DECL|PGC_CPU_PUPSCR_REG|macro|PGC_CPU_PUPSCR_REG
DECL|PGC_CPU_PUPSCR_SW2ISO_MASK|macro|PGC_CPU_PUPSCR_SW2ISO_MASK
DECL|PGC_CPU_PUPSCR_SW2ISO_SHIFT|macro|PGC_CPU_PUPSCR_SW2ISO_SHIFT
DECL|PGC_CPU_PUPSCR_SW2ISO|macro|PGC_CPU_PUPSCR_SW2ISO
DECL|PGC_CPU_PUPSCR_SW_MASK|macro|PGC_CPU_PUPSCR_SW_MASK
DECL|PGC_CPU_PUPSCR_SW_SHIFT|macro|PGC_CPU_PUPSCR_SW_SHIFT
DECL|PGC_CPU_PUPSCR_SW|macro|PGC_CPU_PUPSCR_SW
DECL|PGC_CPU_SR_PSR_MASK|macro|PGC_CPU_SR_PSR_MASK
DECL|PGC_CPU_SR_PSR_SHIFT|macro|PGC_CPU_SR_PSR_SHIFT
DECL|PGC_CPU_SR_REG|macro|PGC_CPU_SR_REG
DECL|PGC_DISPLAY_CTRL_PCR_MASK|macro|PGC_DISPLAY_CTRL_PCR_MASK
DECL|PGC_DISPLAY_CTRL_PCR_SHIFT|macro|PGC_DISPLAY_CTRL_PCR_SHIFT
DECL|PGC_DISPLAY_CTRL_REG|macro|PGC_DISPLAY_CTRL_REG
DECL|PGC_DISPLAY_PDNSCR_ISO2SW_MASK|macro|PGC_DISPLAY_PDNSCR_ISO2SW_MASK
DECL|PGC_DISPLAY_PDNSCR_ISO2SW_SHIFT|macro|PGC_DISPLAY_PDNSCR_ISO2SW_SHIFT
DECL|PGC_DISPLAY_PDNSCR_ISO2SW|macro|PGC_DISPLAY_PDNSCR_ISO2SW
DECL|PGC_DISPLAY_PDNSCR_ISO_MASK|macro|PGC_DISPLAY_PDNSCR_ISO_MASK
DECL|PGC_DISPLAY_PDNSCR_ISO_SHIFT|macro|PGC_DISPLAY_PDNSCR_ISO_SHIFT
DECL|PGC_DISPLAY_PDNSCR_ISO|macro|PGC_DISPLAY_PDNSCR_ISO
DECL|PGC_DISPLAY_PDNSCR_REG|macro|PGC_DISPLAY_PDNSCR_REG
DECL|PGC_DISPLAY_PUPSCR_REG|macro|PGC_DISPLAY_PUPSCR_REG
DECL|PGC_DISPLAY_PUPSCR_SW2ISO_MASK|macro|PGC_DISPLAY_PUPSCR_SW2ISO_MASK
DECL|PGC_DISPLAY_PUPSCR_SW2ISO_SHIFT|macro|PGC_DISPLAY_PUPSCR_SW2ISO_SHIFT
DECL|PGC_DISPLAY_PUPSCR_SW2ISO|macro|PGC_DISPLAY_PUPSCR_SW2ISO
DECL|PGC_DISPLAY_PUPSCR_SW_MASK|macro|PGC_DISPLAY_PUPSCR_SW_MASK
DECL|PGC_DISPLAY_PUPSCR_SW_SHIFT|macro|PGC_DISPLAY_PUPSCR_SW_SHIFT
DECL|PGC_DISPLAY_PUPSCR_SW|macro|PGC_DISPLAY_PUPSCR_SW
DECL|PGC_DISPLAY_SR_PSR_MASK|macro|PGC_DISPLAY_SR_PSR_MASK
DECL|PGC_DISPLAY_SR_PSR_SHIFT|macro|PGC_DISPLAY_SR_PSR_SHIFT
DECL|PGC_DISPLAY_SR_REG|macro|PGC_DISPLAY_SR_REG
DECL|PGC_GPU_BASE_PTR|macro|PGC_GPU_BASE_PTR
DECL|PGC_GPU_BASE|macro|PGC_GPU_BASE
DECL|PGC_GPU_CPU_CTRL|macro|PGC_GPU_CPU_CTRL
DECL|PGC_GPU_CPU_PDNSCR|macro|PGC_GPU_CPU_PDNSCR
DECL|PGC_GPU_CPU_PUPSCR|macro|PGC_GPU_CPU_PUPSCR
DECL|PGC_GPU_CPU_SR|macro|PGC_GPU_CPU_SR
DECL|PGC_GPU_CTRL_PCR_MASK|macro|PGC_GPU_CTRL_PCR_MASK
DECL|PGC_GPU_CTRL_PCR_SHIFT|macro|PGC_GPU_CTRL_PCR_SHIFT
DECL|PGC_GPU_CTRL_REG|macro|PGC_GPU_CTRL_REG
DECL|PGC_GPU_DISPLAY_CTRL|macro|PGC_GPU_DISPLAY_CTRL
DECL|PGC_GPU_DISPLAY_PDNSCR|macro|PGC_GPU_DISPLAY_PDNSCR
DECL|PGC_GPU_DISPLAY_PUPSCR|macro|PGC_GPU_DISPLAY_PUPSCR
DECL|PGC_GPU_DISPLAY_SR|macro|PGC_GPU_DISPLAY_SR
DECL|PGC_GPU_GPU_CTRL|macro|PGC_GPU_GPU_CTRL
DECL|PGC_GPU_GPU_PDNSCR|macro|PGC_GPU_GPU_PDNSCR
DECL|PGC_GPU_GPU_PUPSCR|macro|PGC_GPU_GPU_PUPSCR
DECL|PGC_GPU_GPU_SR|macro|PGC_GPU_GPU_SR
DECL|PGC_GPU_MEGA_CTRL|macro|PGC_GPU_MEGA_CTRL
DECL|PGC_GPU_MEGA_PDNSCR|macro|PGC_GPU_MEGA_PDNSCR
DECL|PGC_GPU_MEGA_PUPSCR|macro|PGC_GPU_MEGA_PUPSCR
DECL|PGC_GPU_MEGA_SR|macro|PGC_GPU_MEGA_SR
DECL|PGC_GPU_PCIE_PHY_CTRL|macro|PGC_GPU_PCIE_PHY_CTRL
DECL|PGC_GPU_PCIE_PHY_PDNSCR|macro|PGC_GPU_PCIE_PHY_PDNSCR
DECL|PGC_GPU_PCIE_PHY_PUPSCR|macro|PGC_GPU_PCIE_PHY_PUPSCR
DECL|PGC_GPU_PCIE_PHY_SR|macro|PGC_GPU_PCIE_PHY_SR
DECL|PGC_GPU_PDNSCR_ISO2SW_MASK|macro|PGC_GPU_PDNSCR_ISO2SW_MASK
DECL|PGC_GPU_PDNSCR_ISO2SW_SHIFT|macro|PGC_GPU_PDNSCR_ISO2SW_SHIFT
DECL|PGC_GPU_PDNSCR_ISO2SW|macro|PGC_GPU_PDNSCR_ISO2SW
DECL|PGC_GPU_PDNSCR_ISO_MASK|macro|PGC_GPU_PDNSCR_ISO_MASK
DECL|PGC_GPU_PDNSCR_ISO_SHIFT|macro|PGC_GPU_PDNSCR_ISO_SHIFT
DECL|PGC_GPU_PDNSCR_ISO|macro|PGC_GPU_PDNSCR_ISO
DECL|PGC_GPU_PDNSCR_REG|macro|PGC_GPU_PDNSCR_REG
DECL|PGC_GPU_PUPSCR_REG|macro|PGC_GPU_PUPSCR_REG
DECL|PGC_GPU_PUPSCR_SW2ISO_MASK|macro|PGC_GPU_PUPSCR_SW2ISO_MASK
DECL|PGC_GPU_PUPSCR_SW2ISO_SHIFT|macro|PGC_GPU_PUPSCR_SW2ISO_SHIFT
DECL|PGC_GPU_PUPSCR_SW2ISO|macro|PGC_GPU_PUPSCR_SW2ISO
DECL|PGC_GPU_PUPSCR_SW_MASK|macro|PGC_GPU_PUPSCR_SW_MASK
DECL|PGC_GPU_PUPSCR_SW_SHIFT|macro|PGC_GPU_PUPSCR_SW_SHIFT
DECL|PGC_GPU_PUPSCR_SW|macro|PGC_GPU_PUPSCR_SW
DECL|PGC_GPU_SR_PSR_MASK|macro|PGC_GPU_SR_PSR_MASK
DECL|PGC_GPU_SR_PSR_SHIFT|macro|PGC_GPU_SR_PSR_SHIFT
DECL|PGC_GPU_SR_REG|macro|PGC_GPU_SR_REG
DECL|PGC_GPU|macro|PGC_GPU
DECL|PGC_MEGA_CTRL_PCR_MASK|macro|PGC_MEGA_CTRL_PCR_MASK
DECL|PGC_MEGA_CTRL_PCR_SHIFT|macro|PGC_MEGA_CTRL_PCR_SHIFT
DECL|PGC_MEGA_CTRL_REG|macro|PGC_MEGA_CTRL_REG
DECL|PGC_MEGA_PDNSCR_ISO2SW_MASK|macro|PGC_MEGA_PDNSCR_ISO2SW_MASK
DECL|PGC_MEGA_PDNSCR_ISO2SW_SHIFT|macro|PGC_MEGA_PDNSCR_ISO2SW_SHIFT
DECL|PGC_MEGA_PDNSCR_ISO2SW|macro|PGC_MEGA_PDNSCR_ISO2SW
DECL|PGC_MEGA_PDNSCR_ISO_MASK|macro|PGC_MEGA_PDNSCR_ISO_MASK
DECL|PGC_MEGA_PDNSCR_ISO_SHIFT|macro|PGC_MEGA_PDNSCR_ISO_SHIFT
DECL|PGC_MEGA_PDNSCR_ISO|macro|PGC_MEGA_PDNSCR_ISO
DECL|PGC_MEGA_PDNSCR_REG|macro|PGC_MEGA_PDNSCR_REG
DECL|PGC_MEGA_PUPSCR_REG|macro|PGC_MEGA_PUPSCR_REG
DECL|PGC_MEGA_PUPSCR_SW2ISO_MASK|macro|PGC_MEGA_PUPSCR_SW2ISO_MASK
DECL|PGC_MEGA_PUPSCR_SW2ISO_SHIFT|macro|PGC_MEGA_PUPSCR_SW2ISO_SHIFT
DECL|PGC_MEGA_PUPSCR_SW2ISO|macro|PGC_MEGA_PUPSCR_SW2ISO
DECL|PGC_MEGA_PUPSCR_SW_MASK|macro|PGC_MEGA_PUPSCR_SW_MASK
DECL|PGC_MEGA_PUPSCR_SW_SHIFT|macro|PGC_MEGA_PUPSCR_SW_SHIFT
DECL|PGC_MEGA_PUPSCR_SW|macro|PGC_MEGA_PUPSCR_SW
DECL|PGC_MEGA_SR_PSR_MASK|macro|PGC_MEGA_SR_PSR_MASK
DECL|PGC_MEGA_SR_PSR_SHIFT|macro|PGC_MEGA_SR_PSR_SHIFT
DECL|PGC_MEGA_SR_REG|macro|PGC_MEGA_SR_REG
DECL|PGC_MemMapPtr|typedef|} PGC_Type, *PGC_MemMapPtr;
DECL|PGC_PCIE_PHY_CTRL_PCR_MASK|macro|PGC_PCIE_PHY_CTRL_PCR_MASK
DECL|PGC_PCIE_PHY_CTRL_PCR_SHIFT|macro|PGC_PCIE_PHY_CTRL_PCR_SHIFT
DECL|PGC_PCIE_PHY_CTRL_REG|macro|PGC_PCIE_PHY_CTRL_REG
DECL|PGC_PCIE_PHY_PDNSCR_ISO2SW_MASK|macro|PGC_PCIE_PHY_PDNSCR_ISO2SW_MASK
DECL|PGC_PCIE_PHY_PDNSCR_ISO2SW_SHIFT|macro|PGC_PCIE_PHY_PDNSCR_ISO2SW_SHIFT
DECL|PGC_PCIE_PHY_PDNSCR_ISO2SW|macro|PGC_PCIE_PHY_PDNSCR_ISO2SW
DECL|PGC_PCIE_PHY_PDNSCR_ISO_MASK|macro|PGC_PCIE_PHY_PDNSCR_ISO_MASK
DECL|PGC_PCIE_PHY_PDNSCR_ISO_SHIFT|macro|PGC_PCIE_PHY_PDNSCR_ISO_SHIFT
DECL|PGC_PCIE_PHY_PDNSCR_ISO|macro|PGC_PCIE_PHY_PDNSCR_ISO
DECL|PGC_PCIE_PHY_PDNSCR_REG|macro|PGC_PCIE_PHY_PDNSCR_REG
DECL|PGC_PCIE_PHY_PUPSCR_REG|macro|PGC_PCIE_PHY_PUPSCR_REG
DECL|PGC_PCIE_PHY_PUPSCR_SW2ISO_MASK|macro|PGC_PCIE_PHY_PUPSCR_SW2ISO_MASK
DECL|PGC_PCIE_PHY_PUPSCR_SW2ISO_SHIFT|macro|PGC_PCIE_PHY_PUPSCR_SW2ISO_SHIFT
DECL|PGC_PCIE_PHY_PUPSCR_SW2ISO|macro|PGC_PCIE_PHY_PUPSCR_SW2ISO
DECL|PGC_PCIE_PHY_PUPSCR_SW_MASK|macro|PGC_PCIE_PHY_PUPSCR_SW_MASK
DECL|PGC_PCIE_PHY_PUPSCR_SW_SHIFT|macro|PGC_PCIE_PHY_PUPSCR_SW_SHIFT
DECL|PGC_PCIE_PHY_PUPSCR_SW|macro|PGC_PCIE_PHY_PUPSCR_SW
DECL|PGC_PCIE_PHY_SR_PSR_MASK|macro|PGC_PCIE_PHY_SR_PSR_MASK
DECL|PGC_PCIE_PHY_SR_PSR_SHIFT|macro|PGC_PCIE_PHY_SR_PSR_SHIFT
DECL|PGC_PCIE_PHY_SR_REG|macro|PGC_PCIE_PHY_SR_REG
DECL|PGC_Type|typedef|} PGC_Type, *PGC_MemMapPtr;
DECL|PGR|member|__IO uint32_t PGR; /**< GPC Power Gating Register, offset: 0x4 */
DECL|PLAMC|member|__I uint16_t PLAMC; /**< Crossbar Switch (AXBS) Master Configuration, offset: 0xA */
DECL|PLASC|member|__I uint16_t PLASC; /**< Crossbar Switch (AXBS) Slave Configuration, offset: 0x8 */
DECL|PLL_ARM_CLR|member|__IO uint32_t PLL_ARM_CLR; /**< Analog ARM PLL control Register, offset: 0x8 */
DECL|PLL_ARM_SET|member|__IO uint32_t PLL_ARM_SET; /**< Analog ARM PLL control Register, offset: 0x4 */
DECL|PLL_ARM_TOG|member|__IO uint32_t PLL_ARM_TOG; /**< Analog ARM PLL control Register, offset: 0xC */
DECL|PLL_ARM|member|__IO uint32_t PLL_ARM; /**< Analog ARM PLL control Register, offset: 0x0 */
DECL|PLL_AUDIO_CLR|member|__IO uint32_t PLL_AUDIO_CLR; /**< Analog Audio PLL control Register, offset: 0x78 */
DECL|PLL_AUDIO_DENOM|member|__IO uint32_t PLL_AUDIO_DENOM; /**< Denominator of Audio PLL Fractional Loop Divider Register, offset: 0x90 */
DECL|PLL_AUDIO_NUM|member|__IO uint32_t PLL_AUDIO_NUM; /**< Numerator of Audio PLL Fractional Loop Divider Register, offset: 0x80 */
DECL|PLL_AUDIO_SET|member|__IO uint32_t PLL_AUDIO_SET; /**< Analog Audio PLL control Register, offset: 0x74 */
DECL|PLL_AUDIO_TOG|member|__IO uint32_t PLL_AUDIO_TOG; /**< Analog Audio PLL control Register, offset: 0x7C */
DECL|PLL_AUDIO|member|__IO uint32_t PLL_AUDIO; /**< Analog Audio PLL control Register, offset: 0x70 */
DECL|PLL_ENET_CLR|member|__IO uint32_t PLL_ENET_CLR; /**< Analog ENET PLL Control Register, offset: 0xE8 */
DECL|PLL_ENET_SET|member|__IO uint32_t PLL_ENET_SET; /**< Analog ENET PLL Control Register, offset: 0xE4 */
DECL|PLL_ENET_TOG|member|__IO uint32_t PLL_ENET_TOG; /**< Analog ENET PLL Control Register, offset: 0xEC */
DECL|PLL_ENET|member|__IO uint32_t PLL_ENET; /**< Analog ENET PLL Control Register, offset: 0xE0 */
DECL|PLL_SYS_CLR|member|__IO uint32_t PLL_SYS_CLR; /**< Analog System PLL Control Register, offset: 0x38 */
DECL|PLL_SYS_SET|member|__IO uint32_t PLL_SYS_SET; /**< Analog System PLL Control Register, offset: 0x34 */
DECL|PLL_SYS_SS|member|__IO uint32_t PLL_SYS_SS; /**< 528MHz System PLL Spread Spectrum Register, offset: 0x40 */
DECL|PLL_SYS_TOG|member|__IO uint32_t PLL_SYS_TOG; /**< Analog System PLL Control Register, offset: 0x3C */
DECL|PLL_SYS|member|__IO uint32_t PLL_SYS; /**< Analog System PLL Control Register, offset: 0x30 */
DECL|PLL_USB1_CLR|member|__IO uint32_t PLL_USB1_CLR; /**< Analog USB1 480MHz PLL Control Register, offset: 0x18 */
DECL|PLL_USB1_SET|member|__IO uint32_t PLL_USB1_SET; /**< Analog USB1 480MHz PLL Control Register, offset: 0x14 */
DECL|PLL_USB1_TOG|member|__IO uint32_t PLL_USB1_TOG; /**< Analog USB1 480MHz PLL Control Register, offset: 0x1C */
DECL|PLL_USB1|member|__IO uint32_t PLL_USB1; /**< Analog USB1 480MHz PLL Control Register, offset: 0x10 */
DECL|PLL_USB2_CLR|member|__IO uint32_t PLL_USB2_CLR; /**< Analog USB2 480MHz PLL Control Register, offset: 0x28 */
DECL|PLL_USB2_SET|member|__IO uint32_t PLL_USB2_SET; /**< Analog USB2 480MHz PLL Control Register, offset: 0x24 */
DECL|PLL_USB2_TOG|member|__IO uint32_t PLL_USB2_TOG; /**< Analog USB2 480MHz PLL Control Register, offset: 0x2C */
DECL|PLL_USB2|member|__IO uint32_t PLL_USB2; /**< Analog USB2 480MHz PLL Control Register, offset: 0x20 */
DECL|PLL_VIDEO_CLR|member|__IO uint32_t PLL_VIDEO_CLR; /**< Analog Video PLL control Register, offset: 0xA8 */
DECL|PLL_VIDEO_DENOM|member|__IO uint32_t PLL_VIDEO_DENOM; /**< Denominator of Video PLL Fractional Loop Divider Register, offset: 0xC0 */
DECL|PLL_VIDEO_NUM|member|__IO uint32_t PLL_VIDEO_NUM; /**< Numerator of Video PLL Fractional Loop Divider Register, offset: 0xB0 */
DECL|PLL_VIDEO_SET|member|__IO uint32_t PLL_VIDEO_SET; /**< Analog Video PLL control Register, offset: 0xA4 */
DECL|PLL_VIDEO_TOG|member|__IO uint32_t PLL_VIDEO_TOG; /**< Analog Video PLL control Register, offset: 0xAC */
DECL|PLL_VIDEO|member|__IO uint32_t PLL_VIDEO; /**< Analog Video PLL control Register, offset: 0xA0 */
DECL|PMU1_IRQn|enumerator|PMU1_IRQn = 54, /**< Brown-out event on either the 1.1, 2.5 or 3.0 regulators. */
DECL|PMU2_IRQn|enumerator|PMU2_IRQn = 127, /**< Brown out of core, gpu, and chip digital regulators occurred. */
DECL|PMU_BASE_ADDRS|macro|PMU_BASE_ADDRS
DECL|PMU_BASE_PTRS|macro|PMU_BASE_PTRS
DECL|PMU_BASE_PTR|macro|PMU_BASE_PTR
DECL|PMU_BASE|macro|PMU_BASE
DECL|PMU_IRQS|macro|PMU_IRQS
DECL|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_LPBG_SEL_MASK|macro|PMU_LOWPWR_CTRL_CLR_LPBG_SEL_MASK
DECL|PMU_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_LPBG_TEST_MASK|macro|PMU_LOWPWR_CTRL_CLR_LPBG_TEST_MASK
DECL|PMU_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_OSC_SEL_MASK|macro|PMU_LOWPWR_CTRL_CLR_OSC_SEL_MASK
DECL|PMU_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK|macro|PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK
DECL|PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK|macro|PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK
DECL|PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK|macro|PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK
DECL|PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG|macro|PMU_LOWPWR_CTRL_CLR_RC_OSC_PROG
DECL|PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK|macro|PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK
DECL|PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_REG|macro|PMU_LOWPWR_CTRL_CLR_REG
DECL|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK|macro|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK
DECL|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY|macro|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY
DECL|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK|macro|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK
DECL|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT|macro|PMU_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT
DECL|PMU_LOWPWR_CTRL_CLR|macro|PMU_LOWPWR_CTRL_CLR
DECL|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_LPBG_SEL_MASK|macro|PMU_LOWPWR_CTRL_SET_LPBG_SEL_MASK
DECL|PMU_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT|macro|PMU_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_LPBG_TEST_MASK|macro|PMU_LOWPWR_CTRL_SET_LPBG_TEST_MASK
DECL|PMU_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT|macro|PMU_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_OSC_SEL_MASK|macro|PMU_LOWPWR_CTRL_SET_OSC_SEL_MASK
DECL|PMU_LOWPWR_CTRL_SET_OSC_SEL_SHIFT|macro|PMU_LOWPWR_CTRL_SET_OSC_SEL_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK|macro|PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK
DECL|PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT|macro|PMU_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_RC_OSC_EN_MASK|macro|PMU_LOWPWR_CTRL_SET_RC_OSC_EN_MASK
DECL|PMU_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT|macro|PMU_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK|macro|PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK
DECL|PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT|macro|PMU_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_RC_OSC_PROG|macro|PMU_LOWPWR_CTRL_SET_RC_OSC_PROG
DECL|PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK|macro|PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK
DECL|PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_REG|macro|PMU_LOWPWR_CTRL_SET_REG
DECL|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK|macro|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK
DECL|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT|macro|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT
DECL|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY|macro|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY
DECL|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK|macro|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK
DECL|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT|macro|PMU_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT
DECL|PMU_LOWPWR_CTRL_SET|macro|PMU_LOWPWR_CTRL_SET
DECL|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_LPBG_SEL_MASK|macro|PMU_LOWPWR_CTRL_TOG_LPBG_SEL_MASK
DECL|PMU_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_LPBG_TEST_MASK|macro|PMU_LOWPWR_CTRL_TOG_LPBG_TEST_MASK
DECL|PMU_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK|macro|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_OSC_SEL_MASK|macro|PMU_LOWPWR_CTRL_TOG_OSC_SEL_MASK
DECL|PMU_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK|macro|PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK
DECL|PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK|macro|PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK
DECL|PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK|macro|PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK
DECL|PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG|macro|PMU_LOWPWR_CTRL_TOG_RC_OSC_PROG
DECL|PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK|macro|PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK
DECL|PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_REG|macro|PMU_LOWPWR_CTRL_TOG_REG
DECL|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK|macro|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK
DECL|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY|macro|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY
DECL|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK|macro|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK
DECL|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT|macro|PMU_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT
DECL|PMU_LOWPWR_CTRL_TOG|macro|PMU_LOWPWR_CTRL_TOG
DECL|PMU_MISC0_CLKGATE_CTRL_MASK|macro|PMU_MISC0_CLKGATE_CTRL_MASK
DECL|PMU_MISC0_CLKGATE_CTRL_SHIFT|macro|PMU_MISC0_CLKGATE_CTRL_SHIFT
DECL|PMU_MISC0_CLKGATE_DELAY_MASK|macro|PMU_MISC0_CLKGATE_DELAY_MASK
DECL|PMU_MISC0_CLKGATE_DELAY_SHIFT|macro|PMU_MISC0_CLKGATE_DELAY_SHIFT
DECL|PMU_MISC0_CLKGATE_DELAY|macro|PMU_MISC0_CLKGATE_DELAY
DECL|PMU_MISC0_OSC_I_MASK|macro|PMU_MISC0_OSC_I_MASK
DECL|PMU_MISC0_OSC_I_SHIFT|macro|PMU_MISC0_OSC_I_SHIFT
DECL|PMU_MISC0_OSC_I|macro|PMU_MISC0_OSC_I
DECL|PMU_MISC0_OSC_XTALOK_EN_MASK|macro|PMU_MISC0_OSC_XTALOK_EN_MASK
DECL|PMU_MISC0_OSC_XTALOK_EN_SHIFT|macro|PMU_MISC0_OSC_XTALOK_EN_SHIFT
DECL|PMU_MISC0_OSC_XTALOK_MASK|macro|PMU_MISC0_OSC_XTALOK_MASK
DECL|PMU_MISC0_OSC_XTALOK_SHIFT|macro|PMU_MISC0_OSC_XTALOK_SHIFT
DECL|PMU_MISC0_REFTOP_PWD_MASK|macro|PMU_MISC0_REFTOP_PWD_MASK
DECL|PMU_MISC0_REFTOP_PWD_SHIFT|macro|PMU_MISC0_REFTOP_PWD_SHIFT
DECL|PMU_MISC0_REFTOP_SELFBIASOFF_MASK|macro|PMU_MISC0_REFTOP_SELFBIASOFF_MASK
DECL|PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT|macro|PMU_MISC0_REFTOP_SELFBIASOFF_SHIFT
DECL|PMU_MISC0_REFTOP_VBGADJ_MASK|macro|PMU_MISC0_REFTOP_VBGADJ_MASK
DECL|PMU_MISC0_REFTOP_VBGADJ_SHIFT|macro|PMU_MISC0_REFTOP_VBGADJ_SHIFT
DECL|PMU_MISC0_REFTOP_VBGADJ|macro|PMU_MISC0_REFTOP_VBGADJ
DECL|PMU_MISC0_REFTOP_VBGUP_MASK|macro|PMU_MISC0_REFTOP_VBGUP_MASK
DECL|PMU_MISC0_REFTOP_VBGUP_SHIFT|macro|PMU_MISC0_REFTOP_VBGUP_SHIFT
DECL|PMU_MISC0_REG|macro|PMU_MISC0_REG
DECL|PMU_MISC0_RTC_RINGOSC_EN_MASK|macro|PMU_MISC0_RTC_RINGOSC_EN_MASK
DECL|PMU_MISC0_RTC_RINGOSC_EN_SHIFT|macro|PMU_MISC0_RTC_RINGOSC_EN_SHIFT
DECL|PMU_MISC0_RTC_XTAL_SOURCE_MASK|macro|PMU_MISC0_RTC_XTAL_SOURCE_MASK
DECL|PMU_MISC0_RTC_XTAL_SOURCE_SHIFT|macro|PMU_MISC0_RTC_XTAL_SOURCE_SHIFT
DECL|PMU_MISC0_STOP_MODE_CONFIG_MASK|macro|PMU_MISC0_STOP_MODE_CONFIG_MASK
DECL|PMU_MISC0_STOP_MODE_CONFIG_SHIFT|macro|PMU_MISC0_STOP_MODE_CONFIG_SHIFT
DECL|PMU_MISC0_STOP_MODE_CONFIG|macro|PMU_MISC0_STOP_MODE_CONFIG
DECL|PMU_MISC0_VID_PLL_PREDIV_MASK|macro|PMU_MISC0_VID_PLL_PREDIV_MASK
DECL|PMU_MISC0_VID_PLL_PREDIV_SHIFT|macro|PMU_MISC0_VID_PLL_PREDIV_SHIFT
DECL|PMU_MISC0_XTAL_24M_PWD_MASK|macro|PMU_MISC0_XTAL_24M_PWD_MASK
DECL|PMU_MISC0_XTAL_24M_PWD_SHIFT|macro|PMU_MISC0_XTAL_24M_PWD_SHIFT
DECL|PMU_MISC0|macro|PMU_MISC0
DECL|PMU_MISC1_CLR_IRQ_ANA_BO_MASK|macro|PMU_MISC1_CLR_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_CLR_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_CLR_IRQ_DIG_BO_MASK|macro|PMU_MISC1_CLR_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_CLR_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_CLR_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_CLR_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_CLR_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_CLR_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_CLR_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_CLR_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_CLR_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_CLR_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_CLR_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_CLR_LVDS1_CLK_SEL|macro|PMU_MISC1_CLR_LVDS1_CLK_SEL
DECL|PMU_MISC1_CLR_LVDS2_CLK_SEL_MASK|macro|PMU_MISC1_CLR_LVDS2_CLK_SEL_MASK
DECL|PMU_MISC1_CLR_LVDS2_CLK_SEL_SHIFT|macro|PMU_MISC1_CLR_LVDS2_CLK_SEL_SHIFT
DECL|PMU_MISC1_CLR_LVDS2_CLK_SEL|macro|PMU_MISC1_CLR_LVDS2_CLK_SEL
DECL|PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_CLR_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_CLR_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_CLR_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_CLR_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_CLR_LVDSCLK2_IBEN_MASK|macro|PMU_MISC1_CLR_LVDSCLK2_IBEN_MASK
DECL|PMU_MISC1_CLR_LVDSCLK2_IBEN_SHIFT|macro|PMU_MISC1_CLR_LVDSCLK2_IBEN_SHIFT
DECL|PMU_MISC1_CLR_LVDSCLK2_OBEN_MASK|macro|PMU_MISC1_CLR_LVDSCLK2_OBEN_MASK
DECL|PMU_MISC1_CLR_LVDSCLK2_OBEN_SHIFT|macro|PMU_MISC1_CLR_LVDSCLK2_OBEN_SHIFT
DECL|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_CLR_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_CLR_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_CLR_REG|macro|PMU_MISC1_CLR_REG
DECL|PMU_MISC1_CLR|macro|PMU_MISC1_CLR
DECL|PMU_MISC1_IRQ_ANA_BO_MASK|macro|PMU_MISC1_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_IRQ_DIG_BO_MASK|macro|PMU_MISC1_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_LVDS1_CLK_SEL|macro|PMU_MISC1_LVDS1_CLK_SEL
DECL|PMU_MISC1_LVDS2_CLK_SEL_MASK|macro|PMU_MISC1_LVDS2_CLK_SEL_MASK
DECL|PMU_MISC1_LVDS2_CLK_SEL_SHIFT|macro|PMU_MISC1_LVDS2_CLK_SEL_SHIFT
DECL|PMU_MISC1_LVDS2_CLK_SEL|macro|PMU_MISC1_LVDS2_CLK_SEL
DECL|PMU_MISC1_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_LVDSCLK2_IBEN_MASK|macro|PMU_MISC1_LVDSCLK2_IBEN_MASK
DECL|PMU_MISC1_LVDSCLK2_IBEN_SHIFT|macro|PMU_MISC1_LVDSCLK2_IBEN_SHIFT
DECL|PMU_MISC1_LVDSCLK2_OBEN_MASK|macro|PMU_MISC1_LVDSCLK2_OBEN_MASK
DECL|PMU_MISC1_LVDSCLK2_OBEN_SHIFT|macro|PMU_MISC1_LVDSCLK2_OBEN_SHIFT
DECL|PMU_MISC1_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_REG|macro|PMU_MISC1_REG
DECL|PMU_MISC1_SET_IRQ_ANA_BO_MASK|macro|PMU_MISC1_SET_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_SET_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_SET_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_SET_IRQ_DIG_BO_MASK|macro|PMU_MISC1_SET_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_SET_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_SET_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_SET_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_SET_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_SET_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_SET_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_SET_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_SET_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_SET_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_SET_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_SET_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_SET_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_SET_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_SET_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_SET_LVDS1_CLK_SEL|macro|PMU_MISC1_SET_LVDS1_CLK_SEL
DECL|PMU_MISC1_SET_LVDS2_CLK_SEL_MASK|macro|PMU_MISC1_SET_LVDS2_CLK_SEL_MASK
DECL|PMU_MISC1_SET_LVDS2_CLK_SEL_SHIFT|macro|PMU_MISC1_SET_LVDS2_CLK_SEL_SHIFT
DECL|PMU_MISC1_SET_LVDS2_CLK_SEL|macro|PMU_MISC1_SET_LVDS2_CLK_SEL
DECL|PMU_MISC1_SET_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_SET_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_SET_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_SET_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_SET_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_SET_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_SET_LVDSCLK2_IBEN_MASK|macro|PMU_MISC1_SET_LVDSCLK2_IBEN_MASK
DECL|PMU_MISC1_SET_LVDSCLK2_IBEN_SHIFT|macro|PMU_MISC1_SET_LVDSCLK2_IBEN_SHIFT
DECL|PMU_MISC1_SET_LVDSCLK2_OBEN_MASK|macro|PMU_MISC1_SET_LVDSCLK2_OBEN_MASK
DECL|PMU_MISC1_SET_LVDSCLK2_OBEN_SHIFT|macro|PMU_MISC1_SET_LVDSCLK2_OBEN_SHIFT
DECL|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_SET_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_SET_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_SET_REG|macro|PMU_MISC1_SET_REG
DECL|PMU_MISC1_SET|macro|PMU_MISC1_SET
DECL|PMU_MISC1_TOG_IRQ_ANA_BO_MASK|macro|PMU_MISC1_TOG_IRQ_ANA_BO_MASK
DECL|PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT|macro|PMU_MISC1_TOG_IRQ_ANA_BO_SHIFT
DECL|PMU_MISC1_TOG_IRQ_DIG_BO_MASK|macro|PMU_MISC1_TOG_IRQ_DIG_BO_MASK
DECL|PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT|macro|PMU_MISC1_TOG_IRQ_DIG_BO_SHIFT
DECL|PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK|macro|PMU_MISC1_TOG_IRQ_TEMPHIGH_MASK
DECL|PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT|macro|PMU_MISC1_TOG_IRQ_TEMPHIGH_SHIFT
DECL|PMU_MISC1_TOG_IRQ_TEMPLOW_MASK|macro|PMU_MISC1_TOG_IRQ_TEMPLOW_MASK
DECL|PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT|macro|PMU_MISC1_TOG_IRQ_TEMPLOW_SHIFT
DECL|PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK|macro|PMU_MISC1_TOG_IRQ_TEMPPANIC_MASK
DECL|PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT|macro|PMU_MISC1_TOG_IRQ_TEMPPANIC_SHIFT
DECL|PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK|macro|PMU_MISC1_TOG_LVDS1_CLK_SEL_MASK
DECL|PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT|macro|PMU_MISC1_TOG_LVDS1_CLK_SEL_SHIFT
DECL|PMU_MISC1_TOG_LVDS1_CLK_SEL|macro|PMU_MISC1_TOG_LVDS1_CLK_SEL
DECL|PMU_MISC1_TOG_LVDS2_CLK_SEL_MASK|macro|PMU_MISC1_TOG_LVDS2_CLK_SEL_MASK
DECL|PMU_MISC1_TOG_LVDS2_CLK_SEL_SHIFT|macro|PMU_MISC1_TOG_LVDS2_CLK_SEL_SHIFT
DECL|PMU_MISC1_TOG_LVDS2_CLK_SEL|macro|PMU_MISC1_TOG_LVDS2_CLK_SEL
DECL|PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK|macro|PMU_MISC1_TOG_LVDSCLK1_IBEN_MASK
DECL|PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT|macro|PMU_MISC1_TOG_LVDSCLK1_IBEN_SHIFT
DECL|PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK|macro|PMU_MISC1_TOG_LVDSCLK1_OBEN_MASK
DECL|PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT|macro|PMU_MISC1_TOG_LVDSCLK1_OBEN_SHIFT
DECL|PMU_MISC1_TOG_LVDSCLK2_IBEN_MASK|macro|PMU_MISC1_TOG_LVDSCLK2_IBEN_MASK
DECL|PMU_MISC1_TOG_LVDSCLK2_IBEN_SHIFT|macro|PMU_MISC1_TOG_LVDSCLK2_IBEN_SHIFT
DECL|PMU_MISC1_TOG_LVDSCLK2_OBEN_MASK|macro|PMU_MISC1_TOG_LVDSCLK2_OBEN_MASK
DECL|PMU_MISC1_TOG_LVDSCLK2_OBEN_SHIFT|macro|PMU_MISC1_TOG_LVDSCLK2_OBEN_SHIFT
DECL|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK|macro|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_MASK
DECL|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_TOG_PFD_480_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK|macro|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_MASK
DECL|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT|macro|PMU_MISC1_TOG_PFD_528_AUTOGATE_EN_SHIFT
DECL|PMU_MISC1_TOG_REG|macro|PMU_MISC1_TOG_REG
DECL|PMU_MISC1_TOG|macro|PMU_MISC1_TOG
DECL|PMU_MISC1|macro|PMU_MISC1
DECL|PMU_MISC2_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_CLR_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_CLR_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_CLR_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_CLR_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_CLR_PLL3_disable_MASK|macro|PMU_MISC2_CLR_PLL3_disable_MASK
DECL|PMU_MISC2_CLR_PLL3_disable_SHIFT|macro|PMU_MISC2_CLR_PLL3_disable_SHIFT
DECL|PMU_MISC2_CLR_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_CLR_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_CLR_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_CLR_REG0_BO_OFFSET|macro|PMU_MISC2_CLR_REG0_BO_OFFSET
DECL|PMU_MISC2_CLR_REG0_BO_STATUS_MASK|macro|PMU_MISC2_CLR_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_CLR_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_CLR_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_CLR_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_CLR_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_CLR_REG0_STEP_TIME_MASK|macro|PMU_MISC2_CLR_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_CLR_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_CLR_REG0_STEP_TIME|macro|PMU_MISC2_CLR_REG0_STEP_TIME
DECL|PMU_MISC2_CLR_REG1_BO_OFFSET_MASK|macro|PMU_MISC2_CLR_REG1_BO_OFFSET_MASK
DECL|PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT|macro|PMU_MISC2_CLR_REG1_BO_OFFSET_SHIFT
DECL|PMU_MISC2_CLR_REG1_BO_OFFSET|macro|PMU_MISC2_CLR_REG1_BO_OFFSET
DECL|PMU_MISC2_CLR_REG1_BO_STATUS_MASK|macro|PMU_MISC2_CLR_REG1_BO_STATUS_MASK
DECL|PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT|macro|PMU_MISC2_CLR_REG1_BO_STATUS_SHIFT
DECL|PMU_MISC2_CLR_REG1_ENABLE_BO_MASK|macro|PMU_MISC2_CLR_REG1_ENABLE_BO_MASK
DECL|PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT|macro|PMU_MISC2_CLR_REG1_ENABLE_BO_SHIFT
DECL|PMU_MISC2_CLR_REG1_STEP_TIME_MASK|macro|PMU_MISC2_CLR_REG1_STEP_TIME_MASK
DECL|PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT|macro|PMU_MISC2_CLR_REG1_STEP_TIME_SHIFT
DECL|PMU_MISC2_CLR_REG1_STEP_TIME|macro|PMU_MISC2_CLR_REG1_STEP_TIME
DECL|PMU_MISC2_CLR_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_CLR_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_CLR_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_CLR_REG2_BO_OFFSET|macro|PMU_MISC2_CLR_REG2_BO_OFFSET
DECL|PMU_MISC2_CLR_REG2_BO_STATUS_MASK|macro|PMU_MISC2_CLR_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_CLR_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_CLR_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_CLR_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_CLR_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_CLR_REG2_OK_MASK|macro|PMU_MISC2_CLR_REG2_OK_MASK
DECL|PMU_MISC2_CLR_REG2_OK_SHIFT|macro|PMU_MISC2_CLR_REG2_OK_SHIFT
DECL|PMU_MISC2_CLR_REG2_STEP_TIME_MASK|macro|PMU_MISC2_CLR_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_CLR_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_CLR_REG2_STEP_TIME|macro|PMU_MISC2_CLR_REG2_STEP_TIME
DECL|PMU_MISC2_CLR_REG|macro|PMU_MISC2_CLR_REG
DECL|PMU_MISC2_CLR_VIDEO_DIV_MASK|macro|PMU_MISC2_CLR_VIDEO_DIV_MASK
DECL|PMU_MISC2_CLR_VIDEO_DIV_SHIFT|macro|PMU_MISC2_CLR_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_CLR_VIDEO_DIV|macro|PMU_MISC2_CLR_VIDEO_DIV
DECL|PMU_MISC2_CLR|macro|PMU_MISC2_CLR
DECL|PMU_MISC2_PLL3_disable_MASK|macro|PMU_MISC2_PLL3_disable_MASK
DECL|PMU_MISC2_PLL3_disable_SHIFT|macro|PMU_MISC2_PLL3_disable_SHIFT
DECL|PMU_MISC2_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_REG0_BO_OFFSET|macro|PMU_MISC2_REG0_BO_OFFSET
DECL|PMU_MISC2_REG0_BO_STATUS_MASK|macro|PMU_MISC2_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_REG0_STEP_TIME_MASK|macro|PMU_MISC2_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_REG0_STEP_TIME|macro|PMU_MISC2_REG0_STEP_TIME
DECL|PMU_MISC2_REG1_BO_OFFSET_MASK|macro|PMU_MISC2_REG1_BO_OFFSET_MASK
DECL|PMU_MISC2_REG1_BO_OFFSET_SHIFT|macro|PMU_MISC2_REG1_BO_OFFSET_SHIFT
DECL|PMU_MISC2_REG1_BO_OFFSET|macro|PMU_MISC2_REG1_BO_OFFSET
DECL|PMU_MISC2_REG1_BO_STATUS_MASK|macro|PMU_MISC2_REG1_BO_STATUS_MASK
DECL|PMU_MISC2_REG1_BO_STATUS_SHIFT|macro|PMU_MISC2_REG1_BO_STATUS_SHIFT
DECL|PMU_MISC2_REG1_ENABLE_BO_MASK|macro|PMU_MISC2_REG1_ENABLE_BO_MASK
DECL|PMU_MISC2_REG1_ENABLE_BO_SHIFT|macro|PMU_MISC2_REG1_ENABLE_BO_SHIFT
DECL|PMU_MISC2_REG1_STEP_TIME_MASK|macro|PMU_MISC2_REG1_STEP_TIME_MASK
DECL|PMU_MISC2_REG1_STEP_TIME_SHIFT|macro|PMU_MISC2_REG1_STEP_TIME_SHIFT
DECL|PMU_MISC2_REG1_STEP_TIME|macro|PMU_MISC2_REG1_STEP_TIME
DECL|PMU_MISC2_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_REG2_BO_OFFSET|macro|PMU_MISC2_REG2_BO_OFFSET
DECL|PMU_MISC2_REG2_BO_STATUS_MASK|macro|PMU_MISC2_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_REG2_OK_MASK|macro|PMU_MISC2_REG2_OK_MASK
DECL|PMU_MISC2_REG2_OK_SHIFT|macro|PMU_MISC2_REG2_OK_SHIFT
DECL|PMU_MISC2_REG2_STEP_TIME_MASK|macro|PMU_MISC2_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_REG2_STEP_TIME|macro|PMU_MISC2_REG2_STEP_TIME
DECL|PMU_MISC2_REG|macro|PMU_MISC2_REG
DECL|PMU_MISC2_SET_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_SET_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_SET_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_SET_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_SET_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_SET_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_SET_PLL3_disable_MASK|macro|PMU_MISC2_SET_PLL3_disable_MASK
DECL|PMU_MISC2_SET_PLL3_disable_SHIFT|macro|PMU_MISC2_SET_PLL3_disable_SHIFT
DECL|PMU_MISC2_SET_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_SET_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_SET_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_SET_REG0_BO_OFFSET|macro|PMU_MISC2_SET_REG0_BO_OFFSET
DECL|PMU_MISC2_SET_REG0_BO_STATUS_MASK|macro|PMU_MISC2_SET_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_SET_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_SET_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_SET_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_SET_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_SET_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_SET_REG0_STEP_TIME_MASK|macro|PMU_MISC2_SET_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_SET_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_SET_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_SET_REG0_STEP_TIME|macro|PMU_MISC2_SET_REG0_STEP_TIME
DECL|PMU_MISC2_SET_REG1_BO_OFFSET_MASK|macro|PMU_MISC2_SET_REG1_BO_OFFSET_MASK
DECL|PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT|macro|PMU_MISC2_SET_REG1_BO_OFFSET_SHIFT
DECL|PMU_MISC2_SET_REG1_BO_OFFSET|macro|PMU_MISC2_SET_REG1_BO_OFFSET
DECL|PMU_MISC2_SET_REG1_BO_STATUS_MASK|macro|PMU_MISC2_SET_REG1_BO_STATUS_MASK
DECL|PMU_MISC2_SET_REG1_BO_STATUS_SHIFT|macro|PMU_MISC2_SET_REG1_BO_STATUS_SHIFT
DECL|PMU_MISC2_SET_REG1_ENABLE_BO_MASK|macro|PMU_MISC2_SET_REG1_ENABLE_BO_MASK
DECL|PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT|macro|PMU_MISC2_SET_REG1_ENABLE_BO_SHIFT
DECL|PMU_MISC2_SET_REG1_STEP_TIME_MASK|macro|PMU_MISC2_SET_REG1_STEP_TIME_MASK
DECL|PMU_MISC2_SET_REG1_STEP_TIME_SHIFT|macro|PMU_MISC2_SET_REG1_STEP_TIME_SHIFT
DECL|PMU_MISC2_SET_REG1_STEP_TIME|macro|PMU_MISC2_SET_REG1_STEP_TIME
DECL|PMU_MISC2_SET_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_SET_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_SET_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_SET_REG2_BO_OFFSET|macro|PMU_MISC2_SET_REG2_BO_OFFSET
DECL|PMU_MISC2_SET_REG2_BO_STATUS_MASK|macro|PMU_MISC2_SET_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_SET_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_SET_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_SET_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_SET_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_SET_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_SET_REG2_OK_MASK|macro|PMU_MISC2_SET_REG2_OK_MASK
DECL|PMU_MISC2_SET_REG2_OK_SHIFT|macro|PMU_MISC2_SET_REG2_OK_SHIFT
DECL|PMU_MISC2_SET_REG2_STEP_TIME_MASK|macro|PMU_MISC2_SET_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_SET_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_SET_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_SET_REG2_STEP_TIME|macro|PMU_MISC2_SET_REG2_STEP_TIME
DECL|PMU_MISC2_SET_REG|macro|PMU_MISC2_SET_REG
DECL|PMU_MISC2_SET_VIDEO_DIV_MASK|macro|PMU_MISC2_SET_VIDEO_DIV_MASK
DECL|PMU_MISC2_SET_VIDEO_DIV_SHIFT|macro|PMU_MISC2_SET_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_SET_VIDEO_DIV|macro|PMU_MISC2_SET_VIDEO_DIV
DECL|PMU_MISC2_SET|macro|PMU_MISC2_SET
DECL|PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK|macro|PMU_MISC2_TOG_AUDIO_DIV_LSB_MASK
DECL|PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT|macro|PMU_MISC2_TOG_AUDIO_DIV_LSB_SHIFT
DECL|PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK|macro|PMU_MISC2_TOG_AUDIO_DIV_MSB_MASK
DECL|PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT|macro|PMU_MISC2_TOG_AUDIO_DIV_MSB_SHIFT
DECL|PMU_MISC2_TOG_PLL3_disable_MASK|macro|PMU_MISC2_TOG_PLL3_disable_MASK
DECL|PMU_MISC2_TOG_PLL3_disable_SHIFT|macro|PMU_MISC2_TOG_PLL3_disable_SHIFT
DECL|PMU_MISC2_TOG_REG0_BO_OFFSET_MASK|macro|PMU_MISC2_TOG_REG0_BO_OFFSET_MASK
DECL|PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT|macro|PMU_MISC2_TOG_REG0_BO_OFFSET_SHIFT
DECL|PMU_MISC2_TOG_REG0_BO_OFFSET|macro|PMU_MISC2_TOG_REG0_BO_OFFSET
DECL|PMU_MISC2_TOG_REG0_BO_STATUS_MASK|macro|PMU_MISC2_TOG_REG0_BO_STATUS_MASK
DECL|PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT|macro|PMU_MISC2_TOG_REG0_BO_STATUS_SHIFT
DECL|PMU_MISC2_TOG_REG0_ENABLE_BO_MASK|macro|PMU_MISC2_TOG_REG0_ENABLE_BO_MASK
DECL|PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT|macro|PMU_MISC2_TOG_REG0_ENABLE_BO_SHIFT
DECL|PMU_MISC2_TOG_REG0_STEP_TIME_MASK|macro|PMU_MISC2_TOG_REG0_STEP_TIME_MASK
DECL|PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT|macro|PMU_MISC2_TOG_REG0_STEP_TIME_SHIFT
DECL|PMU_MISC2_TOG_REG0_STEP_TIME|macro|PMU_MISC2_TOG_REG0_STEP_TIME
DECL|PMU_MISC2_TOG_REG1_BO_OFFSET_MASK|macro|PMU_MISC2_TOG_REG1_BO_OFFSET_MASK
DECL|PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT|macro|PMU_MISC2_TOG_REG1_BO_OFFSET_SHIFT
DECL|PMU_MISC2_TOG_REG1_BO_OFFSET|macro|PMU_MISC2_TOG_REG1_BO_OFFSET
DECL|PMU_MISC2_TOG_REG1_BO_STATUS_MASK|macro|PMU_MISC2_TOG_REG1_BO_STATUS_MASK
DECL|PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT|macro|PMU_MISC2_TOG_REG1_BO_STATUS_SHIFT
DECL|PMU_MISC2_TOG_REG1_ENABLE_BO_MASK|macro|PMU_MISC2_TOG_REG1_ENABLE_BO_MASK
DECL|PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT|macro|PMU_MISC2_TOG_REG1_ENABLE_BO_SHIFT
DECL|PMU_MISC2_TOG_REG1_STEP_TIME_MASK|macro|PMU_MISC2_TOG_REG1_STEP_TIME_MASK
DECL|PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT|macro|PMU_MISC2_TOG_REG1_STEP_TIME_SHIFT
DECL|PMU_MISC2_TOG_REG1_STEP_TIME|macro|PMU_MISC2_TOG_REG1_STEP_TIME
DECL|PMU_MISC2_TOG_REG2_BO_OFFSET_MASK|macro|PMU_MISC2_TOG_REG2_BO_OFFSET_MASK
DECL|PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT|macro|PMU_MISC2_TOG_REG2_BO_OFFSET_SHIFT
DECL|PMU_MISC2_TOG_REG2_BO_OFFSET|macro|PMU_MISC2_TOG_REG2_BO_OFFSET
DECL|PMU_MISC2_TOG_REG2_BO_STATUS_MASK|macro|PMU_MISC2_TOG_REG2_BO_STATUS_MASK
DECL|PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT|macro|PMU_MISC2_TOG_REG2_BO_STATUS_SHIFT
DECL|PMU_MISC2_TOG_REG2_ENABLE_BO_MASK|macro|PMU_MISC2_TOG_REG2_ENABLE_BO_MASK
DECL|PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT|macro|PMU_MISC2_TOG_REG2_ENABLE_BO_SHIFT
DECL|PMU_MISC2_TOG_REG2_OK_MASK|macro|PMU_MISC2_TOG_REG2_OK_MASK
DECL|PMU_MISC2_TOG_REG2_OK_SHIFT|macro|PMU_MISC2_TOG_REG2_OK_SHIFT
DECL|PMU_MISC2_TOG_REG2_STEP_TIME_MASK|macro|PMU_MISC2_TOG_REG2_STEP_TIME_MASK
DECL|PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT|macro|PMU_MISC2_TOG_REG2_STEP_TIME_SHIFT
DECL|PMU_MISC2_TOG_REG2_STEP_TIME|macro|PMU_MISC2_TOG_REG2_STEP_TIME
DECL|PMU_MISC2_TOG_REG|macro|PMU_MISC2_TOG_REG
DECL|PMU_MISC2_TOG_VIDEO_DIV_MASK|macro|PMU_MISC2_TOG_VIDEO_DIV_MASK
DECL|PMU_MISC2_TOG_VIDEO_DIV_SHIFT|macro|PMU_MISC2_TOG_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_TOG_VIDEO_DIV|macro|PMU_MISC2_TOG_VIDEO_DIV
DECL|PMU_MISC2_TOG|macro|PMU_MISC2_TOG
DECL|PMU_MISC2_VIDEO_DIV_MASK|macro|PMU_MISC2_VIDEO_DIV_MASK
DECL|PMU_MISC2_VIDEO_DIV_SHIFT|macro|PMU_MISC2_VIDEO_DIV_SHIFT
DECL|PMU_MISC2_VIDEO_DIV|macro|PMU_MISC2_VIDEO_DIV
DECL|PMU_MISC2|macro|PMU_MISC2
DECL|PMU_MemMapPtr|typedef|} PMU_Type, *PMU_MemMapPtr;
DECL|PMU_REG_1P1_BO_OFFSET_MASK|macro|PMU_REG_1P1_BO_OFFSET_MASK
DECL|PMU_REG_1P1_BO_OFFSET_SHIFT|macro|PMU_REG_1P1_BO_OFFSET_SHIFT
DECL|PMU_REG_1P1_BO_OFFSET|macro|PMU_REG_1P1_BO_OFFSET
DECL|PMU_REG_1P1_BO_VDD1P1_MASK|macro|PMU_REG_1P1_BO_VDD1P1_MASK
DECL|PMU_REG_1P1_BO_VDD1P1_SHIFT|macro|PMU_REG_1P1_BO_VDD1P1_SHIFT
DECL|PMU_REG_1P1_ENABLE_BO_MASK|macro|PMU_REG_1P1_ENABLE_BO_MASK
DECL|PMU_REG_1P1_ENABLE_BO_SHIFT|macro|PMU_REG_1P1_ENABLE_BO_SHIFT
DECL|PMU_REG_1P1_ENABLE_ILIMIT_MASK|macro|PMU_REG_1P1_ENABLE_ILIMIT_MASK
DECL|PMU_REG_1P1_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_1P1_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_1P1_ENABLE_LINREG_MASK|macro|PMU_REG_1P1_ENABLE_LINREG_MASK
DECL|PMU_REG_1P1_ENABLE_LINREG_SHIFT|macro|PMU_REG_1P1_ENABLE_LINREG_SHIFT
DECL|PMU_REG_1P1_ENABLE_PULLDOWN_MASK|macro|PMU_REG_1P1_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_1P1_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_1P1_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1_OK_VDD1P1_MASK|macro|PMU_REG_1P1_OK_VDD1P1_MASK
DECL|PMU_REG_1P1_OK_VDD1P1_SHIFT|macro|PMU_REG_1P1_OK_VDD1P1_SHIFT
DECL|PMU_REG_1P1_OUTPUT_TRG_MASK|macro|PMU_REG_1P1_OUTPUT_TRG_MASK
DECL|PMU_REG_1P1_OUTPUT_TRG_SHIFT|macro|PMU_REG_1P1_OUTPUT_TRG_SHIFT
DECL|PMU_REG_1P1_OUTPUT_TRG|macro|PMU_REG_1P1_OUTPUT_TRG
DECL|PMU_REG_1P1_REG|macro|PMU_REG_1P1_REG
DECL|PMU_REG_1P1_SELREF_WEAK_LINREG_MASK|macro|PMU_REG_1P1_SELREF_WEAK_LINREG_MASK
DECL|PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT|macro|PMU_REG_1P1_SELREF_WEAK_LINREG_SHIFT
DECL|PMU_REG_1P1|macro|PMU_REG_1P1
DECL|PMU_REG_2P5_BO_OFFSET_MASK|macro|PMU_REG_2P5_BO_OFFSET_MASK
DECL|PMU_REG_2P5_BO_OFFSET_SHIFT|macro|PMU_REG_2P5_BO_OFFSET_SHIFT
DECL|PMU_REG_2P5_BO_OFFSET|macro|PMU_REG_2P5_BO_OFFSET
DECL|PMU_REG_2P5_BO_VDD2P5_MASK|macro|PMU_REG_2P5_BO_VDD2P5_MASK
DECL|PMU_REG_2P5_BO_VDD2P5_SHIFT|macro|PMU_REG_2P5_BO_VDD2P5_SHIFT
DECL|PMU_REG_2P5_ENABLE_BO_MASK|macro|PMU_REG_2P5_ENABLE_BO_MASK
DECL|PMU_REG_2P5_ENABLE_BO_SHIFT|macro|PMU_REG_2P5_ENABLE_BO_SHIFT
DECL|PMU_REG_2P5_ENABLE_ILIMIT_MASK|macro|PMU_REG_2P5_ENABLE_ILIMIT_MASK
DECL|PMU_REG_2P5_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_2P5_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_2P5_ENABLE_LINREG_MASK|macro|PMU_REG_2P5_ENABLE_LINREG_MASK
DECL|PMU_REG_2P5_ENABLE_LINREG_SHIFT|macro|PMU_REG_2P5_ENABLE_LINREG_SHIFT
DECL|PMU_REG_2P5_ENABLE_PULLDOWN_MASK|macro|PMU_REG_2P5_ENABLE_PULLDOWN_MASK
DECL|PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT|macro|PMU_REG_2P5_ENABLE_PULLDOWN_SHIFT
DECL|PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK|macro|PMU_REG_2P5_ENABLE_WEAK_LINREG_MASK
DECL|PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT|macro|PMU_REG_2P5_ENABLE_WEAK_LINREG_SHIFT
DECL|PMU_REG_2P5_OK_VDD2P5_MASK|macro|PMU_REG_2P5_OK_VDD2P5_MASK
DECL|PMU_REG_2P5_OK_VDD2P5_SHIFT|macro|PMU_REG_2P5_OK_VDD2P5_SHIFT
DECL|PMU_REG_2P5_OUTPUT_TRG_MASK|macro|PMU_REG_2P5_OUTPUT_TRG_MASK
DECL|PMU_REG_2P5_OUTPUT_TRG_SHIFT|macro|PMU_REG_2P5_OUTPUT_TRG_SHIFT
DECL|PMU_REG_2P5_OUTPUT_TRG|macro|PMU_REG_2P5_OUTPUT_TRG
DECL|PMU_REG_2P5_REG|macro|PMU_REG_2P5_REG
DECL|PMU_REG_2P5|macro|PMU_REG_2P5
DECL|PMU_REG_3P0_BO_OFFSET_MASK|macro|PMU_REG_3P0_BO_OFFSET_MASK
DECL|PMU_REG_3P0_BO_OFFSET_SHIFT|macro|PMU_REG_3P0_BO_OFFSET_SHIFT
DECL|PMU_REG_3P0_BO_OFFSET|macro|PMU_REG_3P0_BO_OFFSET
DECL|PMU_REG_3P0_BO_VDD3P0_MASK|macro|PMU_REG_3P0_BO_VDD3P0_MASK
DECL|PMU_REG_3P0_BO_VDD3P0_SHIFT|macro|PMU_REG_3P0_BO_VDD3P0_SHIFT
DECL|PMU_REG_3P0_ENABLE_BO_MASK|macro|PMU_REG_3P0_ENABLE_BO_MASK
DECL|PMU_REG_3P0_ENABLE_BO_SHIFT|macro|PMU_REG_3P0_ENABLE_BO_SHIFT
DECL|PMU_REG_3P0_ENABLE_ILIMIT_MASK|macro|PMU_REG_3P0_ENABLE_ILIMIT_MASK
DECL|PMU_REG_3P0_ENABLE_ILIMIT_SHIFT|macro|PMU_REG_3P0_ENABLE_ILIMIT_SHIFT
DECL|PMU_REG_3P0_ENABLE_LINREG_MASK|macro|PMU_REG_3P0_ENABLE_LINREG_MASK
DECL|PMU_REG_3P0_ENABLE_LINREG_SHIFT|macro|PMU_REG_3P0_ENABLE_LINREG_SHIFT
DECL|PMU_REG_3P0_OK_VDD3P0_MASK|macro|PMU_REG_3P0_OK_VDD3P0_MASK
DECL|PMU_REG_3P0_OK_VDD3P0_SHIFT|macro|PMU_REG_3P0_OK_VDD3P0_SHIFT
DECL|PMU_REG_3P0_OUTPUT_TRG_MASK|macro|PMU_REG_3P0_OUTPUT_TRG_MASK
DECL|PMU_REG_3P0_OUTPUT_TRG_SHIFT|macro|PMU_REG_3P0_OUTPUT_TRG_SHIFT
DECL|PMU_REG_3P0_OUTPUT_TRG|macro|PMU_REG_3P0_OUTPUT_TRG
DECL|PMU_REG_3P0_REG|macro|PMU_REG_3P0_REG
DECL|PMU_REG_3P0_VBUS_SEL_MASK|macro|PMU_REG_3P0_VBUS_SEL_MASK
DECL|PMU_REG_3P0_VBUS_SEL_SHIFT|macro|PMU_REG_3P0_VBUS_SEL_SHIFT
DECL|PMU_REG_3P0|macro|PMU_REG_3P0
DECL|PMU_REG_CORE_FET_ODRIVE_MASK|macro|PMU_REG_CORE_FET_ODRIVE_MASK
DECL|PMU_REG_CORE_FET_ODRIVE_SHIFT|macro|PMU_REG_CORE_FET_ODRIVE_SHIFT
DECL|PMU_REG_CORE_RAMP_RATE_MASK|macro|PMU_REG_CORE_RAMP_RATE_MASK
DECL|PMU_REG_CORE_RAMP_RATE_SHIFT|macro|PMU_REG_CORE_RAMP_RATE_SHIFT
DECL|PMU_REG_CORE_RAMP_RATE|macro|PMU_REG_CORE_RAMP_RATE
DECL|PMU_REG_CORE_REG0_TARG_MASK|macro|PMU_REG_CORE_REG0_TARG_MASK
DECL|PMU_REG_CORE_REG0_TARG_SHIFT|macro|PMU_REG_CORE_REG0_TARG_SHIFT
DECL|PMU_REG_CORE_REG0_TARG|macro|PMU_REG_CORE_REG0_TARG
DECL|PMU_REG_CORE_REG1_TARG_MASK|macro|PMU_REG_CORE_REG1_TARG_MASK
DECL|PMU_REG_CORE_REG1_TARG_SHIFT|macro|PMU_REG_CORE_REG1_TARG_SHIFT
DECL|PMU_REG_CORE_REG1_TARG|macro|PMU_REG_CORE_REG1_TARG
DECL|PMU_REG_CORE_REG2_TARG_MASK|macro|PMU_REG_CORE_REG2_TARG_MASK
DECL|PMU_REG_CORE_REG2_TARG_SHIFT|macro|PMU_REG_CORE_REG2_TARG_SHIFT
DECL|PMU_REG_CORE_REG2_TARG|macro|PMU_REG_CORE_REG2_TARG
DECL|PMU_REG_CORE_REG|macro|PMU_REG_CORE_REG
DECL|PMU_REG_CORE|macro|PMU_REG_CORE
DECL|PMU_Type|typedef|} PMU_Type, *PMU_MemMapPtr;
DECL|PMU|macro|PMU
DECL|POWER|member|__IO uint32_t POWER; /**< PXP Power Control Register., offset: 0x320 */
DECL|PRES_STATE|member|__I uint32_t PRES_STATE; /**< Present State, offset: 0x24 */
DECL|PROGDELAY|member|__IO uint32_t PROGDELAY; /**< VADC PROG DELAY, offset: 0x474 */
DECL|PROT_CTRL|member|__IO uint32_t PROT_CTRL; /**< Protocol Control, offset: 0x28 */
DECL|PRRC|member|__IO uint32_t PRRC; /**< Port C Direction Register, offset: 0xF8 */
DECL|PRR|member|__IO uint32_t PRR[32]; /**< Peripheral Rights Register, array offset: 0x0, array step: 0x4 */
DECL|PR|member|__IO uint32_t PR; /**< GPT Prescaler Register, offset: 0x4 */
DECL|PSCCR|member|__IO uint32_t PSCCR; /**< Cache control register, offset: 0x800 */
DECL|PSCCVR|member|__IO uint32_t PSCCVR; /**< Cache read/write value register, offset: 0x80C */
DECL|PSCLCR|member|__IO uint32_t PSCLCR; /**< Cache line control register, offset: 0x804 */
DECL|PSCSAR|member|__IO uint32_t PSCSAR; /**< Cache search address register, offset: 0x808 */
DECL|PSR|member|__I uint32_t PSR; /**< GPIO pad status register, offset: 0x8 */
DECL|PSW|member|__I uint32_t PSW; /**< Schedule Status, offset: 0x30 */
DECL|PS_BACKGROUND|member|__IO uint32_t PS_BACKGROUND; /**< PS Background Color, offset: 0x100 */
DECL|PS_BUF|member|__IO uint32_t PS_BUF; /**< PS Input Buffer Address, offset: 0xC0 */
DECL|PS_CLRKEYHIGH|member|__IO uint32_t PS_CLRKEYHIGH; /**< PS Color Key High, offset: 0x140 */
DECL|PS_CLRKEYLOW|member|__IO uint32_t PS_CLRKEYLOW; /**< PS Color Key Low, offset: 0x130 */
DECL|PS_CTRL|member|__IO uint32_t PS_CTRL; /**< Processed Surface (PS) Control Register, offset: 0xB0 */
DECL|PS_OFFSET|member|__IO uint32_t PS_OFFSET; /**< PS Scale Offset Register, offset: 0x120 */
DECL|PS_PITCH|member|__IO uint32_t PS_PITCH; /**< Processed Surface Pitch, offset: 0xF0 */
DECL|PS_SCALE|member|__IO uint32_t PS_SCALE; /**< PS Scale Factor Register, offset: 0x110 */
DECL|PS_UBUF|member|__IO uint32_t PS_UBUF; /**< PS U/Cb or 2 Plane UV Input Buffer Address, offset: 0xD0 */
DECL|PS_VBUF|member|__IO uint32_t PS_VBUF; /**< PS V/Cr Input Buffer Address, offset: 0xE0 */
DECL|PTCR1|member|__IO uint32_t PTCR1; /**< Port Timing Control Register 1, offset: 0x0 */
DECL|PTCR2|member|__IO uint32_t PTCR2; /**< Port Timing Control Register 2, offset: 0x8 */
DECL|PTCR3|member|__IO uint32_t PTCR3; /**< Port Timing Control Register 3, offset: 0x10 */
DECL|PTCR4|member|__IO uint32_t PTCR4; /**< Port Timing Control Register 4, offset: 0x18 */
DECL|PTCR5|member|__IO uint32_t PTCR5; /**< Port Timing Control Register 5, offset: 0x20 */
DECL|PTCR6|member|__IO uint32_t PTCR6; /**< Port Timing Control Register 6, offset: 0x28 */
DECL|PTCR7|member|__IO uint32_t PTCR7; /**< Port Timing Control Register 7, offset: 0x30 */
DECL|PWD_CLR|member|__IO uint32_t PWD_CLR; /**< USB PHY Power-Down Register, offset: 0x8 */
DECL|PWD_SET|member|__IO uint32_t PWD_SET; /**< USB PHY Power-Down Register, offset: 0x4 */
DECL|PWD_TOG|member|__IO uint32_t PWD_TOG; /**< USB PHY Power-Down Register, offset: 0xC */
DECL|PWD|member|__IO uint32_t PWD; /**< USB PHY Power-Down Register, offset: 0x0 */
DECL|PWM1_BASE_PTR|macro|PWM1_BASE_PTR
DECL|PWM1_BASE|macro|PWM1_BASE
DECL|PWM1_PWM5_IRQn|enumerator|PWM1_PWM5_IRQn = 83, /**< Cumulative interrupt line for PWM1/PWM5. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts. */
DECL|PWM1_PWMCNR|macro|PWM1_PWMCNR
DECL|PWM1_PWMCR|macro|PWM1_PWMCR
DECL|PWM1_PWMIR|macro|PWM1_PWMIR
DECL|PWM1_PWMPR|macro|PWM1_PWMPR
DECL|PWM1_PWMSAR|macro|PWM1_PWMSAR
DECL|PWM1_PWMSR|macro|PWM1_PWMSR
DECL|PWM1|macro|PWM1
DECL|PWM2_BASE_PTR|macro|PWM2_BASE_PTR
DECL|PWM2_BASE|macro|PWM2_BASE
DECL|PWM2_PWM6_IRQn|enumerator|PWM2_PWM6_IRQn = 84, /**< Cumulative interrupt line for PWM2/PWM6. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts. */
DECL|PWM2_PWMCNR|macro|PWM2_PWMCNR
DECL|PWM2_PWMCR|macro|PWM2_PWMCR
DECL|PWM2_PWMIR|macro|PWM2_PWMIR
DECL|PWM2_PWMPR|macro|PWM2_PWMPR
DECL|PWM2_PWMSAR|macro|PWM2_PWMSAR
DECL|PWM2_PWMSR|macro|PWM2_PWMSR
DECL|PWM2|macro|PWM2
DECL|PWM3_BASE_PTR|macro|PWM3_BASE_PTR
DECL|PWM3_BASE|macro|PWM3_BASE
DECL|PWM3_PWM7_IRQn|enumerator|PWM3_PWM7_IRQn = 85, /**< Cumulative interrupt line for PWM3/PWM7. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts. */
DECL|PWM3_PWMCNR|macro|PWM3_PWMCNR
DECL|PWM3_PWMCR|macro|PWM3_PWMCR
DECL|PWM3_PWMIR|macro|PWM3_PWMIR
DECL|PWM3_PWMPR|macro|PWM3_PWMPR
DECL|PWM3_PWMSAR|macro|PWM3_PWMSAR
DECL|PWM3_PWMSR|macro|PWM3_PWMSR
DECL|PWM3|macro|PWM3
DECL|PWM4_BASE_PTR|macro|PWM4_BASE_PTR
DECL|PWM4_BASE|macro|PWM4_BASE
DECL|PWM4_PWM8_IRQn|enumerator|PWM4_PWM8_IRQn = 86, /**< Cumulative interrupt line for PWM4/PWM8. Logical OR of rollover, compare, and FIFO waterlevel crossing interrupts. */
DECL|PWM4_PWMCNR|macro|PWM4_PWMCNR
DECL|PWM4_PWMCR|macro|PWM4_PWMCR
DECL|PWM4_PWMIR|macro|PWM4_PWMIR
DECL|PWM4_PWMPR|macro|PWM4_PWMPR
DECL|PWM4_PWMSAR|macro|PWM4_PWMSAR
DECL|PWM4_PWMSR|macro|PWM4_PWMSR
DECL|PWM4|macro|PWM4
DECL|PWM5_BASE_PTR|macro|PWM5_BASE_PTR
DECL|PWM5_BASE|macro|PWM5_BASE
DECL|PWM5_PWMCNR|macro|PWM5_PWMCNR
DECL|PWM5_PWMCR|macro|PWM5_PWMCR
DECL|PWM5_PWMIR|macro|PWM5_PWMIR
DECL|PWM5_PWMPR|macro|PWM5_PWMPR
DECL|PWM5_PWMSAR|macro|PWM5_PWMSAR
DECL|PWM5_PWMSR|macro|PWM5_PWMSR
DECL|PWM5|macro|PWM5
DECL|PWM6_BASE_PTR|macro|PWM6_BASE_PTR
DECL|PWM6_BASE|macro|PWM6_BASE
DECL|PWM6_PWMCNR|macro|PWM6_PWMCNR
DECL|PWM6_PWMCR|macro|PWM6_PWMCR
DECL|PWM6_PWMIR|macro|PWM6_PWMIR
DECL|PWM6_PWMPR|macro|PWM6_PWMPR
DECL|PWM6_PWMSAR|macro|PWM6_PWMSAR
DECL|PWM6_PWMSR|macro|PWM6_PWMSR
DECL|PWM6|macro|PWM6
DECL|PWM7_BASE_PTR|macro|PWM7_BASE_PTR
DECL|PWM7_BASE|macro|PWM7_BASE
DECL|PWM7_PWMCNR|macro|PWM7_PWMCNR
DECL|PWM7_PWMCR|macro|PWM7_PWMCR
DECL|PWM7_PWMIR|macro|PWM7_PWMIR
DECL|PWM7_PWMPR|macro|PWM7_PWMPR
DECL|PWM7_PWMSAR|macro|PWM7_PWMSAR
DECL|PWM7_PWMSR|macro|PWM7_PWMSR
DECL|PWM7|macro|PWM7
DECL|PWM8_BASE_PTR|macro|PWM8_BASE_PTR
DECL|PWM8_BASE|macro|PWM8_BASE
DECL|PWM8_PWMCNR|macro|PWM8_PWMCNR
DECL|PWM8_PWMCR|macro|PWM8_PWMCR
DECL|PWM8_PWMIR|macro|PWM8_PWMIR
DECL|PWM8_PWMPR|macro|PWM8_PWMPR
DECL|PWM8_PWMSAR|macro|PWM8_PWMSAR
DECL|PWM8_PWMSR|macro|PWM8_PWMSR
DECL|PWM8|macro|PWM8
DECL|PWMCNR|member|__I uint32_t PWMCNR; /**< PWM Counter Register, offset: 0x14 */
DECL|PWMCR|member|__IO uint32_t PWMCR; /**< PWM Control Register, offset: 0x0 */
DECL|PWMIR|member|__IO uint32_t PWMIR; /**< PWM Interrupt Register, offset: 0x8 */
DECL|PWMPR|member|__IO uint32_t PWMPR; /**< PWM Period Register, offset: 0x10 */
DECL|PWMSAR|member|__IO uint32_t PWMSAR; /**< PWM Sample Register, offset: 0xC */
DECL|PWMSR|member|__IO uint32_t PWMSR; /**< PWM Status Register, offset: 0x4 */
DECL|PWM_BASE_ADDRS|macro|PWM_BASE_ADDRS
DECL|PWM_BASE_PTRS|macro|PWM_BASE_PTRS
DECL|PWM_MemMapPtr|typedef|} PWM_Type, *PWM_MemMapPtr;
DECL|PWM_PWMCNR_COUNT_MASK|macro|PWM_PWMCNR_COUNT_MASK
DECL|PWM_PWMCNR_COUNT_SHIFT|macro|PWM_PWMCNR_COUNT_SHIFT
DECL|PWM_PWMCNR_COUNT|macro|PWM_PWMCNR_COUNT
DECL|PWM_PWMCNR_REG|macro|PWM_PWMCNR_REG
DECL|PWM_PWMCR_BCTR_MASK|macro|PWM_PWMCR_BCTR_MASK
DECL|PWM_PWMCR_BCTR_SHIFT|macro|PWM_PWMCR_BCTR_SHIFT
DECL|PWM_PWMCR_CLKSRC_MASK|macro|PWM_PWMCR_CLKSRC_MASK
DECL|PWM_PWMCR_CLKSRC_SHIFT|macro|PWM_PWMCR_CLKSRC_SHIFT
DECL|PWM_PWMCR_CLKSRC|macro|PWM_PWMCR_CLKSRC
DECL|PWM_PWMCR_DBGEN_MASK|macro|PWM_PWMCR_DBGEN_MASK
DECL|PWM_PWMCR_DBGEN_SHIFT|macro|PWM_PWMCR_DBGEN_SHIFT
DECL|PWM_PWMCR_DOZEN_MASK|macro|PWM_PWMCR_DOZEN_MASK
DECL|PWM_PWMCR_DOZEN_SHIFT|macro|PWM_PWMCR_DOZEN_SHIFT
DECL|PWM_PWMCR_EN_MASK|macro|PWM_PWMCR_EN_MASK
DECL|PWM_PWMCR_EN_SHIFT|macro|PWM_PWMCR_EN_SHIFT
DECL|PWM_PWMCR_FWM_MASK|macro|PWM_PWMCR_FWM_MASK
DECL|PWM_PWMCR_FWM_SHIFT|macro|PWM_PWMCR_FWM_SHIFT
DECL|PWM_PWMCR_FWM|macro|PWM_PWMCR_FWM
DECL|PWM_PWMCR_HCTR_MASK|macro|PWM_PWMCR_HCTR_MASK
DECL|PWM_PWMCR_HCTR_SHIFT|macro|PWM_PWMCR_HCTR_SHIFT
DECL|PWM_PWMCR_POUTC_MASK|macro|PWM_PWMCR_POUTC_MASK
DECL|PWM_PWMCR_POUTC_SHIFT|macro|PWM_PWMCR_POUTC_SHIFT
DECL|PWM_PWMCR_POUTC|macro|PWM_PWMCR_POUTC
DECL|PWM_PWMCR_PRESCALER_MASK|macro|PWM_PWMCR_PRESCALER_MASK
DECL|PWM_PWMCR_PRESCALER_SHIFT|macro|PWM_PWMCR_PRESCALER_SHIFT
DECL|PWM_PWMCR_PRESCALER|macro|PWM_PWMCR_PRESCALER
DECL|PWM_PWMCR_REG|macro|PWM_PWMCR_REG
DECL|PWM_PWMCR_REPEAT_MASK|macro|PWM_PWMCR_REPEAT_MASK
DECL|PWM_PWMCR_REPEAT_SHIFT|macro|PWM_PWMCR_REPEAT_SHIFT
DECL|PWM_PWMCR_REPEAT|macro|PWM_PWMCR_REPEAT
DECL|PWM_PWMCR_STOPEN_MASK|macro|PWM_PWMCR_STOPEN_MASK
DECL|PWM_PWMCR_STOPEN_SHIFT|macro|PWM_PWMCR_STOPEN_SHIFT
DECL|PWM_PWMCR_SWR_MASK|macro|PWM_PWMCR_SWR_MASK
DECL|PWM_PWMCR_SWR_SHIFT|macro|PWM_PWMCR_SWR_SHIFT
DECL|PWM_PWMCR_WAITEN_MASK|macro|PWM_PWMCR_WAITEN_MASK
DECL|PWM_PWMCR_WAITEN_SHIFT|macro|PWM_PWMCR_WAITEN_SHIFT
DECL|PWM_PWMIR_CIE_MASK|macro|PWM_PWMIR_CIE_MASK
DECL|PWM_PWMIR_CIE_SHIFT|macro|PWM_PWMIR_CIE_SHIFT
DECL|PWM_PWMIR_FIE_MASK|macro|PWM_PWMIR_FIE_MASK
DECL|PWM_PWMIR_FIE_SHIFT|macro|PWM_PWMIR_FIE_SHIFT
DECL|PWM_PWMIR_REG|macro|PWM_PWMIR_REG
DECL|PWM_PWMIR_RIE_MASK|macro|PWM_PWMIR_RIE_MASK
DECL|PWM_PWMIR_RIE_SHIFT|macro|PWM_PWMIR_RIE_SHIFT
DECL|PWM_PWMPR_PERIOD_MASK|macro|PWM_PWMPR_PERIOD_MASK
DECL|PWM_PWMPR_PERIOD_SHIFT|macro|PWM_PWMPR_PERIOD_SHIFT
DECL|PWM_PWMPR_PERIOD|macro|PWM_PWMPR_PERIOD
DECL|PWM_PWMPR_REG|macro|PWM_PWMPR_REG
DECL|PWM_PWMSAR_REG|macro|PWM_PWMSAR_REG
DECL|PWM_PWMSAR_SAMPLE_MASK|macro|PWM_PWMSAR_SAMPLE_MASK
DECL|PWM_PWMSAR_SAMPLE_SHIFT|macro|PWM_PWMSAR_SAMPLE_SHIFT
DECL|PWM_PWMSAR_SAMPLE|macro|PWM_PWMSAR_SAMPLE
DECL|PWM_PWMSR_CMP_MASK|macro|PWM_PWMSR_CMP_MASK
DECL|PWM_PWMSR_CMP_SHIFT|macro|PWM_PWMSR_CMP_SHIFT
DECL|PWM_PWMSR_FE_MASK|macro|PWM_PWMSR_FE_MASK
DECL|PWM_PWMSR_FE_SHIFT|macro|PWM_PWMSR_FE_SHIFT
DECL|PWM_PWMSR_FIFOAV_MASK|macro|PWM_PWMSR_FIFOAV_MASK
DECL|PWM_PWMSR_FIFOAV_SHIFT|macro|PWM_PWMSR_FIFOAV_SHIFT
DECL|PWM_PWMSR_FIFOAV|macro|PWM_PWMSR_FIFOAV
DECL|PWM_PWMSR_FWE_MASK|macro|PWM_PWMSR_FWE_MASK
DECL|PWM_PWMSR_FWE_SHIFT|macro|PWM_PWMSR_FWE_SHIFT
DECL|PWM_PWMSR_REG|macro|PWM_PWMSR_REG
DECL|PWM_PWMSR_ROV_MASK|macro|PWM_PWMSR_ROV_MASK
DECL|PWM_PWMSR_ROV_SHIFT|macro|PWM_PWMSR_ROV_SHIFT
DECL|PWM_Type|typedef|} PWM_Type, *PWM_MemMapPtr;
DECL|PXP_AS_BUF_ADDR_MASK|macro|PXP_AS_BUF_ADDR_MASK
DECL|PXP_AS_BUF_ADDR_SHIFT|macro|PXP_AS_BUF_ADDR_SHIFT
DECL|PXP_AS_BUF_ADDR|macro|PXP_AS_BUF_ADDR
DECL|PXP_AS_BUF_REG|macro|PXP_AS_BUF_REG
DECL|PXP_AS_BUF|macro|PXP_AS_BUF
DECL|PXP_AS_CLRKEYHIGH_PIXEL_MASK|macro|PXP_AS_CLRKEYHIGH_PIXEL_MASK
DECL|PXP_AS_CLRKEYHIGH_PIXEL_SHIFT|macro|PXP_AS_CLRKEYHIGH_PIXEL_SHIFT
DECL|PXP_AS_CLRKEYHIGH_PIXEL|macro|PXP_AS_CLRKEYHIGH_PIXEL
DECL|PXP_AS_CLRKEYHIGH_REG|macro|PXP_AS_CLRKEYHIGH_REG
DECL|PXP_AS_CLRKEYHIGH_RSVD1_MASK|macro|PXP_AS_CLRKEYHIGH_RSVD1_MASK
DECL|PXP_AS_CLRKEYHIGH_RSVD1_SHIFT|macro|PXP_AS_CLRKEYHIGH_RSVD1_SHIFT
DECL|PXP_AS_CLRKEYHIGH_RSVD1|macro|PXP_AS_CLRKEYHIGH_RSVD1
DECL|PXP_AS_CLRKEYHIGH|macro|PXP_AS_CLRKEYHIGH
DECL|PXP_AS_CLRKEYLOW_PIXEL_MASK|macro|PXP_AS_CLRKEYLOW_PIXEL_MASK
DECL|PXP_AS_CLRKEYLOW_PIXEL_SHIFT|macro|PXP_AS_CLRKEYLOW_PIXEL_SHIFT
DECL|PXP_AS_CLRKEYLOW_PIXEL|macro|PXP_AS_CLRKEYLOW_PIXEL
DECL|PXP_AS_CLRKEYLOW_REG|macro|PXP_AS_CLRKEYLOW_REG
DECL|PXP_AS_CLRKEYLOW_RSVD1_MASK|macro|PXP_AS_CLRKEYLOW_RSVD1_MASK
DECL|PXP_AS_CLRKEYLOW_RSVD1_SHIFT|macro|PXP_AS_CLRKEYLOW_RSVD1_SHIFT
DECL|PXP_AS_CLRKEYLOW_RSVD1|macro|PXP_AS_CLRKEYLOW_RSVD1
DECL|PXP_AS_CLRKEYLOW|macro|PXP_AS_CLRKEYLOW
DECL|PXP_AS_CTRL_ALPHA_CTRL_MASK|macro|PXP_AS_CTRL_ALPHA_CTRL_MASK
DECL|PXP_AS_CTRL_ALPHA_CTRL_SHIFT|macro|PXP_AS_CTRL_ALPHA_CTRL_SHIFT
DECL|PXP_AS_CTRL_ALPHA_CTRL|macro|PXP_AS_CTRL_ALPHA_CTRL
DECL|PXP_AS_CTRL_ALPHA_INVERT_MASK|macro|PXP_AS_CTRL_ALPHA_INVERT_MASK
DECL|PXP_AS_CTRL_ALPHA_INVERT_SHIFT|macro|PXP_AS_CTRL_ALPHA_INVERT_SHIFT
DECL|PXP_AS_CTRL_ALPHA_MASK|macro|PXP_AS_CTRL_ALPHA_MASK
DECL|PXP_AS_CTRL_ALPHA_SHIFT|macro|PXP_AS_CTRL_ALPHA_SHIFT
DECL|PXP_AS_CTRL_ALPHA|macro|PXP_AS_CTRL_ALPHA
DECL|PXP_AS_CTRL_ENABLE_COLORKEY_MASK|macro|PXP_AS_CTRL_ENABLE_COLORKEY_MASK
DECL|PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT|macro|PXP_AS_CTRL_ENABLE_COLORKEY_SHIFT
DECL|PXP_AS_CTRL_FORMAT_MASK|macro|PXP_AS_CTRL_FORMAT_MASK
DECL|PXP_AS_CTRL_FORMAT_SHIFT|macro|PXP_AS_CTRL_FORMAT_SHIFT
DECL|PXP_AS_CTRL_FORMAT|macro|PXP_AS_CTRL_FORMAT
DECL|PXP_AS_CTRL_REG|macro|PXP_AS_CTRL_REG
DECL|PXP_AS_CTRL_ROP_MASK|macro|PXP_AS_CTRL_ROP_MASK
DECL|PXP_AS_CTRL_ROP_SHIFT|macro|PXP_AS_CTRL_ROP_SHIFT
DECL|PXP_AS_CTRL_ROP|macro|PXP_AS_CTRL_ROP
DECL|PXP_AS_CTRL_RSVD0_MASK|macro|PXP_AS_CTRL_RSVD0_MASK
DECL|PXP_AS_CTRL_RSVD0_SHIFT|macro|PXP_AS_CTRL_RSVD0_SHIFT
DECL|PXP_AS_CTRL_RSVD1_MASK|macro|PXP_AS_CTRL_RSVD1_MASK
DECL|PXP_AS_CTRL_RSVD1_SHIFT|macro|PXP_AS_CTRL_RSVD1_SHIFT
DECL|PXP_AS_CTRL_RSVD1|macro|PXP_AS_CTRL_RSVD1
DECL|PXP_AS_CTRL|macro|PXP_AS_CTRL
DECL|PXP_AS_PITCH_PITCH_MASK|macro|PXP_AS_PITCH_PITCH_MASK
DECL|PXP_AS_PITCH_PITCH_SHIFT|macro|PXP_AS_PITCH_PITCH_SHIFT
DECL|PXP_AS_PITCH_PITCH|macro|PXP_AS_PITCH_PITCH
DECL|PXP_AS_PITCH_REG|macro|PXP_AS_PITCH_REG
DECL|PXP_AS_PITCH_RSVD_MASK|macro|PXP_AS_PITCH_RSVD_MASK
DECL|PXP_AS_PITCH_RSVD_SHIFT|macro|PXP_AS_PITCH_RSVD_SHIFT
DECL|PXP_AS_PITCH_RSVD|macro|PXP_AS_PITCH_RSVD
DECL|PXP_AS_PITCH|macro|PXP_AS_PITCH
DECL|PXP_BASE_ADDRS|macro|PXP_BASE_ADDRS
DECL|PXP_BASE_PTRS|macro|PXP_BASE_PTRS
DECL|PXP_BASE_PTR|macro|PXP_BASE_PTR
DECL|PXP_BASE|macro|PXP_BASE
DECL|PXP_CFA_DATA_MASK|macro|PXP_CFA_DATA_MASK
DECL|PXP_CFA_DATA_SHIFT|macro|PXP_CFA_DATA_SHIFT
DECL|PXP_CFA_DATA|macro|PXP_CFA_DATA
DECL|PXP_CFA_REG|macro|PXP_CFA_REG
DECL|PXP_CFA|macro|PXP_CFA
DECL|PXP_CSC1_COEF0_BYPASS_MASK|macro|PXP_CSC1_COEF0_BYPASS_MASK
DECL|PXP_CSC1_COEF0_BYPASS_SHIFT|macro|PXP_CSC1_COEF0_BYPASS_SHIFT
DECL|PXP_CSC1_COEF0_C0_MASK|macro|PXP_CSC1_COEF0_C0_MASK
DECL|PXP_CSC1_COEF0_C0_SHIFT|macro|PXP_CSC1_COEF0_C0_SHIFT
DECL|PXP_CSC1_COEF0_C0|macro|PXP_CSC1_COEF0_C0
DECL|PXP_CSC1_COEF0_REG|macro|PXP_CSC1_COEF0_REG
DECL|PXP_CSC1_COEF0_RSVD1_MASK|macro|PXP_CSC1_COEF0_RSVD1_MASK
DECL|PXP_CSC1_COEF0_RSVD1_SHIFT|macro|PXP_CSC1_COEF0_RSVD1_SHIFT
DECL|PXP_CSC1_COEF0_UV_OFFSET_MASK|macro|PXP_CSC1_COEF0_UV_OFFSET_MASK
DECL|PXP_CSC1_COEF0_UV_OFFSET_SHIFT|macro|PXP_CSC1_COEF0_UV_OFFSET_SHIFT
DECL|PXP_CSC1_COEF0_UV_OFFSET|macro|PXP_CSC1_COEF0_UV_OFFSET
DECL|PXP_CSC1_COEF0_YCBCR_MODE_MASK|macro|PXP_CSC1_COEF0_YCBCR_MODE_MASK
DECL|PXP_CSC1_COEF0_YCBCR_MODE_SHIFT|macro|PXP_CSC1_COEF0_YCBCR_MODE_SHIFT
DECL|PXP_CSC1_COEF0_Y_OFFSET_MASK|macro|PXP_CSC1_COEF0_Y_OFFSET_MASK
DECL|PXP_CSC1_COEF0_Y_OFFSET_SHIFT|macro|PXP_CSC1_COEF0_Y_OFFSET_SHIFT
DECL|PXP_CSC1_COEF0_Y_OFFSET|macro|PXP_CSC1_COEF0_Y_OFFSET
DECL|PXP_CSC1_COEF0|macro|PXP_CSC1_COEF0
DECL|PXP_CSC1_COEF1_C1_MASK|macro|PXP_CSC1_COEF1_C1_MASK
DECL|PXP_CSC1_COEF1_C1_SHIFT|macro|PXP_CSC1_COEF1_C1_SHIFT
DECL|PXP_CSC1_COEF1_C1|macro|PXP_CSC1_COEF1_C1
DECL|PXP_CSC1_COEF1_C4_MASK|macro|PXP_CSC1_COEF1_C4_MASK
DECL|PXP_CSC1_COEF1_C4_SHIFT|macro|PXP_CSC1_COEF1_C4_SHIFT
DECL|PXP_CSC1_COEF1_C4|macro|PXP_CSC1_COEF1_C4
DECL|PXP_CSC1_COEF1_REG|macro|PXP_CSC1_COEF1_REG
DECL|PXP_CSC1_COEF1_RSVD0_MASK|macro|PXP_CSC1_COEF1_RSVD0_MASK
DECL|PXP_CSC1_COEF1_RSVD0_SHIFT|macro|PXP_CSC1_COEF1_RSVD0_SHIFT
DECL|PXP_CSC1_COEF1_RSVD0|macro|PXP_CSC1_COEF1_RSVD0
DECL|PXP_CSC1_COEF1_RSVD1_MASK|macro|PXP_CSC1_COEF1_RSVD1_MASK
DECL|PXP_CSC1_COEF1_RSVD1_SHIFT|macro|PXP_CSC1_COEF1_RSVD1_SHIFT
DECL|PXP_CSC1_COEF1_RSVD1|macro|PXP_CSC1_COEF1_RSVD1
DECL|PXP_CSC1_COEF1|macro|PXP_CSC1_COEF1
DECL|PXP_CSC1_COEF2_C2_MASK|macro|PXP_CSC1_COEF2_C2_MASK
DECL|PXP_CSC1_COEF2_C2_SHIFT|macro|PXP_CSC1_COEF2_C2_SHIFT
DECL|PXP_CSC1_COEF2_C2|macro|PXP_CSC1_COEF2_C2
DECL|PXP_CSC1_COEF2_C3_MASK|macro|PXP_CSC1_COEF2_C3_MASK
DECL|PXP_CSC1_COEF2_C3_SHIFT|macro|PXP_CSC1_COEF2_C3_SHIFT
DECL|PXP_CSC1_COEF2_C3|macro|PXP_CSC1_COEF2_C3
DECL|PXP_CSC1_COEF2_REG|macro|PXP_CSC1_COEF2_REG
DECL|PXP_CSC1_COEF2_RSVD0_MASK|macro|PXP_CSC1_COEF2_RSVD0_MASK
DECL|PXP_CSC1_COEF2_RSVD0_SHIFT|macro|PXP_CSC1_COEF2_RSVD0_SHIFT
DECL|PXP_CSC1_COEF2_RSVD0|macro|PXP_CSC1_COEF2_RSVD0
DECL|PXP_CSC1_COEF2_RSVD1_MASK|macro|PXP_CSC1_COEF2_RSVD1_MASK
DECL|PXP_CSC1_COEF2_RSVD1_SHIFT|macro|PXP_CSC1_COEF2_RSVD1_SHIFT
DECL|PXP_CSC1_COEF2_RSVD1|macro|PXP_CSC1_COEF2_RSVD1
DECL|PXP_CSC1_COEF2|macro|PXP_CSC1_COEF2
DECL|PXP_CSC2_COEF0_A1_MASK|macro|PXP_CSC2_COEF0_A1_MASK
DECL|PXP_CSC2_COEF0_A1_SHIFT|macro|PXP_CSC2_COEF0_A1_SHIFT
DECL|PXP_CSC2_COEF0_A1|macro|PXP_CSC2_COEF0_A1
DECL|PXP_CSC2_COEF0_A2_MASK|macro|PXP_CSC2_COEF0_A2_MASK
DECL|PXP_CSC2_COEF0_A2_SHIFT|macro|PXP_CSC2_COEF0_A2_SHIFT
DECL|PXP_CSC2_COEF0_A2|macro|PXP_CSC2_COEF0_A2
DECL|PXP_CSC2_COEF0_REG|macro|PXP_CSC2_COEF0_REG
DECL|PXP_CSC2_COEF0_RSVD0_MASK|macro|PXP_CSC2_COEF0_RSVD0_MASK
DECL|PXP_CSC2_COEF0_RSVD0_SHIFT|macro|PXP_CSC2_COEF0_RSVD0_SHIFT
DECL|PXP_CSC2_COEF0_RSVD0|macro|PXP_CSC2_COEF0_RSVD0
DECL|PXP_CSC2_COEF0_RSVD1_MASK|macro|PXP_CSC2_COEF0_RSVD1_MASK
DECL|PXP_CSC2_COEF0_RSVD1_SHIFT|macro|PXP_CSC2_COEF0_RSVD1_SHIFT
DECL|PXP_CSC2_COEF0_RSVD1|macro|PXP_CSC2_COEF0_RSVD1
DECL|PXP_CSC2_COEF0|macro|PXP_CSC2_COEF0
DECL|PXP_CSC2_COEF1_A3_MASK|macro|PXP_CSC2_COEF1_A3_MASK
DECL|PXP_CSC2_COEF1_A3_SHIFT|macro|PXP_CSC2_COEF1_A3_SHIFT
DECL|PXP_CSC2_COEF1_A3|macro|PXP_CSC2_COEF1_A3
DECL|PXP_CSC2_COEF1_B1_MASK|macro|PXP_CSC2_COEF1_B1_MASK
DECL|PXP_CSC2_COEF1_B1_SHIFT|macro|PXP_CSC2_COEF1_B1_SHIFT
DECL|PXP_CSC2_COEF1_B1|macro|PXP_CSC2_COEF1_B1
DECL|PXP_CSC2_COEF1_REG|macro|PXP_CSC2_COEF1_REG
DECL|PXP_CSC2_COEF1_RSVD0_MASK|macro|PXP_CSC2_COEF1_RSVD0_MASK
DECL|PXP_CSC2_COEF1_RSVD0_SHIFT|macro|PXP_CSC2_COEF1_RSVD0_SHIFT
DECL|PXP_CSC2_COEF1_RSVD0|macro|PXP_CSC2_COEF1_RSVD0
DECL|PXP_CSC2_COEF1_RSVD1_MASK|macro|PXP_CSC2_COEF1_RSVD1_MASK
DECL|PXP_CSC2_COEF1_RSVD1_SHIFT|macro|PXP_CSC2_COEF1_RSVD1_SHIFT
DECL|PXP_CSC2_COEF1_RSVD1|macro|PXP_CSC2_COEF1_RSVD1
DECL|PXP_CSC2_COEF1|macro|PXP_CSC2_COEF1
DECL|PXP_CSC2_COEF2_B2_MASK|macro|PXP_CSC2_COEF2_B2_MASK
DECL|PXP_CSC2_COEF2_B2_SHIFT|macro|PXP_CSC2_COEF2_B2_SHIFT
DECL|PXP_CSC2_COEF2_B2|macro|PXP_CSC2_COEF2_B2
DECL|PXP_CSC2_COEF2_B3_MASK|macro|PXP_CSC2_COEF2_B3_MASK
DECL|PXP_CSC2_COEF2_B3_SHIFT|macro|PXP_CSC2_COEF2_B3_SHIFT
DECL|PXP_CSC2_COEF2_B3|macro|PXP_CSC2_COEF2_B3
DECL|PXP_CSC2_COEF2_REG|macro|PXP_CSC2_COEF2_REG
DECL|PXP_CSC2_COEF2_RSVD0_MASK|macro|PXP_CSC2_COEF2_RSVD0_MASK
DECL|PXP_CSC2_COEF2_RSVD0_SHIFT|macro|PXP_CSC2_COEF2_RSVD0_SHIFT
DECL|PXP_CSC2_COEF2_RSVD0|macro|PXP_CSC2_COEF2_RSVD0
DECL|PXP_CSC2_COEF2_RSVD1_MASK|macro|PXP_CSC2_COEF2_RSVD1_MASK
DECL|PXP_CSC2_COEF2_RSVD1_SHIFT|macro|PXP_CSC2_COEF2_RSVD1_SHIFT
DECL|PXP_CSC2_COEF2_RSVD1|macro|PXP_CSC2_COEF2_RSVD1
DECL|PXP_CSC2_COEF2|macro|PXP_CSC2_COEF2
DECL|PXP_CSC2_COEF3_C1_MASK|macro|PXP_CSC2_COEF3_C1_MASK
DECL|PXP_CSC2_COEF3_C1_SHIFT|macro|PXP_CSC2_COEF3_C1_SHIFT
DECL|PXP_CSC2_COEF3_C1|macro|PXP_CSC2_COEF3_C1
DECL|PXP_CSC2_COEF3_C2_MASK|macro|PXP_CSC2_COEF3_C2_MASK
DECL|PXP_CSC2_COEF3_C2_SHIFT|macro|PXP_CSC2_COEF3_C2_SHIFT
DECL|PXP_CSC2_COEF3_C2|macro|PXP_CSC2_COEF3_C2
DECL|PXP_CSC2_COEF3_REG|macro|PXP_CSC2_COEF3_REG
DECL|PXP_CSC2_COEF3_RSVD0_MASK|macro|PXP_CSC2_COEF3_RSVD0_MASK
DECL|PXP_CSC2_COEF3_RSVD0_SHIFT|macro|PXP_CSC2_COEF3_RSVD0_SHIFT
DECL|PXP_CSC2_COEF3_RSVD0|macro|PXP_CSC2_COEF3_RSVD0
DECL|PXP_CSC2_COEF3_RSVD1_MASK|macro|PXP_CSC2_COEF3_RSVD1_MASK
DECL|PXP_CSC2_COEF3_RSVD1_SHIFT|macro|PXP_CSC2_COEF3_RSVD1_SHIFT
DECL|PXP_CSC2_COEF3_RSVD1|macro|PXP_CSC2_COEF3_RSVD1
DECL|PXP_CSC2_COEF3|macro|PXP_CSC2_COEF3
DECL|PXP_CSC2_COEF4_C3_MASK|macro|PXP_CSC2_COEF4_C3_MASK
DECL|PXP_CSC2_COEF4_C3_SHIFT|macro|PXP_CSC2_COEF4_C3_SHIFT
DECL|PXP_CSC2_COEF4_C3|macro|PXP_CSC2_COEF4_C3
DECL|PXP_CSC2_COEF4_D1_MASK|macro|PXP_CSC2_COEF4_D1_MASK
DECL|PXP_CSC2_COEF4_D1_SHIFT|macro|PXP_CSC2_COEF4_D1_SHIFT
DECL|PXP_CSC2_COEF4_D1|macro|PXP_CSC2_COEF4_D1
DECL|PXP_CSC2_COEF4_REG|macro|PXP_CSC2_COEF4_REG
DECL|PXP_CSC2_COEF4_RSVD0_MASK|macro|PXP_CSC2_COEF4_RSVD0_MASK
DECL|PXP_CSC2_COEF4_RSVD0_SHIFT|macro|PXP_CSC2_COEF4_RSVD0_SHIFT
DECL|PXP_CSC2_COEF4_RSVD0|macro|PXP_CSC2_COEF4_RSVD0
DECL|PXP_CSC2_COEF4_RSVD1_MASK|macro|PXP_CSC2_COEF4_RSVD1_MASK
DECL|PXP_CSC2_COEF4_RSVD1_SHIFT|macro|PXP_CSC2_COEF4_RSVD1_SHIFT
DECL|PXP_CSC2_COEF4_RSVD1|macro|PXP_CSC2_COEF4_RSVD1
DECL|PXP_CSC2_COEF4|macro|PXP_CSC2_COEF4
DECL|PXP_CSC2_COEF5_D2_MASK|macro|PXP_CSC2_COEF5_D2_MASK
DECL|PXP_CSC2_COEF5_D2_SHIFT|macro|PXP_CSC2_COEF5_D2_SHIFT
DECL|PXP_CSC2_COEF5_D2|macro|PXP_CSC2_COEF5_D2
DECL|PXP_CSC2_COEF5_D3_MASK|macro|PXP_CSC2_COEF5_D3_MASK
DECL|PXP_CSC2_COEF5_D3_SHIFT|macro|PXP_CSC2_COEF5_D3_SHIFT
DECL|PXP_CSC2_COEF5_D3|macro|PXP_CSC2_COEF5_D3
DECL|PXP_CSC2_COEF5_REG|macro|PXP_CSC2_COEF5_REG
DECL|PXP_CSC2_COEF5_RSVD0_MASK|macro|PXP_CSC2_COEF5_RSVD0_MASK
DECL|PXP_CSC2_COEF5_RSVD0_SHIFT|macro|PXP_CSC2_COEF5_RSVD0_SHIFT
DECL|PXP_CSC2_COEF5_RSVD0|macro|PXP_CSC2_COEF5_RSVD0
DECL|PXP_CSC2_COEF5_RSVD1_MASK|macro|PXP_CSC2_COEF5_RSVD1_MASK
DECL|PXP_CSC2_COEF5_RSVD1_SHIFT|macro|PXP_CSC2_COEF5_RSVD1_SHIFT
DECL|PXP_CSC2_COEF5_RSVD1|macro|PXP_CSC2_COEF5_RSVD1
DECL|PXP_CSC2_COEF5|macro|PXP_CSC2_COEF5
DECL|PXP_CSC2_CTRL_BYPASS_MASK|macro|PXP_CSC2_CTRL_BYPASS_MASK
DECL|PXP_CSC2_CTRL_BYPASS_SHIFT|macro|PXP_CSC2_CTRL_BYPASS_SHIFT
DECL|PXP_CSC2_CTRL_CSC_MODE_MASK|macro|PXP_CSC2_CTRL_CSC_MODE_MASK
DECL|PXP_CSC2_CTRL_CSC_MODE_SHIFT|macro|PXP_CSC2_CTRL_CSC_MODE_SHIFT
DECL|PXP_CSC2_CTRL_CSC_MODE|macro|PXP_CSC2_CTRL_CSC_MODE
DECL|PXP_CSC2_CTRL_REG|macro|PXP_CSC2_CTRL_REG
DECL|PXP_CSC2_CTRL_RSVD_MASK|macro|PXP_CSC2_CTRL_RSVD_MASK
DECL|PXP_CSC2_CTRL_RSVD_SHIFT|macro|PXP_CSC2_CTRL_RSVD_SHIFT
DECL|PXP_CSC2_CTRL_RSVD|macro|PXP_CSC2_CTRL_RSVD
DECL|PXP_CSC2_CTRL|macro|PXP_CSC2_CTRL
DECL|PXP_CTRL_BLOCK_SIZE_MASK|macro|PXP_CTRL_BLOCK_SIZE_MASK
DECL|PXP_CTRL_BLOCK_SIZE_SHIFT|macro|PXP_CTRL_BLOCK_SIZE_SHIFT
DECL|PXP_CTRL_CLKGATE_MASK|macro|PXP_CTRL_CLKGATE_MASK
DECL|PXP_CTRL_CLKGATE_SHIFT|macro|PXP_CTRL_CLKGATE_SHIFT
DECL|PXP_CTRL_ENABLE_LCD_HANDSHAKE_MASK|macro|PXP_CTRL_ENABLE_LCD_HANDSHAKE_MASK
DECL|PXP_CTRL_ENABLE_LCD_HANDSHAKE_SHIFT|macro|PXP_CTRL_ENABLE_LCD_HANDSHAKE_SHIFT
DECL|PXP_CTRL_ENABLE_MASK|macro|PXP_CTRL_ENABLE_MASK
DECL|PXP_CTRL_ENABLE_SHIFT|macro|PXP_CTRL_ENABLE_SHIFT
DECL|PXP_CTRL_EN_REPEAT_MASK|macro|PXP_CTRL_EN_REPEAT_MASK
DECL|PXP_CTRL_EN_REPEAT_SHIFT|macro|PXP_CTRL_EN_REPEAT_SHIFT
DECL|PXP_CTRL_HFLIP_MASK|macro|PXP_CTRL_HFLIP_MASK
DECL|PXP_CTRL_HFLIP_SHIFT|macro|PXP_CTRL_HFLIP_SHIFT
DECL|PXP_CTRL_IRQ_ENABLE_MASK|macro|PXP_CTRL_IRQ_ENABLE_MASK
DECL|PXP_CTRL_IRQ_ENABLE_SHIFT|macro|PXP_CTRL_IRQ_ENABLE_SHIFT
DECL|PXP_CTRL_LUT_DMA_IRQ_ENABLE_MASK|macro|PXP_CTRL_LUT_DMA_IRQ_ENABLE_MASK
DECL|PXP_CTRL_LUT_DMA_IRQ_ENABLE_SHIFT|macro|PXP_CTRL_LUT_DMA_IRQ_ENABLE_SHIFT
DECL|PXP_CTRL_NEXT_IRQ_ENABLE_MASK|macro|PXP_CTRL_NEXT_IRQ_ENABLE_MASK
DECL|PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT|macro|PXP_CTRL_NEXT_IRQ_ENABLE_SHIFT
DECL|PXP_CTRL_REG|macro|PXP_CTRL_REG
DECL|PXP_CTRL_ROTATE_MASK|macro|PXP_CTRL_ROTATE_MASK
DECL|PXP_CTRL_ROTATE_SHIFT|macro|PXP_CTRL_ROTATE_SHIFT
DECL|PXP_CTRL_ROTATE|macro|PXP_CTRL_ROTATE
DECL|PXP_CTRL_ROT_POS_MASK|macro|PXP_CTRL_ROT_POS_MASK
DECL|PXP_CTRL_ROT_POS_SHIFT|macro|PXP_CTRL_ROT_POS_SHIFT
DECL|PXP_CTRL_RSVD0_MASK|macro|PXP_CTRL_RSVD0_MASK
DECL|PXP_CTRL_RSVD0_SHIFT|macro|PXP_CTRL_RSVD0_SHIFT
DECL|PXP_CTRL_RSVD0|macro|PXP_CTRL_RSVD0
DECL|PXP_CTRL_RSVD1_MASK|macro|PXP_CTRL_RSVD1_MASK
DECL|PXP_CTRL_RSVD1_SHIFT|macro|PXP_CTRL_RSVD1_SHIFT
DECL|PXP_CTRL_RSVD1|macro|PXP_CTRL_RSVD1
DECL|PXP_CTRL_RSVD3_MASK|macro|PXP_CTRL_RSVD3_MASK
DECL|PXP_CTRL_RSVD3_SHIFT|macro|PXP_CTRL_RSVD3_SHIFT
DECL|PXP_CTRL_RSVD3|macro|PXP_CTRL_RSVD3
DECL|PXP_CTRL_RSVD4_MASK|macro|PXP_CTRL_RSVD4_MASK
DECL|PXP_CTRL_RSVD4_SHIFT|macro|PXP_CTRL_RSVD4_SHIFT
DECL|PXP_CTRL_SFTRST_MASK|macro|PXP_CTRL_SFTRST_MASK
DECL|PXP_CTRL_SFTRST_SHIFT|macro|PXP_CTRL_SFTRST_SHIFT
DECL|PXP_CTRL_VFLIP_MASK|macro|PXP_CTRL_VFLIP_MASK
DECL|PXP_CTRL_VFLIP_SHIFT|macro|PXP_CTRL_VFLIP_SHIFT
DECL|PXP_CTRL|macro|PXP_CTRL
DECL|PXP_FB0|member|__IO uint32_t PXP_FB0; /**< PXP Frame Buffer Address 0 Register., offset: 0x50 */
DECL|PXP_FB1|member|__IO uint32_t PXP_FB1; /**< PXP Frame Buffer Address 1 Register, offset: 0x60 */
DECL|PXP_HIST16_PARAM0_REG|macro|PXP_HIST16_PARAM0_REG
DECL|PXP_HIST16_PARAM0_RSVD0_MASK|macro|PXP_HIST16_PARAM0_RSVD0_MASK
DECL|PXP_HIST16_PARAM0_RSVD0_SHIFT|macro|PXP_HIST16_PARAM0_RSVD0_SHIFT
DECL|PXP_HIST16_PARAM0_RSVD0|macro|PXP_HIST16_PARAM0_RSVD0
DECL|PXP_HIST16_PARAM0_RSVD1_MASK|macro|PXP_HIST16_PARAM0_RSVD1_MASK
DECL|PXP_HIST16_PARAM0_RSVD1_SHIFT|macro|PXP_HIST16_PARAM0_RSVD1_SHIFT
DECL|PXP_HIST16_PARAM0_RSVD1|macro|PXP_HIST16_PARAM0_RSVD1
DECL|PXP_HIST16_PARAM0_RSVD2_MASK|macro|PXP_HIST16_PARAM0_RSVD2_MASK
DECL|PXP_HIST16_PARAM0_RSVD2_SHIFT|macro|PXP_HIST16_PARAM0_RSVD2_SHIFT
DECL|PXP_HIST16_PARAM0_RSVD2|macro|PXP_HIST16_PARAM0_RSVD2
DECL|PXP_HIST16_PARAM0_RSVD3_MASK|macro|PXP_HIST16_PARAM0_RSVD3_MASK
DECL|PXP_HIST16_PARAM0_RSVD3_SHIFT|macro|PXP_HIST16_PARAM0_RSVD3_SHIFT
DECL|PXP_HIST16_PARAM0_RSVD3|macro|PXP_HIST16_PARAM0_RSVD3
DECL|PXP_HIST16_PARAM0_VALUE0_MASK|macro|PXP_HIST16_PARAM0_VALUE0_MASK
DECL|PXP_HIST16_PARAM0_VALUE0_SHIFT|macro|PXP_HIST16_PARAM0_VALUE0_SHIFT
DECL|PXP_HIST16_PARAM0_VALUE0|macro|PXP_HIST16_PARAM0_VALUE0
DECL|PXP_HIST16_PARAM0_VALUE1_MASK|macro|PXP_HIST16_PARAM0_VALUE1_MASK
DECL|PXP_HIST16_PARAM0_VALUE1_SHIFT|macro|PXP_HIST16_PARAM0_VALUE1_SHIFT
DECL|PXP_HIST16_PARAM0_VALUE1|macro|PXP_HIST16_PARAM0_VALUE1
DECL|PXP_HIST16_PARAM0_VALUE2_MASK|macro|PXP_HIST16_PARAM0_VALUE2_MASK
DECL|PXP_HIST16_PARAM0_VALUE2_SHIFT|macro|PXP_HIST16_PARAM0_VALUE2_SHIFT
DECL|PXP_HIST16_PARAM0_VALUE2|macro|PXP_HIST16_PARAM0_VALUE2
DECL|PXP_HIST16_PARAM0_VALUE3_MASK|macro|PXP_HIST16_PARAM0_VALUE3_MASK
DECL|PXP_HIST16_PARAM0_VALUE3_SHIFT|macro|PXP_HIST16_PARAM0_VALUE3_SHIFT
DECL|PXP_HIST16_PARAM0_VALUE3|macro|PXP_HIST16_PARAM0_VALUE3
DECL|PXP_HIST16_PARAM0|macro|PXP_HIST16_PARAM0
DECL|PXP_HIST16_PARAM1_REG|macro|PXP_HIST16_PARAM1_REG
DECL|PXP_HIST16_PARAM1_RSVD4_MASK|macro|PXP_HIST16_PARAM1_RSVD4_MASK
DECL|PXP_HIST16_PARAM1_RSVD4_SHIFT|macro|PXP_HIST16_PARAM1_RSVD4_SHIFT
DECL|PXP_HIST16_PARAM1_RSVD4|macro|PXP_HIST16_PARAM1_RSVD4
DECL|PXP_HIST16_PARAM1_RSVD5_MASK|macro|PXP_HIST16_PARAM1_RSVD5_MASK
DECL|PXP_HIST16_PARAM1_RSVD5_SHIFT|macro|PXP_HIST16_PARAM1_RSVD5_SHIFT
DECL|PXP_HIST16_PARAM1_RSVD5|macro|PXP_HIST16_PARAM1_RSVD5
DECL|PXP_HIST16_PARAM1_RSVD6_MASK|macro|PXP_HIST16_PARAM1_RSVD6_MASK
DECL|PXP_HIST16_PARAM1_RSVD6_SHIFT|macro|PXP_HIST16_PARAM1_RSVD6_SHIFT
DECL|PXP_HIST16_PARAM1_RSVD6|macro|PXP_HIST16_PARAM1_RSVD6
DECL|PXP_HIST16_PARAM1_RSVD7_MASK|macro|PXP_HIST16_PARAM1_RSVD7_MASK
DECL|PXP_HIST16_PARAM1_RSVD7_SHIFT|macro|PXP_HIST16_PARAM1_RSVD7_SHIFT
DECL|PXP_HIST16_PARAM1_RSVD7|macro|PXP_HIST16_PARAM1_RSVD7
DECL|PXP_HIST16_PARAM1_VALUE4_MASK|macro|PXP_HIST16_PARAM1_VALUE4_MASK
DECL|PXP_HIST16_PARAM1_VALUE4_SHIFT|macro|PXP_HIST16_PARAM1_VALUE4_SHIFT
DECL|PXP_HIST16_PARAM1_VALUE4|macro|PXP_HIST16_PARAM1_VALUE4
DECL|PXP_HIST16_PARAM1_VALUE5_MASK|macro|PXP_HIST16_PARAM1_VALUE5_MASK
DECL|PXP_HIST16_PARAM1_VALUE5_SHIFT|macro|PXP_HIST16_PARAM1_VALUE5_SHIFT
DECL|PXP_HIST16_PARAM1_VALUE5|macro|PXP_HIST16_PARAM1_VALUE5
DECL|PXP_HIST16_PARAM1_VALUE6_MASK|macro|PXP_HIST16_PARAM1_VALUE6_MASK
DECL|PXP_HIST16_PARAM1_VALUE6_SHIFT|macro|PXP_HIST16_PARAM1_VALUE6_SHIFT
DECL|PXP_HIST16_PARAM1_VALUE6|macro|PXP_HIST16_PARAM1_VALUE6
DECL|PXP_HIST16_PARAM1_VALUE7_MASK|macro|PXP_HIST16_PARAM1_VALUE7_MASK
DECL|PXP_HIST16_PARAM1_VALUE7_SHIFT|macro|PXP_HIST16_PARAM1_VALUE7_SHIFT
DECL|PXP_HIST16_PARAM1_VALUE7|macro|PXP_HIST16_PARAM1_VALUE7
DECL|PXP_HIST16_PARAM1|macro|PXP_HIST16_PARAM1
DECL|PXP_HIST16_PARAM2_REG|macro|PXP_HIST16_PARAM2_REG
DECL|PXP_HIST16_PARAM2_RSVD10_MASK|macro|PXP_HIST16_PARAM2_RSVD10_MASK
DECL|PXP_HIST16_PARAM2_RSVD10_SHIFT|macro|PXP_HIST16_PARAM2_RSVD10_SHIFT
DECL|PXP_HIST16_PARAM2_RSVD10|macro|PXP_HIST16_PARAM2_RSVD10
DECL|PXP_HIST16_PARAM2_RSVD11_MASK|macro|PXP_HIST16_PARAM2_RSVD11_MASK
DECL|PXP_HIST16_PARAM2_RSVD11_SHIFT|macro|PXP_HIST16_PARAM2_RSVD11_SHIFT
DECL|PXP_HIST16_PARAM2_RSVD11|macro|PXP_HIST16_PARAM2_RSVD11
DECL|PXP_HIST16_PARAM2_RSVD8_MASK|macro|PXP_HIST16_PARAM2_RSVD8_MASK
DECL|PXP_HIST16_PARAM2_RSVD8_SHIFT|macro|PXP_HIST16_PARAM2_RSVD8_SHIFT
DECL|PXP_HIST16_PARAM2_RSVD8|macro|PXP_HIST16_PARAM2_RSVD8
DECL|PXP_HIST16_PARAM2_RSVD9_MASK|macro|PXP_HIST16_PARAM2_RSVD9_MASK
DECL|PXP_HIST16_PARAM2_RSVD9_SHIFT|macro|PXP_HIST16_PARAM2_RSVD9_SHIFT
DECL|PXP_HIST16_PARAM2_RSVD9|macro|PXP_HIST16_PARAM2_RSVD9
DECL|PXP_HIST16_PARAM2_VALUE10_MASK|macro|PXP_HIST16_PARAM2_VALUE10_MASK
DECL|PXP_HIST16_PARAM2_VALUE10_SHIFT|macro|PXP_HIST16_PARAM2_VALUE10_SHIFT
DECL|PXP_HIST16_PARAM2_VALUE10|macro|PXP_HIST16_PARAM2_VALUE10
DECL|PXP_HIST16_PARAM2_VALUE11_MASK|macro|PXP_HIST16_PARAM2_VALUE11_MASK
DECL|PXP_HIST16_PARAM2_VALUE11_SHIFT|macro|PXP_HIST16_PARAM2_VALUE11_SHIFT
DECL|PXP_HIST16_PARAM2_VALUE11|macro|PXP_HIST16_PARAM2_VALUE11
DECL|PXP_HIST16_PARAM2_VALUE8_MASK|macro|PXP_HIST16_PARAM2_VALUE8_MASK
DECL|PXP_HIST16_PARAM2_VALUE8_SHIFT|macro|PXP_HIST16_PARAM2_VALUE8_SHIFT
DECL|PXP_HIST16_PARAM2_VALUE8|macro|PXP_HIST16_PARAM2_VALUE8
DECL|PXP_HIST16_PARAM2_VALUE9_MASK|macro|PXP_HIST16_PARAM2_VALUE9_MASK
DECL|PXP_HIST16_PARAM2_VALUE9_SHIFT|macro|PXP_HIST16_PARAM2_VALUE9_SHIFT
DECL|PXP_HIST16_PARAM2_VALUE9|macro|PXP_HIST16_PARAM2_VALUE9
DECL|PXP_HIST16_PARAM2|macro|PXP_HIST16_PARAM2
DECL|PXP_HIST16_PARAM3_REG|macro|PXP_HIST16_PARAM3_REG
DECL|PXP_HIST16_PARAM3_RSVD12_MASK|macro|PXP_HIST16_PARAM3_RSVD12_MASK
DECL|PXP_HIST16_PARAM3_RSVD12_SHIFT|macro|PXP_HIST16_PARAM3_RSVD12_SHIFT
DECL|PXP_HIST16_PARAM3_RSVD12|macro|PXP_HIST16_PARAM3_RSVD12
DECL|PXP_HIST16_PARAM3_RSVD13_MASK|macro|PXP_HIST16_PARAM3_RSVD13_MASK
DECL|PXP_HIST16_PARAM3_RSVD13_SHIFT|macro|PXP_HIST16_PARAM3_RSVD13_SHIFT
DECL|PXP_HIST16_PARAM3_RSVD13|macro|PXP_HIST16_PARAM3_RSVD13
DECL|PXP_HIST16_PARAM3_RSVD14_MASK|macro|PXP_HIST16_PARAM3_RSVD14_MASK
DECL|PXP_HIST16_PARAM3_RSVD14_SHIFT|macro|PXP_HIST16_PARAM3_RSVD14_SHIFT
DECL|PXP_HIST16_PARAM3_RSVD14|macro|PXP_HIST16_PARAM3_RSVD14
DECL|PXP_HIST16_PARAM3_RSVD15_MASK|macro|PXP_HIST16_PARAM3_RSVD15_MASK
DECL|PXP_HIST16_PARAM3_RSVD15_SHIFT|macro|PXP_HIST16_PARAM3_RSVD15_SHIFT
DECL|PXP_HIST16_PARAM3_RSVD15|macro|PXP_HIST16_PARAM3_RSVD15
DECL|PXP_HIST16_PARAM3_VALUE12_MASK|macro|PXP_HIST16_PARAM3_VALUE12_MASK
DECL|PXP_HIST16_PARAM3_VALUE12_SHIFT|macro|PXP_HIST16_PARAM3_VALUE12_SHIFT
DECL|PXP_HIST16_PARAM3_VALUE12|macro|PXP_HIST16_PARAM3_VALUE12
DECL|PXP_HIST16_PARAM3_VALUE13_MASK|macro|PXP_HIST16_PARAM3_VALUE13_MASK
DECL|PXP_HIST16_PARAM3_VALUE13_SHIFT|macro|PXP_HIST16_PARAM3_VALUE13_SHIFT
DECL|PXP_HIST16_PARAM3_VALUE13|macro|PXP_HIST16_PARAM3_VALUE13
DECL|PXP_HIST16_PARAM3_VALUE14_MASK|macro|PXP_HIST16_PARAM3_VALUE14_MASK
DECL|PXP_HIST16_PARAM3_VALUE14_SHIFT|macro|PXP_HIST16_PARAM3_VALUE14_SHIFT
DECL|PXP_HIST16_PARAM3_VALUE14|macro|PXP_HIST16_PARAM3_VALUE14
DECL|PXP_HIST16_PARAM3_VALUE15_MASK|macro|PXP_HIST16_PARAM3_VALUE15_MASK
DECL|PXP_HIST16_PARAM3_VALUE15_SHIFT|macro|PXP_HIST16_PARAM3_VALUE15_SHIFT
DECL|PXP_HIST16_PARAM3_VALUE15|macro|PXP_HIST16_PARAM3_VALUE15
DECL|PXP_HIST16_PARAM3|macro|PXP_HIST16_PARAM3
DECL|PXP_HIST2_PARAM_REG|macro|PXP_HIST2_PARAM_REG
DECL|PXP_HIST2_PARAM_RSVD0_MASK|macro|PXP_HIST2_PARAM_RSVD0_MASK
DECL|PXP_HIST2_PARAM_RSVD0_SHIFT|macro|PXP_HIST2_PARAM_RSVD0_SHIFT
DECL|PXP_HIST2_PARAM_RSVD0|macro|PXP_HIST2_PARAM_RSVD0
DECL|PXP_HIST2_PARAM_RSVD1_MASK|macro|PXP_HIST2_PARAM_RSVD1_MASK
DECL|PXP_HIST2_PARAM_RSVD1_SHIFT|macro|PXP_HIST2_PARAM_RSVD1_SHIFT
DECL|PXP_HIST2_PARAM_RSVD1|macro|PXP_HIST2_PARAM_RSVD1
DECL|PXP_HIST2_PARAM_RSVD_MASK|macro|PXP_HIST2_PARAM_RSVD_MASK
DECL|PXP_HIST2_PARAM_RSVD_SHIFT|macro|PXP_HIST2_PARAM_RSVD_SHIFT
DECL|PXP_HIST2_PARAM_RSVD|macro|PXP_HIST2_PARAM_RSVD
DECL|PXP_HIST2_PARAM_VALUE0_MASK|macro|PXP_HIST2_PARAM_VALUE0_MASK
DECL|PXP_HIST2_PARAM_VALUE0_SHIFT|macro|PXP_HIST2_PARAM_VALUE0_SHIFT
DECL|PXP_HIST2_PARAM_VALUE0|macro|PXP_HIST2_PARAM_VALUE0
DECL|PXP_HIST2_PARAM_VALUE1_MASK|macro|PXP_HIST2_PARAM_VALUE1_MASK
DECL|PXP_HIST2_PARAM_VALUE1_SHIFT|macro|PXP_HIST2_PARAM_VALUE1_SHIFT
DECL|PXP_HIST2_PARAM_VALUE1|macro|PXP_HIST2_PARAM_VALUE1
DECL|PXP_HIST2_PARAM|macro|PXP_HIST2_PARAM
DECL|PXP_HIST4_PARAM_REG|macro|PXP_HIST4_PARAM_REG
DECL|PXP_HIST4_PARAM_RSVD0_MASK|macro|PXP_HIST4_PARAM_RSVD0_MASK
DECL|PXP_HIST4_PARAM_RSVD0_SHIFT|macro|PXP_HIST4_PARAM_RSVD0_SHIFT
DECL|PXP_HIST4_PARAM_RSVD0|macro|PXP_HIST4_PARAM_RSVD0
DECL|PXP_HIST4_PARAM_RSVD1_MASK|macro|PXP_HIST4_PARAM_RSVD1_MASK
DECL|PXP_HIST4_PARAM_RSVD1_SHIFT|macro|PXP_HIST4_PARAM_RSVD1_SHIFT
DECL|PXP_HIST4_PARAM_RSVD1|macro|PXP_HIST4_PARAM_RSVD1
DECL|PXP_HIST4_PARAM_RSVD2_MASK|macro|PXP_HIST4_PARAM_RSVD2_MASK
DECL|PXP_HIST4_PARAM_RSVD2_SHIFT|macro|PXP_HIST4_PARAM_RSVD2_SHIFT
DECL|PXP_HIST4_PARAM_RSVD2|macro|PXP_HIST4_PARAM_RSVD2
DECL|PXP_HIST4_PARAM_RSVD3_MASK|macro|PXP_HIST4_PARAM_RSVD3_MASK
DECL|PXP_HIST4_PARAM_RSVD3_SHIFT|macro|PXP_HIST4_PARAM_RSVD3_SHIFT
DECL|PXP_HIST4_PARAM_RSVD3|macro|PXP_HIST4_PARAM_RSVD3
DECL|PXP_HIST4_PARAM_VALUE0_MASK|macro|PXP_HIST4_PARAM_VALUE0_MASK
DECL|PXP_HIST4_PARAM_VALUE0_SHIFT|macro|PXP_HIST4_PARAM_VALUE0_SHIFT
DECL|PXP_HIST4_PARAM_VALUE0|macro|PXP_HIST4_PARAM_VALUE0
DECL|PXP_HIST4_PARAM_VALUE1_MASK|macro|PXP_HIST4_PARAM_VALUE1_MASK
DECL|PXP_HIST4_PARAM_VALUE1_SHIFT|macro|PXP_HIST4_PARAM_VALUE1_SHIFT
DECL|PXP_HIST4_PARAM_VALUE1|macro|PXP_HIST4_PARAM_VALUE1
DECL|PXP_HIST4_PARAM_VALUE2_MASK|macro|PXP_HIST4_PARAM_VALUE2_MASK
DECL|PXP_HIST4_PARAM_VALUE2_SHIFT|macro|PXP_HIST4_PARAM_VALUE2_SHIFT
DECL|PXP_HIST4_PARAM_VALUE2|macro|PXP_HIST4_PARAM_VALUE2
DECL|PXP_HIST4_PARAM_VALUE3_MASK|macro|PXP_HIST4_PARAM_VALUE3_MASK
DECL|PXP_HIST4_PARAM_VALUE3_SHIFT|macro|PXP_HIST4_PARAM_VALUE3_SHIFT
DECL|PXP_HIST4_PARAM_VALUE3|macro|PXP_HIST4_PARAM_VALUE3
DECL|PXP_HIST4_PARAM|macro|PXP_HIST4_PARAM
DECL|PXP_HIST8_PARAM0_REG|macro|PXP_HIST8_PARAM0_REG
DECL|PXP_HIST8_PARAM0_RSVD0_MASK|macro|PXP_HIST8_PARAM0_RSVD0_MASK
DECL|PXP_HIST8_PARAM0_RSVD0_SHIFT|macro|PXP_HIST8_PARAM0_RSVD0_SHIFT
DECL|PXP_HIST8_PARAM0_RSVD0|macro|PXP_HIST8_PARAM0_RSVD0
DECL|PXP_HIST8_PARAM0_RSVD1_MASK|macro|PXP_HIST8_PARAM0_RSVD1_MASK
DECL|PXP_HIST8_PARAM0_RSVD1_SHIFT|macro|PXP_HIST8_PARAM0_RSVD1_SHIFT
DECL|PXP_HIST8_PARAM0_RSVD1|macro|PXP_HIST8_PARAM0_RSVD1
DECL|PXP_HIST8_PARAM0_RSVD2_MASK|macro|PXP_HIST8_PARAM0_RSVD2_MASK
DECL|PXP_HIST8_PARAM0_RSVD2_SHIFT|macro|PXP_HIST8_PARAM0_RSVD2_SHIFT
DECL|PXP_HIST8_PARAM0_RSVD2|macro|PXP_HIST8_PARAM0_RSVD2
DECL|PXP_HIST8_PARAM0_RSVD3_MASK|macro|PXP_HIST8_PARAM0_RSVD3_MASK
DECL|PXP_HIST8_PARAM0_RSVD3_SHIFT|macro|PXP_HIST8_PARAM0_RSVD3_SHIFT
DECL|PXP_HIST8_PARAM0_RSVD3|macro|PXP_HIST8_PARAM0_RSVD3
DECL|PXP_HIST8_PARAM0_VALUE0_MASK|macro|PXP_HIST8_PARAM0_VALUE0_MASK
DECL|PXP_HIST8_PARAM0_VALUE0_SHIFT|macro|PXP_HIST8_PARAM0_VALUE0_SHIFT
DECL|PXP_HIST8_PARAM0_VALUE0|macro|PXP_HIST8_PARAM0_VALUE0
DECL|PXP_HIST8_PARAM0_VALUE1_MASK|macro|PXP_HIST8_PARAM0_VALUE1_MASK
DECL|PXP_HIST8_PARAM0_VALUE1_SHIFT|macro|PXP_HIST8_PARAM0_VALUE1_SHIFT
DECL|PXP_HIST8_PARAM0_VALUE1|macro|PXP_HIST8_PARAM0_VALUE1
DECL|PXP_HIST8_PARAM0_VALUE2_MASK|macro|PXP_HIST8_PARAM0_VALUE2_MASK
DECL|PXP_HIST8_PARAM0_VALUE2_SHIFT|macro|PXP_HIST8_PARAM0_VALUE2_SHIFT
DECL|PXP_HIST8_PARAM0_VALUE2|macro|PXP_HIST8_PARAM0_VALUE2
DECL|PXP_HIST8_PARAM0_VALUE3_MASK|macro|PXP_HIST8_PARAM0_VALUE3_MASK
DECL|PXP_HIST8_PARAM0_VALUE3_SHIFT|macro|PXP_HIST8_PARAM0_VALUE3_SHIFT
DECL|PXP_HIST8_PARAM0_VALUE3|macro|PXP_HIST8_PARAM0_VALUE3
DECL|PXP_HIST8_PARAM0|macro|PXP_HIST8_PARAM0
DECL|PXP_HIST8_PARAM1_REG|macro|PXP_HIST8_PARAM1_REG
DECL|PXP_HIST8_PARAM1_RSVD4_MASK|macro|PXP_HIST8_PARAM1_RSVD4_MASK
DECL|PXP_HIST8_PARAM1_RSVD4_SHIFT|macro|PXP_HIST8_PARAM1_RSVD4_SHIFT
DECL|PXP_HIST8_PARAM1_RSVD4|macro|PXP_HIST8_PARAM1_RSVD4
DECL|PXP_HIST8_PARAM1_RSVD5_MASK|macro|PXP_HIST8_PARAM1_RSVD5_MASK
DECL|PXP_HIST8_PARAM1_RSVD5_SHIFT|macro|PXP_HIST8_PARAM1_RSVD5_SHIFT
DECL|PXP_HIST8_PARAM1_RSVD5|macro|PXP_HIST8_PARAM1_RSVD5
DECL|PXP_HIST8_PARAM1_RSVD6_MASK|macro|PXP_HIST8_PARAM1_RSVD6_MASK
DECL|PXP_HIST8_PARAM1_RSVD6_SHIFT|macro|PXP_HIST8_PARAM1_RSVD6_SHIFT
DECL|PXP_HIST8_PARAM1_RSVD6|macro|PXP_HIST8_PARAM1_RSVD6
DECL|PXP_HIST8_PARAM1_RSVD7_MASK|macro|PXP_HIST8_PARAM1_RSVD7_MASK
DECL|PXP_HIST8_PARAM1_RSVD7_SHIFT|macro|PXP_HIST8_PARAM1_RSVD7_SHIFT
DECL|PXP_HIST8_PARAM1_RSVD7|macro|PXP_HIST8_PARAM1_RSVD7
DECL|PXP_HIST8_PARAM1_VALUE4_MASK|macro|PXP_HIST8_PARAM1_VALUE4_MASK
DECL|PXP_HIST8_PARAM1_VALUE4_SHIFT|macro|PXP_HIST8_PARAM1_VALUE4_SHIFT
DECL|PXP_HIST8_PARAM1_VALUE4|macro|PXP_HIST8_PARAM1_VALUE4
DECL|PXP_HIST8_PARAM1_VALUE5_MASK|macro|PXP_HIST8_PARAM1_VALUE5_MASK
DECL|PXP_HIST8_PARAM1_VALUE5_SHIFT|macro|PXP_HIST8_PARAM1_VALUE5_SHIFT
DECL|PXP_HIST8_PARAM1_VALUE5|macro|PXP_HIST8_PARAM1_VALUE5
DECL|PXP_HIST8_PARAM1_VALUE6_MASK|macro|PXP_HIST8_PARAM1_VALUE6_MASK
DECL|PXP_HIST8_PARAM1_VALUE6_SHIFT|macro|PXP_HIST8_PARAM1_VALUE6_SHIFT
DECL|PXP_HIST8_PARAM1_VALUE6|macro|PXP_HIST8_PARAM1_VALUE6
DECL|PXP_HIST8_PARAM1_VALUE7_MASK|macro|PXP_HIST8_PARAM1_VALUE7_MASK
DECL|PXP_HIST8_PARAM1_VALUE7_SHIFT|macro|PXP_HIST8_PARAM1_VALUE7_SHIFT
DECL|PXP_HIST8_PARAM1_VALUE7|macro|PXP_HIST8_PARAM1_VALUE7
DECL|PXP_HIST8_PARAM1|macro|PXP_HIST8_PARAM1
DECL|PXP_HIST_CTRL_PANEL_MODE_MASK|macro|PXP_HIST_CTRL_PANEL_MODE_MASK
DECL|PXP_HIST_CTRL_PANEL_MODE_SHIFT|macro|PXP_HIST_CTRL_PANEL_MODE_SHIFT
DECL|PXP_HIST_CTRL_PANEL_MODE|macro|PXP_HIST_CTRL_PANEL_MODE
DECL|PXP_HIST_CTRL_REG|macro|PXP_HIST_CTRL_REG
DECL|PXP_HIST_CTRL_RSVD_MASK|macro|PXP_HIST_CTRL_RSVD_MASK
DECL|PXP_HIST_CTRL_RSVD_SHIFT|macro|PXP_HIST_CTRL_RSVD_SHIFT
DECL|PXP_HIST_CTRL_RSVD|macro|PXP_HIST_CTRL_RSVD
DECL|PXP_HIST_CTRL_STATUS_MASK|macro|PXP_HIST_CTRL_STATUS_MASK
DECL|PXP_HIST_CTRL_STATUS_SHIFT|macro|PXP_HIST_CTRL_STATUS_SHIFT
DECL|PXP_HIST_CTRL_STATUS|macro|PXP_HIST_CTRL_STATUS
DECL|PXP_HIST_CTRL|macro|PXP_HIST_CTRL
DECL|PXP_IRQS|macro|PXP_IRQS
DECL|PXP_IRQn|enumerator|PXP_IRQn = 8, /**< PXP interrupt */
DECL|PXP_LUT_ADDR_ADDR_MASK|macro|PXP_LUT_ADDR_ADDR_MASK
DECL|PXP_LUT_ADDR_ADDR_SHIFT|macro|PXP_LUT_ADDR_ADDR_SHIFT
DECL|PXP_LUT_ADDR_ADDR|macro|PXP_LUT_ADDR_ADDR
DECL|PXP_LUT_ADDR_NUM_BYTES_MASK|macro|PXP_LUT_ADDR_NUM_BYTES_MASK
DECL|PXP_LUT_ADDR_NUM_BYTES_SHIFT|macro|PXP_LUT_ADDR_NUM_BYTES_SHIFT
DECL|PXP_LUT_ADDR_NUM_BYTES|macro|PXP_LUT_ADDR_NUM_BYTES
DECL|PXP_LUT_ADDR_REG|macro|PXP_LUT_ADDR_REG
DECL|PXP_LUT_ADDR_RSVD1_MASK|macro|PXP_LUT_ADDR_RSVD1_MASK
DECL|PXP_LUT_ADDR_RSVD1_SHIFT|macro|PXP_LUT_ADDR_RSVD1_SHIFT
DECL|PXP_LUT_ADDR_RSVD1|macro|PXP_LUT_ADDR_RSVD1
DECL|PXP_LUT_ADDR_RSVD2_MASK|macro|PXP_LUT_ADDR_RSVD2_MASK
DECL|PXP_LUT_ADDR_RSVD2_SHIFT|macro|PXP_LUT_ADDR_RSVD2_SHIFT
DECL|PXP_LUT_ADDR|macro|PXP_LUT_ADDR
DECL|PXP_LUT_CTRL_BYPASS_MASK|macro|PXP_LUT_CTRL_BYPASS_MASK
DECL|PXP_LUT_CTRL_BYPASS_SHIFT|macro|PXP_LUT_CTRL_BYPASS_SHIFT
DECL|PXP_LUT_CTRL_DMA_START_MASK|macro|PXP_LUT_CTRL_DMA_START_MASK
DECL|PXP_LUT_CTRL_DMA_START_SHIFT|macro|PXP_LUT_CTRL_DMA_START_SHIFT
DECL|PXP_LUT_CTRL_INVALID_MASK|macro|PXP_LUT_CTRL_INVALID_MASK
DECL|PXP_LUT_CTRL_INVALID_SHIFT|macro|PXP_LUT_CTRL_INVALID_SHIFT
DECL|PXP_LUT_CTRL_LOOKUP_MODE_MASK|macro|PXP_LUT_CTRL_LOOKUP_MODE_MASK
DECL|PXP_LUT_CTRL_LOOKUP_MODE_SHIFT|macro|PXP_LUT_CTRL_LOOKUP_MODE_SHIFT
DECL|PXP_LUT_CTRL_LOOKUP_MODE|macro|PXP_LUT_CTRL_LOOKUP_MODE
DECL|PXP_LUT_CTRL_LRU_UPD_MASK|macro|PXP_LUT_CTRL_LRU_UPD_MASK
DECL|PXP_LUT_CTRL_LRU_UPD_SHIFT|macro|PXP_LUT_CTRL_LRU_UPD_SHIFT
DECL|PXP_LUT_CTRL_OUT_MODE_MASK|macro|PXP_LUT_CTRL_OUT_MODE_MASK
DECL|PXP_LUT_CTRL_OUT_MODE_SHIFT|macro|PXP_LUT_CTRL_OUT_MODE_SHIFT
DECL|PXP_LUT_CTRL_OUT_MODE|macro|PXP_LUT_CTRL_OUT_MODE
DECL|PXP_LUT_CTRL_REG|macro|PXP_LUT_CTRL_REG
DECL|PXP_LUT_CTRL_RSVD0_MASK|macro|PXP_LUT_CTRL_RSVD0_MASK
DECL|PXP_LUT_CTRL_RSVD0_SHIFT|macro|PXP_LUT_CTRL_RSVD0_SHIFT
DECL|PXP_LUT_CTRL_RSVD0|macro|PXP_LUT_CTRL_RSVD0
DECL|PXP_LUT_CTRL_RSVD1_MASK|macro|PXP_LUT_CTRL_RSVD1_MASK
DECL|PXP_LUT_CTRL_RSVD1_SHIFT|macro|PXP_LUT_CTRL_RSVD1_SHIFT
DECL|PXP_LUT_CTRL_RSVD1|macro|PXP_LUT_CTRL_RSVD1
DECL|PXP_LUT_CTRL_RSVD2_MASK|macro|PXP_LUT_CTRL_RSVD2_MASK
DECL|PXP_LUT_CTRL_RSVD2_SHIFT|macro|PXP_LUT_CTRL_RSVD2_SHIFT
DECL|PXP_LUT_CTRL_RSVD2|macro|PXP_LUT_CTRL_RSVD2
DECL|PXP_LUT_CTRL_RSVD3_MASK|macro|PXP_LUT_CTRL_RSVD3_MASK
DECL|PXP_LUT_CTRL_RSVD3_SHIFT|macro|PXP_LUT_CTRL_RSVD3_SHIFT
DECL|PXP_LUT_CTRL_RSVD3|macro|PXP_LUT_CTRL_RSVD3
DECL|PXP_LUT_CTRL_SEL_8KB_MASK|macro|PXP_LUT_CTRL_SEL_8KB_MASK
DECL|PXP_LUT_CTRL_SEL_8KB_SHIFT|macro|PXP_LUT_CTRL_SEL_8KB_SHIFT
DECL|PXP_LUT_CTRL|macro|PXP_LUT_CTRL
DECL|PXP_LUT_DATA_DATA_MASK|macro|PXP_LUT_DATA_DATA_MASK
DECL|PXP_LUT_DATA_DATA_SHIFT|macro|PXP_LUT_DATA_DATA_SHIFT
DECL|PXP_LUT_DATA_DATA|macro|PXP_LUT_DATA_DATA
DECL|PXP_LUT_DATA_REG|macro|PXP_LUT_DATA_REG
DECL|PXP_LUT_DATA|macro|PXP_LUT_DATA
DECL|PXP_LUT_EXTMEM_ADDR_MASK|macro|PXP_LUT_EXTMEM_ADDR_MASK
DECL|PXP_LUT_EXTMEM_ADDR_SHIFT|macro|PXP_LUT_EXTMEM_ADDR_SHIFT
DECL|PXP_LUT_EXTMEM_ADDR|macro|PXP_LUT_EXTMEM_ADDR
DECL|PXP_LUT_EXTMEM_REG|macro|PXP_LUT_EXTMEM_REG
DECL|PXP_LUT_EXTMEM|macro|PXP_LUT_EXTMEM
DECL|PXP_MemMapPtr|typedef|} PXP_Type, *PXP_MemMapPtr;
DECL|PXP_NEXT_ENABLED_MASK|macro|PXP_NEXT_ENABLED_MASK
DECL|PXP_NEXT_ENABLED_SHIFT|macro|PXP_NEXT_ENABLED_SHIFT
DECL|PXP_NEXT_POINTER_MASK|macro|PXP_NEXT_POINTER_MASK
DECL|PXP_NEXT_POINTER_SHIFT|macro|PXP_NEXT_POINTER_SHIFT
DECL|PXP_NEXT_POINTER|macro|PXP_NEXT_POINTER
DECL|PXP_NEXT_REG|macro|PXP_NEXT_REG
DECL|PXP_NEXT_RSVD_MASK|macro|PXP_NEXT_RSVD_MASK
DECL|PXP_NEXT_RSVD_SHIFT|macro|PXP_NEXT_RSVD_SHIFT
DECL|PXP_NEXT|macro|PXP_NEXT
DECL|PXP_OUT_AS_LRC_REG|macro|PXP_OUT_AS_LRC_REG
DECL|PXP_OUT_AS_LRC_RSVD0_MASK|macro|PXP_OUT_AS_LRC_RSVD0_MASK
DECL|PXP_OUT_AS_LRC_RSVD0_SHIFT|macro|PXP_OUT_AS_LRC_RSVD0_SHIFT
DECL|PXP_OUT_AS_LRC_RSVD0|macro|PXP_OUT_AS_LRC_RSVD0
DECL|PXP_OUT_AS_LRC_RSVD1_MASK|macro|PXP_OUT_AS_LRC_RSVD1_MASK
DECL|PXP_OUT_AS_LRC_RSVD1_SHIFT|macro|PXP_OUT_AS_LRC_RSVD1_SHIFT
DECL|PXP_OUT_AS_LRC_RSVD1|macro|PXP_OUT_AS_LRC_RSVD1
DECL|PXP_OUT_AS_LRC_X_MASK|macro|PXP_OUT_AS_LRC_X_MASK
DECL|PXP_OUT_AS_LRC_X_SHIFT|macro|PXP_OUT_AS_LRC_X_SHIFT
DECL|PXP_OUT_AS_LRC_X|macro|PXP_OUT_AS_LRC_X
DECL|PXP_OUT_AS_LRC_Y_MASK|macro|PXP_OUT_AS_LRC_Y_MASK
DECL|PXP_OUT_AS_LRC_Y_SHIFT|macro|PXP_OUT_AS_LRC_Y_SHIFT
DECL|PXP_OUT_AS_LRC_Y|macro|PXP_OUT_AS_LRC_Y
DECL|PXP_OUT_AS_LRC|macro|PXP_OUT_AS_LRC
DECL|PXP_OUT_AS_ULC_REG|macro|PXP_OUT_AS_ULC_REG
DECL|PXP_OUT_AS_ULC_RSVD0_MASK|macro|PXP_OUT_AS_ULC_RSVD0_MASK
DECL|PXP_OUT_AS_ULC_RSVD0_SHIFT|macro|PXP_OUT_AS_ULC_RSVD0_SHIFT
DECL|PXP_OUT_AS_ULC_RSVD0|macro|PXP_OUT_AS_ULC_RSVD0
DECL|PXP_OUT_AS_ULC_RSVD1_MASK|macro|PXP_OUT_AS_ULC_RSVD1_MASK
DECL|PXP_OUT_AS_ULC_RSVD1_SHIFT|macro|PXP_OUT_AS_ULC_RSVD1_SHIFT
DECL|PXP_OUT_AS_ULC_RSVD1|macro|PXP_OUT_AS_ULC_RSVD1
DECL|PXP_OUT_AS_ULC_X_MASK|macro|PXP_OUT_AS_ULC_X_MASK
DECL|PXP_OUT_AS_ULC_X_SHIFT|macro|PXP_OUT_AS_ULC_X_SHIFT
DECL|PXP_OUT_AS_ULC_X|macro|PXP_OUT_AS_ULC_X
DECL|PXP_OUT_AS_ULC_Y_MASK|macro|PXP_OUT_AS_ULC_Y_MASK
DECL|PXP_OUT_AS_ULC_Y_SHIFT|macro|PXP_OUT_AS_ULC_Y_SHIFT
DECL|PXP_OUT_AS_ULC_Y|macro|PXP_OUT_AS_ULC_Y
DECL|PXP_OUT_AS_ULC|macro|PXP_OUT_AS_ULC
DECL|PXP_OUT_BUF2_ADDR_MASK|macro|PXP_OUT_BUF2_ADDR_MASK
DECL|PXP_OUT_BUF2_ADDR_SHIFT|macro|PXP_OUT_BUF2_ADDR_SHIFT
DECL|PXP_OUT_BUF2_ADDR|macro|PXP_OUT_BUF2_ADDR
DECL|PXP_OUT_BUF2_REG|macro|PXP_OUT_BUF2_REG
DECL|PXP_OUT_BUF2|macro|PXP_OUT_BUF2
DECL|PXP_OUT_BUF_ADDR_MASK|macro|PXP_OUT_BUF_ADDR_MASK
DECL|PXP_OUT_BUF_ADDR_SHIFT|macro|PXP_OUT_BUF_ADDR_SHIFT
DECL|PXP_OUT_BUF_ADDR|macro|PXP_OUT_BUF_ADDR
DECL|PXP_OUT_BUF_REG|macro|PXP_OUT_BUF_REG
DECL|PXP_OUT_BUF|macro|PXP_OUT_BUF
DECL|PXP_OUT_CTRL_ALPHA_MASK|macro|PXP_OUT_CTRL_ALPHA_MASK
DECL|PXP_OUT_CTRL_ALPHA_OUTPUT_MASK|macro|PXP_OUT_CTRL_ALPHA_OUTPUT_MASK
DECL|PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT|macro|PXP_OUT_CTRL_ALPHA_OUTPUT_SHIFT
DECL|PXP_OUT_CTRL_ALPHA_SHIFT|macro|PXP_OUT_CTRL_ALPHA_SHIFT
DECL|PXP_OUT_CTRL_ALPHA|macro|PXP_OUT_CTRL_ALPHA
DECL|PXP_OUT_CTRL_FORMAT_MASK|macro|PXP_OUT_CTRL_FORMAT_MASK
DECL|PXP_OUT_CTRL_FORMAT_SHIFT|macro|PXP_OUT_CTRL_FORMAT_SHIFT
DECL|PXP_OUT_CTRL_FORMAT|macro|PXP_OUT_CTRL_FORMAT
DECL|PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK|macro|PXP_OUT_CTRL_INTERLACED_OUTPUT_MASK
DECL|PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT|macro|PXP_OUT_CTRL_INTERLACED_OUTPUT_SHIFT
DECL|PXP_OUT_CTRL_INTERLACED_OUTPUT|macro|PXP_OUT_CTRL_INTERLACED_OUTPUT
DECL|PXP_OUT_CTRL_REG|macro|PXP_OUT_CTRL_REG
DECL|PXP_OUT_CTRL_RSVD0_MASK|macro|PXP_OUT_CTRL_RSVD0_MASK
DECL|PXP_OUT_CTRL_RSVD0_SHIFT|macro|PXP_OUT_CTRL_RSVD0_SHIFT
DECL|PXP_OUT_CTRL_RSVD0|macro|PXP_OUT_CTRL_RSVD0
DECL|PXP_OUT_CTRL_RSVD1_MASK|macro|PXP_OUT_CTRL_RSVD1_MASK
DECL|PXP_OUT_CTRL_RSVD1_SHIFT|macro|PXP_OUT_CTRL_RSVD1_SHIFT
DECL|PXP_OUT_CTRL_RSVD1|macro|PXP_OUT_CTRL_RSVD1
DECL|PXP_OUT_CTRL|macro|PXP_OUT_CTRL
DECL|PXP_OUT_LRC_REG|macro|PXP_OUT_LRC_REG
DECL|PXP_OUT_LRC_RSVD0_MASK|macro|PXP_OUT_LRC_RSVD0_MASK
DECL|PXP_OUT_LRC_RSVD0_SHIFT|macro|PXP_OUT_LRC_RSVD0_SHIFT
DECL|PXP_OUT_LRC_RSVD0|macro|PXP_OUT_LRC_RSVD0
DECL|PXP_OUT_LRC_RSVD1_MASK|macro|PXP_OUT_LRC_RSVD1_MASK
DECL|PXP_OUT_LRC_RSVD1_SHIFT|macro|PXP_OUT_LRC_RSVD1_SHIFT
DECL|PXP_OUT_LRC_RSVD1|macro|PXP_OUT_LRC_RSVD1
DECL|PXP_OUT_LRC_X_MASK|macro|PXP_OUT_LRC_X_MASK
DECL|PXP_OUT_LRC_X_SHIFT|macro|PXP_OUT_LRC_X_SHIFT
DECL|PXP_OUT_LRC_X|macro|PXP_OUT_LRC_X
DECL|PXP_OUT_LRC_Y_MASK|macro|PXP_OUT_LRC_Y_MASK
DECL|PXP_OUT_LRC_Y_SHIFT|macro|PXP_OUT_LRC_Y_SHIFT
DECL|PXP_OUT_LRC_Y|macro|PXP_OUT_LRC_Y
DECL|PXP_OUT_LRC|macro|PXP_OUT_LRC
DECL|PXP_OUT_PITCH_PITCH_MASK|macro|PXP_OUT_PITCH_PITCH_MASK
DECL|PXP_OUT_PITCH_PITCH_SHIFT|macro|PXP_OUT_PITCH_PITCH_SHIFT
DECL|PXP_OUT_PITCH_PITCH|macro|PXP_OUT_PITCH_PITCH
DECL|PXP_OUT_PITCH_REG|macro|PXP_OUT_PITCH_REG
DECL|PXP_OUT_PITCH_RSVD_MASK|macro|PXP_OUT_PITCH_RSVD_MASK
DECL|PXP_OUT_PITCH_RSVD_SHIFT|macro|PXP_OUT_PITCH_RSVD_SHIFT
DECL|PXP_OUT_PITCH_RSVD|macro|PXP_OUT_PITCH_RSVD
DECL|PXP_OUT_PITCH|macro|PXP_OUT_PITCH
DECL|PXP_OUT_PS_LRC_REG|macro|PXP_OUT_PS_LRC_REG
DECL|PXP_OUT_PS_LRC_RSVD0_MASK|macro|PXP_OUT_PS_LRC_RSVD0_MASK
DECL|PXP_OUT_PS_LRC_RSVD0_SHIFT|macro|PXP_OUT_PS_LRC_RSVD0_SHIFT
DECL|PXP_OUT_PS_LRC_RSVD0|macro|PXP_OUT_PS_LRC_RSVD0
DECL|PXP_OUT_PS_LRC_RSVD1_MASK|macro|PXP_OUT_PS_LRC_RSVD1_MASK
DECL|PXP_OUT_PS_LRC_RSVD1_SHIFT|macro|PXP_OUT_PS_LRC_RSVD1_SHIFT
DECL|PXP_OUT_PS_LRC_RSVD1|macro|PXP_OUT_PS_LRC_RSVD1
DECL|PXP_OUT_PS_LRC_X_MASK|macro|PXP_OUT_PS_LRC_X_MASK
DECL|PXP_OUT_PS_LRC_X_SHIFT|macro|PXP_OUT_PS_LRC_X_SHIFT
DECL|PXP_OUT_PS_LRC_X|macro|PXP_OUT_PS_LRC_X
DECL|PXP_OUT_PS_LRC_Y_MASK|macro|PXP_OUT_PS_LRC_Y_MASK
DECL|PXP_OUT_PS_LRC_Y_SHIFT|macro|PXP_OUT_PS_LRC_Y_SHIFT
DECL|PXP_OUT_PS_LRC_Y|macro|PXP_OUT_PS_LRC_Y
DECL|PXP_OUT_PS_LRC|macro|PXP_OUT_PS_LRC
DECL|PXP_OUT_PS_ULC_REG|macro|PXP_OUT_PS_ULC_REG
DECL|PXP_OUT_PS_ULC_RSVD0_MASK|macro|PXP_OUT_PS_ULC_RSVD0_MASK
DECL|PXP_OUT_PS_ULC_RSVD0_SHIFT|macro|PXP_OUT_PS_ULC_RSVD0_SHIFT
DECL|PXP_OUT_PS_ULC_RSVD0|macro|PXP_OUT_PS_ULC_RSVD0
DECL|PXP_OUT_PS_ULC_RSVD1_MASK|macro|PXP_OUT_PS_ULC_RSVD1_MASK
DECL|PXP_OUT_PS_ULC_RSVD1_SHIFT|macro|PXP_OUT_PS_ULC_RSVD1_SHIFT
DECL|PXP_OUT_PS_ULC_RSVD1|macro|PXP_OUT_PS_ULC_RSVD1
DECL|PXP_OUT_PS_ULC_X_MASK|macro|PXP_OUT_PS_ULC_X_MASK
DECL|PXP_OUT_PS_ULC_X_SHIFT|macro|PXP_OUT_PS_ULC_X_SHIFT
DECL|PXP_OUT_PS_ULC_X|macro|PXP_OUT_PS_ULC_X
DECL|PXP_OUT_PS_ULC_Y_MASK|macro|PXP_OUT_PS_ULC_Y_MASK
DECL|PXP_OUT_PS_ULC_Y_SHIFT|macro|PXP_OUT_PS_ULC_Y_SHIFT
DECL|PXP_OUT_PS_ULC_Y|macro|PXP_OUT_PS_ULC_Y
DECL|PXP_OUT_PS_ULC|macro|PXP_OUT_PS_ULC
DECL|PXP_POWER_CTRL_MASK|macro|PXP_POWER_CTRL_MASK
DECL|PXP_POWER_CTRL_SHIFT|macro|PXP_POWER_CTRL_SHIFT
DECL|PXP_POWER_CTRL|macro|PXP_POWER_CTRL
DECL|PXP_POWER_LUT_LP_STATE_WAY0_BANK0_MASK|macro|PXP_POWER_LUT_LP_STATE_WAY0_BANK0_MASK
DECL|PXP_POWER_LUT_LP_STATE_WAY0_BANK0_SHIFT|macro|PXP_POWER_LUT_LP_STATE_WAY0_BANK0_SHIFT
DECL|PXP_POWER_LUT_LP_STATE_WAY0_BANK0|macro|PXP_POWER_LUT_LP_STATE_WAY0_BANK0
DECL|PXP_POWER_LUT_LP_STATE_WAY0_BANKN_MASK|macro|PXP_POWER_LUT_LP_STATE_WAY0_BANKN_MASK
DECL|PXP_POWER_LUT_LP_STATE_WAY0_BANKN_SHIFT|macro|PXP_POWER_LUT_LP_STATE_WAY0_BANKN_SHIFT
DECL|PXP_POWER_LUT_LP_STATE_WAY0_BANKN|macro|PXP_POWER_LUT_LP_STATE_WAY0_BANKN
DECL|PXP_POWER_LUT_LP_STATE_WAY1_BANKN_MASK|macro|PXP_POWER_LUT_LP_STATE_WAY1_BANKN_MASK
DECL|PXP_POWER_LUT_LP_STATE_WAY1_BANKN_SHIFT|macro|PXP_POWER_LUT_LP_STATE_WAY1_BANKN_SHIFT
DECL|PXP_POWER_LUT_LP_STATE_WAY1_BANKN|macro|PXP_POWER_LUT_LP_STATE_WAY1_BANKN
DECL|PXP_POWER_REG|macro|PXP_POWER_REG
DECL|PXP_POWER_ROT_MEM_LP_STATE_MASK|macro|PXP_POWER_ROT_MEM_LP_STATE_MASK
DECL|PXP_POWER_ROT_MEM_LP_STATE_SHIFT|macro|PXP_POWER_ROT_MEM_LP_STATE_SHIFT
DECL|PXP_POWER_ROT_MEM_LP_STATE|macro|PXP_POWER_ROT_MEM_LP_STATE
DECL|PXP_POWER|macro|PXP_POWER
DECL|PXP_PS_BACKGROUND_COLOR_MASK|macro|PXP_PS_BACKGROUND_COLOR_MASK
DECL|PXP_PS_BACKGROUND_COLOR_SHIFT|macro|PXP_PS_BACKGROUND_COLOR_SHIFT
DECL|PXP_PS_BACKGROUND_COLOR|macro|PXP_PS_BACKGROUND_COLOR
DECL|PXP_PS_BACKGROUND_REG|macro|PXP_PS_BACKGROUND_REG
DECL|PXP_PS_BACKGROUND_RSVD_MASK|macro|PXP_PS_BACKGROUND_RSVD_MASK
DECL|PXP_PS_BACKGROUND_RSVD_SHIFT|macro|PXP_PS_BACKGROUND_RSVD_SHIFT
DECL|PXP_PS_BACKGROUND_RSVD|macro|PXP_PS_BACKGROUND_RSVD
DECL|PXP_PS_BACKGROUND|macro|PXP_PS_BACKGROUND
DECL|PXP_PS_BUF_ADDR_MASK|macro|PXP_PS_BUF_ADDR_MASK
DECL|PXP_PS_BUF_ADDR_SHIFT|macro|PXP_PS_BUF_ADDR_SHIFT
DECL|PXP_PS_BUF_ADDR|macro|PXP_PS_BUF_ADDR
DECL|PXP_PS_BUF_REG|macro|PXP_PS_BUF_REG
DECL|PXP_PS_BUF|macro|PXP_PS_BUF
DECL|PXP_PS_CLRKEYHIGH_PIXEL_MASK|macro|PXP_PS_CLRKEYHIGH_PIXEL_MASK
DECL|PXP_PS_CLRKEYHIGH_PIXEL_SHIFT|macro|PXP_PS_CLRKEYHIGH_PIXEL_SHIFT
DECL|PXP_PS_CLRKEYHIGH_PIXEL|macro|PXP_PS_CLRKEYHIGH_PIXEL
DECL|PXP_PS_CLRKEYHIGH_REG|macro|PXP_PS_CLRKEYHIGH_REG
DECL|PXP_PS_CLRKEYHIGH_RSVD1_MASK|macro|PXP_PS_CLRKEYHIGH_RSVD1_MASK
DECL|PXP_PS_CLRKEYHIGH_RSVD1_SHIFT|macro|PXP_PS_CLRKEYHIGH_RSVD1_SHIFT
DECL|PXP_PS_CLRKEYHIGH_RSVD1|macro|PXP_PS_CLRKEYHIGH_RSVD1
DECL|PXP_PS_CLRKEYHIGH|macro|PXP_PS_CLRKEYHIGH
DECL|PXP_PS_CLRKEYLOW_PIXEL_MASK|macro|PXP_PS_CLRKEYLOW_PIXEL_MASK
DECL|PXP_PS_CLRKEYLOW_PIXEL_SHIFT|macro|PXP_PS_CLRKEYLOW_PIXEL_SHIFT
DECL|PXP_PS_CLRKEYLOW_PIXEL|macro|PXP_PS_CLRKEYLOW_PIXEL
DECL|PXP_PS_CLRKEYLOW_REG|macro|PXP_PS_CLRKEYLOW_REG
DECL|PXP_PS_CLRKEYLOW_RSVD1_MASK|macro|PXP_PS_CLRKEYLOW_RSVD1_MASK
DECL|PXP_PS_CLRKEYLOW_RSVD1_SHIFT|macro|PXP_PS_CLRKEYLOW_RSVD1_SHIFT
DECL|PXP_PS_CLRKEYLOW_RSVD1|macro|PXP_PS_CLRKEYLOW_RSVD1
DECL|PXP_PS_CLRKEYLOW|macro|PXP_PS_CLRKEYLOW
DECL|PXP_PS_CTRL_DECX_MASK|macro|PXP_PS_CTRL_DECX_MASK
DECL|PXP_PS_CTRL_DECX_SHIFT|macro|PXP_PS_CTRL_DECX_SHIFT
DECL|PXP_PS_CTRL_DECX|macro|PXP_PS_CTRL_DECX
DECL|PXP_PS_CTRL_DECY_MASK|macro|PXP_PS_CTRL_DECY_MASK
DECL|PXP_PS_CTRL_DECY_SHIFT|macro|PXP_PS_CTRL_DECY_SHIFT
DECL|PXP_PS_CTRL_DECY|macro|PXP_PS_CTRL_DECY
DECL|PXP_PS_CTRL_FORMAT_MASK|macro|PXP_PS_CTRL_FORMAT_MASK
DECL|PXP_PS_CTRL_FORMAT_SHIFT|macro|PXP_PS_CTRL_FORMAT_SHIFT
DECL|PXP_PS_CTRL_FORMAT|macro|PXP_PS_CTRL_FORMAT
DECL|PXP_PS_CTRL_REG|macro|PXP_PS_CTRL_REG
DECL|PXP_PS_CTRL_RSVD0_MASK|macro|PXP_PS_CTRL_RSVD0_MASK
DECL|PXP_PS_CTRL_RSVD0_SHIFT|macro|PXP_PS_CTRL_RSVD0_SHIFT
DECL|PXP_PS_CTRL_RSVD0|macro|PXP_PS_CTRL_RSVD0
DECL|PXP_PS_CTRL_RSVD1_MASK|macro|PXP_PS_CTRL_RSVD1_MASK
DECL|PXP_PS_CTRL_RSVD1_SHIFT|macro|PXP_PS_CTRL_RSVD1_SHIFT
DECL|PXP_PS_CTRL_RSVD1|macro|PXP_PS_CTRL_RSVD1
DECL|PXP_PS_CTRL_WB_SWAP_MASK|macro|PXP_PS_CTRL_WB_SWAP_MASK
DECL|PXP_PS_CTRL_WB_SWAP_SHIFT|macro|PXP_PS_CTRL_WB_SWAP_SHIFT
DECL|PXP_PS_CTRL|macro|PXP_PS_CTRL
DECL|PXP_PS_OFFSET_REG|macro|PXP_PS_OFFSET_REG
DECL|PXP_PS_OFFSET_RSVD1_MASK|macro|PXP_PS_OFFSET_RSVD1_MASK
DECL|PXP_PS_OFFSET_RSVD1_SHIFT|macro|PXP_PS_OFFSET_RSVD1_SHIFT
DECL|PXP_PS_OFFSET_RSVD1|macro|PXP_PS_OFFSET_RSVD1
DECL|PXP_PS_OFFSET_RSVD2_MASK|macro|PXP_PS_OFFSET_RSVD2_MASK
DECL|PXP_PS_OFFSET_RSVD2_SHIFT|macro|PXP_PS_OFFSET_RSVD2_SHIFT
DECL|PXP_PS_OFFSET_RSVD2|macro|PXP_PS_OFFSET_RSVD2
DECL|PXP_PS_OFFSET_XOFFSET_MASK|macro|PXP_PS_OFFSET_XOFFSET_MASK
DECL|PXP_PS_OFFSET_XOFFSET_SHIFT|macro|PXP_PS_OFFSET_XOFFSET_SHIFT
DECL|PXP_PS_OFFSET_XOFFSET|macro|PXP_PS_OFFSET_XOFFSET
DECL|PXP_PS_OFFSET_YOFFSET_MASK|macro|PXP_PS_OFFSET_YOFFSET_MASK
DECL|PXP_PS_OFFSET_YOFFSET_SHIFT|macro|PXP_PS_OFFSET_YOFFSET_SHIFT
DECL|PXP_PS_OFFSET_YOFFSET|macro|PXP_PS_OFFSET_YOFFSET
DECL|PXP_PS_OFFSET|macro|PXP_PS_OFFSET
DECL|PXP_PS_PITCH_PITCH_MASK|macro|PXP_PS_PITCH_PITCH_MASK
DECL|PXP_PS_PITCH_PITCH_SHIFT|macro|PXP_PS_PITCH_PITCH_SHIFT
DECL|PXP_PS_PITCH_PITCH|macro|PXP_PS_PITCH_PITCH
DECL|PXP_PS_PITCH_REG|macro|PXP_PS_PITCH_REG
DECL|PXP_PS_PITCH_RSVD_MASK|macro|PXP_PS_PITCH_RSVD_MASK
DECL|PXP_PS_PITCH_RSVD_SHIFT|macro|PXP_PS_PITCH_RSVD_SHIFT
DECL|PXP_PS_PITCH_RSVD|macro|PXP_PS_PITCH_RSVD
DECL|PXP_PS_PITCH|macro|PXP_PS_PITCH
DECL|PXP_PS_SCALE_REG|macro|PXP_PS_SCALE_REG
DECL|PXP_PS_SCALE_RSVD1_MASK|macro|PXP_PS_SCALE_RSVD1_MASK
DECL|PXP_PS_SCALE_RSVD1_SHIFT|macro|PXP_PS_SCALE_RSVD1_SHIFT
DECL|PXP_PS_SCALE_RSVD2_MASK|macro|PXP_PS_SCALE_RSVD2_MASK
DECL|PXP_PS_SCALE_RSVD2_SHIFT|macro|PXP_PS_SCALE_RSVD2_SHIFT
DECL|PXP_PS_SCALE_XSCALE_MASK|macro|PXP_PS_SCALE_XSCALE_MASK
DECL|PXP_PS_SCALE_XSCALE_SHIFT|macro|PXP_PS_SCALE_XSCALE_SHIFT
DECL|PXP_PS_SCALE_XSCALE|macro|PXP_PS_SCALE_XSCALE
DECL|PXP_PS_SCALE_YSCALE_MASK|macro|PXP_PS_SCALE_YSCALE_MASK
DECL|PXP_PS_SCALE_YSCALE_SHIFT|macro|PXP_PS_SCALE_YSCALE_SHIFT
DECL|PXP_PS_SCALE_YSCALE|macro|PXP_PS_SCALE_YSCALE
DECL|PXP_PS_SCALE|macro|PXP_PS_SCALE
DECL|PXP_PS_UBUF_ADDR_MASK|macro|PXP_PS_UBUF_ADDR_MASK
DECL|PXP_PS_UBUF_ADDR_SHIFT|macro|PXP_PS_UBUF_ADDR_SHIFT
DECL|PXP_PS_UBUF_ADDR|macro|PXP_PS_UBUF_ADDR
DECL|PXP_PS_UBUF_REG|macro|PXP_PS_UBUF_REG
DECL|PXP_PS_UBUF|macro|PXP_PS_UBUF
DECL|PXP_PS_VBUF_ADDR_MASK|macro|PXP_PS_VBUF_ADDR_MASK
DECL|PXP_PS_VBUF_ADDR_SHIFT|macro|PXP_PS_VBUF_ADDR_SHIFT
DECL|PXP_PS_VBUF_ADDR|macro|PXP_PS_VBUF_ADDR
DECL|PXP_PS_VBUF_REG|macro|PXP_PS_VBUF_REG
DECL|PXP_PS_VBUF|macro|PXP_PS_VBUF
DECL|PXP_STAT_AXI_ERROR_ID_MASK|macro|PXP_STAT_AXI_ERROR_ID_MASK
DECL|PXP_STAT_AXI_ERROR_ID_SHIFT|macro|PXP_STAT_AXI_ERROR_ID_SHIFT
DECL|PXP_STAT_AXI_ERROR_ID|macro|PXP_STAT_AXI_ERROR_ID
DECL|PXP_STAT_AXI_READ_ERROR_MASK|macro|PXP_STAT_AXI_READ_ERROR_MASK
DECL|PXP_STAT_AXI_READ_ERROR_SHIFT|macro|PXP_STAT_AXI_READ_ERROR_SHIFT
DECL|PXP_STAT_AXI_WRITE_ERROR_MASK|macro|PXP_STAT_AXI_WRITE_ERROR_MASK
DECL|PXP_STAT_AXI_WRITE_ERROR_SHIFT|macro|PXP_STAT_AXI_WRITE_ERROR_SHIFT
DECL|PXP_STAT_BLOCKX_MASK|macro|PXP_STAT_BLOCKX_MASK
DECL|PXP_STAT_BLOCKX_SHIFT|macro|PXP_STAT_BLOCKX_SHIFT
DECL|PXP_STAT_BLOCKX|macro|PXP_STAT_BLOCKX
DECL|PXP_STAT_BLOCKY_MASK|macro|PXP_STAT_BLOCKY_MASK
DECL|PXP_STAT_BLOCKY_SHIFT|macro|PXP_STAT_BLOCKY_SHIFT
DECL|PXP_STAT_BLOCKY|macro|PXP_STAT_BLOCKY
DECL|PXP_STAT_IRQ_MASK|macro|PXP_STAT_IRQ_MASK
DECL|PXP_STAT_IRQ_SHIFT|macro|PXP_STAT_IRQ_SHIFT
DECL|PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK|macro|PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_MASK
DECL|PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT|macro|PXP_STAT_LUT_DMA_LOAD_DONE_IRQ_SHIFT
DECL|PXP_STAT_NEXT_IRQ_MASK|macro|PXP_STAT_NEXT_IRQ_MASK
DECL|PXP_STAT_NEXT_IRQ_SHIFT|macro|PXP_STAT_NEXT_IRQ_SHIFT
DECL|PXP_STAT_REG|macro|PXP_STAT_REG
DECL|PXP_STAT_RSVD2_MASK|macro|PXP_STAT_RSVD2_MASK
DECL|PXP_STAT_RSVD2_SHIFT|macro|PXP_STAT_RSVD2_SHIFT
DECL|PXP_STAT_RSVD2|macro|PXP_STAT_RSVD2
DECL|PXP_STAT|macro|PXP_STAT
DECL|PXP_Type|typedef|} PXP_Type, *PXP_MemMapPtr;
DECL|PXP|macro|PXP
DECL|PendSV_IRQn|enumerator|PendSV_IRQn = -2, /**< Cortex-M4 Pend SV Interrupt */
DECL|QOS|member|__IO uint32_t QOS; /**< QOS Scheme, offset: 0x1F0 */
DECL|QSPI1_IRQn|enumerator|QSPI1_IRQn = 107, /**< QSPI1 interrupt request. */
DECL|QSPI2_IRQn|enumerator|QSPI2_IRQn = 109, /**< QSPI2 interrupt request. */
DECL|QSPI_IRQS|macro|QSPI_IRQS
DECL|QuadSPI1_BASE_PTR|macro|QuadSPI1_BASE_PTR
DECL|QuadSPI1_BASE|macro|QuadSPI1_BASE
DECL|QuadSPI1_BFGENCR|macro|QuadSPI1_BFGENCR
DECL|QuadSPI1_BUF0CR|macro|QuadSPI1_BUF0CR
DECL|QuadSPI1_BUF0IND|macro|QuadSPI1_BUF0IND
DECL|QuadSPI1_BUF1CR|macro|QuadSPI1_BUF1CR
DECL|QuadSPI1_BUF1IND|macro|QuadSPI1_BUF1IND
DECL|QuadSPI1_BUF2CR|macro|QuadSPI1_BUF2CR
DECL|QuadSPI1_BUF2IND|macro|QuadSPI1_BUF2IND
DECL|QuadSPI1_BUF3CR|macro|QuadSPI1_BUF3CR
DECL|QuadSPI1_FLSHCR|macro|QuadSPI1_FLSHCR
DECL|QuadSPI1_FR|macro|QuadSPI1_FR
DECL|QuadSPI1_IPCR|macro|QuadSPI1_IPCR
DECL|QuadSPI1_LCKCR|macro|QuadSPI1_LCKCR
DECL|QuadSPI1_LUT0|macro|QuadSPI1_LUT0
DECL|QuadSPI1_LUT10|macro|QuadSPI1_LUT10
DECL|QuadSPI1_LUT11|macro|QuadSPI1_LUT11
DECL|QuadSPI1_LUT12|macro|QuadSPI1_LUT12
DECL|QuadSPI1_LUT13|macro|QuadSPI1_LUT13
DECL|QuadSPI1_LUT14|macro|QuadSPI1_LUT14
DECL|QuadSPI1_LUT15|macro|QuadSPI1_LUT15
DECL|QuadSPI1_LUT16|macro|QuadSPI1_LUT16
DECL|QuadSPI1_LUT17|macro|QuadSPI1_LUT17
DECL|QuadSPI1_LUT18|macro|QuadSPI1_LUT18
DECL|QuadSPI1_LUT19|macro|QuadSPI1_LUT19
DECL|QuadSPI1_LUT1|macro|QuadSPI1_LUT1
DECL|QuadSPI1_LUT20|macro|QuadSPI1_LUT20
DECL|QuadSPI1_LUT21|macro|QuadSPI1_LUT21
DECL|QuadSPI1_LUT22|macro|QuadSPI1_LUT22
DECL|QuadSPI1_LUT23|macro|QuadSPI1_LUT23
DECL|QuadSPI1_LUT24|macro|QuadSPI1_LUT24
DECL|QuadSPI1_LUT25|macro|QuadSPI1_LUT25
DECL|QuadSPI1_LUT26|macro|QuadSPI1_LUT26
DECL|QuadSPI1_LUT27|macro|QuadSPI1_LUT27
DECL|QuadSPI1_LUT28|macro|QuadSPI1_LUT28
DECL|QuadSPI1_LUT29|macro|QuadSPI1_LUT29
DECL|QuadSPI1_LUT2|macro|QuadSPI1_LUT2
DECL|QuadSPI1_LUT30|macro|QuadSPI1_LUT30
DECL|QuadSPI1_LUT31|macro|QuadSPI1_LUT31
DECL|QuadSPI1_LUT32|macro|QuadSPI1_LUT32
DECL|QuadSPI1_LUT33|macro|QuadSPI1_LUT33
DECL|QuadSPI1_LUT34|macro|QuadSPI1_LUT34
DECL|QuadSPI1_LUT35|macro|QuadSPI1_LUT35
DECL|QuadSPI1_LUT36|macro|QuadSPI1_LUT36
DECL|QuadSPI1_LUT37|macro|QuadSPI1_LUT37
DECL|QuadSPI1_LUT38|macro|QuadSPI1_LUT38
DECL|QuadSPI1_LUT39|macro|QuadSPI1_LUT39
DECL|QuadSPI1_LUT3|macro|QuadSPI1_LUT3
DECL|QuadSPI1_LUT40|macro|QuadSPI1_LUT40
DECL|QuadSPI1_LUT41|macro|QuadSPI1_LUT41
DECL|QuadSPI1_LUT42|macro|QuadSPI1_LUT42
DECL|QuadSPI1_LUT43|macro|QuadSPI1_LUT43
DECL|QuadSPI1_LUT44|macro|QuadSPI1_LUT44
DECL|QuadSPI1_LUT45|macro|QuadSPI1_LUT45
DECL|QuadSPI1_LUT46|macro|QuadSPI1_LUT46
DECL|QuadSPI1_LUT47|macro|QuadSPI1_LUT47
DECL|QuadSPI1_LUT48|macro|QuadSPI1_LUT48
DECL|QuadSPI1_LUT49|macro|QuadSPI1_LUT49
DECL|QuadSPI1_LUT4|macro|QuadSPI1_LUT4
DECL|QuadSPI1_LUT50|macro|QuadSPI1_LUT50
DECL|QuadSPI1_LUT51|macro|QuadSPI1_LUT51
DECL|QuadSPI1_LUT52|macro|QuadSPI1_LUT52
DECL|QuadSPI1_LUT53|macro|QuadSPI1_LUT53
DECL|QuadSPI1_LUT54|macro|QuadSPI1_LUT54
DECL|QuadSPI1_LUT55|macro|QuadSPI1_LUT55
DECL|QuadSPI1_LUT56|macro|QuadSPI1_LUT56
DECL|QuadSPI1_LUT57|macro|QuadSPI1_LUT57
DECL|QuadSPI1_LUT58|macro|QuadSPI1_LUT58
DECL|QuadSPI1_LUT59|macro|QuadSPI1_LUT59
DECL|QuadSPI1_LUT5|macro|QuadSPI1_LUT5
DECL|QuadSPI1_LUT60|macro|QuadSPI1_LUT60
DECL|QuadSPI1_LUT61|macro|QuadSPI1_LUT61
DECL|QuadSPI1_LUT62|macro|QuadSPI1_LUT62
DECL|QuadSPI1_LUT63|macro|QuadSPI1_LUT63
DECL|QuadSPI1_LUT6|macro|QuadSPI1_LUT6
DECL|QuadSPI1_LUT7|macro|QuadSPI1_LUT7
DECL|QuadSPI1_LUT8|macro|QuadSPI1_LUT8
DECL|QuadSPI1_LUT9|macro|QuadSPI1_LUT9
DECL|QuadSPI1_LUTKEY|macro|QuadSPI1_LUTKEY
DECL|QuadSPI1_LUT|macro|QuadSPI1_LUT
DECL|QuadSPI1_MCR|macro|QuadSPI1_MCR
DECL|QuadSPI1_RBCT|macro|QuadSPI1_RBCT
DECL|QuadSPI1_RBDR0|macro|QuadSPI1_RBDR0
DECL|QuadSPI1_RBDR10|macro|QuadSPI1_RBDR10
DECL|QuadSPI1_RBDR11|macro|QuadSPI1_RBDR11
DECL|QuadSPI1_RBDR12|macro|QuadSPI1_RBDR12
DECL|QuadSPI1_RBDR13|macro|QuadSPI1_RBDR13
DECL|QuadSPI1_RBDR14|macro|QuadSPI1_RBDR14
DECL|QuadSPI1_RBDR15|macro|QuadSPI1_RBDR15
DECL|QuadSPI1_RBDR16|macro|QuadSPI1_RBDR16
DECL|QuadSPI1_RBDR17|macro|QuadSPI1_RBDR17
DECL|QuadSPI1_RBDR18|macro|QuadSPI1_RBDR18
DECL|QuadSPI1_RBDR19|macro|QuadSPI1_RBDR19
DECL|QuadSPI1_RBDR1|macro|QuadSPI1_RBDR1
DECL|QuadSPI1_RBDR20|macro|QuadSPI1_RBDR20
DECL|QuadSPI1_RBDR21|macro|QuadSPI1_RBDR21
DECL|QuadSPI1_RBDR22|macro|QuadSPI1_RBDR22
DECL|QuadSPI1_RBDR23|macro|QuadSPI1_RBDR23
DECL|QuadSPI1_RBDR24|macro|QuadSPI1_RBDR24
DECL|QuadSPI1_RBDR25|macro|QuadSPI1_RBDR25
DECL|QuadSPI1_RBDR26|macro|QuadSPI1_RBDR26
DECL|QuadSPI1_RBDR27|macro|QuadSPI1_RBDR27
DECL|QuadSPI1_RBDR28|macro|QuadSPI1_RBDR28
DECL|QuadSPI1_RBDR29|macro|QuadSPI1_RBDR29
DECL|QuadSPI1_RBDR2|macro|QuadSPI1_RBDR2
DECL|QuadSPI1_RBDR30|macro|QuadSPI1_RBDR30
DECL|QuadSPI1_RBDR31|macro|QuadSPI1_RBDR31
DECL|QuadSPI1_RBDR3|macro|QuadSPI1_RBDR3
DECL|QuadSPI1_RBDR4|macro|QuadSPI1_RBDR4
DECL|QuadSPI1_RBDR5|macro|QuadSPI1_RBDR5
DECL|QuadSPI1_RBDR6|macro|QuadSPI1_RBDR6
DECL|QuadSPI1_RBDR7|macro|QuadSPI1_RBDR7
DECL|QuadSPI1_RBDR8|macro|QuadSPI1_RBDR8
DECL|QuadSPI1_RBDR9|macro|QuadSPI1_RBDR9
DECL|QuadSPI1_RBDR|macro|QuadSPI1_RBDR
DECL|QuadSPI1_RBSR|macro|QuadSPI1_RBSR
DECL|QuadSPI1_RSER|macro|QuadSPI1_RSER
DECL|QuadSPI1_SFA1AD|macro|QuadSPI1_SFA1AD
DECL|QuadSPI1_SFA2AD|macro|QuadSPI1_SFA2AD
DECL|QuadSPI1_SFAR|macro|QuadSPI1_SFAR
DECL|QuadSPI1_SFB1AD|macro|QuadSPI1_SFB1AD
DECL|QuadSPI1_SFB2AD|macro|QuadSPI1_SFB2AD
DECL|QuadSPI1_SMPR|macro|QuadSPI1_SMPR
DECL|QuadSPI1_SPNDST|macro|QuadSPI1_SPNDST
DECL|QuadSPI1_SPTRCLR|macro|QuadSPI1_SPTRCLR
DECL|QuadSPI1_SR|macro|QuadSPI1_SR
DECL|QuadSPI1_TBDR|macro|QuadSPI1_TBDR
DECL|QuadSPI1_TBSR|macro|QuadSPI1_TBSR
DECL|QuadSPI1|macro|QuadSPI1
DECL|QuadSPI2_BASE_PTR|macro|QuadSPI2_BASE_PTR
DECL|QuadSPI2_BASE|macro|QuadSPI2_BASE
DECL|QuadSPI2_BFGENCR|macro|QuadSPI2_BFGENCR
DECL|QuadSPI2_BUF0CR|macro|QuadSPI2_BUF0CR
DECL|QuadSPI2_BUF0IND|macro|QuadSPI2_BUF0IND
DECL|QuadSPI2_BUF1CR|macro|QuadSPI2_BUF1CR
DECL|QuadSPI2_BUF1IND|macro|QuadSPI2_BUF1IND
DECL|QuadSPI2_BUF2CR|macro|QuadSPI2_BUF2CR
DECL|QuadSPI2_BUF2IND|macro|QuadSPI2_BUF2IND
DECL|QuadSPI2_BUF3CR|macro|QuadSPI2_BUF3CR
DECL|QuadSPI2_FLSHCR|macro|QuadSPI2_FLSHCR
DECL|QuadSPI2_FR|macro|QuadSPI2_FR
DECL|QuadSPI2_IPCR|macro|QuadSPI2_IPCR
DECL|QuadSPI2_LCKCR|macro|QuadSPI2_LCKCR
DECL|QuadSPI2_LUT0|macro|QuadSPI2_LUT0
DECL|QuadSPI2_LUT10|macro|QuadSPI2_LUT10
DECL|QuadSPI2_LUT11|macro|QuadSPI2_LUT11
DECL|QuadSPI2_LUT12|macro|QuadSPI2_LUT12
DECL|QuadSPI2_LUT13|macro|QuadSPI2_LUT13
DECL|QuadSPI2_LUT14|macro|QuadSPI2_LUT14
DECL|QuadSPI2_LUT15|macro|QuadSPI2_LUT15
DECL|QuadSPI2_LUT16|macro|QuadSPI2_LUT16
DECL|QuadSPI2_LUT17|macro|QuadSPI2_LUT17
DECL|QuadSPI2_LUT18|macro|QuadSPI2_LUT18
DECL|QuadSPI2_LUT19|macro|QuadSPI2_LUT19
DECL|QuadSPI2_LUT1|macro|QuadSPI2_LUT1
DECL|QuadSPI2_LUT20|macro|QuadSPI2_LUT20
DECL|QuadSPI2_LUT21|macro|QuadSPI2_LUT21
DECL|QuadSPI2_LUT22|macro|QuadSPI2_LUT22
DECL|QuadSPI2_LUT23|macro|QuadSPI2_LUT23
DECL|QuadSPI2_LUT24|macro|QuadSPI2_LUT24
DECL|QuadSPI2_LUT25|macro|QuadSPI2_LUT25
DECL|QuadSPI2_LUT26|macro|QuadSPI2_LUT26
DECL|QuadSPI2_LUT27|macro|QuadSPI2_LUT27
DECL|QuadSPI2_LUT28|macro|QuadSPI2_LUT28
DECL|QuadSPI2_LUT29|macro|QuadSPI2_LUT29
DECL|QuadSPI2_LUT2|macro|QuadSPI2_LUT2
DECL|QuadSPI2_LUT30|macro|QuadSPI2_LUT30
DECL|QuadSPI2_LUT31|macro|QuadSPI2_LUT31
DECL|QuadSPI2_LUT32|macro|QuadSPI2_LUT32
DECL|QuadSPI2_LUT33|macro|QuadSPI2_LUT33
DECL|QuadSPI2_LUT34|macro|QuadSPI2_LUT34
DECL|QuadSPI2_LUT35|macro|QuadSPI2_LUT35
DECL|QuadSPI2_LUT36|macro|QuadSPI2_LUT36
DECL|QuadSPI2_LUT37|macro|QuadSPI2_LUT37
DECL|QuadSPI2_LUT38|macro|QuadSPI2_LUT38
DECL|QuadSPI2_LUT39|macro|QuadSPI2_LUT39
DECL|QuadSPI2_LUT3|macro|QuadSPI2_LUT3
DECL|QuadSPI2_LUT40|macro|QuadSPI2_LUT40
DECL|QuadSPI2_LUT41|macro|QuadSPI2_LUT41
DECL|QuadSPI2_LUT42|macro|QuadSPI2_LUT42
DECL|QuadSPI2_LUT43|macro|QuadSPI2_LUT43
DECL|QuadSPI2_LUT44|macro|QuadSPI2_LUT44
DECL|QuadSPI2_LUT45|macro|QuadSPI2_LUT45
DECL|QuadSPI2_LUT46|macro|QuadSPI2_LUT46
DECL|QuadSPI2_LUT47|macro|QuadSPI2_LUT47
DECL|QuadSPI2_LUT48|macro|QuadSPI2_LUT48
DECL|QuadSPI2_LUT49|macro|QuadSPI2_LUT49
DECL|QuadSPI2_LUT4|macro|QuadSPI2_LUT4
DECL|QuadSPI2_LUT50|macro|QuadSPI2_LUT50
DECL|QuadSPI2_LUT51|macro|QuadSPI2_LUT51
DECL|QuadSPI2_LUT52|macro|QuadSPI2_LUT52
DECL|QuadSPI2_LUT53|macro|QuadSPI2_LUT53
DECL|QuadSPI2_LUT54|macro|QuadSPI2_LUT54
DECL|QuadSPI2_LUT55|macro|QuadSPI2_LUT55
DECL|QuadSPI2_LUT56|macro|QuadSPI2_LUT56
DECL|QuadSPI2_LUT57|macro|QuadSPI2_LUT57
DECL|QuadSPI2_LUT58|macro|QuadSPI2_LUT58
DECL|QuadSPI2_LUT59|macro|QuadSPI2_LUT59
DECL|QuadSPI2_LUT5|macro|QuadSPI2_LUT5
DECL|QuadSPI2_LUT60|macro|QuadSPI2_LUT60
DECL|QuadSPI2_LUT61|macro|QuadSPI2_LUT61
DECL|QuadSPI2_LUT62|macro|QuadSPI2_LUT62
DECL|QuadSPI2_LUT63|macro|QuadSPI2_LUT63
DECL|QuadSPI2_LUT6|macro|QuadSPI2_LUT6
DECL|QuadSPI2_LUT7|macro|QuadSPI2_LUT7
DECL|QuadSPI2_LUT8|macro|QuadSPI2_LUT8
DECL|QuadSPI2_LUT9|macro|QuadSPI2_LUT9
DECL|QuadSPI2_LUTKEY|macro|QuadSPI2_LUTKEY
DECL|QuadSPI2_LUT|macro|QuadSPI2_LUT
DECL|QuadSPI2_MCR|macro|QuadSPI2_MCR
DECL|QuadSPI2_RBCT|macro|QuadSPI2_RBCT
DECL|QuadSPI2_RBDR0|macro|QuadSPI2_RBDR0
DECL|QuadSPI2_RBDR10|macro|QuadSPI2_RBDR10
DECL|QuadSPI2_RBDR11|macro|QuadSPI2_RBDR11
DECL|QuadSPI2_RBDR12|macro|QuadSPI2_RBDR12
DECL|QuadSPI2_RBDR13|macro|QuadSPI2_RBDR13
DECL|QuadSPI2_RBDR14|macro|QuadSPI2_RBDR14
DECL|QuadSPI2_RBDR15|macro|QuadSPI2_RBDR15
DECL|QuadSPI2_RBDR16|macro|QuadSPI2_RBDR16
DECL|QuadSPI2_RBDR17|macro|QuadSPI2_RBDR17
DECL|QuadSPI2_RBDR18|macro|QuadSPI2_RBDR18
DECL|QuadSPI2_RBDR19|macro|QuadSPI2_RBDR19
DECL|QuadSPI2_RBDR1|macro|QuadSPI2_RBDR1
DECL|QuadSPI2_RBDR20|macro|QuadSPI2_RBDR20
DECL|QuadSPI2_RBDR21|macro|QuadSPI2_RBDR21
DECL|QuadSPI2_RBDR22|macro|QuadSPI2_RBDR22
DECL|QuadSPI2_RBDR23|macro|QuadSPI2_RBDR23
DECL|QuadSPI2_RBDR24|macro|QuadSPI2_RBDR24
DECL|QuadSPI2_RBDR25|macro|QuadSPI2_RBDR25
DECL|QuadSPI2_RBDR26|macro|QuadSPI2_RBDR26
DECL|QuadSPI2_RBDR27|macro|QuadSPI2_RBDR27
DECL|QuadSPI2_RBDR28|macro|QuadSPI2_RBDR28
DECL|QuadSPI2_RBDR29|macro|QuadSPI2_RBDR29
DECL|QuadSPI2_RBDR2|macro|QuadSPI2_RBDR2
DECL|QuadSPI2_RBDR30|macro|QuadSPI2_RBDR30
DECL|QuadSPI2_RBDR31|macro|QuadSPI2_RBDR31
DECL|QuadSPI2_RBDR3|macro|QuadSPI2_RBDR3
DECL|QuadSPI2_RBDR4|macro|QuadSPI2_RBDR4
DECL|QuadSPI2_RBDR5|macro|QuadSPI2_RBDR5
DECL|QuadSPI2_RBDR6|macro|QuadSPI2_RBDR6
DECL|QuadSPI2_RBDR7|macro|QuadSPI2_RBDR7
DECL|QuadSPI2_RBDR8|macro|QuadSPI2_RBDR8
DECL|QuadSPI2_RBDR9|macro|QuadSPI2_RBDR9
DECL|QuadSPI2_RBDR|macro|QuadSPI2_RBDR
DECL|QuadSPI2_RBSR|macro|QuadSPI2_RBSR
DECL|QuadSPI2_RSER|macro|QuadSPI2_RSER
DECL|QuadSPI2_SFA1AD|macro|QuadSPI2_SFA1AD
DECL|QuadSPI2_SFA2AD|macro|QuadSPI2_SFA2AD
DECL|QuadSPI2_SFAR|macro|QuadSPI2_SFAR
DECL|QuadSPI2_SFB1AD|macro|QuadSPI2_SFB1AD
DECL|QuadSPI2_SFB2AD|macro|QuadSPI2_SFB2AD
DECL|QuadSPI2_SMPR|macro|QuadSPI2_SMPR
DECL|QuadSPI2_SPNDST|macro|QuadSPI2_SPNDST
DECL|QuadSPI2_SPTRCLR|macro|QuadSPI2_SPTRCLR
DECL|QuadSPI2_SR|macro|QuadSPI2_SR
DECL|QuadSPI2_TBDR|macro|QuadSPI2_TBDR
DECL|QuadSPI2_TBSR|macro|QuadSPI2_TBSR
DECL|QuadSPI2|macro|QuadSPI2
DECL|QuadSPI_BASE_ADDRS|macro|QuadSPI_BASE_ADDRS
DECL|QuadSPI_BASE_PTRS|macro|QuadSPI_BASE_PTRS
DECL|QuadSPI_BFGENCR_PAR_EN_MASK|macro|QuadSPI_BFGENCR_PAR_EN_MASK
DECL|QuadSPI_BFGENCR_PAR_EN_SHIFT|macro|QuadSPI_BFGENCR_PAR_EN_SHIFT
DECL|QuadSPI_BFGENCR_REG|macro|QuadSPI_BFGENCR_REG
DECL|QuadSPI_BFGENCR_SEQID_MASK|macro|QuadSPI_BFGENCR_SEQID_MASK
DECL|QuadSPI_BFGENCR_SEQID_SHIFT|macro|QuadSPI_BFGENCR_SEQID_SHIFT
DECL|QuadSPI_BFGENCR_SEQID|macro|QuadSPI_BFGENCR_SEQID
DECL|QuadSPI_BUF0CR_ADATSZ_MASK|macro|QuadSPI_BUF0CR_ADATSZ_MASK
DECL|QuadSPI_BUF0CR_ADATSZ_SHIFT|macro|QuadSPI_BUF0CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF0CR_ADATSZ|macro|QuadSPI_BUF0CR_ADATSZ
DECL|QuadSPI_BUF0CR_HP_EN_MASK|macro|QuadSPI_BUF0CR_HP_EN_MASK
DECL|QuadSPI_BUF0CR_HP_EN_SHIFT|macro|QuadSPI_BUF0CR_HP_EN_SHIFT
DECL|QuadSPI_BUF0CR_MSTRID_MASK|macro|QuadSPI_BUF0CR_MSTRID_MASK
DECL|QuadSPI_BUF0CR_MSTRID_SHIFT|macro|QuadSPI_BUF0CR_MSTRID_SHIFT
DECL|QuadSPI_BUF0CR_MSTRID|macro|QuadSPI_BUF0CR_MSTRID
DECL|QuadSPI_BUF0CR_REG|macro|QuadSPI_BUF0CR_REG
DECL|QuadSPI_BUF0IND_REG|macro|QuadSPI_BUF0IND_REG
DECL|QuadSPI_BUF0IND_TPINDX0_MASK|macro|QuadSPI_BUF0IND_TPINDX0_MASK
DECL|QuadSPI_BUF0IND_TPINDX0_SHIFT|macro|QuadSPI_BUF0IND_TPINDX0_SHIFT
DECL|QuadSPI_BUF0IND_TPINDX0|macro|QuadSPI_BUF0IND_TPINDX0
DECL|QuadSPI_BUF1CR_ADATSZ_MASK|macro|QuadSPI_BUF1CR_ADATSZ_MASK
DECL|QuadSPI_BUF1CR_ADATSZ_SHIFT|macro|QuadSPI_BUF1CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF1CR_ADATSZ|macro|QuadSPI_BUF1CR_ADATSZ
DECL|QuadSPI_BUF1CR_MSTRID_MASK|macro|QuadSPI_BUF1CR_MSTRID_MASK
DECL|QuadSPI_BUF1CR_MSTRID_SHIFT|macro|QuadSPI_BUF1CR_MSTRID_SHIFT
DECL|QuadSPI_BUF1CR_MSTRID|macro|QuadSPI_BUF1CR_MSTRID
DECL|QuadSPI_BUF1CR_REG|macro|QuadSPI_BUF1CR_REG
DECL|QuadSPI_BUF1IND_REG|macro|QuadSPI_BUF1IND_REG
DECL|QuadSPI_BUF1IND_TPINDX1_MASK|macro|QuadSPI_BUF1IND_TPINDX1_MASK
DECL|QuadSPI_BUF1IND_TPINDX1_SHIFT|macro|QuadSPI_BUF1IND_TPINDX1_SHIFT
DECL|QuadSPI_BUF1IND_TPINDX1|macro|QuadSPI_BUF1IND_TPINDX1
DECL|QuadSPI_BUF2CR_ADATSZ_MASK|macro|QuadSPI_BUF2CR_ADATSZ_MASK
DECL|QuadSPI_BUF2CR_ADATSZ_SHIFT|macro|QuadSPI_BUF2CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF2CR_ADATSZ|macro|QuadSPI_BUF2CR_ADATSZ
DECL|QuadSPI_BUF2CR_MSTRID_MASK|macro|QuadSPI_BUF2CR_MSTRID_MASK
DECL|QuadSPI_BUF2CR_MSTRID_SHIFT|macro|QuadSPI_BUF2CR_MSTRID_SHIFT
DECL|QuadSPI_BUF2CR_MSTRID|macro|QuadSPI_BUF2CR_MSTRID
DECL|QuadSPI_BUF2CR_REG|macro|QuadSPI_BUF2CR_REG
DECL|QuadSPI_BUF2IND_REG|macro|QuadSPI_BUF2IND_REG
DECL|QuadSPI_BUF2IND_TPINDX2_MASK|macro|QuadSPI_BUF2IND_TPINDX2_MASK
DECL|QuadSPI_BUF2IND_TPINDX2_SHIFT|macro|QuadSPI_BUF2IND_TPINDX2_SHIFT
DECL|QuadSPI_BUF2IND_TPINDX2|macro|QuadSPI_BUF2IND_TPINDX2
DECL|QuadSPI_BUF3CR_ADATSZ_MASK|macro|QuadSPI_BUF3CR_ADATSZ_MASK
DECL|QuadSPI_BUF3CR_ADATSZ_SHIFT|macro|QuadSPI_BUF3CR_ADATSZ_SHIFT
DECL|QuadSPI_BUF3CR_ADATSZ|macro|QuadSPI_BUF3CR_ADATSZ
DECL|QuadSPI_BUF3CR_ALLMST_MASK|macro|QuadSPI_BUF3CR_ALLMST_MASK
DECL|QuadSPI_BUF3CR_ALLMST_SHIFT|macro|QuadSPI_BUF3CR_ALLMST_SHIFT
DECL|QuadSPI_BUF3CR_MSTRID_MASK|macro|QuadSPI_BUF3CR_MSTRID_MASK
DECL|QuadSPI_BUF3CR_MSTRID_SHIFT|macro|QuadSPI_BUF3CR_MSTRID_SHIFT
DECL|QuadSPI_BUF3CR_MSTRID|macro|QuadSPI_BUF3CR_MSTRID
DECL|QuadSPI_BUF3CR_REG|macro|QuadSPI_BUF3CR_REG
DECL|QuadSPI_FLSHCR_REG|macro|QuadSPI_FLSHCR_REG
DECL|QuadSPI_FLSHCR_TCSH_MASK|macro|QuadSPI_FLSHCR_TCSH_MASK
DECL|QuadSPI_FLSHCR_TCSH_SHIFT|macro|QuadSPI_FLSHCR_TCSH_SHIFT
DECL|QuadSPI_FLSHCR_TCSH|macro|QuadSPI_FLSHCR_TCSH
DECL|QuadSPI_FLSHCR_TCSS_MASK|macro|QuadSPI_FLSHCR_TCSS_MASK
DECL|QuadSPI_FLSHCR_TCSS_SHIFT|macro|QuadSPI_FLSHCR_TCSS_SHIFT
DECL|QuadSPI_FLSHCR_TCSS|macro|QuadSPI_FLSHCR_TCSS
DECL|QuadSPI_FR_ABOF_MASK|macro|QuadSPI_FR_ABOF_MASK
DECL|QuadSPI_FR_ABOF_SHIFT|macro|QuadSPI_FR_ABOF_SHIFT
DECL|QuadSPI_FR_ABSEF_MASK|macro|QuadSPI_FR_ABSEF_MASK
DECL|QuadSPI_FR_ABSEF_SHIFT|macro|QuadSPI_FR_ABSEF_SHIFT
DECL|QuadSPI_FR_DLPFF_MASK|macro|QuadSPI_FR_DLPFF_MASK
DECL|QuadSPI_FR_DLPFF_SHIFT|macro|QuadSPI_FR_DLPFF_SHIFT
DECL|QuadSPI_FR_ILLINE_MASK|macro|QuadSPI_FR_ILLINE_MASK
DECL|QuadSPI_FR_ILLINE_SHIFT|macro|QuadSPI_FR_ILLINE_SHIFT
DECL|QuadSPI_FR_IPAEF_MASK|macro|QuadSPI_FR_IPAEF_MASK
DECL|QuadSPI_FR_IPAEF_SHIFT|macro|QuadSPI_FR_IPAEF_SHIFT
DECL|QuadSPI_FR_IPGEF_MASK|macro|QuadSPI_FR_IPGEF_MASK
DECL|QuadSPI_FR_IPGEF_SHIFT|macro|QuadSPI_FR_IPGEF_SHIFT
DECL|QuadSPI_FR_IPIEF_MASK|macro|QuadSPI_FR_IPIEF_MASK
DECL|QuadSPI_FR_IPIEF_SHIFT|macro|QuadSPI_FR_IPIEF_SHIFT
DECL|QuadSPI_FR_IUEF_MASK|macro|QuadSPI_FR_IUEF_MASK
DECL|QuadSPI_FR_IUEF_SHIFT|macro|QuadSPI_FR_IUEF_SHIFT
DECL|QuadSPI_FR_RBDF_MASK|macro|QuadSPI_FR_RBDF_MASK
DECL|QuadSPI_FR_RBDF_SHIFT|macro|QuadSPI_FR_RBDF_SHIFT
DECL|QuadSPI_FR_RBOF_MASK|macro|QuadSPI_FR_RBOF_MASK
DECL|QuadSPI_FR_RBOF_SHIFT|macro|QuadSPI_FR_RBOF_SHIFT
DECL|QuadSPI_FR_REG|macro|QuadSPI_FR_REG
DECL|QuadSPI_FR_RESERVED_MASK|macro|QuadSPI_FR_RESERVED_MASK
DECL|QuadSPI_FR_RESERVED_SHIFT|macro|QuadSPI_FR_RESERVED_SHIFT
DECL|QuadSPI_FR_RESERVED|macro|QuadSPI_FR_RESERVED
DECL|QuadSPI_FR_TBFF_MASK|macro|QuadSPI_FR_TBFF_MASK
DECL|QuadSPI_FR_TBFF_SHIFT|macro|QuadSPI_FR_TBFF_SHIFT
DECL|QuadSPI_FR_TBUF_MASK|macro|QuadSPI_FR_TBUF_MASK
DECL|QuadSPI_FR_TBUF_SHIFT|macro|QuadSPI_FR_TBUF_SHIFT
DECL|QuadSPI_FR_TFF_MASK|macro|QuadSPI_FR_TFF_MASK
DECL|QuadSPI_FR_TFF_SHIFT|macro|QuadSPI_FR_TFF_SHIFT
DECL|QuadSPI_IPCR_IDATSZ_MASK|macro|QuadSPI_IPCR_IDATSZ_MASK
DECL|QuadSPI_IPCR_IDATSZ_SHIFT|macro|QuadSPI_IPCR_IDATSZ_SHIFT
DECL|QuadSPI_IPCR_IDATSZ|macro|QuadSPI_IPCR_IDATSZ
DECL|QuadSPI_IPCR_PAR_EN_MASK|macro|QuadSPI_IPCR_PAR_EN_MASK
DECL|QuadSPI_IPCR_PAR_EN_SHIFT|macro|QuadSPI_IPCR_PAR_EN_SHIFT
DECL|QuadSPI_IPCR_REG|macro|QuadSPI_IPCR_REG
DECL|QuadSPI_IPCR_SEQID_MASK|macro|QuadSPI_IPCR_SEQID_MASK
DECL|QuadSPI_IPCR_SEQID_SHIFT|macro|QuadSPI_IPCR_SEQID_SHIFT
DECL|QuadSPI_IPCR_SEQID|macro|QuadSPI_IPCR_SEQID
DECL|QuadSPI_LCKCR_LOCK_MASK|macro|QuadSPI_LCKCR_LOCK_MASK
DECL|QuadSPI_LCKCR_LOCK_SHIFT|macro|QuadSPI_LCKCR_LOCK_SHIFT
DECL|QuadSPI_LCKCR_REG|macro|QuadSPI_LCKCR_REG
DECL|QuadSPI_LCKCR_UNLOCK_MASK|macro|QuadSPI_LCKCR_UNLOCK_MASK
DECL|QuadSPI_LCKCR_UNLOCK_SHIFT|macro|QuadSPI_LCKCR_UNLOCK_SHIFT
DECL|QuadSPI_LUTKEY_KEY_MASK|macro|QuadSPI_LUTKEY_KEY_MASK
DECL|QuadSPI_LUTKEY_KEY_SHIFT|macro|QuadSPI_LUTKEY_KEY_SHIFT
DECL|QuadSPI_LUTKEY_KEY|macro|QuadSPI_LUTKEY_KEY
DECL|QuadSPI_LUTKEY_REG|macro|QuadSPI_LUTKEY_REG
DECL|QuadSPI_LUT_INSTR0_MASK|macro|QuadSPI_LUT_INSTR0_MASK
DECL|QuadSPI_LUT_INSTR0_SHIFT|macro|QuadSPI_LUT_INSTR0_SHIFT
DECL|QuadSPI_LUT_INSTR0|macro|QuadSPI_LUT_INSTR0
DECL|QuadSPI_LUT_INSTR1_MASK|macro|QuadSPI_LUT_INSTR1_MASK
DECL|QuadSPI_LUT_INSTR1_SHIFT|macro|QuadSPI_LUT_INSTR1_SHIFT
DECL|QuadSPI_LUT_INSTR1|macro|QuadSPI_LUT_INSTR1
DECL|QuadSPI_LUT_OPRND0_MASK|macro|QuadSPI_LUT_OPRND0_MASK
DECL|QuadSPI_LUT_OPRND0_SHIFT|macro|QuadSPI_LUT_OPRND0_SHIFT
DECL|QuadSPI_LUT_OPRND0|macro|QuadSPI_LUT_OPRND0
DECL|QuadSPI_LUT_OPRND1_MASK|macro|QuadSPI_LUT_OPRND1_MASK
DECL|QuadSPI_LUT_OPRND1_SHIFT|macro|QuadSPI_LUT_OPRND1_SHIFT
DECL|QuadSPI_LUT_OPRND1|macro|QuadSPI_LUT_OPRND1
DECL|QuadSPI_LUT_PAD0_MASK|macro|QuadSPI_LUT_PAD0_MASK
DECL|QuadSPI_LUT_PAD0_SHIFT|macro|QuadSPI_LUT_PAD0_SHIFT
DECL|QuadSPI_LUT_PAD0|macro|QuadSPI_LUT_PAD0
DECL|QuadSPI_LUT_PAD1_MASK|macro|QuadSPI_LUT_PAD1_MASK
DECL|QuadSPI_LUT_PAD1_SHIFT|macro|QuadSPI_LUT_PAD1_SHIFT
DECL|QuadSPI_LUT_PAD1|macro|QuadSPI_LUT_PAD1
DECL|QuadSPI_LUT_REG|macro|QuadSPI_LUT_REG
DECL|QuadSPI_MCR_CLR_RXF_MASK|macro|QuadSPI_MCR_CLR_RXF_MASK
DECL|QuadSPI_MCR_CLR_RXF_SHIFT|macro|QuadSPI_MCR_CLR_RXF_SHIFT
DECL|QuadSPI_MCR_CLR_TXF_MASK|macro|QuadSPI_MCR_CLR_TXF_MASK
DECL|QuadSPI_MCR_CLR_TXF_SHIFT|macro|QuadSPI_MCR_CLR_TXF_SHIFT
DECL|QuadSPI_MCR_DDR_EN_MASK|macro|QuadSPI_MCR_DDR_EN_MASK
DECL|QuadSPI_MCR_DDR_EN_SHIFT|macro|QuadSPI_MCR_DDR_EN_SHIFT
DECL|QuadSPI_MCR_DQS_EN_MASK|macro|QuadSPI_MCR_DQS_EN_MASK
DECL|QuadSPI_MCR_DQS_EN_SHIFT|macro|QuadSPI_MCR_DQS_EN_SHIFT
DECL|QuadSPI_MCR_MDIS_MASK|macro|QuadSPI_MCR_MDIS_MASK
DECL|QuadSPI_MCR_MDIS_SHIFT|macro|QuadSPI_MCR_MDIS_SHIFT
DECL|QuadSPI_MCR_REG|macro|QuadSPI_MCR_REG
DECL|QuadSPI_MCR_SCLKCFG_MASK|macro|QuadSPI_MCR_SCLKCFG_MASK
DECL|QuadSPI_MCR_SCLKCFG_SHIFT|macro|QuadSPI_MCR_SCLKCFG_SHIFT
DECL|QuadSPI_MCR_SCLKCFG|macro|QuadSPI_MCR_SCLKCFG
DECL|QuadSPI_MCR_SWRSTHD_MASK|macro|QuadSPI_MCR_SWRSTHD_MASK
DECL|QuadSPI_MCR_SWRSTHD_SHIFT|macro|QuadSPI_MCR_SWRSTHD_SHIFT
DECL|QuadSPI_MCR_SWRSTSD_MASK|macro|QuadSPI_MCR_SWRSTSD_MASK
DECL|QuadSPI_MCR_SWRSTSD_SHIFT|macro|QuadSPI_MCR_SWRSTSD_SHIFT
DECL|QuadSPI_MemMapPtr|typedef|} QuadSPI_Type, *QuadSPI_MemMapPtr;
DECL|QuadSPI_RBCT_REG|macro|QuadSPI_RBCT_REG
DECL|QuadSPI_RBCT_RXBRD_MASK|macro|QuadSPI_RBCT_RXBRD_MASK
DECL|QuadSPI_RBCT_RXBRD_SHIFT|macro|QuadSPI_RBCT_RXBRD_SHIFT
DECL|QuadSPI_RBCT_WMRK_MASK|macro|QuadSPI_RBCT_WMRK_MASK
DECL|QuadSPI_RBCT_WMRK_SHIFT|macro|QuadSPI_RBCT_WMRK_SHIFT
DECL|QuadSPI_RBCT_WMRK|macro|QuadSPI_RBCT_WMRK
DECL|QuadSPI_RBDR_REG|macro|QuadSPI_RBDR_REG
DECL|QuadSPI_RBDR_RXDATA_MASK|macro|QuadSPI_RBDR_RXDATA_MASK
DECL|QuadSPI_RBDR_RXDATA_SHIFT|macro|QuadSPI_RBDR_RXDATA_SHIFT
DECL|QuadSPI_RBDR_RXDATA|macro|QuadSPI_RBDR_RXDATA
DECL|QuadSPI_RBSR_RDBFL_MASK|macro|QuadSPI_RBSR_RDBFL_MASK
DECL|QuadSPI_RBSR_RDBFL_SHIFT|macro|QuadSPI_RBSR_RDBFL_SHIFT
DECL|QuadSPI_RBSR_RDBFL|macro|QuadSPI_RBSR_RDBFL
DECL|QuadSPI_RBSR_RDCTR_MASK|macro|QuadSPI_RBSR_RDCTR_MASK
DECL|QuadSPI_RBSR_RDCTR_SHIFT|macro|QuadSPI_RBSR_RDCTR_SHIFT
DECL|QuadSPI_RBSR_RDCTR|macro|QuadSPI_RBSR_RDCTR
DECL|QuadSPI_RBSR_REG|macro|QuadSPI_RBSR_REG
DECL|QuadSPI_RSER_ABOIE_MASK|macro|QuadSPI_RSER_ABOIE_MASK
DECL|QuadSPI_RSER_ABOIE_SHIFT|macro|QuadSPI_RSER_ABOIE_SHIFT
DECL|QuadSPI_RSER_ABSEIE_MASK|macro|QuadSPI_RSER_ABSEIE_MASK
DECL|QuadSPI_RSER_ABSEIE_SHIFT|macro|QuadSPI_RSER_ABSEIE_SHIFT
DECL|QuadSPI_RSER_DLPFIE_MASK|macro|QuadSPI_RSER_DLPFIE_MASK
DECL|QuadSPI_RSER_DLPFIE_SHIFT|macro|QuadSPI_RSER_DLPFIE_SHIFT
DECL|QuadSPI_RSER_ILLINIE_MASK|macro|QuadSPI_RSER_ILLINIE_MASK
DECL|QuadSPI_RSER_ILLINIE_SHIFT|macro|QuadSPI_RSER_ILLINIE_SHIFT
DECL|QuadSPI_RSER_IPAEIE_MASK|macro|QuadSPI_RSER_IPAEIE_MASK
DECL|QuadSPI_RSER_IPAEIE_SHIFT|macro|QuadSPI_RSER_IPAEIE_SHIFT
DECL|QuadSPI_RSER_IPGEIE_MASK|macro|QuadSPI_RSER_IPGEIE_MASK
DECL|QuadSPI_RSER_IPGEIE_SHIFT|macro|QuadSPI_RSER_IPGEIE_SHIFT
DECL|QuadSPI_RSER_IPIEIE_MASK|macro|QuadSPI_RSER_IPIEIE_MASK
DECL|QuadSPI_RSER_IPIEIE_SHIFT|macro|QuadSPI_RSER_IPIEIE_SHIFT
DECL|QuadSPI_RSER_IUEIE_MASK|macro|QuadSPI_RSER_IUEIE_MASK
DECL|QuadSPI_RSER_IUEIE_SHIFT|macro|QuadSPI_RSER_IUEIE_SHIFT
DECL|QuadSPI_RSER_RBDDE_MASK|macro|QuadSPI_RSER_RBDDE_MASK
DECL|QuadSPI_RSER_RBDDE_SHIFT|macro|QuadSPI_RSER_RBDDE_SHIFT
DECL|QuadSPI_RSER_RBDIE_MASK|macro|QuadSPI_RSER_RBDIE_MASK
DECL|QuadSPI_RSER_RBDIE_SHIFT|macro|QuadSPI_RSER_RBDIE_SHIFT
DECL|QuadSPI_RSER_RBOIE_MASK|macro|QuadSPI_RSER_RBOIE_MASK
DECL|QuadSPI_RSER_RBOIE_SHIFT|macro|QuadSPI_RSER_RBOIE_SHIFT
DECL|QuadSPI_RSER_REG|macro|QuadSPI_RSER_REG
DECL|QuadSPI_RSER_RESERVED_MASK|macro|QuadSPI_RSER_RESERVED_MASK
DECL|QuadSPI_RSER_RESERVED_SHIFT|macro|QuadSPI_RSER_RESERVED_SHIFT
DECL|QuadSPI_RSER_TBFIE_MASK|macro|QuadSPI_RSER_TBFIE_MASK
DECL|QuadSPI_RSER_TBFIE_SHIFT|macro|QuadSPI_RSER_TBFIE_SHIFT
DECL|QuadSPI_RSER_TBUIE_MASK|macro|QuadSPI_RSER_TBUIE_MASK
DECL|QuadSPI_RSER_TBUIE_SHIFT|macro|QuadSPI_RSER_TBUIE_SHIFT
DECL|QuadSPI_RSER_TFIE_MASK|macro|QuadSPI_RSER_TFIE_MASK
DECL|QuadSPI_RSER_TFIE_SHIFT|macro|QuadSPI_RSER_TFIE_SHIFT
DECL|QuadSPI_SFA1AD_REG|macro|QuadSPI_SFA1AD_REG
DECL|QuadSPI_SFA1AD_TPADA1_MASK|macro|QuadSPI_SFA1AD_TPADA1_MASK
DECL|QuadSPI_SFA1AD_TPADA1_SHIFT|macro|QuadSPI_SFA1AD_TPADA1_SHIFT
DECL|QuadSPI_SFA1AD_TPADA1|macro|QuadSPI_SFA1AD_TPADA1
DECL|QuadSPI_SFA2AD_REG|macro|QuadSPI_SFA2AD_REG
DECL|QuadSPI_SFA2AD_TPADA2_MASK|macro|QuadSPI_SFA2AD_TPADA2_MASK
DECL|QuadSPI_SFA2AD_TPADA2_SHIFT|macro|QuadSPI_SFA2AD_TPADA2_SHIFT
DECL|QuadSPI_SFA2AD_TPADA2|macro|QuadSPI_SFA2AD_TPADA2
DECL|QuadSPI_SFAR_REG|macro|QuadSPI_SFAR_REG
DECL|QuadSPI_SFAR_SFADR_MASK|macro|QuadSPI_SFAR_SFADR_MASK
DECL|QuadSPI_SFAR_SFADR_SHIFT|macro|QuadSPI_SFAR_SFADR_SHIFT
DECL|QuadSPI_SFAR_SFADR|macro|QuadSPI_SFAR_SFADR
DECL|QuadSPI_SFB1AD_REG|macro|QuadSPI_SFB1AD_REG
DECL|QuadSPI_SFB1AD_TPADB1_MASK|macro|QuadSPI_SFB1AD_TPADB1_MASK
DECL|QuadSPI_SFB1AD_TPADB1_SHIFT|macro|QuadSPI_SFB1AD_TPADB1_SHIFT
DECL|QuadSPI_SFB1AD_TPADB1|macro|QuadSPI_SFB1AD_TPADB1
DECL|QuadSPI_SFB2AD_REG|macro|QuadSPI_SFB2AD_REG
DECL|QuadSPI_SFB2AD_TPADB2_MASK|macro|QuadSPI_SFB2AD_TPADB2_MASK
DECL|QuadSPI_SFB2AD_TPADB2_SHIFT|macro|QuadSPI_SFB2AD_TPADB2_SHIFT
DECL|QuadSPI_SFB2AD_TPADB2|macro|QuadSPI_SFB2AD_TPADB2
DECL|QuadSPI_SMPR_DDRSMP_MASK|macro|QuadSPI_SMPR_DDRSMP_MASK
DECL|QuadSPI_SMPR_DDRSMP_SHIFT|macro|QuadSPI_SMPR_DDRSMP_SHIFT
DECL|QuadSPI_SMPR_DDRSMP|macro|QuadSPI_SMPR_DDRSMP
DECL|QuadSPI_SMPR_FSDLY_MASK|macro|QuadSPI_SMPR_FSDLY_MASK
DECL|QuadSPI_SMPR_FSDLY_SHIFT|macro|QuadSPI_SMPR_FSDLY_SHIFT
DECL|QuadSPI_SMPR_FSPHS_MASK|macro|QuadSPI_SMPR_FSPHS_MASK
DECL|QuadSPI_SMPR_FSPHS_SHIFT|macro|QuadSPI_SMPR_FSPHS_SHIFT
DECL|QuadSPI_SMPR_HSDLY_MASK|macro|QuadSPI_SMPR_HSDLY_MASK
DECL|QuadSPI_SMPR_HSDLY_SHIFT|macro|QuadSPI_SMPR_HSDLY_SHIFT
DECL|QuadSPI_SMPR_HSENA_MASK|macro|QuadSPI_SMPR_HSENA_MASK
DECL|QuadSPI_SMPR_HSENA_SHIFT|macro|QuadSPI_SMPR_HSENA_SHIFT
DECL|QuadSPI_SMPR_HSPHS_MASK|macro|QuadSPI_SMPR_HSPHS_MASK
DECL|QuadSPI_SMPR_HSPHS_SHIFT|macro|QuadSPI_SMPR_HSPHS_SHIFT
DECL|QuadSPI_SMPR_REG|macro|QuadSPI_SMPR_REG
DECL|QuadSPI_SPNDST_DATLFT_MASK|macro|QuadSPI_SPNDST_DATLFT_MASK
DECL|QuadSPI_SPNDST_DATLFT_SHIFT|macro|QuadSPI_SPNDST_DATLFT_SHIFT
DECL|QuadSPI_SPNDST_DATLFT|macro|QuadSPI_SPNDST_DATLFT
DECL|QuadSPI_SPNDST_REG|macro|QuadSPI_SPNDST_REG
DECL|QuadSPI_SPNDST_SPDBUF_MASK|macro|QuadSPI_SPNDST_SPDBUF_MASK
DECL|QuadSPI_SPNDST_SPDBUF_SHIFT|macro|QuadSPI_SPNDST_SPDBUF_SHIFT
DECL|QuadSPI_SPNDST_SPDBUF|macro|QuadSPI_SPNDST_SPDBUF
DECL|QuadSPI_SPNDST_SUSPND_MASK|macro|QuadSPI_SPNDST_SUSPND_MASK
DECL|QuadSPI_SPNDST_SUSPND_SHIFT|macro|QuadSPI_SPNDST_SUSPND_SHIFT
DECL|QuadSPI_SPTRCLR_BFPTRC_MASK|macro|QuadSPI_SPTRCLR_BFPTRC_MASK
DECL|QuadSPI_SPTRCLR_BFPTRC_SHIFT|macro|QuadSPI_SPTRCLR_BFPTRC_SHIFT
DECL|QuadSPI_SPTRCLR_IPPTRC_MASK|macro|QuadSPI_SPTRCLR_IPPTRC_MASK
DECL|QuadSPI_SPTRCLR_IPPTRC_SHIFT|macro|QuadSPI_SPTRCLR_IPPTRC_SHIFT
DECL|QuadSPI_SPTRCLR_REG|macro|QuadSPI_SPTRCLR_REG
DECL|QuadSPI_SR_AHB0FUL_MASK|macro|QuadSPI_SR_AHB0FUL_MASK
DECL|QuadSPI_SR_AHB0FUL_SHIFT|macro|QuadSPI_SR_AHB0FUL_SHIFT
DECL|QuadSPI_SR_AHB0NE_MASK|macro|QuadSPI_SR_AHB0NE_MASK
DECL|QuadSPI_SR_AHB0NE_SHIFT|macro|QuadSPI_SR_AHB0NE_SHIFT
DECL|QuadSPI_SR_AHB1FUL_MASK|macro|QuadSPI_SR_AHB1FUL_MASK
DECL|QuadSPI_SR_AHB1FUL_SHIFT|macro|QuadSPI_SR_AHB1FUL_SHIFT
DECL|QuadSPI_SR_AHB1NE_MASK|macro|QuadSPI_SR_AHB1NE_MASK
DECL|QuadSPI_SR_AHB1NE_SHIFT|macro|QuadSPI_SR_AHB1NE_SHIFT
DECL|QuadSPI_SR_AHB2FUL_MASK|macro|QuadSPI_SR_AHB2FUL_MASK
DECL|QuadSPI_SR_AHB2FUL_SHIFT|macro|QuadSPI_SR_AHB2FUL_SHIFT
DECL|QuadSPI_SR_AHB2NE_MASK|macro|QuadSPI_SR_AHB2NE_MASK
DECL|QuadSPI_SR_AHB2NE_SHIFT|macro|QuadSPI_SR_AHB2NE_SHIFT
DECL|QuadSPI_SR_AHB3FUL_MASK|macro|QuadSPI_SR_AHB3FUL_MASK
DECL|QuadSPI_SR_AHB3FUL_SHIFT|macro|QuadSPI_SR_AHB3FUL_SHIFT
DECL|QuadSPI_SR_AHB3NE_MASK|macro|QuadSPI_SR_AHB3NE_MASK
DECL|QuadSPI_SR_AHB3NE_SHIFT|macro|QuadSPI_SR_AHB3NE_SHIFT
DECL|QuadSPI_SR_AHBGNT_MASK|macro|QuadSPI_SR_AHBGNT_MASK
DECL|QuadSPI_SR_AHBGNT_SHIFT|macro|QuadSPI_SR_AHBGNT_SHIFT
DECL|QuadSPI_SR_AHBTRN_MASK|macro|QuadSPI_SR_AHBTRN_MASK
DECL|QuadSPI_SR_AHBTRN_SHIFT|macro|QuadSPI_SR_AHBTRN_SHIFT
DECL|QuadSPI_SR_AHB_ACC_MASK|macro|QuadSPI_SR_AHB_ACC_MASK
DECL|QuadSPI_SR_AHB_ACC_SHIFT|macro|QuadSPI_SR_AHB_ACC_SHIFT
DECL|QuadSPI_SR_BUSY_MASK|macro|QuadSPI_SR_BUSY_MASK
DECL|QuadSPI_SR_BUSY_SHIFT|macro|QuadSPI_SR_BUSY_SHIFT
DECL|QuadSPI_SR_DLPSMP_MASK|macro|QuadSPI_SR_DLPSMP_MASK
DECL|QuadSPI_SR_DLPSMP_SHIFT|macro|QuadSPI_SR_DLPSMP_SHIFT
DECL|QuadSPI_SR_DLPSMP|macro|QuadSPI_SR_DLPSMP
DECL|QuadSPI_SR_IP_ACC_MASK|macro|QuadSPI_SR_IP_ACC_MASK
DECL|QuadSPI_SR_IP_ACC_SHIFT|macro|QuadSPI_SR_IP_ACC_SHIFT
DECL|QuadSPI_SR_REG|macro|QuadSPI_SR_REG
DECL|QuadSPI_SR_RESERVED_MASK|macro|QuadSPI_SR_RESERVED_MASK
DECL|QuadSPI_SR_RESERVED_SHIFT|macro|QuadSPI_SR_RESERVED_SHIFT
DECL|QuadSPI_SR_RXDMA_MASK|macro|QuadSPI_SR_RXDMA_MASK
DECL|QuadSPI_SR_RXDMA_SHIFT|macro|QuadSPI_SR_RXDMA_SHIFT
DECL|QuadSPI_SR_RXFULL_MASK|macro|QuadSPI_SR_RXFULL_MASK
DECL|QuadSPI_SR_RXFULL_SHIFT|macro|QuadSPI_SR_RXFULL_SHIFT
DECL|QuadSPI_SR_RXWE_MASK|macro|QuadSPI_SR_RXWE_MASK
DECL|QuadSPI_SR_RXWE_SHIFT|macro|QuadSPI_SR_RXWE_SHIFT
DECL|QuadSPI_SR_TXEDA_MASK|macro|QuadSPI_SR_TXEDA_MASK
DECL|QuadSPI_SR_TXEDA_SHIFT|macro|QuadSPI_SR_TXEDA_SHIFT
DECL|QuadSPI_SR_TXFULL_MASK|macro|QuadSPI_SR_TXFULL_MASK
DECL|QuadSPI_SR_TXFULL_SHIFT|macro|QuadSPI_SR_TXFULL_SHIFT
DECL|QuadSPI_TBDR_REG|macro|QuadSPI_TBDR_REG
DECL|QuadSPI_TBDR_TXDATA_MASK|macro|QuadSPI_TBDR_TXDATA_MASK
DECL|QuadSPI_TBDR_TXDATA_SHIFT|macro|QuadSPI_TBDR_TXDATA_SHIFT
DECL|QuadSPI_TBDR_TXDATA|macro|QuadSPI_TBDR_TXDATA
DECL|QuadSPI_TBSR_REG|macro|QuadSPI_TBSR_REG
DECL|QuadSPI_TBSR_TRBFL_MASK|macro|QuadSPI_TBSR_TRBFL_MASK
DECL|QuadSPI_TBSR_TRBFL_SHIFT|macro|QuadSPI_TBSR_TRBFL_SHIFT
DECL|QuadSPI_TBSR_TRBFL|macro|QuadSPI_TBSR_TRBFL
DECL|QuadSPI_TBSR_TRCTR_MASK|macro|QuadSPI_TBSR_TRCTR_MASK
DECL|QuadSPI_TBSR_TRCTR_SHIFT|macro|QuadSPI_TBSR_TRCTR_SHIFT
DECL|QuadSPI_TBSR_TRCTR|macro|QuadSPI_TBSR_TRCTR
DECL|QuadSPI_Type|typedef|} QuadSPI_Type, *QuadSPI_MemMapPtr;
DECL|R0|member|__IO uint32_t R0; /**< Data result register for HW triggers, offset: 0xC */
DECL|R1|member|__IO uint32_t R1; /**< Data result register for HW triggers, offset: 0x10 */
DECL|RACC|member|__IO uint32_t RACC; /**< Receive Accelerator Function Configuration, offset: 0x1C4 */
DECL|RAEM|member|__IO uint32_t RAEM; /**< Receive FIFO Almost Empty Threshold, offset: 0x198 */
DECL|RAFL|member|__IO uint32_t RAFL; /**< Receive FIFO Almost Full Threshold, offset: 0x19C */
DECL|RBCT|member|__IO uint32_t RBCT; /**< RX Buffer Control Register, offset: 0x110 */
DECL|RBDR|member|__IO uint32_t RBDR[32]; /**< RX Buffer Data Register, array offset: 0x200, array step: 0x4 */
DECL|RBSR|member|__I uint32_t RBSR; /**< RX Buffer Status Register, offset: 0x10C */
DECL|RCCR|member|__IO uint32_t RCCR; /**< Receive Clock Control Register, offset: 0xE0 */
DECL|RCMR|member|__IO uint32_t RCMR[2]; /**< Receive Classification Match Register for Class n, array offset: 0x1C8, array step: 0x4 */
DECL|RCR1|member|__IO uint32_t RCR1; /**< SAI Receive Configuration 1 Register, offset: 0x84 */
DECL|RCR2|member|__IO uint32_t RCR2; /**< SAI Receive Configuration 2 Register, offset: 0x88 */
DECL|RCR3|member|__IO uint32_t RCR3; /**< SAI Receive Configuration 3 Register, offset: 0x8C */
DECL|RCR4|member|__IO uint32_t RCR4; /**< SAI Receive Configuration 4 Register, offset: 0x90 */
DECL|RCR5|member|__IO uint32_t RCR5; /**< SAI Receive Configuration 5 Register, offset: 0x94 */
DECL|RCR|member|__IO uint32_t RCR; /**< Receive Control Register, offset: 0x84 */
DECL|RCR|member|__IO uint32_t RCR; /**< Receive Control Register, offset: 0xDC */
DECL|RCSR|member|__IO uint32_t RCSR; /**< SAI Receive Control Register, offset: 0x80 */
DECL|RDAR1|member|__IO uint32_t RDAR1; /**< Receive Descriptor Active Register - Ring 1, offset: 0x1E0 */
DECL|RDAR2|member|__IO uint32_t RDAR2; /**< Receive Descriptor Active Register - Ring 2, offset: 0x1E8 */
DECL|RDAR|member|__IO uint32_t RDAR; /**< Receive Descriptor Active Register, offset: 0x10 */
DECL|RDC_BASE_ADDRS|macro|RDC_BASE_ADDRS
DECL|RDC_BASE_PTRS|macro|RDC_BASE_PTRS
DECL|RDC_BASE_PTR|macro|RDC_BASE_PTR
DECL|RDC_BASE|macro|RDC_BASE
DECL|RDC_INTCTRL_RCI_EN_MASK|macro|RDC_INTCTRL_RCI_EN_MASK
DECL|RDC_INTCTRL_RCI_EN_SHIFT|macro|RDC_INTCTRL_RCI_EN_SHIFT
DECL|RDC_INTCTRL_REG|macro|RDC_INTCTRL_REG
DECL|RDC_INTCTRL|macro|RDC_INTCTRL
DECL|RDC_INTSTAT_INT_MASK|macro|RDC_INTSTAT_INT_MASK
DECL|RDC_INTSTAT_INT_SHIFT|macro|RDC_INTSTAT_INT_SHIFT
DECL|RDC_INTSTAT_REG|macro|RDC_INTSTAT_REG
DECL|RDC_INTSTAT|macro|RDC_INTSTAT
DECL|RDC_IRQS|macro|RDC_IRQS
DECL|RDC_IRQn|enumerator|RDC_IRQn = 39, /**< RDC interrupt request. */
DECL|RDC_MDA0|macro|RDC_MDA0
DECL|RDC_MDA10|macro|RDC_MDA10
DECL|RDC_MDA11|macro|RDC_MDA11
DECL|RDC_MDA12|macro|RDC_MDA12
DECL|RDC_MDA13|macro|RDC_MDA13
DECL|RDC_MDA14|macro|RDC_MDA14
DECL|RDC_MDA15|macro|RDC_MDA15
DECL|RDC_MDA16|macro|RDC_MDA16
DECL|RDC_MDA17|macro|RDC_MDA17
DECL|RDC_MDA18|macro|RDC_MDA18
DECL|RDC_MDA19|macro|RDC_MDA19
DECL|RDC_MDA1|macro|RDC_MDA1
DECL|RDC_MDA20|macro|RDC_MDA20
DECL|RDC_MDA21|macro|RDC_MDA21
DECL|RDC_MDA22|macro|RDC_MDA22
DECL|RDC_MDA23|macro|RDC_MDA23
DECL|RDC_MDA24|macro|RDC_MDA24
DECL|RDC_MDA25|macro|RDC_MDA25
DECL|RDC_MDA26|macro|RDC_MDA26
DECL|RDC_MDA27|macro|RDC_MDA27
DECL|RDC_MDA28|macro|RDC_MDA28
DECL|RDC_MDA29|macro|RDC_MDA29
DECL|RDC_MDA2|macro|RDC_MDA2
DECL|RDC_MDA30|macro|RDC_MDA30
DECL|RDC_MDA31|macro|RDC_MDA31
DECL|RDC_MDA3|macro|RDC_MDA3
DECL|RDC_MDA4|macro|RDC_MDA4
DECL|RDC_MDA5|macro|RDC_MDA5
DECL|RDC_MDA6|macro|RDC_MDA6
DECL|RDC_MDA7|macro|RDC_MDA7
DECL|RDC_MDA8|macro|RDC_MDA8
DECL|RDC_MDA9|macro|RDC_MDA9
DECL|RDC_MDA_DID_MASK|macro|RDC_MDA_DID_MASK
DECL|RDC_MDA_DID_SHIFT|macro|RDC_MDA_DID_SHIFT
DECL|RDC_MDA_DID|macro|RDC_MDA_DID
DECL|RDC_MDA_LCK_MASK|macro|RDC_MDA_LCK_MASK
DECL|RDC_MDA_LCK_SHIFT|macro|RDC_MDA_LCK_SHIFT
DECL|RDC_MDA_REG|macro|RDC_MDA_REG
DECL|RDC_MDA|macro|RDC_MDA
DECL|RDC_MRC0|macro|RDC_MRC0
DECL|RDC_MRC10|macro|RDC_MRC10
DECL|RDC_MRC11|macro|RDC_MRC11
DECL|RDC_MRC12|macro|RDC_MRC12
DECL|RDC_MRC13|macro|RDC_MRC13
DECL|RDC_MRC14|macro|RDC_MRC14
DECL|RDC_MRC15|macro|RDC_MRC15
DECL|RDC_MRC16|macro|RDC_MRC16
DECL|RDC_MRC17|macro|RDC_MRC17
DECL|RDC_MRC18|macro|RDC_MRC18
DECL|RDC_MRC19|macro|RDC_MRC19
DECL|RDC_MRC1|macro|RDC_MRC1
DECL|RDC_MRC20|macro|RDC_MRC20
DECL|RDC_MRC21|macro|RDC_MRC21
DECL|RDC_MRC22|macro|RDC_MRC22
DECL|RDC_MRC23|macro|RDC_MRC23
DECL|RDC_MRC24|macro|RDC_MRC24
DECL|RDC_MRC25|macro|RDC_MRC25
DECL|RDC_MRC26|macro|RDC_MRC26
DECL|RDC_MRC27|macro|RDC_MRC27
DECL|RDC_MRC28|macro|RDC_MRC28
DECL|RDC_MRC29|macro|RDC_MRC29
DECL|RDC_MRC2|macro|RDC_MRC2
DECL|RDC_MRC30|macro|RDC_MRC30
DECL|RDC_MRC31|macro|RDC_MRC31
DECL|RDC_MRC32|macro|RDC_MRC32
DECL|RDC_MRC33|macro|RDC_MRC33
DECL|RDC_MRC34|macro|RDC_MRC34
DECL|RDC_MRC35|macro|RDC_MRC35
DECL|RDC_MRC36|macro|RDC_MRC36
DECL|RDC_MRC37|macro|RDC_MRC37
DECL|RDC_MRC38|macro|RDC_MRC38
DECL|RDC_MRC39|macro|RDC_MRC39
DECL|RDC_MRC3|macro|RDC_MRC3
DECL|RDC_MRC40|macro|RDC_MRC40
DECL|RDC_MRC41|macro|RDC_MRC41
DECL|RDC_MRC42|macro|RDC_MRC42
DECL|RDC_MRC43|macro|RDC_MRC43
DECL|RDC_MRC44|macro|RDC_MRC44
DECL|RDC_MRC45|macro|RDC_MRC45
DECL|RDC_MRC46|macro|RDC_MRC46
DECL|RDC_MRC47|macro|RDC_MRC47
DECL|RDC_MRC48|macro|RDC_MRC48
DECL|RDC_MRC49|macro|RDC_MRC49
DECL|RDC_MRC4|macro|RDC_MRC4
DECL|RDC_MRC50|macro|RDC_MRC50
DECL|RDC_MRC51|macro|RDC_MRC51
DECL|RDC_MRC52|macro|RDC_MRC52
DECL|RDC_MRC53|macro|RDC_MRC53
DECL|RDC_MRC54|macro|RDC_MRC54
DECL|RDC_MRC5|macro|RDC_MRC5
DECL|RDC_MRC6|macro|RDC_MRC6
DECL|RDC_MRC7|macro|RDC_MRC7
DECL|RDC_MRC8|macro|RDC_MRC8
DECL|RDC_MRC9|macro|RDC_MRC9
DECL|RDC_MRC_D0R_MASK|macro|RDC_MRC_D0R_MASK
DECL|RDC_MRC_D0R_SHIFT|macro|RDC_MRC_D0R_SHIFT
DECL|RDC_MRC_D0W_MASK|macro|RDC_MRC_D0W_MASK
DECL|RDC_MRC_D0W_SHIFT|macro|RDC_MRC_D0W_SHIFT
DECL|RDC_MRC_D1R_MASK|macro|RDC_MRC_D1R_MASK
DECL|RDC_MRC_D1R_SHIFT|macro|RDC_MRC_D1R_SHIFT
DECL|RDC_MRC_D1W_MASK|macro|RDC_MRC_D1W_MASK
DECL|RDC_MRC_D1W_SHIFT|macro|RDC_MRC_D1W_SHIFT
DECL|RDC_MRC_D2R_MASK|macro|RDC_MRC_D2R_MASK
DECL|RDC_MRC_D2R_SHIFT|macro|RDC_MRC_D2R_SHIFT
DECL|RDC_MRC_D2W_MASK|macro|RDC_MRC_D2W_MASK
DECL|RDC_MRC_D2W_SHIFT|macro|RDC_MRC_D2W_SHIFT
DECL|RDC_MRC_D3R_MASK|macro|RDC_MRC_D3R_MASK
DECL|RDC_MRC_D3R_SHIFT|macro|RDC_MRC_D3R_SHIFT
DECL|RDC_MRC_D3W_MASK|macro|RDC_MRC_D3W_MASK
DECL|RDC_MRC_D3W_SHIFT|macro|RDC_MRC_D3W_SHIFT
DECL|RDC_MRC_ENA_MASK|macro|RDC_MRC_ENA_MASK
DECL|RDC_MRC_ENA_SHIFT|macro|RDC_MRC_ENA_SHIFT
DECL|RDC_MRC_LCK_MASK|macro|RDC_MRC_LCK_MASK
DECL|RDC_MRC_LCK_SHIFT|macro|RDC_MRC_LCK_SHIFT
DECL|RDC_MRC_REG|macro|RDC_MRC_REG
DECL|RDC_MRC|macro|RDC_MRC
DECL|RDC_MREA0|macro|RDC_MREA0
DECL|RDC_MREA10|macro|RDC_MREA10
DECL|RDC_MREA11|macro|RDC_MREA11
DECL|RDC_MREA12|macro|RDC_MREA12
DECL|RDC_MREA13|macro|RDC_MREA13
DECL|RDC_MREA14|macro|RDC_MREA14
DECL|RDC_MREA15|macro|RDC_MREA15
DECL|RDC_MREA16|macro|RDC_MREA16
DECL|RDC_MREA17|macro|RDC_MREA17
DECL|RDC_MREA18|macro|RDC_MREA18
DECL|RDC_MREA19|macro|RDC_MREA19
DECL|RDC_MREA1|macro|RDC_MREA1
DECL|RDC_MREA20|macro|RDC_MREA20
DECL|RDC_MREA21|macro|RDC_MREA21
DECL|RDC_MREA22|macro|RDC_MREA22
DECL|RDC_MREA23|macro|RDC_MREA23
DECL|RDC_MREA24|macro|RDC_MREA24
DECL|RDC_MREA25|macro|RDC_MREA25
DECL|RDC_MREA26|macro|RDC_MREA26
DECL|RDC_MREA27|macro|RDC_MREA27
DECL|RDC_MREA28|macro|RDC_MREA28
DECL|RDC_MREA29|macro|RDC_MREA29
DECL|RDC_MREA2|macro|RDC_MREA2
DECL|RDC_MREA30|macro|RDC_MREA30
DECL|RDC_MREA31|macro|RDC_MREA31
DECL|RDC_MREA32|macro|RDC_MREA32
DECL|RDC_MREA33|macro|RDC_MREA33
DECL|RDC_MREA34|macro|RDC_MREA34
DECL|RDC_MREA35|macro|RDC_MREA35
DECL|RDC_MREA36|macro|RDC_MREA36
DECL|RDC_MREA37|macro|RDC_MREA37
DECL|RDC_MREA38|macro|RDC_MREA38
DECL|RDC_MREA39|macro|RDC_MREA39
DECL|RDC_MREA3|macro|RDC_MREA3
DECL|RDC_MREA40|macro|RDC_MREA40
DECL|RDC_MREA41|macro|RDC_MREA41
DECL|RDC_MREA42|macro|RDC_MREA42
DECL|RDC_MREA43|macro|RDC_MREA43
DECL|RDC_MREA44|macro|RDC_MREA44
DECL|RDC_MREA45|macro|RDC_MREA45
DECL|RDC_MREA46|macro|RDC_MREA46
DECL|RDC_MREA47|macro|RDC_MREA47
DECL|RDC_MREA48|macro|RDC_MREA48
DECL|RDC_MREA49|macro|RDC_MREA49
DECL|RDC_MREA4|macro|RDC_MREA4
DECL|RDC_MREA50|macro|RDC_MREA50
DECL|RDC_MREA51|macro|RDC_MREA51
DECL|RDC_MREA52|macro|RDC_MREA52
DECL|RDC_MREA53|macro|RDC_MREA53
DECL|RDC_MREA54|macro|RDC_MREA54
DECL|RDC_MREA5|macro|RDC_MREA5
DECL|RDC_MREA6|macro|RDC_MREA6
DECL|RDC_MREA7|macro|RDC_MREA7
DECL|RDC_MREA8|macro|RDC_MREA8
DECL|RDC_MREA9|macro|RDC_MREA9
DECL|RDC_MREA_EADR_MASK|macro|RDC_MREA_EADR_MASK
DECL|RDC_MREA_EADR_SHIFT|macro|RDC_MREA_EADR_SHIFT
DECL|RDC_MREA_EADR|macro|RDC_MREA_EADR
DECL|RDC_MREA_REG|macro|RDC_MREA_REG
DECL|RDC_MREA|macro|RDC_MREA
DECL|RDC_MRSA0|macro|RDC_MRSA0
DECL|RDC_MRSA10|macro|RDC_MRSA10
DECL|RDC_MRSA11|macro|RDC_MRSA11
DECL|RDC_MRSA12|macro|RDC_MRSA12
DECL|RDC_MRSA13|macro|RDC_MRSA13
DECL|RDC_MRSA14|macro|RDC_MRSA14
DECL|RDC_MRSA15|macro|RDC_MRSA15
DECL|RDC_MRSA16|macro|RDC_MRSA16
DECL|RDC_MRSA17|macro|RDC_MRSA17
DECL|RDC_MRSA18|macro|RDC_MRSA18
DECL|RDC_MRSA19|macro|RDC_MRSA19
DECL|RDC_MRSA1|macro|RDC_MRSA1
DECL|RDC_MRSA20|macro|RDC_MRSA20
DECL|RDC_MRSA21|macro|RDC_MRSA21
DECL|RDC_MRSA22|macro|RDC_MRSA22
DECL|RDC_MRSA23|macro|RDC_MRSA23
DECL|RDC_MRSA24|macro|RDC_MRSA24
DECL|RDC_MRSA25|macro|RDC_MRSA25
DECL|RDC_MRSA26|macro|RDC_MRSA26
DECL|RDC_MRSA27|macro|RDC_MRSA27
DECL|RDC_MRSA28|macro|RDC_MRSA28
DECL|RDC_MRSA29|macro|RDC_MRSA29
DECL|RDC_MRSA2|macro|RDC_MRSA2
DECL|RDC_MRSA30|macro|RDC_MRSA30
DECL|RDC_MRSA31|macro|RDC_MRSA31
DECL|RDC_MRSA32|macro|RDC_MRSA32
DECL|RDC_MRSA33|macro|RDC_MRSA33
DECL|RDC_MRSA34|macro|RDC_MRSA34
DECL|RDC_MRSA35|macro|RDC_MRSA35
DECL|RDC_MRSA36|macro|RDC_MRSA36
DECL|RDC_MRSA37|macro|RDC_MRSA37
DECL|RDC_MRSA38|macro|RDC_MRSA38
DECL|RDC_MRSA39|macro|RDC_MRSA39
DECL|RDC_MRSA3|macro|RDC_MRSA3
DECL|RDC_MRSA40|macro|RDC_MRSA40
DECL|RDC_MRSA41|macro|RDC_MRSA41
DECL|RDC_MRSA42|macro|RDC_MRSA42
DECL|RDC_MRSA43|macro|RDC_MRSA43
DECL|RDC_MRSA44|macro|RDC_MRSA44
DECL|RDC_MRSA45|macro|RDC_MRSA45
DECL|RDC_MRSA46|macro|RDC_MRSA46
DECL|RDC_MRSA47|macro|RDC_MRSA47
DECL|RDC_MRSA48|macro|RDC_MRSA48
DECL|RDC_MRSA49|macro|RDC_MRSA49
DECL|RDC_MRSA4|macro|RDC_MRSA4
DECL|RDC_MRSA50|macro|RDC_MRSA50
DECL|RDC_MRSA51|macro|RDC_MRSA51
DECL|RDC_MRSA52|macro|RDC_MRSA52
DECL|RDC_MRSA53|macro|RDC_MRSA53
DECL|RDC_MRSA54|macro|RDC_MRSA54
DECL|RDC_MRSA5|macro|RDC_MRSA5
DECL|RDC_MRSA6|macro|RDC_MRSA6
DECL|RDC_MRSA7|macro|RDC_MRSA7
DECL|RDC_MRSA8|macro|RDC_MRSA8
DECL|RDC_MRSA9|macro|RDC_MRSA9
DECL|RDC_MRSA_REG|macro|RDC_MRSA_REG
DECL|RDC_MRSA_SADR_MASK|macro|RDC_MRSA_SADR_MASK
DECL|RDC_MRSA_SADR_SHIFT|macro|RDC_MRSA_SADR_SHIFT
DECL|RDC_MRSA_SADR|macro|RDC_MRSA_SADR
DECL|RDC_MRSA|macro|RDC_MRSA
DECL|RDC_MRVS0|macro|RDC_MRVS0
DECL|RDC_MRVS10|macro|RDC_MRVS10
DECL|RDC_MRVS11|macro|RDC_MRVS11
DECL|RDC_MRVS12|macro|RDC_MRVS12
DECL|RDC_MRVS13|macro|RDC_MRVS13
DECL|RDC_MRVS14|macro|RDC_MRVS14
DECL|RDC_MRVS15|macro|RDC_MRVS15
DECL|RDC_MRVS16|macro|RDC_MRVS16
DECL|RDC_MRVS17|macro|RDC_MRVS17
DECL|RDC_MRVS18|macro|RDC_MRVS18
DECL|RDC_MRVS19|macro|RDC_MRVS19
DECL|RDC_MRVS1|macro|RDC_MRVS1
DECL|RDC_MRVS20|macro|RDC_MRVS20
DECL|RDC_MRVS21|macro|RDC_MRVS21
DECL|RDC_MRVS22|macro|RDC_MRVS22
DECL|RDC_MRVS23|macro|RDC_MRVS23
DECL|RDC_MRVS24|macro|RDC_MRVS24
DECL|RDC_MRVS25|macro|RDC_MRVS25
DECL|RDC_MRVS26|macro|RDC_MRVS26
DECL|RDC_MRVS27|macro|RDC_MRVS27
DECL|RDC_MRVS28|macro|RDC_MRVS28
DECL|RDC_MRVS29|macro|RDC_MRVS29
DECL|RDC_MRVS2|macro|RDC_MRVS2
DECL|RDC_MRVS30|macro|RDC_MRVS30
DECL|RDC_MRVS31|macro|RDC_MRVS31
DECL|RDC_MRVS32|macro|RDC_MRVS32
DECL|RDC_MRVS33|macro|RDC_MRVS33
DECL|RDC_MRVS34|macro|RDC_MRVS34
DECL|RDC_MRVS35|macro|RDC_MRVS35
DECL|RDC_MRVS36|macro|RDC_MRVS36
DECL|RDC_MRVS37|macro|RDC_MRVS37
DECL|RDC_MRVS38|macro|RDC_MRVS38
DECL|RDC_MRVS39|macro|RDC_MRVS39
DECL|RDC_MRVS3|macro|RDC_MRVS3
DECL|RDC_MRVS40|macro|RDC_MRVS40
DECL|RDC_MRVS41|macro|RDC_MRVS41
DECL|RDC_MRVS42|macro|RDC_MRVS42
DECL|RDC_MRVS43|macro|RDC_MRVS43
DECL|RDC_MRVS44|macro|RDC_MRVS44
DECL|RDC_MRVS45|macro|RDC_MRVS45
DECL|RDC_MRVS46|macro|RDC_MRVS46
DECL|RDC_MRVS47|macro|RDC_MRVS47
DECL|RDC_MRVS48|macro|RDC_MRVS48
DECL|RDC_MRVS49|macro|RDC_MRVS49
DECL|RDC_MRVS4|macro|RDC_MRVS4
DECL|RDC_MRVS50|macro|RDC_MRVS50
DECL|RDC_MRVS51|macro|RDC_MRVS51
DECL|RDC_MRVS52|macro|RDC_MRVS52
DECL|RDC_MRVS53|macro|RDC_MRVS53
DECL|RDC_MRVS54|macro|RDC_MRVS54
DECL|RDC_MRVS5|macro|RDC_MRVS5
DECL|RDC_MRVS6|macro|RDC_MRVS6
DECL|RDC_MRVS7|macro|RDC_MRVS7
DECL|RDC_MRVS8|macro|RDC_MRVS8
DECL|RDC_MRVS9|macro|RDC_MRVS9
DECL|RDC_MRVS_AD_MASK|macro|RDC_MRVS_AD_MASK
DECL|RDC_MRVS_AD_SHIFT|macro|RDC_MRVS_AD_SHIFT
DECL|RDC_MRVS_REG|macro|RDC_MRVS_REG
DECL|RDC_MRVS_VADR_MASK|macro|RDC_MRVS_VADR_MASK
DECL|RDC_MRVS_VADR_SHIFT|macro|RDC_MRVS_VADR_SHIFT
DECL|RDC_MRVS_VADR|macro|RDC_MRVS_VADR
DECL|RDC_MRVS_VDID_MASK|macro|RDC_MRVS_VDID_MASK
DECL|RDC_MRVS_VDID_SHIFT|macro|RDC_MRVS_VDID_SHIFT
DECL|RDC_MRVS_VDID|macro|RDC_MRVS_VDID
DECL|RDC_MRVS|macro|RDC_MRVS
DECL|RDC_MemMapPtr|typedef|} RDC_Type, *RDC_MemMapPtr;
DECL|RDC_PDAP0|macro|RDC_PDAP0
DECL|RDC_PDAP100|macro|RDC_PDAP100
DECL|RDC_PDAP101|macro|RDC_PDAP101
DECL|RDC_PDAP102|macro|RDC_PDAP102
DECL|RDC_PDAP103|macro|RDC_PDAP103
DECL|RDC_PDAP104|macro|RDC_PDAP104
DECL|RDC_PDAP105|macro|RDC_PDAP105
DECL|RDC_PDAP106|macro|RDC_PDAP106
DECL|RDC_PDAP107|macro|RDC_PDAP107
DECL|RDC_PDAP108|macro|RDC_PDAP108
DECL|RDC_PDAP109|macro|RDC_PDAP109
DECL|RDC_PDAP10|macro|RDC_PDAP10
DECL|RDC_PDAP11|macro|RDC_PDAP11
DECL|RDC_PDAP12|macro|RDC_PDAP12
DECL|RDC_PDAP13|macro|RDC_PDAP13
DECL|RDC_PDAP14|macro|RDC_PDAP14
DECL|RDC_PDAP15|macro|RDC_PDAP15
DECL|RDC_PDAP16|macro|RDC_PDAP16
DECL|RDC_PDAP17|macro|RDC_PDAP17
DECL|RDC_PDAP18|macro|RDC_PDAP18
DECL|RDC_PDAP19|macro|RDC_PDAP19
DECL|RDC_PDAP1|macro|RDC_PDAP1
DECL|RDC_PDAP20|macro|RDC_PDAP20
DECL|RDC_PDAP21|macro|RDC_PDAP21
DECL|RDC_PDAP22|macro|RDC_PDAP22
DECL|RDC_PDAP23|macro|RDC_PDAP23
DECL|RDC_PDAP24|macro|RDC_PDAP24
DECL|RDC_PDAP25|macro|RDC_PDAP25
DECL|RDC_PDAP26|macro|RDC_PDAP26
DECL|RDC_PDAP27|macro|RDC_PDAP27
DECL|RDC_PDAP28|macro|RDC_PDAP28
DECL|RDC_PDAP29|macro|RDC_PDAP29
DECL|RDC_PDAP2|macro|RDC_PDAP2
DECL|RDC_PDAP30|macro|RDC_PDAP30
DECL|RDC_PDAP31|macro|RDC_PDAP31
DECL|RDC_PDAP32|macro|RDC_PDAP32
DECL|RDC_PDAP33|macro|RDC_PDAP33
DECL|RDC_PDAP34|macro|RDC_PDAP34
DECL|RDC_PDAP35|macro|RDC_PDAP35
DECL|RDC_PDAP36|macro|RDC_PDAP36
DECL|RDC_PDAP37|macro|RDC_PDAP37
DECL|RDC_PDAP38|macro|RDC_PDAP38
DECL|RDC_PDAP39|macro|RDC_PDAP39
DECL|RDC_PDAP3|macro|RDC_PDAP3
DECL|RDC_PDAP40|macro|RDC_PDAP40
DECL|RDC_PDAP41|macro|RDC_PDAP41
DECL|RDC_PDAP42|macro|RDC_PDAP42
DECL|RDC_PDAP43|macro|RDC_PDAP43
DECL|RDC_PDAP44|macro|RDC_PDAP44
DECL|RDC_PDAP45|macro|RDC_PDAP45
DECL|RDC_PDAP46|macro|RDC_PDAP46
DECL|RDC_PDAP47|macro|RDC_PDAP47
DECL|RDC_PDAP48|macro|RDC_PDAP48
DECL|RDC_PDAP49|macro|RDC_PDAP49
DECL|RDC_PDAP4|macro|RDC_PDAP4
DECL|RDC_PDAP50|macro|RDC_PDAP50
DECL|RDC_PDAP51|macro|RDC_PDAP51
DECL|RDC_PDAP52|macro|RDC_PDAP52
DECL|RDC_PDAP53|macro|RDC_PDAP53
DECL|RDC_PDAP54|macro|RDC_PDAP54
DECL|RDC_PDAP55|macro|RDC_PDAP55
DECL|RDC_PDAP56|macro|RDC_PDAP56
DECL|RDC_PDAP57|macro|RDC_PDAP57
DECL|RDC_PDAP58|macro|RDC_PDAP58
DECL|RDC_PDAP59|macro|RDC_PDAP59
DECL|RDC_PDAP5|macro|RDC_PDAP5
DECL|RDC_PDAP60|macro|RDC_PDAP60
DECL|RDC_PDAP61|macro|RDC_PDAP61
DECL|RDC_PDAP62|macro|RDC_PDAP62
DECL|RDC_PDAP63|macro|RDC_PDAP63
DECL|RDC_PDAP64|macro|RDC_PDAP64
DECL|RDC_PDAP65|macro|RDC_PDAP65
DECL|RDC_PDAP66|macro|RDC_PDAP66
DECL|RDC_PDAP67|macro|RDC_PDAP67
DECL|RDC_PDAP68|macro|RDC_PDAP68
DECL|RDC_PDAP69|macro|RDC_PDAP69
DECL|RDC_PDAP6|macro|RDC_PDAP6
DECL|RDC_PDAP70|macro|RDC_PDAP70
DECL|RDC_PDAP71|macro|RDC_PDAP71
DECL|RDC_PDAP72|macro|RDC_PDAP72
DECL|RDC_PDAP73|macro|RDC_PDAP73
DECL|RDC_PDAP74|macro|RDC_PDAP74
DECL|RDC_PDAP75|macro|RDC_PDAP75
DECL|RDC_PDAP76|macro|RDC_PDAP76
DECL|RDC_PDAP77|macro|RDC_PDAP77
DECL|RDC_PDAP78|macro|RDC_PDAP78
DECL|RDC_PDAP79|macro|RDC_PDAP79
DECL|RDC_PDAP7|macro|RDC_PDAP7
DECL|RDC_PDAP80|macro|RDC_PDAP80
DECL|RDC_PDAP81|macro|RDC_PDAP81
DECL|RDC_PDAP82|macro|RDC_PDAP82
DECL|RDC_PDAP83|macro|RDC_PDAP83
DECL|RDC_PDAP84|macro|RDC_PDAP84
DECL|RDC_PDAP85|macro|RDC_PDAP85
DECL|RDC_PDAP86|macro|RDC_PDAP86
DECL|RDC_PDAP87|macro|RDC_PDAP87
DECL|RDC_PDAP88|macro|RDC_PDAP88
DECL|RDC_PDAP89|macro|RDC_PDAP89
DECL|RDC_PDAP8|macro|RDC_PDAP8
DECL|RDC_PDAP90|macro|RDC_PDAP90
DECL|RDC_PDAP91|macro|RDC_PDAP91
DECL|RDC_PDAP92|macro|RDC_PDAP92
DECL|RDC_PDAP93|macro|RDC_PDAP93
DECL|RDC_PDAP94|macro|RDC_PDAP94
DECL|RDC_PDAP95|macro|RDC_PDAP95
DECL|RDC_PDAP96|macro|RDC_PDAP96
DECL|RDC_PDAP97|macro|RDC_PDAP97
DECL|RDC_PDAP98|macro|RDC_PDAP98
DECL|RDC_PDAP99|macro|RDC_PDAP99
DECL|RDC_PDAP9|macro|RDC_PDAP9
DECL|RDC_PDAP_D0R_MASK|macro|RDC_PDAP_D0R_MASK
DECL|RDC_PDAP_D0R_SHIFT|macro|RDC_PDAP_D0R_SHIFT
DECL|RDC_PDAP_D0W_MASK|macro|RDC_PDAP_D0W_MASK
DECL|RDC_PDAP_D0W_SHIFT|macro|RDC_PDAP_D0W_SHIFT
DECL|RDC_PDAP_D1R_MASK|macro|RDC_PDAP_D1R_MASK
DECL|RDC_PDAP_D1R_SHIFT|macro|RDC_PDAP_D1R_SHIFT
DECL|RDC_PDAP_D1W_MASK|macro|RDC_PDAP_D1W_MASK
DECL|RDC_PDAP_D1W_SHIFT|macro|RDC_PDAP_D1W_SHIFT
DECL|RDC_PDAP_D2R_MASK|macro|RDC_PDAP_D2R_MASK
DECL|RDC_PDAP_D2R_SHIFT|macro|RDC_PDAP_D2R_SHIFT
DECL|RDC_PDAP_D2W_MASK|macro|RDC_PDAP_D2W_MASK
DECL|RDC_PDAP_D2W_SHIFT|macro|RDC_PDAP_D2W_SHIFT
DECL|RDC_PDAP_D3R_MASK|macro|RDC_PDAP_D3R_MASK
DECL|RDC_PDAP_D3R_SHIFT|macro|RDC_PDAP_D3R_SHIFT
DECL|RDC_PDAP_D3W_MASK|macro|RDC_PDAP_D3W_MASK
DECL|RDC_PDAP_D3W_SHIFT|macro|RDC_PDAP_D3W_SHIFT
DECL|RDC_PDAP_LCK_MASK|macro|RDC_PDAP_LCK_MASK
DECL|RDC_PDAP_LCK_SHIFT|macro|RDC_PDAP_LCK_SHIFT
DECL|RDC_PDAP_REG|macro|RDC_PDAP_REG
DECL|RDC_PDAP_SREQ_MASK|macro|RDC_PDAP_SREQ_MASK
DECL|RDC_PDAP_SREQ_SHIFT|macro|RDC_PDAP_SREQ_SHIFT
DECL|RDC_PDAP|macro|RDC_PDAP
DECL|RDC_SEMAPHORE1_BASE_PTR|macro|RDC_SEMAPHORE1_BASE_PTR
DECL|RDC_SEMAPHORE1_BASE|macro|RDC_SEMAPHORE1_BASE
DECL|RDC_SEMAPHORE1_GATE0|macro|RDC_SEMAPHORE1_GATE0
DECL|RDC_SEMAPHORE1_GATE10|macro|RDC_SEMAPHORE1_GATE10
DECL|RDC_SEMAPHORE1_GATE11|macro|RDC_SEMAPHORE1_GATE11
DECL|RDC_SEMAPHORE1_GATE12|macro|RDC_SEMAPHORE1_GATE12
DECL|RDC_SEMAPHORE1_GATE13|macro|RDC_SEMAPHORE1_GATE13
DECL|RDC_SEMAPHORE1_GATE14|macro|RDC_SEMAPHORE1_GATE14
DECL|RDC_SEMAPHORE1_GATE15|macro|RDC_SEMAPHORE1_GATE15
DECL|RDC_SEMAPHORE1_GATE16|macro|RDC_SEMAPHORE1_GATE16
DECL|RDC_SEMAPHORE1_GATE17|macro|RDC_SEMAPHORE1_GATE17
DECL|RDC_SEMAPHORE1_GATE18|macro|RDC_SEMAPHORE1_GATE18
DECL|RDC_SEMAPHORE1_GATE19|macro|RDC_SEMAPHORE1_GATE19
DECL|RDC_SEMAPHORE1_GATE1|macro|RDC_SEMAPHORE1_GATE1
DECL|RDC_SEMAPHORE1_GATE20|macro|RDC_SEMAPHORE1_GATE20
DECL|RDC_SEMAPHORE1_GATE21|macro|RDC_SEMAPHORE1_GATE21
DECL|RDC_SEMAPHORE1_GATE22|macro|RDC_SEMAPHORE1_GATE22
DECL|RDC_SEMAPHORE1_GATE23|macro|RDC_SEMAPHORE1_GATE23
DECL|RDC_SEMAPHORE1_GATE24|macro|RDC_SEMAPHORE1_GATE24
DECL|RDC_SEMAPHORE1_GATE25|macro|RDC_SEMAPHORE1_GATE25
DECL|RDC_SEMAPHORE1_GATE26|macro|RDC_SEMAPHORE1_GATE26
DECL|RDC_SEMAPHORE1_GATE27|macro|RDC_SEMAPHORE1_GATE27
DECL|RDC_SEMAPHORE1_GATE28|macro|RDC_SEMAPHORE1_GATE28
DECL|RDC_SEMAPHORE1_GATE29|macro|RDC_SEMAPHORE1_GATE29
DECL|RDC_SEMAPHORE1_GATE2|macro|RDC_SEMAPHORE1_GATE2
DECL|RDC_SEMAPHORE1_GATE30|macro|RDC_SEMAPHORE1_GATE30
DECL|RDC_SEMAPHORE1_GATE31|macro|RDC_SEMAPHORE1_GATE31
DECL|RDC_SEMAPHORE1_GATE32|macro|RDC_SEMAPHORE1_GATE32
DECL|RDC_SEMAPHORE1_GATE33|macro|RDC_SEMAPHORE1_GATE33
DECL|RDC_SEMAPHORE1_GATE34|macro|RDC_SEMAPHORE1_GATE34
DECL|RDC_SEMAPHORE1_GATE35|macro|RDC_SEMAPHORE1_GATE35
DECL|RDC_SEMAPHORE1_GATE36|macro|RDC_SEMAPHORE1_GATE36
DECL|RDC_SEMAPHORE1_GATE37|macro|RDC_SEMAPHORE1_GATE37
DECL|RDC_SEMAPHORE1_GATE38|macro|RDC_SEMAPHORE1_GATE38
DECL|RDC_SEMAPHORE1_GATE39|macro|RDC_SEMAPHORE1_GATE39
DECL|RDC_SEMAPHORE1_GATE3|macro|RDC_SEMAPHORE1_GATE3
DECL|RDC_SEMAPHORE1_GATE40|macro|RDC_SEMAPHORE1_GATE40
DECL|RDC_SEMAPHORE1_GATE41|macro|RDC_SEMAPHORE1_GATE41
DECL|RDC_SEMAPHORE1_GATE42|macro|RDC_SEMAPHORE1_GATE42
DECL|RDC_SEMAPHORE1_GATE43|macro|RDC_SEMAPHORE1_GATE43
DECL|RDC_SEMAPHORE1_GATE44|macro|RDC_SEMAPHORE1_GATE44
DECL|RDC_SEMAPHORE1_GATE45|macro|RDC_SEMAPHORE1_GATE45
DECL|RDC_SEMAPHORE1_GATE46|macro|RDC_SEMAPHORE1_GATE46
DECL|RDC_SEMAPHORE1_GATE47|macro|RDC_SEMAPHORE1_GATE47
DECL|RDC_SEMAPHORE1_GATE48|macro|RDC_SEMAPHORE1_GATE48
DECL|RDC_SEMAPHORE1_GATE49|macro|RDC_SEMAPHORE1_GATE49
DECL|RDC_SEMAPHORE1_GATE4|macro|RDC_SEMAPHORE1_GATE4
DECL|RDC_SEMAPHORE1_GATE50|macro|RDC_SEMAPHORE1_GATE50
DECL|RDC_SEMAPHORE1_GATE51|macro|RDC_SEMAPHORE1_GATE51
DECL|RDC_SEMAPHORE1_GATE52|macro|RDC_SEMAPHORE1_GATE52
DECL|RDC_SEMAPHORE1_GATE53|macro|RDC_SEMAPHORE1_GATE53
DECL|RDC_SEMAPHORE1_GATE54|macro|RDC_SEMAPHORE1_GATE54
DECL|RDC_SEMAPHORE1_GATE55|macro|RDC_SEMAPHORE1_GATE55
DECL|RDC_SEMAPHORE1_GATE56|macro|RDC_SEMAPHORE1_GATE56
DECL|RDC_SEMAPHORE1_GATE57|macro|RDC_SEMAPHORE1_GATE57
DECL|RDC_SEMAPHORE1_GATE58|macro|RDC_SEMAPHORE1_GATE58
DECL|RDC_SEMAPHORE1_GATE59|macro|RDC_SEMAPHORE1_GATE59
DECL|RDC_SEMAPHORE1_GATE5|macro|RDC_SEMAPHORE1_GATE5
DECL|RDC_SEMAPHORE1_GATE60|macro|RDC_SEMAPHORE1_GATE60
DECL|RDC_SEMAPHORE1_GATE61|macro|RDC_SEMAPHORE1_GATE61
DECL|RDC_SEMAPHORE1_GATE62|macro|RDC_SEMAPHORE1_GATE62
DECL|RDC_SEMAPHORE1_GATE63|macro|RDC_SEMAPHORE1_GATE63
DECL|RDC_SEMAPHORE1_GATE6|macro|RDC_SEMAPHORE1_GATE6
DECL|RDC_SEMAPHORE1_GATE7|macro|RDC_SEMAPHORE1_GATE7
DECL|RDC_SEMAPHORE1_GATE8|macro|RDC_SEMAPHORE1_GATE8
DECL|RDC_SEMAPHORE1_GATE9|macro|RDC_SEMAPHORE1_GATE9
DECL|RDC_SEMAPHORE1_GATE|macro|RDC_SEMAPHORE1_GATE
DECL|RDC_SEMAPHORE1_RSTGT_R|macro|RDC_SEMAPHORE1_RSTGT_R
DECL|RDC_SEMAPHORE1_RSTGT_W|macro|RDC_SEMAPHORE1_RSTGT_W
DECL|RDC_SEMAPHORE1|macro|RDC_SEMAPHORE1
DECL|RDC_SEMAPHORE2_BASE_PTR|macro|RDC_SEMAPHORE2_BASE_PTR
DECL|RDC_SEMAPHORE2_BASE|macro|RDC_SEMAPHORE2_BASE
DECL|RDC_SEMAPHORE2_GATE0|macro|RDC_SEMAPHORE2_GATE0
DECL|RDC_SEMAPHORE2_GATE10|macro|RDC_SEMAPHORE2_GATE10
DECL|RDC_SEMAPHORE2_GATE11|macro|RDC_SEMAPHORE2_GATE11
DECL|RDC_SEMAPHORE2_GATE12|macro|RDC_SEMAPHORE2_GATE12
DECL|RDC_SEMAPHORE2_GATE13|macro|RDC_SEMAPHORE2_GATE13
DECL|RDC_SEMAPHORE2_GATE14|macro|RDC_SEMAPHORE2_GATE14
DECL|RDC_SEMAPHORE2_GATE15|macro|RDC_SEMAPHORE2_GATE15
DECL|RDC_SEMAPHORE2_GATE16|macro|RDC_SEMAPHORE2_GATE16
DECL|RDC_SEMAPHORE2_GATE17|macro|RDC_SEMAPHORE2_GATE17
DECL|RDC_SEMAPHORE2_GATE18|macro|RDC_SEMAPHORE2_GATE18
DECL|RDC_SEMAPHORE2_GATE19|macro|RDC_SEMAPHORE2_GATE19
DECL|RDC_SEMAPHORE2_GATE1|macro|RDC_SEMAPHORE2_GATE1
DECL|RDC_SEMAPHORE2_GATE20|macro|RDC_SEMAPHORE2_GATE20
DECL|RDC_SEMAPHORE2_GATE21|macro|RDC_SEMAPHORE2_GATE21
DECL|RDC_SEMAPHORE2_GATE22|macro|RDC_SEMAPHORE2_GATE22
DECL|RDC_SEMAPHORE2_GATE23|macro|RDC_SEMAPHORE2_GATE23
DECL|RDC_SEMAPHORE2_GATE24|macro|RDC_SEMAPHORE2_GATE24
DECL|RDC_SEMAPHORE2_GATE25|macro|RDC_SEMAPHORE2_GATE25
DECL|RDC_SEMAPHORE2_GATE26|macro|RDC_SEMAPHORE2_GATE26
DECL|RDC_SEMAPHORE2_GATE27|macro|RDC_SEMAPHORE2_GATE27
DECL|RDC_SEMAPHORE2_GATE28|macro|RDC_SEMAPHORE2_GATE28
DECL|RDC_SEMAPHORE2_GATE29|macro|RDC_SEMAPHORE2_GATE29
DECL|RDC_SEMAPHORE2_GATE2|macro|RDC_SEMAPHORE2_GATE2
DECL|RDC_SEMAPHORE2_GATE30|macro|RDC_SEMAPHORE2_GATE30
DECL|RDC_SEMAPHORE2_GATE31|macro|RDC_SEMAPHORE2_GATE31
DECL|RDC_SEMAPHORE2_GATE32|macro|RDC_SEMAPHORE2_GATE32
DECL|RDC_SEMAPHORE2_GATE33|macro|RDC_SEMAPHORE2_GATE33
DECL|RDC_SEMAPHORE2_GATE34|macro|RDC_SEMAPHORE2_GATE34
DECL|RDC_SEMAPHORE2_GATE35|macro|RDC_SEMAPHORE2_GATE35
DECL|RDC_SEMAPHORE2_GATE36|macro|RDC_SEMAPHORE2_GATE36
DECL|RDC_SEMAPHORE2_GATE37|macro|RDC_SEMAPHORE2_GATE37
DECL|RDC_SEMAPHORE2_GATE38|macro|RDC_SEMAPHORE2_GATE38
DECL|RDC_SEMAPHORE2_GATE39|macro|RDC_SEMAPHORE2_GATE39
DECL|RDC_SEMAPHORE2_GATE3|macro|RDC_SEMAPHORE2_GATE3
DECL|RDC_SEMAPHORE2_GATE40|macro|RDC_SEMAPHORE2_GATE40
DECL|RDC_SEMAPHORE2_GATE41|macro|RDC_SEMAPHORE2_GATE41
DECL|RDC_SEMAPHORE2_GATE42|macro|RDC_SEMAPHORE2_GATE42
DECL|RDC_SEMAPHORE2_GATE43|macro|RDC_SEMAPHORE2_GATE43
DECL|RDC_SEMAPHORE2_GATE44|macro|RDC_SEMAPHORE2_GATE44
DECL|RDC_SEMAPHORE2_GATE45|macro|RDC_SEMAPHORE2_GATE45
DECL|RDC_SEMAPHORE2_GATE46|macro|RDC_SEMAPHORE2_GATE46
DECL|RDC_SEMAPHORE2_GATE47|macro|RDC_SEMAPHORE2_GATE47
DECL|RDC_SEMAPHORE2_GATE48|macro|RDC_SEMAPHORE2_GATE48
DECL|RDC_SEMAPHORE2_GATE49|macro|RDC_SEMAPHORE2_GATE49
DECL|RDC_SEMAPHORE2_GATE4|macro|RDC_SEMAPHORE2_GATE4
DECL|RDC_SEMAPHORE2_GATE50|macro|RDC_SEMAPHORE2_GATE50
DECL|RDC_SEMAPHORE2_GATE51|macro|RDC_SEMAPHORE2_GATE51
DECL|RDC_SEMAPHORE2_GATE52|macro|RDC_SEMAPHORE2_GATE52
DECL|RDC_SEMAPHORE2_GATE53|macro|RDC_SEMAPHORE2_GATE53
DECL|RDC_SEMAPHORE2_GATE54|macro|RDC_SEMAPHORE2_GATE54
DECL|RDC_SEMAPHORE2_GATE55|macro|RDC_SEMAPHORE2_GATE55
DECL|RDC_SEMAPHORE2_GATE56|macro|RDC_SEMAPHORE2_GATE56
DECL|RDC_SEMAPHORE2_GATE57|macro|RDC_SEMAPHORE2_GATE57
DECL|RDC_SEMAPHORE2_GATE58|macro|RDC_SEMAPHORE2_GATE58
DECL|RDC_SEMAPHORE2_GATE59|macro|RDC_SEMAPHORE2_GATE59
DECL|RDC_SEMAPHORE2_GATE5|macro|RDC_SEMAPHORE2_GATE5
DECL|RDC_SEMAPHORE2_GATE60|macro|RDC_SEMAPHORE2_GATE60
DECL|RDC_SEMAPHORE2_GATE61|macro|RDC_SEMAPHORE2_GATE61
DECL|RDC_SEMAPHORE2_GATE62|macro|RDC_SEMAPHORE2_GATE62
DECL|RDC_SEMAPHORE2_GATE63|macro|RDC_SEMAPHORE2_GATE63
DECL|RDC_SEMAPHORE2_GATE6|macro|RDC_SEMAPHORE2_GATE6
DECL|RDC_SEMAPHORE2_GATE7|macro|RDC_SEMAPHORE2_GATE7
DECL|RDC_SEMAPHORE2_GATE8|macro|RDC_SEMAPHORE2_GATE8
DECL|RDC_SEMAPHORE2_GATE9|macro|RDC_SEMAPHORE2_GATE9
DECL|RDC_SEMAPHORE2_GATE|macro|RDC_SEMAPHORE2_GATE
DECL|RDC_SEMAPHORE2_RSTGT_R|macro|RDC_SEMAPHORE2_RSTGT_R
DECL|RDC_SEMAPHORE2_RSTGT_W|macro|RDC_SEMAPHORE2_RSTGT_W
DECL|RDC_SEMAPHORE2|macro|RDC_SEMAPHORE2
DECL|RDC_SEMAPHORE_BASE_ADDRS|macro|RDC_SEMAPHORE_BASE_ADDRS
DECL|RDC_SEMAPHORE_BASE_PTRS|macro|RDC_SEMAPHORE_BASE_PTRS
DECL|RDC_SEMAPHORE_GATE_GTFSM_MASK|macro|RDC_SEMAPHORE_GATE_GTFSM_MASK
DECL|RDC_SEMAPHORE_GATE_GTFSM_SHIFT|macro|RDC_SEMAPHORE_GATE_GTFSM_SHIFT
DECL|RDC_SEMAPHORE_GATE_GTFSM|macro|RDC_SEMAPHORE_GATE_GTFSM
DECL|RDC_SEMAPHORE_GATE_LDOM_MASK|macro|RDC_SEMAPHORE_GATE_LDOM_MASK
DECL|RDC_SEMAPHORE_GATE_LDOM_SHIFT|macro|RDC_SEMAPHORE_GATE_LDOM_SHIFT
DECL|RDC_SEMAPHORE_GATE_LDOM|macro|RDC_SEMAPHORE_GATE_LDOM
DECL|RDC_SEMAPHORE_GATE_REG|macro|RDC_SEMAPHORE_GATE_REG
DECL|RDC_SEMAPHORE_MemMapPtr|typedef|} RDC_SEMAPHORE_Type, *RDC_SEMAPHORE_MemMapPtr;
DECL|RDC_SEMAPHORE_RSTGT_R_REG|macro|RDC_SEMAPHORE_RSTGT_R_REG
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGMS_MASK|macro|RDC_SEMAPHORE_RSTGT_R_RSTGMS_MASK
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGMS_SHIFT|macro|RDC_SEMAPHORE_RSTGT_R_RSTGMS_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGMS|macro|RDC_SEMAPHORE_RSTGT_R_RSTGMS
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGSM_MASK|macro|RDC_SEMAPHORE_RSTGT_R_RSTGSM_MASK
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGSM_SHIFT|macro|RDC_SEMAPHORE_RSTGT_R_RSTGSM_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGSM|macro|RDC_SEMAPHORE_RSTGT_R_RSTGSM
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGTN_MASK|macro|RDC_SEMAPHORE_RSTGT_R_RSTGTN_MASK
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGTN_SHIFT|macro|RDC_SEMAPHORE_RSTGT_R_RSTGTN_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_R_RSTGTN|macro|RDC_SEMAPHORE_RSTGT_R_RSTGTN
DECL|RDC_SEMAPHORE_RSTGT_W_REG|macro|RDC_SEMAPHORE_RSTGT_W_REG
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGDP_MASK|macro|RDC_SEMAPHORE_RSTGT_W_RSTGDP_MASK
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGDP_SHIFT|macro|RDC_SEMAPHORE_RSTGT_W_RSTGDP_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGDP|macro|RDC_SEMAPHORE_RSTGT_W_RSTGDP
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGTN_MASK|macro|RDC_SEMAPHORE_RSTGT_W_RSTGTN_MASK
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGTN_SHIFT|macro|RDC_SEMAPHORE_RSTGT_W_RSTGTN_SHIFT
DECL|RDC_SEMAPHORE_RSTGT_W_RSTGTN|macro|RDC_SEMAPHORE_RSTGT_W_RSTGTN
DECL|RDC_SEMAPHORE_Type|typedef|} RDC_SEMAPHORE_Type, *RDC_SEMAPHORE_MemMapPtr;
DECL|RDC_STAT_DID_MASK|macro|RDC_STAT_DID_MASK
DECL|RDC_STAT_DID_SHIFT|macro|RDC_STAT_DID_SHIFT
DECL|RDC_STAT_DID|macro|RDC_STAT_DID
DECL|RDC_STAT_PDS_MASK|macro|RDC_STAT_PDS_MASK
DECL|RDC_STAT_PDS_SHIFT|macro|RDC_STAT_PDS_SHIFT
DECL|RDC_STAT_REG|macro|RDC_STAT_REG
DECL|RDC_STAT|macro|RDC_STAT
DECL|RDC_Type|typedef|} RDC_Type, *RDC_MemMapPtr;
DECL|RDC_VIR_NDID_MASK|macro|RDC_VIR_NDID_MASK
DECL|RDC_VIR_NDID_SHIFT|macro|RDC_VIR_NDID_SHIFT
DECL|RDC_VIR_NDID|macro|RDC_VIR_NDID
DECL|RDC_VIR_NMSTR_MASK|macro|RDC_VIR_NMSTR_MASK
DECL|RDC_VIR_NMSTR_SHIFT|macro|RDC_VIR_NMSTR_SHIFT
DECL|RDC_VIR_NMSTR|macro|RDC_VIR_NMSTR
DECL|RDC_VIR_NPER_MASK|macro|RDC_VIR_NPER_MASK
DECL|RDC_VIR_NPER_SHIFT|macro|RDC_VIR_NPER_SHIFT
DECL|RDC_VIR_NPER|macro|RDC_VIR_NPER
DECL|RDC_VIR_NRGN_MASK|macro|RDC_VIR_NRGN_MASK
DECL|RDC_VIR_NRGN_SHIFT|macro|RDC_VIR_NRGN_SHIFT
DECL|RDC_VIR_NRGN|macro|RDC_VIR_NRGN
DECL|RDC_VIR_REG|macro|RDC_VIR_REG
DECL|RDC_VIR|macro|RDC_VIR
DECL|RDC|macro|RDC
DECL|RDR|member|__I uint32_t RDR[1]; /**< SAI Receive Data Register, array offset: 0xA0, array step: 0x4 */
DECL|RDSR1|member|__IO uint32_t RDSR1; /**< Receive Descriptor Ring 1 Start Register, offset: 0x160 */
DECL|RDSR2|member|__IO uint32_t RDSR2; /**< Receive Descriptor Ring 2 Start Register, offset: 0x16C */
DECL|RDSR|member|__IO uint32_t RDSR; /**< Receive Descriptor Ring , offset: 0x180 */
DECL|READ_CTRL|member|__IO uint32_t READ_CTRL; /**< OTP Controller Write Data Register, offset: 0x30 */
DECL|READ_DDR_DLL_CTRL|member|__IO uint32_t READ_DDR_DLL_CTRL; /**< GPMI Double Rate Read DLL Control Register Description, offset: 0x100 */
DECL|READ_DDR_DLL_STS|member|__I uint32_t READ_DDR_DLL_STS; /**< GPMI Double Rate Read DLL Status Register Description, offset: 0x120 */
DECL|READ_FUSE_DATA|member|__IO uint32_t READ_FUSE_DATA; /**< OTP Controller Read Data Register, offset: 0x40 */
DECL|REDVAL|member|__IO uint32_t REDVAL; /**< ACC READ VALUE, offset: 0x820 */
DECL|REFTRIMH|member|__IO uint32_t REFTRIMH; /**< ADC Ref Trim High, offset: 0x438 */
DECL|REFTRIML|member|__IO uint32_t REFTRIML; /**< ADC Ref Trim Low, offset: 0x434 */
DECL|REG_1P1|member|__IO uint32_t REG_1P1; /**< Regulator 1P1 Register, offset: 0x110 */
DECL|REG_2P5|member|__IO uint32_t REG_2P5; /**< Regulator 2P5 Register, offset: 0x130 */
DECL|REG_3P0|member|__IO uint32_t REG_3P0; /**< Regulator 3P0 Register, offset: 0x120 */
DECL|REG_CORE|member|__IO uint32_t REG_CORE; /**< Digital Regulator Core Register, offset: 0x140 */
DECL|RESERVED_0|member|uint8_t RESERVED_0[104];
DECL|RESERVED_0|member|uint8_t RESERVED_0[10];
DECL|RESERVED_0|member|uint8_t RESERVED_0[11];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[12];
DECL|RESERVED_0|member|uint8_t RESERVED_0[13];
DECL|RESERVED_0|member|uint8_t RESERVED_0[14];
DECL|RESERVED_0|member|uint8_t RESERVED_0[15];
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[16];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[1];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2032];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[20];
DECL|RESERVED_0|member|uint8_t RESERVED_0[212];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[24];
DECL|RESERVED_0|member|uint8_t RESERVED_0[272];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[28];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[2];
DECL|RESERVED_0|member|uint8_t RESERVED_0[32];
DECL|RESERVED_0|member|uint8_t RESERVED_0[32];
DECL|RESERVED_0|member|uint8_t RESERVED_0[32];
DECL|RESERVED_0|member|uint8_t RESERVED_0[336];
DECL|RESERVED_0|member|uint8_t RESERVED_0[36];
DECL|RESERVED_0|member|uint8_t RESERVED_0[384];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[3];
DECL|RESERVED_0|member|uint8_t RESERVED_0[40];
DECL|RESERVED_0|member|uint8_t RESERVED_0[416];
DECL|RESERVED_0|member|uint8_t RESERVED_0[44];
DECL|RESERVED_0|member|uint8_t RESERVED_0[48];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[4];
DECL|RESERVED_0|member|uint8_t RESERVED_0[512];
DECL|RESERVED_0|member|uint8_t RESERVED_0[572];
DECL|RESERVED_0|member|uint8_t RESERVED_0[5];
DECL|RESERVED_0|member|uint8_t RESERVED_0[5];
DECL|RESERVED_0|member|uint8_t RESERVED_0[5];
DECL|RESERVED_0|member|uint8_t RESERVED_0[5];
DECL|RESERVED_0|member|uint8_t RESERVED_0[60];
DECL|RESERVED_0|member|uint8_t RESERVED_0[6];
DECL|RESERVED_0|member|uint8_t RESERVED_0[6];
DECL|RESERVED_0|member|uint8_t RESERVED_0[6];
DECL|RESERVED_0|member|uint8_t RESERVED_0[6];
DECL|RESERVED_0|member|uint8_t RESERVED_0[7];
DECL|RESERVED_0|member|uint8_t RESERVED_0[7];
DECL|RESERVED_0|member|uint8_t RESERVED_0[7];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[8];
DECL|RESERVED_0|member|uint8_t RESERVED_0[96];
DECL|RESERVED_0|member|uint8_t RESERVED_0[9];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[12];
DECL|RESERVED_10|member|uint8_t RESERVED_10[28];
DECL|RESERVED_10|member|uint8_t RESERVED_10[32];
DECL|RESERVED_10|member|uint8_t RESERVED_10[8];
DECL|RESERVED_11|member|uint8_t RESERVED_11[104];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[12];
DECL|RESERVED_11|member|uint8_t RESERVED_11[24];
DECL|RESERVED_11|member|uint8_t RESERVED_11[4];
DECL|RESERVED_12|member|uint8_t RESERVED_12[108];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[12];
DECL|RESERVED_12|member|uint8_t RESERVED_12[4];
DECL|RESERVED_12|member|uint8_t RESERVED_12[8];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[12];
DECL|RESERVED_13|member|uint8_t RESERVED_13[1];
DECL|RESERVED_13|member|uint8_t RESERVED_13[4];
DECL|RESERVED_13|member|uint8_t RESERVED_13[4];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[12];
DECL|RESERVED_14|member|uint8_t RESERVED_14[20];
DECL|RESERVED_14|member|uint8_t RESERVED_14[4];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[12];
DECL|RESERVED_15|member|uint8_t RESERVED_15[2];
DECL|RESERVED_15|member|uint8_t RESERVED_15[508];
DECL|RESERVED_15|member|uint8_t RESERVED_15[8];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[12];
DECL|RESERVED_16|member|uint8_t RESERVED_16[24];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[12];
DECL|RESERVED_17|member|uint8_t RESERVED_17[4];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[12];
DECL|RESERVED_18|member|uint8_t RESERVED_18[284];
DECL|RESERVED_18|member|uint8_t RESERVED_18[4];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[12];
DECL|RESERVED_19|member|uint8_t RESERVED_19[16];
DECL|RESERVED_19|member|uint8_t RESERVED_19[488];
DECL|RESERVED_1|member|uint8_t RESERVED_1[108];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[12];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[16];
DECL|RESERVED_1|member|uint8_t RESERVED_1[200];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[20];
DECL|RESERVED_1|member|uint8_t RESERVED_1[240];
DECL|RESERVED_1|member|uint8_t RESERVED_1[24];
DECL|RESERVED_1|member|uint8_t RESERVED_1[284];
DECL|RESERVED_1|member|uint8_t RESERVED_1[28];
DECL|RESERVED_1|member|uint8_t RESERVED_1[28];
DECL|RESERVED_1|member|uint8_t RESERVED_1[2];
DECL|RESERVED_1|member|uint8_t RESERVED_1[3];
DECL|RESERVED_1|member|uint8_t RESERVED_1[464];
DECL|RESERVED_1|member|uint8_t RESERVED_1[48];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[4];
DECL|RESERVED_1|member|uint8_t RESERVED_1[60];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[8];
DECL|RESERVED_1|member|uint8_t RESERVED_1[956];
DECL|RESERVED_1|member|uint8_t RESERVED_1[996];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[12];
DECL|RESERVED_20|member|uint8_t RESERVED_20[28];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[12];
DECL|RESERVED_21|member|uint8_t RESERVED_21[32];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[12];
DECL|RESERVED_22|member|uint8_t RESERVED_22[140];
DECL|RESERVED_22|member|uint8_t RESERVED_22[4];
DECL|RESERVED_23|member|uint8_t RESERVED_23[104];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_23|member|uint8_t RESERVED_23[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[108];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_24|member|uint8_t RESERVED_24[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[12];
DECL|RESERVED_25|member|uint8_t RESERVED_25[1];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[12];
DECL|RESERVED_26|member|uint8_t RESERVED_26[52];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[12];
DECL|RESERVED_27|member|uint8_t RESERVED_27[4];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[12];
DECL|RESERVED_28|member|uint8_t RESERVED_28[4];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[12];
DECL|RESERVED_29|member|uint8_t RESERVED_29[24];
DECL|RESERVED_2|member|uint8_t RESERVED_2[112];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[12];
DECL|RESERVED_2|member|uint8_t RESERVED_2[1448];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[16];
DECL|RESERVED_2|member|uint8_t RESERVED_2[196];
DECL|RESERVED_2|member|uint8_t RESERVED_2[1];
DECL|RESERVED_2|member|uint8_t RESERVED_2[28];
DECL|RESERVED_2|member|uint8_t RESERVED_2[28];
DECL|RESERVED_2|member|uint8_t RESERVED_2[28];
DECL|RESERVED_2|member|uint8_t RESERVED_2[2];
DECL|RESERVED_2|member|uint8_t RESERVED_2[32];
DECL|RESERVED_2|member|uint8_t RESERVED_2[384];
DECL|RESERVED_2|member|uint8_t RESERVED_2[48];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[4];
DECL|RESERVED_2|member|uint8_t RESERVED_2[84];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_2|member|uint8_t RESERVED_2[8];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[12];
DECL|RESERVED_30|member|uint8_t RESERVED_30[32];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_31|member|uint8_t RESERVED_31[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_32|member|uint8_t RESERVED_32[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_33|member|uint8_t RESERVED_33[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_34|member|uint8_t RESERVED_34[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[12];
DECL|RESERVED_35|member|uint8_t RESERVED_35[28];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_36|member|uint8_t RESERVED_36[12];
DECL|RESERVED_37|member|uint8_t RESERVED_37[12];
DECL|RESERVED_37|member|uint8_t RESERVED_37[92];
DECL|RESERVED_38|member|uint8_t RESERVED_38[12];
DECL|RESERVED_38|member|uint8_t RESERVED_38[12];
DECL|RESERVED_39|member|uint8_t RESERVED_39[12];
DECL|RESERVED_39|member|uint8_t RESERVED_39[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[1024];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[12];
DECL|RESERVED_3|member|uint8_t RESERVED_3[136];
DECL|RESERVED_3|member|uint8_t RESERVED_3[16];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[20];
DECL|RESERVED_3|member|uint8_t RESERVED_3[24];
DECL|RESERVED_3|member|uint8_t RESERVED_3[28];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2];
DECL|RESERVED_3|member|uint8_t RESERVED_3[2];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[4];
DECL|RESERVED_3|member|uint8_t RESERVED_3[584];
DECL|RESERVED_3|member|uint8_t RESERVED_3[8];
DECL|RESERVED_3|member|uint8_t RESERVED_3[956];
DECL|RESERVED_40|member|uint8_t RESERVED_40[12];
DECL|RESERVED_40|member|uint8_t RESERVED_40[796];
DECL|RESERVED_41|member|uint8_t RESERVED_41[12];
DECL|RESERVED_41|member|uint8_t RESERVED_41[12];
DECL|RESERVED_42|member|uint8_t RESERVED_42[12];
DECL|RESERVED_42|member|uint8_t RESERVED_42[12];
DECL|RESERVED_43|member|uint8_t RESERVED_43[12];
DECL|RESERVED_43|member|uint8_t RESERVED_43[12];
DECL|RESERVED_44|member|uint8_t RESERVED_44[12];
DECL|RESERVED_44|member|uint8_t RESERVED_44[12];
DECL|RESERVED_45|member|uint8_t RESERVED_45[12];
DECL|RESERVED_45|member|uint8_t RESERVED_45[12];
DECL|RESERVED_46|member|uint8_t RESERVED_46[12];
DECL|RESERVED_46|member|uint8_t RESERVED_46[12];
DECL|RESERVED_47|member|uint8_t RESERVED_47[12];
DECL|RESERVED_48|member|uint8_t RESERVED_48[12];
DECL|RESERVED_49|member|uint8_t RESERVED_49[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[128];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[12];
DECL|RESERVED_4|member|uint8_t RESERVED_4[16];
DECL|RESERVED_4|member|uint8_t RESERVED_4[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[28];
DECL|RESERVED_4|member|uint8_t RESERVED_4[2];
DECL|RESERVED_4|member|uint8_t RESERVED_4[48];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[4];
DECL|RESERVED_4|member|uint8_t RESERVED_4[60];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[8];
DECL|RESERVED_4|member|uint8_t RESERVED_4[96];
DECL|RESERVED_50|member|uint8_t RESERVED_50[220];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[12];
DECL|RESERVED_5|member|uint8_t RESERVED_5[24];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[28];
DECL|RESERVED_5|member|uint8_t RESERVED_5[2956];
DECL|RESERVED_5|member|uint8_t RESERVED_5[32];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[4];
DECL|RESERVED_5|member|uint8_t RESERVED_5[64];
DECL|RESERVED_5|member|uint8_t RESERVED_5[64];
DECL|RESERVED_5|member|uint8_t RESERVED_5[8];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[12];
DECL|RESERVED_6|member|uint8_t RESERVED_6[16];
DECL|RESERVED_6|member|uint8_t RESERVED_6[240];
DECL|RESERVED_6|member|uint8_t RESERVED_6[28];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[4];
DECL|RESERVED_6|member|uint8_t RESERVED_6[60];
DECL|RESERVED_6|member|uint8_t RESERVED_6[876];
DECL|RESERVED_6|member|uint8_t RESERVED_6[896];
DECL|RESERVED_7|member|uint8_t RESERVED_7[112];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[12];
DECL|RESERVED_7|member|uint8_t RESERVED_7[28];
DECL|RESERVED_7|member|uint8_t RESERVED_7[32];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[4];
DECL|RESERVED_7|member|uint8_t RESERVED_7[8];
DECL|RESERVED_8|member|uint8_t RESERVED_8[128];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[12];
DECL|RESERVED_8|member|uint8_t RESERVED_8[16];
DECL|RESERVED_8|member|uint8_t RESERVED_8[4];
DECL|RESERVED_8|member|uint8_t RESERVED_8[4];
DECL|RESERVED_8|member|uint8_t RESERVED_8[728];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[12];
DECL|RESERVED_9|member|uint8_t RESERVED_9[28];
DECL|RESERVED_9|member|uint8_t RESERVED_9[4];
DECL|RESERVED_9|member|uint8_t RESERVED_9[8];
DECL|RESET|member|__I uint32_t RESET; /**< Reset Register, offset: 0x24 */
DECL|RESP0|member|__IO uint32_t RESP0; /**< Value of OTP Bank4 Word0 (Secure JTAG Response Field), offset: 0x600 */
DECL|RFCR|member|__IO uint32_t RFCR; /**< Receive FIFO Configuration Register, offset: 0x18 */
DECL|RFR|member|__I uint32_t RFR[1]; /**< SAI Receive FIFO Register, array offset: 0xC0, array step: 0x4 */
DECL|RFSR|member|__I uint32_t RFSR; /**< Receive FIFO Status Register, offset: 0x1C */
DECL|RL_CLR|member|__IO uint32_t RL_CLR; /**< eLCDIF General Control Register, offset: 0x8 */
DECL|RL_SET|member|__IO uint32_t RL_SET; /**< eLCDIF General Control Register, offset: 0x4 */
DECL|RL_TOG|member|__IO uint32_t RL_TOG; /**< eLCDIF General Control Register, offset: 0xC */
DECL|RL|member|__IO uint32_t RL; /**< eLCDIF General Control Register, offset: 0x0 */
DECL|RMON_R_BC_PKT|member|__I uint32_t RMON_R_BC_PKT; /**< Rx Broadcast Packets Statistic Register, offset: 0x288 */
DECL|RMON_R_CRC_ALIGN|member|__I uint32_t RMON_R_CRC_ALIGN; /**< Rx Packets with CRC/Align Error Statistic Register, offset: 0x290 */
DECL|RMON_R_FRAG|member|__I uint32_t RMON_R_FRAG; /**< Rx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x29C */
DECL|RMON_R_JAB|member|__I uint32_t RMON_R_JAB; /**< Rx Packets Greater Than MAX_FL Bytes and Bad CRC Statistic Register, offset: 0x2A0 */
DECL|RMON_R_MC_PKT|member|__I uint32_t RMON_R_MC_PKT; /**< Rx Multicast Packets Statistic Register, offset: 0x28C */
DECL|RMON_R_OCTETS|member|__I uint32_t RMON_R_OCTETS; /**< Rx Octets Statistic Register, offset: 0x2C4 */
DECL|RMON_R_OVERSIZE|member|__I uint32_t RMON_R_OVERSIZE; /**< Rx Packets Greater Than MAX_FL and Good CRC Statistic Register, offset: 0x298 */
DECL|RMON_R_P1024TO2047|member|__I uint32_t RMON_R_P1024TO2047; /**< Rx 1024- to 2047-Byte Packets Statistic Register, offset: 0x2BC */
DECL|RMON_R_P128TO255|member|__I uint32_t RMON_R_P128TO255; /**< Rx 128- to 255-Byte Packets Statistic Register, offset: 0x2B0 */
DECL|RMON_R_P256TO511|member|__I uint32_t RMON_R_P256TO511; /**< Rx 256- to 511-Byte Packets Statistic Register, offset: 0x2B4 */
DECL|RMON_R_P512TO1023|member|__I uint32_t RMON_R_P512TO1023; /**< Rx 512- to 1023-Byte Packets Statistic Register, offset: 0x2B8 */
DECL|RMON_R_P64|member|__I uint32_t RMON_R_P64; /**< Rx 64-Byte Packets Statistic Register, offset: 0x2A8 */
DECL|RMON_R_P65TO127|member|__I uint32_t RMON_R_P65TO127; /**< Rx 65- to 127-Byte Packets Statistic Register, offset: 0x2AC */
DECL|RMON_R_PACKETS|member|__I uint32_t RMON_R_PACKETS; /**< Rx Packet Count Statistic Register, offset: 0x284 */
DECL|RMON_R_P_GTE2048|member|__I uint32_t RMON_R_P_GTE2048; /**< Rx Packets Greater than 2048 Bytes Statistic Register, offset: 0x2C0 */
DECL|RMON_R_RESVD_0|member|__I uint32_t RMON_R_RESVD_0; /**< RMON Reserved Register, offset: 0x2A4 */
DECL|RMON_R_UNDERSIZE|member|__I uint32_t RMON_R_UNDERSIZE; /**< Rx Packets with Less Than 64 Bytes and Good CRC Statistic Register, offset: 0x294 */
DECL|RMON_T_BC_PKT|member|__I uint32_t RMON_T_BC_PKT; /**< Tx Broadcast Packets Statistic Register, offset: 0x208 */
DECL|RMON_T_COL|member|__I uint32_t RMON_T_COL; /**< Tx Collision Count Statistic Register, offset: 0x224 */
DECL|RMON_T_CRC_ALIGN|member|__I uint32_t RMON_T_CRC_ALIGN; /**< Tx Packets with CRC/Align Error Statistic Register, offset: 0x210 */
DECL|RMON_T_DROP|member|__I uint32_t RMON_T_DROP; /**< Incorrectly Counted Frames Statistic Register, offset: 0x200 */
DECL|RMON_T_FRAG|member|__I uint32_t RMON_T_FRAG; /**< Tx Packets Less Than 64 Bytes and Bad CRC Statistic Register, offset: 0x21C */
DECL|RMON_T_JAB|member|__I uint32_t RMON_T_JAB; /**< Tx Packets Greater Than MAX_FL bytes and Bad CRC Statistic Register, offset: 0x220 */
DECL|RMON_T_MC_PKT|member|__I uint32_t RMON_T_MC_PKT; /**< Tx Multicast Packets Statistic Register, offset: 0x20C */
DECL|RMON_T_OCTETS|member|__I uint32_t RMON_T_OCTETS; /**< Tx Octets Statistic Register, offset: 0x244 */
DECL|RMON_T_OVERSIZE|member|__I uint32_t RMON_T_OVERSIZE; /**< Tx Packets GT MAX_FL bytes and Good CRC Statistic Register, offset: 0x218 */
DECL|RMON_T_P1024TO2047|member|__I uint32_t RMON_T_P1024TO2047; /**< Tx 1024- to 2047-byte Packets Statistic Register, offset: 0x23C */
DECL|RMON_T_P128TO255|member|__I uint32_t RMON_T_P128TO255; /**< Tx 128- to 255-byte Packets Statistic Register, offset: 0x230 */
DECL|RMON_T_P256TO511|member|__I uint32_t RMON_T_P256TO511; /**< Tx 256- to 511-byte Packets Statistic Register, offset: 0x234 */
DECL|RMON_T_P512TO1023|member|__I uint32_t RMON_T_P512TO1023; /**< Tx 512- to 1023-byte Packets Statistic Register, offset: 0x238 */
DECL|RMON_T_P64|member|__I uint32_t RMON_T_P64; /**< Tx 64-Byte Packets Statistic Register, offset: 0x228 */
DECL|RMON_T_P65TO127|member|__I uint32_t RMON_T_P65TO127; /**< Tx 65- to 127-byte Packets Statistic Register, offset: 0x22C */
DECL|RMON_T_PACKETS|member|__I uint32_t RMON_T_PACKETS; /**< Tx Packet Count Statistic Register, offset: 0x204 */
DECL|RMON_T_P_GTE2048|member|__I uint32_t RMON_T_P_GTE2048; /**< Tx Packets Greater Than 2048 Bytes Statistic Register, offset: 0x240 */
DECL|RMON_T_UNDERSIZE|member|__I uint32_t RMON_T_UNDERSIZE; /**< Tx Packets Less Than Bytes and Good CRC Statistic Register, offset: 0x214 */
DECL|RMR|member|__IO uint32_t RMR; /**< SAI Receive Mask Register, offset: 0xE0 */
DECL|ROMC_BASE_ADDRS|macro|ROMC_BASE_ADDRS
DECL|ROMC_BASE_PTRS|macro|ROMC_BASE_PTRS
DECL|ROMC_BASE_PTR|macro|ROMC_BASE_PTR
DECL|ROMC_BASE|macro|ROMC_BASE
DECL|ROMC_MemMapPtr|typedef|} ROMC_Type, *ROMC_MemMapPtr;
DECL|ROMC_ROMPATCH0A|macro|ROMC_ROMPATCH0A
DECL|ROMC_ROMPATCH0D|macro|ROMC_ROMPATCH0D
DECL|ROMC_ROMPATCH10A|macro|ROMC_ROMPATCH10A
DECL|ROMC_ROMPATCH11A|macro|ROMC_ROMPATCH11A
DECL|ROMC_ROMPATCH12A|macro|ROMC_ROMPATCH12A
DECL|ROMC_ROMPATCH13A|macro|ROMC_ROMPATCH13A
DECL|ROMC_ROMPATCH14A|macro|ROMC_ROMPATCH14A
DECL|ROMC_ROMPATCH15A|macro|ROMC_ROMPATCH15A
DECL|ROMC_ROMPATCH1A|macro|ROMC_ROMPATCH1A
DECL|ROMC_ROMPATCH1D|macro|ROMC_ROMPATCH1D
DECL|ROMC_ROMPATCH2A|macro|ROMC_ROMPATCH2A
DECL|ROMC_ROMPATCH2D|macro|ROMC_ROMPATCH2D
DECL|ROMC_ROMPATCH3A|macro|ROMC_ROMPATCH3A
DECL|ROMC_ROMPATCH3D|macro|ROMC_ROMPATCH3D
DECL|ROMC_ROMPATCH4A|macro|ROMC_ROMPATCH4A
DECL|ROMC_ROMPATCH4D|macro|ROMC_ROMPATCH4D
DECL|ROMC_ROMPATCH5A|macro|ROMC_ROMPATCH5A
DECL|ROMC_ROMPATCH5D|macro|ROMC_ROMPATCH5D
DECL|ROMC_ROMPATCH6A|macro|ROMC_ROMPATCH6A
DECL|ROMC_ROMPATCH6D|macro|ROMC_ROMPATCH6D
DECL|ROMC_ROMPATCH7A|macro|ROMC_ROMPATCH7A
DECL|ROMC_ROMPATCH7D|macro|ROMC_ROMPATCH7D
DECL|ROMC_ROMPATCH8A|macro|ROMC_ROMPATCH8A
DECL|ROMC_ROMPATCH9A|macro|ROMC_ROMPATCH9A
DECL|ROMC_ROMPATCHA_ADDRX_MASK|macro|ROMC_ROMPATCHA_ADDRX_MASK
DECL|ROMC_ROMPATCHA_ADDRX_SHIFT|macro|ROMC_ROMPATCHA_ADDRX_SHIFT
DECL|ROMC_ROMPATCHA_ADDRX|macro|ROMC_ROMPATCHA_ADDRX
DECL|ROMC_ROMPATCHA_REG|macro|ROMC_ROMPATCHA_REG
DECL|ROMC_ROMPATCHA_THUMBX_MASK|macro|ROMC_ROMPATCHA_THUMBX_MASK
DECL|ROMC_ROMPATCHA_THUMBX_SHIFT|macro|ROMC_ROMPATCHA_THUMBX_SHIFT
DECL|ROMC_ROMPATCHA|macro|ROMC_ROMPATCHA
DECL|ROMC_ROMPATCHCNTL_DATAFIX_MASK|macro|ROMC_ROMPATCHCNTL_DATAFIX_MASK
DECL|ROMC_ROMPATCHCNTL_DATAFIX_SHIFT|macro|ROMC_ROMPATCHCNTL_DATAFIX_SHIFT
DECL|ROMC_ROMPATCHCNTL_DATAFIX|macro|ROMC_ROMPATCHCNTL_DATAFIX
DECL|ROMC_ROMPATCHCNTL_DIS_MASK|macro|ROMC_ROMPATCHCNTL_DIS_MASK
DECL|ROMC_ROMPATCHCNTL_DIS_SHIFT|macro|ROMC_ROMPATCHCNTL_DIS_SHIFT
DECL|ROMC_ROMPATCHCNTL_REG|macro|ROMC_ROMPATCHCNTL_REG
DECL|ROMC_ROMPATCHCNTL|macro|ROMC_ROMPATCHCNTL
DECL|ROMC_ROMPATCHD_DATAX_MASK|macro|ROMC_ROMPATCHD_DATAX_MASK
DECL|ROMC_ROMPATCHD_DATAX_SHIFT|macro|ROMC_ROMPATCHD_DATAX_SHIFT
DECL|ROMC_ROMPATCHD_DATAX|macro|ROMC_ROMPATCHD_DATAX
DECL|ROMC_ROMPATCHD_REG|macro|ROMC_ROMPATCHD_REG
DECL|ROMC_ROMPATCHD|macro|ROMC_ROMPATCHD
DECL|ROMC_ROMPATCHENH_REG|macro|ROMC_ROMPATCHENH_REG
DECL|ROMC_ROMPATCHENH|macro|ROMC_ROMPATCHENH
DECL|ROMC_ROMPATCHENL_ENABLE_MASK|macro|ROMC_ROMPATCHENL_ENABLE_MASK
DECL|ROMC_ROMPATCHENL_ENABLE_SHIFT|macro|ROMC_ROMPATCHENL_ENABLE_SHIFT
DECL|ROMC_ROMPATCHENL_ENABLE|macro|ROMC_ROMPATCHENL_ENABLE
DECL|ROMC_ROMPATCHENL_REG|macro|ROMC_ROMPATCHENL_REG
DECL|ROMC_ROMPATCHENL|macro|ROMC_ROMPATCHENL
DECL|ROMC_ROMPATCHSR_REG|macro|ROMC_ROMPATCHSR_REG
DECL|ROMC_ROMPATCHSR_SOURCE_MASK|macro|ROMC_ROMPATCHSR_SOURCE_MASK
DECL|ROMC_ROMPATCHSR_SOURCE_SHIFT|macro|ROMC_ROMPATCHSR_SOURCE_SHIFT
DECL|ROMC_ROMPATCHSR_SOURCE|macro|ROMC_ROMPATCHSR_SOURCE
DECL|ROMC_ROMPATCHSR_SW_MASK|macro|ROMC_ROMPATCHSR_SW_MASK
DECL|ROMC_ROMPATCHSR_SW_SHIFT|macro|ROMC_ROMPATCHSR_SW_SHIFT
DECL|ROMC_ROMPATCHSR|macro|ROMC_ROMPATCHSR
DECL|ROMC_Type|typedef|} ROMC_Type, *ROMC_MemMapPtr;
DECL|ROMC|macro|ROMC
DECL|ROMPATCHA|member|__IO uint32_t ROMPATCHA[16]; /**< ROMC Address Registers, array offset: 0x100, array step: 0x4 */
DECL|ROMPATCHCNTL|member|__IO uint32_t ROMPATCHCNTL; /**< ROMC Control Register, offset: 0xF4 */
DECL|ROMPATCHD|member|__IO uint32_t ROMPATCHD[8]; /**< ROMC Data Registers, array offset: 0xD4, array step: 0x4 */
DECL|ROMPATCHENH|member|__I uint32_t ROMPATCHENH; /**< ROMC Enable Register High, offset: 0xF8 */
DECL|ROMPATCHENL|member|__IO uint32_t ROMPATCHENL; /**< ROMC Enable Register Low, offset: 0xFC */
DECL|ROMPATCHSR|member|__IO uint32_t ROMPATCHSR; /**< ROMC Status Register, offset: 0x208 */
DECL|RR|member|__I uint32_t RR[4]; /**< Processor B Receive Register 0, array offset: 0x10, array step: 0x4 */
DECL|RSEM|member|__IO uint32_t RSEM; /**< Receive FIFO Section Empty Threshold, offset: 0x194 */
DECL|RSER|member|__IO uint32_t RSER; /**< Interrupt and DMA Request Select and Enable Register, offset: 0x164 */
DECL|RSFL|member|__IO uint32_t RSFL; /**< Receive FIFO Section Full Threshold, offset: 0x190 */
DECL|RSMA|member|__IO uint32_t RSMA; /**< Receive Slot Mask Register A, offset: 0xEC */
DECL|RSMB|member|__IO uint32_t RSMB; /**< Receive Slot Mask Register B, offset: 0xF0 */
DECL|RSTGT_R|member|__IO uint16_t RSTGT_R; /**< Reset Gate Read,offset: 0x40 */
DECL|RSTGT_W|member|__IO uint16_t RSTGT_W; /**< Reset Gate Write,offset: 0x40 */
DECL|RSTGT|member|__IO uint16_t RSTGT; /**< Semaphores (Secure) Reset GATE n, offset: 0x100 */
DECL|RSTNTF|member|__IO uint16_t RSTNTF; /**< Semaphores (Secure) Reset IRQ Notification, offset: 0x104 */
DECL|RTB|member|__IO uint32_t RTB; /**< OnCE Real-Time Buffer,offset: 0x18 */
DECL|RX14MASK|member|__IO uint32_t RX14MASK; /**< Rx Buffer 14 Mask Register, offset: 0x14 */
DECL|RX15MASK|member|__IO uint32_t RX15MASK; /**< Rx Buffer 15 Mask Register, offset: 0x18 */
DECL|RXDATA|member|__I uint32_t RXDATA; /**< Receive Data Register, offset: 0x0 */
DECL|RXFGMASK|member|__IO uint32_t RXFGMASK; /**< Rx FIFO Global Mask Register, offset: 0x48 */
DECL|RXFIR|member|__I uint32_t RXFIR; /**< Rx FIFO Information Register, offset: 0x4C */
DECL|RXIC|member|__IO uint32_t RXIC[3]; /**< Receive Interrupt Coalescing Register, array offset: 0x100, array step: 0x4 */
DECL|RXIMR|member|__IO uint32_t RXIMR[64]; /**< Rx Individual Mask Registers, array offset: 0x880, array step: 0x4 */
DECL|RXMGMASK|member|__IO uint32_t RXMGMASK; /**< Rx Mailboxes Global Mask Register, offset: 0x10 */
DECL|RX_CLR|member|__IO uint32_t RX_CLR; /**< USB PHY Receiver Control Register, offset: 0x28 */
DECL|RX_SET|member|__IO uint32_t RX_SET; /**< USB PHY Receiver Control Register, offset: 0x24 */
DECL|RX_TOG|member|__IO uint32_t RX_TOG; /**< USB PHY Receiver Control Register, offset: 0x2C */
DECL|RX|member|__I uint32_t RX[4]; /**< Receive Data Register n, array offset: 0xA0, array step: 0x4 */
DECL|RX|member|__IO uint32_t RX; /**< USB PHY Receiver Control Register, offset: 0x20 */
DECL|Reserved0_IRQn|enumerator|Reserved0_IRQn = 3, /**< Reserved */
DECL|Reserved1_IRQn|enumerator|Reserved1_IRQn = 9, /**< Reserved */
DECL|Reserved2_IRQn|enumerator|Reserved2_IRQn = 112, /**< Reserved */
DECL|Reserved3_IRQn|enumerator|Reserved3_IRQn = 113, /**< Reserved */
DECL|Reserved4_IRQn|enumerator|Reserved4_IRQn = 114, /**< Reserved */
DECL|Reserved5_IRQn|enumerator|Reserved5_IRQn = 115, /**< Reserved */
DECL|SACADD|member|__IO uint32_t SACADD; /**< SSI AC97 Command Address Register, offset: 0x3C */
DECL|SACCDIS|member|__O uint32_t SACCDIS; /**< SSI AC97 Channel Disable Register, offset: 0x58 */
DECL|SACCEN|member|__O uint32_t SACCEN; /**< SSI AC97 Channel Enable Register, offset: 0x54 */
DECL|SACCST|member|__I uint32_t SACCST; /**< SSI AC97 Channel Status Register, offset: 0x50 */
DECL|SACDAT|member|__IO uint32_t SACDAT; /**< SSI AC97 Command Data Register, offset: 0x40 */
DECL|SACNT|member|__IO uint32_t SACNT; /**< SSI AC97 Control Register, offset: 0x38 */
DECL|SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT|member|__IO uint32_t SAI1_IPP_IND_SAI_RXBCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x7F4 */
DECL|SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0|member|__IO uint32_t SAI1_IPP_IND_SAI_RXDATA_SELECT_INPUT_0; /**< Select Input Register, offset: 0x7F8 */
DECL|SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT|member|__IO uint32_t SAI1_IPP_IND_SAI_RXSYNC_SELECT_INPUT; /**< Select Input Register, offset: 0x7FC */
DECL|SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT|member|__IO uint32_t SAI1_IPP_IND_SAI_TXBCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x800 */
DECL|SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT|member|__IO uint32_t SAI1_IPP_IND_SAI_TXSYNC_SELECT_INPUT; /**< Select Input Register, offset: 0x804 */
DECL|SAI1_IRQn|enumerator|SAI1_IRQn = 97, /**< SAI1 interrupt request. */
DECL|SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT|member|__IO uint32_t SAI2_IPP_IND_SAI_RXBCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x808 */
DECL|SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0|member|__IO uint32_t SAI2_IPP_IND_SAI_RXDATA_SELECT_INPUT_0; /**< Select Input Register, offset: 0x80C */
DECL|SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT|member|__IO uint32_t SAI2_IPP_IND_SAI_RXSYNC_SELECT_INPUT; /**< Select Input Register, offset: 0x810 */
DECL|SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT|member|__IO uint32_t SAI2_IPP_IND_SAI_TXBCLK_SELECT_INPUT; /**< Select Input Register, offset: 0x814 */
DECL|SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT|member|__IO uint32_t SAI2_IPP_IND_SAI_TXSYNC_SELECT_INPUT; /**< Select Input Register, offset: 0x818 */
DECL|SAI2_IRQn|enumerator|SAI2_IRQn = 98, /**< SAI2 interrupt request. */
DECL|SAICR|member|__IO uint32_t SAICR; /**< Serial Audio Interface Control Register, offset: 0xD0 */
DECL|SAISR|member|__I uint32_t SAISR; /**< Serial Audio Interface Status Register, offset: 0xCC */
DECL|SAI_IRQS|macro|SAI_IRQS
DECL|SATAG|member|__IO uint32_t SATAG; /**< SSI AC97 Tag Register, offset: 0x44 */
DECL|SBMR1|member|__I uint32_t SBMR1; /**< SRC Boot Mode Register 1, offset: 0x4 */
DECL|SBMR2|member|__I uint32_t SBMR2; /**< SRC Boot Mode Register 2, offset: 0x1C */
DECL|SCR|member|__IO uint32_t SCR; /**< SPDIF Configuration Register, offset: 0x0 */
DECL|SCR|member|__IO uint32_t SCR; /**< SRC Control Register, offset: 0x0 */
DECL|SCR|member|__IO uint32_t SCR; /**< SSI Control Register, offset: 0x10 */
DECL|SCS_CLR|member|__IO uint32_t SCS_CLR; /**< Software Controllable Signals Register, offset: 0x68 */
DECL|SCS_SET|member|__IO uint32_t SCS_SET; /**< Software Controllable Signals Register, offset: 0x64 */
DECL|SCS_TOG|member|__IO uint32_t SCS_TOG; /**< Software Controllable Signals Register, offset: 0x6C */
DECL|SCS|member|__IO uint32_t SCS; /**< Software Controllable Signals Register, offset: 0x60 */
DECL|SDMAARM_BASE_ADDRS|macro|SDMAARM_BASE_ADDRS
DECL|SDMAARM_BASE_PTRS|macro|SDMAARM_BASE_PTRS
DECL|SDMAARM_BASE_PTR|macro|SDMAARM_BASE_PTR
DECL|SDMAARM_BASE|macro|SDMAARM_BASE
DECL|SDMAARM_CHN0ADDR_CHN0ADDR_MASK|macro|SDMAARM_CHN0ADDR_CHN0ADDR_MASK
DECL|SDMAARM_CHN0ADDR_CHN0ADDR_SHIFT|macro|SDMAARM_CHN0ADDR_CHN0ADDR_SHIFT
DECL|SDMAARM_CHN0ADDR_CHN0ADDR|macro|SDMAARM_CHN0ADDR_CHN0ADDR
DECL|SDMAARM_CHN0ADDR_REG|macro|SDMAARM_CHN0ADDR_REG
DECL|SDMAARM_CHN0ADDR_SMSZ_MASK|macro|SDMAARM_CHN0ADDR_SMSZ_MASK
DECL|SDMAARM_CHN0ADDR_SMSZ_SHIFT|macro|SDMAARM_CHN0ADDR_SMSZ_SHIFT
DECL|SDMAARM_CHN0ADDR|macro|SDMAARM_CHN0ADDR
DECL|SDMAARM_CHNENBL0|macro|SDMAARM_CHNENBL0
DECL|SDMAARM_CHNENBL10|macro|SDMAARM_CHNENBL10
DECL|SDMAARM_CHNENBL11|macro|SDMAARM_CHNENBL11
DECL|SDMAARM_CHNENBL12|macro|SDMAARM_CHNENBL12
DECL|SDMAARM_CHNENBL13|macro|SDMAARM_CHNENBL13
DECL|SDMAARM_CHNENBL14|macro|SDMAARM_CHNENBL14
DECL|SDMAARM_CHNENBL15|macro|SDMAARM_CHNENBL15
DECL|SDMAARM_CHNENBL16|macro|SDMAARM_CHNENBL16
DECL|SDMAARM_CHNENBL17|macro|SDMAARM_CHNENBL17
DECL|SDMAARM_CHNENBL18|macro|SDMAARM_CHNENBL18
DECL|SDMAARM_CHNENBL19|macro|SDMAARM_CHNENBL19
DECL|SDMAARM_CHNENBL1|macro|SDMAARM_CHNENBL1
DECL|SDMAARM_CHNENBL20|macro|SDMAARM_CHNENBL20
DECL|SDMAARM_CHNENBL21|macro|SDMAARM_CHNENBL21
DECL|SDMAARM_CHNENBL22|macro|SDMAARM_CHNENBL22
DECL|SDMAARM_CHNENBL23|macro|SDMAARM_CHNENBL23
DECL|SDMAARM_CHNENBL24|macro|SDMAARM_CHNENBL24
DECL|SDMAARM_CHNENBL25|macro|SDMAARM_CHNENBL25
DECL|SDMAARM_CHNENBL26|macro|SDMAARM_CHNENBL26
DECL|SDMAARM_CHNENBL27|macro|SDMAARM_CHNENBL27
DECL|SDMAARM_CHNENBL28|macro|SDMAARM_CHNENBL28
DECL|SDMAARM_CHNENBL29|macro|SDMAARM_CHNENBL29
DECL|SDMAARM_CHNENBL2|macro|SDMAARM_CHNENBL2
DECL|SDMAARM_CHNENBL30|macro|SDMAARM_CHNENBL30
DECL|SDMAARM_CHNENBL31|macro|SDMAARM_CHNENBL31
DECL|SDMAARM_CHNENBL32|macro|SDMAARM_CHNENBL32
DECL|SDMAARM_CHNENBL33|macro|SDMAARM_CHNENBL33
DECL|SDMAARM_CHNENBL34|macro|SDMAARM_CHNENBL34
DECL|SDMAARM_CHNENBL35|macro|SDMAARM_CHNENBL35
DECL|SDMAARM_CHNENBL36|macro|SDMAARM_CHNENBL36
DECL|SDMAARM_CHNENBL37|macro|SDMAARM_CHNENBL37
DECL|SDMAARM_CHNENBL38|macro|SDMAARM_CHNENBL38
DECL|SDMAARM_CHNENBL39|macro|SDMAARM_CHNENBL39
DECL|SDMAARM_CHNENBL3|macro|SDMAARM_CHNENBL3
DECL|SDMAARM_CHNENBL40|macro|SDMAARM_CHNENBL40
DECL|SDMAARM_CHNENBL41|macro|SDMAARM_CHNENBL41
DECL|SDMAARM_CHNENBL42|macro|SDMAARM_CHNENBL42
DECL|SDMAARM_CHNENBL43|macro|SDMAARM_CHNENBL43
DECL|SDMAARM_CHNENBL44|macro|SDMAARM_CHNENBL44
DECL|SDMAARM_CHNENBL45|macro|SDMAARM_CHNENBL45
DECL|SDMAARM_CHNENBL46|macro|SDMAARM_CHNENBL46
DECL|SDMAARM_CHNENBL47|macro|SDMAARM_CHNENBL47
DECL|SDMAARM_CHNENBL4|macro|SDMAARM_CHNENBL4
DECL|SDMAARM_CHNENBL5|macro|SDMAARM_CHNENBL5
DECL|SDMAARM_CHNENBL6|macro|SDMAARM_CHNENBL6
DECL|SDMAARM_CHNENBL7|macro|SDMAARM_CHNENBL7
DECL|SDMAARM_CHNENBL8|macro|SDMAARM_CHNENBL8
DECL|SDMAARM_CHNENBL9|macro|SDMAARM_CHNENBL9
DECL|SDMAARM_CHNENBL_ENBLn_MASK|macro|SDMAARM_CHNENBL_ENBLn_MASK
DECL|SDMAARM_CHNENBL_ENBLn_SHIFT|macro|SDMAARM_CHNENBL_ENBLn_SHIFT
DECL|SDMAARM_CHNENBL_ENBLn|macro|SDMAARM_CHNENBL_ENBLn
DECL|SDMAARM_CHNENBL_REG|macro|SDMAARM_CHNENBL_REG
DECL|SDMAARM_CHNENBL|macro|SDMAARM_CHNENBL
DECL|SDMAARM_CONFIG_ACR_MASK|macro|SDMAARM_CONFIG_ACR_MASK
DECL|SDMAARM_CONFIG_ACR_SHIFT|macro|SDMAARM_CONFIG_ACR_SHIFT
DECL|SDMAARM_CONFIG_CSM_MASK|macro|SDMAARM_CONFIG_CSM_MASK
DECL|SDMAARM_CONFIG_CSM_SHIFT|macro|SDMAARM_CONFIG_CSM_SHIFT
DECL|SDMAARM_CONFIG_CSM|macro|SDMAARM_CONFIG_CSM
DECL|SDMAARM_CONFIG_DSPDMA_MASK|macro|SDMAARM_CONFIG_DSPDMA_MASK
DECL|SDMAARM_CONFIG_DSPDMA_SHIFT|macro|SDMAARM_CONFIG_DSPDMA_SHIFT
DECL|SDMAARM_CONFIG_REG|macro|SDMAARM_CONFIG_REG
DECL|SDMAARM_CONFIG_RTDOBS_MASK|macro|SDMAARM_CONFIG_RTDOBS_MASK
DECL|SDMAARM_CONFIG_RTDOBS_SHIFT|macro|SDMAARM_CONFIG_RTDOBS_SHIFT
DECL|SDMAARM_CONFIG|macro|SDMAARM_CONFIG
DECL|SDMAARM_DSPOVR_DO_MASK|macro|SDMAARM_DSPOVR_DO_MASK
DECL|SDMAARM_DSPOVR_DO_SHIFT|macro|SDMAARM_DSPOVR_DO_SHIFT
DECL|SDMAARM_DSPOVR_DO|macro|SDMAARM_DSPOVR_DO
DECL|SDMAARM_DSPOVR_REG|macro|SDMAARM_DSPOVR_REG
DECL|SDMAARM_DSPOVR|macro|SDMAARM_DSPOVR
DECL|SDMAARM_EVTERRDBG_CHNERR_MASK|macro|SDMAARM_EVTERRDBG_CHNERR_MASK
DECL|SDMAARM_EVTERRDBG_CHNERR_SHIFT|macro|SDMAARM_EVTERRDBG_CHNERR_SHIFT
DECL|SDMAARM_EVTERRDBG_CHNERR|macro|SDMAARM_EVTERRDBG_CHNERR
DECL|SDMAARM_EVTERRDBG_REG|macro|SDMAARM_EVTERRDBG_REG
DECL|SDMAARM_EVTERRDBG|macro|SDMAARM_EVTERRDBG
DECL|SDMAARM_EVTERR_CHNERR_MASK|macro|SDMAARM_EVTERR_CHNERR_MASK
DECL|SDMAARM_EVTERR_CHNERR_SHIFT|macro|SDMAARM_EVTERR_CHNERR_SHIFT
DECL|SDMAARM_EVTERR_CHNERR|macro|SDMAARM_EVTERR_CHNERR
DECL|SDMAARM_EVTERR_REG|macro|SDMAARM_EVTERR_REG
DECL|SDMAARM_EVTERR|macro|SDMAARM_EVTERR
DECL|SDMAARM_EVTOVR_EO_MASK|macro|SDMAARM_EVTOVR_EO_MASK
DECL|SDMAARM_EVTOVR_EO_SHIFT|macro|SDMAARM_EVTOVR_EO_SHIFT
DECL|SDMAARM_EVTOVR_EO|macro|SDMAARM_EVTOVR_EO
DECL|SDMAARM_EVTOVR_REG|macro|SDMAARM_EVTOVR_REG
DECL|SDMAARM_EVTOVR|macro|SDMAARM_EVTOVR
DECL|SDMAARM_EVTPEND_EP_MASK|macro|SDMAARM_EVTPEND_EP_MASK
DECL|SDMAARM_EVTPEND_EP_SHIFT|macro|SDMAARM_EVTPEND_EP_SHIFT
DECL|SDMAARM_EVTPEND_EP|macro|SDMAARM_EVTPEND_EP
DECL|SDMAARM_EVTPEND_REG|macro|SDMAARM_EVTPEND_REG
DECL|SDMAARM_EVTPEND|macro|SDMAARM_EVTPEND
DECL|SDMAARM_EVT_MIRROR2_EVENTS_MASK|macro|SDMAARM_EVT_MIRROR2_EVENTS_MASK
DECL|SDMAARM_EVT_MIRROR2_EVENTS_SHIFT|macro|SDMAARM_EVT_MIRROR2_EVENTS_SHIFT
DECL|SDMAARM_EVT_MIRROR2_EVENTS|macro|SDMAARM_EVT_MIRROR2_EVENTS
DECL|SDMAARM_EVT_MIRROR2_REG|macro|SDMAARM_EVT_MIRROR2_REG
DECL|SDMAARM_EVT_MIRROR2|macro|SDMAARM_EVT_MIRROR2
DECL|SDMAARM_EVT_MIRROR_EVENTS_MASK|macro|SDMAARM_EVT_MIRROR_EVENTS_MASK
DECL|SDMAARM_EVT_MIRROR_EVENTS_SHIFT|macro|SDMAARM_EVT_MIRROR_EVENTS_SHIFT
DECL|SDMAARM_EVT_MIRROR_EVENTS|macro|SDMAARM_EVT_MIRROR_EVENTS
DECL|SDMAARM_EVT_MIRROR_REG|macro|SDMAARM_EVT_MIRROR_REG
DECL|SDMAARM_EVT_MIRROR|macro|SDMAARM_EVT_MIRROR
DECL|SDMAARM_HOSTOVR_HO_MASK|macro|SDMAARM_HOSTOVR_HO_MASK
DECL|SDMAARM_HOSTOVR_HO_SHIFT|macro|SDMAARM_HOSTOVR_HO_SHIFT
DECL|SDMAARM_HOSTOVR_HO|macro|SDMAARM_HOSTOVR_HO
DECL|SDMAARM_HOSTOVR_REG|macro|SDMAARM_HOSTOVR_REG
DECL|SDMAARM_HOSTOVR|macro|SDMAARM_HOSTOVR
DECL|SDMAARM_HSTART_HSTART_HE_MASK|macro|SDMAARM_HSTART_HSTART_HE_MASK
DECL|SDMAARM_HSTART_HSTART_HE_SHIFT|macro|SDMAARM_HSTART_HSTART_HE_SHIFT
DECL|SDMAARM_HSTART_HSTART_HE|macro|SDMAARM_HSTART_HSTART_HE
DECL|SDMAARM_HSTART_REG|macro|SDMAARM_HSTART_REG
DECL|SDMAARM_HSTART|macro|SDMAARM_HSTART
DECL|SDMAARM_ILLINSTADDR_ILLINSTADDR_MASK|macro|SDMAARM_ILLINSTADDR_ILLINSTADDR_MASK
DECL|SDMAARM_ILLINSTADDR_ILLINSTADDR_SHIFT|macro|SDMAARM_ILLINSTADDR_ILLINSTADDR_SHIFT
DECL|SDMAARM_ILLINSTADDR_ILLINSTADDR|macro|SDMAARM_ILLINSTADDR_ILLINSTADDR
DECL|SDMAARM_ILLINSTADDR_REG|macro|SDMAARM_ILLINSTADDR_REG
DECL|SDMAARM_ILLINSTADDR|macro|SDMAARM_ILLINSTADDR
DECL|SDMAARM_INTRMASK_HIMASK_MASK|macro|SDMAARM_INTRMASK_HIMASK_MASK
DECL|SDMAARM_INTRMASK_HIMASK_SHIFT|macro|SDMAARM_INTRMASK_HIMASK_SHIFT
DECL|SDMAARM_INTRMASK_HIMASK|macro|SDMAARM_INTRMASK_HIMASK
DECL|SDMAARM_INTRMASK_REG|macro|SDMAARM_INTRMASK_REG
DECL|SDMAARM_INTRMASK|macro|SDMAARM_INTRMASK
DECL|SDMAARM_INTR_HI_MASK|macro|SDMAARM_INTR_HI_MASK
DECL|SDMAARM_INTR_HI_SHIFT|macro|SDMAARM_INTR_HI_SHIFT
DECL|SDMAARM_INTR_HI|macro|SDMAARM_INTR_HI
DECL|SDMAARM_INTR_REG|macro|SDMAARM_INTR_REG
DECL|SDMAARM_INTR|macro|SDMAARM_INTR
DECL|SDMAARM_IRQS|macro|SDMAARM_IRQS
DECL|SDMAARM_MC0PTR_MC0PTR_MASK|macro|SDMAARM_MC0PTR_MC0PTR_MASK
DECL|SDMAARM_MC0PTR_MC0PTR_SHIFT|macro|SDMAARM_MC0PTR_MC0PTR_SHIFT
DECL|SDMAARM_MC0PTR_MC0PTR|macro|SDMAARM_MC0PTR_MC0PTR
DECL|SDMAARM_MC0PTR_REG|macro|SDMAARM_MC0PTR_REG
DECL|SDMAARM_MC0PTR|macro|SDMAARM_MC0PTR
DECL|SDMAARM_MemMapPtr|typedef|} SDMAARM_Type, *SDMAARM_MemMapPtr;
DECL|SDMAARM_ONCE_CMD_CMD_MASK|macro|SDMAARM_ONCE_CMD_CMD_MASK
DECL|SDMAARM_ONCE_CMD_CMD_SHIFT|macro|SDMAARM_ONCE_CMD_CMD_SHIFT
DECL|SDMAARM_ONCE_CMD_CMD|macro|SDMAARM_ONCE_CMD_CMD
DECL|SDMAARM_ONCE_CMD_REG|macro|SDMAARM_ONCE_CMD_REG
DECL|SDMAARM_ONCE_CMD|macro|SDMAARM_ONCE_CMD
DECL|SDMAARM_ONCE_DATA_DATA_MASK|macro|SDMAARM_ONCE_DATA_DATA_MASK
DECL|SDMAARM_ONCE_DATA_DATA_SHIFT|macro|SDMAARM_ONCE_DATA_DATA_SHIFT
DECL|SDMAARM_ONCE_DATA_DATA|macro|SDMAARM_ONCE_DATA_DATA
DECL|SDMAARM_ONCE_DATA_REG|macro|SDMAARM_ONCE_DATA_REG
DECL|SDMAARM_ONCE_DATA|macro|SDMAARM_ONCE_DATA
DECL|SDMAARM_ONCE_ENB_ENB_MASK|macro|SDMAARM_ONCE_ENB_ENB_MASK
DECL|SDMAARM_ONCE_ENB_ENB_SHIFT|macro|SDMAARM_ONCE_ENB_ENB_SHIFT
DECL|SDMAARM_ONCE_ENB_REG|macro|SDMAARM_ONCE_ENB_REG
DECL|SDMAARM_ONCE_ENB|macro|SDMAARM_ONCE_ENB
DECL|SDMAARM_ONCE_INSTR_INSTR_MASK|macro|SDMAARM_ONCE_INSTR_INSTR_MASK
DECL|SDMAARM_ONCE_INSTR_INSTR_SHIFT|macro|SDMAARM_ONCE_INSTR_INSTR_SHIFT
DECL|SDMAARM_ONCE_INSTR_INSTR|macro|SDMAARM_ONCE_INSTR_INSTR
DECL|SDMAARM_ONCE_INSTR_REG|macro|SDMAARM_ONCE_INSTR_REG
DECL|SDMAARM_ONCE_INSTR|macro|SDMAARM_ONCE_INSTR
DECL|SDMAARM_ONCE_STAT_ECDR_MASK|macro|SDMAARM_ONCE_STAT_ECDR_MASK
DECL|SDMAARM_ONCE_STAT_ECDR_SHIFT|macro|SDMAARM_ONCE_STAT_ECDR_SHIFT
DECL|SDMAARM_ONCE_STAT_ECDR|macro|SDMAARM_ONCE_STAT_ECDR
DECL|SDMAARM_ONCE_STAT_EDR_MASK|macro|SDMAARM_ONCE_STAT_EDR_MASK
DECL|SDMAARM_ONCE_STAT_EDR_SHIFT|macro|SDMAARM_ONCE_STAT_EDR_SHIFT
DECL|SDMAARM_ONCE_STAT_MST_MASK|macro|SDMAARM_ONCE_STAT_MST_MASK
DECL|SDMAARM_ONCE_STAT_MST_SHIFT|macro|SDMAARM_ONCE_STAT_MST_SHIFT
DECL|SDMAARM_ONCE_STAT_ODR_MASK|macro|SDMAARM_ONCE_STAT_ODR_MASK
DECL|SDMAARM_ONCE_STAT_ODR_SHIFT|macro|SDMAARM_ONCE_STAT_ODR_SHIFT
DECL|SDMAARM_ONCE_STAT_PST_MASK|macro|SDMAARM_ONCE_STAT_PST_MASK
DECL|SDMAARM_ONCE_STAT_PST_SHIFT|macro|SDMAARM_ONCE_STAT_PST_SHIFT
DECL|SDMAARM_ONCE_STAT_PST|macro|SDMAARM_ONCE_STAT_PST
DECL|SDMAARM_ONCE_STAT_RCV_MASK|macro|SDMAARM_ONCE_STAT_RCV_MASK
DECL|SDMAARM_ONCE_STAT_RCV_SHIFT|macro|SDMAARM_ONCE_STAT_RCV_SHIFT
DECL|SDMAARM_ONCE_STAT_REG|macro|SDMAARM_ONCE_STAT_REG
DECL|SDMAARM_ONCE_STAT_SWB_MASK|macro|SDMAARM_ONCE_STAT_SWB_MASK
DECL|SDMAARM_ONCE_STAT_SWB_SHIFT|macro|SDMAARM_ONCE_STAT_SWB_SHIFT
DECL|SDMAARM_ONCE_STAT|macro|SDMAARM_ONCE_STAT
DECL|SDMAARM_PSW_CCP_MASK|macro|SDMAARM_PSW_CCP_MASK
DECL|SDMAARM_PSW_CCP_SHIFT|macro|SDMAARM_PSW_CCP_SHIFT
DECL|SDMAARM_PSW_CCP|macro|SDMAARM_PSW_CCP
DECL|SDMAARM_PSW_CCR_MASK|macro|SDMAARM_PSW_CCR_MASK
DECL|SDMAARM_PSW_CCR_SHIFT|macro|SDMAARM_PSW_CCR_SHIFT
DECL|SDMAARM_PSW_CCR|macro|SDMAARM_PSW_CCR
DECL|SDMAARM_PSW_NCP_MASK|macro|SDMAARM_PSW_NCP_MASK
DECL|SDMAARM_PSW_NCP_SHIFT|macro|SDMAARM_PSW_NCP_SHIFT
DECL|SDMAARM_PSW_NCP|macro|SDMAARM_PSW_NCP
DECL|SDMAARM_PSW_NCR_MASK|macro|SDMAARM_PSW_NCR_MASK
DECL|SDMAARM_PSW_NCR_SHIFT|macro|SDMAARM_PSW_NCR_SHIFT
DECL|SDMAARM_PSW_NCR|macro|SDMAARM_PSW_NCR
DECL|SDMAARM_PSW_REG|macro|SDMAARM_PSW_REG
DECL|SDMAARM_PSW|macro|SDMAARM_PSW
DECL|SDMAARM_RESET_REG|macro|SDMAARM_RESET_REG
DECL|SDMAARM_RESET_RESCHED_MASK|macro|SDMAARM_RESET_RESCHED_MASK
DECL|SDMAARM_RESET_RESCHED_SHIFT|macro|SDMAARM_RESET_RESCHED_SHIFT
DECL|SDMAARM_RESET_RESET_MASK|macro|SDMAARM_RESET_RESET_MASK
DECL|SDMAARM_RESET_RESET_SHIFT|macro|SDMAARM_RESET_RESET_SHIFT
DECL|SDMAARM_RESET|macro|SDMAARM_RESET
DECL|SDMAARM_SDMA_CHNPRI0|macro|SDMAARM_SDMA_CHNPRI0
DECL|SDMAARM_SDMA_CHNPRI10|macro|SDMAARM_SDMA_CHNPRI10
DECL|SDMAARM_SDMA_CHNPRI11|macro|SDMAARM_SDMA_CHNPRI11
DECL|SDMAARM_SDMA_CHNPRI12|macro|SDMAARM_SDMA_CHNPRI12
DECL|SDMAARM_SDMA_CHNPRI13|macro|SDMAARM_SDMA_CHNPRI13
DECL|SDMAARM_SDMA_CHNPRI14|macro|SDMAARM_SDMA_CHNPRI14
DECL|SDMAARM_SDMA_CHNPRI15|macro|SDMAARM_SDMA_CHNPRI15
DECL|SDMAARM_SDMA_CHNPRI16|macro|SDMAARM_SDMA_CHNPRI16
DECL|SDMAARM_SDMA_CHNPRI17|macro|SDMAARM_SDMA_CHNPRI17
DECL|SDMAARM_SDMA_CHNPRI18|macro|SDMAARM_SDMA_CHNPRI18
DECL|SDMAARM_SDMA_CHNPRI19|macro|SDMAARM_SDMA_CHNPRI19
DECL|SDMAARM_SDMA_CHNPRI1|macro|SDMAARM_SDMA_CHNPRI1
DECL|SDMAARM_SDMA_CHNPRI20|macro|SDMAARM_SDMA_CHNPRI20
DECL|SDMAARM_SDMA_CHNPRI21|macro|SDMAARM_SDMA_CHNPRI21
DECL|SDMAARM_SDMA_CHNPRI22|macro|SDMAARM_SDMA_CHNPRI22
DECL|SDMAARM_SDMA_CHNPRI23|macro|SDMAARM_SDMA_CHNPRI23
DECL|SDMAARM_SDMA_CHNPRI24|macro|SDMAARM_SDMA_CHNPRI24
DECL|SDMAARM_SDMA_CHNPRI25|macro|SDMAARM_SDMA_CHNPRI25
DECL|SDMAARM_SDMA_CHNPRI26|macro|SDMAARM_SDMA_CHNPRI26
DECL|SDMAARM_SDMA_CHNPRI27|macro|SDMAARM_SDMA_CHNPRI27
DECL|SDMAARM_SDMA_CHNPRI28|macro|SDMAARM_SDMA_CHNPRI28
DECL|SDMAARM_SDMA_CHNPRI29|macro|SDMAARM_SDMA_CHNPRI29
DECL|SDMAARM_SDMA_CHNPRI2|macro|SDMAARM_SDMA_CHNPRI2
DECL|SDMAARM_SDMA_CHNPRI30|macro|SDMAARM_SDMA_CHNPRI30
DECL|SDMAARM_SDMA_CHNPRI31|macro|SDMAARM_SDMA_CHNPRI31
DECL|SDMAARM_SDMA_CHNPRI3|macro|SDMAARM_SDMA_CHNPRI3
DECL|SDMAARM_SDMA_CHNPRI4|macro|SDMAARM_SDMA_CHNPRI4
DECL|SDMAARM_SDMA_CHNPRI5|macro|SDMAARM_SDMA_CHNPRI5
DECL|SDMAARM_SDMA_CHNPRI6|macro|SDMAARM_SDMA_CHNPRI6
DECL|SDMAARM_SDMA_CHNPRI7|macro|SDMAARM_SDMA_CHNPRI7
DECL|SDMAARM_SDMA_CHNPRI8|macro|SDMAARM_SDMA_CHNPRI8
DECL|SDMAARM_SDMA_CHNPRI9|macro|SDMAARM_SDMA_CHNPRI9
DECL|SDMAARM_SDMA_CHNPRI_CHNPRIn_MASK|macro|SDMAARM_SDMA_CHNPRI_CHNPRIn_MASK
DECL|SDMAARM_SDMA_CHNPRI_CHNPRIn_SHIFT|macro|SDMAARM_SDMA_CHNPRI_CHNPRIn_SHIFT
DECL|SDMAARM_SDMA_CHNPRI_CHNPRIn|macro|SDMAARM_SDMA_CHNPRI_CHNPRIn
DECL|SDMAARM_SDMA_CHNPRI_REG|macro|SDMAARM_SDMA_CHNPRI_REG
DECL|SDMAARM_SDMA_CHNPRI|macro|SDMAARM_SDMA_CHNPRI
DECL|SDMAARM_SDMA_LOCK_LOCK_MASK|macro|SDMAARM_SDMA_LOCK_LOCK_MASK
DECL|SDMAARM_SDMA_LOCK_LOCK_SHIFT|macro|SDMAARM_SDMA_LOCK_LOCK_SHIFT
DECL|SDMAARM_SDMA_LOCK_REG|macro|SDMAARM_SDMA_LOCK_REG
DECL|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_MASK|macro|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_MASK
DECL|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_SHIFT|macro|SDMAARM_SDMA_LOCK_SRESET_LOCK_CLR_SHIFT
DECL|SDMAARM_SDMA_LOCK|macro|SDMAARM_SDMA_LOCK
DECL|SDMAARM_STOP_STAT_HE_MASK|macro|SDMAARM_STOP_STAT_HE_MASK
DECL|SDMAARM_STOP_STAT_HE_SHIFT|macro|SDMAARM_STOP_STAT_HE_SHIFT
DECL|SDMAARM_STOP_STAT_HE|macro|SDMAARM_STOP_STAT_HE
DECL|SDMAARM_STOP_STAT_REG|macro|SDMAARM_STOP_STAT_REG
DECL|SDMAARM_STOP_STAT|macro|SDMAARM_STOP_STAT
DECL|SDMAARM_Type|typedef|} SDMAARM_Type, *SDMAARM_MemMapPtr;
DECL|SDMAARM_XTRIG_CONF1_CNF0_MASK|macro|SDMAARM_XTRIG_CONF1_CNF0_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF0_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF0_SHIFT
DECL|SDMAARM_XTRIG_CONF1_CNF1_MASK|macro|SDMAARM_XTRIG_CONF1_CNF1_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF1_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF1_SHIFT
DECL|SDMAARM_XTRIG_CONF1_CNF2_MASK|macro|SDMAARM_XTRIG_CONF1_CNF2_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF2_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF2_SHIFT
DECL|SDMAARM_XTRIG_CONF1_CNF3_MASK|macro|SDMAARM_XTRIG_CONF1_CNF3_MASK
DECL|SDMAARM_XTRIG_CONF1_CNF3_SHIFT|macro|SDMAARM_XTRIG_CONF1_CNF3_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM0_MASK|macro|SDMAARM_XTRIG_CONF1_NUM0_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM0_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM0_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM0|macro|SDMAARM_XTRIG_CONF1_NUM0
DECL|SDMAARM_XTRIG_CONF1_NUM1_MASK|macro|SDMAARM_XTRIG_CONF1_NUM1_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM1_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM1_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM1|macro|SDMAARM_XTRIG_CONF1_NUM1
DECL|SDMAARM_XTRIG_CONF1_NUM2_MASK|macro|SDMAARM_XTRIG_CONF1_NUM2_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM2_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM2_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM2|macro|SDMAARM_XTRIG_CONF1_NUM2
DECL|SDMAARM_XTRIG_CONF1_NUM3_MASK|macro|SDMAARM_XTRIG_CONF1_NUM3_MASK
DECL|SDMAARM_XTRIG_CONF1_NUM3_SHIFT|macro|SDMAARM_XTRIG_CONF1_NUM3_SHIFT
DECL|SDMAARM_XTRIG_CONF1_NUM3|macro|SDMAARM_XTRIG_CONF1_NUM3
DECL|SDMAARM_XTRIG_CONF1_REG|macro|SDMAARM_XTRIG_CONF1_REG
DECL|SDMAARM_XTRIG_CONF1|macro|SDMAARM_XTRIG_CONF1
DECL|SDMAARM_XTRIG_CONF2_CNF4_MASK|macro|SDMAARM_XTRIG_CONF2_CNF4_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF4_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF4_SHIFT
DECL|SDMAARM_XTRIG_CONF2_CNF5_MASK|macro|SDMAARM_XTRIG_CONF2_CNF5_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF5_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF5_SHIFT
DECL|SDMAARM_XTRIG_CONF2_CNF6_MASK|macro|SDMAARM_XTRIG_CONF2_CNF6_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF6_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF6_SHIFT
DECL|SDMAARM_XTRIG_CONF2_CNF7_MASK|macro|SDMAARM_XTRIG_CONF2_CNF7_MASK
DECL|SDMAARM_XTRIG_CONF2_CNF7_SHIFT|macro|SDMAARM_XTRIG_CONF2_CNF7_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM4_MASK|macro|SDMAARM_XTRIG_CONF2_NUM4_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM4_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM4_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM4|macro|SDMAARM_XTRIG_CONF2_NUM4
DECL|SDMAARM_XTRIG_CONF2_NUM5_MASK|macro|SDMAARM_XTRIG_CONF2_NUM5_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM5_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM5_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM5|macro|SDMAARM_XTRIG_CONF2_NUM5
DECL|SDMAARM_XTRIG_CONF2_NUM6_MASK|macro|SDMAARM_XTRIG_CONF2_NUM6_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM6_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM6_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM6|macro|SDMAARM_XTRIG_CONF2_NUM6
DECL|SDMAARM_XTRIG_CONF2_NUM7_MASK|macro|SDMAARM_XTRIG_CONF2_NUM7_MASK
DECL|SDMAARM_XTRIG_CONF2_NUM7_SHIFT|macro|SDMAARM_XTRIG_CONF2_NUM7_SHIFT
DECL|SDMAARM_XTRIG_CONF2_NUM7|macro|SDMAARM_XTRIG_CONF2_NUM7
DECL|SDMAARM_XTRIG_CONF2_REG|macro|SDMAARM_XTRIG_CONF2_REG
DECL|SDMAARM_XTRIG_CONF2|macro|SDMAARM_XTRIG_CONF2
DECL|SDMAARM|macro|SDMAARM
DECL|SDMABP_BASE_ADDRS|macro|SDMABP_BASE_ADDRS
DECL|SDMABP_BASE_PTRS|macro|SDMABP_BASE_PTRS
DECL|SDMABP_BASE_PTR|macro|SDMABP_BASE_PTR
DECL|SDMABP_BASE|macro|SDMABP_BASE
DECL|SDMABP_DC0PTR_DC0PTR_MASK|macro|SDMABP_DC0PTR_DC0PTR_MASK
DECL|SDMABP_DC0PTR_DC0PTR_SHIFT|macro|SDMABP_DC0PTR_DC0PTR_SHIFT
DECL|SDMABP_DC0PTR_DC0PTR|macro|SDMABP_DC0PTR_DC0PTR
DECL|SDMABP_DC0PTR_REG|macro|SDMABP_DC0PTR_REG
DECL|SDMABP_DC0PTR|macro|SDMABP_DC0PTR
DECL|SDMABP_DSTART_DSTART_DE_MASK|macro|SDMABP_DSTART_DSTART_DE_MASK
DECL|SDMABP_DSTART_DSTART_DE_SHIFT|macro|SDMABP_DSTART_DSTART_DE_SHIFT
DECL|SDMABP_DSTART_DSTART_DE|macro|SDMABP_DSTART_DSTART_DE
DECL|SDMABP_DSTART_REG|macro|SDMABP_DSTART_REG
DECL|SDMABP_DSTART|macro|SDMABP_DSTART
DECL|SDMABP_EVTERRDBG_CHNERR_MASK|macro|SDMABP_EVTERRDBG_CHNERR_MASK
DECL|SDMABP_EVTERRDBG_CHNERR_SHIFT|macro|SDMABP_EVTERRDBG_CHNERR_SHIFT
DECL|SDMABP_EVTERRDBG_CHNERR|macro|SDMABP_EVTERRDBG_CHNERR
DECL|SDMABP_EVTERRDBG_REG|macro|SDMABP_EVTERRDBG_REG
DECL|SDMABP_EVTERRDBG|macro|SDMABP_EVTERRDBG
DECL|SDMABP_EVTERR_CHNERR_MASK|macro|SDMABP_EVTERR_CHNERR_MASK
DECL|SDMABP_EVTERR_CHNERR_SHIFT|macro|SDMABP_EVTERR_CHNERR_SHIFT
DECL|SDMABP_EVTERR_CHNERR|macro|SDMABP_EVTERR_CHNERR
DECL|SDMABP_EVTERR_REG|macro|SDMABP_EVTERR_REG
DECL|SDMABP_EVTERR|macro|SDMABP_EVTERR
DECL|SDMABP_INTRMASK_DIMASK_MASK|macro|SDMABP_INTRMASK_DIMASK_MASK
DECL|SDMABP_INTRMASK_DIMASK_SHIFT|macro|SDMABP_INTRMASK_DIMASK_SHIFT
DECL|SDMABP_INTRMASK_DIMASK|macro|SDMABP_INTRMASK_DIMASK
DECL|SDMABP_INTRMASK_REG|macro|SDMABP_INTRMASK_REG
DECL|SDMABP_INTRMASK|macro|SDMABP_INTRMASK
DECL|SDMABP_INTR_DI_MASK|macro|SDMABP_INTR_DI_MASK
DECL|SDMABP_INTR_DI_SHIFT|macro|SDMABP_INTR_DI_SHIFT
DECL|SDMABP_INTR_DI|macro|SDMABP_INTR_DI
DECL|SDMABP_INTR_REG|macro|SDMABP_INTR_REG
DECL|SDMABP_INTR|macro|SDMABP_INTR
DECL|SDMABP_MemMapPtr|typedef|} SDMABP_Type, *SDMABP_MemMapPtr;
DECL|SDMABP_STOP_STAT_DE_MASK|macro|SDMABP_STOP_STAT_DE_MASK
DECL|SDMABP_STOP_STAT_DE_SHIFT|macro|SDMABP_STOP_STAT_DE_SHIFT
DECL|SDMABP_STOP_STAT_DE|macro|SDMABP_STOP_STAT_DE
DECL|SDMABP_STOP_STAT_REG|macro|SDMABP_STOP_STAT_REG
DECL|SDMABP_STOP_STAT|macro|SDMABP_STOP_STAT
DECL|SDMABP_Type|typedef|} SDMABP_Type, *SDMABP_MemMapPtr;
DECL|SDMABP|macro|SDMABP
DECL|SDMACORE_BASE_ADDRS|macro|SDMACORE_BASE_ADDRS
DECL|SDMACORE_BASE_PTRS|macro|SDMACORE_BASE_PTRS
DECL|SDMACORE_BASE_PTR|macro|SDMACORE_BASE_PTR
DECL|SDMACORE_BASE|macro|SDMACORE_BASE
DECL|SDMACORE_CCPRI_CCPRI_MASK|macro|SDMACORE_CCPRI_CCPRI_MASK
DECL|SDMACORE_CCPRI_CCPRI_SHIFT|macro|SDMACORE_CCPRI_CCPRI_SHIFT
DECL|SDMACORE_CCPRI_CCPRI|macro|SDMACORE_CCPRI_CCPRI
DECL|SDMACORE_CCPRI_REG|macro|SDMACORE_CCPRI_REG
DECL|SDMACORE_CCPRI|macro|SDMACORE_CCPRI
DECL|SDMACORE_CCPTR_CCPTR_MASK|macro|SDMACORE_CCPTR_CCPTR_MASK
DECL|SDMACORE_CCPTR_CCPTR_SHIFT|macro|SDMACORE_CCPTR_CCPTR_SHIFT
DECL|SDMACORE_CCPTR_CCPTR|macro|SDMACORE_CCPTR_CCPTR
DECL|SDMACORE_CCPTR_REG|macro|SDMACORE_CCPTR_REG
DECL|SDMACORE_CCPTR|macro|SDMACORE_CCPTR
DECL|SDMACORE_CCR_CCR_MASK|macro|SDMACORE_CCR_CCR_MASK
DECL|SDMACORE_CCR_CCR_SHIFT|macro|SDMACORE_CCR_CCR_SHIFT
DECL|SDMACORE_CCR_CCR|macro|SDMACORE_CCR_CCR
DECL|SDMACORE_CCR_REG|macro|SDMACORE_CCR_REG
DECL|SDMACORE_CCR|macro|SDMACORE_CCR
DECL|SDMACORE_EAA_EAA_MASK|macro|SDMACORE_EAA_EAA_MASK
DECL|SDMACORE_EAA_EAA_SHIFT|macro|SDMACORE_EAA_EAA_SHIFT
DECL|SDMACORE_EAA_EAA|macro|SDMACORE_EAA_EAA
DECL|SDMACORE_EAA_REG|macro|SDMACORE_EAA_REG
DECL|SDMACORE_EAA|macro|SDMACORE_EAA
DECL|SDMACORE_EAB_EAB_MASK|macro|SDMACORE_EAB_EAB_MASK
DECL|SDMACORE_EAB_EAB_SHIFT|macro|SDMACORE_EAB_EAB_SHIFT
DECL|SDMACORE_EAB_EAB|macro|SDMACORE_EAB_EAB
DECL|SDMACORE_EAB_REG|macro|SDMACORE_EAB_REG
DECL|SDMACORE_EAB|macro|SDMACORE_EAB
DECL|SDMACORE_EAM_EAM_MASK|macro|SDMACORE_EAM_EAM_MASK
DECL|SDMACORE_EAM_EAM_SHIFT|macro|SDMACORE_EAM_EAM_SHIFT
DECL|SDMACORE_EAM_EAM|macro|SDMACORE_EAM_EAM
DECL|SDMACORE_EAM_REG|macro|SDMACORE_EAM_REG
DECL|SDMACORE_EAM|macro|SDMACORE_EAM
DECL|SDMACORE_ECOUNT_ECOUNT_MASK|macro|SDMACORE_ECOUNT_ECOUNT_MASK
DECL|SDMACORE_ECOUNT_ECOUNT_SHIFT|macro|SDMACORE_ECOUNT_ECOUNT_SHIFT
DECL|SDMACORE_ECOUNT_ECOUNT|macro|SDMACORE_ECOUNT_ECOUNT
DECL|SDMACORE_ECOUNT_REG|macro|SDMACORE_ECOUNT_REG
DECL|SDMACORE_ECOUNT|macro|SDMACORE_ECOUNT
DECL|SDMACORE_ECTL_AATC_MASK|macro|SDMACORE_ECTL_AATC_MASK
DECL|SDMACORE_ECTL_AATC_SHIFT|macro|SDMACORE_ECTL_AATC_SHIFT
DECL|SDMACORE_ECTL_AATC|macro|SDMACORE_ECTL_AATC
DECL|SDMACORE_ECTL_ABTC_MASK|macro|SDMACORE_ECTL_ABTC_MASK
DECL|SDMACORE_ECTL_ABTC_SHIFT|macro|SDMACORE_ECTL_ABTC_SHIFT
DECL|SDMACORE_ECTL_ABTC|macro|SDMACORE_ECTL_ABTC
DECL|SDMACORE_ECTL_ATC_MASK|macro|SDMACORE_ECTL_ATC_MASK
DECL|SDMACORE_ECTL_ATC_SHIFT|macro|SDMACORE_ECTL_ATC_SHIFT
DECL|SDMACORE_ECTL_ATC|macro|SDMACORE_ECTL_ATC
DECL|SDMACORE_ECTL_ATS_MASK|macro|SDMACORE_ECTL_ATS_MASK
DECL|SDMACORE_ECTL_ATS_SHIFT|macro|SDMACORE_ECTL_ATS_SHIFT
DECL|SDMACORE_ECTL_ATS|macro|SDMACORE_ECTL_ATS
DECL|SDMACORE_ECTL_CNT_MASK|macro|SDMACORE_ECTL_CNT_MASK
DECL|SDMACORE_ECTL_CNT_SHIFT|macro|SDMACORE_ECTL_CNT_SHIFT
DECL|SDMACORE_ECTL_DTC_MASK|macro|SDMACORE_ECTL_DTC_MASK
DECL|SDMACORE_ECTL_DTC_SHIFT|macro|SDMACORE_ECTL_DTC_SHIFT
DECL|SDMACORE_ECTL_DTC|macro|SDMACORE_ECTL_DTC
DECL|SDMACORE_ECTL_ECTC_MASK|macro|SDMACORE_ECTL_ECTC_MASK
DECL|SDMACORE_ECTL_ECTC_SHIFT|macro|SDMACORE_ECTL_ECTC_SHIFT
DECL|SDMACORE_ECTL_ECTC|macro|SDMACORE_ECTL_ECTC
DECL|SDMACORE_ECTL_EN_MASK|macro|SDMACORE_ECTL_EN_MASK
DECL|SDMACORE_ECTL_EN_SHIFT|macro|SDMACORE_ECTL_EN_SHIFT
DECL|SDMACORE_ECTL_REG|macro|SDMACORE_ECTL_REG
DECL|SDMACORE_ECTL|macro|SDMACORE_ECTL
DECL|SDMACORE_EDM_EDM_MASK|macro|SDMACORE_EDM_EDM_MASK
DECL|SDMACORE_EDM_EDM_SHIFT|macro|SDMACORE_EDM_EDM_SHIFT
DECL|SDMACORE_EDM_EDM|macro|SDMACORE_EDM_EDM
DECL|SDMACORE_EDM_REG|macro|SDMACORE_EDM_REG
DECL|SDMACORE_EDM|macro|SDMACORE_EDM
DECL|SDMACORE_ED_ED_MASK|macro|SDMACORE_ED_ED_MASK
DECL|SDMACORE_ED_ED_SHIFT|macro|SDMACORE_ED_ED_SHIFT
DECL|SDMACORE_ED_ED|macro|SDMACORE_ED_ED
DECL|SDMACORE_ED_REG|macro|SDMACORE_ED_REG
DECL|SDMACORE_ED|macro|SDMACORE_ED
DECL|SDMACORE_ENDIANNESS_APEND_MASK|macro|SDMACORE_ENDIANNESS_APEND_MASK
DECL|SDMACORE_ENDIANNESS_APEND_SHIFT|macro|SDMACORE_ENDIANNESS_APEND_SHIFT
DECL|SDMACORE_ENDIANNESS_REG|macro|SDMACORE_ENDIANNESS_REG
DECL|SDMACORE_ENDIANNESS|macro|SDMACORE_ENDIANNESS
DECL|SDMACORE_EVENTS2_EVENTS_MASK|macro|SDMACORE_EVENTS2_EVENTS_MASK
DECL|SDMACORE_EVENTS2_EVENTS_SHIFT|macro|SDMACORE_EVENTS2_EVENTS_SHIFT
DECL|SDMACORE_EVENTS2_EVENTS|macro|SDMACORE_EVENTS2_EVENTS
DECL|SDMACORE_EVENTS2_REG|macro|SDMACORE_EVENTS2_REG
DECL|SDMACORE_EVENTS2|macro|SDMACORE_EVENTS2
DECL|SDMACORE_EVENTS_EVENTS_MASK|macro|SDMACORE_EVENTS_EVENTS_MASK
DECL|SDMACORE_EVENTS_EVENTS_SHIFT|macro|SDMACORE_EVENTS_EVENTS_SHIFT
DECL|SDMACORE_EVENTS_EVENTS|macro|SDMACORE_EVENTS_EVENTS
DECL|SDMACORE_EVENTS_REG|macro|SDMACORE_EVENTS_REG
DECL|SDMACORE_EVENTS|macro|SDMACORE_EVENTS
DECL|SDMACORE_MC0PTR_MC0PTR_MASK|macro|SDMACORE_MC0PTR_MC0PTR_MASK
DECL|SDMACORE_MC0PTR_MC0PTR_SHIFT|macro|SDMACORE_MC0PTR_MC0PTR_SHIFT
DECL|SDMACORE_MC0PTR_MC0PTR|macro|SDMACORE_MC0PTR_MC0PTR
DECL|SDMACORE_MC0PTR_REG|macro|SDMACORE_MC0PTR_REG
DECL|SDMACORE_MC0PTR|macro|SDMACORE_MC0PTR
DECL|SDMACORE_MCHN0ADDR_CHN0ADDR_MASK|macro|SDMACORE_MCHN0ADDR_CHN0ADDR_MASK
DECL|SDMACORE_MCHN0ADDR_CHN0ADDR_SHIFT|macro|SDMACORE_MCHN0ADDR_CHN0ADDR_SHIFT
DECL|SDMACORE_MCHN0ADDR_CHN0ADDR|macro|SDMACORE_MCHN0ADDR_CHN0ADDR
DECL|SDMACORE_MCHN0ADDR_REG|macro|SDMACORE_MCHN0ADDR_REG
DECL|SDMACORE_MCHN0ADDR_SMSZ_MASK|macro|SDMACORE_MCHN0ADDR_SMSZ_MASK
DECL|SDMACORE_MCHN0ADDR_SMSZ_SHIFT|macro|SDMACORE_MCHN0ADDR_SMSZ_SHIFT
DECL|SDMACORE_MCHN0ADDR|macro|SDMACORE_MCHN0ADDR
DECL|SDMACORE_MemMapPtr|typedef|} SDMACORE_Type, *SDMACORE_MemMapPtr;
DECL|SDMACORE_NCPRI_NCPRI_MASK|macro|SDMACORE_NCPRI_NCPRI_MASK
DECL|SDMACORE_NCPRI_NCPRI_SHIFT|macro|SDMACORE_NCPRI_NCPRI_SHIFT
DECL|SDMACORE_NCPRI_NCPRI|macro|SDMACORE_NCPRI_NCPRI
DECL|SDMACORE_NCPRI_REG|macro|SDMACORE_NCPRI_REG
DECL|SDMACORE_NCPRI|macro|SDMACORE_NCPRI
DECL|SDMACORE_NCR_NCR_MASK|macro|SDMACORE_NCR_NCR_MASK
DECL|SDMACORE_NCR_NCR_SHIFT|macro|SDMACORE_NCR_NCR_SHIFT
DECL|SDMACORE_NCR_NCR|macro|SDMACORE_NCR_NCR
DECL|SDMACORE_NCR_REG|macro|SDMACORE_NCR_REG
DECL|SDMACORE_NCR|macro|SDMACORE_NCR
DECL|SDMACORE_OSTAT_ECDR_MASK|macro|SDMACORE_OSTAT_ECDR_MASK
DECL|SDMACORE_OSTAT_ECDR_SHIFT|macro|SDMACORE_OSTAT_ECDR_SHIFT
DECL|SDMACORE_OSTAT_ECDR|macro|SDMACORE_OSTAT_ECDR
DECL|SDMACORE_OSTAT_EDR_MASK|macro|SDMACORE_OSTAT_EDR_MASK
DECL|SDMACORE_OSTAT_EDR_SHIFT|macro|SDMACORE_OSTAT_EDR_SHIFT
DECL|SDMACORE_OSTAT_MST_MASK|macro|SDMACORE_OSTAT_MST_MASK
DECL|SDMACORE_OSTAT_MST_SHIFT|macro|SDMACORE_OSTAT_MST_SHIFT
DECL|SDMACORE_OSTAT_ODR_MASK|macro|SDMACORE_OSTAT_ODR_MASK
DECL|SDMACORE_OSTAT_ODR_SHIFT|macro|SDMACORE_OSTAT_ODR_SHIFT
DECL|SDMACORE_OSTAT_PST_MASK|macro|SDMACORE_OSTAT_PST_MASK
DECL|SDMACORE_OSTAT_PST_SHIFT|macro|SDMACORE_OSTAT_PST_SHIFT
DECL|SDMACORE_OSTAT_PST|macro|SDMACORE_OSTAT_PST
DECL|SDMACORE_OSTAT_RCV_MASK|macro|SDMACORE_OSTAT_RCV_MASK
DECL|SDMACORE_OSTAT_RCV_SHIFT|macro|SDMACORE_OSTAT_RCV_SHIFT
DECL|SDMACORE_OSTAT_REG|macro|SDMACORE_OSTAT_REG
DECL|SDMACORE_OSTAT_SWB_MASK|macro|SDMACORE_OSTAT_SWB_MASK
DECL|SDMACORE_OSTAT_SWB_SHIFT|macro|SDMACORE_OSTAT_SWB_SHIFT
DECL|SDMACORE_OSTAT|macro|SDMACORE_OSTAT
DECL|SDMACORE_RTB_REG|macro|SDMACORE_RTB_REG
DECL|SDMACORE_RTB_RTB_MASK|macro|SDMACORE_RTB_RTB_MASK
DECL|SDMACORE_RTB_RTB_SHIFT|macro|SDMACORE_RTB_RTB_SHIFT
DECL|SDMACORE_RTB_RTB|macro|SDMACORE_RTB_RTB
DECL|SDMACORE_RTB|macro|SDMACORE_RTB
DECL|SDMACORE_SDMA_LOCK_LOCK_MASK|macro|SDMACORE_SDMA_LOCK_LOCK_MASK
DECL|SDMACORE_SDMA_LOCK_LOCK_SHIFT|macro|SDMACORE_SDMA_LOCK_LOCK_SHIFT
DECL|SDMACORE_SDMA_LOCK_REG|macro|SDMACORE_SDMA_LOCK_REG
DECL|SDMACORE_SDMA_LOCK|macro|SDMACORE_SDMA_LOCK
DECL|SDMACORE_TB_CHFADDR_MASK|macro|SDMACORE_TB_CHFADDR_MASK
DECL|SDMACORE_TB_CHFADDR_SHIFT|macro|SDMACORE_TB_CHFADDR_SHIFT
DECL|SDMACORE_TB_CHFADDR|macro|SDMACORE_TB_CHFADDR
DECL|SDMACORE_TB_REG|macro|SDMACORE_TB_REG
DECL|SDMACORE_TB_TADDR_MASK|macro|SDMACORE_TB_TADDR_MASK
DECL|SDMACORE_TB_TADDR_SHIFT|macro|SDMACORE_TB_TADDR_SHIFT
DECL|SDMACORE_TB_TADDR|macro|SDMACORE_TB_TADDR
DECL|SDMACORE_TB_TBF_MASK|macro|SDMACORE_TB_TBF_MASK
DECL|SDMACORE_TB_TBF_SHIFT|macro|SDMACORE_TB_TBF_SHIFT
DECL|SDMACORE_TB|macro|SDMACORE_TB
DECL|SDMACORE_Type|typedef|} SDMACORE_Type, *SDMACORE_MemMapPtr;
DECL|SDMACORE|macro|SDMACORE
DECL|SDMA_CHNPRI|member|__IO uint32_t SDMA_CHNPRI[32]; /**< Channel Priority Registers, array offset: 0x100, array step: 0x4 */
DECL|SDMA_EVENTS_SELECT_INPUT_14|member|__IO uint32_t SDMA_EVENTS_SELECT_INPUT_14; /**< Select Input Register, offset: 0x81C */
DECL|SDMA_EVENTS_SELECT_INPUT_15|member|__IO uint32_t SDMA_EVENTS_SELECT_INPUT_15; /**< Select Input Register, offset: 0x820 */
DECL|SDMA_IRQn|enumerator|SDMA_IRQn = 2, /**< SDMA interrupt request from all channels. */
DECL|SDMA_LOCK|member|__I uint32_t SDMA_LOCK; /**< Lock Status Register,offset: 0x1E */
DECL|SDMA_LOCK|member|__IO uint32_t SDMA_LOCK; /**< SDMA LOCK, offset: 0x3C */
DECL|SDMA_LOCK|member|} SDMA_LOCK;
DECL|SELBYT|member|__IO uint32_t SELBYT; /**< ACC SELECT BYTE, offset: 0x818 */
DECL|SELSLI|member|__IO uint32_t SELSLI; /**< ACC SELECT SLICE, offset: 0x814 */
DECL|SEMA4_BASE_ADDRS|macro|SEMA4_BASE_ADDRS
DECL|SEMA4_BASE_PTRS|macro|SEMA4_BASE_PTRS
DECL|SEMA4_BASE_PTR|macro|SEMA4_BASE_PTR
DECL|SEMA4_BASE|macro|SEMA4_BASE
DECL|SEMA4_CP0INE|macro|SEMA4_CP0INE
DECL|SEMA4_CP0NTF|macro|SEMA4_CP0NTF
DECL|SEMA4_CP0_IRQn|enumerator|SEMA4_CP0_IRQn = 116, /**< SEMA4 CP0 interrupt request */
DECL|SEMA4_CP1INE|macro|SEMA4_CP1INE
DECL|SEMA4_CP1NTF|macro|SEMA4_CP1NTF
DECL|SEMA4_CP1_IRQn|enumerator|SEMA4_CP1_IRQn = 12, /**< SEMA4 CP1 interrupt request. */
DECL|SEMA4_CPINE_INE0_MASK|macro|SEMA4_CPINE_INE0_MASK
DECL|SEMA4_CPINE_INE0_SHIFT|macro|SEMA4_CPINE_INE0_SHIFT
DECL|SEMA4_CPINE_INE10_MASK|macro|SEMA4_CPINE_INE10_MASK
DECL|SEMA4_CPINE_INE10_SHIFT|macro|SEMA4_CPINE_INE10_SHIFT
DECL|SEMA4_CPINE_INE11_MASK|macro|SEMA4_CPINE_INE11_MASK
DECL|SEMA4_CPINE_INE11_SHIFT|macro|SEMA4_CPINE_INE11_SHIFT
DECL|SEMA4_CPINE_INE12_MASK|macro|SEMA4_CPINE_INE12_MASK
DECL|SEMA4_CPINE_INE12_SHIFT|macro|SEMA4_CPINE_INE12_SHIFT
DECL|SEMA4_CPINE_INE13_MASK|macro|SEMA4_CPINE_INE13_MASK
DECL|SEMA4_CPINE_INE13_SHIFT|macro|SEMA4_CPINE_INE13_SHIFT
DECL|SEMA4_CPINE_INE14_MASK|macro|SEMA4_CPINE_INE14_MASK
DECL|SEMA4_CPINE_INE14_SHIFT|macro|SEMA4_CPINE_INE14_SHIFT
DECL|SEMA4_CPINE_INE15_MASK|macro|SEMA4_CPINE_INE15_MASK
DECL|SEMA4_CPINE_INE15_SHIFT|macro|SEMA4_CPINE_INE15_SHIFT
DECL|SEMA4_CPINE_INE1_MASK|macro|SEMA4_CPINE_INE1_MASK
DECL|SEMA4_CPINE_INE1_SHIFT|macro|SEMA4_CPINE_INE1_SHIFT
DECL|SEMA4_CPINE_INE2_MASK|macro|SEMA4_CPINE_INE2_MASK
DECL|SEMA4_CPINE_INE2_SHIFT|macro|SEMA4_CPINE_INE2_SHIFT
DECL|SEMA4_CPINE_INE3_MASK|macro|SEMA4_CPINE_INE3_MASK
DECL|SEMA4_CPINE_INE3_SHIFT|macro|SEMA4_CPINE_INE3_SHIFT
DECL|SEMA4_CPINE_INE4_MASK|macro|SEMA4_CPINE_INE4_MASK
DECL|SEMA4_CPINE_INE4_SHIFT|macro|SEMA4_CPINE_INE4_SHIFT
DECL|SEMA4_CPINE_INE5_MASK|macro|SEMA4_CPINE_INE5_MASK
DECL|SEMA4_CPINE_INE5_SHIFT|macro|SEMA4_CPINE_INE5_SHIFT
DECL|SEMA4_CPINE_INE6_MASK|macro|SEMA4_CPINE_INE6_MASK
DECL|SEMA4_CPINE_INE6_SHIFT|macro|SEMA4_CPINE_INE6_SHIFT
DECL|SEMA4_CPINE_INE7_MASK|macro|SEMA4_CPINE_INE7_MASK
DECL|SEMA4_CPINE_INE7_SHIFT|macro|SEMA4_CPINE_INE7_SHIFT
DECL|SEMA4_CPINE_INE8_MASK|macro|SEMA4_CPINE_INE8_MASK
DECL|SEMA4_CPINE_INE8_SHIFT|macro|SEMA4_CPINE_INE8_SHIFT
DECL|SEMA4_CPINE_INE9_MASK|macro|SEMA4_CPINE_INE9_MASK
DECL|SEMA4_CPINE_INE9_SHIFT|macro|SEMA4_CPINE_INE9_SHIFT
DECL|SEMA4_CPINE_REG|macro|SEMA4_CPINE_REG
DECL|SEMA4_CPINE|macro|SEMA4_CPINE
DECL|SEMA4_CPNTF_GN0_MASK|macro|SEMA4_CPNTF_GN0_MASK
DECL|SEMA4_CPNTF_GN0_SHIFT|macro|SEMA4_CPNTF_GN0_SHIFT
DECL|SEMA4_CPNTF_GN10_MASK|macro|SEMA4_CPNTF_GN10_MASK
DECL|SEMA4_CPNTF_GN10_SHIFT|macro|SEMA4_CPNTF_GN10_SHIFT
DECL|SEMA4_CPNTF_GN11_MASK|macro|SEMA4_CPNTF_GN11_MASK
DECL|SEMA4_CPNTF_GN11_SHIFT|macro|SEMA4_CPNTF_GN11_SHIFT
DECL|SEMA4_CPNTF_GN12_MASK|macro|SEMA4_CPNTF_GN12_MASK
DECL|SEMA4_CPNTF_GN12_SHIFT|macro|SEMA4_CPNTF_GN12_SHIFT
DECL|SEMA4_CPNTF_GN13_MASK|macro|SEMA4_CPNTF_GN13_MASK
DECL|SEMA4_CPNTF_GN13_SHIFT|macro|SEMA4_CPNTF_GN13_SHIFT
DECL|SEMA4_CPNTF_GN14_MASK|macro|SEMA4_CPNTF_GN14_MASK
DECL|SEMA4_CPNTF_GN14_SHIFT|macro|SEMA4_CPNTF_GN14_SHIFT
DECL|SEMA4_CPNTF_GN15_MASK|macro|SEMA4_CPNTF_GN15_MASK
DECL|SEMA4_CPNTF_GN15_SHIFT|macro|SEMA4_CPNTF_GN15_SHIFT
DECL|SEMA4_CPNTF_GN1_MASK|macro|SEMA4_CPNTF_GN1_MASK
DECL|SEMA4_CPNTF_GN1_SHIFT|macro|SEMA4_CPNTF_GN1_SHIFT
DECL|SEMA4_CPNTF_GN2_MASK|macro|SEMA4_CPNTF_GN2_MASK
DECL|SEMA4_CPNTF_GN2_SHIFT|macro|SEMA4_CPNTF_GN2_SHIFT
DECL|SEMA4_CPNTF_GN3_MASK|macro|SEMA4_CPNTF_GN3_MASK
DECL|SEMA4_CPNTF_GN3_SHIFT|macro|SEMA4_CPNTF_GN3_SHIFT
DECL|SEMA4_CPNTF_GN4_MASK|macro|SEMA4_CPNTF_GN4_MASK
DECL|SEMA4_CPNTF_GN4_SHIFT|macro|SEMA4_CPNTF_GN4_SHIFT
DECL|SEMA4_CPNTF_GN5_MASK|macro|SEMA4_CPNTF_GN5_MASK
DECL|SEMA4_CPNTF_GN5_SHIFT|macro|SEMA4_CPNTF_GN5_SHIFT
DECL|SEMA4_CPNTF_GN6_MASK|macro|SEMA4_CPNTF_GN6_MASK
DECL|SEMA4_CPNTF_GN6_SHIFT|macro|SEMA4_CPNTF_GN6_SHIFT
DECL|SEMA4_CPNTF_GN7_MASK|macro|SEMA4_CPNTF_GN7_MASK
DECL|SEMA4_CPNTF_GN7_SHIFT|macro|SEMA4_CPNTF_GN7_SHIFT
DECL|SEMA4_CPNTF_GN8_MASK|macro|SEMA4_CPNTF_GN8_MASK
DECL|SEMA4_CPNTF_GN8_SHIFT|macro|SEMA4_CPNTF_GN8_SHIFT
DECL|SEMA4_CPNTF_GN9_MASK|macro|SEMA4_CPNTF_GN9_MASK
DECL|SEMA4_CPNTF_GN9_SHIFT|macro|SEMA4_CPNTF_GN9_SHIFT
DECL|SEMA4_CPNTF_REG|macro|SEMA4_CPNTF_REG
DECL|SEMA4_CPNTF|macro|SEMA4_CPNTF
DECL|SEMA4_GATE00_GTFSM_MASK|macro|SEMA4_GATE00_GTFSM_MASK
DECL|SEMA4_GATE00_GTFSM_SHIFT|macro|SEMA4_GATE00_GTFSM_SHIFT
DECL|SEMA4_GATE00_GTFSM|macro|SEMA4_GATE00_GTFSM
DECL|SEMA4_GATE00_REG|macro|SEMA4_GATE00_REG
DECL|SEMA4_GATE00|macro|SEMA4_GATE00
DECL|SEMA4_GATE01_GTFSM_MASK|macro|SEMA4_GATE01_GTFSM_MASK
DECL|SEMA4_GATE01_GTFSM_SHIFT|macro|SEMA4_GATE01_GTFSM_SHIFT
DECL|SEMA4_GATE01_GTFSM|macro|SEMA4_GATE01_GTFSM
DECL|SEMA4_GATE01_REG|macro|SEMA4_GATE01_REG
DECL|SEMA4_GATE01|macro|SEMA4_GATE01
DECL|SEMA4_GATE02_GTFSM_MASK|macro|SEMA4_GATE02_GTFSM_MASK
DECL|SEMA4_GATE02_GTFSM_SHIFT|macro|SEMA4_GATE02_GTFSM_SHIFT
DECL|SEMA4_GATE02_GTFSM|macro|SEMA4_GATE02_GTFSM
DECL|SEMA4_GATE02_REG|macro|SEMA4_GATE02_REG
DECL|SEMA4_GATE02|macro|SEMA4_GATE02
DECL|SEMA4_GATE03_GTFSM_MASK|macro|SEMA4_GATE03_GTFSM_MASK
DECL|SEMA4_GATE03_GTFSM_SHIFT|macro|SEMA4_GATE03_GTFSM_SHIFT
DECL|SEMA4_GATE03_GTFSM|macro|SEMA4_GATE03_GTFSM
DECL|SEMA4_GATE03_REG|macro|SEMA4_GATE03_REG
DECL|SEMA4_GATE03|macro|SEMA4_GATE03
DECL|SEMA4_GATE04_GTFSM_MASK|macro|SEMA4_GATE04_GTFSM_MASK
DECL|SEMA4_GATE04_GTFSM_SHIFT|macro|SEMA4_GATE04_GTFSM_SHIFT
DECL|SEMA4_GATE04_GTFSM|macro|SEMA4_GATE04_GTFSM
DECL|SEMA4_GATE04_REG|macro|SEMA4_GATE04_REG
DECL|SEMA4_GATE04|macro|SEMA4_GATE04
DECL|SEMA4_GATE05_GTFSM_MASK|macro|SEMA4_GATE05_GTFSM_MASK
DECL|SEMA4_GATE05_GTFSM_SHIFT|macro|SEMA4_GATE05_GTFSM_SHIFT
DECL|SEMA4_GATE05_GTFSM|macro|SEMA4_GATE05_GTFSM
DECL|SEMA4_GATE05_REG|macro|SEMA4_GATE05_REG
DECL|SEMA4_GATE05|macro|SEMA4_GATE05
DECL|SEMA4_GATE06_GTFSM_MASK|macro|SEMA4_GATE06_GTFSM_MASK
DECL|SEMA4_GATE06_GTFSM_SHIFT|macro|SEMA4_GATE06_GTFSM_SHIFT
DECL|SEMA4_GATE06_GTFSM|macro|SEMA4_GATE06_GTFSM
DECL|SEMA4_GATE06_REG|macro|SEMA4_GATE06_REG
DECL|SEMA4_GATE06|macro|SEMA4_GATE06
DECL|SEMA4_GATE07_GTFSM_MASK|macro|SEMA4_GATE07_GTFSM_MASK
DECL|SEMA4_GATE07_GTFSM_SHIFT|macro|SEMA4_GATE07_GTFSM_SHIFT
DECL|SEMA4_GATE07_GTFSM|macro|SEMA4_GATE07_GTFSM
DECL|SEMA4_GATE07_REG|macro|SEMA4_GATE07_REG
DECL|SEMA4_GATE07|macro|SEMA4_GATE07
DECL|SEMA4_GATE08_GTFSM_MASK|macro|SEMA4_GATE08_GTFSM_MASK
DECL|SEMA4_GATE08_GTFSM_SHIFT|macro|SEMA4_GATE08_GTFSM_SHIFT
DECL|SEMA4_GATE08_GTFSM|macro|SEMA4_GATE08_GTFSM
DECL|SEMA4_GATE08_REG|macro|SEMA4_GATE08_REG
DECL|SEMA4_GATE08|macro|SEMA4_GATE08
DECL|SEMA4_GATE09_GTFSM_MASK|macro|SEMA4_GATE09_GTFSM_MASK
DECL|SEMA4_GATE09_GTFSM_SHIFT|macro|SEMA4_GATE09_GTFSM_SHIFT
DECL|SEMA4_GATE09_GTFSM|macro|SEMA4_GATE09_GTFSM
DECL|SEMA4_GATE09_REG|macro|SEMA4_GATE09_REG
DECL|SEMA4_GATE09|macro|SEMA4_GATE09
DECL|SEMA4_GATE10_GTFSM_MASK|macro|SEMA4_GATE10_GTFSM_MASK
DECL|SEMA4_GATE10_GTFSM_SHIFT|macro|SEMA4_GATE10_GTFSM_SHIFT
DECL|SEMA4_GATE10_GTFSM|macro|SEMA4_GATE10_GTFSM
DECL|SEMA4_GATE10_REG|macro|SEMA4_GATE10_REG
DECL|SEMA4_GATE10|macro|SEMA4_GATE10
DECL|SEMA4_GATE11_GTFSM_MASK|macro|SEMA4_GATE11_GTFSM_MASK
DECL|SEMA4_GATE11_GTFSM_SHIFT|macro|SEMA4_GATE11_GTFSM_SHIFT
DECL|SEMA4_GATE11_GTFSM|macro|SEMA4_GATE11_GTFSM
DECL|SEMA4_GATE11_REG|macro|SEMA4_GATE11_REG
DECL|SEMA4_GATE11|macro|SEMA4_GATE11
DECL|SEMA4_GATE12_GTFSM_MASK|macro|SEMA4_GATE12_GTFSM_MASK
DECL|SEMA4_GATE12_GTFSM_SHIFT|macro|SEMA4_GATE12_GTFSM_SHIFT
DECL|SEMA4_GATE12_GTFSM|macro|SEMA4_GATE12_GTFSM
DECL|SEMA4_GATE12_REG|macro|SEMA4_GATE12_REG
DECL|SEMA4_GATE12|macro|SEMA4_GATE12
DECL|SEMA4_GATE13_GTFSM_MASK|macro|SEMA4_GATE13_GTFSM_MASK
DECL|SEMA4_GATE13_GTFSM_SHIFT|macro|SEMA4_GATE13_GTFSM_SHIFT
DECL|SEMA4_GATE13_GTFSM|macro|SEMA4_GATE13_GTFSM
DECL|SEMA4_GATE13_REG|macro|SEMA4_GATE13_REG
DECL|SEMA4_GATE13|macro|SEMA4_GATE13
DECL|SEMA4_GATE14_GTFSM_MASK|macro|SEMA4_GATE14_GTFSM_MASK
DECL|SEMA4_GATE14_GTFSM_SHIFT|macro|SEMA4_GATE14_GTFSM_SHIFT
DECL|SEMA4_GATE14_GTFSM|macro|SEMA4_GATE14_GTFSM
DECL|SEMA4_GATE14_REG|macro|SEMA4_GATE14_REG
DECL|SEMA4_GATE14|macro|SEMA4_GATE14
DECL|SEMA4_GATE15_GTFSM_MASK|macro|SEMA4_GATE15_GTFSM_MASK
DECL|SEMA4_GATE15_GTFSM_SHIFT|macro|SEMA4_GATE15_GTFSM_SHIFT
DECL|SEMA4_GATE15_GTFSM|macro|SEMA4_GATE15_GTFSM
DECL|SEMA4_GATE15_REG|macro|SEMA4_GATE15_REG
DECL|SEMA4_GATE15|macro|SEMA4_GATE15
DECL|SEMA4_IRQS|macro|SEMA4_IRQS
DECL|SEMA4_MemMapPtr|typedef|} SEMA4_Type, *SEMA4_MemMapPtr;
DECL|SEMA4_RSTGT_REG|macro|SEMA4_RSTGT_REG
DECL|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_MASK|macro|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_MASK
DECL|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_SHIFT|macro|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP_SHIFT
DECL|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP|macro|SEMA4_RSTGT_RSTGSM_RSTGMS_RSTGDP
DECL|SEMA4_RSTGT_RSTGTN_MASK|macro|SEMA4_RSTGT_RSTGTN_MASK
DECL|SEMA4_RSTGT_RSTGTN_SHIFT|macro|SEMA4_RSTGT_RSTGTN_SHIFT
DECL|SEMA4_RSTGT_RSTGTN|macro|SEMA4_RSTGT_RSTGTN
DECL|SEMA4_RSTGT|macro|SEMA4_RSTGT
DECL|SEMA4_RSTNTF_REG|macro|SEMA4_RSTNTF_REG
DECL|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_MASK|macro|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_MASK
DECL|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_SHIFT|macro|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP_SHIFT
DECL|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP|macro|SEMA4_RSTNTF_RSTNSM_RSTNMS_RSTNDP
DECL|SEMA4_RSTNTF_RSTNTN_MASK|macro|SEMA4_RSTNTF_RSTNTN_MASK
DECL|SEMA4_RSTNTF_RSTNTN_SHIFT|macro|SEMA4_RSTNTF_RSTNTN_SHIFT
DECL|SEMA4_RSTNTF_RSTNTN|macro|SEMA4_RSTNTF_RSTNTN
DECL|SEMA4_RSTNTF|macro|SEMA4_RSTNTF
DECL|SEMA4_Type|typedef|} SEMA4_Type, *SEMA4_MemMapPtr;
DECL|SEMA4|macro|SEMA4
DECL|SFA1AD|member|__IO uint32_t SFA1AD; /**< Serial Flash A1 Top Address, offset: 0x180 */
DECL|SFA2AD|member|__IO uint32_t SFA2AD; /**< Serial Flash A2 Top Address, offset: 0x184 */
DECL|SFAR|member|__IO uint32_t SFAR; /**< Serial Flash Address Register, offset: 0x100 */
DECL|SFB1AD|member|__IO uint32_t SFB1AD; /**< Serial Flash B1Top Address, offset: 0x188 */
DECL|SFB2AD|member|__IO uint32_t SFB2AD; /**< Serial Flash B2Top Address, offset: 0x18C */
DECL|SFCSR|member|__IO uint32_t SFCSR; /**< SSI FIFO Control/Status Register, offset: 0x2C */
DECL|SHPIMP|member|__IO uint32_t SHPIMP; /**< Sharpness Improvement, offset: 0xA4 */
DECL|SIC|member|__O uint32_t SIC; /**< InterruptClear Register,offset: 0x10 */
DECL|SIER|member|__IO uint32_t SIER; /**< SSI Interrupt Enable Register, offset: 0x18 */
DECL|SIE|member|__IO uint32_t SIE; /**< InterruptEn Register, offset: 0xC */
DECL|SIG1|member|__IO uint32_t SIG1; /**< DVFS general purpose bits weight, offset: 0x8 */
DECL|SIMR|member|__IO uint32_t SIMR; /**< SRC Interrupt Mask Register, offset: 0x18 */
DECL|SISR|member|__I uint32_t SISR; /**< SRC Interrupt Status Register, offset: 0x14 */
DECL|SISR|member|__IO uint32_t SISR; /**< SSI Interrupt Status Register, offset: 0x14 */
DECL|SIS|member|__I uint32_t SIS; /**< InterruptStat Register,offset: 0x10 */
DECL|SJC_BASE_ADDRS|macro|SJC_BASE_ADDRS
DECL|SJC_BASE_PTRS|macro|SJC_BASE_PTRS
DECL|SJC_BASE_PTR|macro|SJC_BASE_PTR
DECL|SJC_BASE|macro|SJC_BASE
DECL|SJC_DCR_DEBUG_OBS_MASK|macro|SJC_DCR_DEBUG_OBS_MASK
DECL|SJC_DCR_DEBUG_OBS_SHIFT|macro|SJC_DCR_DEBUG_OBS_SHIFT
DECL|SJC_DCR_DE_TO_ARM_MASK|macro|SJC_DCR_DE_TO_ARM_MASK
DECL|SJC_DCR_DE_TO_ARM_SHIFT|macro|SJC_DCR_DE_TO_ARM_SHIFT
DECL|SJC_DCR_DE_TO_SDMA_MASK|macro|SJC_DCR_DE_TO_SDMA_MASK
DECL|SJC_DCR_DE_TO_SDMA_SHIFT|macro|SJC_DCR_DE_TO_SDMA_SHIFT
DECL|SJC_DCR_DIRECT_ARM_REQ_EN_MASK|macro|SJC_DCR_DIRECT_ARM_REQ_EN_MASK
DECL|SJC_DCR_DIRECT_ARM_REQ_EN_SHIFT|macro|SJC_DCR_DIRECT_ARM_REQ_EN_SHIFT
DECL|SJC_DCR_DIRECT_SDMA_REQ_EN_MASK|macro|SJC_DCR_DIRECT_SDMA_REQ_EN_MASK
DECL|SJC_DCR_DIRECT_SDMA_REQ_EN_SHIFT|macro|SJC_DCR_DIRECT_SDMA_REQ_EN_SHIFT
DECL|SJC_DCR_REG|macro|SJC_DCR_REG
DECL|SJC_DCR|macro|SJC_DCR
DECL|SJC_GPCCR_ACLKOFFDIS_MASK|macro|SJC_GPCCR_ACLKOFFDIS_MASK
DECL|SJC_GPCCR_ACLKOFFDIS_SHIFT|macro|SJC_GPCCR_ACLKOFFDIS_SHIFT
DECL|SJC_GPCCR_REG|macro|SJC_GPCCR_REG
DECL|SJC_GPCCR_SCLKR_MASK|macro|SJC_GPCCR_SCLKR_MASK
DECL|SJC_GPCCR_SCLKR_SHIFT|macro|SJC_GPCCR_SCLKR_SHIFT
DECL|SJC_GPCCR|macro|SJC_GPCCR
DECL|SJC_GPSSR_GPSSR_MASK|macro|SJC_GPSSR_GPSSR_MASK
DECL|SJC_GPSSR_GPSSR_SHIFT|macro|SJC_GPSSR_GPSSR_SHIFT
DECL|SJC_GPSSR_GPSSR|macro|SJC_GPSSR_GPSSR
DECL|SJC_GPSSR_REG|macro|SJC_GPSSR_REG
DECL|SJC_GPSSR|macro|SJC_GPSSR
DECL|SJC_GPUSR1_A_DBG_MASK|macro|SJC_GPUSR1_A_DBG_MASK
DECL|SJC_GPUSR1_A_DBG_SHIFT|macro|SJC_GPUSR1_A_DBG_SHIFT
DECL|SJC_GPUSR1_A_WFI_MASK|macro|SJC_GPUSR1_A_WFI_MASK
DECL|SJC_GPUSR1_A_WFI_SHIFT|macro|SJC_GPUSR1_A_WFI_SHIFT
DECL|SJC_GPUSR1_PLL_LOCK_MASK|macro|SJC_GPUSR1_PLL_LOCK_MASK
DECL|SJC_GPUSR1_PLL_LOCK_SHIFT|macro|SJC_GPUSR1_PLL_LOCK_SHIFT
DECL|SJC_GPUSR1_REG|macro|SJC_GPUSR1_REG
DECL|SJC_GPUSR1_S_STAT_MASK|macro|SJC_GPUSR1_S_STAT_MASK
DECL|SJC_GPUSR1_S_STAT_SHIFT|macro|SJC_GPUSR1_S_STAT_SHIFT
DECL|SJC_GPUSR1_S_STAT|macro|SJC_GPUSR1_S_STAT
DECL|SJC_GPUSR1|macro|SJC_GPUSR1
DECL|SJC_GPUSR2_REG|macro|SJC_GPUSR2_REG
DECL|SJC_GPUSR2_STBYWFE_MASK|macro|SJC_GPUSR2_STBYWFE_MASK
DECL|SJC_GPUSR2_STBYWFE_SHIFT|macro|SJC_GPUSR2_STBYWFE_SHIFT
DECL|SJC_GPUSR2_STBYWFE|macro|SJC_GPUSR2_STBYWFE
DECL|SJC_GPUSR2_STBYWFI_MASK|macro|SJC_GPUSR2_STBYWFI_MASK
DECL|SJC_GPUSR2_STBYWFI_SHIFT|macro|SJC_GPUSR2_STBYWFI_SHIFT
DECL|SJC_GPUSR2_STBYWFI|macro|SJC_GPUSR2_STBYWFI
DECL|SJC_GPUSR2_S_STAT_MASK|macro|SJC_GPUSR2_S_STAT_MASK
DECL|SJC_GPUSR2_S_STAT_SHIFT|macro|SJC_GPUSR2_S_STAT_SHIFT
DECL|SJC_GPUSR2_S_STAT|macro|SJC_GPUSR2_S_STAT
DECL|SJC_GPUSR2|macro|SJC_GPUSR2
DECL|SJC_GPUSR3_IPG_STOP_MASK|macro|SJC_GPUSR3_IPG_STOP_MASK
DECL|SJC_GPUSR3_IPG_STOP_SHIFT|macro|SJC_GPUSR3_IPG_STOP_SHIFT
DECL|SJC_GPUSR3_IPG_WAIT_MASK|macro|SJC_GPUSR3_IPG_WAIT_MASK
DECL|SJC_GPUSR3_IPG_WAIT_SHIFT|macro|SJC_GPUSR3_IPG_WAIT_SHIFT
DECL|SJC_GPUSR3_REG|macro|SJC_GPUSR3_REG
DECL|SJC_GPUSR3_SYS_WAIT_MASK|macro|SJC_GPUSR3_SYS_WAIT_MASK
DECL|SJC_GPUSR3_SYS_WAIT_SHIFT|macro|SJC_GPUSR3_SYS_WAIT_SHIFT
DECL|SJC_GPUSR3|macro|SJC_GPUSR3
DECL|SJC_IRQS|macro|SJC_IRQS
DECL|SJC_IRQn|enumerator|SJC_IRQn = 104, /**< SJC interrupt from General Purpose register. */
DECL|SJC_MemMapPtr|typedef|} SJC_Type, *SJC_MemMapPtr;
DECL|SJC_SSR_BOOTIND_MASK|macro|SJC_SSR_BOOTIND_MASK
DECL|SJC_SSR_BOOTIND_SHIFT|macro|SJC_SSR_BOOTIND_SHIFT
DECL|SJC_SSR_EBF_MASK|macro|SJC_SSR_EBF_MASK
DECL|SJC_SSR_EBF_SHIFT|macro|SJC_SSR_EBF_SHIFT
DECL|SJC_SSR_EBG_MASK|macro|SJC_SSR_EBG_MASK
DECL|SJC_SSR_EBG_SHIFT|macro|SJC_SSR_EBG_SHIFT
DECL|SJC_SSR_FT_MASK|macro|SJC_SSR_FT_MASK
DECL|SJC_SSR_FT_SHIFT|macro|SJC_SSR_FT_SHIFT
DECL|SJC_SSR_KTA_MASK|macro|SJC_SSR_KTA_MASK
DECL|SJC_SSR_KTA_SHIFT|macro|SJC_SSR_KTA_SHIFT
DECL|SJC_SSR_KTF_MASK|macro|SJC_SSR_KTF_MASK
DECL|SJC_SSR_KTF_SHIFT|macro|SJC_SSR_KTF_SHIFT
DECL|SJC_SSR_REG|macro|SJC_SSR_REG
DECL|SJC_SSR_RSSTAT_MASK|macro|SJC_SSR_RSSTAT_MASK
DECL|SJC_SSR_RSSTAT_SHIFT|macro|SJC_SSR_RSSTAT_SHIFT
DECL|SJC_SSR_RSSTAT|macro|SJC_SSR_RSSTAT
DECL|SJC_SSR_SJM_MASK|macro|SJC_SSR_SJM_MASK
DECL|SJC_SSR_SJM_SHIFT|macro|SJC_SSR_SJM_SHIFT
DECL|SJC_SSR_SJM|macro|SJC_SSR_SJM
DECL|SJC_SSR_SWE_MASK|macro|SJC_SSR_SWE_MASK
DECL|SJC_SSR_SWE_SHIFT|macro|SJC_SSR_SWE_SHIFT
DECL|SJC_SSR_SWF_MASK|macro|SJC_SSR_SWF_MASK
DECL|SJC_SSR_SWF_SHIFT|macro|SJC_SSR_SWF_SHIFT
DECL|SJC_SSR|macro|SJC_SSR
DECL|SJC_Type|typedef|} SJC_Type, *SJC_MemMapPtr;
DECL|SJC|macro|SJC
DECL|SMPR|member|__IO uint32_t SMPR; /**< Sampling Register, offset: 0x108 */
DECL|SNVS_BASE_ADDRS|macro|SNVS_BASE_ADDRS
DECL|SNVS_BASE_PTRS|macro|SNVS_BASE_PTRS
DECL|SNVS_BASE_PTR|macro|SNVS_BASE_PTR
DECL|SNVS_BASE|macro|SNVS_BASE
DECL|SNVS_CONSOLIDATED_IRQn|enumerator|SNVS_CONSOLIDATED_IRQn = 19, /**< SNVS consolidated interrupt. */
DECL|SNVS_HPCOMR_LP_SWR_DIS_MASK|macro|SNVS_HPCOMR_LP_SWR_DIS_MASK
DECL|SNVS_HPCOMR_LP_SWR_DIS_SHIFT|macro|SNVS_HPCOMR_LP_SWR_DIS_SHIFT
DECL|SNVS_HPCOMR_LP_SWR_MASK|macro|SNVS_HPCOMR_LP_SWR_MASK
DECL|SNVS_HPCOMR_LP_SWR_SHIFT|macro|SNVS_HPCOMR_LP_SWR_SHIFT
DECL|SNVS_HPCOMR_NPSWA_EN_MASK|macro|SNVS_HPCOMR_NPSWA_EN_MASK
DECL|SNVS_HPCOMR_NPSWA_EN_SHIFT|macro|SNVS_HPCOMR_NPSWA_EN_SHIFT
DECL|SNVS_HPCOMR_REG|macro|SNVS_HPCOMR_REG
DECL|SNVS_HPCOMR|macro|SNVS_HPCOMR
DECL|SNVS_HPCR_BTN_CONFIG_MASK|macro|SNVS_HPCR_BTN_CONFIG_MASK
DECL|SNVS_HPCR_BTN_CONFIG_SHIFT|macro|SNVS_HPCR_BTN_CONFIG_SHIFT
DECL|SNVS_HPCR_BTN_CONFIG|macro|SNVS_HPCR_BTN_CONFIG
DECL|SNVS_HPCR_BTN_MASK_MASK|macro|SNVS_HPCR_BTN_MASK_MASK
DECL|SNVS_HPCR_BTN_MASK_SHIFT|macro|SNVS_HPCR_BTN_MASK_SHIFT
DECL|SNVS_HPCR_HPCALB_EN_MASK|macro|SNVS_HPCR_HPCALB_EN_MASK
DECL|SNVS_HPCR_HPCALB_EN_SHIFT|macro|SNVS_HPCR_HPCALB_EN_SHIFT
DECL|SNVS_HPCR_HPCALB_VAL_MASK|macro|SNVS_HPCR_HPCALB_VAL_MASK
DECL|SNVS_HPCR_HPCALB_VAL_SHIFT|macro|SNVS_HPCR_HPCALB_VAL_SHIFT
DECL|SNVS_HPCR_HPCALB_VAL|macro|SNVS_HPCR_HPCALB_VAL
DECL|SNVS_HPCR_HPTA_EN_MASK|macro|SNVS_HPCR_HPTA_EN_MASK
DECL|SNVS_HPCR_HPTA_EN_SHIFT|macro|SNVS_HPCR_HPTA_EN_SHIFT
DECL|SNVS_HPCR_PI_EN_MASK|macro|SNVS_HPCR_PI_EN_MASK
DECL|SNVS_HPCR_PI_EN_SHIFT|macro|SNVS_HPCR_PI_EN_SHIFT
DECL|SNVS_HPCR_PI_FREQ_MASK|macro|SNVS_HPCR_PI_FREQ_MASK
DECL|SNVS_HPCR_PI_FREQ_SHIFT|macro|SNVS_HPCR_PI_FREQ_SHIFT
DECL|SNVS_HPCR_PI_FREQ|macro|SNVS_HPCR_PI_FREQ
DECL|SNVS_HPCR_REG|macro|SNVS_HPCR_REG
DECL|SNVS_HPCR_RTC_EN_MASK|macro|SNVS_HPCR_RTC_EN_MASK
DECL|SNVS_HPCR_RTC_EN_SHIFT|macro|SNVS_HPCR_RTC_EN_SHIFT
DECL|SNVS_HPCR|macro|SNVS_HPCR
DECL|SNVS_HPLR_GPR_SL_MASK|macro|SNVS_HPLR_GPR_SL_MASK
DECL|SNVS_HPLR_GPR_SL_SHIFT|macro|SNVS_HPLR_GPR_SL_SHIFT
DECL|SNVS_HPLR_MC_SL_MASK|macro|SNVS_HPLR_MC_SL_MASK
DECL|SNVS_HPLR_MC_SL_SHIFT|macro|SNVS_HPLR_MC_SL_SHIFT
DECL|SNVS_HPLR_REG|macro|SNVS_HPLR_REG
DECL|SNVS_HPLR|macro|SNVS_HPLR
DECL|SNVS_HPRTCLR_REG|macro|SNVS_HPRTCLR_REG
DECL|SNVS_HPRTCLR_RTC_MASK|macro|SNVS_HPRTCLR_RTC_MASK
DECL|SNVS_HPRTCLR_RTC_SHIFT|macro|SNVS_HPRTCLR_RTC_SHIFT
DECL|SNVS_HPRTCLR_RTC|macro|SNVS_HPRTCLR_RTC
DECL|SNVS_HPRTCLR|macro|SNVS_HPRTCLR
DECL|SNVS_HPRTCMR_REG|macro|SNVS_HPRTCMR_REG
DECL|SNVS_HPRTCMR_RTC_MASK|macro|SNVS_HPRTCMR_RTC_MASK
DECL|SNVS_HPRTCMR_RTC_SHIFT|macro|SNVS_HPRTCMR_RTC_SHIFT
DECL|SNVS_HPRTCMR_RTC|macro|SNVS_HPRTCMR_RTC
DECL|SNVS_HPRTCMR|macro|SNVS_HPRTCMR
DECL|SNVS_HPSR_BI_MASK|macro|SNVS_HPSR_BI_MASK
DECL|SNVS_HPSR_BI_SHIFT|macro|SNVS_HPSR_BI_SHIFT
DECL|SNVS_HPSR_BTN_MASK|macro|SNVS_HPSR_BTN_MASK
DECL|SNVS_HPSR_BTN_SHIFT|macro|SNVS_HPSR_BTN_SHIFT
DECL|SNVS_HPSR_REG|macro|SNVS_HPSR_REG
DECL|SNVS_HPSR|macro|SNVS_HPSR
DECL|SNVS_HPTALR_HPTA_MASK|macro|SNVS_HPTALR_HPTA_MASK
DECL|SNVS_HPTALR_HPTA_SHIFT|macro|SNVS_HPTALR_HPTA_SHIFT
DECL|SNVS_HPTALR_HPTA|macro|SNVS_HPTALR_HPTA
DECL|SNVS_HPTALR_REG|macro|SNVS_HPTALR_REG
DECL|SNVS_HPTALR|macro|SNVS_HPTALR
DECL|SNVS_HPTAMR_HPTA_MASK|macro|SNVS_HPTAMR_HPTA_MASK
DECL|SNVS_HPTAMR_HPTA_SHIFT|macro|SNVS_HPTAMR_HPTA_SHIFT
DECL|SNVS_HPTAMR_HPTA|macro|SNVS_HPTAMR_HPTA
DECL|SNVS_HPTAMR_REG|macro|SNVS_HPTAMR_REG
DECL|SNVS_HPTAMR|macro|SNVS_HPTAMR
DECL|SNVS_HPVIDR1_IP_ID_MASK|macro|SNVS_HPVIDR1_IP_ID_MASK
DECL|SNVS_HPVIDR1_IP_ID_SHIFT|macro|SNVS_HPVIDR1_IP_ID_SHIFT
DECL|SNVS_HPVIDR1_IP_ID|macro|SNVS_HPVIDR1_IP_ID
DECL|SNVS_HPVIDR1_MAJOR_REV_MASK|macro|SNVS_HPVIDR1_MAJOR_REV_MASK
DECL|SNVS_HPVIDR1_MAJOR_REV_SHIFT|macro|SNVS_HPVIDR1_MAJOR_REV_SHIFT
DECL|SNVS_HPVIDR1_MAJOR_REV|macro|SNVS_HPVIDR1_MAJOR_REV
DECL|SNVS_HPVIDR1_MINOR_REV_MASK|macro|SNVS_HPVIDR1_MINOR_REV_MASK
DECL|SNVS_HPVIDR1_MINOR_REV_SHIFT|macro|SNVS_HPVIDR1_MINOR_REV_SHIFT
DECL|SNVS_HPVIDR1_MINOR_REV|macro|SNVS_HPVIDR1_MINOR_REV
DECL|SNVS_HPVIDR1_REG|macro|SNVS_HPVIDR1_REG
DECL|SNVS_HPVIDR1|macro|SNVS_HPVIDR1
DECL|SNVS_HPVIDR2_CONFIG_OPT_MASK|macro|SNVS_HPVIDR2_CONFIG_OPT_MASK
DECL|SNVS_HPVIDR2_CONFIG_OPT_SHIFT|macro|SNVS_HPVIDR2_CONFIG_OPT_SHIFT
DECL|SNVS_HPVIDR2_CONFIG_OPT|macro|SNVS_HPVIDR2_CONFIG_OPT
DECL|SNVS_HPVIDR2_ECO_REV_MASK|macro|SNVS_HPVIDR2_ECO_REV_MASK
DECL|SNVS_HPVIDR2_ECO_REV_SHIFT|macro|SNVS_HPVIDR2_ECO_REV_SHIFT
DECL|SNVS_HPVIDR2_ECO_REV|macro|SNVS_HPVIDR2_ECO_REV
DECL|SNVS_HPVIDR2_INTG_OPT_MASK|macro|SNVS_HPVIDR2_INTG_OPT_MASK
DECL|SNVS_HPVIDR2_INTG_OPT_SHIFT|macro|SNVS_HPVIDR2_INTG_OPT_SHIFT
DECL|SNVS_HPVIDR2_INTG_OPT|macro|SNVS_HPVIDR2_INTG_OPT
DECL|SNVS_HPVIDR2_IP_ERA_MASK|macro|SNVS_HPVIDR2_IP_ERA_MASK
DECL|SNVS_HPVIDR2_IP_ERA_SHIFT|macro|SNVS_HPVIDR2_IP_ERA_SHIFT
DECL|SNVS_HPVIDR2_IP_ERA|macro|SNVS_HPVIDR2_IP_ERA
DECL|SNVS_HPVIDR2_REG|macro|SNVS_HPVIDR2_REG
DECL|SNVS_HPVIDR2|macro|SNVS_HPVIDR2
DECL|SNVS_IRQS|macro|SNVS_IRQS
DECL|SNVS_IRQn|enumerator|SNVS_IRQn = 4, /**< PMIC power off request. */
DECL|SNVS_LPCR_BTN_PRESS_TIME_MASK|macro|SNVS_LPCR_BTN_PRESS_TIME_MASK
DECL|SNVS_LPCR_BTN_PRESS_TIME_SHIFT|macro|SNVS_LPCR_BTN_PRESS_TIME_SHIFT
DECL|SNVS_LPCR_BTN_PRESS_TIME|macro|SNVS_LPCR_BTN_PRESS_TIME
DECL|SNVS_LPCR_DEBOUNCE_MASK|macro|SNVS_LPCR_DEBOUNCE_MASK
DECL|SNVS_LPCR_DEBOUNCE_SHIFT|macro|SNVS_LPCR_DEBOUNCE_SHIFT
DECL|SNVS_LPCR_DEBOUNCE|macro|SNVS_LPCR_DEBOUNCE
DECL|SNVS_LPCR_DP_EN_MASK|macro|SNVS_LPCR_DP_EN_MASK
DECL|SNVS_LPCR_DP_EN_SHIFT|macro|SNVS_LPCR_DP_EN_SHIFT
DECL|SNVS_LPCR_MC_ENV_MASK|macro|SNVS_LPCR_MC_ENV_MASK
DECL|SNVS_LPCR_MC_ENV_SHIFT|macro|SNVS_LPCR_MC_ENV_SHIFT
DECL|SNVS_LPCR_ON_TIME_MASK|macro|SNVS_LPCR_ON_TIME_MASK
DECL|SNVS_LPCR_ON_TIME_SHIFT|macro|SNVS_LPCR_ON_TIME_SHIFT
DECL|SNVS_LPCR_ON_TIME|macro|SNVS_LPCR_ON_TIME
DECL|SNVS_LPCR_PK_EN_MASK|macro|SNVS_LPCR_PK_EN_MASK
DECL|SNVS_LPCR_PK_EN_SHIFT|macro|SNVS_LPCR_PK_EN_SHIFT
DECL|SNVS_LPCR_PK_OVERRIDE_MASK|macro|SNVS_LPCR_PK_OVERRIDE_MASK
DECL|SNVS_LPCR_PK_OVERRIDE_SHIFT|macro|SNVS_LPCR_PK_OVERRIDE_SHIFT
DECL|SNVS_LPCR_PWR_GLITCH_EN_MASK|macro|SNVS_LPCR_PWR_GLITCH_EN_MASK
DECL|SNVS_LPCR_PWR_GLITCH_EN_SHIFT|macro|SNVS_LPCR_PWR_GLITCH_EN_SHIFT
DECL|SNVS_LPCR_REG|macro|SNVS_LPCR_REG
DECL|SNVS_LPCR_TOP_MASK|macro|SNVS_LPCR_TOP_MASK
DECL|SNVS_LPCR_TOP_SHIFT|macro|SNVS_LPCR_TOP_SHIFT
DECL|SNVS_LPCR|macro|SNVS_LPCR
DECL|SNVS_LPGPR_GPR_MASK|macro|SNVS_LPGPR_GPR_MASK
DECL|SNVS_LPGPR_GPR_SHIFT|macro|SNVS_LPGPR_GPR_SHIFT
DECL|SNVS_LPGPR_GPR|macro|SNVS_LPGPR_GPR
DECL|SNVS_LPGPR_REG|macro|SNVS_LPGPR_REG
DECL|SNVS_LPGPR|macro|SNVS_LPGPR
DECL|SNVS_LPLR_GPR_HL_MASK|macro|SNVS_LPLR_GPR_HL_MASK
DECL|SNVS_LPLR_GPR_HL_SHIFT|macro|SNVS_LPLR_GPR_HL_SHIFT
DECL|SNVS_LPLR_MC_HL_MASK|macro|SNVS_LPLR_MC_HL_MASK
DECL|SNVS_LPLR_MC_HL_SHIFT|macro|SNVS_LPLR_MC_HL_SHIFT
DECL|SNVS_LPLR_REG|macro|SNVS_LPLR_REG
DECL|SNVS_LPLR|macro|SNVS_LPLR
DECL|SNVS_LPSMCLR_MON_COUNTER_MASK|macro|SNVS_LPSMCLR_MON_COUNTER_MASK
DECL|SNVS_LPSMCLR_MON_COUNTER_SHIFT|macro|SNVS_LPSMCLR_MON_COUNTER_SHIFT
DECL|SNVS_LPSMCLR_MON_COUNTER|macro|SNVS_LPSMCLR_MON_COUNTER
DECL|SNVS_LPSMCLR_REG|macro|SNVS_LPSMCLR_REG
DECL|SNVS_LPSMCLR|macro|SNVS_LPSMCLR
DECL|SNVS_LPSMCMR_MC_ERA_BITS_MASK|macro|SNVS_LPSMCMR_MC_ERA_BITS_MASK
DECL|SNVS_LPSMCMR_MC_ERA_BITS_SHIFT|macro|SNVS_LPSMCMR_MC_ERA_BITS_SHIFT
DECL|SNVS_LPSMCMR_MC_ERA_BITS|macro|SNVS_LPSMCMR_MC_ERA_BITS
DECL|SNVS_LPSMCMR_MON_COUNTER_MASK|macro|SNVS_LPSMCMR_MON_COUNTER_MASK
DECL|SNVS_LPSMCMR_MON_COUNTER_SHIFT|macro|SNVS_LPSMCMR_MON_COUNTER_SHIFT
DECL|SNVS_LPSMCMR_MON_COUNTER|macro|SNVS_LPSMCMR_MON_COUNTER
DECL|SNVS_LPSMCMR_REG|macro|SNVS_LPSMCMR_REG
DECL|SNVS_LPSMCMR|macro|SNVS_LPSMCMR
DECL|SNVS_LPSR_EO_MASK|macro|SNVS_LPSR_EO_MASK
DECL|SNVS_LPSR_EO_SHIFT|macro|SNVS_LPSR_EO_SHIFT
DECL|SNVS_LPSR_MCR_MASK|macro|SNVS_LPSR_MCR_MASK
DECL|SNVS_LPSR_MCR_SHIFT|macro|SNVS_LPSR_MCR_SHIFT
DECL|SNVS_LPSR_REG|macro|SNVS_LPSR_REG
DECL|SNVS_LPSR_SPO_MASK|macro|SNVS_LPSR_SPO_MASK
DECL|SNVS_LPSR_SPO_SHIFT|macro|SNVS_LPSR_SPO_SHIFT
DECL|SNVS_LPSR|macro|SNVS_LPSR
DECL|SNVS_MemMapPtr|typedef|} SNVS_Type, *SNVS_MemMapPtr;
DECL|SNVS_SECURITY_IRQn|enumerator|SNVS_SECURITY_IRQn = 20, /**< SNVS security interrupt. */
DECL|SNVS_Type|typedef|} SNVS_Type, *SNVS_MemMapPtr;
DECL|SNVS|macro|SNVS
DECL|SPBA_BASE_ADDRS|macro|SPBA_BASE_ADDRS
DECL|SPBA_BASE_PTRS|macro|SPBA_BASE_PTRS
DECL|SPBA_BASE_PTR|macro|SPBA_BASE_PTR
DECL|SPBA_BASE|macro|SPBA_BASE
DECL|SPBA_MemMapPtr|typedef|} SPBA_Type, *SPBA_MemMapPtr;
DECL|SPBA_PRR0|macro|SPBA_PRR0
DECL|SPBA_PRR10|macro|SPBA_PRR10
DECL|SPBA_PRR11|macro|SPBA_PRR11
DECL|SPBA_PRR12|macro|SPBA_PRR12
DECL|SPBA_PRR13|macro|SPBA_PRR13
DECL|SPBA_PRR14|macro|SPBA_PRR14
DECL|SPBA_PRR15|macro|SPBA_PRR15
DECL|SPBA_PRR16|macro|SPBA_PRR16
DECL|SPBA_PRR17|macro|SPBA_PRR17
DECL|SPBA_PRR18|macro|SPBA_PRR18
DECL|SPBA_PRR19|macro|SPBA_PRR19
DECL|SPBA_PRR1|macro|SPBA_PRR1
DECL|SPBA_PRR20|macro|SPBA_PRR20
DECL|SPBA_PRR21|macro|SPBA_PRR21
DECL|SPBA_PRR22|macro|SPBA_PRR22
DECL|SPBA_PRR23|macro|SPBA_PRR23
DECL|SPBA_PRR24|macro|SPBA_PRR24
DECL|SPBA_PRR25|macro|SPBA_PRR25
DECL|SPBA_PRR26|macro|SPBA_PRR26
DECL|SPBA_PRR27|macro|SPBA_PRR27
DECL|SPBA_PRR28|macro|SPBA_PRR28
DECL|SPBA_PRR29|macro|SPBA_PRR29
DECL|SPBA_PRR2|macro|SPBA_PRR2
DECL|SPBA_PRR30|macro|SPBA_PRR30
DECL|SPBA_PRR31|macro|SPBA_PRR31
DECL|SPBA_PRR3|macro|SPBA_PRR3
DECL|SPBA_PRR4|macro|SPBA_PRR4
DECL|SPBA_PRR5|macro|SPBA_PRR5
DECL|SPBA_PRR6|macro|SPBA_PRR6
DECL|SPBA_PRR7|macro|SPBA_PRR7
DECL|SPBA_PRR8|macro|SPBA_PRR8
DECL|SPBA_PRR9|macro|SPBA_PRR9
DECL|SPBA_PRR_RARA_MASK|macro|SPBA_PRR_RARA_MASK
DECL|SPBA_PRR_RARA_SHIFT|macro|SPBA_PRR_RARA_SHIFT
DECL|SPBA_PRR_RARB_MASK|macro|SPBA_PRR_RARB_MASK
DECL|SPBA_PRR_RARB_SHIFT|macro|SPBA_PRR_RARB_SHIFT
DECL|SPBA_PRR_RARC_MASK|macro|SPBA_PRR_RARC_MASK
DECL|SPBA_PRR_RARC_SHIFT|macro|SPBA_PRR_RARC_SHIFT
DECL|SPBA_PRR_REG|macro|SPBA_PRR_REG
DECL|SPBA_PRR_RMO_MASK|macro|SPBA_PRR_RMO_MASK
DECL|SPBA_PRR_RMO_SHIFT|macro|SPBA_PRR_RMO_SHIFT
DECL|SPBA_PRR_RMO|macro|SPBA_PRR_RMO
DECL|SPBA_PRR_ROI_MASK|macro|SPBA_PRR_ROI_MASK
DECL|SPBA_PRR_ROI_SHIFT|macro|SPBA_PRR_ROI_SHIFT
DECL|SPBA_PRR_ROI|macro|SPBA_PRR_ROI
DECL|SPBA_PRR|macro|SPBA_PRR
DECL|SPBA_Type|typedef|} SPBA_Type, *SPBA_MemMapPtr;
DECL|SPBA|macro|SPBA
DECL|SPDIF_BASE_ADDRS|macro|SPDIF_BASE_ADDRS
DECL|SPDIF_BASE_PTRS|macro|SPDIF_BASE_PTRS
DECL|SPDIF_BASE_PTR|macro|SPDIF_BASE_PTR
DECL|SPDIF_BASE|macro|SPDIF_BASE
DECL|SPDIF_IRQS|macro|SPDIF_IRQS
DECL|SPDIF_IRQn|enumerator|SPDIF_IRQn = 52, /**< SPDIF Rx/Tx interrupt. */
DECL|SPDIF_MemMapPtr|typedef|} SPDIF_Type, *SPDIF_MemMapPtr;
DECL|SPDIF_SCR_DMA_Rx_En_MASK|macro|SPDIF_SCR_DMA_Rx_En_MASK
DECL|SPDIF_SCR_DMA_Rx_En_SHIFT|macro|SPDIF_SCR_DMA_Rx_En_SHIFT
DECL|SPDIF_SCR_DMA_TX_En_MASK|macro|SPDIF_SCR_DMA_TX_En_MASK
DECL|SPDIF_SCR_DMA_TX_En_SHIFT|macro|SPDIF_SCR_DMA_TX_En_SHIFT
DECL|SPDIF_SCR_LOW_POWER_MASK|macro|SPDIF_SCR_LOW_POWER_MASK
DECL|SPDIF_SCR_LOW_POWER_SHIFT|macro|SPDIF_SCR_LOW_POWER_SHIFT
DECL|SPDIF_SCR_REG|macro|SPDIF_SCR_REG
DECL|SPDIF_SCR_RxAutoSync_MASK|macro|SPDIF_SCR_RxAutoSync_MASK
DECL|SPDIF_SCR_RxAutoSync_SHIFT|macro|SPDIF_SCR_RxAutoSync_SHIFT
DECL|SPDIF_SCR_RxFIFOFull_Sel_MASK|macro|SPDIF_SCR_RxFIFOFull_Sel_MASK
DECL|SPDIF_SCR_RxFIFOFull_Sel_SHIFT|macro|SPDIF_SCR_RxFIFOFull_Sel_SHIFT
DECL|SPDIF_SCR_RxFIFOFull_Sel|macro|SPDIF_SCR_RxFIFOFull_Sel
DECL|SPDIF_SCR_RxFIFO_Ctrl_MASK|macro|SPDIF_SCR_RxFIFO_Ctrl_MASK
DECL|SPDIF_SCR_RxFIFO_Ctrl_SHIFT|macro|SPDIF_SCR_RxFIFO_Ctrl_SHIFT
DECL|SPDIF_SCR_RxFIFO_Off_On_MASK|macro|SPDIF_SCR_RxFIFO_Off_On_MASK
DECL|SPDIF_SCR_RxFIFO_Off_On_SHIFT|macro|SPDIF_SCR_RxFIFO_Off_On_SHIFT
DECL|SPDIF_SCR_RxFIFO_Rst_MASK|macro|SPDIF_SCR_RxFIFO_Rst_MASK
DECL|SPDIF_SCR_RxFIFO_Rst_SHIFT|macro|SPDIF_SCR_RxFIFO_Rst_SHIFT
DECL|SPDIF_SCR_TxAutoSync_MASK|macro|SPDIF_SCR_TxAutoSync_MASK
DECL|SPDIF_SCR_TxAutoSync_SHIFT|macro|SPDIF_SCR_TxAutoSync_SHIFT
DECL|SPDIF_SCR_TxFIFOEmpty_Sel_MASK|macro|SPDIF_SCR_TxFIFOEmpty_Sel_MASK
DECL|SPDIF_SCR_TxFIFOEmpty_Sel_SHIFT|macro|SPDIF_SCR_TxFIFOEmpty_Sel_SHIFT
DECL|SPDIF_SCR_TxFIFOEmpty_Sel|macro|SPDIF_SCR_TxFIFOEmpty_Sel
DECL|SPDIF_SCR_TxFIFO_Ctrl_MASK|macro|SPDIF_SCR_TxFIFO_Ctrl_MASK
DECL|SPDIF_SCR_TxFIFO_Ctrl_SHIFT|macro|SPDIF_SCR_TxFIFO_Ctrl_SHIFT
DECL|SPDIF_SCR_TxFIFO_Ctrl|macro|SPDIF_SCR_TxFIFO_Ctrl
DECL|SPDIF_SCR_TxSel_MASK|macro|SPDIF_SCR_TxSel_MASK
DECL|SPDIF_SCR_TxSel_SHIFT|macro|SPDIF_SCR_TxSel_SHIFT
DECL|SPDIF_SCR_TxSel|macro|SPDIF_SCR_TxSel
DECL|SPDIF_SCR_USrc_Sel_MASK|macro|SPDIF_SCR_USrc_Sel_MASK
DECL|SPDIF_SCR_USrc_Sel_SHIFT|macro|SPDIF_SCR_USrc_Sel_SHIFT
DECL|SPDIF_SCR_USrc_Sel|macro|SPDIF_SCR_USrc_Sel
DECL|SPDIF_SCR_ValCtrl_MASK|macro|SPDIF_SCR_ValCtrl_MASK
DECL|SPDIF_SCR_ValCtrl_SHIFT|macro|SPDIF_SCR_ValCtrl_SHIFT
DECL|SPDIF_SCR_soft_reset_MASK|macro|SPDIF_SCR_soft_reset_MASK
DECL|SPDIF_SCR_soft_reset_SHIFT|macro|SPDIF_SCR_soft_reset_SHIFT
DECL|SPDIF_SCR|macro|SPDIF_SCR
DECL|SPDIF_SIC_BitErr_MASK|macro|SPDIF_SIC_BitErr_MASK
DECL|SPDIF_SIC_BitErr_SHIFT|macro|SPDIF_SIC_BitErr_SHIFT
DECL|SPDIF_SIC_CNew_MASK|macro|SPDIF_SIC_CNew_MASK
DECL|SPDIF_SIC_CNew_SHIFT|macro|SPDIF_SIC_CNew_SHIFT
DECL|SPDIF_SIC_LockLoss_MASK|macro|SPDIF_SIC_LockLoss_MASK
DECL|SPDIF_SIC_LockLoss_SHIFT|macro|SPDIF_SIC_LockLoss_SHIFT
DECL|SPDIF_SIC_Lock_MASK|macro|SPDIF_SIC_Lock_MASK
DECL|SPDIF_SIC_Lock_SHIFT|macro|SPDIF_SIC_Lock_SHIFT
DECL|SPDIF_SIC_QRxOv_MASK|macro|SPDIF_SIC_QRxOv_MASK
DECL|SPDIF_SIC_QRxOv_SHIFT|macro|SPDIF_SIC_QRxOv_SHIFT
DECL|SPDIF_SIC_REG|macro|SPDIF_SIC_REG
DECL|SPDIF_SIC_RxFIFOResyn_MASK|macro|SPDIF_SIC_RxFIFOResyn_MASK
DECL|SPDIF_SIC_RxFIFOResyn_SHIFT|macro|SPDIF_SIC_RxFIFOResyn_SHIFT
DECL|SPDIF_SIC_RxFIFOUnOv_MASK|macro|SPDIF_SIC_RxFIFOUnOv_MASK
DECL|SPDIF_SIC_RxFIFOUnOv_SHIFT|macro|SPDIF_SIC_RxFIFOUnOv_SHIFT
DECL|SPDIF_SIC_SymErr_MASK|macro|SPDIF_SIC_SymErr_MASK
DECL|SPDIF_SIC_SymErr_SHIFT|macro|SPDIF_SIC_SymErr_SHIFT
DECL|SPDIF_SIC_TxResyn_MASK|macro|SPDIF_SIC_TxResyn_MASK
DECL|SPDIF_SIC_TxResyn_SHIFT|macro|SPDIF_SIC_TxResyn_SHIFT
DECL|SPDIF_SIC_TxUnOv_MASK|macro|SPDIF_SIC_TxUnOv_MASK
DECL|SPDIF_SIC_TxUnOv_SHIFT|macro|SPDIF_SIC_TxUnOv_SHIFT
DECL|SPDIF_SIC_UQErr_MASK|macro|SPDIF_SIC_UQErr_MASK
DECL|SPDIF_SIC_UQErr_SHIFT|macro|SPDIF_SIC_UQErr_SHIFT
DECL|SPDIF_SIC_UQSync_MASK|macro|SPDIF_SIC_UQSync_MASK
DECL|SPDIF_SIC_UQSync_SHIFT|macro|SPDIF_SIC_UQSync_SHIFT
DECL|SPDIF_SIC_URxOv_MASK|macro|SPDIF_SIC_URxOv_MASK
DECL|SPDIF_SIC_URxOv_SHIFT|macro|SPDIF_SIC_URxOv_SHIFT
DECL|SPDIF_SIC_ValNoGood_MASK|macro|SPDIF_SIC_ValNoGood_MASK
DECL|SPDIF_SIC_ValNoGood_SHIFT|macro|SPDIF_SIC_ValNoGood_SHIFT
DECL|SPDIF_SIC|macro|SPDIF_SIC
DECL|SPDIF_SIE_BitErr_MASK|macro|SPDIF_SIE_BitErr_MASK
DECL|SPDIF_SIE_BitErr_SHIFT|macro|SPDIF_SIE_BitErr_SHIFT
DECL|SPDIF_SIE_CNew_MASK|macro|SPDIF_SIE_CNew_MASK
DECL|SPDIF_SIE_CNew_SHIFT|macro|SPDIF_SIE_CNew_SHIFT
DECL|SPDIF_SIE_LockLoss_MASK|macro|SPDIF_SIE_LockLoss_MASK
DECL|SPDIF_SIE_LockLoss_SHIFT|macro|SPDIF_SIE_LockLoss_SHIFT
DECL|SPDIF_SIE_Lock_MASK|macro|SPDIF_SIE_Lock_MASK
DECL|SPDIF_SIE_Lock_SHIFT|macro|SPDIF_SIE_Lock_SHIFT
DECL|SPDIF_SIE_QRxFul_MASK|macro|SPDIF_SIE_QRxFul_MASK
DECL|SPDIF_SIE_QRxFul_SHIFT|macro|SPDIF_SIE_QRxFul_SHIFT
DECL|SPDIF_SIE_QRxOv_MASK|macro|SPDIF_SIE_QRxOv_MASK
DECL|SPDIF_SIE_QRxOv_SHIFT|macro|SPDIF_SIE_QRxOv_SHIFT
DECL|SPDIF_SIE_REG|macro|SPDIF_SIE_REG
DECL|SPDIF_SIE_RxFIFOFul_MASK|macro|SPDIF_SIE_RxFIFOFul_MASK
DECL|SPDIF_SIE_RxFIFOFul_SHIFT|macro|SPDIF_SIE_RxFIFOFul_SHIFT
DECL|SPDIF_SIE_RxFIFOResyn_MASK|macro|SPDIF_SIE_RxFIFOResyn_MASK
DECL|SPDIF_SIE_RxFIFOResyn_SHIFT|macro|SPDIF_SIE_RxFIFOResyn_SHIFT
DECL|SPDIF_SIE_RxFIFOUnOv_MASK|macro|SPDIF_SIE_RxFIFOUnOv_MASK
DECL|SPDIF_SIE_RxFIFOUnOv_SHIFT|macro|SPDIF_SIE_RxFIFOUnOv_SHIFT
DECL|SPDIF_SIE_SymErr_MASK|macro|SPDIF_SIE_SymErr_MASK
DECL|SPDIF_SIE_SymErr_SHIFT|macro|SPDIF_SIE_SymErr_SHIFT
DECL|SPDIF_SIE_TxEm_MASK|macro|SPDIF_SIE_TxEm_MASK
DECL|SPDIF_SIE_TxEm_SHIFT|macro|SPDIF_SIE_TxEm_SHIFT
DECL|SPDIF_SIE_TxResyn_MASK|macro|SPDIF_SIE_TxResyn_MASK
DECL|SPDIF_SIE_TxResyn_SHIFT|macro|SPDIF_SIE_TxResyn_SHIFT
DECL|SPDIF_SIE_TxUnOv_MASK|macro|SPDIF_SIE_TxUnOv_MASK
DECL|SPDIF_SIE_TxUnOv_SHIFT|macro|SPDIF_SIE_TxUnOv_SHIFT
DECL|SPDIF_SIE_UQErr_MASK|macro|SPDIF_SIE_UQErr_MASK
DECL|SPDIF_SIE_UQErr_SHIFT|macro|SPDIF_SIE_UQErr_SHIFT
DECL|SPDIF_SIE_UQSync_MASK|macro|SPDIF_SIE_UQSync_MASK
DECL|SPDIF_SIE_UQSync_SHIFT|macro|SPDIF_SIE_UQSync_SHIFT
DECL|SPDIF_SIE_URxFul_MASK|macro|SPDIF_SIE_URxFul_MASK
DECL|SPDIF_SIE_URxFul_SHIFT|macro|SPDIF_SIE_URxFul_SHIFT
DECL|SPDIF_SIE_URxOv_MASK|macro|SPDIF_SIE_URxOv_MASK
DECL|SPDIF_SIE_URxOv_SHIFT|macro|SPDIF_SIE_URxOv_SHIFT
DECL|SPDIF_SIE_ValNoGood_MASK|macro|SPDIF_SIE_ValNoGood_MASK
DECL|SPDIF_SIE_ValNoGood_SHIFT|macro|SPDIF_SIE_ValNoGood_SHIFT
DECL|SPDIF_SIE|macro|SPDIF_SIE
DECL|SPDIF_SIS_BitErr_MASK|macro|SPDIF_SIS_BitErr_MASK
DECL|SPDIF_SIS_BitErr_SHIFT|macro|SPDIF_SIS_BitErr_SHIFT
DECL|SPDIF_SIS_CNew_MASK|macro|SPDIF_SIS_CNew_MASK
DECL|SPDIF_SIS_CNew_SHIFT|macro|SPDIF_SIS_CNew_SHIFT
DECL|SPDIF_SIS_LockLoss_MASK|macro|SPDIF_SIS_LockLoss_MASK
DECL|SPDIF_SIS_LockLoss_SHIFT|macro|SPDIF_SIS_LockLoss_SHIFT
DECL|SPDIF_SIS_Lock_MASK|macro|SPDIF_SIS_Lock_MASK
DECL|SPDIF_SIS_Lock_SHIFT|macro|SPDIF_SIS_Lock_SHIFT
DECL|SPDIF_SIS_QRxFul_MASK|macro|SPDIF_SIS_QRxFul_MASK
DECL|SPDIF_SIS_QRxFul_SHIFT|macro|SPDIF_SIS_QRxFul_SHIFT
DECL|SPDIF_SIS_QRxOv_MASK|macro|SPDIF_SIS_QRxOv_MASK
DECL|SPDIF_SIS_QRxOv_SHIFT|macro|SPDIF_SIS_QRxOv_SHIFT
DECL|SPDIF_SIS_REG|macro|SPDIF_SIS_REG
DECL|SPDIF_SIS_RxFIFOFul_MASK|macro|SPDIF_SIS_RxFIFOFul_MASK
DECL|SPDIF_SIS_RxFIFOFul_SHIFT|macro|SPDIF_SIS_RxFIFOFul_SHIFT
DECL|SPDIF_SIS_RxFIFOResyn_MASK|macro|SPDIF_SIS_RxFIFOResyn_MASK
DECL|SPDIF_SIS_RxFIFOResyn_SHIFT|macro|SPDIF_SIS_RxFIFOResyn_SHIFT
DECL|SPDIF_SIS_RxFIFOUnOv_MASK|macro|SPDIF_SIS_RxFIFOUnOv_MASK
DECL|SPDIF_SIS_RxFIFOUnOv_SHIFT|macro|SPDIF_SIS_RxFIFOUnOv_SHIFT
DECL|SPDIF_SIS_SymErr_MASK|macro|SPDIF_SIS_SymErr_MASK
DECL|SPDIF_SIS_SymErr_SHIFT|macro|SPDIF_SIS_SymErr_SHIFT
DECL|SPDIF_SIS_TxEm_MASK|macro|SPDIF_SIS_TxEm_MASK
DECL|SPDIF_SIS_TxEm_SHIFT|macro|SPDIF_SIS_TxEm_SHIFT
DECL|SPDIF_SIS_TxResyn_MASK|macro|SPDIF_SIS_TxResyn_MASK
DECL|SPDIF_SIS_TxResyn_SHIFT|macro|SPDIF_SIS_TxResyn_SHIFT
DECL|SPDIF_SIS_TxUnOv_MASK|macro|SPDIF_SIS_TxUnOv_MASK
DECL|SPDIF_SIS_TxUnOv_SHIFT|macro|SPDIF_SIS_TxUnOv_SHIFT
DECL|SPDIF_SIS_UQErr_MASK|macro|SPDIF_SIS_UQErr_MASK
DECL|SPDIF_SIS_UQErr_SHIFT|macro|SPDIF_SIS_UQErr_SHIFT
DECL|SPDIF_SIS_UQSync_MASK|macro|SPDIF_SIS_UQSync_MASK
DECL|SPDIF_SIS_UQSync_SHIFT|macro|SPDIF_SIS_UQSync_SHIFT
DECL|SPDIF_SIS_URxFul_MASK|macro|SPDIF_SIS_URxFul_MASK
DECL|SPDIF_SIS_URxFul_SHIFT|macro|SPDIF_SIS_URxFul_SHIFT
DECL|SPDIF_SIS_URxOv_MASK|macro|SPDIF_SIS_URxOv_MASK
DECL|SPDIF_SIS_URxOv_SHIFT|macro|SPDIF_SIS_URxOv_SHIFT
DECL|SPDIF_SIS_ValNoGood_MASK|macro|SPDIF_SIS_ValNoGood_MASK
DECL|SPDIF_SIS_ValNoGood_SHIFT|macro|SPDIF_SIS_ValNoGood_SHIFT
DECL|SPDIF_SIS|macro|SPDIF_SIS
DECL|SPDIF_SPDIF_IN1_SELECT_INPUT|member|__IO uint32_t SPDIF_SPDIF_IN1_SELECT_INPUT; /**< Select Input Register, offset: 0x824 */
DECL|SPDIF_SRCD_REG|macro|SPDIF_SRCD_REG
DECL|SPDIF_SRCD_USyncMode_MASK|macro|SPDIF_SRCD_USyncMode_MASK
DECL|SPDIF_SRCD_USyncMode_SHIFT|macro|SPDIF_SRCD_USyncMode_SHIFT
DECL|SPDIF_SRCD|macro|SPDIF_SRCD
DECL|SPDIF_SRCSH_REG|macro|SPDIF_SRCSH_REG
DECL|SPDIF_SRCSH_RxCChannel_h_MASK|macro|SPDIF_SRCSH_RxCChannel_h_MASK
DECL|SPDIF_SRCSH_RxCChannel_h_SHIFT|macro|SPDIF_SRCSH_RxCChannel_h_SHIFT
DECL|SPDIF_SRCSH_RxCChannel_h|macro|SPDIF_SRCSH_RxCChannel_h
DECL|SPDIF_SRCSH|macro|SPDIF_SRCSH
DECL|SPDIF_SRCSL_REG|macro|SPDIF_SRCSL_REG
DECL|SPDIF_SRCSL_RxCChannel_l_MASK|macro|SPDIF_SRCSL_RxCChannel_l_MASK
DECL|SPDIF_SRCSL_RxCChannel_l_SHIFT|macro|SPDIF_SRCSL_RxCChannel_l_SHIFT
DECL|SPDIF_SRCSL_RxCChannel_l|macro|SPDIF_SRCSL_RxCChannel_l
DECL|SPDIF_SRCSL|macro|SPDIF_SRCSL
DECL|SPDIF_SRFM_FreqMeas_MASK|macro|SPDIF_SRFM_FreqMeas_MASK
DECL|SPDIF_SRFM_FreqMeas_SHIFT|macro|SPDIF_SRFM_FreqMeas_SHIFT
DECL|SPDIF_SRFM_FreqMeas|macro|SPDIF_SRFM_FreqMeas
DECL|SPDIF_SRFM_REG|macro|SPDIF_SRFM_REG
DECL|SPDIF_SRFM|macro|SPDIF_SRFM
DECL|SPDIF_SRL_REG|macro|SPDIF_SRL_REG
DECL|SPDIF_SRL_RxDataLeft_MASK|macro|SPDIF_SRL_RxDataLeft_MASK
DECL|SPDIF_SRL_RxDataLeft_SHIFT|macro|SPDIF_SRL_RxDataLeft_SHIFT
DECL|SPDIF_SRL_RxDataLeft|macro|SPDIF_SRL_RxDataLeft
DECL|SPDIF_SRL|macro|SPDIF_SRL
DECL|SPDIF_SRPC_ClkSrc_Sel_MASK|macro|SPDIF_SRPC_ClkSrc_Sel_MASK
DECL|SPDIF_SRPC_ClkSrc_Sel_SHIFT|macro|SPDIF_SRPC_ClkSrc_Sel_SHIFT
DECL|SPDIF_SRPC_ClkSrc_Sel|macro|SPDIF_SRPC_ClkSrc_Sel
DECL|SPDIF_SRPC_GainSel_MASK|macro|SPDIF_SRPC_GainSel_MASK
DECL|SPDIF_SRPC_GainSel_SHIFT|macro|SPDIF_SRPC_GainSel_SHIFT
DECL|SPDIF_SRPC_GainSel|macro|SPDIF_SRPC_GainSel
DECL|SPDIF_SRPC_LOCK_MASK|macro|SPDIF_SRPC_LOCK_MASK
DECL|SPDIF_SRPC_LOCK_SHIFT|macro|SPDIF_SRPC_LOCK_SHIFT
DECL|SPDIF_SRPC_REG|macro|SPDIF_SRPC_REG
DECL|SPDIF_SRPC|macro|SPDIF_SRPC
DECL|SPDIF_SRQ_REG|macro|SPDIF_SRQ_REG
DECL|SPDIF_SRQ_RxQChannel_MASK|macro|SPDIF_SRQ_RxQChannel_MASK
DECL|SPDIF_SRQ_RxQChannel_SHIFT|macro|SPDIF_SRQ_RxQChannel_SHIFT
DECL|SPDIF_SRQ_RxQChannel|macro|SPDIF_SRQ_RxQChannel
DECL|SPDIF_SRQ|macro|SPDIF_SRQ
DECL|SPDIF_SRR_REG|macro|SPDIF_SRR_REG
DECL|SPDIF_SRR_RxDataRight_MASK|macro|SPDIF_SRR_RxDataRight_MASK
DECL|SPDIF_SRR_RxDataRight_SHIFT|macro|SPDIF_SRR_RxDataRight_SHIFT
DECL|SPDIF_SRR_RxDataRight|macro|SPDIF_SRR_RxDataRight
DECL|SPDIF_SRR|macro|SPDIF_SRR
DECL|SPDIF_SRU_REG|macro|SPDIF_SRU_REG
DECL|SPDIF_SRU_RxUChannel_MASK|macro|SPDIF_SRU_RxUChannel_MASK
DECL|SPDIF_SRU_RxUChannel_SHIFT|macro|SPDIF_SRU_RxUChannel_SHIFT
DECL|SPDIF_SRU_RxUChannel|macro|SPDIF_SRU_RxUChannel
DECL|SPDIF_SRU|macro|SPDIF_SRU
DECL|SPDIF_STCSCH_REG|macro|SPDIF_STCSCH_REG
DECL|SPDIF_STCSCH_TxCChannelCons_h_MASK|macro|SPDIF_STCSCH_TxCChannelCons_h_MASK
DECL|SPDIF_STCSCH_TxCChannelCons_h_SHIFT|macro|SPDIF_STCSCH_TxCChannelCons_h_SHIFT
DECL|SPDIF_STCSCH_TxCChannelCons_h|macro|SPDIF_STCSCH_TxCChannelCons_h
DECL|SPDIF_STCSCH|macro|SPDIF_STCSCH
DECL|SPDIF_STCSCL_REG|macro|SPDIF_STCSCL_REG
DECL|SPDIF_STCSCL_TxCChannelCons_l_MASK|macro|SPDIF_STCSCL_TxCChannelCons_l_MASK
DECL|SPDIF_STCSCL_TxCChannelCons_l_SHIFT|macro|SPDIF_STCSCL_TxCChannelCons_l_SHIFT
DECL|SPDIF_STCSCL_TxCChannelCons_l|macro|SPDIF_STCSCL_TxCChannelCons_l
DECL|SPDIF_STCSCL|macro|SPDIF_STCSCL
DECL|SPDIF_STC_REG|macro|SPDIF_STC_REG
DECL|SPDIF_STC_SYSCLK_DF_MASK|macro|SPDIF_STC_SYSCLK_DF_MASK
DECL|SPDIF_STC_SYSCLK_DF_SHIFT|macro|SPDIF_STC_SYSCLK_DF_SHIFT
DECL|SPDIF_STC_SYSCLK_DF|macro|SPDIF_STC_SYSCLK_DF
DECL|SPDIF_STC_TxClk_DF_MASK|macro|SPDIF_STC_TxClk_DF_MASK
DECL|SPDIF_STC_TxClk_DF_SHIFT|macro|SPDIF_STC_TxClk_DF_SHIFT
DECL|SPDIF_STC_TxClk_DF|macro|SPDIF_STC_TxClk_DF
DECL|SPDIF_STC_TxClk_Source_MASK|macro|SPDIF_STC_TxClk_Source_MASK
DECL|SPDIF_STC_TxClk_Source_SHIFT|macro|SPDIF_STC_TxClk_Source_SHIFT
DECL|SPDIF_STC_TxClk_Source|macro|SPDIF_STC_TxClk_Source
DECL|SPDIF_STC_tx_all_clk_en_MASK|macro|SPDIF_STC_tx_all_clk_en_MASK
DECL|SPDIF_STC_tx_all_clk_en_SHIFT|macro|SPDIF_STC_tx_all_clk_en_SHIFT
DECL|SPDIF_STC|macro|SPDIF_STC
DECL|SPDIF_STL_REG|macro|SPDIF_STL_REG
DECL|SPDIF_STL_TxDataLeft_MASK|macro|SPDIF_STL_TxDataLeft_MASK
DECL|SPDIF_STL_TxDataLeft_SHIFT|macro|SPDIF_STL_TxDataLeft_SHIFT
DECL|SPDIF_STL_TxDataLeft|macro|SPDIF_STL_TxDataLeft
DECL|SPDIF_STL|macro|SPDIF_STL
DECL|SPDIF_STR_REG|macro|SPDIF_STR_REG
DECL|SPDIF_STR_TxDataRight_MASK|macro|SPDIF_STR_TxDataRight_MASK
DECL|SPDIF_STR_TxDataRight_SHIFT|macro|SPDIF_STR_TxDataRight_SHIFT
DECL|SPDIF_STR_TxDataRight|macro|SPDIF_STR_TxDataRight
DECL|SPDIF_STR|macro|SPDIF_STR
DECL|SPDIF_TX_CLK2_SELECT_INPUT|member|__IO uint32_t SPDIF_TX_CLK2_SELECT_INPUT; /**< Select Input Register, offset: 0x828 */
DECL|SPDIF_Type|typedef|} SPDIF_Type, *SPDIF_MemMapPtr;
DECL|SPDIF|macro|SPDIF
DECL|SPNDST|member|__I uint32_t SPNDST; /**< Sequence Suspend Status Register, offset: 0x168 */
DECL|SPTRCLR|member|__IO uint32_t SPTRCLR; /**< Sequence Pointer Clear Register, offset: 0x16C */
DECL|SRCCR|member|__IO uint32_t SRCCR; /**< SSI Receive Clock Control Register, offset: 0x28 */
DECL|SRCD|member|__IO uint32_t SRCD; /**< CDText Control Register, offset: 0x4 */
DECL|SRCR|member|__IO uint32_t SRCR; /**< SSI Receive Configuration Register, offset: 0x20 */
DECL|SRCSH|member|__I uint32_t SRCSH; /**< SPDIFRxCChannel_h Register,offset: 0x1C */
DECL|SRCSH|member|} SRCSH;
DECL|SRCSL|member|__I uint32_t SRCSL; /**< SPDIFRxCChannel_l Register,offset: 0x20 */
DECL|SRCSL|member|} SRCSL;
DECL|SRC_BASE_ADDRS|macro|SRC_BASE_ADDRS
DECL|SRC_BASE_PTRS|macro|SRC_BASE_PTRS
DECL|SRC_BASE_PTR|macro|SRC_BASE_PTR
DECL|SRC_BASE|macro|SRC_BASE
DECL|SRC_CPU_WDOG_IRQn|enumerator|SRC_CPU_WDOG_IRQn = 96, /**< Combined CPU wdog interrupts (4x) out of SRC. */
DECL|SRC_GPR10_REG|macro|SRC_GPR10_REG
DECL|SRC_GPR10|macro|SRC_GPR10
DECL|SRC_GPR1_PERSISTENT_ENTRY0_MASK|macro|SRC_GPR1_PERSISTENT_ENTRY0_MASK
DECL|SRC_GPR1_PERSISTENT_ENTRY0_SHIFT|macro|SRC_GPR1_PERSISTENT_ENTRY0_SHIFT
DECL|SRC_GPR1_PERSISTENT_ENTRY0|macro|SRC_GPR1_PERSISTENT_ENTRY0
DECL|SRC_GPR1_REG|macro|SRC_GPR1_REG
DECL|SRC_GPR1|macro|SRC_GPR1
DECL|SRC_GPR2_PERSISTENT_ARG0_MASK|macro|SRC_GPR2_PERSISTENT_ARG0_MASK
DECL|SRC_GPR2_PERSISTENT_ARG0_SHIFT|macro|SRC_GPR2_PERSISTENT_ARG0_SHIFT
DECL|SRC_GPR2_PERSISTENT_ARG0|macro|SRC_GPR2_PERSISTENT_ARG0
DECL|SRC_GPR2_REG|macro|SRC_GPR2_REG
DECL|SRC_GPR2|macro|SRC_GPR2
DECL|SRC_GPR3_PERSISTENT_ENTRY1_MASK|macro|SRC_GPR3_PERSISTENT_ENTRY1_MASK
DECL|SRC_GPR3_PERSISTENT_ENTRY1_SHIFT|macro|SRC_GPR3_PERSISTENT_ENTRY1_SHIFT
DECL|SRC_GPR3_PERSISTENT_ENTRY1|macro|SRC_GPR3_PERSISTENT_ENTRY1
DECL|SRC_GPR3_REG|macro|SRC_GPR3_REG
DECL|SRC_GPR3|macro|SRC_GPR3
DECL|SRC_GPR4_PERSISTENT_ARG1_MASK|macro|SRC_GPR4_PERSISTENT_ARG1_MASK
DECL|SRC_GPR4_PERSISTENT_ARG1_SHIFT|macro|SRC_GPR4_PERSISTENT_ARG1_SHIFT
DECL|SRC_GPR4_PERSISTENT_ARG1|macro|SRC_GPR4_PERSISTENT_ARG1
DECL|SRC_GPR4_REG|macro|SRC_GPR4_REG
DECL|SRC_GPR4|macro|SRC_GPR4
DECL|SRC_GPR5_REG|macro|SRC_GPR5_REG
DECL|SRC_GPR5|macro|SRC_GPR5
DECL|SRC_GPR6_REG|macro|SRC_GPR6_REG
DECL|SRC_GPR6|macro|SRC_GPR6
DECL|SRC_GPR7_REG|macro|SRC_GPR7_REG
DECL|SRC_GPR7|macro|SRC_GPR7
DECL|SRC_GPR8_REG|macro|SRC_GPR8_REG
DECL|SRC_GPR8|macro|SRC_GPR8
DECL|SRC_GPR9_REG|macro|SRC_GPR9_REG
DECL|SRC_GPR9|macro|SRC_GPR9
DECL|SRC_IRQS|macro|SRC_IRQS
DECL|SRC_IRQn|enumerator|SRC_IRQn = 91, /**< SRC interrupt request. */
DECL|SRC_MemMapPtr|typedef|} SRC_Type, *SRC_MemMapPtr;
DECL|SRC_SBMR1_BOOT_CFG1_MASK|macro|SRC_SBMR1_BOOT_CFG1_MASK
DECL|SRC_SBMR1_BOOT_CFG1_SHIFT|macro|SRC_SBMR1_BOOT_CFG1_SHIFT
DECL|SRC_SBMR1_BOOT_CFG1|macro|SRC_SBMR1_BOOT_CFG1
DECL|SRC_SBMR1_BOOT_CFG2_MASK|macro|SRC_SBMR1_BOOT_CFG2_MASK
DECL|SRC_SBMR1_BOOT_CFG2_SHIFT|macro|SRC_SBMR1_BOOT_CFG2_SHIFT
DECL|SRC_SBMR1_BOOT_CFG2|macro|SRC_SBMR1_BOOT_CFG2
DECL|SRC_SBMR1_BOOT_CFG3_MASK|macro|SRC_SBMR1_BOOT_CFG3_MASK
DECL|SRC_SBMR1_BOOT_CFG3_SHIFT|macro|SRC_SBMR1_BOOT_CFG3_SHIFT
DECL|SRC_SBMR1_BOOT_CFG3|macro|SRC_SBMR1_BOOT_CFG3
DECL|SRC_SBMR1_BOOT_CFG4_MASK|macro|SRC_SBMR1_BOOT_CFG4_MASK
DECL|SRC_SBMR1_BOOT_CFG4_SHIFT|macro|SRC_SBMR1_BOOT_CFG4_SHIFT
DECL|SRC_SBMR1_BOOT_CFG4|macro|SRC_SBMR1_BOOT_CFG4
DECL|SRC_SBMR1_REG|macro|SRC_SBMR1_REG
DECL|SRC_SBMR1|macro|SRC_SBMR1
DECL|SRC_SBMR2_BMOD_MASK|macro|SRC_SBMR2_BMOD_MASK
DECL|SRC_SBMR2_BMOD_SHIFT|macro|SRC_SBMR2_BMOD_SHIFT
DECL|SRC_SBMR2_BMOD|macro|SRC_SBMR2_BMOD
DECL|SRC_SBMR2_BT_FUSE_SEL_MASK|macro|SRC_SBMR2_BT_FUSE_SEL_MASK
DECL|SRC_SBMR2_BT_FUSE_SEL_SHIFT|macro|SRC_SBMR2_BT_FUSE_SEL_SHIFT
DECL|SRC_SBMR2_DIR_BT_DIS_MASK|macro|SRC_SBMR2_DIR_BT_DIS_MASK
DECL|SRC_SBMR2_DIR_BT_DIS_SHIFT|macro|SRC_SBMR2_DIR_BT_DIS_SHIFT
DECL|SRC_SBMR2_REG|macro|SRC_SBMR2_REG
DECL|SRC_SBMR2_SEC_CONFIG_MASK|macro|SRC_SBMR2_SEC_CONFIG_MASK
DECL|SRC_SBMR2_SEC_CONFIG_SHIFT|macro|SRC_SBMR2_SEC_CONFIG_SHIFT
DECL|SRC_SBMR2_SEC_CONFIG|macro|SRC_SBMR2_SEC_CONFIG
DECL|SRC_SBMR2|macro|SRC_SBMR2
DECL|SRC_SCR_REG|macro|SRC_SCR_REG
DECL|SRC_SCR_core0_dbg_rst_MASK|macro|SRC_SCR_core0_dbg_rst_MASK
DECL|SRC_SCR_core0_dbg_rst_SHIFT|macro|SRC_SCR_core0_dbg_rst_SHIFT
DECL|SRC_SCR_core0_rst_MASK|macro|SRC_SCR_core0_rst_MASK
DECL|SRC_SCR_core0_rst_SHIFT|macro|SRC_SCR_core0_rst_SHIFT
DECL|SRC_SCR_cores_dbg_rst_MASK|macro|SRC_SCR_cores_dbg_rst_MASK
DECL|SRC_SCR_cores_dbg_rst_SHIFT|macro|SRC_SCR_cores_dbg_rst_SHIFT
DECL|SRC_SCR_dbg_rst_msk_pg_MASK|macro|SRC_SCR_dbg_rst_msk_pg_MASK
DECL|SRC_SCR_dbg_rst_msk_pg_SHIFT|macro|SRC_SCR_dbg_rst_msk_pg_SHIFT
DECL|SRC_SCR_eim_rst_MASK|macro|SRC_SCR_eim_rst_MASK
DECL|SRC_SCR_eim_rst_SHIFT|macro|SRC_SCR_eim_rst_SHIFT
DECL|SRC_SCR_m4_enable_MASK|macro|SRC_SCR_m4_enable_MASK
DECL|SRC_SCR_m4_enable_SHIFT|macro|SRC_SCR_m4_enable_SHIFT
DECL|SRC_SCR_m4c_non_sclr_rst_MASK|macro|SRC_SCR_m4c_non_sclr_rst_MASK
DECL|SRC_SCR_m4c_non_sclr_rst_SHIFT|macro|SRC_SCR_m4c_non_sclr_rst_SHIFT
DECL|SRC_SCR_m4c_rst_MASK|macro|SRC_SCR_m4c_rst_MASK
DECL|SRC_SCR_m4c_rst_SHIFT|macro|SRC_SCR_m4c_rst_SHIFT
DECL|SRC_SCR_m4p_rst_MASK|macro|SRC_SCR_m4p_rst_MASK
DECL|SRC_SCR_m4p_rst_SHIFT|macro|SRC_SCR_m4p_rst_SHIFT
DECL|SRC_SCR_mask_tempsense_reset_MASK|macro|SRC_SCR_mask_tempsense_reset_MASK
DECL|SRC_SCR_mask_tempsense_reset_SHIFT|macro|SRC_SCR_mask_tempsense_reset_SHIFT
DECL|SRC_SCR_mask_tempsense_reset|macro|SRC_SCR_mask_tempsense_reset
DECL|SRC_SCR_mask_wdog3_rst_MASK|macro|SRC_SCR_mask_wdog3_rst_MASK
DECL|SRC_SCR_mask_wdog3_rst_SHIFT|macro|SRC_SCR_mask_wdog3_rst_SHIFT
DECL|SRC_SCR_mask_wdog3_rst|macro|SRC_SCR_mask_wdog3_rst
DECL|SRC_SCR_mask_wdog_rst_MASK|macro|SRC_SCR_mask_wdog_rst_MASK
DECL|SRC_SCR_mask_wdog_rst_SHIFT|macro|SRC_SCR_mask_wdog_rst_SHIFT
DECL|SRC_SCR_mask_wdog_rst|macro|SRC_SCR_mask_wdog_rst
DECL|SRC_SCR_mix_rst_strch_MASK|macro|SRC_SCR_mix_rst_strch_MASK
DECL|SRC_SCR_mix_rst_strch_SHIFT|macro|SRC_SCR_mix_rst_strch_SHIFT
DECL|SRC_SCR_mix_rst_strch|macro|SRC_SCR_mix_rst_strch
DECL|SRC_SCR_sw_gpu_rst_MASK|macro|SRC_SCR_sw_gpu_rst_MASK
DECL|SRC_SCR_sw_gpu_rst_SHIFT|macro|SRC_SCR_sw_gpu_rst_SHIFT
DECL|SRC_SCR_warm_reset_enable_MASK|macro|SRC_SCR_warm_reset_enable_MASK
DECL|SRC_SCR_warm_reset_enable_SHIFT|macro|SRC_SCR_warm_reset_enable_SHIFT
DECL|SRC_SCR_warm_rst_bypass_count_MASK|macro|SRC_SCR_warm_rst_bypass_count_MASK
DECL|SRC_SCR_warm_rst_bypass_count_SHIFT|macro|SRC_SCR_warm_rst_bypass_count_SHIFT
DECL|SRC_SCR_warm_rst_bypass_count|macro|SRC_SCR_warm_rst_bypass_count
DECL|SRC_SCR_wdog3_rst_optn_MASK|macro|SRC_SCR_wdog3_rst_optn_MASK
DECL|SRC_SCR_wdog3_rst_optn_SHIFT|macro|SRC_SCR_wdog3_rst_optn_SHIFT
DECL|SRC_SCR_wdog3_rst_optn_m4_MASK|macro|SRC_SCR_wdog3_rst_optn_m4_MASK
DECL|SRC_SCR_wdog3_rst_optn_m4_SHIFT|macro|SRC_SCR_wdog3_rst_optn_m4_SHIFT
DECL|SRC_SCR|macro|SRC_SCR
DECL|SRC_SIMR_REG|macro|SRC_SIMR_REG
DECL|SRC_SIMR_mask_gpu_passed_reset_MASK|macro|SRC_SIMR_mask_gpu_passed_reset_MASK
DECL|SRC_SIMR_mask_gpu_passed_reset_SHIFT|macro|SRC_SIMR_mask_gpu_passed_reset_SHIFT
DECL|SRC_SIMR_mask_open_vg_passed_reset_MASK|macro|SRC_SIMR_mask_open_vg_passed_reset_MASK
DECL|SRC_SIMR_mask_open_vg_passed_reset_SHIFT|macro|SRC_SIMR_mask_open_vg_passed_reset_SHIFT
DECL|SRC_SIMR|macro|SRC_SIMR
DECL|SRC_SISR_REG|macro|SRC_SISR_REG
DECL|SRC_SISR_core0_wdog_rst_req_MASK|macro|SRC_SISR_core0_wdog_rst_req_MASK
DECL|SRC_SISR_core0_wdog_rst_req_SHIFT|macro|SRC_SISR_core0_wdog_rst_req_SHIFT
DECL|SRC_SISR_gpu_passed_reset_MASK|macro|SRC_SISR_gpu_passed_reset_MASK
DECL|SRC_SISR_gpu_passed_reset_SHIFT|macro|SRC_SISR_gpu_passed_reset_SHIFT
DECL|SRC_SISR_m4c_passed_reset_MASK|macro|SRC_SISR_m4c_passed_reset_MASK
DECL|SRC_SISR_m4c_passed_reset_SHIFT|macro|SRC_SISR_m4c_passed_reset_SHIFT
DECL|SRC_SISR_m4p_passed_reset_MASK|macro|SRC_SISR_m4p_passed_reset_MASK
DECL|SRC_SISR_m4p_passed_reset_SHIFT|macro|SRC_SISR_m4p_passed_reset_SHIFT
DECL|SRC_SISR_open_vg_passed_reset_MASK|macro|SRC_SISR_open_vg_passed_reset_MASK
DECL|SRC_SISR_open_vg_passed_reset_SHIFT|macro|SRC_SISR_open_vg_passed_reset_SHIFT
DECL|SRC_SISR|macro|SRC_SISR
DECL|SRC_SRSR_REG|macro|SRC_SRSR_REG
DECL|SRC_SRSR_csu_reset_b_MASK|macro|SRC_SRSR_csu_reset_b_MASK
DECL|SRC_SRSR_csu_reset_b_SHIFT|macro|SRC_SRSR_csu_reset_b_SHIFT
DECL|SRC_SRSR_ipp_reset_b_MASK|macro|SRC_SRSR_ipp_reset_b_MASK
DECL|SRC_SRSR_ipp_reset_b_SHIFT|macro|SRC_SRSR_ipp_reset_b_SHIFT
DECL|SRC_SRSR_ipp_user_reset_b_MASK|macro|SRC_SRSR_ipp_user_reset_b_MASK
DECL|SRC_SRSR_ipp_user_reset_b_SHIFT|macro|SRC_SRSR_ipp_user_reset_b_SHIFT
DECL|SRC_SRSR_jtag_rst_b_MASK|macro|SRC_SRSR_jtag_rst_b_MASK
DECL|SRC_SRSR_jtag_rst_b_SHIFT|macro|SRC_SRSR_jtag_rst_b_SHIFT
DECL|SRC_SRSR_jtag_sw_rst_MASK|macro|SRC_SRSR_jtag_sw_rst_MASK
DECL|SRC_SRSR_jtag_sw_rst_SHIFT|macro|SRC_SRSR_jtag_sw_rst_SHIFT
DECL|SRC_SRSR_tempsense_rst_b_MASK|macro|SRC_SRSR_tempsense_rst_b_MASK
DECL|SRC_SRSR_tempsense_rst_b_SHIFT|macro|SRC_SRSR_tempsense_rst_b_SHIFT
DECL|SRC_SRSR_warm_boot_MASK|macro|SRC_SRSR_warm_boot_MASK
DECL|SRC_SRSR_warm_boot_SHIFT|macro|SRC_SRSR_warm_boot_SHIFT
DECL|SRC_SRSR_wdog3_rst_b_MASK|macro|SRC_SRSR_wdog3_rst_b_MASK
DECL|SRC_SRSR_wdog3_rst_b_SHIFT|macro|SRC_SRSR_wdog3_rst_b_SHIFT
DECL|SRC_SRSR_wdog_rst_b_MASK|macro|SRC_SRSR_wdog_rst_b_MASK
DECL|SRC_SRSR_wdog_rst_b_SHIFT|macro|SRC_SRSR_wdog_rst_b_SHIFT
DECL|SRC_SRSR|macro|SRC_SRSR
DECL|SRC_Type|typedef|} SRC_Type, *SRC_MemMapPtr;
DECL|SRC|macro|SRC
DECL|SRFM|member|__I uint32_t SRFM; /**< FreqMeas Register, offset: 0x44 */
DECL|SRK0|member|__IO uint32_t SRK0; /**< Shadow Register for OTP Bank3 Word0 (SRK Hash), offset: 0x580 */
DECL|SRK1|member|__IO uint32_t SRK1; /**< Shadow Register for OTP Bank3 Word1 (SRK Hash), offset: 0x590 */
DECL|SRK2|member|__IO uint32_t SRK2; /**< Shadow Register for OTP Bank3 Word2 (SRK Hash), offset: 0x5A0 */
DECL|SRK3|member|__IO uint32_t SRK3; /**< Shadow Register for OTP Bank3 Word3 (SRK Hash), offset: 0x5B0 */
DECL|SRK4|member|__IO uint32_t SRK4; /**< Shadow Register for OTP Bank3 Word4 (SRK Hash), offset: 0x5C0 */
DECL|SRK5|member|__IO uint32_t SRK5; /**< Shadow Register for OTP Bank3 Word5 (SRK Hash), offset: 0x5D0 */
DECL|SRK6|member|__IO uint32_t SRK6; /**< Shadow Register for OTP Bank3 Word6 (SRK Hash), offset: 0x5E0 */
DECL|SRK7|member|__IO uint32_t SRK7; /**< Shadow Register for OTP Bank3 Word7 (SRK Hash), offset: 0x5F0 */
DECL|SRK_REVOKE|member|__IO uint32_t SRK_REVOKE; /**< Value of OTP Bank5 Word7 (HW Capabilities), offset: 0x6F0 */
DECL|SRL|member|__I uint32_t SRL; /**< SPDIFRxLeft Register,offset: 0x14 */
DECL|SRL|member|} SRL;
DECL|SRMSK|member|__IO uint32_t SRMSK; /**< SSI Receive Time Slot Mask Register, offset: 0x4C */
DECL|SRPC|member|__IO uint32_t SRPC; /**< PhaseConfig Register, offset: 0x8 */
DECL|SRQ|member|__I uint32_t SRQ; /**< QchannelRx Register,offset: 0x28 */
DECL|SRQ|member|} SRQ;
DECL|SRR|member|__I uint32_t SRR; /**< SPDIFRxRight Register,offset: 0x18 */
DECL|SRR|member|} SRR;
DECL|SRSR|member|__IO uint32_t SRSR; /**< SRC Reset Status Register, offset: 0x8 */
DECL|SRU|member|__I uint32_t SRU; /**< UchannelRx Register,offset: 0x24 */
DECL|SRU|member|} SRU;
DECL|SRX|member|__I uint32_t SRX[2]; /**< SSI Receive Data Register n, array offset: 0x8, array step: 0x4 */
DECL|SR|member|__I uint32_t SR; /**< Status Register, offset: 0x15C */
DECL|SR|member|__IO uint32_t SR; /**< GPT Status Register, offset: 0x8 */
DECL|SR|member|__IO uint32_t SR; /**< Processor b Status Register, offset: 0x20 */
DECL|SR|member|__IO uint32_t SR; /**< Status register, offset: 0x4 */
DECL|SSI1_BASE_PTR|macro|SSI1_BASE_PTR
DECL|SSI1_BASE|macro|SSI1_BASE
DECL|SSI1_IRQn|enumerator|SSI1_IRQn = 46, /**< SSI1 interrupt request. */
DECL|SSI1_SACADD|macro|SSI1_SACADD
DECL|SSI1_SACCDIS|macro|SSI1_SACCDIS
DECL|SSI1_SACCEN|macro|SSI1_SACCEN
DECL|SSI1_SACCST|macro|SSI1_SACCST
DECL|SSI1_SACDAT|macro|SSI1_SACDAT
DECL|SSI1_SACNT|macro|SSI1_SACNT
DECL|SSI1_SATAG|macro|SSI1_SATAG
DECL|SSI1_SCR|macro|SSI1_SCR
DECL|SSI1_SFCSR|macro|SSI1_SFCSR
DECL|SSI1_SIER|macro|SSI1_SIER
DECL|SSI1_SISR|macro|SSI1_SISR
DECL|SSI1_SRCCR|macro|SSI1_SRCCR
DECL|SSI1_SRCR|macro|SSI1_SRCR
DECL|SSI1_SRMSK|macro|SSI1_SRMSK
DECL|SSI1_SRX0|macro|SSI1_SRX0
DECL|SSI1_SRX1|macro|SSI1_SRX1
DECL|SSI1_SRX|macro|SSI1_SRX
DECL|SSI1_STCCR|macro|SSI1_STCCR
DECL|SSI1_STCR|macro|SSI1_STCR
DECL|SSI1_STMSK|macro|SSI1_STMSK
DECL|SSI1_STX0|macro|SSI1_STX0
DECL|SSI1_STX1|macro|SSI1_STX1
DECL|SSI1_STX|macro|SSI1_STX
DECL|SSI1|macro|SSI1
DECL|SSI2_BASE_PTR|macro|SSI2_BASE_PTR
DECL|SSI2_BASE|macro|SSI2_BASE
DECL|SSI2_IRQn|enumerator|SSI2_IRQn = 47, /**< SSI2 interrupt request. */
DECL|SSI2_SACADD|macro|SSI2_SACADD
DECL|SSI2_SACCDIS|macro|SSI2_SACCDIS
DECL|SSI2_SACCEN|macro|SSI2_SACCEN
DECL|SSI2_SACCST|macro|SSI2_SACCST
DECL|SSI2_SACDAT|macro|SSI2_SACDAT
DECL|SSI2_SACNT|macro|SSI2_SACNT
DECL|SSI2_SATAG|macro|SSI2_SATAG
DECL|SSI2_SCR|macro|SSI2_SCR
DECL|SSI2_SFCSR|macro|SSI2_SFCSR
DECL|SSI2_SIER|macro|SSI2_SIER
DECL|SSI2_SISR|macro|SSI2_SISR
DECL|SSI2_SRCCR|macro|SSI2_SRCCR
DECL|SSI2_SRCR|macro|SSI2_SRCR
DECL|SSI2_SRMSK|macro|SSI2_SRMSK
DECL|SSI2_SRX0|macro|SSI2_SRX0
DECL|SSI2_SRX1|macro|SSI2_SRX1
DECL|SSI2_SRX|macro|SSI2_SRX
DECL|SSI2_STCCR|macro|SSI2_STCCR
DECL|SSI2_STCR|macro|SSI2_STCR
DECL|SSI2_STMSK|macro|SSI2_STMSK
DECL|SSI2_STX0|macro|SSI2_STX0
DECL|SSI2_STX1|macro|SSI2_STX1
DECL|SSI2_STX|macro|SSI2_STX
DECL|SSI2|macro|SSI2
DECL|SSI3_BASE_PTR|macro|SSI3_BASE_PTR
DECL|SSI3_BASE|macro|SSI3_BASE
DECL|SSI3_IRQn|enumerator|SSI3_IRQn = 48, /**< SSI3 interrupt request. */
DECL|SSI3_SACADD|macro|SSI3_SACADD
DECL|SSI3_SACCDIS|macro|SSI3_SACCDIS
DECL|SSI3_SACCEN|macro|SSI3_SACCEN
DECL|SSI3_SACCST|macro|SSI3_SACCST
DECL|SSI3_SACDAT|macro|SSI3_SACDAT
DECL|SSI3_SACNT|macro|SSI3_SACNT
DECL|SSI3_SATAG|macro|SSI3_SATAG
DECL|SSI3_SCR|macro|SSI3_SCR
DECL|SSI3_SFCSR|macro|SSI3_SFCSR
DECL|SSI3_SIER|macro|SSI3_SIER
DECL|SSI3_SISR|macro|SSI3_SISR
DECL|SSI3_SRCCR|macro|SSI3_SRCCR
DECL|SSI3_SRCR|macro|SSI3_SRCR
DECL|SSI3_SRMSK|macro|SSI3_SRMSK
DECL|SSI3_SRX0|macro|SSI3_SRX0
DECL|SSI3_SRX1|macro|SSI3_SRX1
DECL|SSI3_SRX|macro|SSI3_SRX
DECL|SSI3_STCCR|macro|SSI3_STCCR
DECL|SSI3_STCR|macro|SSI3_STCR
DECL|SSI3_STMSK|macro|SSI3_STMSK
DECL|SSI3_STX0|macro|SSI3_STX0
DECL|SSI3_STX1|macro|SSI3_STX1
DECL|SSI3_STX|macro|SSI3_STX
DECL|SSI3|macro|SSI3
DECL|SSI_BASE_ADDRS|macro|SSI_BASE_ADDRS
DECL|SSI_BASE_PTRS|macro|SSI_BASE_PTRS
DECL|SSI_IRQS|macro|SSI_IRQS
DECL|SSI_MemMapPtr|typedef|} SSI_Type, *SSI_MemMapPtr;
DECL|SSI_SACADD_REG|macro|SSI_SACADD_REG
DECL|SSI_SACADD_SACADD_MASK|macro|SSI_SACADD_SACADD_MASK
DECL|SSI_SACADD_SACADD_SHIFT|macro|SSI_SACADD_SACADD_SHIFT
DECL|SSI_SACADD_SACADD|macro|SSI_SACADD_SACADD
DECL|SSI_SACCDIS_REG|macro|SSI_SACCDIS_REG
DECL|SSI_SACCDIS_SACCDIS_MASK|macro|SSI_SACCDIS_SACCDIS_MASK
DECL|SSI_SACCDIS_SACCDIS_SHIFT|macro|SSI_SACCDIS_SACCDIS_SHIFT
DECL|SSI_SACCDIS_SACCDIS|macro|SSI_SACCDIS_SACCDIS
DECL|SSI_SACCEN_REG|macro|SSI_SACCEN_REG
DECL|SSI_SACCEN_SACCEN_MASK|macro|SSI_SACCEN_SACCEN_MASK
DECL|SSI_SACCEN_SACCEN_SHIFT|macro|SSI_SACCEN_SACCEN_SHIFT
DECL|SSI_SACCEN_SACCEN|macro|SSI_SACCEN_SACCEN
DECL|SSI_SACCST_REG|macro|SSI_SACCST_REG
DECL|SSI_SACCST_SACCST_MASK|macro|SSI_SACCST_SACCST_MASK
DECL|SSI_SACCST_SACCST_SHIFT|macro|SSI_SACCST_SACCST_SHIFT
DECL|SSI_SACCST_SACCST|macro|SSI_SACCST_SACCST
DECL|SSI_SACDAT_REG|macro|SSI_SACDAT_REG
DECL|SSI_SACDAT_SACDAT_MASK|macro|SSI_SACDAT_SACDAT_MASK
DECL|SSI_SACDAT_SACDAT_SHIFT|macro|SSI_SACDAT_SACDAT_SHIFT
DECL|SSI_SACDAT_SACDAT|macro|SSI_SACDAT_SACDAT
DECL|SSI_SACNT_AC97EN_MASK|macro|SSI_SACNT_AC97EN_MASK
DECL|SSI_SACNT_AC97EN_SHIFT|macro|SSI_SACNT_AC97EN_SHIFT
DECL|SSI_SACNT_FRDIV_MASK|macro|SSI_SACNT_FRDIV_MASK
DECL|SSI_SACNT_FRDIV_SHIFT|macro|SSI_SACNT_FRDIV_SHIFT
DECL|SSI_SACNT_FRDIV|macro|SSI_SACNT_FRDIV
DECL|SSI_SACNT_FV_MASK|macro|SSI_SACNT_FV_MASK
DECL|SSI_SACNT_FV_SHIFT|macro|SSI_SACNT_FV_SHIFT
DECL|SSI_SACNT_RD_MASK|macro|SSI_SACNT_RD_MASK
DECL|SSI_SACNT_RD_SHIFT|macro|SSI_SACNT_RD_SHIFT
DECL|SSI_SACNT_REG|macro|SSI_SACNT_REG
DECL|SSI_SACNT_TIF_MASK|macro|SSI_SACNT_TIF_MASK
DECL|SSI_SACNT_TIF_SHIFT|macro|SSI_SACNT_TIF_SHIFT
DECL|SSI_SACNT_WR_MASK|macro|SSI_SACNT_WR_MASK
DECL|SSI_SACNT_WR_SHIFT|macro|SSI_SACNT_WR_SHIFT
DECL|SSI_SATAG_REG|macro|SSI_SATAG_REG
DECL|SSI_SATAG_SATAG_MASK|macro|SSI_SATAG_SATAG_MASK
DECL|SSI_SATAG_SATAG_SHIFT|macro|SSI_SATAG_SATAG_SHIFT
DECL|SSI_SATAG_SATAG|macro|SSI_SATAG_SATAG
DECL|SSI_SCR_CLK_IST_MASK|macro|SSI_SCR_CLK_IST_MASK
DECL|SSI_SCR_CLK_IST_SHIFT|macro|SSI_SCR_CLK_IST_SHIFT
DECL|SSI_SCR_I2S_MODE_MASK|macro|SSI_SCR_I2S_MODE_MASK
DECL|SSI_SCR_I2S_MODE_SHIFT|macro|SSI_SCR_I2S_MODE_SHIFT
DECL|SSI_SCR_I2S_MODE|macro|SSI_SCR_I2S_MODE
DECL|SSI_SCR_NET_MASK|macro|SSI_SCR_NET_MASK
DECL|SSI_SCR_NET_SHIFT|macro|SSI_SCR_NET_SHIFT
DECL|SSI_SCR_REG|macro|SSI_SCR_REG
DECL|SSI_SCR_RE_MASK|macro|SSI_SCR_RE_MASK
DECL|SSI_SCR_RE_SHIFT|macro|SSI_SCR_RE_SHIFT
DECL|SSI_SCR_RFR_CLK_DIS_MASK|macro|SSI_SCR_RFR_CLK_DIS_MASK
DECL|SSI_SCR_RFR_CLK_DIS_SHIFT|macro|SSI_SCR_RFR_CLK_DIS_SHIFT
DECL|SSI_SCR_SSIEN_MASK|macro|SSI_SCR_SSIEN_MASK
DECL|SSI_SCR_SSIEN_SHIFT|macro|SSI_SCR_SSIEN_SHIFT
DECL|SSI_SCR_SYNC_TX_FS_MASK|macro|SSI_SCR_SYNC_TX_FS_MASK
DECL|SSI_SCR_SYNC_TX_FS_SHIFT|macro|SSI_SCR_SYNC_TX_FS_SHIFT
DECL|SSI_SCR_SYN_MASK|macro|SSI_SCR_SYN_MASK
DECL|SSI_SCR_SYN_SHIFT|macro|SSI_SCR_SYN_SHIFT
DECL|SSI_SCR_SYS_CLK_EN_MASK|macro|SSI_SCR_SYS_CLK_EN_MASK
DECL|SSI_SCR_SYS_CLK_EN_SHIFT|macro|SSI_SCR_SYS_CLK_EN_SHIFT
DECL|SSI_SCR_TCH_EN_MASK|macro|SSI_SCR_TCH_EN_MASK
DECL|SSI_SCR_TCH_EN_SHIFT|macro|SSI_SCR_TCH_EN_SHIFT
DECL|SSI_SCR_TE_MASK|macro|SSI_SCR_TE_MASK
DECL|SSI_SCR_TE_SHIFT|macro|SSI_SCR_TE_SHIFT
DECL|SSI_SCR_TFR_CLK_DIS_MASK|macro|SSI_SCR_TFR_CLK_DIS_MASK
DECL|SSI_SCR_TFR_CLK_DIS_SHIFT|macro|SSI_SCR_TFR_CLK_DIS_SHIFT
DECL|SSI_SFCSR_REG|macro|SSI_SFCSR_REG
DECL|SSI_SFCSR_RFCNT0_MASK|macro|SSI_SFCSR_RFCNT0_MASK
DECL|SSI_SFCSR_RFCNT0_SHIFT|macro|SSI_SFCSR_RFCNT0_SHIFT
DECL|SSI_SFCSR_RFCNT0|macro|SSI_SFCSR_RFCNT0
DECL|SSI_SFCSR_RFCNT1_MASK|macro|SSI_SFCSR_RFCNT1_MASK
DECL|SSI_SFCSR_RFCNT1_SHIFT|macro|SSI_SFCSR_RFCNT1_SHIFT
DECL|SSI_SFCSR_RFCNT1|macro|SSI_SFCSR_RFCNT1
DECL|SSI_SFCSR_RFWM0_MASK|macro|SSI_SFCSR_RFWM0_MASK
DECL|SSI_SFCSR_RFWM0_SHIFT|macro|SSI_SFCSR_RFWM0_SHIFT
DECL|SSI_SFCSR_RFWM0|macro|SSI_SFCSR_RFWM0
DECL|SSI_SFCSR_RFWM1_MASK|macro|SSI_SFCSR_RFWM1_MASK
DECL|SSI_SFCSR_RFWM1_SHIFT|macro|SSI_SFCSR_RFWM1_SHIFT
DECL|SSI_SFCSR_RFWM1|macro|SSI_SFCSR_RFWM1
DECL|SSI_SFCSR_TFCNT0_MASK|macro|SSI_SFCSR_TFCNT0_MASK
DECL|SSI_SFCSR_TFCNT0_SHIFT|macro|SSI_SFCSR_TFCNT0_SHIFT
DECL|SSI_SFCSR_TFCNT0|macro|SSI_SFCSR_TFCNT0
DECL|SSI_SFCSR_TFCNT1_MASK|macro|SSI_SFCSR_TFCNT1_MASK
DECL|SSI_SFCSR_TFCNT1_SHIFT|macro|SSI_SFCSR_TFCNT1_SHIFT
DECL|SSI_SFCSR_TFCNT1|macro|SSI_SFCSR_TFCNT1
DECL|SSI_SFCSR_TFWM0_MASK|macro|SSI_SFCSR_TFWM0_MASK
DECL|SSI_SFCSR_TFWM0_SHIFT|macro|SSI_SFCSR_TFWM0_SHIFT
DECL|SSI_SFCSR_TFWM0|macro|SSI_SFCSR_TFWM0
DECL|SSI_SFCSR_TFWM1_MASK|macro|SSI_SFCSR_TFWM1_MASK
DECL|SSI_SFCSR_TFWM1_SHIFT|macro|SSI_SFCSR_TFWM1_SHIFT
DECL|SSI_SFCSR_TFWM1|macro|SSI_SFCSR_TFWM1
DECL|SSI_SIER_CMDAUIE_MASK|macro|SSI_SIER_CMDAUIE_MASK
DECL|SSI_SIER_CMDAUIE_SHIFT|macro|SSI_SIER_CMDAUIE_SHIFT
DECL|SSI_SIER_CMDDUIE_MASK|macro|SSI_SIER_CMDDUIE_MASK
DECL|SSI_SIER_CMDDUIE_SHIFT|macro|SSI_SIER_CMDDUIE_SHIFT
DECL|SSI_SIER_RDMAE_MASK|macro|SSI_SIER_RDMAE_MASK
DECL|SSI_SIER_RDMAE_SHIFT|macro|SSI_SIER_RDMAE_SHIFT
DECL|SSI_SIER_RDR0IE_MASK|macro|SSI_SIER_RDR0IE_MASK
DECL|SSI_SIER_RDR0IE_SHIFT|macro|SSI_SIER_RDR0IE_SHIFT
DECL|SSI_SIER_RDR1IE_MASK|macro|SSI_SIER_RDR1IE_MASK
DECL|SSI_SIER_RDR1IE_SHIFT|macro|SSI_SIER_RDR1IE_SHIFT
DECL|SSI_SIER_REG|macro|SSI_SIER_REG
DECL|SSI_SIER_RFF0IE_MASK|macro|SSI_SIER_RFF0IE_MASK
DECL|SSI_SIER_RFF0IE_SHIFT|macro|SSI_SIER_RFF0IE_SHIFT
DECL|SSI_SIER_RFF1IE_MASK|macro|SSI_SIER_RFF1IE_MASK
DECL|SSI_SIER_RFF1IE_SHIFT|macro|SSI_SIER_RFF1IE_SHIFT
DECL|SSI_SIER_RFRCIE_MASK|macro|SSI_SIER_RFRCIE_MASK
DECL|SSI_SIER_RFRCIE_SHIFT|macro|SSI_SIER_RFRCIE_SHIFT
DECL|SSI_SIER_RFSIE_MASK|macro|SSI_SIER_RFSIE_MASK
DECL|SSI_SIER_RFSIE_SHIFT|macro|SSI_SIER_RFSIE_SHIFT
DECL|SSI_SIER_RIE_MASK|macro|SSI_SIER_RIE_MASK
DECL|SSI_SIER_RIE_SHIFT|macro|SSI_SIER_RIE_SHIFT
DECL|SSI_SIER_RLSIE_MASK|macro|SSI_SIER_RLSIE_MASK
DECL|SSI_SIER_RLSIE_SHIFT|macro|SSI_SIER_RLSIE_SHIFT
DECL|SSI_SIER_ROE0IE_MASK|macro|SSI_SIER_ROE0IE_MASK
DECL|SSI_SIER_ROE0IE_SHIFT|macro|SSI_SIER_ROE0IE_SHIFT
DECL|SSI_SIER_ROE1IE_MASK|macro|SSI_SIER_ROE1IE_MASK
DECL|SSI_SIER_ROE1IE_SHIFT|macro|SSI_SIER_ROE1IE_SHIFT
DECL|SSI_SIER_RXTIE_MASK|macro|SSI_SIER_RXTIE_MASK
DECL|SSI_SIER_RXTIE_SHIFT|macro|SSI_SIER_RXTIE_SHIFT
DECL|SSI_SIER_TDE0IE_MASK|macro|SSI_SIER_TDE0IE_MASK
DECL|SSI_SIER_TDE0IE_SHIFT|macro|SSI_SIER_TDE0IE_SHIFT
DECL|SSI_SIER_TDE1IE_MASK|macro|SSI_SIER_TDE1IE_MASK
DECL|SSI_SIER_TDE1IE_SHIFT|macro|SSI_SIER_TDE1IE_SHIFT
DECL|SSI_SIER_TDMAE_MASK|macro|SSI_SIER_TDMAE_MASK
DECL|SSI_SIER_TDMAE_SHIFT|macro|SSI_SIER_TDMAE_SHIFT
DECL|SSI_SIER_TFE0IE_MASK|macro|SSI_SIER_TFE0IE_MASK
DECL|SSI_SIER_TFE0IE_SHIFT|macro|SSI_SIER_TFE0IE_SHIFT
DECL|SSI_SIER_TFE1IE_MASK|macro|SSI_SIER_TFE1IE_MASK
DECL|SSI_SIER_TFE1IE_SHIFT|macro|SSI_SIER_TFE1IE_SHIFT
DECL|SSI_SIER_TFRCIE_MASK|macro|SSI_SIER_TFRCIE_MASK
DECL|SSI_SIER_TFRCIE_SHIFT|macro|SSI_SIER_TFRCIE_SHIFT
DECL|SSI_SIER_TFSIE_MASK|macro|SSI_SIER_TFSIE_MASK
DECL|SSI_SIER_TFSIE_SHIFT|macro|SSI_SIER_TFSIE_SHIFT
DECL|SSI_SIER_TIE_MASK|macro|SSI_SIER_TIE_MASK
DECL|SSI_SIER_TIE_SHIFT|macro|SSI_SIER_TIE_SHIFT
DECL|SSI_SIER_TLSIE_MASK|macro|SSI_SIER_TLSIE_MASK
DECL|SSI_SIER_TLSIE_SHIFT|macro|SSI_SIER_TLSIE_SHIFT
DECL|SSI_SIER_TUE0IE_MASK|macro|SSI_SIER_TUE0IE_MASK
DECL|SSI_SIER_TUE0IE_SHIFT|macro|SSI_SIER_TUE0IE_SHIFT
DECL|SSI_SIER_TUE1IE_MASK|macro|SSI_SIER_TUE1IE_MASK
DECL|SSI_SIER_TUE1IE_SHIFT|macro|SSI_SIER_TUE1IE_SHIFT
DECL|SSI_SISR_CMDAU_MASK|macro|SSI_SISR_CMDAU_MASK
DECL|SSI_SISR_CMDAU_SHIFT|macro|SSI_SISR_CMDAU_SHIFT
DECL|SSI_SISR_CMDDU_MASK|macro|SSI_SISR_CMDDU_MASK
DECL|SSI_SISR_CMDDU_SHIFT|macro|SSI_SISR_CMDDU_SHIFT
DECL|SSI_SISR_RDR0_MASK|macro|SSI_SISR_RDR0_MASK
DECL|SSI_SISR_RDR0_SHIFT|macro|SSI_SISR_RDR0_SHIFT
DECL|SSI_SISR_RDR1_MASK|macro|SSI_SISR_RDR1_MASK
DECL|SSI_SISR_RDR1_SHIFT|macro|SSI_SISR_RDR1_SHIFT
DECL|SSI_SISR_REG|macro|SSI_SISR_REG
DECL|SSI_SISR_RFF0_MASK|macro|SSI_SISR_RFF0_MASK
DECL|SSI_SISR_RFF0_SHIFT|macro|SSI_SISR_RFF0_SHIFT
DECL|SSI_SISR_RFF1_MASK|macro|SSI_SISR_RFF1_MASK
DECL|SSI_SISR_RFF1_SHIFT|macro|SSI_SISR_RFF1_SHIFT
DECL|SSI_SISR_RFRC_MASK|macro|SSI_SISR_RFRC_MASK
DECL|SSI_SISR_RFRC_SHIFT|macro|SSI_SISR_RFRC_SHIFT
DECL|SSI_SISR_RFS_MASK|macro|SSI_SISR_RFS_MASK
DECL|SSI_SISR_RFS_SHIFT|macro|SSI_SISR_RFS_SHIFT
DECL|SSI_SISR_RLS_MASK|macro|SSI_SISR_RLS_MASK
DECL|SSI_SISR_RLS_SHIFT|macro|SSI_SISR_RLS_SHIFT
DECL|SSI_SISR_ROE0_MASK|macro|SSI_SISR_ROE0_MASK
DECL|SSI_SISR_ROE0_SHIFT|macro|SSI_SISR_ROE0_SHIFT
DECL|SSI_SISR_ROE1_MASK|macro|SSI_SISR_ROE1_MASK
DECL|SSI_SISR_ROE1_SHIFT|macro|SSI_SISR_ROE1_SHIFT
DECL|SSI_SISR_RXT_MASK|macro|SSI_SISR_RXT_MASK
DECL|SSI_SISR_RXT_SHIFT|macro|SSI_SISR_RXT_SHIFT
DECL|SSI_SISR_TDE0_MASK|macro|SSI_SISR_TDE0_MASK
DECL|SSI_SISR_TDE0_SHIFT|macro|SSI_SISR_TDE0_SHIFT
DECL|SSI_SISR_TDE1_MASK|macro|SSI_SISR_TDE1_MASK
DECL|SSI_SISR_TDE1_SHIFT|macro|SSI_SISR_TDE1_SHIFT
DECL|SSI_SISR_TFE0_MASK|macro|SSI_SISR_TFE0_MASK
DECL|SSI_SISR_TFE0_SHIFT|macro|SSI_SISR_TFE0_SHIFT
DECL|SSI_SISR_TFE1_MASK|macro|SSI_SISR_TFE1_MASK
DECL|SSI_SISR_TFE1_SHIFT|macro|SSI_SISR_TFE1_SHIFT
DECL|SSI_SISR_TFRC_MASK|macro|SSI_SISR_TFRC_MASK
DECL|SSI_SISR_TFRC_SHIFT|macro|SSI_SISR_TFRC_SHIFT
DECL|SSI_SISR_TFS_MASK|macro|SSI_SISR_TFS_MASK
DECL|SSI_SISR_TFS_SHIFT|macro|SSI_SISR_TFS_SHIFT
DECL|SSI_SISR_TLS_MASK|macro|SSI_SISR_TLS_MASK
DECL|SSI_SISR_TLS_SHIFT|macro|SSI_SISR_TLS_SHIFT
DECL|SSI_SISR_TUE0_MASK|macro|SSI_SISR_TUE0_MASK
DECL|SSI_SISR_TUE0_SHIFT|macro|SSI_SISR_TUE0_SHIFT
DECL|SSI_SISR_TUE1_MASK|macro|SSI_SISR_TUE1_MASK
DECL|SSI_SISR_TUE1_SHIFT|macro|SSI_SISR_TUE1_SHIFT
DECL|SSI_SRCCR_DC4_DC0_MASK|macro|SSI_SRCCR_DC4_DC0_MASK
DECL|SSI_SRCCR_DC4_DC0_SHIFT|macro|SSI_SRCCR_DC4_DC0_SHIFT
DECL|SSI_SRCCR_DC4_DC0|macro|SSI_SRCCR_DC4_DC0
DECL|SSI_SRCCR_DIV2_MASK|macro|SSI_SRCCR_DIV2_MASK
DECL|SSI_SRCCR_DIV2_SHIFT|macro|SSI_SRCCR_DIV2_SHIFT
DECL|SSI_SRCCR_PM7_PM0_MASK|macro|SSI_SRCCR_PM7_PM0_MASK
DECL|SSI_SRCCR_PM7_PM0_SHIFT|macro|SSI_SRCCR_PM7_PM0_SHIFT
DECL|SSI_SRCCR_PM7_PM0|macro|SSI_SRCCR_PM7_PM0
DECL|SSI_SRCCR_PSR_MASK|macro|SSI_SRCCR_PSR_MASK
DECL|SSI_SRCCR_PSR_SHIFT|macro|SSI_SRCCR_PSR_SHIFT
DECL|SSI_SRCCR_REG|macro|SSI_SRCCR_REG
DECL|SSI_SRCCR_WL3_WL0_MASK|macro|SSI_SRCCR_WL3_WL0_MASK
DECL|SSI_SRCCR_WL3_WL0_SHIFT|macro|SSI_SRCCR_WL3_WL0_SHIFT
DECL|SSI_SRCCR_WL3_WL0|macro|SSI_SRCCR_WL3_WL0
DECL|SSI_SRCR_REFS_MASK|macro|SSI_SRCR_REFS_MASK
DECL|SSI_SRCR_REFS_SHIFT|macro|SSI_SRCR_REFS_SHIFT
DECL|SSI_SRCR_REG|macro|SSI_SRCR_REG
DECL|SSI_SRCR_RFDIR_MASK|macro|SSI_SRCR_RFDIR_MASK
DECL|SSI_SRCR_RFDIR_SHIFT|macro|SSI_SRCR_RFDIR_SHIFT
DECL|SSI_SRCR_RFEN0_MASK|macro|SSI_SRCR_RFEN0_MASK
DECL|SSI_SRCR_RFEN0_SHIFT|macro|SSI_SRCR_RFEN0_SHIFT
DECL|SSI_SRCR_RFEN1_MASK|macro|SSI_SRCR_RFEN1_MASK
DECL|SSI_SRCR_RFEN1_SHIFT|macro|SSI_SRCR_RFEN1_SHIFT
DECL|SSI_SRCR_RFSI_MASK|macro|SSI_SRCR_RFSI_MASK
DECL|SSI_SRCR_RFSI_SHIFT|macro|SSI_SRCR_RFSI_SHIFT
DECL|SSI_SRCR_RFSL_MASK|macro|SSI_SRCR_RFSL_MASK
DECL|SSI_SRCR_RFSL_SHIFT|macro|SSI_SRCR_RFSL_SHIFT
DECL|SSI_SRCR_RSCKP_MASK|macro|SSI_SRCR_RSCKP_MASK
DECL|SSI_SRCR_RSCKP_SHIFT|macro|SSI_SRCR_RSCKP_SHIFT
DECL|SSI_SRCR_RSHFD_MASK|macro|SSI_SRCR_RSHFD_MASK
DECL|SSI_SRCR_RSHFD_SHIFT|macro|SSI_SRCR_RSHFD_SHIFT
DECL|SSI_SRCR_RXBIT0_MASK|macro|SSI_SRCR_RXBIT0_MASK
DECL|SSI_SRCR_RXBIT0_SHIFT|macro|SSI_SRCR_RXBIT0_SHIFT
DECL|SSI_SRCR_RXDIR_MASK|macro|SSI_SRCR_RXDIR_MASK
DECL|SSI_SRCR_RXDIR_SHIFT|macro|SSI_SRCR_RXDIR_SHIFT
DECL|SSI_SRCR_RXEXT_MASK|macro|SSI_SRCR_RXEXT_MASK
DECL|SSI_SRCR_RXEXT_SHIFT|macro|SSI_SRCR_RXEXT_SHIFT
DECL|SSI_SRMSK_REG|macro|SSI_SRMSK_REG
DECL|SSI_SRMSK_SRMSK_MASK|macro|SSI_SRMSK_SRMSK_MASK
DECL|SSI_SRMSK_SRMSK_SHIFT|macro|SSI_SRMSK_SRMSK_SHIFT
DECL|SSI_SRMSK_SRMSK|macro|SSI_SRMSK_SRMSK
DECL|SSI_SRX_REG|macro|SSI_SRX_REG
DECL|SSI_SRX_SRXn_MASK|macro|SSI_SRX_SRXn_MASK
DECL|SSI_SRX_SRXn_SHIFT|macro|SSI_SRX_SRXn_SHIFT
DECL|SSI_SRX_SRXn|macro|SSI_SRX_SRXn
DECL|SSI_STCCR_DC4_DC0_MASK|macro|SSI_STCCR_DC4_DC0_MASK
DECL|SSI_STCCR_DC4_DC0_SHIFT|macro|SSI_STCCR_DC4_DC0_SHIFT
DECL|SSI_STCCR_DC4_DC0|macro|SSI_STCCR_DC4_DC0
DECL|SSI_STCCR_DIV2_MASK|macro|SSI_STCCR_DIV2_MASK
DECL|SSI_STCCR_DIV2_SHIFT|macro|SSI_STCCR_DIV2_SHIFT
DECL|SSI_STCCR_PM7_PM0_MASK|macro|SSI_STCCR_PM7_PM0_MASK
DECL|SSI_STCCR_PM7_PM0_SHIFT|macro|SSI_STCCR_PM7_PM0_SHIFT
DECL|SSI_STCCR_PM7_PM0|macro|SSI_STCCR_PM7_PM0
DECL|SSI_STCCR_PSR_MASK|macro|SSI_STCCR_PSR_MASK
DECL|SSI_STCCR_PSR_SHIFT|macro|SSI_STCCR_PSR_SHIFT
DECL|SSI_STCCR_REG|macro|SSI_STCCR_REG
DECL|SSI_STCCR_WL3_WL0_MASK|macro|SSI_STCCR_WL3_WL0_MASK
DECL|SSI_STCCR_WL3_WL0_SHIFT|macro|SSI_STCCR_WL3_WL0_SHIFT
DECL|SSI_STCCR_WL3_WL0|macro|SSI_STCCR_WL3_WL0
DECL|SSI_STCR_REG|macro|SSI_STCR_REG
DECL|SSI_STCR_TEFS_MASK|macro|SSI_STCR_TEFS_MASK
DECL|SSI_STCR_TEFS_SHIFT|macro|SSI_STCR_TEFS_SHIFT
DECL|SSI_STCR_TFDIR_MASK|macro|SSI_STCR_TFDIR_MASK
DECL|SSI_STCR_TFDIR_SHIFT|macro|SSI_STCR_TFDIR_SHIFT
DECL|SSI_STCR_TFEN0_MASK|macro|SSI_STCR_TFEN0_MASK
DECL|SSI_STCR_TFEN0_SHIFT|macro|SSI_STCR_TFEN0_SHIFT
DECL|SSI_STCR_TFEN1_MASK|macro|SSI_STCR_TFEN1_MASK
DECL|SSI_STCR_TFEN1_SHIFT|macro|SSI_STCR_TFEN1_SHIFT
DECL|SSI_STCR_TFSI_MASK|macro|SSI_STCR_TFSI_MASK
DECL|SSI_STCR_TFSI_SHIFT|macro|SSI_STCR_TFSI_SHIFT
DECL|SSI_STCR_TFSL_MASK|macro|SSI_STCR_TFSL_MASK
DECL|SSI_STCR_TFSL_SHIFT|macro|SSI_STCR_TFSL_SHIFT
DECL|SSI_STCR_TSCKP_MASK|macro|SSI_STCR_TSCKP_MASK
DECL|SSI_STCR_TSCKP_SHIFT|macro|SSI_STCR_TSCKP_SHIFT
DECL|SSI_STCR_TSHFD_MASK|macro|SSI_STCR_TSHFD_MASK
DECL|SSI_STCR_TSHFD_SHIFT|macro|SSI_STCR_TSHFD_SHIFT
DECL|SSI_STCR_TXBIT0_MASK|macro|SSI_STCR_TXBIT0_MASK
DECL|SSI_STCR_TXBIT0_SHIFT|macro|SSI_STCR_TXBIT0_SHIFT
DECL|SSI_STCR_TXDIR_MASK|macro|SSI_STCR_TXDIR_MASK
DECL|SSI_STCR_TXDIR_SHIFT|macro|SSI_STCR_TXDIR_SHIFT
DECL|SSI_STMSK_REG|macro|SSI_STMSK_REG
DECL|SSI_STMSK_STMSK_MASK|macro|SSI_STMSK_STMSK_MASK
DECL|SSI_STMSK_STMSK_SHIFT|macro|SSI_STMSK_STMSK_SHIFT
DECL|SSI_STMSK_STMSK|macro|SSI_STMSK_STMSK
DECL|SSI_STX_REG|macro|SSI_STX_REG
DECL|SSI_STX_STXn_MASK|macro|SSI_STX_STXn_MASK
DECL|SSI_STX_STXn_SHIFT|macro|SSI_STX_STXn_SHIFT
DECL|SSI_STX_STXn|macro|SSI_STX_STXn
DECL|SSI_Type|typedef|} SSI_Type, *SSI_MemMapPtr;
DECL|SSR|member|__I uint32_t SSR; /**< Security Status Register,offset: 0x5 */
DECL|SSR|member|} SSR;
DECL|STATREG|member|__IO uint32_t STATREG; /**< Status Register, offset: 0x18 */
DECL|STATUS0_CLR|member|__I uint32_t STATUS0_CLR; /**< Hardware ECC Accelerator Status Register 0, offset: 0x18 */
DECL|STATUS0_SET|member|__I uint32_t STATUS0_SET; /**< Hardware ECC Accelerator Status Register 0, offset: 0x14 */
DECL|STATUS0_TOG|member|__I uint32_t STATUS0_TOG; /**< Hardware ECC Accelerator Status Register 0, offset: 0x1C */
DECL|STATUS0|member|__I uint32_t STATUS0; /**< Hardware ECC Accelerator Status Register 0, offset: 0x10 */
DECL|STATUS|member|__IO uint32_t STATUS; /**< USB PHY Status Register, offset: 0x40 */
DECL|STAT|member|__I uint32_t STAT; /**< GPMI Status Register Description, offset: 0xB0 */
DECL|STAT|member|__I uint32_t STAT; /**< LCD Interface Status Register, offset: 0x1B0 */
DECL|STAT|member|__IO uint32_t STAT; /**< Status Register, offset: 0x10 */
DECL|STAT|member|__IO uint32_t STAT; /**< Status, offset: 0x24 */
DECL|STCCR|member|__IO uint32_t STCCR; /**< SSI Transmit Clock Control Register, offset: 0x24 */
DECL|STCR|member|__IO uint32_t STCR; /**< SSI Transmit Configuration Register, offset: 0x1C */
DECL|STCSCH|member|__IO uint32_t STCSCH; /**< SPDIFTxCChannelCons_h Register,offset: 0x34 */
DECL|STCSCH|member|} STCSCH;
DECL|STCSCL|member|__IO uint32_t STCSCL; /**< SPDIFTxCChannelCons_l Register,offset: 0x38 */
DECL|STCSCL|member|} STCSCL;
DECL|STC|member|__IO uint32_t STC; /**< SPDIFTxClk Register, offset: 0x50 */
DECL|STDDBG|member|__IO uint32_t STDDBG; /**< Standards and Debug, offset: 0xB8 */
DECL|STL|member|__O uint32_t STL; /**< SPDIFTxLeft Register,offset: 0x2C */
DECL|STL|member|} STL;
DECL|STMSK|member|__IO uint32_t STMSK; /**< SSI Transmit Time Slot Mask Register, offset: 0x48 */
DECL|STOP_STAT|member|__IO uint32_t STOP_STAT; /**< Channel Stop/Channel Status, offset: 0x8 */
DECL|STOP_STAT|member|__IO uint32_t STOP_STAT; /**< Channel Stop/Channel Status, offset: 0x8 */
DECL|STR|member|__O uint32_t STR; /**< SPDIFTxRight Register,offset: 0x30 */
DECL|STR|member|} STR;
DECL|STX|member|__IO uint32_t STX[2]; /**< SSI Transmit Data Register n, array offset: 0x0, array step: 0x4 */
DECL|SVCall_IRQn|enumerator|SVCall_IRQn = -5, /**< Cortex-M4 SV Call Interrupt */
DECL|SWRST|member|__IO uint32_t SWRST; /**< Software Reset, offset: 0x8 */
DECL|SW_MUX_CTL_PAD_CSI_DATA00|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA00; /**< Pad Mux Register, offset: 0x4C */
DECL|SW_MUX_CTL_PAD_CSI_DATA01|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA01; /**< Pad Mux Register, offset: 0x50 */
DECL|SW_MUX_CTL_PAD_CSI_DATA02|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA02; /**< Pad Mux Register, offset: 0x54 */
DECL|SW_MUX_CTL_PAD_CSI_DATA03|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA03; /**< Pad Mux Register, offset: 0x58 */
DECL|SW_MUX_CTL_PAD_CSI_DATA04|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA04; /**< Pad Mux Register, offset: 0x5C */
DECL|SW_MUX_CTL_PAD_CSI_DATA05|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA05; /**< Pad Mux Register, offset: 0x60 */
DECL|SW_MUX_CTL_PAD_CSI_DATA06|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA06; /**< Pad Mux Register, offset: 0x64 */
DECL|SW_MUX_CTL_PAD_CSI_DATA07|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_DATA07; /**< Pad Mux Register, offset: 0x68 */
DECL|SW_MUX_CTL_PAD_CSI_HSYNC|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_HSYNC; /**< Pad Mux Register, offset: 0x6C */
DECL|SW_MUX_CTL_PAD_CSI_MCLK|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_MCLK; /**< Pad Mux Register, offset: 0x70 */
DECL|SW_MUX_CTL_PAD_CSI_PIXCLK|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_PIXCLK; /**< Pad Mux Register, offset: 0x74 */
DECL|SW_MUX_CTL_PAD_CSI_VSYNC|member|__IO uint32_t SW_MUX_CTL_PAD_CSI_VSYNC; /**< Pad Mux Register, offset: 0x78 */
DECL|SW_MUX_CTL_PAD_ENET1_COL|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_COL; /**< Pad Mux Register, offset: 0x7C */
DECL|SW_MUX_CTL_PAD_ENET1_CRS|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_CRS; /**< Pad Mux Register, offset: 0x80 */
DECL|SW_MUX_CTL_PAD_ENET1_MDC|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_MDC; /**< Pad Mux Register, offset: 0x84 */
DECL|SW_MUX_CTL_PAD_ENET1_MDIO|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_MDIO; /**< Pad Mux Register, offset: 0x88 */
DECL|SW_MUX_CTL_PAD_ENET1_RX_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_RX_CLK; /**< Pad Mux Register, offset: 0x8C */
DECL|SW_MUX_CTL_PAD_ENET1_TX_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_ENET1_TX_CLK; /**< Pad Mux Register, offset: 0x90 */
DECL|SW_MUX_CTL_PAD_ENET2_COL|member|__IO uint32_t SW_MUX_CTL_PAD_ENET2_COL; /**< Pad Mux Register, offset: 0x94 */
DECL|SW_MUX_CTL_PAD_ENET2_CRS|member|__IO uint32_t SW_MUX_CTL_PAD_ENET2_CRS; /**< Pad Mux Register, offset: 0x98 */
DECL|SW_MUX_CTL_PAD_ENET2_RX_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_ENET2_RX_CLK; /**< Pad Mux Register, offset: 0x9C */
DECL|SW_MUX_CTL_PAD_ENET2_TX_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_ENET2_TX_CLK; /**< Pad Mux Register, offset: 0xA0 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO00|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO00; /**< Pad Mux Register, offset: 0x14 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO01|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO01; /**< Pad Mux Register, offset: 0x18 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO02|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO02; /**< Pad Mux Register, offset: 0x1C */
DECL|SW_MUX_CTL_PAD_GPIO1_IO03|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO03; /**< Pad Mux Register, offset: 0x20 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO04|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO04; /**< Pad Mux Register, offset: 0x24 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO05|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO05; /**< Pad Mux Register, offset: 0x28 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO06|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO06; /**< Pad Mux Register, offset: 0x2C */
DECL|SW_MUX_CTL_PAD_GPIO1_IO07|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO07; /**< Pad Mux Register, offset: 0x30 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO08|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO08; /**< Pad Mux Register, offset: 0x34 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO09|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO09; /**< Pad Mux Register, offset: 0x38 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO10|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO10; /**< Pad Mux Register, offset: 0x3C */
DECL|SW_MUX_CTL_PAD_GPIO1_IO11|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO11; /**< Pad Mux Register, offset: 0x40 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO12|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO12; /**< Pad Mux Register, offset: 0x44 */
DECL|SW_MUX_CTL_PAD_GPIO1_IO13|member|__IO uint32_t SW_MUX_CTL_PAD_GPIO1_IO13; /**< Pad Mux Register, offset: 0x48 */
DECL|SW_MUX_CTL_PAD_KEY_COL0|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_COL0; /**< Pad Mux Register, offset: 0xA4 */
DECL|SW_MUX_CTL_PAD_KEY_COL1|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_COL1; /**< Pad Mux Register, offset: 0xA8 */
DECL|SW_MUX_CTL_PAD_KEY_COL2|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_COL2; /**< Pad Mux Register, offset: 0xAC */
DECL|SW_MUX_CTL_PAD_KEY_COL3|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_COL3; /**< Pad Mux Register, offset: 0xB0 */
DECL|SW_MUX_CTL_PAD_KEY_COL4|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_COL4; /**< Pad Mux Register, offset: 0xB4 */
DECL|SW_MUX_CTL_PAD_KEY_ROW0|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_ROW0; /**< Pad Mux Register, offset: 0xB8 */
DECL|SW_MUX_CTL_PAD_KEY_ROW1|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_ROW1; /**< Pad Mux Register, offset: 0xBC */
DECL|SW_MUX_CTL_PAD_KEY_ROW2|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_ROW2; /**< Pad Mux Register, offset: 0xC0 */
DECL|SW_MUX_CTL_PAD_KEY_ROW3|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_ROW3; /**< Pad Mux Register, offset: 0xC4 */
DECL|SW_MUX_CTL_PAD_KEY_ROW4|member|__IO uint32_t SW_MUX_CTL_PAD_KEY_ROW4; /**< Pad Mux Register, offset: 0xC8 */
DECL|SW_MUX_CTL_PAD_LCD1_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_CLK; /**< Pad Mux Register, offset: 0xCC */
DECL|SW_MUX_CTL_PAD_LCD1_DATA00|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA00; /**< Pad Mux Register, offset: 0xD0 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA01|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA01; /**< Pad Mux Register, offset: 0xD4 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA02|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA02; /**< Pad Mux Register, offset: 0xD8 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA03|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA03; /**< Pad Mux Register, offset: 0xDC */
DECL|SW_MUX_CTL_PAD_LCD1_DATA04|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA04; /**< Pad Mux Register, offset: 0xE0 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA05|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA05; /**< Pad Mux Register, offset: 0xE4 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA06|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA06; /**< Pad Mux Register, offset: 0xE8 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA07|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA07; /**< Pad Mux Register, offset: 0xEC */
DECL|SW_MUX_CTL_PAD_LCD1_DATA08|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA08; /**< Pad Mux Register, offset: 0xF0 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA09|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA09; /**< Pad Mux Register, offset: 0xF4 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA10|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA10; /**< Pad Mux Register, offset: 0xF8 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA11|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA11; /**< Pad Mux Register, offset: 0xFC */
DECL|SW_MUX_CTL_PAD_LCD1_DATA12|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA12; /**< Pad Mux Register, offset: 0x100 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA13|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA13; /**< Pad Mux Register, offset: 0x104 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA14|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA14; /**< Pad Mux Register, offset: 0x108 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA15|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA15; /**< Pad Mux Register, offset: 0x10C */
DECL|SW_MUX_CTL_PAD_LCD1_DATA16|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA16; /**< Pad Mux Register, offset: 0x110 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA17|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA17; /**< Pad Mux Register, offset: 0x114 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA18|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA18; /**< Pad Mux Register, offset: 0x118 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA19|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA19; /**< Pad Mux Register, offset: 0x11C */
DECL|SW_MUX_CTL_PAD_LCD1_DATA20|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA20; /**< Pad Mux Register, offset: 0x120 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA21|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA21; /**< Pad Mux Register, offset: 0x124 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA22|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA22; /**< Pad Mux Register, offset: 0x128 */
DECL|SW_MUX_CTL_PAD_LCD1_DATA23|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_DATA23; /**< Pad Mux Register, offset: 0x12C */
DECL|SW_MUX_CTL_PAD_LCD1_ENABLE|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_ENABLE; /**< Pad Mux Register, offset: 0x130 */
DECL|SW_MUX_CTL_PAD_LCD1_HSYNC|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_HSYNC; /**< Pad Mux Register, offset: 0x134 */
DECL|SW_MUX_CTL_PAD_LCD1_RESET|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_RESET; /**< Pad Mux Register, offset: 0x138 */
DECL|SW_MUX_CTL_PAD_LCD1_VSYNC|member|__IO uint32_t SW_MUX_CTL_PAD_LCD1_VSYNC; /**< Pad Mux Register, offset: 0x13C */
DECL|SW_MUX_CTL_PAD_NAND_ALE|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_ALE; /**< Pad Mux Register, offset: 0x140 */
DECL|SW_MUX_CTL_PAD_NAND_CE0_B|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_CE0_B; /**< Pad Mux Register, offset: 0x144 */
DECL|SW_MUX_CTL_PAD_NAND_CE1_B|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_CE1_B; /**< Pad Mux Register, offset: 0x148 */
DECL|SW_MUX_CTL_PAD_NAND_CLE|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_CLE; /**< Pad Mux Register, offset: 0x14C */
DECL|SW_MUX_CTL_PAD_NAND_DATA00|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA00; /**< Pad Mux Register, offset: 0x150 */
DECL|SW_MUX_CTL_PAD_NAND_DATA01|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA01; /**< Pad Mux Register, offset: 0x154 */
DECL|SW_MUX_CTL_PAD_NAND_DATA02|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA02; /**< Pad Mux Register, offset: 0x158 */
DECL|SW_MUX_CTL_PAD_NAND_DATA03|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA03; /**< Pad Mux Register, offset: 0x15C */
DECL|SW_MUX_CTL_PAD_NAND_DATA04|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA04; /**< Pad Mux Register, offset: 0x160 */
DECL|SW_MUX_CTL_PAD_NAND_DATA05|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA05; /**< Pad Mux Register, offset: 0x164 */
DECL|SW_MUX_CTL_PAD_NAND_DATA06|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA06; /**< Pad Mux Register, offset: 0x168 */
DECL|SW_MUX_CTL_PAD_NAND_DATA07|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_DATA07; /**< Pad Mux Register, offset: 0x16C */
DECL|SW_MUX_CTL_PAD_NAND_READY_B|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_READY_B; /**< Pad Mux Register, offset: 0x174 */
DECL|SW_MUX_CTL_PAD_NAND_RE_B|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_RE_B; /**< Pad Mux Register, offset: 0x170 */
DECL|SW_MUX_CTL_PAD_NAND_WE_B|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_WE_B; /**< Pad Mux Register, offset: 0x178 */
DECL|SW_MUX_CTL_PAD_NAND_WP_B|member|__IO uint32_t SW_MUX_CTL_PAD_NAND_WP_B; /**< Pad Mux Register, offset: 0x17C */
DECL|SW_MUX_CTL_PAD_QSPI1A_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_DATA0; /**< Pad Mux Register, offset: 0x180 */
DECL|SW_MUX_CTL_PAD_QSPI1A_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_DATA1; /**< Pad Mux Register, offset: 0x184 */
DECL|SW_MUX_CTL_PAD_QSPI1A_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_DATA2; /**< Pad Mux Register, offset: 0x188 */
DECL|SW_MUX_CTL_PAD_QSPI1A_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_DATA3; /**< Pad Mux Register, offset: 0x18C */
DECL|SW_MUX_CTL_PAD_QSPI1A_DQS|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_DQS; /**< Pad Mux Register, offset: 0x190 */
DECL|SW_MUX_CTL_PAD_QSPI1A_SCLK|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_SCLK; /**< Pad Mux Register, offset: 0x194 */
DECL|SW_MUX_CTL_PAD_QSPI1A_SS0_B|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_SS0_B; /**< Pad Mux Register, offset: 0x198 */
DECL|SW_MUX_CTL_PAD_QSPI1A_SS1_B|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1A_SS1_B; /**< Pad Mux Register, offset: 0x19C */
DECL|SW_MUX_CTL_PAD_QSPI1B_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_DATA0; /**< Pad Mux Register, offset: 0x1A0 */
DECL|SW_MUX_CTL_PAD_QSPI1B_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_DATA1; /**< Pad Mux Register, offset: 0x1A4 */
DECL|SW_MUX_CTL_PAD_QSPI1B_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_DATA2; /**< Pad Mux Register, offset: 0x1A8 */
DECL|SW_MUX_CTL_PAD_QSPI1B_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_DATA3; /**< Pad Mux Register, offset: 0x1AC */
DECL|SW_MUX_CTL_PAD_QSPI1B_DQS|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_DQS; /**< Pad Mux Register, offset: 0x1B0 */
DECL|SW_MUX_CTL_PAD_QSPI1B_SCLK|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_SCLK; /**< Pad Mux Register, offset: 0x1B4 */
DECL|SW_MUX_CTL_PAD_QSPI1B_SS0_B|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_SS0_B; /**< Pad Mux Register, offset: 0x1B8 */
DECL|SW_MUX_CTL_PAD_QSPI1B_SS1_B|member|__IO uint32_t SW_MUX_CTL_PAD_QSPI1B_SS1_B; /**< Pad Mux Register, offset: 0x1BC */
DECL|SW_MUX_CTL_PAD_RGMII1_RD0|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_RD0; /**< Pad Mux Register, offset: 0x1C0 */
DECL|SW_MUX_CTL_PAD_RGMII1_RD1|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_RD1; /**< Pad Mux Register, offset: 0x1C4 */
DECL|SW_MUX_CTL_PAD_RGMII1_RD2|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_RD2; /**< Pad Mux Register, offset: 0x1C8 */
DECL|SW_MUX_CTL_PAD_RGMII1_RD3|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_RD3; /**< Pad Mux Register, offset: 0x1CC */
DECL|SW_MUX_CTL_PAD_RGMII1_RXC|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_RXC; /**< Pad Mux Register, offset: 0x1D4 */
DECL|SW_MUX_CTL_PAD_RGMII1_RX_CTL|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_RX_CTL; /**< Pad Mux Register, offset: 0x1D0 */
DECL|SW_MUX_CTL_PAD_RGMII1_TD0|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_TD0; /**< Pad Mux Register, offset: 0x1D8 */
DECL|SW_MUX_CTL_PAD_RGMII1_TD1|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_TD1; /**< Pad Mux Register, offset: 0x1DC */
DECL|SW_MUX_CTL_PAD_RGMII1_TD2|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_TD2; /**< Pad Mux Register, offset: 0x1E0 */
DECL|SW_MUX_CTL_PAD_RGMII1_TD3|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_TD3; /**< Pad Mux Register, offset: 0x1E4 */
DECL|SW_MUX_CTL_PAD_RGMII1_TXC|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_TXC; /**< Pad Mux Register, offset: 0x1EC */
DECL|SW_MUX_CTL_PAD_RGMII1_TX_CTL|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII1_TX_CTL; /**< Pad Mux Register, offset: 0x1E8 */
DECL|SW_MUX_CTL_PAD_RGMII2_RD0|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_RD0; /**< Pad Mux Register, offset: 0x1F0 */
DECL|SW_MUX_CTL_PAD_RGMII2_RD1|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_RD1; /**< Pad Mux Register, offset: 0x1F4 */
DECL|SW_MUX_CTL_PAD_RGMII2_RD2|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_RD2; /**< Pad Mux Register, offset: 0x1F8 */
DECL|SW_MUX_CTL_PAD_RGMII2_RD3|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_RD3; /**< Pad Mux Register, offset: 0x1FC */
DECL|SW_MUX_CTL_PAD_RGMII2_RXC|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_RXC; /**< Pad Mux Register, offset: 0x204 */
DECL|SW_MUX_CTL_PAD_RGMII2_RX_CTL|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_RX_CTL; /**< Pad Mux Register, offset: 0x200 */
DECL|SW_MUX_CTL_PAD_RGMII2_TD0|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_TD0; /**< Pad Mux Register, offset: 0x208 */
DECL|SW_MUX_CTL_PAD_RGMII2_TD1|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_TD1; /**< Pad Mux Register, offset: 0x20C */
DECL|SW_MUX_CTL_PAD_RGMII2_TD2|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_TD2; /**< Pad Mux Register, offset: 0x210 */
DECL|SW_MUX_CTL_PAD_RGMII2_TD3|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_TD3; /**< Pad Mux Register, offset: 0x214 */
DECL|SW_MUX_CTL_PAD_RGMII2_TXC|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_TXC; /**< Pad Mux Register, offset: 0x21C */
DECL|SW_MUX_CTL_PAD_RGMII2_TX_CTL|member|__IO uint32_t SW_MUX_CTL_PAD_RGMII2_TX_CTL; /**< Pad Mux Register, offset: 0x218 */
DECL|SW_MUX_CTL_PAD_SD1_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_CLK; /**< Pad Mux Register, offset: 0x220 */
DECL|SW_MUX_CTL_PAD_SD1_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_CMD; /**< Pad Mux Register, offset: 0x224 */
DECL|SW_MUX_CTL_PAD_SD1_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA0; /**< Pad Mux Register, offset: 0x228 */
DECL|SW_MUX_CTL_PAD_SD1_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA1; /**< Pad Mux Register, offset: 0x22C */
DECL|SW_MUX_CTL_PAD_SD1_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA2; /**< Pad Mux Register, offset: 0x230 */
DECL|SW_MUX_CTL_PAD_SD1_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD1_DATA3; /**< Pad Mux Register, offset: 0x234 */
DECL|SW_MUX_CTL_PAD_SD2_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_CLK; /**< Pad Mux Register, offset: 0x238 */
DECL|SW_MUX_CTL_PAD_SD2_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_CMD; /**< Pad Mux Register, offset: 0x23C */
DECL|SW_MUX_CTL_PAD_SD2_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA0; /**< Pad Mux Register, offset: 0x240 */
DECL|SW_MUX_CTL_PAD_SD2_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA1; /**< Pad Mux Register, offset: 0x244 */
DECL|SW_MUX_CTL_PAD_SD2_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA2; /**< Pad Mux Register, offset: 0x248 */
DECL|SW_MUX_CTL_PAD_SD2_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD2_DATA3; /**< Pad Mux Register, offset: 0x24C */
DECL|SW_MUX_CTL_PAD_SD3_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_CLK; /**< Pad Mux Register, offset: 0x250 */
DECL|SW_MUX_CTL_PAD_SD3_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_CMD; /**< Pad Mux Register, offset: 0x254 */
DECL|SW_MUX_CTL_PAD_SD3_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA0; /**< Pad Mux Register, offset: 0x258 */
DECL|SW_MUX_CTL_PAD_SD3_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA1; /**< Pad Mux Register, offset: 0x25C */
DECL|SW_MUX_CTL_PAD_SD3_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA2; /**< Pad Mux Register, offset: 0x260 */
DECL|SW_MUX_CTL_PAD_SD3_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA3; /**< Pad Mux Register, offset: 0x264 */
DECL|SW_MUX_CTL_PAD_SD3_DATA4|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA4; /**< Pad Mux Register, offset: 0x268 */
DECL|SW_MUX_CTL_PAD_SD3_DATA5|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA5; /**< Pad Mux Register, offset: 0x26C */
DECL|SW_MUX_CTL_PAD_SD3_DATA6|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA6; /**< Pad Mux Register, offset: 0x270 */
DECL|SW_MUX_CTL_PAD_SD3_DATA7|member|__IO uint32_t SW_MUX_CTL_PAD_SD3_DATA7; /**< Pad Mux Register, offset: 0x274 */
DECL|SW_MUX_CTL_PAD_SD4_CLK|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_CLK; /**< Pad Mux Register, offset: 0x278 */
DECL|SW_MUX_CTL_PAD_SD4_CMD|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_CMD; /**< Pad Mux Register, offset: 0x27C */
DECL|SW_MUX_CTL_PAD_SD4_DATA0|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA0; /**< Pad Mux Register, offset: 0x280 */
DECL|SW_MUX_CTL_PAD_SD4_DATA1|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA1; /**< Pad Mux Register, offset: 0x284 */
DECL|SW_MUX_CTL_PAD_SD4_DATA2|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA2; /**< Pad Mux Register, offset: 0x288 */
DECL|SW_MUX_CTL_PAD_SD4_DATA3|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA3; /**< Pad Mux Register, offset: 0x28C */
DECL|SW_MUX_CTL_PAD_SD4_DATA4|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA4; /**< Pad Mux Register, offset: 0x290 */
DECL|SW_MUX_CTL_PAD_SD4_DATA5|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA5; /**< Pad Mux Register, offset: 0x294 */
DECL|SW_MUX_CTL_PAD_SD4_DATA6|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA6; /**< Pad Mux Register, offset: 0x298 */
DECL|SW_MUX_CTL_PAD_SD4_DATA7|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_DATA7; /**< Pad Mux Register, offset: 0x29C */
DECL|SW_MUX_CTL_PAD_SD4_RESET_B|member|__IO uint32_t SW_MUX_CTL_PAD_SD4_RESET_B; /**< Pad Mux Register, offset: 0x2A0 */
DECL|SW_MUX_CTL_PAD_USB_H_DATA|member|__IO uint32_t SW_MUX_CTL_PAD_USB_H_DATA; /**< Pad Mux Register, offset: 0x2A4 */
DECL|SW_MUX_CTL_PAD_USB_H_STROBE|member|__IO uint32_t SW_MUX_CTL_PAD_USB_H_STROBE; /**< Pad Mux Register, offset: 0x2A8 */
DECL|SW_PAD_CTL_GRP_ADDDS|member|__IO uint32_t SW_PAD_CTL_GRP_ADDDS; /**< Pad Group Control Register, offset: 0x5F4 */
DECL|SW_PAD_CTL_GRP_B0DS|member|__IO uint32_t SW_PAD_CTL_GRP_B0DS; /**< Pad Group Control Register, offset: 0x60C */
DECL|SW_PAD_CTL_GRP_B1DS|member|__IO uint32_t SW_PAD_CTL_GRP_B1DS; /**< Pad Group Control Register, offset: 0x610 */
DECL|SW_PAD_CTL_GRP_B2DS|member|__IO uint32_t SW_PAD_CTL_GRP_B2DS; /**< Pad Group Control Register, offset: 0x61C */
DECL|SW_PAD_CTL_GRP_B3DS|member|__IO uint32_t SW_PAD_CTL_GRP_B3DS; /**< Pad Group Control Register, offset: 0x620 */
DECL|SW_PAD_CTL_GRP_CTLDS|member|__IO uint32_t SW_PAD_CTL_GRP_CTLDS; /**< Pad Group Control Register, offset: 0x614 */
DECL|SW_PAD_CTL_GRP_DDRHYS|member|__IO uint32_t SW_PAD_CTL_GRP_DDRHYS; /**< Pad Group Control Register, offset: 0x604 */
DECL|SW_PAD_CTL_GRP_DDRMODE_CTL|member|__IO uint32_t SW_PAD_CTL_GRP_DDRMODE_CTL; /**< Pad Group Control Register, offset: 0x5F8 */
DECL|SW_PAD_CTL_GRP_DDRMODE|member|__IO uint32_t SW_PAD_CTL_GRP_DDRMODE; /**< Pad Group Control Register, offset: 0x608 */
DECL|SW_PAD_CTL_GRP_DDRPKE|member|__IO uint32_t SW_PAD_CTL_GRP_DDRPKE; /**< Pad Group Control Register, offset: 0x5FC */
DECL|SW_PAD_CTL_GRP_DDRPK|member|__IO uint32_t SW_PAD_CTL_GRP_DDRPK; /**< Pad Group Control Register, offset: 0x600 */
DECL|SW_PAD_CTL_GRP_DDR_TYPE|member|__IO uint32_t SW_PAD_CTL_GRP_DDR_TYPE; /**< Pad Group Control Register, offset: 0x618 */
DECL|SW_PAD_CTL_PAD_CSI_DATA00|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA00; /**< Pad Control Register, offset: 0x394 */
DECL|SW_PAD_CTL_PAD_CSI_DATA01|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA01; /**< Pad Control Register, offset: 0x398 */
DECL|SW_PAD_CTL_PAD_CSI_DATA02|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA02; /**< Pad Control Register, offset: 0x39C */
DECL|SW_PAD_CTL_PAD_CSI_DATA03|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA03; /**< Pad Control Register, offset: 0x3A0 */
DECL|SW_PAD_CTL_PAD_CSI_DATA04|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA04; /**< Pad Control Register, offset: 0x3A4 */
DECL|SW_PAD_CTL_PAD_CSI_DATA05|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA05; /**< Pad Control Register, offset: 0x3A8 */
DECL|SW_PAD_CTL_PAD_CSI_DATA06|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA06; /**< Pad Control Register, offset: 0x3AC */
DECL|SW_PAD_CTL_PAD_CSI_DATA07|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_DATA07; /**< Pad Control Register, offset: 0x3B0 */
DECL|SW_PAD_CTL_PAD_CSI_HSYNC|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_HSYNC; /**< Pad Control Register, offset: 0x3B4 */
DECL|SW_PAD_CTL_PAD_CSI_MCLK|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_MCLK; /**< Pad Control Register, offset: 0x3B8 */
DECL|SW_PAD_CTL_PAD_CSI_PIXCLK|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_PIXCLK; /**< Pad Control Register, offset: 0x3BC */
DECL|SW_PAD_CTL_PAD_CSI_VSYNC|member|__IO uint32_t SW_PAD_CTL_PAD_CSI_VSYNC; /**< Pad Control Register, offset: 0x3C0 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR00|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR00; /**< Pad Control Register, offset: 0x2AC */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR01|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR01; /**< Pad Control Register, offset: 0x2B0 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR02|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR02; /**< Pad Control Register, offset: 0x2B4 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR03|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR03; /**< Pad Control Register, offset: 0x2B8 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR04|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR04; /**< Pad Control Register, offset: 0x2BC */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR05|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR05; /**< Pad Control Register, offset: 0x2C0 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR06|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR06; /**< Pad Control Register, offset: 0x2C4 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR07|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR07; /**< Pad Control Register, offset: 0x2C8 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR08|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR08; /**< Pad Control Register, offset: 0x2CC */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR09|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR09; /**< Pad Control Register, offset: 0x2D0 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR10|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR10; /**< Pad Control Register, offset: 0x2D4 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR11|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR11; /**< Pad Control Register, offset: 0x2D8 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR12|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR12; /**< Pad Control Register, offset: 0x2DC */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR13|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR13; /**< Pad Control Register, offset: 0x2E0 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR14|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR14; /**< Pad Control Register, offset: 0x2E4 */
DECL|SW_PAD_CTL_PAD_DRAM_ADDR15|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ADDR15; /**< Pad Control Register, offset: 0x2E8 */
DECL|SW_PAD_CTL_PAD_DRAM_CAS_B|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_CAS_B; /**< Pad Control Register, offset: 0x300 */
DECL|SW_PAD_CTL_PAD_DRAM_CS0_B|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_CS0_B; /**< Pad Control Register, offset: 0x304 */
DECL|SW_PAD_CTL_PAD_DRAM_CS1_B|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_CS1_B; /**< Pad Control Register, offset: 0x308 */
DECL|SW_PAD_CTL_PAD_DRAM_DQM0|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_DQM0; /**< Pad Control Register, offset: 0x2EC */
DECL|SW_PAD_CTL_PAD_DRAM_DQM1|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_DQM1; /**< Pad Control Register, offset: 0x2F0 */
DECL|SW_PAD_CTL_PAD_DRAM_DQM2|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_DQM2; /**< Pad Control Register, offset: 0x2F4 */
DECL|SW_PAD_CTL_PAD_DRAM_DQM3|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_DQM3; /**< Pad Control Register, offset: 0x2F8 */
DECL|SW_PAD_CTL_PAD_DRAM_ODT0|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ODT0; /**< Pad Control Register, offset: 0x310 */
DECL|SW_PAD_CTL_PAD_DRAM_ODT1|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_ODT1; /**< Pad Control Register, offset: 0x314 */
DECL|SW_PAD_CTL_PAD_DRAM_RAS_B|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_RAS_B; /**< Pad Control Register, offset: 0x2FC */
DECL|SW_PAD_CTL_PAD_DRAM_RESET|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_RESET; /**< Pad Control Register, offset: 0x340 */
DECL|SW_PAD_CTL_PAD_DRAM_SDBA0|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDBA0; /**< Pad Control Register, offset: 0x318 */
DECL|SW_PAD_CTL_PAD_DRAM_SDBA1|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDBA1; /**< Pad Control Register, offset: 0x31C */
DECL|SW_PAD_CTL_PAD_DRAM_SDBA2|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDBA2; /**< Pad Control Register, offset: 0x320 */
DECL|SW_PAD_CTL_PAD_DRAM_SDCKE0|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDCKE0; /**< Pad Control Register, offset: 0x324 */
DECL|SW_PAD_CTL_PAD_DRAM_SDCKE1|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDCKE1; /**< Pad Control Register, offset: 0x328 */
DECL|SW_PAD_CTL_PAD_DRAM_SDCLK0_P|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDCLK0_P; /**< Pad Control Register, offset: 0x32C */
DECL|SW_PAD_CTL_PAD_DRAM_SDQS0_P|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDQS0_P; /**< Pad Control Register, offset: 0x330 */
DECL|SW_PAD_CTL_PAD_DRAM_SDQS1_P|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDQS1_P; /**< Pad Control Register, offset: 0x334 */
DECL|SW_PAD_CTL_PAD_DRAM_SDQS2_P|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDQS2_P; /**< Pad Control Register, offset: 0x338 */
DECL|SW_PAD_CTL_PAD_DRAM_SDQS3_P|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDQS3_P; /**< Pad Control Register, offset: 0x33C */
DECL|SW_PAD_CTL_PAD_DRAM_SDWE_B|member|__IO uint32_t SW_PAD_CTL_PAD_DRAM_SDWE_B; /**< Pad Control Register, offset: 0x30C */
DECL|SW_PAD_CTL_PAD_ENET1_COL|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_COL; /**< Pad Control Register, offset: 0x3C4 */
DECL|SW_PAD_CTL_PAD_ENET1_CRS|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_CRS; /**< Pad Control Register, offset: 0x3C8 */
DECL|SW_PAD_CTL_PAD_ENET1_MDC|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_MDC; /**< Pad Control Register, offset: 0x3CC */
DECL|SW_PAD_CTL_PAD_ENET1_MDIO|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_MDIO; /**< Pad Control Register, offset: 0x3D0 */
DECL|SW_PAD_CTL_PAD_ENET1_RX_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_RX_CLK; /**< Pad Control Register, offset: 0x3D4 */
DECL|SW_PAD_CTL_PAD_ENET1_TX_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_ENET1_TX_CLK; /**< Pad Control Register, offset: 0x3D8 */
DECL|SW_PAD_CTL_PAD_ENET2_COL|member|__IO uint32_t SW_PAD_CTL_PAD_ENET2_COL; /**< Pad Control Register, offset: 0x3DC */
DECL|SW_PAD_CTL_PAD_ENET2_CRS|member|__IO uint32_t SW_PAD_CTL_PAD_ENET2_CRS; /**< Pad Control Register, offset: 0x3E0 */
DECL|SW_PAD_CTL_PAD_ENET2_RX_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_ENET2_RX_CLK; /**< Pad Control Register, offset: 0x3E4 */
DECL|SW_PAD_CTL_PAD_ENET2_TX_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_ENET2_TX_CLK; /**< Pad Control Register, offset: 0x3E8 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO00|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO00; /**< Pad Control Register, offset: 0x35C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO01|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO01; /**< Pad Control Register, offset: 0x360 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO02|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO02; /**< Pad Control Register, offset: 0x364 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO03|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO03; /**< Pad Control Register, offset: 0x368 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO04|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO04; /**< Pad Control Register, offset: 0x36C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO05|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO05; /**< Pad Control Register, offset: 0x370 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO06|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO06; /**< Pad Control Register, offset: 0x374 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO07|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO07; /**< Pad Control Register, offset: 0x378 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO08|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO08; /**< Pad Control Register, offset: 0x37C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO09|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO09; /**< Pad Control Register, offset: 0x380 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO10|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO10; /**< Pad Control Register, offset: 0x384 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO11|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO11; /**< Pad Control Register, offset: 0x388 */
DECL|SW_PAD_CTL_PAD_GPIO1_IO12|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO12; /**< Pad Control Register, offset: 0x38C */
DECL|SW_PAD_CTL_PAD_GPIO1_IO13|member|__IO uint32_t SW_PAD_CTL_PAD_GPIO1_IO13; /**< Pad Control Register, offset: 0x390 */
DECL|SW_PAD_CTL_PAD_JTAG_MOD|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_MOD; /**< Pad Control Register, offset: 0x344 */
DECL|SW_PAD_CTL_PAD_JTAG_TCK|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TCK; /**< Pad Control Register, offset: 0x348 */
DECL|SW_PAD_CTL_PAD_JTAG_TDI|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TDI; /**< Pad Control Register, offset: 0x34C */
DECL|SW_PAD_CTL_PAD_JTAG_TDO|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TDO; /**< Pad Control Register, offset: 0x350 */
DECL|SW_PAD_CTL_PAD_JTAG_TMS|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TMS; /**< Pad Control Register, offset: 0x354 */
DECL|SW_PAD_CTL_PAD_JTAG_TRST_B|member|__IO uint32_t SW_PAD_CTL_PAD_JTAG_TRST_B; /**< Pad Control Register, offset: 0x358 */
DECL|SW_PAD_CTL_PAD_KEY_COL0|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_COL0; /**< Pad Control Register, offset: 0x3EC */
DECL|SW_PAD_CTL_PAD_KEY_COL1|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_COL1; /**< Pad Control Register, offset: 0x3F0 */
DECL|SW_PAD_CTL_PAD_KEY_COL2|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_COL2; /**< Pad Control Register, offset: 0x3F4 */
DECL|SW_PAD_CTL_PAD_KEY_COL3|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_COL3; /**< Pad Control Register, offset: 0x3F8 */
DECL|SW_PAD_CTL_PAD_KEY_COL4|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_COL4; /**< Pad Control Register, offset: 0x3FC */
DECL|SW_PAD_CTL_PAD_KEY_ROW0|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_ROW0; /**< Pad Control Register, offset: 0x400 */
DECL|SW_PAD_CTL_PAD_KEY_ROW1|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_ROW1; /**< Pad Control Register, offset: 0x404 */
DECL|SW_PAD_CTL_PAD_KEY_ROW2|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_ROW2; /**< Pad Control Register, offset: 0x408 */
DECL|SW_PAD_CTL_PAD_KEY_ROW3|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_ROW3; /**< Pad Control Register, offset: 0x40C */
DECL|SW_PAD_CTL_PAD_KEY_ROW4|member|__IO uint32_t SW_PAD_CTL_PAD_KEY_ROW4; /**< Pad Control Register, offset: 0x410 */
DECL|SW_PAD_CTL_PAD_LCD1_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_CLK; /**< Pad Control Register, offset: 0x414 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA00|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA00; /**< Pad Control Register, offset: 0x418 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA01|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA01; /**< Pad Control Register, offset: 0x41C */
DECL|SW_PAD_CTL_PAD_LCD1_DATA02|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA02; /**< Pad Control Register, offset: 0x420 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA03|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA03; /**< Pad Control Register, offset: 0x424 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA04|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA04; /**< Pad Control Register, offset: 0x428 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA05|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA05; /**< Pad Control Register, offset: 0x42C */
DECL|SW_PAD_CTL_PAD_LCD1_DATA06|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA06; /**< Pad Control Register, offset: 0x430 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA07|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA07; /**< Pad Control Register, offset: 0x434 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA08|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA08; /**< Pad Control Register, offset: 0x438 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA09|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA09; /**< Pad Control Register, offset: 0x43C */
DECL|SW_PAD_CTL_PAD_LCD1_DATA10|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA10; /**< Pad Control Register, offset: 0x440 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA11|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA11; /**< Pad Control Register, offset: 0x444 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA12|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA12; /**< Pad Control Register, offset: 0x448 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA13|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA13; /**< Pad Control Register, offset: 0x44C */
DECL|SW_PAD_CTL_PAD_LCD1_DATA14|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA14; /**< Pad Control Register, offset: 0x450 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA15|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA15; /**< Pad Control Register, offset: 0x454 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA16|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA16; /**< Pad Control Register, offset: 0x458 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA17|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA17; /**< Pad Control Register, offset: 0x45C */
DECL|SW_PAD_CTL_PAD_LCD1_DATA18|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA18; /**< Pad Control Register, offset: 0x460 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA19|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA19; /**< Pad Control Register, offset: 0x464 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA20|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA20; /**< Pad Control Register, offset: 0x468 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA21|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA21; /**< Pad Control Register, offset: 0x46C */
DECL|SW_PAD_CTL_PAD_LCD1_DATA22|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA22; /**< Pad Control Register, offset: 0x470 */
DECL|SW_PAD_CTL_PAD_LCD1_DATA23|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_DATA23; /**< Pad Control Register, offset: 0x474 */
DECL|SW_PAD_CTL_PAD_LCD1_ENABLE|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_ENABLE; /**< Pad Control Register, offset: 0x478 */
DECL|SW_PAD_CTL_PAD_LCD1_HSYNC|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_HSYNC; /**< Pad Control Register, offset: 0x47C */
DECL|SW_PAD_CTL_PAD_LCD1_RESET|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_RESET; /**< Pad Control Register, offset: 0x480 */
DECL|SW_PAD_CTL_PAD_LCD1_VSYNC|member|__IO uint32_t SW_PAD_CTL_PAD_LCD1_VSYNC; /**< Pad Control Register, offset: 0x484 */
DECL|SW_PAD_CTL_PAD_NAND_ALE|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_ALE; /**< Pad Control Register, offset: 0x488 */
DECL|SW_PAD_CTL_PAD_NAND_CE0_B|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_CE0_B; /**< Pad Control Register, offset: 0x48C */
DECL|SW_PAD_CTL_PAD_NAND_CE1_B|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_CE1_B; /**< Pad Control Register, offset: 0x490 */
DECL|SW_PAD_CTL_PAD_NAND_CLE|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_CLE; /**< Pad Control Register, offset: 0x494 */
DECL|SW_PAD_CTL_PAD_NAND_DATA00|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA00; /**< Pad Control Register, offset: 0x498 */
DECL|SW_PAD_CTL_PAD_NAND_DATA01|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA01; /**< Pad Control Register, offset: 0x49C */
DECL|SW_PAD_CTL_PAD_NAND_DATA02|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA02; /**< Pad Control Register, offset: 0x4A0 */
DECL|SW_PAD_CTL_PAD_NAND_DATA03|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA03; /**< Pad Control Register, offset: 0x4A4 */
DECL|SW_PAD_CTL_PAD_NAND_DATA04|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA04; /**< Pad Control Register, offset: 0x4A8 */
DECL|SW_PAD_CTL_PAD_NAND_DATA05|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA05; /**< Pad Control Register, offset: 0x4AC */
DECL|SW_PAD_CTL_PAD_NAND_DATA06|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA06; /**< Pad Control Register, offset: 0x4B0 */
DECL|SW_PAD_CTL_PAD_NAND_DATA07|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_DATA07; /**< Pad Control Register, offset: 0x4B4 */
DECL|SW_PAD_CTL_PAD_NAND_READY_B|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_READY_B; /**< Pad Control Register, offset: 0x4BC */
DECL|SW_PAD_CTL_PAD_NAND_RE_B|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_RE_B; /**< Pad Control Register, offset: 0x4B8 */
DECL|SW_PAD_CTL_PAD_NAND_WE_B|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_WE_B; /**< Pad Control Register, offset: 0x4C0 */
DECL|SW_PAD_CTL_PAD_NAND_WP_B|member|__IO uint32_t SW_PAD_CTL_PAD_NAND_WP_B; /**< Pad Control Register, offset: 0x4C4 */
DECL|SW_PAD_CTL_PAD_QSPI1A_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_DATA0; /**< Pad Control Register, offset: 0x4C8 */
DECL|SW_PAD_CTL_PAD_QSPI1A_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_DATA1; /**< Pad Control Register, offset: 0x4CC */
DECL|SW_PAD_CTL_PAD_QSPI1A_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_DATA2; /**< Pad Control Register, offset: 0x4D0 */
DECL|SW_PAD_CTL_PAD_QSPI1A_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_DATA3; /**< Pad Control Register, offset: 0x4D4 */
DECL|SW_PAD_CTL_PAD_QSPI1A_DQS|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_DQS; /**< Pad Control Register, offset: 0x4D8 */
DECL|SW_PAD_CTL_PAD_QSPI1A_SCLK|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_SCLK; /**< Pad Control Register, offset: 0x4DC */
DECL|SW_PAD_CTL_PAD_QSPI1A_SS0_B|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_SS0_B; /**< Pad Control Register, offset: 0x4E0 */
DECL|SW_PAD_CTL_PAD_QSPI1A_SS1_B|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1A_SS1_B; /**< Pad Control Register, offset: 0x4E4 */
DECL|SW_PAD_CTL_PAD_QSPI1B_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_DATA0; /**< Pad Control Register, offset: 0x4E8 */
DECL|SW_PAD_CTL_PAD_QSPI1B_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_DATA1; /**< Pad Control Register, offset: 0x4EC */
DECL|SW_PAD_CTL_PAD_QSPI1B_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_DATA2; /**< Pad Control Register, offset: 0x4F0 */
DECL|SW_PAD_CTL_PAD_QSPI1B_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_DATA3; /**< Pad Control Register, offset: 0x4F4 */
DECL|SW_PAD_CTL_PAD_QSPI1B_DQS|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_DQS; /**< Pad Control Register, offset: 0x4F8 */
DECL|SW_PAD_CTL_PAD_QSPI1B_SCLK|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_SCLK; /**< Pad Control Register, offset: 0x4FC */
DECL|SW_PAD_CTL_PAD_QSPI1B_SS0_B|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_SS0_B; /**< Pad Control Register, offset: 0x500 */
DECL|SW_PAD_CTL_PAD_QSPI1B_SS1_B|member|__IO uint32_t SW_PAD_CTL_PAD_QSPI1B_SS1_B; /**< Pad Control Register, offset: 0x504 */
DECL|SW_PAD_CTL_PAD_RGMII1_RD0|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_RD0; /**< Pad Control Register, offset: 0x508 */
DECL|SW_PAD_CTL_PAD_RGMII1_RD1|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_RD1; /**< Pad Control Register, offset: 0x50C */
DECL|SW_PAD_CTL_PAD_RGMII1_RD2|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_RD2; /**< Pad Control Register, offset: 0x510 */
DECL|SW_PAD_CTL_PAD_RGMII1_RD3|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_RD3; /**< Pad Control Register, offset: 0x514 */
DECL|SW_PAD_CTL_PAD_RGMII1_RXC|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_RXC; /**< Pad Control Register, offset: 0x51C */
DECL|SW_PAD_CTL_PAD_RGMII1_RX_CTL|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_RX_CTL; /**< Pad Control Register, offset: 0x518 */
DECL|SW_PAD_CTL_PAD_RGMII1_TD0|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_TD0; /**< Pad Control Register, offset: 0x520 */
DECL|SW_PAD_CTL_PAD_RGMII1_TD1|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_TD1; /**< Pad Control Register, offset: 0x524 */
DECL|SW_PAD_CTL_PAD_RGMII1_TD2|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_TD2; /**< Pad Control Register, offset: 0x528 */
DECL|SW_PAD_CTL_PAD_RGMII1_TD3|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_TD3; /**< Pad Control Register, offset: 0x52C */
DECL|SW_PAD_CTL_PAD_RGMII1_TXC|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_TXC; /**< Pad Control Register, offset: 0x534 */
DECL|SW_PAD_CTL_PAD_RGMII1_TX_CTL|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII1_TX_CTL; /**< Pad Control Register, offset: 0x530 */
DECL|SW_PAD_CTL_PAD_RGMII2_RD0|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_RD0; /**< Pad Control Register, offset: 0x538 */
DECL|SW_PAD_CTL_PAD_RGMII2_RD1|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_RD1; /**< Pad Control Register, offset: 0x53C */
DECL|SW_PAD_CTL_PAD_RGMII2_RD2|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_RD2; /**< Pad Control Register, offset: 0x540 */
DECL|SW_PAD_CTL_PAD_RGMII2_RD3|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_RD3; /**< Pad Control Register, offset: 0x544 */
DECL|SW_PAD_CTL_PAD_RGMII2_RXC|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_RXC; /**< Pad Control Register, offset: 0x54C */
DECL|SW_PAD_CTL_PAD_RGMII2_RX_CTL|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_RX_CTL; /**< Pad Control Register, offset: 0x548 */
DECL|SW_PAD_CTL_PAD_RGMII2_TD0|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_TD0; /**< Pad Control Register, offset: 0x550 */
DECL|SW_PAD_CTL_PAD_RGMII2_TD1|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_TD1; /**< Pad Control Register, offset: 0x554 */
DECL|SW_PAD_CTL_PAD_RGMII2_TD2|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_TD2; /**< Pad Control Register, offset: 0x558 */
DECL|SW_PAD_CTL_PAD_RGMII2_TD3|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_TD3; /**< Pad Control Register, offset: 0x55C */
DECL|SW_PAD_CTL_PAD_RGMII2_TXC|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_TXC; /**< Pad Control Register, offset: 0x564 */
DECL|SW_PAD_CTL_PAD_RGMII2_TX_CTL|member|__IO uint32_t SW_PAD_CTL_PAD_RGMII2_TX_CTL; /**< Pad Control Register, offset: 0x560 */
DECL|SW_PAD_CTL_PAD_SD1_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_CLK; /**< Pad Control Register, offset: 0x568 */
DECL|SW_PAD_CTL_PAD_SD1_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_CMD; /**< Pad Control Register, offset: 0x56C */
DECL|SW_PAD_CTL_PAD_SD1_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA0; /**< Pad Control Register, offset: 0x570 */
DECL|SW_PAD_CTL_PAD_SD1_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA1; /**< Pad Control Register, offset: 0x574 */
DECL|SW_PAD_CTL_PAD_SD1_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA2; /**< Pad Control Register, offset: 0x578 */
DECL|SW_PAD_CTL_PAD_SD1_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD1_DATA3; /**< Pad Control Register, offset: 0x57C */
DECL|SW_PAD_CTL_PAD_SD2_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_CLK; /**< Pad Control Register, offset: 0x580 */
DECL|SW_PAD_CTL_PAD_SD2_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_CMD; /**< Pad Control Register, offset: 0x584 */
DECL|SW_PAD_CTL_PAD_SD2_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA0; /**< Pad Control Register, offset: 0x588 */
DECL|SW_PAD_CTL_PAD_SD2_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA1; /**< Pad Control Register, offset: 0x58C */
DECL|SW_PAD_CTL_PAD_SD2_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA2; /**< Pad Control Register, offset: 0x590 */
DECL|SW_PAD_CTL_PAD_SD2_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD2_DATA3; /**< Pad Control Register, offset: 0x594 */
DECL|SW_PAD_CTL_PAD_SD3_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_CLK; /**< Pad Control Register, offset: 0x598 */
DECL|SW_PAD_CTL_PAD_SD3_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_CMD; /**< Pad Control Register, offset: 0x59C */
DECL|SW_PAD_CTL_PAD_SD3_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA0; /**< Pad Control Register, offset: 0x5A0 */
DECL|SW_PAD_CTL_PAD_SD3_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA1; /**< Pad Control Register, offset: 0x5A4 */
DECL|SW_PAD_CTL_PAD_SD3_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA2; /**< Pad Control Register, offset: 0x5A8 */
DECL|SW_PAD_CTL_PAD_SD3_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA3; /**< Pad Control Register, offset: 0x5AC */
DECL|SW_PAD_CTL_PAD_SD3_DATA4|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA4; /**< Pad Control Register, offset: 0x5B0 */
DECL|SW_PAD_CTL_PAD_SD3_DATA5|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA5; /**< Pad Control Register, offset: 0x5B4 */
DECL|SW_PAD_CTL_PAD_SD3_DATA6|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA6; /**< Pad Control Register, offset: 0x5B8 */
DECL|SW_PAD_CTL_PAD_SD3_DATA7|member|__IO uint32_t SW_PAD_CTL_PAD_SD3_DATA7; /**< Pad Control Register, offset: 0x5BC */
DECL|SW_PAD_CTL_PAD_SD4_CLK|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_CLK; /**< Pad Control Register, offset: 0x5C0 */
DECL|SW_PAD_CTL_PAD_SD4_CMD|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_CMD; /**< Pad Control Register, offset: 0x5C4 */
DECL|SW_PAD_CTL_PAD_SD4_DATA0|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA0; /**< Pad Control Register, offset: 0x5C8 */
DECL|SW_PAD_CTL_PAD_SD4_DATA1|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA1; /**< Pad Control Register, offset: 0x5CC */
DECL|SW_PAD_CTL_PAD_SD4_DATA2|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA2; /**< Pad Control Register, offset: 0x5D0 */
DECL|SW_PAD_CTL_PAD_SD4_DATA3|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA3; /**< Pad Control Register, offset: 0x5D4 */
DECL|SW_PAD_CTL_PAD_SD4_DATA4|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA4; /**< Pad Control Register, offset: 0x5D8 */
DECL|SW_PAD_CTL_PAD_SD4_DATA5|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA5; /**< Pad Control Register, offset: 0x5DC */
DECL|SW_PAD_CTL_PAD_SD4_DATA6|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA6; /**< Pad Control Register, offset: 0x5E0 */
DECL|SW_PAD_CTL_PAD_SD4_DATA7|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_DATA7; /**< Pad Control Register, offset: 0x5E4 */
DECL|SW_PAD_CTL_PAD_SD4_RESET_B|member|__IO uint32_t SW_PAD_CTL_PAD_SD4_RESET_B; /**< Pad Control Register, offset: 0x5E8 */
DECL|SW_PAD_CTL_PAD_USB_H_DATA|member|__IO uint32_t SW_PAD_CTL_PAD_USB_H_DATA; /**< Pad Control Register, offset: 0x5EC */
DECL|SW_PAD_CTL_PAD_USB_H_STROBE|member|__IO uint32_t SW_PAD_CTL_PAD_USB_H_STROBE; /**< Pad Control Register, offset: 0x5F0 */
DECL|SW_STICKY|member|__IO uint32_t SW_STICKY; /**< Sticky bit Register, offset: 0x50 */
DECL|SYNC_DELAY|member|__IO uint32_t SYNC_DELAY; /**< LCD working insync mode with CSI for VSYNC delay, offset: 0x260 */
DECL|SYS_CTRL|member|__IO uint32_t SYS_CTRL; /**< System Control, offset: 0x2C */
DECL|SysTick_IRQn|enumerator|SysTick_IRQn = -1, /**< Cortex-M4 System Tick Interrupt */
DECL|TACC|member|__IO uint32_t TACC; /**< Transmit Accelerator Function Configuration, offset: 0x1C0 */
DECL|TAEM|member|__IO uint32_t TAEM; /**< Transmit FIFO Almost Empty Threshold, offset: 0x1A4 */
DECL|TAFL|member|__IO uint32_t TAFL; /**< Transmit FIFO Almost Full Threshold, offset: 0x1A8 */
DECL|TBDR|member|__IO uint32_t TBDR; /**< TX Buffer Data Register, offset: 0x154 */
DECL|TBSR|member|__I uint32_t TBSR; /**< TX Buffer Status Register, offset: 0x150 */
DECL|TB|member|__I uint32_t TB; /**< OnCE Trace Buffer,offset: 0x19 */
DECL|TB|member|} TB;
DECL|TCCR|member|__IO uint32_t TCCR; /**< Timer Compare Capture Register, array offset: 0x60C, array step: 0x8 */
DECL|TCCR|member|__IO uint32_t TCCR; /**< Transmit Clock Control Register, offset: 0xD8 */
DECL|TCR1|member|__IO uint32_t TCR1; /**< SAI Transmit Configuration 1 Register, offset: 0x4 */
DECL|TCR2|member|__IO uint32_t TCR2; /**< SAI Transmit Configuration 2 Register, offset: 0x8 */
DECL|TCR3|member|__IO uint32_t TCR3; /**< SAI Transmit Configuration 3 Register, offset: 0xC */
DECL|TCR4|member|__IO uint32_t TCR4; /**< SAI Transmit Configuration 4 Register, offset: 0x10 */
DECL|TCR5|member|__IO uint32_t TCR5; /**< SAI Transmit Configuration 5 Register, offset: 0x14 */
DECL|TCR|member|__IO uint32_t TCR; /**< Transmit Control Register, offset: 0xC4 */
DECL|TCR|member|__IO uint32_t TCR; /**< Transmit Control Register, offset: 0xD4 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< SAI Transmit Control Register, offset: 0x0 */
DECL|TCSR|member|__IO uint32_t TCSR; /**< Timer Control Status Register, array offset: 0x608, array step: 0x8 */
DECL|TC|member|} TC[4];
DECL|TDAR1|member|__IO uint32_t TDAR1; /**< Transmit Descriptor Active Register - Ring 1, offset: 0x1E4 */
DECL|TDAR2|member|__IO uint32_t TDAR2; /**< Transmit Descriptor Active Register - Ring 2, offset: 0x1EC */
DECL|TDAR|member|__IO uint32_t TDAR; /**< Transmit Descriptor Active Register, offset: 0x14 */
DECL|TDR|member|__O uint32_t TDR[1]; /**< SAI Transmit Data Register, array offset: 0x20, array step: 0x4 */
DECL|TDSR1|member|__IO uint32_t TDSR1; /**< Transmit Buffer Descriptor Ring 1 Start Register, offset: 0x164 */
DECL|TDSR2|member|__IO uint32_t TDSR2; /**< Transmit Buffer Descriptor Ring 2 Start Register, offset: 0x170 */
DECL|TDSR|member|__IO uint32_t TDSR; /**< Transmit Buffer Descriptor Ring , offset: 0x184 */
DECL|TEMPMON_BASE_ADDRS|macro|TEMPMON_BASE_ADDRS
DECL|TEMPMON_BASE_PTRS|macro|TEMPMON_BASE_PTRS
DECL|TEMPMON_BASE_PTR|macro|TEMPMON_BASE_PTR
DECL|TEMPMON_BASE|macro|TEMPMON_BASE
DECL|TEMPMON_MemMapPtr|typedef|} TEMPMON_Type, *TEMPMON_MemMapPtr;
DECL|TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_CLR_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_CLR_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_REG|macro|TEMPMON_TEMPSENSE0_CLR_REG
DECL|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_CLR_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_CLR|macro|TEMPMON_TEMPSENSE0_CLR
DECL|TEMPMON_TEMPSENSE0_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_REG|macro|TEMPMON_TEMPSENSE0_REG
DECL|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_SET_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_SET_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_SET_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_REG|macro|TEMPMON_TEMPSENSE0_SET_REG
DECL|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_SET_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_SET_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_SET_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_SET|macro|TEMPMON_TEMPSENSE0_SET
DECL|TEMPMON_TEMPSENSE0_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE|macro|TEMPMON_TEMPSENSE0_TOG_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK|macro|TEMPMON_TEMPSENSE0_TOG_FINISHED_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_FINISHED_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK|macro|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_MEASURE_TEMP_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK|macro|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_POWER_DOWN_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_REG|macro|TEMPMON_TEMPSENSE0_TOG_REG
DECL|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK|macro|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_MASK
DECL|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT|macro|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT_SHIFT
DECL|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT|macro|TEMPMON_TEMPSENSE0_TOG_TEMP_CNT
DECL|TEMPMON_TEMPSENSE0_TOG|macro|TEMPMON_TEMPSENSE0_TOG
DECL|TEMPMON_TEMPSENSE0|macro|TEMPMON_TEMPSENSE0
DECL|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_CLR_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_CLR_REG|macro|TEMPMON_TEMPSENSE1_CLR_REG
DECL|TEMPMON_TEMPSENSE1_CLR|macro|TEMPMON_TEMPSENSE1_CLR
DECL|TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_REG|macro|TEMPMON_TEMPSENSE1_REG
DECL|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_SET_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_SET_REG|macro|TEMPMON_TEMPSENSE1_SET_REG
DECL|TEMPMON_TEMPSENSE1_SET|macro|TEMPMON_TEMPSENSE1_SET
DECL|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK|macro|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_MASK
DECL|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT|macro|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ_SHIFT
DECL|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ|macro|TEMPMON_TEMPSENSE1_TOG_MEASURE_FREQ
DECL|TEMPMON_TEMPSENSE1_TOG_REG|macro|TEMPMON_TEMPSENSE1_TOG_REG
DECL|TEMPMON_TEMPSENSE1_TOG|macro|TEMPMON_TEMPSENSE1_TOG
DECL|TEMPMON_TEMPSENSE1|macro|TEMPMON_TEMPSENSE1
DECL|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_CLR_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_CLR_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_CLR_REG|macro|TEMPMON_TEMPSENSE2_CLR_REG
DECL|TEMPMON_TEMPSENSE2_CLR|macro|TEMPMON_TEMPSENSE2_CLR
DECL|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_REG|macro|TEMPMON_TEMPSENSE2_REG
DECL|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_SET_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_SET_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_SET_REG|macro|TEMPMON_TEMPSENSE2_SET_REG
DECL|TEMPMON_TEMPSENSE2_SET|macro|TEMPMON_TEMPSENSE2_SET
DECL|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_TOG_LOW_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK|macro|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_MASK
DECL|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT|macro|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE_SHIFT
DECL|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE|macro|TEMPMON_TEMPSENSE2_TOG_PANIC_ALARM_VALUE
DECL|TEMPMON_TEMPSENSE2_TOG_REG|macro|TEMPMON_TEMPSENSE2_TOG_REG
DECL|TEMPMON_TEMPSENSE2_TOG|macro|TEMPMON_TEMPSENSE2_TOG
DECL|TEMPMON_TEMPSENSE2|macro|TEMPMON_TEMPSENSE2
DECL|TEMPMON_Type|typedef|} TEMPMON_Type, *TEMPMON_MemMapPtr;
DECL|TEMPMON|macro|TEMPMON
DECL|TEMPSENSE0_CLR|member|__IO uint32_t TEMPSENSE0_CLR; /**< Tempsensor Control Register 0, offset: 0x188 */
DECL|TEMPSENSE0_SET|member|__IO uint32_t TEMPSENSE0_SET; /**< Tempsensor Control Register 0, offset: 0x184 */
DECL|TEMPSENSE0_TOG|member|__IO uint32_t TEMPSENSE0_TOG; /**< Tempsensor Control Register 0, offset: 0x18C */
DECL|TEMPSENSE0|member|__IO uint32_t TEMPSENSE0; /**< Tempsensor Control Register 0, offset: 0x180 */
DECL|TEMPSENSE1_CLR|member|__IO uint32_t TEMPSENSE1_CLR; /**< Tempsensor Control Register 1, offset: 0x198 */
DECL|TEMPSENSE1_SET|member|__IO uint32_t TEMPSENSE1_SET; /**< Tempsensor Control Register 1, offset: 0x194 */
DECL|TEMPSENSE1_TOG|member|__IO uint32_t TEMPSENSE1_TOG; /**< Tempsensor Control Register 1, offset: 0x19C */
DECL|TEMPSENSE1|member|__IO uint32_t TEMPSENSE1; /**< Tempsensor Control Register 1, offset: 0x190 */
DECL|TEMPSENSE2_CLR|member|__IO uint32_t TEMPSENSE2_CLR; /**< Tempsensor Control Register 2, offset: 0x298 */
DECL|TEMPSENSE2_SET|member|__IO uint32_t TEMPSENSE2_SET; /**< Tempsensor Control Register 2, offset: 0x294 */
DECL|TEMPSENSE2_TOG|member|__IO uint32_t TEMPSENSE2_TOG; /**< Tempsensor Control Register 2, offset: 0x29C */
DECL|TEMPSENSE2|member|__IO uint32_t TEMPSENSE2; /**< Tempsensor Control Register 2, offset: 0x290 */
DECL|TESTREG|member|__IO uint32_t TESTREG; /**< Test Control Register, offset: 0x20 */
DECL|TFCR|member|__IO uint32_t TFCR; /**< Transmit FIFO Configuration Register, offset: 0x10 */
DECL|TFR|member|__I uint32_t TFR[1]; /**< SAI Transmit FIFO Register, array offset: 0x40, array step: 0x4 */
DECL|TFSR|member|__I uint32_t TFSR; /**< Transmit FIFO Status Register, offset: 0x14 */
DECL|TFWR|member|__IO uint32_t TFWR; /**< Transmit FIFO Watermark Register, offset: 0x144 */
DECL|TGSR|member|__IO uint32_t TGSR; /**< Timer Global Status Register, offset: 0x604 */
DECL|THRES|member|__IO uint32_t THRES; /**< eLCDIF Threshold Register, offset: 0x200 */
DECL|THRS|member|__IO uint32_t THRS; /**< DVFS Thresholds, offset: 0x0 */
DECL|TIMER|member|__IO uint32_t TIMER; /**< Free Running Timer Register, offset: 0x8 */
DECL|TIMING0|member|__IO uint32_t TIMING0; /**< GPMI Timing Register 0 Description, offset: 0x70 */
DECL|TIMING1|member|__IO uint32_t TIMING1; /**< GPMI Timing Register 1 Description, offset: 0x80 */
DECL|TIMING2|member|__IO uint32_t TIMING2; /**< GPMI Timing Register 2 Description, offset: 0x90 */
DECL|TIMING|member|__IO uint32_t TIMING; /**< LCD Interface Timing Register, offset: 0x60 */
DECL|TIMING|member|__IO uint32_t TIMING; /**< OTP Controller Timing Register, offset: 0x10 */
DECL|TIPG|member|__IO uint32_t TIPG; /**< Transmit Inter-Packet Gap, offset: 0x1AC */
DECL|TMR|member|__IO uint32_t TMR; /**< SAI Transmit Mask Register, offset: 0x60 */
DECL|TRANSFER_COUNT|member|__IO uint32_t TRANSFER_COUNT; /**< eLCDIF Horizontal and Vertical Valid Data Count Register, offset: 0x30 */
DECL|TR|member|__IO uint32_t TR[4]; /**< Processor B Transmit Register 0, array offset: 0x0, array step: 0x4 */
DECL|TSEM|member|__IO uint32_t TSEM; /**< Transmit FIFO Section Empty Threshold, offset: 0x1A0 */
DECL|TSMA|member|__IO uint32_t TSMA; /**< Transmit Slot Mask Register A, offset: 0xE4 */
DECL|TSMB|member|__IO uint32_t TSMB; /**< Transmit Slot Mask Register B, offset: 0xE8 */
DECL|TSR|member|__O uint32_t TSR; /**< ESAI Transmit Slot Register, offset: 0x98 */
DECL|TUNING_CTRL|member|__IO uint32_t TUNING_CTRL; /**< Tuning Control Register, offset: 0xCC */
DECL|TXDATA|member|__O uint32_t TXDATA; /**< Transmit Data Register, offset: 0x4 */
DECL|TXIC|member|__IO uint32_t TXIC[3]; /**< Transmit Interrupt Coalescing Register, array offset: 0xF0, array step: 0x4 */
DECL|TX_CLR|member|__IO uint32_t TX_CLR; /**< USB PHY Transmitter Control Register, offset: 0x18 */
DECL|TX_SET|member|__IO uint32_t TX_SET; /**< USB PHY Transmitter Control Register, offset: 0x14 */
DECL|TX_TOG|member|__IO uint32_t TX_TOG; /**< USB PHY Transmitter Control Register, offset: 0x1C */
DECL|TX|member|__IO uint32_t TX; /**< USB PHY Transmitter Control Register, offset: 0x10 */
DECL|TX|member|__O uint32_t TX[6]; /**< Transmit Data Register n, array offset: 0x80, array step: 0x4 */
DECL|TZASC_IRQn|enumerator|TZASC_IRQn = 108, /**< TZASC (PL380) interrupt request. */
DECL|Temperature_Monitor_IRQn|enumerator|Temperature_Monitor_IRQn = 49, /**< Temperature Sensor (temp. greater than threshold) interrupt request. */
DECL|UART1_BASE_PTR|macro|UART1_BASE_PTR
DECL|UART1_BASE|macro|UART1_BASE
DECL|UART1_IPP_UART_RTS_B_SELECT_INPUT|member|__IO uint32_t UART1_IPP_UART_RTS_B_SELECT_INPUT; /**< Select Input Register, offset: 0x82C */
DECL|UART1_IPP_UART_RXD_MUX_SELECT_INPUT|member|__IO uint32_t UART1_IPP_UART_RXD_MUX_SELECT_INPUT; /**< Select Input Register, offset: 0x830 */
DECL|UART1_IRQn|enumerator|UART1_IRQn = 26, /**< UART1 interrupt request. */
DECL|UART1_ONEMS|macro|UART1_ONEMS
DECL|UART1_UBIR|macro|UART1_UBIR
DECL|UART1_UBMR|macro|UART1_UBMR
DECL|UART1_UBRC|macro|UART1_UBRC
DECL|UART1_UCR1|macro|UART1_UCR1
DECL|UART1_UCR2|macro|UART1_UCR2
DECL|UART1_UCR3|macro|UART1_UCR3
DECL|UART1_UCR4|macro|UART1_UCR4
DECL|UART1_UESC|macro|UART1_UESC
DECL|UART1_UFCR|macro|UART1_UFCR
DECL|UART1_UMCR|macro|UART1_UMCR
DECL|UART1_URXD|macro|UART1_URXD
DECL|UART1_USR1|macro|UART1_USR1
DECL|UART1_USR2|macro|UART1_USR2
DECL|UART1_UTIM|macro|UART1_UTIM
DECL|UART1_UTS|macro|UART1_UTS
DECL|UART1_UTXD|macro|UART1_UTXD
DECL|UART1|macro|UART1
DECL|UART2_BASE_PTR|macro|UART2_BASE_PTR
DECL|UART2_BASE|macro|UART2_BASE
DECL|UART2_IPP_UART_RTS_B_SELECT_INPUT|member|__IO uint32_t UART2_IPP_UART_RTS_B_SELECT_INPUT; /**< Select Input Register, offset: 0x834 */
DECL|UART2_IPP_UART_RXD_MUX_SELECT_INPUT|member|__IO uint32_t UART2_IPP_UART_RXD_MUX_SELECT_INPUT; /**< Select Input Register, offset: 0x838 */
DECL|UART2_IRQn|enumerator|UART2_IRQn = 27, /**< UART2 interrupt request. */
DECL|UART2_ONEMS|macro|UART2_ONEMS
DECL|UART2_UBIR|macro|UART2_UBIR
DECL|UART2_UBMR|macro|UART2_UBMR
DECL|UART2_UBRC|macro|UART2_UBRC
DECL|UART2_UCR1|macro|UART2_UCR1
DECL|UART2_UCR2|macro|UART2_UCR2
DECL|UART2_UCR3|macro|UART2_UCR3
DECL|UART2_UCR4|macro|UART2_UCR4
DECL|UART2_UESC|macro|UART2_UESC
DECL|UART2_UFCR|macro|UART2_UFCR
DECL|UART2_UMCR|macro|UART2_UMCR
DECL|UART2_URXD|macro|UART2_URXD
DECL|UART2_USR1|macro|UART2_USR1
DECL|UART2_USR2|macro|UART2_USR2
DECL|UART2_UTIM|macro|UART2_UTIM
DECL|UART2_UTS|macro|UART2_UTS
DECL|UART2_UTXD|macro|UART2_UTXD
DECL|UART2|macro|UART2
DECL|UART3_BASE_PTR|macro|UART3_BASE_PTR
DECL|UART3_BASE|macro|UART3_BASE
DECL|UART3_IPP_UART_RTS_B_SELECT_INPUT|member|__IO uint32_t UART3_IPP_UART_RTS_B_SELECT_INPUT; /**< Select Input Register, offset: 0x83C */
DECL|UART3_IPP_UART_RXD_MUX_SELECT_INPUT|member|__IO uint32_t UART3_IPP_UART_RXD_MUX_SELECT_INPUT; /**< Select Input Register, offset: 0x840 */
DECL|UART3_IRQn|enumerator|UART3_IRQn = 28, /**< UART3 interrupt request. */
DECL|UART3_ONEMS|macro|UART3_ONEMS
DECL|UART3_UBIR|macro|UART3_UBIR
DECL|UART3_UBMR|macro|UART3_UBMR
DECL|UART3_UBRC|macro|UART3_UBRC
DECL|UART3_UCR1|macro|UART3_UCR1
DECL|UART3_UCR2|macro|UART3_UCR2
DECL|UART3_UCR3|macro|UART3_UCR3
DECL|UART3_UCR4|macro|UART3_UCR4
DECL|UART3_UESC|macro|UART3_UESC
DECL|UART3_UFCR|macro|UART3_UFCR
DECL|UART3_UMCR|macro|UART3_UMCR
DECL|UART3_URXD|macro|UART3_URXD
DECL|UART3_USR1|macro|UART3_USR1
DECL|UART3_USR2|macro|UART3_USR2
DECL|UART3_UTIM|macro|UART3_UTIM
DECL|UART3_UTS|macro|UART3_UTS
DECL|UART3_UTXD|macro|UART3_UTXD
DECL|UART3|macro|UART3
DECL|UART4_BASE_PTR|macro|UART4_BASE_PTR
DECL|UART4_BASE|macro|UART4_BASE
DECL|UART4_IPP_UART_RTS_B_SELECT_INPUT|member|__IO uint32_t UART4_IPP_UART_RTS_B_SELECT_INPUT; /**< Select Input Register, offset: 0x844 */
DECL|UART4_IPP_UART_RXD_MUX_SELECT_INPUT|member|__IO uint32_t UART4_IPP_UART_RXD_MUX_SELECT_INPUT; /**< Select Input Register, offset: 0x848 */
DECL|UART4_IRQn|enumerator|UART4_IRQn = 29, /**< UART4 interrupt request. */
DECL|UART4_ONEMS|macro|UART4_ONEMS
DECL|UART4_UBIR|macro|UART4_UBIR
DECL|UART4_UBMR|macro|UART4_UBMR
DECL|UART4_UBRC|macro|UART4_UBRC
DECL|UART4_UCR1|macro|UART4_UCR1
DECL|UART4_UCR2|macro|UART4_UCR2
DECL|UART4_UCR3|macro|UART4_UCR3
DECL|UART4_UCR4|macro|UART4_UCR4
DECL|UART4_UESC|macro|UART4_UESC
DECL|UART4_UFCR|macro|UART4_UFCR
DECL|UART4_UMCR|macro|UART4_UMCR
DECL|UART4_URXD|macro|UART4_URXD
DECL|UART4_USR1|macro|UART4_USR1
DECL|UART4_USR2|macro|UART4_USR2
DECL|UART4_UTIM|macro|UART4_UTIM
DECL|UART4_UTS|macro|UART4_UTS
DECL|UART4_UTXD|macro|UART4_UTXD
DECL|UART4|macro|UART4
DECL|UART5_BASE_PTR|macro|UART5_BASE_PTR
DECL|UART5_BASE|macro|UART5_BASE
DECL|UART5_IPP_UART_RTS_B_SELECT_INPUT|member|__IO uint32_t UART5_IPP_UART_RTS_B_SELECT_INPUT; /**< Select Input Register, offset: 0x84C */
DECL|UART5_IPP_UART_RXD_MUX_SELECT_INPUT|member|__IO uint32_t UART5_IPP_UART_RXD_MUX_SELECT_INPUT; /**< Select Input Register, offset: 0x850 */
DECL|UART5_IRQn|enumerator|UART5_IRQn = 30, /**< UART5 interrupt request. */
DECL|UART5_ONEMS|macro|UART5_ONEMS
DECL|UART5_UBIR|macro|UART5_UBIR
DECL|UART5_UBMR|macro|UART5_UBMR
DECL|UART5_UBRC|macro|UART5_UBRC
DECL|UART5_UCR1|macro|UART5_UCR1
DECL|UART5_UCR2|macro|UART5_UCR2
DECL|UART5_UCR3|macro|UART5_UCR3
DECL|UART5_UCR4|macro|UART5_UCR4
DECL|UART5_UESC|macro|UART5_UESC
DECL|UART5_UFCR|macro|UART5_UFCR
DECL|UART5_UMCR|macro|UART5_UMCR
DECL|UART5_URXD|macro|UART5_URXD
DECL|UART5_USR1|macro|UART5_USR1
DECL|UART5_USR2|macro|UART5_USR2
DECL|UART5_UTIM|macro|UART5_UTIM
DECL|UART5_UTS|macro|UART5_UTS
DECL|UART5_UTXD|macro|UART5_UTXD
DECL|UART5|macro|UART5
DECL|UART6_BASE_PTR|macro|UART6_BASE_PTR
DECL|UART6_BASE|macro|UART6_BASE
DECL|UART6_IPP_UART_RTS_B_SELECT_INPUT|member|__IO uint32_t UART6_IPP_UART_RTS_B_SELECT_INPUT; /**< Select Input Register, offset: 0x854 */
DECL|UART6_IPP_UART_RXD_MUX_SELECT_INPUT|member|__IO uint32_t UART6_IPP_UART_RXD_MUX_SELECT_INPUT; /**< Select Input Register, offset: 0x858 */
DECL|UART6_IRQn|enumerator|UART6_IRQn = 17, /**< UART6 interrupt request. */
DECL|UART6_ONEMS|macro|UART6_ONEMS
DECL|UART6_UBIR|macro|UART6_UBIR
DECL|UART6_UBMR|macro|UART6_UBMR
DECL|UART6_UBRC|macro|UART6_UBRC
DECL|UART6_UCR1|macro|UART6_UCR1
DECL|UART6_UCR2|macro|UART6_UCR2
DECL|UART6_UCR3|macro|UART6_UCR3
DECL|UART6_UCR4|macro|UART6_UCR4
DECL|UART6_UESC|macro|UART6_UESC
DECL|UART6_UFCR|macro|UART6_UFCR
DECL|UART6_UMCR|macro|UART6_UMCR
DECL|UART6_URXD|macro|UART6_URXD
DECL|UART6_USR1|macro|UART6_USR1
DECL|UART6_USR2|macro|UART6_USR2
DECL|UART6_UTIM|macro|UART6_UTIM
DECL|UART6_UTS|macro|UART6_UTS
DECL|UART6_UTXD|macro|UART6_UTXD
DECL|UART6|macro|UART6
DECL|UART_BASE_ADDRS|macro|UART_BASE_ADDRS
DECL|UART_BASE_PTRS|macro|UART_BASE_PTRS
DECL|UART_IRQS|macro|UART_IRQS
DECL|UART_MemMapPtr|typedef|} UART_Type, *UART_MemMapPtr;
DECL|UART_ONEMS_ONEMS_MASK|macro|UART_ONEMS_ONEMS_MASK
DECL|UART_ONEMS_ONEMS_SHIFT|macro|UART_ONEMS_ONEMS_SHIFT
DECL|UART_ONEMS_ONEMS|macro|UART_ONEMS_ONEMS
DECL|UART_ONEMS_REG|macro|UART_ONEMS_REG
DECL|UART_Type|typedef|} UART_Type, *UART_MemMapPtr;
DECL|UART_UBIR_INC_MASK|macro|UART_UBIR_INC_MASK
DECL|UART_UBIR_INC_SHIFT|macro|UART_UBIR_INC_SHIFT
DECL|UART_UBIR_INC|macro|UART_UBIR_INC
DECL|UART_UBIR_REG|macro|UART_UBIR_REG
DECL|UART_UBMR_MOD_MASK|macro|UART_UBMR_MOD_MASK
DECL|UART_UBMR_MOD_SHIFT|macro|UART_UBMR_MOD_SHIFT
DECL|UART_UBMR_MOD|macro|UART_UBMR_MOD
DECL|UART_UBMR_REG|macro|UART_UBMR_REG
DECL|UART_UBRC_BCNT_MASK|macro|UART_UBRC_BCNT_MASK
DECL|UART_UBRC_BCNT_SHIFT|macro|UART_UBRC_BCNT_SHIFT
DECL|UART_UBRC_BCNT|macro|UART_UBRC_BCNT
DECL|UART_UBRC_REG|macro|UART_UBRC_REG
DECL|UART_UCR1_ADBR_MASK|macro|UART_UCR1_ADBR_MASK
DECL|UART_UCR1_ADBR_SHIFT|macro|UART_UCR1_ADBR_SHIFT
DECL|UART_UCR1_ADEN_MASK|macro|UART_UCR1_ADEN_MASK
DECL|UART_UCR1_ADEN_SHIFT|macro|UART_UCR1_ADEN_SHIFT
DECL|UART_UCR1_ATDMAEN_MASK|macro|UART_UCR1_ATDMAEN_MASK
DECL|UART_UCR1_ATDMAEN_SHIFT|macro|UART_UCR1_ATDMAEN_SHIFT
DECL|UART_UCR1_DOZE_MASK|macro|UART_UCR1_DOZE_MASK
DECL|UART_UCR1_DOZE_SHIFT|macro|UART_UCR1_DOZE_SHIFT
DECL|UART_UCR1_ICD_MASK|macro|UART_UCR1_ICD_MASK
DECL|UART_UCR1_ICD_SHIFT|macro|UART_UCR1_ICD_SHIFT
DECL|UART_UCR1_ICD|macro|UART_UCR1_ICD
DECL|UART_UCR1_IDEN_MASK|macro|UART_UCR1_IDEN_MASK
DECL|UART_UCR1_IDEN_SHIFT|macro|UART_UCR1_IDEN_SHIFT
DECL|UART_UCR1_IREN_MASK|macro|UART_UCR1_IREN_MASK
DECL|UART_UCR1_IREN_SHIFT|macro|UART_UCR1_IREN_SHIFT
DECL|UART_UCR1_REG|macro|UART_UCR1_REG
DECL|UART_UCR1_RRDYEN_MASK|macro|UART_UCR1_RRDYEN_MASK
DECL|UART_UCR1_RRDYEN_SHIFT|macro|UART_UCR1_RRDYEN_SHIFT
DECL|UART_UCR1_RTSDEN_MASK|macro|UART_UCR1_RTSDEN_MASK
DECL|UART_UCR1_RTSDEN_SHIFT|macro|UART_UCR1_RTSDEN_SHIFT
DECL|UART_UCR1_RXDMAEN_MASK|macro|UART_UCR1_RXDMAEN_MASK
DECL|UART_UCR1_RXDMAEN_SHIFT|macro|UART_UCR1_RXDMAEN_SHIFT
DECL|UART_UCR1_SNDBRK_MASK|macro|UART_UCR1_SNDBRK_MASK
DECL|UART_UCR1_SNDBRK_SHIFT|macro|UART_UCR1_SNDBRK_SHIFT
DECL|UART_UCR1_TRDYEN_MASK|macro|UART_UCR1_TRDYEN_MASK
DECL|UART_UCR1_TRDYEN_SHIFT|macro|UART_UCR1_TRDYEN_SHIFT
DECL|UART_UCR1_TXDMAEN_MASK|macro|UART_UCR1_TXDMAEN_MASK
DECL|UART_UCR1_TXDMAEN_SHIFT|macro|UART_UCR1_TXDMAEN_SHIFT
DECL|UART_UCR1_TXMPTYEN_MASK|macro|UART_UCR1_TXMPTYEN_MASK
DECL|UART_UCR1_TXMPTYEN_SHIFT|macro|UART_UCR1_TXMPTYEN_SHIFT
DECL|UART_UCR1_UARTEN_MASK|macro|UART_UCR1_UARTEN_MASK
DECL|UART_UCR1_UARTEN_SHIFT|macro|UART_UCR1_UARTEN_SHIFT
DECL|UART_UCR2_ATEN_MASK|macro|UART_UCR2_ATEN_MASK
DECL|UART_UCR2_ATEN_SHIFT|macro|UART_UCR2_ATEN_SHIFT
DECL|UART_UCR2_CTSC_MASK|macro|UART_UCR2_CTSC_MASK
DECL|UART_UCR2_CTSC_SHIFT|macro|UART_UCR2_CTSC_SHIFT
DECL|UART_UCR2_CTS_MASK|macro|UART_UCR2_CTS_MASK
DECL|UART_UCR2_CTS_SHIFT|macro|UART_UCR2_CTS_SHIFT
DECL|UART_UCR2_ESCEN_MASK|macro|UART_UCR2_ESCEN_MASK
DECL|UART_UCR2_ESCEN_SHIFT|macro|UART_UCR2_ESCEN_SHIFT
DECL|UART_UCR2_ESCI_MASK|macro|UART_UCR2_ESCI_MASK
DECL|UART_UCR2_ESCI_SHIFT|macro|UART_UCR2_ESCI_SHIFT
DECL|UART_UCR2_IRTS_MASK|macro|UART_UCR2_IRTS_MASK
DECL|UART_UCR2_IRTS_SHIFT|macro|UART_UCR2_IRTS_SHIFT
DECL|UART_UCR2_PREN_MASK|macro|UART_UCR2_PREN_MASK
DECL|UART_UCR2_PREN_SHIFT|macro|UART_UCR2_PREN_SHIFT
DECL|UART_UCR2_PROE_MASK|macro|UART_UCR2_PROE_MASK
DECL|UART_UCR2_PROE_SHIFT|macro|UART_UCR2_PROE_SHIFT
DECL|UART_UCR2_REG|macro|UART_UCR2_REG
DECL|UART_UCR2_RTEC_MASK|macro|UART_UCR2_RTEC_MASK
DECL|UART_UCR2_RTEC_SHIFT|macro|UART_UCR2_RTEC_SHIFT
DECL|UART_UCR2_RTEC|macro|UART_UCR2_RTEC
DECL|UART_UCR2_RTSEN_MASK|macro|UART_UCR2_RTSEN_MASK
DECL|UART_UCR2_RTSEN_SHIFT|macro|UART_UCR2_RTSEN_SHIFT
DECL|UART_UCR2_RXEN_MASK|macro|UART_UCR2_RXEN_MASK
DECL|UART_UCR2_RXEN_SHIFT|macro|UART_UCR2_RXEN_SHIFT
DECL|UART_UCR2_SRST_MASK|macro|UART_UCR2_SRST_MASK
DECL|UART_UCR2_SRST_SHIFT|macro|UART_UCR2_SRST_SHIFT
DECL|UART_UCR2_STPB_MASK|macro|UART_UCR2_STPB_MASK
DECL|UART_UCR2_STPB_SHIFT|macro|UART_UCR2_STPB_SHIFT
DECL|UART_UCR2_TXEN_MASK|macro|UART_UCR2_TXEN_MASK
DECL|UART_UCR2_TXEN_SHIFT|macro|UART_UCR2_TXEN_SHIFT
DECL|UART_UCR2_WS_MASK|macro|UART_UCR2_WS_MASK
DECL|UART_UCR2_WS_SHIFT|macro|UART_UCR2_WS_SHIFT
DECL|UART_UCR3_ACIEN_MASK|macro|UART_UCR3_ACIEN_MASK
DECL|UART_UCR3_ACIEN_SHIFT|macro|UART_UCR3_ACIEN_SHIFT
DECL|UART_UCR3_ADNIMP_MASK|macro|UART_UCR3_ADNIMP_MASK
DECL|UART_UCR3_ADNIMP_SHIFT|macro|UART_UCR3_ADNIMP_SHIFT
DECL|UART_UCR3_AIRINTEN_MASK|macro|UART_UCR3_AIRINTEN_MASK
DECL|UART_UCR3_AIRINTEN_SHIFT|macro|UART_UCR3_AIRINTEN_SHIFT
DECL|UART_UCR3_AWAKEN_MASK|macro|UART_UCR3_AWAKEN_MASK
DECL|UART_UCR3_AWAKEN_SHIFT|macro|UART_UCR3_AWAKEN_SHIFT
DECL|UART_UCR3_DCD_MASK|macro|UART_UCR3_DCD_MASK
DECL|UART_UCR3_DCD_SHIFT|macro|UART_UCR3_DCD_SHIFT
DECL|UART_UCR3_DPEC_MASK|macro|UART_UCR3_DPEC_MASK
DECL|UART_UCR3_DPEC_SHIFT|macro|UART_UCR3_DPEC_SHIFT
DECL|UART_UCR3_DPEC|macro|UART_UCR3_DPEC
DECL|UART_UCR3_DSR_MASK|macro|UART_UCR3_DSR_MASK
DECL|UART_UCR3_DSR_SHIFT|macro|UART_UCR3_DSR_SHIFT
DECL|UART_UCR3_DTRDEN_MASK|macro|UART_UCR3_DTRDEN_MASK
DECL|UART_UCR3_DTRDEN_SHIFT|macro|UART_UCR3_DTRDEN_SHIFT
DECL|UART_UCR3_DTREN_MASK|macro|UART_UCR3_DTREN_MASK
DECL|UART_UCR3_DTREN_SHIFT|macro|UART_UCR3_DTREN_SHIFT
DECL|UART_UCR3_FRAERREN_MASK|macro|UART_UCR3_FRAERREN_MASK
DECL|UART_UCR3_FRAERREN_SHIFT|macro|UART_UCR3_FRAERREN_SHIFT
DECL|UART_UCR3_INVT_MASK|macro|UART_UCR3_INVT_MASK
DECL|UART_UCR3_INVT_SHIFT|macro|UART_UCR3_INVT_SHIFT
DECL|UART_UCR3_PARERREN_MASK|macro|UART_UCR3_PARERREN_MASK
DECL|UART_UCR3_PARERREN_SHIFT|macro|UART_UCR3_PARERREN_SHIFT
DECL|UART_UCR3_REG|macro|UART_UCR3_REG
DECL|UART_UCR3_RI_MASK|macro|UART_UCR3_RI_MASK
DECL|UART_UCR3_RI_SHIFT|macro|UART_UCR3_RI_SHIFT
DECL|UART_UCR3_RXDMUXSEL_MASK|macro|UART_UCR3_RXDMUXSEL_MASK
DECL|UART_UCR3_RXDMUXSEL_SHIFT|macro|UART_UCR3_RXDMUXSEL_SHIFT
DECL|UART_UCR3_RXDSEN_MASK|macro|UART_UCR3_RXDSEN_MASK
DECL|UART_UCR3_RXDSEN_SHIFT|macro|UART_UCR3_RXDSEN_SHIFT
DECL|UART_UCR4_BKEN_MASK|macro|UART_UCR4_BKEN_MASK
DECL|UART_UCR4_BKEN_SHIFT|macro|UART_UCR4_BKEN_SHIFT
DECL|UART_UCR4_CTSTL_MASK|macro|UART_UCR4_CTSTL_MASK
DECL|UART_UCR4_CTSTL_SHIFT|macro|UART_UCR4_CTSTL_SHIFT
DECL|UART_UCR4_CTSTL|macro|UART_UCR4_CTSTL
DECL|UART_UCR4_DREN_MASK|macro|UART_UCR4_DREN_MASK
DECL|UART_UCR4_DREN_SHIFT|macro|UART_UCR4_DREN_SHIFT
DECL|UART_UCR4_ENIRI_MASK|macro|UART_UCR4_ENIRI_MASK
DECL|UART_UCR4_ENIRI_SHIFT|macro|UART_UCR4_ENIRI_SHIFT
DECL|UART_UCR4_IDDMAEN_MASK|macro|UART_UCR4_IDDMAEN_MASK
DECL|UART_UCR4_IDDMAEN_SHIFT|macro|UART_UCR4_IDDMAEN_SHIFT
DECL|UART_UCR4_INVR_MASK|macro|UART_UCR4_INVR_MASK
DECL|UART_UCR4_INVR_SHIFT|macro|UART_UCR4_INVR_SHIFT
DECL|UART_UCR4_IRSC_MASK|macro|UART_UCR4_IRSC_MASK
DECL|UART_UCR4_IRSC_SHIFT|macro|UART_UCR4_IRSC_SHIFT
DECL|UART_UCR4_LPBYP_MASK|macro|UART_UCR4_LPBYP_MASK
DECL|UART_UCR4_LPBYP_SHIFT|macro|UART_UCR4_LPBYP_SHIFT
DECL|UART_UCR4_OREN_MASK|macro|UART_UCR4_OREN_MASK
DECL|UART_UCR4_OREN_SHIFT|macro|UART_UCR4_OREN_SHIFT
DECL|UART_UCR4_REG|macro|UART_UCR4_REG
DECL|UART_UCR4_TCEN_MASK|macro|UART_UCR4_TCEN_MASK
DECL|UART_UCR4_TCEN_SHIFT|macro|UART_UCR4_TCEN_SHIFT
DECL|UART_UCR4_WKEN_MASK|macro|UART_UCR4_WKEN_MASK
DECL|UART_UCR4_WKEN_SHIFT|macro|UART_UCR4_WKEN_SHIFT
DECL|UART_UESC_ESC_CHAR_MASK|macro|UART_UESC_ESC_CHAR_MASK
DECL|UART_UESC_ESC_CHAR_SHIFT|macro|UART_UESC_ESC_CHAR_SHIFT
DECL|UART_UESC_ESC_CHAR|macro|UART_UESC_ESC_CHAR
DECL|UART_UESC_REG|macro|UART_UESC_REG
DECL|UART_UFCR_DCEDTE_MASK|macro|UART_UFCR_DCEDTE_MASK
DECL|UART_UFCR_DCEDTE_SHIFT|macro|UART_UFCR_DCEDTE_SHIFT
DECL|UART_UFCR_REG|macro|UART_UFCR_REG
DECL|UART_UFCR_RFDIV_MASK|macro|UART_UFCR_RFDIV_MASK
DECL|UART_UFCR_RFDIV_SHIFT|macro|UART_UFCR_RFDIV_SHIFT
DECL|UART_UFCR_RFDIV|macro|UART_UFCR_RFDIV
DECL|UART_UFCR_RXTL_MASK|macro|UART_UFCR_RXTL_MASK
DECL|UART_UFCR_RXTL_SHIFT|macro|UART_UFCR_RXTL_SHIFT
DECL|UART_UFCR_RXTL|macro|UART_UFCR_RXTL
DECL|UART_UFCR_TXTL_MASK|macro|UART_UFCR_TXTL_MASK
DECL|UART_UFCR_TXTL_SHIFT|macro|UART_UFCR_TXTL_SHIFT
DECL|UART_UFCR_TXTL|macro|UART_UFCR_TXTL
DECL|UART_UMCR_MDEN_MASK|macro|UART_UMCR_MDEN_MASK
DECL|UART_UMCR_MDEN_SHIFT|macro|UART_UMCR_MDEN_SHIFT
DECL|UART_UMCR_REG|macro|UART_UMCR_REG
DECL|UART_UMCR_SADEN_MASK|macro|UART_UMCR_SADEN_MASK
DECL|UART_UMCR_SADEN_SHIFT|macro|UART_UMCR_SADEN_SHIFT
DECL|UART_UMCR_SLADDR_MASK|macro|UART_UMCR_SLADDR_MASK
DECL|UART_UMCR_SLADDR_SHIFT|macro|UART_UMCR_SLADDR_SHIFT
DECL|UART_UMCR_SLADDR|macro|UART_UMCR_SLADDR
DECL|UART_UMCR_SLAM_MASK|macro|UART_UMCR_SLAM_MASK
DECL|UART_UMCR_SLAM_SHIFT|macro|UART_UMCR_SLAM_SHIFT
DECL|UART_UMCR_TXB8_MASK|macro|UART_UMCR_TXB8_MASK
DECL|UART_UMCR_TXB8_SHIFT|macro|UART_UMCR_TXB8_SHIFT
DECL|UART_URXD_BRK_MASK|macro|UART_URXD_BRK_MASK
DECL|UART_URXD_BRK_SHIFT|macro|UART_URXD_BRK_SHIFT
DECL|UART_URXD_CHARRDY_MASK|macro|UART_URXD_CHARRDY_MASK
DECL|UART_URXD_CHARRDY_SHIFT|macro|UART_URXD_CHARRDY_SHIFT
DECL|UART_URXD_ERR_MASK|macro|UART_URXD_ERR_MASK
DECL|UART_URXD_ERR_SHIFT|macro|UART_URXD_ERR_SHIFT
DECL|UART_URXD_FRMERR_MASK|macro|UART_URXD_FRMERR_MASK
DECL|UART_URXD_FRMERR_SHIFT|macro|UART_URXD_FRMERR_SHIFT
DECL|UART_URXD_OVRRUN_MASK|macro|UART_URXD_OVRRUN_MASK
DECL|UART_URXD_OVRRUN_SHIFT|macro|UART_URXD_OVRRUN_SHIFT
DECL|UART_URXD_PRERR_MASK|macro|UART_URXD_PRERR_MASK
DECL|UART_URXD_PRERR_SHIFT|macro|UART_URXD_PRERR_SHIFT
DECL|UART_URXD_REG|macro|UART_URXD_REG
DECL|UART_URXD_RX_DATA_MASK|macro|UART_URXD_RX_DATA_MASK
DECL|UART_URXD_RX_DATA_SHIFT|macro|UART_URXD_RX_DATA_SHIFT
DECL|UART_URXD_RX_DATA|macro|UART_URXD_RX_DATA
DECL|UART_USR1_AGTIM_MASK|macro|UART_USR1_AGTIM_MASK
DECL|UART_USR1_AGTIM_SHIFT|macro|UART_USR1_AGTIM_SHIFT
DECL|UART_USR1_AIRINT_MASK|macro|UART_USR1_AIRINT_MASK
DECL|UART_USR1_AIRINT_SHIFT|macro|UART_USR1_AIRINT_SHIFT
DECL|UART_USR1_AWAKE_MASK|macro|UART_USR1_AWAKE_MASK
DECL|UART_USR1_AWAKE_SHIFT|macro|UART_USR1_AWAKE_SHIFT
DECL|UART_USR1_DTRD_MASK|macro|UART_USR1_DTRD_MASK
DECL|UART_USR1_DTRD_SHIFT|macro|UART_USR1_DTRD_SHIFT
DECL|UART_USR1_ESCF_MASK|macro|UART_USR1_ESCF_MASK
DECL|UART_USR1_ESCF_SHIFT|macro|UART_USR1_ESCF_SHIFT
DECL|UART_USR1_FRAMERR_MASK|macro|UART_USR1_FRAMERR_MASK
DECL|UART_USR1_FRAMERR_SHIFT|macro|UART_USR1_FRAMERR_SHIFT
DECL|UART_USR1_PARITYERR_MASK|macro|UART_USR1_PARITYERR_MASK
DECL|UART_USR1_PARITYERR_SHIFT|macro|UART_USR1_PARITYERR_SHIFT
DECL|UART_USR1_REG|macro|UART_USR1_REG
DECL|UART_USR1_RRDY_MASK|macro|UART_USR1_RRDY_MASK
DECL|UART_USR1_RRDY_SHIFT|macro|UART_USR1_RRDY_SHIFT
DECL|UART_USR1_RTSD_MASK|macro|UART_USR1_RTSD_MASK
DECL|UART_USR1_RTSD_SHIFT|macro|UART_USR1_RTSD_SHIFT
DECL|UART_USR1_RTSS_MASK|macro|UART_USR1_RTSS_MASK
DECL|UART_USR1_RTSS_SHIFT|macro|UART_USR1_RTSS_SHIFT
DECL|UART_USR1_RXDS_MASK|macro|UART_USR1_RXDS_MASK
DECL|UART_USR1_RXDS_SHIFT|macro|UART_USR1_RXDS_SHIFT
DECL|UART_USR1_SAD_MASK|macro|UART_USR1_SAD_MASK
DECL|UART_USR1_SAD_SHIFT|macro|UART_USR1_SAD_SHIFT
DECL|UART_USR1_TRDY_MASK|macro|UART_USR1_TRDY_MASK
DECL|UART_USR1_TRDY_SHIFT|macro|UART_USR1_TRDY_SHIFT
DECL|UART_USR2_ACST_MASK|macro|UART_USR2_ACST_MASK
DECL|UART_USR2_ACST_SHIFT|macro|UART_USR2_ACST_SHIFT
DECL|UART_USR2_ADET_MASK|macro|UART_USR2_ADET_MASK
DECL|UART_USR2_ADET_SHIFT|macro|UART_USR2_ADET_SHIFT
DECL|UART_USR2_BRCD_MASK|macro|UART_USR2_BRCD_MASK
DECL|UART_USR2_BRCD_SHIFT|macro|UART_USR2_BRCD_SHIFT
DECL|UART_USR2_DCDDELT_MASK|macro|UART_USR2_DCDDELT_MASK
DECL|UART_USR2_DCDDELT_SHIFT|macro|UART_USR2_DCDDELT_SHIFT
DECL|UART_USR2_DCDIN_MASK|macro|UART_USR2_DCDIN_MASK
DECL|UART_USR2_DCDIN_SHIFT|macro|UART_USR2_DCDIN_SHIFT
DECL|UART_USR2_DTRF_MASK|macro|UART_USR2_DTRF_MASK
DECL|UART_USR2_DTRF_SHIFT|macro|UART_USR2_DTRF_SHIFT
DECL|UART_USR2_IDLE_MASK|macro|UART_USR2_IDLE_MASK
DECL|UART_USR2_IDLE_SHIFT|macro|UART_USR2_IDLE_SHIFT
DECL|UART_USR2_IRINT_MASK|macro|UART_USR2_IRINT_MASK
DECL|UART_USR2_IRINT_SHIFT|macro|UART_USR2_IRINT_SHIFT
DECL|UART_USR2_ORE_MASK|macro|UART_USR2_ORE_MASK
DECL|UART_USR2_ORE_SHIFT|macro|UART_USR2_ORE_SHIFT
DECL|UART_USR2_RDR_MASK|macro|UART_USR2_RDR_MASK
DECL|UART_USR2_RDR_SHIFT|macro|UART_USR2_RDR_SHIFT
DECL|UART_USR2_REG|macro|UART_USR2_REG
DECL|UART_USR2_RIDELT_MASK|macro|UART_USR2_RIDELT_MASK
DECL|UART_USR2_RIDELT_SHIFT|macro|UART_USR2_RIDELT_SHIFT
DECL|UART_USR2_RIIN_MASK|macro|UART_USR2_RIIN_MASK
DECL|UART_USR2_RIIN_SHIFT|macro|UART_USR2_RIIN_SHIFT
DECL|UART_USR2_RTSF_MASK|macro|UART_USR2_RTSF_MASK
DECL|UART_USR2_RTSF_SHIFT|macro|UART_USR2_RTSF_SHIFT
DECL|UART_USR2_TXDC_MASK|macro|UART_USR2_TXDC_MASK
DECL|UART_USR2_TXDC_SHIFT|macro|UART_USR2_TXDC_SHIFT
DECL|UART_USR2_TXFE_MASK|macro|UART_USR2_TXFE_MASK
DECL|UART_USR2_TXFE_SHIFT|macro|UART_USR2_TXFE_SHIFT
DECL|UART_USR2_WAKE_MASK|macro|UART_USR2_WAKE_MASK
DECL|UART_USR2_WAKE_SHIFT|macro|UART_USR2_WAKE_SHIFT
DECL|UART_UTIM_REG|macro|UART_UTIM_REG
DECL|UART_UTIM_TIM_MASK|macro|UART_UTIM_TIM_MASK
DECL|UART_UTIM_TIM_SHIFT|macro|UART_UTIM_TIM_SHIFT
DECL|UART_UTIM_TIM|macro|UART_UTIM_TIM
DECL|UART_UTS_DBGEN_MASK|macro|UART_UTS_DBGEN_MASK
DECL|UART_UTS_DBGEN_SHIFT|macro|UART_UTS_DBGEN_SHIFT
DECL|UART_UTS_FRCPERR_MASK|macro|UART_UTS_FRCPERR_MASK
DECL|UART_UTS_FRCPERR_SHIFT|macro|UART_UTS_FRCPERR_SHIFT
DECL|UART_UTS_LOOPIR_MASK|macro|UART_UTS_LOOPIR_MASK
DECL|UART_UTS_LOOPIR_SHIFT|macro|UART_UTS_LOOPIR_SHIFT
DECL|UART_UTS_LOOP_MASK|macro|UART_UTS_LOOP_MASK
DECL|UART_UTS_LOOP_SHIFT|macro|UART_UTS_LOOP_SHIFT
DECL|UART_UTS_REG|macro|UART_UTS_REG
DECL|UART_UTS_RXDBG_MASK|macro|UART_UTS_RXDBG_MASK
DECL|UART_UTS_RXDBG_SHIFT|macro|UART_UTS_RXDBG_SHIFT
DECL|UART_UTS_RXEMPTY_MASK|macro|UART_UTS_RXEMPTY_MASK
DECL|UART_UTS_RXEMPTY_SHIFT|macro|UART_UTS_RXEMPTY_SHIFT
DECL|UART_UTS_RXFULL_MASK|macro|UART_UTS_RXFULL_MASK
DECL|UART_UTS_RXFULL_SHIFT|macro|UART_UTS_RXFULL_SHIFT
DECL|UART_UTS_SOFTRST_MASK|macro|UART_UTS_SOFTRST_MASK
DECL|UART_UTS_SOFTRST_SHIFT|macro|UART_UTS_SOFTRST_SHIFT
DECL|UART_UTS_TXEMPTY_MASK|macro|UART_UTS_TXEMPTY_MASK
DECL|UART_UTS_TXEMPTY_SHIFT|macro|UART_UTS_TXEMPTY_SHIFT
DECL|UART_UTS_TXFULL_MASK|macro|UART_UTS_TXFULL_MASK
DECL|UART_UTS_TXFULL_SHIFT|macro|UART_UTS_TXFULL_SHIFT
DECL|UART_UTXD_REG|macro|UART_UTXD_REG
DECL|UART_UTXD_TX_DATA_MASK|macro|UART_UTXD_TX_DATA_MASK
DECL|UART_UTXD_TX_DATA_SHIFT|macro|UART_UTXD_TX_DATA_SHIFT
DECL|UART_UTXD_TX_DATA|macro|UART_UTXD_TX_DATA
DECL|UBIR|member|__IO uint32_t UBIR; /**< UART BRM Incremental Register, offset: 0xA4 */
DECL|UBMR|member|__IO uint32_t UBMR; /**< UART BRM Modulator Register, offset: 0xA8 */
DECL|UBRC|member|__I uint32_t UBRC; /**< UART Baud Rate Count Register, offset: 0xAC */
DECL|UCR1|member|__IO uint32_t UCR1; /**< UART Control Register 1, offset: 0x80 */
DECL|UCR2|member|__IO uint32_t UCR2; /**< UART Control Register 2, offset: 0x84 */
DECL|UCR3|member|__IO uint32_t UCR3; /**< UART Control Register 3, offset: 0x88 */
DECL|UCR4|member|__IO uint32_t UCR4; /**< UART Control Register 4, offset: 0x8C */
DECL|UESC|member|__IO uint32_t UESC; /**< UART Escape Character Register, offset: 0x9C */
DECL|UFCR|member|__IO uint32_t UFCR; /**< UART FIFO Control Register, offset: 0x90 */
DECL|UH1_ASYNCLISTADDR|member|__IO uint32_t UH1_ASYNCLISTADDR; /**< Next Asynch. Address, offset: 0x558 */
DECL|UH1_BURSTSIZE|member|__IO uint32_t UH1_BURSTSIZE; /**< Programmable Burst Size, offset: 0x560 */
DECL|UH1_CAPLENGTH|member|__I uint8_t UH1_CAPLENGTH; /**< Capability Registers Length, offset: 0x500 */
DECL|UH1_CONFIGFLAG|member|__IO uint32_t UH1_CONFIGFLAG; /**< Configure Flag Register, offset: 0x580 */
DECL|UH1_FRINDEX|member|__IO uint32_t UH1_FRINDEX; /**< USB Frame Index, offset: 0x54C */
DECL|UH1_GPTIMER0CTRL|member|__IO uint32_t UH1_GPTIMER0CTRL; /**< General Purpose Timer #0 Controller, offset: 0x484 */
DECL|UH1_GPTIMER0LD|member|__IO uint32_t UH1_GPTIMER0LD; /**< General Purpose Timer #0 Load, offset: 0x480 */
DECL|UH1_GPTIMER1CTRL|member|__IO uint32_t UH1_GPTIMER1CTRL; /**< General Purpose Timer #1 Controller, offset: 0x48C */
DECL|UH1_GPTIMER1LD|member|__IO uint32_t UH1_GPTIMER1LD; /**< General Purpose Timer #1 Load, offset: 0x488 */
DECL|UH1_HCCPARAMS|member|__I uint32_t UH1_HCCPARAMS; /**< Host Controller Capability Parameters, offset: 0x508 */
DECL|UH1_HCIVERSION|member|__I uint16_t UH1_HCIVERSION; /**< Host Controller Interface Version, offset: 0x502 */
DECL|UH1_HCSPARAMS|member|__I uint32_t UH1_HCSPARAMS; /**< Host Controller Structural Parameters, offset: 0x504 */
DECL|UH1_HWGENERAL|member|__I uint32_t UH1_HWGENERAL; /**< Hardware General, offset: 0x404 */
DECL|UH1_HWHOST|member|__I uint32_t UH1_HWHOST; /**< Host Hardware Parameters, offset: 0x408 */
DECL|UH1_HWRXBUF|member|__I uint32_t UH1_HWRXBUF; /**< RX Buffer Hardware Parameters, offset: 0x414 */
DECL|UH1_HWTXBUF|member|__I uint32_t UH1_HWTXBUF; /**< TX Buffer Hardware Parameters, offset: 0x410 */
DECL|UH1_ID|member|__I uint32_t UH1_ID; /**< Identification register, offset: 0x400 */
DECL|UH1_PERIODICLISTBASE|member|__IO uint32_t UH1_PERIODICLISTBASE; /**< Frame List Base Address, offset: 0x554 */
DECL|UH1_PORTSC1|member|__IO uint32_t UH1_PORTSC1; /**< Port Status & Control, offset: 0x584 */
DECL|UH1_SBUSCFG|member|__IO uint32_t UH1_SBUSCFG; /**< System Bus Config, offset: 0x490 */
DECL|UH1_TXFILLTUNING|member|__IO uint32_t UH1_TXFILLTUNING; /**< TX FIFO Fill Tuning, offset: 0x564 */
DECL|UH1_USBCMD|member|__IO uint32_t UH1_USBCMD; /**< USB Command Register, offset: 0x540 */
DECL|UH1_USBINTR|member|__IO uint32_t UH1_USBINTR; /**< Interrupt Enable Register, offset: 0x548 */
DECL|UH1_USBMODE|member|__IO uint32_t UH1_USBMODE; /**< USB Device Mode, offset: 0x5A8 */
DECL|UH1_USBSTS|member|__IO uint32_t UH1_USBSTS; /**< USB Status Register, offset: 0x544 */
DECL|UMCR|member|__IO uint32_t UMCR; /**< UART RS-485 Mode Control Register, offset: 0xB8 */
DECL|UOG1_ASYNCLISTADDR|member|__IO uint32_t UOG1_ASYNCLISTADDR; /**< Next Asynch. Address,offset: 0x158 */
DECL|UOG1_ASYNCLISTADDR|member|} UOG1_ASYNCLISTADDR;
DECL|UOG1_BURSTSIZE|member|__IO uint32_t UOG1_BURSTSIZE; /**< Programmable Burst Size, offset: 0x160 */
DECL|UOG1_CAPLENGTH|member|__I uint8_t UOG1_CAPLENGTH; /**< Capability Registers Length, offset: 0x100 */
DECL|UOG1_CONFIGFLAG|member|__IO uint32_t UOG1_CONFIGFLAG; /**< Configure Flag Register, offset: 0x180 */
DECL|UOG1_DCCPARAMS|member|__I uint32_t UOG1_DCCPARAMS; /**< Device Controller Capability Parameters, offset: 0x124 */
DECL|UOG1_DCIVERSION|member|__I uint16_t UOG1_DCIVERSION; /**< Device Controller Interface Version, offset: 0x120 */
DECL|UOG1_DEVICEADDR|member|__IO uint32_t UOG1_DEVICEADDR; /**< Device Address,offset: 0x154 */
DECL|UOG1_ENDPTCOMPLETE|member|__IO uint32_t UOG1_ENDPTCOMPLETE; /**< Endpoint Complete, offset: 0x1BC */
DECL|UOG1_ENDPTCTRL0|member|__IO uint32_t UOG1_ENDPTCTRL0; /**< Endpoint Control0, offset: 0x1C0 */
DECL|UOG1_ENDPTCTRL1|member|__IO uint32_t UOG1_ENDPTCTRL1; /**< Endpoint Control 1, offset: 0x1C4 */
DECL|UOG1_ENDPTCTRL2|member|__IO uint32_t UOG1_ENDPTCTRL2; /**< Endpoint Control 2, offset: 0x1C8 */
DECL|UOG1_ENDPTCTRL3|member|__IO uint32_t UOG1_ENDPTCTRL3; /**< Endpoint Control 3, offset: 0x1CC */
DECL|UOG1_ENDPTCTRL4|member|__IO uint32_t UOG1_ENDPTCTRL4; /**< Endpoint Control 4, offset: 0x1D0 */
DECL|UOG1_ENDPTCTRL5|member|__IO uint32_t UOG1_ENDPTCTRL5; /**< Endpoint Control 5, offset: 0x1D4 */
DECL|UOG1_ENDPTCTRL6|member|__IO uint32_t UOG1_ENDPTCTRL6; /**< Endpoint Control 6, offset: 0x1D8 */
DECL|UOG1_ENDPTCTRL7|member|__IO uint32_t UOG1_ENDPTCTRL7; /**< Endpoint Control 7, offset: 0x1DC */
DECL|UOG1_ENDPTFLUSH|member|__IO uint32_t UOG1_ENDPTFLUSH; /**< Endpoint Flush, offset: 0x1B4 */
DECL|UOG1_ENDPTLISTADDR|member|__IO uint32_t UOG1_ENDPTLISTADDR; /**< Endpoint List Address,offset: 0x158 */
DECL|UOG1_ENDPTLISTADDR|member|} UOG1_ENDPTLISTADDR;
DECL|UOG1_ENDPTNAKEN|member|__IO uint32_t UOG1_ENDPTNAKEN; /**< Endpoint NAK Enable, offset: 0x17C */
DECL|UOG1_ENDPTNAK|member|__IO uint32_t UOG1_ENDPTNAK; /**< Endpoint NAK, offset: 0x178 */
DECL|UOG1_ENDPTPRIME|member|__IO uint32_t UOG1_ENDPTPRIME; /**< Endpoint Prime, offset: 0x1B0 */
DECL|UOG1_ENDPTSETUPSTAT|member|__IO uint32_t UOG1_ENDPTSETUPSTAT; /**< Endpoint Setup Status, offset: 0x1AC */
DECL|UOG1_ENDPTSTAT|member|__I uint32_t UOG1_ENDPTSTAT; /**< Endpoint Status, offset: 0x1B8 */
DECL|UOG1_FRINDEX|member|__IO uint32_t UOG1_FRINDEX; /**< USB Frame Index, offset: 0x14C */
DECL|UOG1_GPTIMER0CTRL|member|__IO uint32_t UOG1_GPTIMER0CTRL; /**< General Purpose Timer #0 Controller, offset: 0x84 */
DECL|UOG1_GPTIMER0LD|member|__IO uint32_t UOG1_GPTIMER0LD; /**< General Purpose Timer #0 Load, offset: 0x80 */
DECL|UOG1_GPTIMER1CTRL|member|__IO uint32_t UOG1_GPTIMER1CTRL; /**< General Purpose Timer #1 Controller, offset: 0x8C */
DECL|UOG1_GPTIMER1LD|member|__IO uint32_t UOG1_GPTIMER1LD; /**< General Purpose Timer #1 Load, offset: 0x88 */
DECL|UOG1_HCCPARAMS|member|__I uint32_t UOG1_HCCPARAMS; /**< Host Controller Capability Parameters, offset: 0x108 */
DECL|UOG1_HCIVERSION|member|__I uint16_t UOG1_HCIVERSION; /**< Host Controller Interface Version, offset: 0x102 */
DECL|UOG1_HCSPARAMS|member|__I uint32_t UOG1_HCSPARAMS; /**< Host Controller Structural Parameters, offset: 0x104 */
DECL|UOG1_HWDEVICE|member|__I uint32_t UOG1_HWDEVICE; /**< Device Hardware Parameters, offset: 0xC */
DECL|UOG1_HWGENERAL|member|__I uint32_t UOG1_HWGENERAL; /**< Hardware General, offset: 0x4 */
DECL|UOG1_HWHOST|member|__I uint32_t UOG1_HWHOST; /**< Host Hardware Parameters, offset: 0x8 */
DECL|UOG1_HWRXBUF|member|__I uint32_t UOG1_HWRXBUF; /**< RX Buffer Hardware Parameters, offset: 0x14 */
DECL|UOG1_HWTXBUF|member|__I uint32_t UOG1_HWTXBUF; /**< TX Buffer Hardware Parameters, offset: 0x10 */
DECL|UOG1_ID|member|__I uint32_t UOG1_ID; /**< Identification register, offset: 0x0 */
DECL|UOG1_OTGSC|member|__IO uint32_t UOG1_OTGSC; /**< On-The-Go Status & control, offset: 0x1A4 */
DECL|UOG1_PERIODICLISTBASE|member|__IO uint32_t UOG1_PERIODICLISTBASE; /**< Frame List Base Address,offset: 0x154 */
DECL|UOG1_PORTSC1|member|__IO uint32_t UOG1_PORTSC1; /**< Port Status & Control, offset: 0x184 */
DECL|UOG1_SBUSCFG|member|__IO uint32_t UOG1_SBUSCFG; /**< System Bus Config, offset: 0x90 */
DECL|UOG1_TXFILLTUNING|member|__IO uint32_t UOG1_TXFILLTUNING; /**< TX FIFO Fill Tuning, offset: 0x164 */
DECL|UOG1_USBCMD|member|__IO uint32_t UOG1_USBCMD; /**< USB Command Register, offset: 0x140 */
DECL|UOG1_USBINTR|member|__IO uint32_t UOG1_USBINTR; /**< Interrupt Enable Register, offset: 0x148 */
DECL|UOG1_USBMODE|member|__IO uint32_t UOG1_USBMODE; /**< USB Device Mode, offset: 0x1A8 */
DECL|UOG1_USBSTS|member|__IO uint32_t UOG1_USBSTS; /**< USB Status Register, offset: 0x144 */
DECL|UOG2_ASYNCLISTADDR|member|__IO uint32_t UOG2_ASYNCLISTADDR; /**< Next Asynch. Address,offset: 0x358 */
DECL|UOG2_ASYNCLISTADDR|member|} UOG2_ASYNCLISTADDR;
DECL|UOG2_BURSTSIZE|member|__IO uint32_t UOG2_BURSTSIZE; /**< Programmable Burst Size, offset: 0x360 */
DECL|UOG2_CAPLENGTH|member|__I uint8_t UOG2_CAPLENGTH; /**< Capability Registers Length, offset: 0x300 */
DECL|UOG2_CONFIGFLAG|member|__IO uint32_t UOG2_CONFIGFLAG; /**< Configure Flag Register, offset: 0x380 */
DECL|UOG2_DCCPARAMS|member|__I uint32_t UOG2_DCCPARAMS; /**< Device Controller Capability Parameters, offset: 0x324 */
DECL|UOG2_DCIVERSION|member|__I uint16_t UOG2_DCIVERSION; /**< Device Controller Interface Version, offset: 0x320 */
DECL|UOG2_DEVICEADDR|member|__IO uint32_t UOG2_DEVICEADDR; /**< Device Address,offset: 0x354 */
DECL|UOG2_ENDPTCOMPLETE|member|__IO uint32_t UOG2_ENDPTCOMPLETE; /**< Endpoint Complete, offset: 0x3BC */
DECL|UOG2_ENDPTCTRL0|member|__IO uint32_t UOG2_ENDPTCTRL0; /**< Endpoint Control0, offset: 0x3C0 */
DECL|UOG2_ENDPTCTRL1|member|__IO uint32_t UOG2_ENDPTCTRL1; /**< Endpoint Control 1, offset: 0x3C4 */
DECL|UOG2_ENDPTCTRL2|member|__IO uint32_t UOG2_ENDPTCTRL2; /**< Endpoint Control 2, offset: 0x3C8 */
DECL|UOG2_ENDPTCTRL3|member|__IO uint32_t UOG2_ENDPTCTRL3; /**< Endpoint Control 3, offset: 0x3CC */
DECL|UOG2_ENDPTCTRL4|member|__IO uint32_t UOG2_ENDPTCTRL4; /**< Endpoint Control 4, offset: 0x3D0 */
DECL|UOG2_ENDPTCTRL5|member|__IO uint32_t UOG2_ENDPTCTRL5; /**< Endpoint Control 5, offset: 0x3D4 */
DECL|UOG2_ENDPTCTRL6|member|__IO uint32_t UOG2_ENDPTCTRL6; /**< Endpoint Control 6, offset: 0x3D8 */
DECL|UOG2_ENDPTCTRL7|member|__IO uint32_t UOG2_ENDPTCTRL7; /**< Endpoint Control 7, offset: 0x3DC */
DECL|UOG2_ENDPTFLUSH|member|__IO uint32_t UOG2_ENDPTFLUSH; /**< Endpoint Flush, offset: 0x3B4 */
DECL|UOG2_ENDPTLISTADDR|member|__IO uint32_t UOG2_ENDPTLISTADDR; /**< Endpoint List Address,offset: 0x358 */
DECL|UOG2_ENDPTLISTADDR|member|} UOG2_ENDPTLISTADDR;
DECL|UOG2_ENDPTNAKEN|member|__IO uint32_t UOG2_ENDPTNAKEN; /**< Endpoint NAK Enable, offset: 0x37C */
DECL|UOG2_ENDPTNAK|member|__IO uint32_t UOG2_ENDPTNAK; /**< Endpoint NAK, offset: 0x378 */
DECL|UOG2_ENDPTPRIME|member|__IO uint32_t UOG2_ENDPTPRIME; /**< Endpoint Prime, offset: 0x3B0 */
DECL|UOG2_ENDPTSETUPSTAT|member|__IO uint32_t UOG2_ENDPTSETUPSTAT; /**< Endpoint Setup Status, offset: 0x3AC */
DECL|UOG2_ENDPTSTAT|member|__I uint32_t UOG2_ENDPTSTAT; /**< Endpoint Status, offset: 0x3B8 */
DECL|UOG2_FRINDEX|member|__IO uint32_t UOG2_FRINDEX; /**< USB Frame Index, offset: 0x34C */
DECL|UOG2_GPTIMER0CTRL|member|__IO uint32_t UOG2_GPTIMER0CTRL; /**< General Purpose Timer #0 Controller, offset: 0x284 */
DECL|UOG2_GPTIMER0LD|member|__IO uint32_t UOG2_GPTIMER0LD; /**< General Purpose Timer #0 Load, offset: 0x280 */
DECL|UOG2_GPTIMER1CTRL|member|__IO uint32_t UOG2_GPTIMER1CTRL; /**< General Purpose Timer #1 Controller, offset: 0x28C */
DECL|UOG2_GPTIMER1LD|member|__IO uint32_t UOG2_GPTIMER1LD; /**< General Purpose Timer #1 Load, offset: 0x288 */
DECL|UOG2_HCCPARAMS|member|__I uint32_t UOG2_HCCPARAMS; /**< Host Controller Capability Parameters, offset: 0x308 */
DECL|UOG2_HCIVERSION|member|__I uint16_t UOG2_HCIVERSION; /**< Host Controller Interface Version, offset: 0x302 */
DECL|UOG2_HCSPARAMS|member|__I uint32_t UOG2_HCSPARAMS; /**< Host Controller Structural Parameters, offset: 0x304 */
DECL|UOG2_HWDEVICE|member|__I uint32_t UOG2_HWDEVICE; /**< Device Hardware Parameters, offset: 0x20C */
DECL|UOG2_HWGENERAL|member|__I uint32_t UOG2_HWGENERAL; /**< Hardware General, offset: 0x204 */
DECL|UOG2_HWHOST|member|__I uint32_t UOG2_HWHOST; /**< Host Hardware Parameters, offset: 0x208 */
DECL|UOG2_HWRXBUF|member|__I uint32_t UOG2_HWRXBUF; /**< RX Buffer Hardware Parameters, offset: 0x214 */
DECL|UOG2_HWTXBUF|member|__I uint32_t UOG2_HWTXBUF; /**< TX Buffer Hardware Parameters, offset: 0x210 */
DECL|UOG2_ID|member|__I uint32_t UOG2_ID; /**< Identification register, offset: 0x200 */
DECL|UOG2_OTGSC|member|__IO uint32_t UOG2_OTGSC; /**< On-The-Go Status & control, offset: 0x3A4 */
DECL|UOG2_PERIODICLISTBASE|member|__IO uint32_t UOG2_PERIODICLISTBASE; /**< Frame List Base Address,offset: 0x354 */
DECL|UOG2_PORTSC1|member|__IO uint32_t UOG2_PORTSC1; /**< Port Status & Control, offset: 0x384 */
DECL|UOG2_SBUSCFG|member|__IO uint32_t UOG2_SBUSCFG; /**< System Bus Config, offset: 0x290 */
DECL|UOG2_TXFILLTUNING|member|__IO uint32_t UOG2_TXFILLTUNING; /**< TX FIFO Fill Tuning, offset: 0x364 */
DECL|UOG2_USBCMD|member|__IO uint32_t UOG2_USBCMD; /**< USB Command Register, offset: 0x340 */
DECL|UOG2_USBINTR|member|__IO uint32_t UOG2_USBINTR; /**< Interrupt Enable Register, offset: 0x348 */
DECL|UOG2_USBMODE|member|__IO uint32_t UOG2_USBMODE; /**< USB Device Mode, offset: 0x3A8 */
DECL|UOG2_USBSTS|member|__IO uint32_t UOG2_USBSTS; /**< USB Status Register, offset: 0x344 */
DECL|URXD|member|__I uint32_t URXD; /**< UART Receiver Register, offset: 0x0 */
DECL|USB1_CHRG_DETECT_CLR|member|__IO uint32_t USB1_CHRG_DETECT_CLR; /**< USB Charger Detect Register, offset: 0x1B8 */
DECL|USB1_CHRG_DETECT_SET|member|__IO uint32_t USB1_CHRG_DETECT_SET; /**< USB Charger Detect Register, offset: 0x1B4 */
DECL|USB1_CHRG_DETECT_STAT|member|__I uint32_t USB1_CHRG_DETECT_STAT; /**< USB Charger Detect Status Register, offset: 0x1D0 */
DECL|USB1_CHRG_DETECT_TOG|member|__IO uint32_t USB1_CHRG_DETECT_TOG; /**< USB Charger Detect Register, offset: 0x1BC */
DECL|USB1_CHRG_DETECT|member|__IO uint32_t USB1_CHRG_DETECT; /**< USB Charger Detect Register, offset: 0x1B0 */
DECL|USB1_MISC_CLR|member|__IO uint32_t USB1_MISC_CLR; /**< USB Misc Register, offset: 0x1F8 */
DECL|USB1_MISC_SET|member|__IO uint32_t USB1_MISC_SET; /**< USB Misc Register, offset: 0x1F4 */
DECL|USB1_MISC_TOG|member|__IO uint32_t USB1_MISC_TOG; /**< USB Misc Register, offset: 0x1FC */
DECL|USB1_MISC|member|__IO uint32_t USB1_MISC; /**< USB Misc Register, offset: 0x1F0 */
DECL|USB1_VBUS_DETECT_CLR|member|__IO uint32_t USB1_VBUS_DETECT_CLR; /**< USB VBUS Detect Register, offset: 0x1A8 */
DECL|USB1_VBUS_DETECT_SET|member|__IO uint32_t USB1_VBUS_DETECT_SET; /**< USB VBUS Detect Register, offset: 0x1A4 */
DECL|USB1_VBUS_DETECT_STAT|member|__I uint32_t USB1_VBUS_DETECT_STAT; /**< USB VBUS Detect Status Register, offset: 0x1C0 */
DECL|USB1_VBUS_DETECT_TOG|member|__IO uint32_t USB1_VBUS_DETECT_TOG; /**< USB VBUS Detect Register, offset: 0x1AC */
DECL|USB1_VBUS_DETECT|member|__IO uint32_t USB1_VBUS_DETECT; /**< USB VBUS Detect Register, offset: 0x1A0 */
DECL|USB2_CHRG_DETECT_CLR|member|__IO uint32_t USB2_CHRG_DETECT_CLR; /**< USB Charger Detect Register, offset: 0x218 */
DECL|USB2_CHRG_DETECT_SET|member|__IO uint32_t USB2_CHRG_DETECT_SET; /**< USB Charger Detect Register, offset: 0x214 */
DECL|USB2_CHRG_DETECT_STAT|member|__I uint32_t USB2_CHRG_DETECT_STAT; /**< USB Charger Detect Status Register, offset: 0x230 */
DECL|USB2_CHRG_DETECT_TOG|member|__IO uint32_t USB2_CHRG_DETECT_TOG; /**< USB Charger Detect Register, offset: 0x21C */
DECL|USB2_CHRG_DETECT|member|__IO uint32_t USB2_CHRG_DETECT; /**< USB Charger Detect Register, offset: 0x210 */
DECL|USB2_MISC_CLR|member|__IO uint32_t USB2_MISC_CLR; /**< USB Misc Register, offset: 0x258 */
DECL|USB2_MISC_SET|member|__IO uint32_t USB2_MISC_SET; /**< USB Misc Register, offset: 0x254 */
DECL|USB2_MISC_TOG|member|__IO uint32_t USB2_MISC_TOG; /**< USB Misc Register, offset: 0x25C */
DECL|USB2_MISC|member|__IO uint32_t USB2_MISC; /**< USB Misc Register, offset: 0x250 */
DECL|USB2_VBUS_DETECT_CLR|member|__IO uint32_t USB2_VBUS_DETECT_CLR; /**< USB VBUS Detect Register, offset: 0x208 */
DECL|USB2_VBUS_DETECT_SET|member|__IO uint32_t USB2_VBUS_DETECT_SET; /**< USB VBUS Detect Register, offset: 0x204 */
DECL|USB2_VBUS_DETECT_STAT|member|__I uint32_t USB2_VBUS_DETECT_STAT; /**< USB VBUS Detect Status Register, offset: 0x220 */
DECL|USB2_VBUS_DETECT_TOG|member|__IO uint32_t USB2_VBUS_DETECT_TOG; /**< USB VBUS Detect Register, offset: 0x20C */
DECL|USB2_VBUS_DETECT|member|__IO uint32_t USB2_VBUS_DETECT; /**< USB VBUS Detect Register, offset: 0x200 */
DECL|USBC_BASE_ADDRS|macro|USBC_BASE_ADDRS
DECL|USBC_BASE_PTRS|macro|USBC_BASE_PTRS
DECL|USBC_BASE_PTR|macro|USBC_BASE_PTR
DECL|USBC_BASE|macro|USBC_BASE
DECL|USBC_MemMapPtr|typedef|} USBC_Type, *USBC_MemMapPtr;
DECL|USBC_Type|typedef|} USBC_Type, *USBC_MemMapPtr;
DECL|USBC_UH1_ASYNCLISTADDR_ASYBASE_MASK|macro|USBC_UH1_ASYNCLISTADDR_ASYBASE_MASK
DECL|USBC_UH1_ASYNCLISTADDR_ASYBASE_SHIFT|macro|USBC_UH1_ASYNCLISTADDR_ASYBASE_SHIFT
DECL|USBC_UH1_ASYNCLISTADDR_ASYBASE|macro|USBC_UH1_ASYNCLISTADDR_ASYBASE
DECL|USBC_UH1_ASYNCLISTADDR_REG|macro|USBC_UH1_ASYNCLISTADDR_REG
DECL|USBC_UH1_ASYNCLISTADDR|macro|USBC_UH1_ASYNCLISTADDR
DECL|USBC_UH1_BURSTSIZE_REG|macro|USBC_UH1_BURSTSIZE_REG
DECL|USBC_UH1_BURSTSIZE_RXPBURST_MASK|macro|USBC_UH1_BURSTSIZE_RXPBURST_MASK
DECL|USBC_UH1_BURSTSIZE_RXPBURST_SHIFT|macro|USBC_UH1_BURSTSIZE_RXPBURST_SHIFT
DECL|USBC_UH1_BURSTSIZE_RXPBURST|macro|USBC_UH1_BURSTSIZE_RXPBURST
DECL|USBC_UH1_BURSTSIZE_TXPBURST_MASK|macro|USBC_UH1_BURSTSIZE_TXPBURST_MASK
DECL|USBC_UH1_BURSTSIZE_TXPBURST_SHIFT|macro|USBC_UH1_BURSTSIZE_TXPBURST_SHIFT
DECL|USBC_UH1_BURSTSIZE_TXPBURST|macro|USBC_UH1_BURSTSIZE_TXPBURST
DECL|USBC_UH1_BURSTSIZE|macro|USBC_UH1_BURSTSIZE
DECL|USBC_UH1_CAPLENGTH_CAPLENGTH_MASK|macro|USBC_UH1_CAPLENGTH_CAPLENGTH_MASK
DECL|USBC_UH1_CAPLENGTH_CAPLENGTH_SHIFT|macro|USBC_UH1_CAPLENGTH_CAPLENGTH_SHIFT
DECL|USBC_UH1_CAPLENGTH_CAPLENGTH|macro|USBC_UH1_CAPLENGTH_CAPLENGTH
DECL|USBC_UH1_CAPLENGTH_REG|macro|USBC_UH1_CAPLENGTH_REG
DECL|USBC_UH1_CAPLENGTH|macro|USBC_UH1_CAPLENGTH
DECL|USBC_UH1_CONFIGFLAG_CF_MASK|macro|USBC_UH1_CONFIGFLAG_CF_MASK
DECL|USBC_UH1_CONFIGFLAG_CF_SHIFT|macro|USBC_UH1_CONFIGFLAG_CF_SHIFT
DECL|USBC_UH1_CONFIGFLAG_REG|macro|USBC_UH1_CONFIGFLAG_REG
DECL|USBC_UH1_CONFIGFLAG|macro|USBC_UH1_CONFIGFLAG
DECL|USBC_UH1_FRINDEX_FRINDEX_MASK|macro|USBC_UH1_FRINDEX_FRINDEX_MASK
DECL|USBC_UH1_FRINDEX_FRINDEX_SHIFT|macro|USBC_UH1_FRINDEX_FRINDEX_SHIFT
DECL|USBC_UH1_FRINDEX_FRINDEX|macro|USBC_UH1_FRINDEX_FRINDEX
DECL|USBC_UH1_FRINDEX_REG|macro|USBC_UH1_FRINDEX_REG
DECL|USBC_UH1_FRINDEX|macro|USBC_UH1_FRINDEX
DECL|USBC_UH1_GPTIMER0CTRL_GPTCNT_MASK|macro|USBC_UH1_GPTIMER0CTRL_GPTCNT_MASK
DECL|USBC_UH1_GPTIMER0CTRL_GPTCNT_SHIFT|macro|USBC_UH1_GPTIMER0CTRL_GPTCNT_SHIFT
DECL|USBC_UH1_GPTIMER0CTRL_GPTCNT|macro|USBC_UH1_GPTIMER0CTRL_GPTCNT
DECL|USBC_UH1_GPTIMER0CTRL_GPTMODE_MASK|macro|USBC_UH1_GPTIMER0CTRL_GPTMODE_MASK
DECL|USBC_UH1_GPTIMER0CTRL_GPTMODE_SHIFT|macro|USBC_UH1_GPTIMER0CTRL_GPTMODE_SHIFT
DECL|USBC_UH1_GPTIMER0CTRL_GPTRST_MASK|macro|USBC_UH1_GPTIMER0CTRL_GPTRST_MASK
DECL|USBC_UH1_GPTIMER0CTRL_GPTRST_SHIFT|macro|USBC_UH1_GPTIMER0CTRL_GPTRST_SHIFT
DECL|USBC_UH1_GPTIMER0CTRL_GPTRUN_MASK|macro|USBC_UH1_GPTIMER0CTRL_GPTRUN_MASK
DECL|USBC_UH1_GPTIMER0CTRL_GPTRUN_SHIFT|macro|USBC_UH1_GPTIMER0CTRL_GPTRUN_SHIFT
DECL|USBC_UH1_GPTIMER0CTRL_REG|macro|USBC_UH1_GPTIMER0CTRL_REG
DECL|USBC_UH1_GPTIMER0CTRL|macro|USBC_UH1_GPTIMER0CTRL
DECL|USBC_UH1_GPTIMER0LD_GPTLD_MASK|macro|USBC_UH1_GPTIMER0LD_GPTLD_MASK
DECL|USBC_UH1_GPTIMER0LD_GPTLD_SHIFT|macro|USBC_UH1_GPTIMER0LD_GPTLD_SHIFT
DECL|USBC_UH1_GPTIMER0LD_GPTLD|macro|USBC_UH1_GPTIMER0LD_GPTLD
DECL|USBC_UH1_GPTIMER0LD_REG|macro|USBC_UH1_GPTIMER0LD_REG
DECL|USBC_UH1_GPTIMER0LD|macro|USBC_UH1_GPTIMER0LD
DECL|USBC_UH1_GPTIMER1CTRL_GPTCNT_MASK|macro|USBC_UH1_GPTIMER1CTRL_GPTCNT_MASK
DECL|USBC_UH1_GPTIMER1CTRL_GPTCNT_SHIFT|macro|USBC_UH1_GPTIMER1CTRL_GPTCNT_SHIFT
DECL|USBC_UH1_GPTIMER1CTRL_GPTCNT|macro|USBC_UH1_GPTIMER1CTRL_GPTCNT
DECL|USBC_UH1_GPTIMER1CTRL_GPTMODE_MASK|macro|USBC_UH1_GPTIMER1CTRL_GPTMODE_MASK
DECL|USBC_UH1_GPTIMER1CTRL_GPTMODE_SHIFT|macro|USBC_UH1_GPTIMER1CTRL_GPTMODE_SHIFT
DECL|USBC_UH1_GPTIMER1CTRL_GPTRST_MASK|macro|USBC_UH1_GPTIMER1CTRL_GPTRST_MASK
DECL|USBC_UH1_GPTIMER1CTRL_GPTRST_SHIFT|macro|USBC_UH1_GPTIMER1CTRL_GPTRST_SHIFT
DECL|USBC_UH1_GPTIMER1CTRL_GPTRUN_MASK|macro|USBC_UH1_GPTIMER1CTRL_GPTRUN_MASK
DECL|USBC_UH1_GPTIMER1CTRL_GPTRUN_SHIFT|macro|USBC_UH1_GPTIMER1CTRL_GPTRUN_SHIFT
DECL|USBC_UH1_GPTIMER1CTRL_REG|macro|USBC_UH1_GPTIMER1CTRL_REG
DECL|USBC_UH1_GPTIMER1CTRL|macro|USBC_UH1_GPTIMER1CTRL
DECL|USBC_UH1_GPTIMER1LD_GPTLD_MASK|macro|USBC_UH1_GPTIMER1LD_GPTLD_MASK
DECL|USBC_UH1_GPTIMER1LD_GPTLD_SHIFT|macro|USBC_UH1_GPTIMER1LD_GPTLD_SHIFT
DECL|USBC_UH1_GPTIMER1LD_GPTLD|macro|USBC_UH1_GPTIMER1LD_GPTLD
DECL|USBC_UH1_GPTIMER1LD_REG|macro|USBC_UH1_GPTIMER1LD_REG
DECL|USBC_UH1_GPTIMER1LD|macro|USBC_UH1_GPTIMER1LD
DECL|USBC_UH1_HCCPARAMS_ADC_MASK|macro|USBC_UH1_HCCPARAMS_ADC_MASK
DECL|USBC_UH1_HCCPARAMS_ADC_SHIFT|macro|USBC_UH1_HCCPARAMS_ADC_SHIFT
DECL|USBC_UH1_HCCPARAMS_ASP_MASK|macro|USBC_UH1_HCCPARAMS_ASP_MASK
DECL|USBC_UH1_HCCPARAMS_ASP_SHIFT|macro|USBC_UH1_HCCPARAMS_ASP_SHIFT
DECL|USBC_UH1_HCCPARAMS_EECP_MASK|macro|USBC_UH1_HCCPARAMS_EECP_MASK
DECL|USBC_UH1_HCCPARAMS_EECP_SHIFT|macro|USBC_UH1_HCCPARAMS_EECP_SHIFT
DECL|USBC_UH1_HCCPARAMS_EECP|macro|USBC_UH1_HCCPARAMS_EECP
DECL|USBC_UH1_HCCPARAMS_IST_MASK|macro|USBC_UH1_HCCPARAMS_IST_MASK
DECL|USBC_UH1_HCCPARAMS_IST_SHIFT|macro|USBC_UH1_HCCPARAMS_IST_SHIFT
DECL|USBC_UH1_HCCPARAMS_IST|macro|USBC_UH1_HCCPARAMS_IST
DECL|USBC_UH1_HCCPARAMS_PFL_MASK|macro|USBC_UH1_HCCPARAMS_PFL_MASK
DECL|USBC_UH1_HCCPARAMS_PFL_SHIFT|macro|USBC_UH1_HCCPARAMS_PFL_SHIFT
DECL|USBC_UH1_HCCPARAMS_REG|macro|USBC_UH1_HCCPARAMS_REG
DECL|USBC_UH1_HCCPARAMS|macro|USBC_UH1_HCCPARAMS
DECL|USBC_UH1_HCIVERSION_HCIVERSION_MASK|macro|USBC_UH1_HCIVERSION_HCIVERSION_MASK
DECL|USBC_UH1_HCIVERSION_HCIVERSION_SHIFT|macro|USBC_UH1_HCIVERSION_HCIVERSION_SHIFT
DECL|USBC_UH1_HCIVERSION_HCIVERSION|macro|USBC_UH1_HCIVERSION_HCIVERSION
DECL|USBC_UH1_HCIVERSION_REG|macro|USBC_UH1_HCIVERSION_REG
DECL|USBC_UH1_HCIVERSION|macro|USBC_UH1_HCIVERSION
DECL|USBC_UH1_HCSPARAMS_N_CC_MASK|macro|USBC_UH1_HCSPARAMS_N_CC_MASK
DECL|USBC_UH1_HCSPARAMS_N_CC_SHIFT|macro|USBC_UH1_HCSPARAMS_N_CC_SHIFT
DECL|USBC_UH1_HCSPARAMS_N_CC|macro|USBC_UH1_HCSPARAMS_N_CC
DECL|USBC_UH1_HCSPARAMS_N_PCC_MASK|macro|USBC_UH1_HCSPARAMS_N_PCC_MASK
DECL|USBC_UH1_HCSPARAMS_N_PCC_SHIFT|macro|USBC_UH1_HCSPARAMS_N_PCC_SHIFT
DECL|USBC_UH1_HCSPARAMS_N_PCC|macro|USBC_UH1_HCSPARAMS_N_PCC
DECL|USBC_UH1_HCSPARAMS_N_PORTS_MASK|macro|USBC_UH1_HCSPARAMS_N_PORTS_MASK
DECL|USBC_UH1_HCSPARAMS_N_PORTS_SHIFT|macro|USBC_UH1_HCSPARAMS_N_PORTS_SHIFT
DECL|USBC_UH1_HCSPARAMS_N_PORTS|macro|USBC_UH1_HCSPARAMS_N_PORTS
DECL|USBC_UH1_HCSPARAMS_N_PTT_MASK|macro|USBC_UH1_HCSPARAMS_N_PTT_MASK
DECL|USBC_UH1_HCSPARAMS_N_PTT_SHIFT|macro|USBC_UH1_HCSPARAMS_N_PTT_SHIFT
DECL|USBC_UH1_HCSPARAMS_N_PTT|macro|USBC_UH1_HCSPARAMS_N_PTT
DECL|USBC_UH1_HCSPARAMS_N_TT_MASK|macro|USBC_UH1_HCSPARAMS_N_TT_MASK
DECL|USBC_UH1_HCSPARAMS_N_TT_SHIFT|macro|USBC_UH1_HCSPARAMS_N_TT_SHIFT
DECL|USBC_UH1_HCSPARAMS_N_TT|macro|USBC_UH1_HCSPARAMS_N_TT
DECL|USBC_UH1_HCSPARAMS_PI_MASK|macro|USBC_UH1_HCSPARAMS_PI_MASK
DECL|USBC_UH1_HCSPARAMS_PI_SHIFT|macro|USBC_UH1_HCSPARAMS_PI_SHIFT
DECL|USBC_UH1_HCSPARAMS_PPC_MASK|macro|USBC_UH1_HCSPARAMS_PPC_MASK
DECL|USBC_UH1_HCSPARAMS_PPC_SHIFT|macro|USBC_UH1_HCSPARAMS_PPC_SHIFT
DECL|USBC_UH1_HCSPARAMS_REG|macro|USBC_UH1_HCSPARAMS_REG
DECL|USBC_UH1_HCSPARAMS|macro|USBC_UH1_HCSPARAMS
DECL|USBC_UH1_HWGENERAL_PHYM_MASK|macro|USBC_UH1_HWGENERAL_PHYM_MASK
DECL|USBC_UH1_HWGENERAL_PHYM_SHIFT|macro|USBC_UH1_HWGENERAL_PHYM_SHIFT
DECL|USBC_UH1_HWGENERAL_PHYM|macro|USBC_UH1_HWGENERAL_PHYM
DECL|USBC_UH1_HWGENERAL_PHYW_MASK|macro|USBC_UH1_HWGENERAL_PHYW_MASK
DECL|USBC_UH1_HWGENERAL_PHYW_SHIFT|macro|USBC_UH1_HWGENERAL_PHYW_SHIFT
DECL|USBC_UH1_HWGENERAL_PHYW|macro|USBC_UH1_HWGENERAL_PHYW
DECL|USBC_UH1_HWGENERAL_REG|macro|USBC_UH1_HWGENERAL_REG
DECL|USBC_UH1_HWGENERAL_SM_MASK|macro|USBC_UH1_HWGENERAL_SM_MASK
DECL|USBC_UH1_HWGENERAL_SM_SHIFT|macro|USBC_UH1_HWGENERAL_SM_SHIFT
DECL|USBC_UH1_HWGENERAL_SM|macro|USBC_UH1_HWGENERAL_SM
DECL|USBC_UH1_HWGENERAL|macro|USBC_UH1_HWGENERAL
DECL|USBC_UH1_HWHOST_HC_MASK|macro|USBC_UH1_HWHOST_HC_MASK
DECL|USBC_UH1_HWHOST_HC_SHIFT|macro|USBC_UH1_HWHOST_HC_SHIFT
DECL|USBC_UH1_HWHOST_NPORT_MASK|macro|USBC_UH1_HWHOST_NPORT_MASK
DECL|USBC_UH1_HWHOST_NPORT_SHIFT|macro|USBC_UH1_HWHOST_NPORT_SHIFT
DECL|USBC_UH1_HWHOST_NPORT|macro|USBC_UH1_HWHOST_NPORT
DECL|USBC_UH1_HWHOST_REG|macro|USBC_UH1_HWHOST_REG
DECL|USBC_UH1_HWHOST|macro|USBC_UH1_HWHOST
DECL|USBC_UH1_HWRXBUF_REG|macro|USBC_UH1_HWRXBUF_REG
DECL|USBC_UH1_HWRXBUF_RXADD_MASK|macro|USBC_UH1_HWRXBUF_RXADD_MASK
DECL|USBC_UH1_HWRXBUF_RXADD_SHIFT|macro|USBC_UH1_HWRXBUF_RXADD_SHIFT
DECL|USBC_UH1_HWRXBUF_RXADD|macro|USBC_UH1_HWRXBUF_RXADD
DECL|USBC_UH1_HWRXBUF_RXBURST_MASK|macro|USBC_UH1_HWRXBUF_RXBURST_MASK
DECL|USBC_UH1_HWRXBUF_RXBURST_SHIFT|macro|USBC_UH1_HWRXBUF_RXBURST_SHIFT
DECL|USBC_UH1_HWRXBUF_RXBURST|macro|USBC_UH1_HWRXBUF_RXBURST
DECL|USBC_UH1_HWRXBUF|macro|USBC_UH1_HWRXBUF
DECL|USBC_UH1_HWTXBUF_REG|macro|USBC_UH1_HWTXBUF_REG
DECL|USBC_UH1_HWTXBUF_TXBURST_MASK|macro|USBC_UH1_HWTXBUF_TXBURST_MASK
DECL|USBC_UH1_HWTXBUF_TXBURST_SHIFT|macro|USBC_UH1_HWTXBUF_TXBURST_SHIFT
DECL|USBC_UH1_HWTXBUF_TXBURST|macro|USBC_UH1_HWTXBUF_TXBURST
DECL|USBC_UH1_HWTXBUF_TXCHANADD_MASK|macro|USBC_UH1_HWTXBUF_TXCHANADD_MASK
DECL|USBC_UH1_HWTXBUF_TXCHANADD_SHIFT|macro|USBC_UH1_HWTXBUF_TXCHANADD_SHIFT
DECL|USBC_UH1_HWTXBUF_TXCHANADD|macro|USBC_UH1_HWTXBUF_TXCHANADD
DECL|USBC_UH1_HWTXBUF|macro|USBC_UH1_HWTXBUF
DECL|USBC_UH1_ID_ID_MASK|macro|USBC_UH1_ID_ID_MASK
DECL|USBC_UH1_ID_ID_SHIFT|macro|USBC_UH1_ID_ID_SHIFT
DECL|USBC_UH1_ID_ID|macro|USBC_UH1_ID_ID
DECL|USBC_UH1_ID_NID_MASK|macro|USBC_UH1_ID_NID_MASK
DECL|USBC_UH1_ID_NID_SHIFT|macro|USBC_UH1_ID_NID_SHIFT
DECL|USBC_UH1_ID_NID|macro|USBC_UH1_ID_NID
DECL|USBC_UH1_ID_REG|macro|USBC_UH1_ID_REG
DECL|USBC_UH1_ID_REVISION_MASK|macro|USBC_UH1_ID_REVISION_MASK
DECL|USBC_UH1_ID_REVISION_SHIFT|macro|USBC_UH1_ID_REVISION_SHIFT
DECL|USBC_UH1_ID_REVISION|macro|USBC_UH1_ID_REVISION
DECL|USBC_UH1_ID|macro|USBC_UH1_ID
DECL|USBC_UH1_PERIODICLISTBASE_BASEADR_MASK|macro|USBC_UH1_PERIODICLISTBASE_BASEADR_MASK
DECL|USBC_UH1_PERIODICLISTBASE_BASEADR_SHIFT|macro|USBC_UH1_PERIODICLISTBASE_BASEADR_SHIFT
DECL|USBC_UH1_PERIODICLISTBASE_BASEADR|macro|USBC_UH1_PERIODICLISTBASE_BASEADR
DECL|USBC_UH1_PERIODICLISTBASE_REG|macro|USBC_UH1_PERIODICLISTBASE_REG
DECL|USBC_UH1_PERIODICLISTBASE|macro|USBC_UH1_PERIODICLISTBASE
DECL|USBC_UH1_PORTSC1_CCS_MASK|macro|USBC_UH1_PORTSC1_CCS_MASK
DECL|USBC_UH1_PORTSC1_CCS_SHIFT|macro|USBC_UH1_PORTSC1_CCS_SHIFT
DECL|USBC_UH1_PORTSC1_CSC_MASK|macro|USBC_UH1_PORTSC1_CSC_MASK
DECL|USBC_UH1_PORTSC1_CSC_SHIFT|macro|USBC_UH1_PORTSC1_CSC_SHIFT
DECL|USBC_UH1_PORTSC1_FPR_MASK|macro|USBC_UH1_PORTSC1_FPR_MASK
DECL|USBC_UH1_PORTSC1_FPR_SHIFT|macro|USBC_UH1_PORTSC1_FPR_SHIFT
DECL|USBC_UH1_PORTSC1_HSP_MASK|macro|USBC_UH1_PORTSC1_HSP_MASK
DECL|USBC_UH1_PORTSC1_HSP_SHIFT|macro|USBC_UH1_PORTSC1_HSP_SHIFT
DECL|USBC_UH1_PORTSC1_LS_MASK|macro|USBC_UH1_PORTSC1_LS_MASK
DECL|USBC_UH1_PORTSC1_LS_SHIFT|macro|USBC_UH1_PORTSC1_LS_SHIFT
DECL|USBC_UH1_PORTSC1_LS|macro|USBC_UH1_PORTSC1_LS
DECL|USBC_UH1_PORTSC1_OCA_MASK|macro|USBC_UH1_PORTSC1_OCA_MASK
DECL|USBC_UH1_PORTSC1_OCA_SHIFT|macro|USBC_UH1_PORTSC1_OCA_SHIFT
DECL|USBC_UH1_PORTSC1_OCC_MASK|macro|USBC_UH1_PORTSC1_OCC_MASK
DECL|USBC_UH1_PORTSC1_OCC_SHIFT|macro|USBC_UH1_PORTSC1_OCC_SHIFT
DECL|USBC_UH1_PORTSC1_PEC_MASK|macro|USBC_UH1_PORTSC1_PEC_MASK
DECL|USBC_UH1_PORTSC1_PEC_SHIFT|macro|USBC_UH1_PORTSC1_PEC_SHIFT
DECL|USBC_UH1_PORTSC1_PE_MASK|macro|USBC_UH1_PORTSC1_PE_MASK
DECL|USBC_UH1_PORTSC1_PE_SHIFT|macro|USBC_UH1_PORTSC1_PE_SHIFT
DECL|USBC_UH1_PORTSC1_PFSC_MASK|macro|USBC_UH1_PORTSC1_PFSC_MASK
DECL|USBC_UH1_PORTSC1_PFSC_SHIFT|macro|USBC_UH1_PORTSC1_PFSC_SHIFT
DECL|USBC_UH1_PORTSC1_PHCD_MASK|macro|USBC_UH1_PORTSC1_PHCD_MASK
DECL|USBC_UH1_PORTSC1_PHCD_SHIFT|macro|USBC_UH1_PORTSC1_PHCD_SHIFT
DECL|USBC_UH1_PORTSC1_PIC_MASK|macro|USBC_UH1_PORTSC1_PIC_MASK
DECL|USBC_UH1_PORTSC1_PIC_SHIFT|macro|USBC_UH1_PORTSC1_PIC_SHIFT
DECL|USBC_UH1_PORTSC1_PIC|macro|USBC_UH1_PORTSC1_PIC
DECL|USBC_UH1_PORTSC1_PO_MASK|macro|USBC_UH1_PORTSC1_PO_MASK
DECL|USBC_UH1_PORTSC1_PO_SHIFT|macro|USBC_UH1_PORTSC1_PO_SHIFT
DECL|USBC_UH1_PORTSC1_PP_MASK|macro|USBC_UH1_PORTSC1_PP_MASK
DECL|USBC_UH1_PORTSC1_PP_SHIFT|macro|USBC_UH1_PORTSC1_PP_SHIFT
DECL|USBC_UH1_PORTSC1_PR_MASK|macro|USBC_UH1_PORTSC1_PR_MASK
DECL|USBC_UH1_PORTSC1_PR_SHIFT|macro|USBC_UH1_PORTSC1_PR_SHIFT
DECL|USBC_UH1_PORTSC1_PSPD_MASK|macro|USBC_UH1_PORTSC1_PSPD_MASK
DECL|USBC_UH1_PORTSC1_PSPD_SHIFT|macro|USBC_UH1_PORTSC1_PSPD_SHIFT
DECL|USBC_UH1_PORTSC1_PSPD|macro|USBC_UH1_PORTSC1_PSPD
DECL|USBC_UH1_PORTSC1_PTC_MASK|macro|USBC_UH1_PORTSC1_PTC_MASK
DECL|USBC_UH1_PORTSC1_PTC_SHIFT|macro|USBC_UH1_PORTSC1_PTC_SHIFT
DECL|USBC_UH1_PORTSC1_PTC|macro|USBC_UH1_PORTSC1_PTC
DECL|USBC_UH1_PORTSC1_PTS_1_MASK|macro|USBC_UH1_PORTSC1_PTS_1_MASK
DECL|USBC_UH1_PORTSC1_PTS_1_SHIFT|macro|USBC_UH1_PORTSC1_PTS_1_SHIFT
DECL|USBC_UH1_PORTSC1_PTS_1|macro|USBC_UH1_PORTSC1_PTS_1
DECL|USBC_UH1_PORTSC1_PTS_2_MASK|macro|USBC_UH1_PORTSC1_PTS_2_MASK
DECL|USBC_UH1_PORTSC1_PTS_2_SHIFT|macro|USBC_UH1_PORTSC1_PTS_2_SHIFT
DECL|USBC_UH1_PORTSC1_PTW_MASK|macro|USBC_UH1_PORTSC1_PTW_MASK
DECL|USBC_UH1_PORTSC1_PTW_SHIFT|macro|USBC_UH1_PORTSC1_PTW_SHIFT
DECL|USBC_UH1_PORTSC1_REG|macro|USBC_UH1_PORTSC1_REG
DECL|USBC_UH1_PORTSC1_STS_MASK|macro|USBC_UH1_PORTSC1_STS_MASK
DECL|USBC_UH1_PORTSC1_STS_SHIFT|macro|USBC_UH1_PORTSC1_STS_SHIFT
DECL|USBC_UH1_PORTSC1_SUSP_MASK|macro|USBC_UH1_PORTSC1_SUSP_MASK
DECL|USBC_UH1_PORTSC1_SUSP_SHIFT|macro|USBC_UH1_PORTSC1_SUSP_SHIFT
DECL|USBC_UH1_PORTSC1_WKCN_MASK|macro|USBC_UH1_PORTSC1_WKCN_MASK
DECL|USBC_UH1_PORTSC1_WKCN_SHIFT|macro|USBC_UH1_PORTSC1_WKCN_SHIFT
DECL|USBC_UH1_PORTSC1_WKDC_MASK|macro|USBC_UH1_PORTSC1_WKDC_MASK
DECL|USBC_UH1_PORTSC1_WKDC_SHIFT|macro|USBC_UH1_PORTSC1_WKDC_SHIFT
DECL|USBC_UH1_PORTSC1_WKOC_MASK|macro|USBC_UH1_PORTSC1_WKOC_MASK
DECL|USBC_UH1_PORTSC1_WKOC_SHIFT|macro|USBC_UH1_PORTSC1_WKOC_SHIFT
DECL|USBC_UH1_PORTSC1|macro|USBC_UH1_PORTSC1
DECL|USBC_UH1_SBUSCFG_AHBBRST_MASK|macro|USBC_UH1_SBUSCFG_AHBBRST_MASK
DECL|USBC_UH1_SBUSCFG_AHBBRST_SHIFT|macro|USBC_UH1_SBUSCFG_AHBBRST_SHIFT
DECL|USBC_UH1_SBUSCFG_AHBBRST|macro|USBC_UH1_SBUSCFG_AHBBRST
DECL|USBC_UH1_SBUSCFG_REG|macro|USBC_UH1_SBUSCFG_REG
DECL|USBC_UH1_SBUSCFG|macro|USBC_UH1_SBUSCFG
DECL|USBC_UH1_TXFILLTUNING_REG|macro|USBC_UH1_TXFILLTUNING_REG
DECL|USBC_UH1_TXFILLTUNING_TXFIFOTHRES_MASK|macro|USBC_UH1_TXFILLTUNING_TXFIFOTHRES_MASK
DECL|USBC_UH1_TXFILLTUNING_TXFIFOTHRES_SHIFT|macro|USBC_UH1_TXFILLTUNING_TXFIFOTHRES_SHIFT
DECL|USBC_UH1_TXFILLTUNING_TXFIFOTHRES|macro|USBC_UH1_TXFILLTUNING_TXFIFOTHRES
DECL|USBC_UH1_TXFILLTUNING_TXSCHHEALTH_MASK|macro|USBC_UH1_TXFILLTUNING_TXSCHHEALTH_MASK
DECL|USBC_UH1_TXFILLTUNING_TXSCHHEALTH_SHIFT|macro|USBC_UH1_TXFILLTUNING_TXSCHHEALTH_SHIFT
DECL|USBC_UH1_TXFILLTUNING_TXSCHHEALTH|macro|USBC_UH1_TXFILLTUNING_TXSCHHEALTH
DECL|USBC_UH1_TXFILLTUNING_TXSCHOH_MASK|macro|USBC_UH1_TXFILLTUNING_TXSCHOH_MASK
DECL|USBC_UH1_TXFILLTUNING_TXSCHOH_SHIFT|macro|USBC_UH1_TXFILLTUNING_TXSCHOH_SHIFT
DECL|USBC_UH1_TXFILLTUNING_TXSCHOH|macro|USBC_UH1_TXFILLTUNING_TXSCHOH
DECL|USBC_UH1_TXFILLTUNING|macro|USBC_UH1_TXFILLTUNING
DECL|USBC_UH1_USBCMD_ASE_MASK|macro|USBC_UH1_USBCMD_ASE_MASK
DECL|USBC_UH1_USBCMD_ASE_SHIFT|macro|USBC_UH1_USBCMD_ASE_SHIFT
DECL|USBC_UH1_USBCMD_ASPE_MASK|macro|USBC_UH1_USBCMD_ASPE_MASK
DECL|USBC_UH1_USBCMD_ASPE_SHIFT|macro|USBC_UH1_USBCMD_ASPE_SHIFT
DECL|USBC_UH1_USBCMD_ASP_MASK|macro|USBC_UH1_USBCMD_ASP_MASK
DECL|USBC_UH1_USBCMD_ASP_SHIFT|macro|USBC_UH1_USBCMD_ASP_SHIFT
DECL|USBC_UH1_USBCMD_ASP|macro|USBC_UH1_USBCMD_ASP
DECL|USBC_UH1_USBCMD_ATDTW_MASK|macro|USBC_UH1_USBCMD_ATDTW_MASK
DECL|USBC_UH1_USBCMD_ATDTW_SHIFT|macro|USBC_UH1_USBCMD_ATDTW_SHIFT
DECL|USBC_UH1_USBCMD_FS_1_MASK|macro|USBC_UH1_USBCMD_FS_1_MASK
DECL|USBC_UH1_USBCMD_FS_1_SHIFT|macro|USBC_UH1_USBCMD_FS_1_SHIFT
DECL|USBC_UH1_USBCMD_FS_1|macro|USBC_UH1_USBCMD_FS_1
DECL|USBC_UH1_USBCMD_FS_2_MASK|macro|USBC_UH1_USBCMD_FS_2_MASK
DECL|USBC_UH1_USBCMD_FS_2_SHIFT|macro|USBC_UH1_USBCMD_FS_2_SHIFT
DECL|USBC_UH1_USBCMD_IAA_MASK|macro|USBC_UH1_USBCMD_IAA_MASK
DECL|USBC_UH1_USBCMD_IAA_SHIFT|macro|USBC_UH1_USBCMD_IAA_SHIFT
DECL|USBC_UH1_USBCMD_ITC_MASK|macro|USBC_UH1_USBCMD_ITC_MASK
DECL|USBC_UH1_USBCMD_ITC_SHIFT|macro|USBC_UH1_USBCMD_ITC_SHIFT
DECL|USBC_UH1_USBCMD_ITC|macro|USBC_UH1_USBCMD_ITC
DECL|USBC_UH1_USBCMD_PSE_MASK|macro|USBC_UH1_USBCMD_PSE_MASK
DECL|USBC_UH1_USBCMD_PSE_SHIFT|macro|USBC_UH1_USBCMD_PSE_SHIFT
DECL|USBC_UH1_USBCMD_REG|macro|USBC_UH1_USBCMD_REG
DECL|USBC_UH1_USBCMD_RST_MASK|macro|USBC_UH1_USBCMD_RST_MASK
DECL|USBC_UH1_USBCMD_RST_SHIFT|macro|USBC_UH1_USBCMD_RST_SHIFT
DECL|USBC_UH1_USBCMD_RS_MASK|macro|USBC_UH1_USBCMD_RS_MASK
DECL|USBC_UH1_USBCMD_RS_SHIFT|macro|USBC_UH1_USBCMD_RS_SHIFT
DECL|USBC_UH1_USBCMD_SUTW_MASK|macro|USBC_UH1_USBCMD_SUTW_MASK
DECL|USBC_UH1_USBCMD_SUTW_SHIFT|macro|USBC_UH1_USBCMD_SUTW_SHIFT
DECL|USBC_UH1_USBCMD|macro|USBC_UH1_USBCMD
DECL|USBC_UH1_USBINTR_AAE_MASK|macro|USBC_UH1_USBINTR_AAE_MASK
DECL|USBC_UH1_USBINTR_AAE_SHIFT|macro|USBC_UH1_USBINTR_AAE_SHIFT
DECL|USBC_UH1_USBINTR_FRE_MASK|macro|USBC_UH1_USBINTR_FRE_MASK
DECL|USBC_UH1_USBINTR_FRE_SHIFT|macro|USBC_UH1_USBINTR_FRE_SHIFT
DECL|USBC_UH1_USBINTR_NAKE_MASK|macro|USBC_UH1_USBINTR_NAKE_MASK
DECL|USBC_UH1_USBINTR_NAKE_SHIFT|macro|USBC_UH1_USBINTR_NAKE_SHIFT
DECL|USBC_UH1_USBINTR_PCE_MASK|macro|USBC_UH1_USBINTR_PCE_MASK
DECL|USBC_UH1_USBINTR_PCE_SHIFT|macro|USBC_UH1_USBINTR_PCE_SHIFT
DECL|USBC_UH1_USBINTR_REG|macro|USBC_UH1_USBINTR_REG
DECL|USBC_UH1_USBINTR_SEE_MASK|macro|USBC_UH1_USBINTR_SEE_MASK
DECL|USBC_UH1_USBINTR_SEE_SHIFT|macro|USBC_UH1_USBINTR_SEE_SHIFT
DECL|USBC_UH1_USBINTR_SLE_MASK|macro|USBC_UH1_USBINTR_SLE_MASK
DECL|USBC_UH1_USBINTR_SLE_SHIFT|macro|USBC_UH1_USBINTR_SLE_SHIFT
DECL|USBC_UH1_USBINTR_SRE_MASK|macro|USBC_UH1_USBINTR_SRE_MASK
DECL|USBC_UH1_USBINTR_SRE_SHIFT|macro|USBC_UH1_USBINTR_SRE_SHIFT
DECL|USBC_UH1_USBINTR_TIE0_MASK|macro|USBC_UH1_USBINTR_TIE0_MASK
DECL|USBC_UH1_USBINTR_TIE0_SHIFT|macro|USBC_UH1_USBINTR_TIE0_SHIFT
DECL|USBC_UH1_USBINTR_TIE1_MASK|macro|USBC_UH1_USBINTR_TIE1_MASK
DECL|USBC_UH1_USBINTR_TIE1_SHIFT|macro|USBC_UH1_USBINTR_TIE1_SHIFT
DECL|USBC_UH1_USBINTR_UAIE_MASK|macro|USBC_UH1_USBINTR_UAIE_MASK
DECL|USBC_UH1_USBINTR_UAIE_SHIFT|macro|USBC_UH1_USBINTR_UAIE_SHIFT
DECL|USBC_UH1_USBINTR_UEE_MASK|macro|USBC_UH1_USBINTR_UEE_MASK
DECL|USBC_UH1_USBINTR_UEE_SHIFT|macro|USBC_UH1_USBINTR_UEE_SHIFT
DECL|USBC_UH1_USBINTR_UE_MASK|macro|USBC_UH1_USBINTR_UE_MASK
DECL|USBC_UH1_USBINTR_UE_SHIFT|macro|USBC_UH1_USBINTR_UE_SHIFT
DECL|USBC_UH1_USBINTR_ULPIE_MASK|macro|USBC_UH1_USBINTR_ULPIE_MASK
DECL|USBC_UH1_USBINTR_ULPIE_SHIFT|macro|USBC_UH1_USBINTR_ULPIE_SHIFT
DECL|USBC_UH1_USBINTR_UPIE_MASK|macro|USBC_UH1_USBINTR_UPIE_MASK
DECL|USBC_UH1_USBINTR_UPIE_SHIFT|macro|USBC_UH1_USBINTR_UPIE_SHIFT
DECL|USBC_UH1_USBINTR_URE_MASK|macro|USBC_UH1_USBINTR_URE_MASK
DECL|USBC_UH1_USBINTR_URE_SHIFT|macro|USBC_UH1_USBINTR_URE_SHIFT
DECL|USBC_UH1_USBINTR|macro|USBC_UH1_USBINTR
DECL|USBC_UH1_USBMODE_CM_MASK|macro|USBC_UH1_USBMODE_CM_MASK
DECL|USBC_UH1_USBMODE_CM_SHIFT|macro|USBC_UH1_USBMODE_CM_SHIFT
DECL|USBC_UH1_USBMODE_CM|macro|USBC_UH1_USBMODE_CM
DECL|USBC_UH1_USBMODE_ES_MASK|macro|USBC_UH1_USBMODE_ES_MASK
DECL|USBC_UH1_USBMODE_ES_SHIFT|macro|USBC_UH1_USBMODE_ES_SHIFT
DECL|USBC_UH1_USBMODE_REG|macro|USBC_UH1_USBMODE_REG
DECL|USBC_UH1_USBMODE_SDIS_MASK|macro|USBC_UH1_USBMODE_SDIS_MASK
DECL|USBC_UH1_USBMODE_SDIS_SHIFT|macro|USBC_UH1_USBMODE_SDIS_SHIFT
DECL|USBC_UH1_USBMODE_SLOM_MASK|macro|USBC_UH1_USBMODE_SLOM_MASK
DECL|USBC_UH1_USBMODE_SLOM_SHIFT|macro|USBC_UH1_USBMODE_SLOM_SHIFT
DECL|USBC_UH1_USBMODE|macro|USBC_UH1_USBMODE
DECL|USBC_UH1_USBSTS_AAI_MASK|macro|USBC_UH1_USBSTS_AAI_MASK
DECL|USBC_UH1_USBSTS_AAI_SHIFT|macro|USBC_UH1_USBSTS_AAI_SHIFT
DECL|USBC_UH1_USBSTS_AS_MASK|macro|USBC_UH1_USBSTS_AS_MASK
DECL|USBC_UH1_USBSTS_AS_SHIFT|macro|USBC_UH1_USBSTS_AS_SHIFT
DECL|USBC_UH1_USBSTS_FRI_MASK|macro|USBC_UH1_USBSTS_FRI_MASK
DECL|USBC_UH1_USBSTS_FRI_SHIFT|macro|USBC_UH1_USBSTS_FRI_SHIFT
DECL|USBC_UH1_USBSTS_HCH_MASK|macro|USBC_UH1_USBSTS_HCH_MASK
DECL|USBC_UH1_USBSTS_HCH_SHIFT|macro|USBC_UH1_USBSTS_HCH_SHIFT
DECL|USBC_UH1_USBSTS_NAKI_MASK|macro|USBC_UH1_USBSTS_NAKI_MASK
DECL|USBC_UH1_USBSTS_NAKI_SHIFT|macro|USBC_UH1_USBSTS_NAKI_SHIFT
DECL|USBC_UH1_USBSTS_PCI_MASK|macro|USBC_UH1_USBSTS_PCI_MASK
DECL|USBC_UH1_USBSTS_PCI_SHIFT|macro|USBC_UH1_USBSTS_PCI_SHIFT
DECL|USBC_UH1_USBSTS_PS_MASK|macro|USBC_UH1_USBSTS_PS_MASK
DECL|USBC_UH1_USBSTS_PS_SHIFT|macro|USBC_UH1_USBSTS_PS_SHIFT
DECL|USBC_UH1_USBSTS_RCL_MASK|macro|USBC_UH1_USBSTS_RCL_MASK
DECL|USBC_UH1_USBSTS_RCL_SHIFT|macro|USBC_UH1_USBSTS_RCL_SHIFT
DECL|USBC_UH1_USBSTS_REG|macro|USBC_UH1_USBSTS_REG
DECL|USBC_UH1_USBSTS_SEI_MASK|macro|USBC_UH1_USBSTS_SEI_MASK
DECL|USBC_UH1_USBSTS_SEI_SHIFT|macro|USBC_UH1_USBSTS_SEI_SHIFT
DECL|USBC_UH1_USBSTS_SLI_MASK|macro|USBC_UH1_USBSTS_SLI_MASK
DECL|USBC_UH1_USBSTS_SLI_SHIFT|macro|USBC_UH1_USBSTS_SLI_SHIFT
DECL|USBC_UH1_USBSTS_SRI_MASK|macro|USBC_UH1_USBSTS_SRI_MASK
DECL|USBC_UH1_USBSTS_SRI_SHIFT|macro|USBC_UH1_USBSTS_SRI_SHIFT
DECL|USBC_UH1_USBSTS_TI0_MASK|macro|USBC_UH1_USBSTS_TI0_MASK
DECL|USBC_UH1_USBSTS_TI0_SHIFT|macro|USBC_UH1_USBSTS_TI0_SHIFT
DECL|USBC_UH1_USBSTS_TI1_MASK|macro|USBC_UH1_USBSTS_TI1_MASK
DECL|USBC_UH1_USBSTS_TI1_SHIFT|macro|USBC_UH1_USBSTS_TI1_SHIFT
DECL|USBC_UH1_USBSTS_UEI_MASK|macro|USBC_UH1_USBSTS_UEI_MASK
DECL|USBC_UH1_USBSTS_UEI_SHIFT|macro|USBC_UH1_USBSTS_UEI_SHIFT
DECL|USBC_UH1_USBSTS_UI_MASK|macro|USBC_UH1_USBSTS_UI_MASK
DECL|USBC_UH1_USBSTS_UI_SHIFT|macro|USBC_UH1_USBSTS_UI_SHIFT
DECL|USBC_UH1_USBSTS_ULPII_MASK|macro|USBC_UH1_USBSTS_ULPII_MASK
DECL|USBC_UH1_USBSTS_ULPII_SHIFT|macro|USBC_UH1_USBSTS_ULPII_SHIFT
DECL|USBC_UH1_USBSTS_URI_MASK|macro|USBC_UH1_USBSTS_URI_MASK
DECL|USBC_UH1_USBSTS_URI_SHIFT|macro|USBC_UH1_USBSTS_URI_SHIFT
DECL|USBC_UH1_USBSTS|macro|USBC_UH1_USBSTS
DECL|USBC_UOG1_ASYNCLISTADDR_ASYBASE_MASK|macro|USBC_UOG1_ASYNCLISTADDR_ASYBASE_MASK
DECL|USBC_UOG1_ASYNCLISTADDR_ASYBASE_SHIFT|macro|USBC_UOG1_ASYNCLISTADDR_ASYBASE_SHIFT
DECL|USBC_UOG1_ASYNCLISTADDR_ASYBASE|macro|USBC_UOG1_ASYNCLISTADDR_ASYBASE
DECL|USBC_UOG1_ASYNCLISTADDR_REG|macro|USBC_UOG1_ASYNCLISTADDR_REG
DECL|USBC_UOG1_ASYNCLISTADDR|macro|USBC_UOG1_ASYNCLISTADDR
DECL|USBC_UOG1_BURSTSIZE_REG|macro|USBC_UOG1_BURSTSIZE_REG
DECL|USBC_UOG1_BURSTSIZE_RXPBURST_MASK|macro|USBC_UOG1_BURSTSIZE_RXPBURST_MASK
DECL|USBC_UOG1_BURSTSIZE_RXPBURST_SHIFT|macro|USBC_UOG1_BURSTSIZE_RXPBURST_SHIFT
DECL|USBC_UOG1_BURSTSIZE_RXPBURST|macro|USBC_UOG1_BURSTSIZE_RXPBURST
DECL|USBC_UOG1_BURSTSIZE_TXPBURST_MASK|macro|USBC_UOG1_BURSTSIZE_TXPBURST_MASK
DECL|USBC_UOG1_BURSTSIZE_TXPBURST_SHIFT|macro|USBC_UOG1_BURSTSIZE_TXPBURST_SHIFT
DECL|USBC_UOG1_BURSTSIZE_TXPBURST|macro|USBC_UOG1_BURSTSIZE_TXPBURST
DECL|USBC_UOG1_BURSTSIZE|macro|USBC_UOG1_BURSTSIZE
DECL|USBC_UOG1_CAPLENGTH_CAPLENGTH_MASK|macro|USBC_UOG1_CAPLENGTH_CAPLENGTH_MASK
DECL|USBC_UOG1_CAPLENGTH_CAPLENGTH_SHIFT|macro|USBC_UOG1_CAPLENGTH_CAPLENGTH_SHIFT
DECL|USBC_UOG1_CAPLENGTH_CAPLENGTH|macro|USBC_UOG1_CAPLENGTH_CAPLENGTH
DECL|USBC_UOG1_CAPLENGTH_REG|macro|USBC_UOG1_CAPLENGTH_REG
DECL|USBC_UOG1_CAPLENGTH|macro|USBC_UOG1_CAPLENGTH
DECL|USBC_UOG1_CONFIGFLAG_CF_MASK|macro|USBC_UOG1_CONFIGFLAG_CF_MASK
DECL|USBC_UOG1_CONFIGFLAG_CF_SHIFT|macro|USBC_UOG1_CONFIGFLAG_CF_SHIFT
DECL|USBC_UOG1_CONFIGFLAG_REG|macro|USBC_UOG1_CONFIGFLAG_REG
DECL|USBC_UOG1_CONFIGFLAG|macro|USBC_UOG1_CONFIGFLAG
DECL|USBC_UOG1_DCCPARAMS_DC_MASK|macro|USBC_UOG1_DCCPARAMS_DC_MASK
DECL|USBC_UOG1_DCCPARAMS_DC_SHIFT|macro|USBC_UOG1_DCCPARAMS_DC_SHIFT
DECL|USBC_UOG1_DCCPARAMS_DEN_MASK|macro|USBC_UOG1_DCCPARAMS_DEN_MASK
DECL|USBC_UOG1_DCCPARAMS_DEN_SHIFT|macro|USBC_UOG1_DCCPARAMS_DEN_SHIFT
DECL|USBC_UOG1_DCCPARAMS_DEN|macro|USBC_UOG1_DCCPARAMS_DEN
DECL|USBC_UOG1_DCCPARAMS_HC_MASK|macro|USBC_UOG1_DCCPARAMS_HC_MASK
DECL|USBC_UOG1_DCCPARAMS_HC_SHIFT|macro|USBC_UOG1_DCCPARAMS_HC_SHIFT
DECL|USBC_UOG1_DCCPARAMS_REG|macro|USBC_UOG1_DCCPARAMS_REG
DECL|USBC_UOG1_DCCPARAMS|macro|USBC_UOG1_DCCPARAMS
DECL|USBC_UOG1_DCIVERSION_DCIVERSION_MASK|macro|USBC_UOG1_DCIVERSION_DCIVERSION_MASK
DECL|USBC_UOG1_DCIVERSION_DCIVERSION_SHIFT|macro|USBC_UOG1_DCIVERSION_DCIVERSION_SHIFT
DECL|USBC_UOG1_DCIVERSION_DCIVERSION|macro|USBC_UOG1_DCIVERSION_DCIVERSION
DECL|USBC_UOG1_DCIVERSION_REG|macro|USBC_UOG1_DCIVERSION_REG
DECL|USBC_UOG1_DCIVERSION|macro|USBC_UOG1_DCIVERSION
DECL|USBC_UOG1_DEVICEADDR_REG|macro|USBC_UOG1_DEVICEADDR_REG
DECL|USBC_UOG1_DEVICEADDR_USBADRA_MASK|macro|USBC_UOG1_DEVICEADDR_USBADRA_MASK
DECL|USBC_UOG1_DEVICEADDR_USBADRA_SHIFT|macro|USBC_UOG1_DEVICEADDR_USBADRA_SHIFT
DECL|USBC_UOG1_DEVICEADDR_USBADR_MASK|macro|USBC_UOG1_DEVICEADDR_USBADR_MASK
DECL|USBC_UOG1_DEVICEADDR_USBADR_SHIFT|macro|USBC_UOG1_DEVICEADDR_USBADR_SHIFT
DECL|USBC_UOG1_DEVICEADDR_USBADR|macro|USBC_UOG1_DEVICEADDR_USBADR
DECL|USBC_UOG1_DEVICEADDR|macro|USBC_UOG1_DEVICEADDR
DECL|USBC_UOG1_ENDPTCOMPLETE_ERCE_MASK|macro|USBC_UOG1_ENDPTCOMPLETE_ERCE_MASK
DECL|USBC_UOG1_ENDPTCOMPLETE_ERCE_SHIFT|macro|USBC_UOG1_ENDPTCOMPLETE_ERCE_SHIFT
DECL|USBC_UOG1_ENDPTCOMPLETE_ERCE|macro|USBC_UOG1_ENDPTCOMPLETE_ERCE
DECL|USBC_UOG1_ENDPTCOMPLETE_ETCE_MASK|macro|USBC_UOG1_ENDPTCOMPLETE_ETCE_MASK
DECL|USBC_UOG1_ENDPTCOMPLETE_ETCE_SHIFT|macro|USBC_UOG1_ENDPTCOMPLETE_ETCE_SHIFT
DECL|USBC_UOG1_ENDPTCOMPLETE_ETCE|macro|USBC_UOG1_ENDPTCOMPLETE_ETCE
DECL|USBC_UOG1_ENDPTCOMPLETE_REG|macro|USBC_UOG1_ENDPTCOMPLETE_REG
DECL|USBC_UOG1_ENDPTCOMPLETE|macro|USBC_UOG1_ENDPTCOMPLETE
DECL|USBC_UOG1_ENDPTCTRL0_REG|macro|USBC_UOG1_ENDPTCTRL0_REG
DECL|USBC_UOG1_ENDPTCTRL0_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL0_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL0_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL0_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL0_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL0_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL0_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL0_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL0_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL0_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL0_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL0_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL0_RXT|macro|USBC_UOG1_ENDPTCTRL0_RXT
DECL|USBC_UOG1_ENDPTCTRL0_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL0_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL0_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL0_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL0_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL0_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL0_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL0_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL0_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL0_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL0_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL0_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL0_TXT|macro|USBC_UOG1_ENDPTCTRL0_TXT
DECL|USBC_UOG1_ENDPTCTRL0|macro|USBC_UOG1_ENDPTCTRL0
DECL|USBC_UOG1_ENDPTCTRL1_REG|macro|USBC_UOG1_ENDPTCTRL1_REG
DECL|USBC_UOG1_ENDPTCTRL1_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL1_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL1_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL1_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL1_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL1_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL1_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL1_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL1_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL1_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL1_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL1_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL1_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_RXT|macro|USBC_UOG1_ENDPTCTRL1_RXT
DECL|USBC_UOG1_ENDPTCTRL1_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL1_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL1_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL1_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL1_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL1_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL1_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL1_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL1_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL1_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL1_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL1_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL1_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL1_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL1_TXT|macro|USBC_UOG1_ENDPTCTRL1_TXT
DECL|USBC_UOG1_ENDPTCTRL1|macro|USBC_UOG1_ENDPTCTRL1
DECL|USBC_UOG1_ENDPTCTRL2_REG|macro|USBC_UOG1_ENDPTCTRL2_REG
DECL|USBC_UOG1_ENDPTCTRL2_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL2_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL2_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL2_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL2_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL2_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL2_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL2_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL2_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL2_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL2_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL2_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL2_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_RXT|macro|USBC_UOG1_ENDPTCTRL2_RXT
DECL|USBC_UOG1_ENDPTCTRL2_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL2_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL2_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL2_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL2_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL2_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL2_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL2_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL2_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL2_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL2_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL2_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL2_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL2_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL2_TXT|macro|USBC_UOG1_ENDPTCTRL2_TXT
DECL|USBC_UOG1_ENDPTCTRL2|macro|USBC_UOG1_ENDPTCTRL2
DECL|USBC_UOG1_ENDPTCTRL3_REG|macro|USBC_UOG1_ENDPTCTRL3_REG
DECL|USBC_UOG1_ENDPTCTRL3_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL3_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL3_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL3_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL3_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL3_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL3_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL3_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL3_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL3_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL3_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL3_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL3_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_RXT|macro|USBC_UOG1_ENDPTCTRL3_RXT
DECL|USBC_UOG1_ENDPTCTRL3_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL3_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL3_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL3_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL3_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL3_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL3_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL3_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL3_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL3_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL3_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL3_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL3_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL3_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL3_TXT|macro|USBC_UOG1_ENDPTCTRL3_TXT
DECL|USBC_UOG1_ENDPTCTRL3|macro|USBC_UOG1_ENDPTCTRL3
DECL|USBC_UOG1_ENDPTCTRL4_REG|macro|USBC_UOG1_ENDPTCTRL4_REG
DECL|USBC_UOG1_ENDPTCTRL4_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL4_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL4_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL4_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL4_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL4_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL4_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL4_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL4_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL4_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL4_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL4_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL4_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_RXT|macro|USBC_UOG1_ENDPTCTRL4_RXT
DECL|USBC_UOG1_ENDPTCTRL4_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL4_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL4_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL4_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL4_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL4_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL4_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL4_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL4_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL4_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL4_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL4_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL4_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL4_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL4_TXT|macro|USBC_UOG1_ENDPTCTRL4_TXT
DECL|USBC_UOG1_ENDPTCTRL4|macro|USBC_UOG1_ENDPTCTRL4
DECL|USBC_UOG1_ENDPTCTRL5_REG|macro|USBC_UOG1_ENDPTCTRL5_REG
DECL|USBC_UOG1_ENDPTCTRL5_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL5_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL5_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL5_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL5_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL5_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL5_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL5_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL5_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL5_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL5_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL5_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL5_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_RXT|macro|USBC_UOG1_ENDPTCTRL5_RXT
DECL|USBC_UOG1_ENDPTCTRL5_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL5_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL5_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL5_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL5_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL5_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL5_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL5_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL5_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL5_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL5_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL5_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL5_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL5_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL5_TXT|macro|USBC_UOG1_ENDPTCTRL5_TXT
DECL|USBC_UOG1_ENDPTCTRL5|macro|USBC_UOG1_ENDPTCTRL5
DECL|USBC_UOG1_ENDPTCTRL6_REG|macro|USBC_UOG1_ENDPTCTRL6_REG
DECL|USBC_UOG1_ENDPTCTRL6_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL6_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL6_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL6_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL6_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL6_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL6_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL6_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL6_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL6_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL6_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL6_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL6_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_RXT|macro|USBC_UOG1_ENDPTCTRL6_RXT
DECL|USBC_UOG1_ENDPTCTRL6_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL6_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL6_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL6_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL6_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL6_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL6_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL6_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL6_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL6_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL6_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL6_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL6_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL6_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL6_TXT|macro|USBC_UOG1_ENDPTCTRL6_TXT
DECL|USBC_UOG1_ENDPTCTRL6|macro|USBC_UOG1_ENDPTCTRL6
DECL|USBC_UOG1_ENDPTCTRL7_REG|macro|USBC_UOG1_ENDPTCTRL7_REG
DECL|USBC_UOG1_ENDPTCTRL7_RXD_MASK|macro|USBC_UOG1_ENDPTCTRL7_RXD_MASK
DECL|USBC_UOG1_ENDPTCTRL7_RXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_RXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_RXE_MASK|macro|USBC_UOG1_ENDPTCTRL7_RXE_MASK
DECL|USBC_UOG1_ENDPTCTRL7_RXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_RXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_RXI_MASK|macro|USBC_UOG1_ENDPTCTRL7_RXI_MASK
DECL|USBC_UOG1_ENDPTCTRL7_RXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_RXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_RXR_MASK|macro|USBC_UOG1_ENDPTCTRL7_RXR_MASK
DECL|USBC_UOG1_ENDPTCTRL7_RXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_RXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_RXS_MASK|macro|USBC_UOG1_ENDPTCTRL7_RXS_MASK
DECL|USBC_UOG1_ENDPTCTRL7_RXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_RXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_RXT_MASK|macro|USBC_UOG1_ENDPTCTRL7_RXT_MASK
DECL|USBC_UOG1_ENDPTCTRL7_RXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_RXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_RXT|macro|USBC_UOG1_ENDPTCTRL7_RXT
DECL|USBC_UOG1_ENDPTCTRL7_TXD_MASK|macro|USBC_UOG1_ENDPTCTRL7_TXD_MASK
DECL|USBC_UOG1_ENDPTCTRL7_TXD_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_TXD_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_TXE_MASK|macro|USBC_UOG1_ENDPTCTRL7_TXE_MASK
DECL|USBC_UOG1_ENDPTCTRL7_TXE_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_TXE_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_TXI_MASK|macro|USBC_UOG1_ENDPTCTRL7_TXI_MASK
DECL|USBC_UOG1_ENDPTCTRL7_TXI_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_TXI_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_TXR_MASK|macro|USBC_UOG1_ENDPTCTRL7_TXR_MASK
DECL|USBC_UOG1_ENDPTCTRL7_TXR_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_TXR_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_TXS_MASK|macro|USBC_UOG1_ENDPTCTRL7_TXS_MASK
DECL|USBC_UOG1_ENDPTCTRL7_TXS_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_TXS_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_TXT_MASK|macro|USBC_UOG1_ENDPTCTRL7_TXT_MASK
DECL|USBC_UOG1_ENDPTCTRL7_TXT_SHIFT|macro|USBC_UOG1_ENDPTCTRL7_TXT_SHIFT
DECL|USBC_UOG1_ENDPTCTRL7_TXT|macro|USBC_UOG1_ENDPTCTRL7_TXT
DECL|USBC_UOG1_ENDPTCTRL7|macro|USBC_UOG1_ENDPTCTRL7
DECL|USBC_UOG1_ENDPTFLUSH_FERB_MASK|macro|USBC_UOG1_ENDPTFLUSH_FERB_MASK
DECL|USBC_UOG1_ENDPTFLUSH_FERB_SHIFT|macro|USBC_UOG1_ENDPTFLUSH_FERB_SHIFT
DECL|USBC_UOG1_ENDPTFLUSH_FERB|macro|USBC_UOG1_ENDPTFLUSH_FERB
DECL|USBC_UOG1_ENDPTFLUSH_FETB_MASK|macro|USBC_UOG1_ENDPTFLUSH_FETB_MASK
DECL|USBC_UOG1_ENDPTFLUSH_FETB_SHIFT|macro|USBC_UOG1_ENDPTFLUSH_FETB_SHIFT
DECL|USBC_UOG1_ENDPTFLUSH_FETB|macro|USBC_UOG1_ENDPTFLUSH_FETB
DECL|USBC_UOG1_ENDPTFLUSH_REG|macro|USBC_UOG1_ENDPTFLUSH_REG
DECL|USBC_UOG1_ENDPTFLUSH|macro|USBC_UOG1_ENDPTFLUSH
DECL|USBC_UOG1_ENDPTLISTADDR_EPBASE_MASK|macro|USBC_UOG1_ENDPTLISTADDR_EPBASE_MASK
DECL|USBC_UOG1_ENDPTLISTADDR_EPBASE_SHIFT|macro|USBC_UOG1_ENDPTLISTADDR_EPBASE_SHIFT
DECL|USBC_UOG1_ENDPTLISTADDR_EPBASE|macro|USBC_UOG1_ENDPTLISTADDR_EPBASE
DECL|USBC_UOG1_ENDPTLISTADDR_REG|macro|USBC_UOG1_ENDPTLISTADDR_REG
DECL|USBC_UOG1_ENDPTLISTADDR|macro|USBC_UOG1_ENDPTLISTADDR
DECL|USBC_UOG1_ENDPTNAKEN_EPRNE_MASK|macro|USBC_UOG1_ENDPTNAKEN_EPRNE_MASK
DECL|USBC_UOG1_ENDPTNAKEN_EPRNE_SHIFT|macro|USBC_UOG1_ENDPTNAKEN_EPRNE_SHIFT
DECL|USBC_UOG1_ENDPTNAKEN_EPRNE|macro|USBC_UOG1_ENDPTNAKEN_EPRNE
DECL|USBC_UOG1_ENDPTNAKEN_EPTNE_MASK|macro|USBC_UOG1_ENDPTNAKEN_EPTNE_MASK
DECL|USBC_UOG1_ENDPTNAKEN_EPTNE_SHIFT|macro|USBC_UOG1_ENDPTNAKEN_EPTNE_SHIFT
DECL|USBC_UOG1_ENDPTNAKEN_EPTNE|macro|USBC_UOG1_ENDPTNAKEN_EPTNE
DECL|USBC_UOG1_ENDPTNAKEN_REG|macro|USBC_UOG1_ENDPTNAKEN_REG
DECL|USBC_UOG1_ENDPTNAKEN|macro|USBC_UOG1_ENDPTNAKEN
DECL|USBC_UOG1_ENDPTNAK_EPRN_MASK|macro|USBC_UOG1_ENDPTNAK_EPRN_MASK
DECL|USBC_UOG1_ENDPTNAK_EPRN_SHIFT|macro|USBC_UOG1_ENDPTNAK_EPRN_SHIFT
DECL|USBC_UOG1_ENDPTNAK_EPRN|macro|USBC_UOG1_ENDPTNAK_EPRN
DECL|USBC_UOG1_ENDPTNAK_EPTN_MASK|macro|USBC_UOG1_ENDPTNAK_EPTN_MASK
DECL|USBC_UOG1_ENDPTNAK_EPTN_SHIFT|macro|USBC_UOG1_ENDPTNAK_EPTN_SHIFT
DECL|USBC_UOG1_ENDPTNAK_EPTN|macro|USBC_UOG1_ENDPTNAK_EPTN
DECL|USBC_UOG1_ENDPTNAK_REG|macro|USBC_UOG1_ENDPTNAK_REG
DECL|USBC_UOG1_ENDPTNAK|macro|USBC_UOG1_ENDPTNAK
DECL|USBC_UOG1_ENDPTPRIME_PERB_MASK|macro|USBC_UOG1_ENDPTPRIME_PERB_MASK
DECL|USBC_UOG1_ENDPTPRIME_PERB_SHIFT|macro|USBC_UOG1_ENDPTPRIME_PERB_SHIFT
DECL|USBC_UOG1_ENDPTPRIME_PERB|macro|USBC_UOG1_ENDPTPRIME_PERB
DECL|USBC_UOG1_ENDPTPRIME_PETB_MASK|macro|USBC_UOG1_ENDPTPRIME_PETB_MASK
DECL|USBC_UOG1_ENDPTPRIME_PETB_SHIFT|macro|USBC_UOG1_ENDPTPRIME_PETB_SHIFT
DECL|USBC_UOG1_ENDPTPRIME_PETB|macro|USBC_UOG1_ENDPTPRIME_PETB
DECL|USBC_UOG1_ENDPTPRIME_REG|macro|USBC_UOG1_ENDPTPRIME_REG
DECL|USBC_UOG1_ENDPTPRIME|macro|USBC_UOG1_ENDPTPRIME
DECL|USBC_UOG1_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK|macro|USBC_UOG1_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
DECL|USBC_UOG1_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT|macro|USBC_UOG1_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
DECL|USBC_UOG1_ENDPTSETUPSTAT_ENDPTSETUPSTAT|macro|USBC_UOG1_ENDPTSETUPSTAT_ENDPTSETUPSTAT
DECL|USBC_UOG1_ENDPTSETUPSTAT_REG|macro|USBC_UOG1_ENDPTSETUPSTAT_REG
DECL|USBC_UOG1_ENDPTSETUPSTAT|macro|USBC_UOG1_ENDPTSETUPSTAT
DECL|USBC_UOG1_ENDPTSTAT_ERBR_MASK|macro|USBC_UOG1_ENDPTSTAT_ERBR_MASK
DECL|USBC_UOG1_ENDPTSTAT_ERBR_SHIFT|macro|USBC_UOG1_ENDPTSTAT_ERBR_SHIFT
DECL|USBC_UOG1_ENDPTSTAT_ERBR|macro|USBC_UOG1_ENDPTSTAT_ERBR
DECL|USBC_UOG1_ENDPTSTAT_ETBR_MASK|macro|USBC_UOG1_ENDPTSTAT_ETBR_MASK
DECL|USBC_UOG1_ENDPTSTAT_ETBR_SHIFT|macro|USBC_UOG1_ENDPTSTAT_ETBR_SHIFT
DECL|USBC_UOG1_ENDPTSTAT_ETBR|macro|USBC_UOG1_ENDPTSTAT_ETBR
DECL|USBC_UOG1_ENDPTSTAT_REG|macro|USBC_UOG1_ENDPTSTAT_REG
DECL|USBC_UOG1_ENDPTSTAT|macro|USBC_UOG1_ENDPTSTAT
DECL|USBC_UOG1_FRINDEX_FRINDEX_MASK|macro|USBC_UOG1_FRINDEX_FRINDEX_MASK
DECL|USBC_UOG1_FRINDEX_FRINDEX_SHIFT|macro|USBC_UOG1_FRINDEX_FRINDEX_SHIFT
DECL|USBC_UOG1_FRINDEX_FRINDEX|macro|USBC_UOG1_FRINDEX_FRINDEX
DECL|USBC_UOG1_FRINDEX_REG|macro|USBC_UOG1_FRINDEX_REG
DECL|USBC_UOG1_FRINDEX|macro|USBC_UOG1_FRINDEX
DECL|USBC_UOG1_GPTIMER0CTRL_GPTCNT_MASK|macro|USBC_UOG1_GPTIMER0CTRL_GPTCNT_MASK
DECL|USBC_UOG1_GPTIMER0CTRL_GPTCNT_SHIFT|macro|USBC_UOG1_GPTIMER0CTRL_GPTCNT_SHIFT
DECL|USBC_UOG1_GPTIMER0CTRL_GPTCNT|macro|USBC_UOG1_GPTIMER0CTRL_GPTCNT
DECL|USBC_UOG1_GPTIMER0CTRL_GPTMODE_MASK|macro|USBC_UOG1_GPTIMER0CTRL_GPTMODE_MASK
DECL|USBC_UOG1_GPTIMER0CTRL_GPTMODE_SHIFT|macro|USBC_UOG1_GPTIMER0CTRL_GPTMODE_SHIFT
DECL|USBC_UOG1_GPTIMER0CTRL_GPTRST_MASK|macro|USBC_UOG1_GPTIMER0CTRL_GPTRST_MASK
DECL|USBC_UOG1_GPTIMER0CTRL_GPTRST_SHIFT|macro|USBC_UOG1_GPTIMER0CTRL_GPTRST_SHIFT
DECL|USBC_UOG1_GPTIMER0CTRL_GPTRUN_MASK|macro|USBC_UOG1_GPTIMER0CTRL_GPTRUN_MASK
DECL|USBC_UOG1_GPTIMER0CTRL_GPTRUN_SHIFT|macro|USBC_UOG1_GPTIMER0CTRL_GPTRUN_SHIFT
DECL|USBC_UOG1_GPTIMER0CTRL_REG|macro|USBC_UOG1_GPTIMER0CTRL_REG
DECL|USBC_UOG1_GPTIMER0CTRL|macro|USBC_UOG1_GPTIMER0CTRL
DECL|USBC_UOG1_GPTIMER0LD_GPTLD_MASK|macro|USBC_UOG1_GPTIMER0LD_GPTLD_MASK
DECL|USBC_UOG1_GPTIMER0LD_GPTLD_SHIFT|macro|USBC_UOG1_GPTIMER0LD_GPTLD_SHIFT
DECL|USBC_UOG1_GPTIMER0LD_GPTLD|macro|USBC_UOG1_GPTIMER0LD_GPTLD
DECL|USBC_UOG1_GPTIMER0LD_REG|macro|USBC_UOG1_GPTIMER0LD_REG
DECL|USBC_UOG1_GPTIMER0LD|macro|USBC_UOG1_GPTIMER0LD
DECL|USBC_UOG1_GPTIMER1CTRL_GPTCNT_MASK|macro|USBC_UOG1_GPTIMER1CTRL_GPTCNT_MASK
DECL|USBC_UOG1_GPTIMER1CTRL_GPTCNT_SHIFT|macro|USBC_UOG1_GPTIMER1CTRL_GPTCNT_SHIFT
DECL|USBC_UOG1_GPTIMER1CTRL_GPTCNT|macro|USBC_UOG1_GPTIMER1CTRL_GPTCNT
DECL|USBC_UOG1_GPTIMER1CTRL_GPTMODE_MASK|macro|USBC_UOG1_GPTIMER1CTRL_GPTMODE_MASK
DECL|USBC_UOG1_GPTIMER1CTRL_GPTMODE_SHIFT|macro|USBC_UOG1_GPTIMER1CTRL_GPTMODE_SHIFT
DECL|USBC_UOG1_GPTIMER1CTRL_GPTRST_MASK|macro|USBC_UOG1_GPTIMER1CTRL_GPTRST_MASK
DECL|USBC_UOG1_GPTIMER1CTRL_GPTRST_SHIFT|macro|USBC_UOG1_GPTIMER1CTRL_GPTRST_SHIFT
DECL|USBC_UOG1_GPTIMER1CTRL_GPTRUN_MASK|macro|USBC_UOG1_GPTIMER1CTRL_GPTRUN_MASK
DECL|USBC_UOG1_GPTIMER1CTRL_GPTRUN_SHIFT|macro|USBC_UOG1_GPTIMER1CTRL_GPTRUN_SHIFT
DECL|USBC_UOG1_GPTIMER1CTRL_REG|macro|USBC_UOG1_GPTIMER1CTRL_REG
DECL|USBC_UOG1_GPTIMER1CTRL|macro|USBC_UOG1_GPTIMER1CTRL
DECL|USBC_UOG1_GPTIMER1LD_GPTLD_MASK|macro|USBC_UOG1_GPTIMER1LD_GPTLD_MASK
DECL|USBC_UOG1_GPTIMER1LD_GPTLD_SHIFT|macro|USBC_UOG1_GPTIMER1LD_GPTLD_SHIFT
DECL|USBC_UOG1_GPTIMER1LD_GPTLD|macro|USBC_UOG1_GPTIMER1LD_GPTLD
DECL|USBC_UOG1_GPTIMER1LD_REG|macro|USBC_UOG1_GPTIMER1LD_REG
DECL|USBC_UOG1_GPTIMER1LD|macro|USBC_UOG1_GPTIMER1LD
DECL|USBC_UOG1_HCCPARAMS_ADC_MASK|macro|USBC_UOG1_HCCPARAMS_ADC_MASK
DECL|USBC_UOG1_HCCPARAMS_ADC_SHIFT|macro|USBC_UOG1_HCCPARAMS_ADC_SHIFT
DECL|USBC_UOG1_HCCPARAMS_ASP_MASK|macro|USBC_UOG1_HCCPARAMS_ASP_MASK
DECL|USBC_UOG1_HCCPARAMS_ASP_SHIFT|macro|USBC_UOG1_HCCPARAMS_ASP_SHIFT
DECL|USBC_UOG1_HCCPARAMS_EECP_MASK|macro|USBC_UOG1_HCCPARAMS_EECP_MASK
DECL|USBC_UOG1_HCCPARAMS_EECP_SHIFT|macro|USBC_UOG1_HCCPARAMS_EECP_SHIFT
DECL|USBC_UOG1_HCCPARAMS_EECP|macro|USBC_UOG1_HCCPARAMS_EECP
DECL|USBC_UOG1_HCCPARAMS_IST_MASK|macro|USBC_UOG1_HCCPARAMS_IST_MASK
DECL|USBC_UOG1_HCCPARAMS_IST_SHIFT|macro|USBC_UOG1_HCCPARAMS_IST_SHIFT
DECL|USBC_UOG1_HCCPARAMS_IST|macro|USBC_UOG1_HCCPARAMS_IST
DECL|USBC_UOG1_HCCPARAMS_PFL_MASK|macro|USBC_UOG1_HCCPARAMS_PFL_MASK
DECL|USBC_UOG1_HCCPARAMS_PFL_SHIFT|macro|USBC_UOG1_HCCPARAMS_PFL_SHIFT
DECL|USBC_UOG1_HCCPARAMS_REG|macro|USBC_UOG1_HCCPARAMS_REG
DECL|USBC_UOG1_HCCPARAMS|macro|USBC_UOG1_HCCPARAMS
DECL|USBC_UOG1_HCIVERSION_HCIVERSION_MASK|macro|USBC_UOG1_HCIVERSION_HCIVERSION_MASK
DECL|USBC_UOG1_HCIVERSION_HCIVERSION_SHIFT|macro|USBC_UOG1_HCIVERSION_HCIVERSION_SHIFT
DECL|USBC_UOG1_HCIVERSION_HCIVERSION|macro|USBC_UOG1_HCIVERSION_HCIVERSION
DECL|USBC_UOG1_HCIVERSION_REG|macro|USBC_UOG1_HCIVERSION_REG
DECL|USBC_UOG1_HCIVERSION|macro|USBC_UOG1_HCIVERSION
DECL|USBC_UOG1_HCSPARAMS_N_CC_MASK|macro|USBC_UOG1_HCSPARAMS_N_CC_MASK
DECL|USBC_UOG1_HCSPARAMS_N_CC_SHIFT|macro|USBC_UOG1_HCSPARAMS_N_CC_SHIFT
DECL|USBC_UOG1_HCSPARAMS_N_CC|macro|USBC_UOG1_HCSPARAMS_N_CC
DECL|USBC_UOG1_HCSPARAMS_N_PCC_MASK|macro|USBC_UOG1_HCSPARAMS_N_PCC_MASK
DECL|USBC_UOG1_HCSPARAMS_N_PCC_SHIFT|macro|USBC_UOG1_HCSPARAMS_N_PCC_SHIFT
DECL|USBC_UOG1_HCSPARAMS_N_PCC|macro|USBC_UOG1_HCSPARAMS_N_PCC
DECL|USBC_UOG1_HCSPARAMS_N_PORTS_MASK|macro|USBC_UOG1_HCSPARAMS_N_PORTS_MASK
DECL|USBC_UOG1_HCSPARAMS_N_PORTS_SHIFT|macro|USBC_UOG1_HCSPARAMS_N_PORTS_SHIFT
DECL|USBC_UOG1_HCSPARAMS_N_PORTS|macro|USBC_UOG1_HCSPARAMS_N_PORTS
DECL|USBC_UOG1_HCSPARAMS_N_PTT_MASK|macro|USBC_UOG1_HCSPARAMS_N_PTT_MASK
DECL|USBC_UOG1_HCSPARAMS_N_PTT_SHIFT|macro|USBC_UOG1_HCSPARAMS_N_PTT_SHIFT
DECL|USBC_UOG1_HCSPARAMS_N_PTT|macro|USBC_UOG1_HCSPARAMS_N_PTT
DECL|USBC_UOG1_HCSPARAMS_N_TT_MASK|macro|USBC_UOG1_HCSPARAMS_N_TT_MASK
DECL|USBC_UOG1_HCSPARAMS_N_TT_SHIFT|macro|USBC_UOG1_HCSPARAMS_N_TT_SHIFT
DECL|USBC_UOG1_HCSPARAMS_N_TT|macro|USBC_UOG1_HCSPARAMS_N_TT
DECL|USBC_UOG1_HCSPARAMS_PI_MASK|macro|USBC_UOG1_HCSPARAMS_PI_MASK
DECL|USBC_UOG1_HCSPARAMS_PI_SHIFT|macro|USBC_UOG1_HCSPARAMS_PI_SHIFT
DECL|USBC_UOG1_HCSPARAMS_PPC_MASK|macro|USBC_UOG1_HCSPARAMS_PPC_MASK
DECL|USBC_UOG1_HCSPARAMS_PPC_SHIFT|macro|USBC_UOG1_HCSPARAMS_PPC_SHIFT
DECL|USBC_UOG1_HCSPARAMS_REG|macro|USBC_UOG1_HCSPARAMS_REG
DECL|USBC_UOG1_HCSPARAMS|macro|USBC_UOG1_HCSPARAMS
DECL|USBC_UOG1_HWDEVICE_DC_MASK|macro|USBC_UOG1_HWDEVICE_DC_MASK
DECL|USBC_UOG1_HWDEVICE_DC_SHIFT|macro|USBC_UOG1_HWDEVICE_DC_SHIFT
DECL|USBC_UOG1_HWDEVICE_DEVEP_MASK|macro|USBC_UOG1_HWDEVICE_DEVEP_MASK
DECL|USBC_UOG1_HWDEVICE_DEVEP_SHIFT|macro|USBC_UOG1_HWDEVICE_DEVEP_SHIFT
DECL|USBC_UOG1_HWDEVICE_DEVEP|macro|USBC_UOG1_HWDEVICE_DEVEP
DECL|USBC_UOG1_HWDEVICE_REG|macro|USBC_UOG1_HWDEVICE_REG
DECL|USBC_UOG1_HWDEVICE|macro|USBC_UOG1_HWDEVICE
DECL|USBC_UOG1_HWGENERAL_PHYM_MASK|macro|USBC_UOG1_HWGENERAL_PHYM_MASK
DECL|USBC_UOG1_HWGENERAL_PHYM_SHIFT|macro|USBC_UOG1_HWGENERAL_PHYM_SHIFT
DECL|USBC_UOG1_HWGENERAL_PHYM|macro|USBC_UOG1_HWGENERAL_PHYM
DECL|USBC_UOG1_HWGENERAL_PHYW_MASK|macro|USBC_UOG1_HWGENERAL_PHYW_MASK
DECL|USBC_UOG1_HWGENERAL_PHYW_SHIFT|macro|USBC_UOG1_HWGENERAL_PHYW_SHIFT
DECL|USBC_UOG1_HWGENERAL_PHYW|macro|USBC_UOG1_HWGENERAL_PHYW
DECL|USBC_UOG1_HWGENERAL_REG|macro|USBC_UOG1_HWGENERAL_REG
DECL|USBC_UOG1_HWGENERAL_SM_MASK|macro|USBC_UOG1_HWGENERAL_SM_MASK
DECL|USBC_UOG1_HWGENERAL_SM_SHIFT|macro|USBC_UOG1_HWGENERAL_SM_SHIFT
DECL|USBC_UOG1_HWGENERAL_SM|macro|USBC_UOG1_HWGENERAL_SM
DECL|USBC_UOG1_HWGENERAL|macro|USBC_UOG1_HWGENERAL
DECL|USBC_UOG1_HWHOST_HC_MASK|macro|USBC_UOG1_HWHOST_HC_MASK
DECL|USBC_UOG1_HWHOST_HC_SHIFT|macro|USBC_UOG1_HWHOST_HC_SHIFT
DECL|USBC_UOG1_HWHOST_NPORT_MASK|macro|USBC_UOG1_HWHOST_NPORT_MASK
DECL|USBC_UOG1_HWHOST_NPORT_SHIFT|macro|USBC_UOG1_HWHOST_NPORT_SHIFT
DECL|USBC_UOG1_HWHOST_NPORT|macro|USBC_UOG1_HWHOST_NPORT
DECL|USBC_UOG1_HWHOST_REG|macro|USBC_UOG1_HWHOST_REG
DECL|USBC_UOG1_HWHOST|macro|USBC_UOG1_HWHOST
DECL|USBC_UOG1_HWRXBUF_REG|macro|USBC_UOG1_HWRXBUF_REG
DECL|USBC_UOG1_HWRXBUF_RXADD_MASK|macro|USBC_UOG1_HWRXBUF_RXADD_MASK
DECL|USBC_UOG1_HWRXBUF_RXADD_SHIFT|macro|USBC_UOG1_HWRXBUF_RXADD_SHIFT
DECL|USBC_UOG1_HWRXBUF_RXADD|macro|USBC_UOG1_HWRXBUF_RXADD
DECL|USBC_UOG1_HWRXBUF_RXBURST_MASK|macro|USBC_UOG1_HWRXBUF_RXBURST_MASK
DECL|USBC_UOG1_HWRXBUF_RXBURST_SHIFT|macro|USBC_UOG1_HWRXBUF_RXBURST_SHIFT
DECL|USBC_UOG1_HWRXBUF_RXBURST|macro|USBC_UOG1_HWRXBUF_RXBURST
DECL|USBC_UOG1_HWRXBUF|macro|USBC_UOG1_HWRXBUF
DECL|USBC_UOG1_HWTXBUF_REG|macro|USBC_UOG1_HWTXBUF_REG
DECL|USBC_UOG1_HWTXBUF_TXBURST_MASK|macro|USBC_UOG1_HWTXBUF_TXBURST_MASK
DECL|USBC_UOG1_HWTXBUF_TXBURST_SHIFT|macro|USBC_UOG1_HWTXBUF_TXBURST_SHIFT
DECL|USBC_UOG1_HWTXBUF_TXBURST|macro|USBC_UOG1_HWTXBUF_TXBURST
DECL|USBC_UOG1_HWTXBUF_TXCHANADD_MASK|macro|USBC_UOG1_HWTXBUF_TXCHANADD_MASK
DECL|USBC_UOG1_HWTXBUF_TXCHANADD_SHIFT|macro|USBC_UOG1_HWTXBUF_TXCHANADD_SHIFT
DECL|USBC_UOG1_HWTXBUF_TXCHANADD|macro|USBC_UOG1_HWTXBUF_TXCHANADD
DECL|USBC_UOG1_HWTXBUF|macro|USBC_UOG1_HWTXBUF
DECL|USBC_UOG1_ID_ID_MASK|macro|USBC_UOG1_ID_ID_MASK
DECL|USBC_UOG1_ID_ID_SHIFT|macro|USBC_UOG1_ID_ID_SHIFT
DECL|USBC_UOG1_ID_ID|macro|USBC_UOG1_ID_ID
DECL|USBC_UOG1_ID_NID_MASK|macro|USBC_UOG1_ID_NID_MASK
DECL|USBC_UOG1_ID_NID_SHIFT|macro|USBC_UOG1_ID_NID_SHIFT
DECL|USBC_UOG1_ID_NID|macro|USBC_UOG1_ID_NID
DECL|USBC_UOG1_ID_REG|macro|USBC_UOG1_ID_REG
DECL|USBC_UOG1_ID_REVISION_MASK|macro|USBC_UOG1_ID_REVISION_MASK
DECL|USBC_UOG1_ID_REVISION_SHIFT|macro|USBC_UOG1_ID_REVISION_SHIFT
DECL|USBC_UOG1_ID_REVISION|macro|USBC_UOG1_ID_REVISION
DECL|USBC_UOG1_ID|macro|USBC_UOG1_ID
DECL|USBC_UOG1_OTGSC_ASVIE_MASK|macro|USBC_UOG1_OTGSC_ASVIE_MASK
DECL|USBC_UOG1_OTGSC_ASVIE_SHIFT|macro|USBC_UOG1_OTGSC_ASVIE_SHIFT
DECL|USBC_UOG1_OTGSC_ASVIS_MASK|macro|USBC_UOG1_OTGSC_ASVIS_MASK
DECL|USBC_UOG1_OTGSC_ASVIS_SHIFT|macro|USBC_UOG1_OTGSC_ASVIS_SHIFT
DECL|USBC_UOG1_OTGSC_ASV_MASK|macro|USBC_UOG1_OTGSC_ASV_MASK
DECL|USBC_UOG1_OTGSC_ASV_SHIFT|macro|USBC_UOG1_OTGSC_ASV_SHIFT
DECL|USBC_UOG1_OTGSC_AVVIE_MASK|macro|USBC_UOG1_OTGSC_AVVIE_MASK
DECL|USBC_UOG1_OTGSC_AVVIE_SHIFT|macro|USBC_UOG1_OTGSC_AVVIE_SHIFT
DECL|USBC_UOG1_OTGSC_AVVIS_MASK|macro|USBC_UOG1_OTGSC_AVVIS_MASK
DECL|USBC_UOG1_OTGSC_AVVIS_SHIFT|macro|USBC_UOG1_OTGSC_AVVIS_SHIFT
DECL|USBC_UOG1_OTGSC_AVV_MASK|macro|USBC_UOG1_OTGSC_AVV_MASK
DECL|USBC_UOG1_OTGSC_AVV_SHIFT|macro|USBC_UOG1_OTGSC_AVV_SHIFT
DECL|USBC_UOG1_OTGSC_BSEIE_MASK|macro|USBC_UOG1_OTGSC_BSEIE_MASK
DECL|USBC_UOG1_OTGSC_BSEIE_SHIFT|macro|USBC_UOG1_OTGSC_BSEIE_SHIFT
DECL|USBC_UOG1_OTGSC_BSEIS_MASK|macro|USBC_UOG1_OTGSC_BSEIS_MASK
DECL|USBC_UOG1_OTGSC_BSEIS_SHIFT|macro|USBC_UOG1_OTGSC_BSEIS_SHIFT
DECL|USBC_UOG1_OTGSC_BSE_MASK|macro|USBC_UOG1_OTGSC_BSE_MASK
DECL|USBC_UOG1_OTGSC_BSE_SHIFT|macro|USBC_UOG1_OTGSC_BSE_SHIFT
DECL|USBC_UOG1_OTGSC_BSVIE_MASK|macro|USBC_UOG1_OTGSC_BSVIE_MASK
DECL|USBC_UOG1_OTGSC_BSVIE_SHIFT|macro|USBC_UOG1_OTGSC_BSVIE_SHIFT
DECL|USBC_UOG1_OTGSC_BSVIS_MASK|macro|USBC_UOG1_OTGSC_BSVIS_MASK
DECL|USBC_UOG1_OTGSC_BSVIS_SHIFT|macro|USBC_UOG1_OTGSC_BSVIS_SHIFT
DECL|USBC_UOG1_OTGSC_BSV_MASK|macro|USBC_UOG1_OTGSC_BSV_MASK
DECL|USBC_UOG1_OTGSC_BSV_SHIFT|macro|USBC_UOG1_OTGSC_BSV_SHIFT
DECL|USBC_UOG1_OTGSC_DPIE_MASK|macro|USBC_UOG1_OTGSC_DPIE_MASK
DECL|USBC_UOG1_OTGSC_DPIE_SHIFT|macro|USBC_UOG1_OTGSC_DPIE_SHIFT
DECL|USBC_UOG1_OTGSC_DPIS_MASK|macro|USBC_UOG1_OTGSC_DPIS_MASK
DECL|USBC_UOG1_OTGSC_DPIS_SHIFT|macro|USBC_UOG1_OTGSC_DPIS_SHIFT
DECL|USBC_UOG1_OTGSC_DPS_MASK|macro|USBC_UOG1_OTGSC_DPS_MASK
DECL|USBC_UOG1_OTGSC_DPS_SHIFT|macro|USBC_UOG1_OTGSC_DPS_SHIFT
DECL|USBC_UOG1_OTGSC_DP_MASK|macro|USBC_UOG1_OTGSC_DP_MASK
DECL|USBC_UOG1_OTGSC_DP_SHIFT|macro|USBC_UOG1_OTGSC_DP_SHIFT
DECL|USBC_UOG1_OTGSC_EN_1MS_MASK|macro|USBC_UOG1_OTGSC_EN_1MS_MASK
DECL|USBC_UOG1_OTGSC_EN_1MS_SHIFT|macro|USBC_UOG1_OTGSC_EN_1MS_SHIFT
DECL|USBC_UOG1_OTGSC_IDIE_MASK|macro|USBC_UOG1_OTGSC_IDIE_MASK
DECL|USBC_UOG1_OTGSC_IDIE_SHIFT|macro|USBC_UOG1_OTGSC_IDIE_SHIFT
DECL|USBC_UOG1_OTGSC_IDIS_MASK|macro|USBC_UOG1_OTGSC_IDIS_MASK
DECL|USBC_UOG1_OTGSC_IDIS_SHIFT|macro|USBC_UOG1_OTGSC_IDIS_SHIFT
DECL|USBC_UOG1_OTGSC_IDPU_MASK|macro|USBC_UOG1_OTGSC_IDPU_MASK
DECL|USBC_UOG1_OTGSC_IDPU_SHIFT|macro|USBC_UOG1_OTGSC_IDPU_SHIFT
DECL|USBC_UOG1_OTGSC_ID_MASK|macro|USBC_UOG1_OTGSC_ID_MASK
DECL|USBC_UOG1_OTGSC_ID_SHIFT|macro|USBC_UOG1_OTGSC_ID_SHIFT
DECL|USBC_UOG1_OTGSC_OT_MASK|macro|USBC_UOG1_OTGSC_OT_MASK
DECL|USBC_UOG1_OTGSC_OT_SHIFT|macro|USBC_UOG1_OTGSC_OT_SHIFT
DECL|USBC_UOG1_OTGSC_REG|macro|USBC_UOG1_OTGSC_REG
DECL|USBC_UOG1_OTGSC_STATUS_1MS_MASK|macro|USBC_UOG1_OTGSC_STATUS_1MS_MASK
DECL|USBC_UOG1_OTGSC_STATUS_1MS_SHIFT|macro|USBC_UOG1_OTGSC_STATUS_1MS_SHIFT
DECL|USBC_UOG1_OTGSC_TOG_1MS_MASK|macro|USBC_UOG1_OTGSC_TOG_1MS_MASK
DECL|USBC_UOG1_OTGSC_TOG_1MS_SHIFT|macro|USBC_UOG1_OTGSC_TOG_1MS_SHIFT
DECL|USBC_UOG1_OTGSC_VC_MASK|macro|USBC_UOG1_OTGSC_VC_MASK
DECL|USBC_UOG1_OTGSC_VC_SHIFT|macro|USBC_UOG1_OTGSC_VC_SHIFT
DECL|USBC_UOG1_OTGSC_VD_MASK|macro|USBC_UOG1_OTGSC_VD_MASK
DECL|USBC_UOG1_OTGSC_VD_SHIFT|macro|USBC_UOG1_OTGSC_VD_SHIFT
DECL|USBC_UOG1_OTGSC|macro|USBC_UOG1_OTGSC
DECL|USBC_UOG1_PERIODICLISTBASE_BASEADR_MASK|macro|USBC_UOG1_PERIODICLISTBASE_BASEADR_MASK
DECL|USBC_UOG1_PERIODICLISTBASE_BASEADR_SHIFT|macro|USBC_UOG1_PERIODICLISTBASE_BASEADR_SHIFT
DECL|USBC_UOG1_PERIODICLISTBASE_BASEADR|macro|USBC_UOG1_PERIODICLISTBASE_BASEADR
DECL|USBC_UOG1_PERIODICLISTBASE_REG|macro|USBC_UOG1_PERIODICLISTBASE_REG
DECL|USBC_UOG1_PERIODICLISTBASE|macro|USBC_UOG1_PERIODICLISTBASE
DECL|USBC_UOG1_PORTSC1_CCS_MASK|macro|USBC_UOG1_PORTSC1_CCS_MASK
DECL|USBC_UOG1_PORTSC1_CCS_SHIFT|macro|USBC_UOG1_PORTSC1_CCS_SHIFT
DECL|USBC_UOG1_PORTSC1_CSC_MASK|macro|USBC_UOG1_PORTSC1_CSC_MASK
DECL|USBC_UOG1_PORTSC1_CSC_SHIFT|macro|USBC_UOG1_PORTSC1_CSC_SHIFT
DECL|USBC_UOG1_PORTSC1_FPR_MASK|macro|USBC_UOG1_PORTSC1_FPR_MASK
DECL|USBC_UOG1_PORTSC1_FPR_SHIFT|macro|USBC_UOG1_PORTSC1_FPR_SHIFT
DECL|USBC_UOG1_PORTSC1_HSP_MASK|macro|USBC_UOG1_PORTSC1_HSP_MASK
DECL|USBC_UOG1_PORTSC1_HSP_SHIFT|macro|USBC_UOG1_PORTSC1_HSP_SHIFT
DECL|USBC_UOG1_PORTSC1_LS_MASK|macro|USBC_UOG1_PORTSC1_LS_MASK
DECL|USBC_UOG1_PORTSC1_LS_SHIFT|macro|USBC_UOG1_PORTSC1_LS_SHIFT
DECL|USBC_UOG1_PORTSC1_LS|macro|USBC_UOG1_PORTSC1_LS
DECL|USBC_UOG1_PORTSC1_OCA_MASK|macro|USBC_UOG1_PORTSC1_OCA_MASK
DECL|USBC_UOG1_PORTSC1_OCA_SHIFT|macro|USBC_UOG1_PORTSC1_OCA_SHIFT
DECL|USBC_UOG1_PORTSC1_OCC_MASK|macro|USBC_UOG1_PORTSC1_OCC_MASK
DECL|USBC_UOG1_PORTSC1_OCC_SHIFT|macro|USBC_UOG1_PORTSC1_OCC_SHIFT
DECL|USBC_UOG1_PORTSC1_PEC_MASK|macro|USBC_UOG1_PORTSC1_PEC_MASK
DECL|USBC_UOG1_PORTSC1_PEC_SHIFT|macro|USBC_UOG1_PORTSC1_PEC_SHIFT
DECL|USBC_UOG1_PORTSC1_PE_MASK|macro|USBC_UOG1_PORTSC1_PE_MASK
DECL|USBC_UOG1_PORTSC1_PE_SHIFT|macro|USBC_UOG1_PORTSC1_PE_SHIFT
DECL|USBC_UOG1_PORTSC1_PFSC_MASK|macro|USBC_UOG1_PORTSC1_PFSC_MASK
DECL|USBC_UOG1_PORTSC1_PFSC_SHIFT|macro|USBC_UOG1_PORTSC1_PFSC_SHIFT
DECL|USBC_UOG1_PORTSC1_PHCD_MASK|macro|USBC_UOG1_PORTSC1_PHCD_MASK
DECL|USBC_UOG1_PORTSC1_PHCD_SHIFT|macro|USBC_UOG1_PORTSC1_PHCD_SHIFT
DECL|USBC_UOG1_PORTSC1_PIC_MASK|macro|USBC_UOG1_PORTSC1_PIC_MASK
DECL|USBC_UOG1_PORTSC1_PIC_SHIFT|macro|USBC_UOG1_PORTSC1_PIC_SHIFT
DECL|USBC_UOG1_PORTSC1_PIC|macro|USBC_UOG1_PORTSC1_PIC
DECL|USBC_UOG1_PORTSC1_PO_MASK|macro|USBC_UOG1_PORTSC1_PO_MASK
DECL|USBC_UOG1_PORTSC1_PO_SHIFT|macro|USBC_UOG1_PORTSC1_PO_SHIFT
DECL|USBC_UOG1_PORTSC1_PP_MASK|macro|USBC_UOG1_PORTSC1_PP_MASK
DECL|USBC_UOG1_PORTSC1_PP_SHIFT|macro|USBC_UOG1_PORTSC1_PP_SHIFT
DECL|USBC_UOG1_PORTSC1_PR_MASK|macro|USBC_UOG1_PORTSC1_PR_MASK
DECL|USBC_UOG1_PORTSC1_PR_SHIFT|macro|USBC_UOG1_PORTSC1_PR_SHIFT
DECL|USBC_UOG1_PORTSC1_PSPD_MASK|macro|USBC_UOG1_PORTSC1_PSPD_MASK
DECL|USBC_UOG1_PORTSC1_PSPD_SHIFT|macro|USBC_UOG1_PORTSC1_PSPD_SHIFT
DECL|USBC_UOG1_PORTSC1_PSPD|macro|USBC_UOG1_PORTSC1_PSPD
DECL|USBC_UOG1_PORTSC1_PTC_MASK|macro|USBC_UOG1_PORTSC1_PTC_MASK
DECL|USBC_UOG1_PORTSC1_PTC_SHIFT|macro|USBC_UOG1_PORTSC1_PTC_SHIFT
DECL|USBC_UOG1_PORTSC1_PTC|macro|USBC_UOG1_PORTSC1_PTC
DECL|USBC_UOG1_PORTSC1_PTS_1_MASK|macro|USBC_UOG1_PORTSC1_PTS_1_MASK
DECL|USBC_UOG1_PORTSC1_PTS_1_SHIFT|macro|USBC_UOG1_PORTSC1_PTS_1_SHIFT
DECL|USBC_UOG1_PORTSC1_PTS_1|macro|USBC_UOG1_PORTSC1_PTS_1
DECL|USBC_UOG1_PORTSC1_PTS_2_MASK|macro|USBC_UOG1_PORTSC1_PTS_2_MASK
DECL|USBC_UOG1_PORTSC1_PTS_2_SHIFT|macro|USBC_UOG1_PORTSC1_PTS_2_SHIFT
DECL|USBC_UOG1_PORTSC1_PTW_MASK|macro|USBC_UOG1_PORTSC1_PTW_MASK
DECL|USBC_UOG1_PORTSC1_PTW_SHIFT|macro|USBC_UOG1_PORTSC1_PTW_SHIFT
DECL|USBC_UOG1_PORTSC1_REG|macro|USBC_UOG1_PORTSC1_REG
DECL|USBC_UOG1_PORTSC1_STS_MASK|macro|USBC_UOG1_PORTSC1_STS_MASK
DECL|USBC_UOG1_PORTSC1_STS_SHIFT|macro|USBC_UOG1_PORTSC1_STS_SHIFT
DECL|USBC_UOG1_PORTSC1_SUSP_MASK|macro|USBC_UOG1_PORTSC1_SUSP_MASK
DECL|USBC_UOG1_PORTSC1_SUSP_SHIFT|macro|USBC_UOG1_PORTSC1_SUSP_SHIFT
DECL|USBC_UOG1_PORTSC1_WKCN_MASK|macro|USBC_UOG1_PORTSC1_WKCN_MASK
DECL|USBC_UOG1_PORTSC1_WKCN_SHIFT|macro|USBC_UOG1_PORTSC1_WKCN_SHIFT
DECL|USBC_UOG1_PORTSC1_WKDC_MASK|macro|USBC_UOG1_PORTSC1_WKDC_MASK
DECL|USBC_UOG1_PORTSC1_WKDC_SHIFT|macro|USBC_UOG1_PORTSC1_WKDC_SHIFT
DECL|USBC_UOG1_PORTSC1_WKOC_MASK|macro|USBC_UOG1_PORTSC1_WKOC_MASK
DECL|USBC_UOG1_PORTSC1_WKOC_SHIFT|macro|USBC_UOG1_PORTSC1_WKOC_SHIFT
DECL|USBC_UOG1_PORTSC1|macro|USBC_UOG1_PORTSC1
DECL|USBC_UOG1_SBUSCFG_AHBBRST_MASK|macro|USBC_UOG1_SBUSCFG_AHBBRST_MASK
DECL|USBC_UOG1_SBUSCFG_AHBBRST_SHIFT|macro|USBC_UOG1_SBUSCFG_AHBBRST_SHIFT
DECL|USBC_UOG1_SBUSCFG_AHBBRST|macro|USBC_UOG1_SBUSCFG_AHBBRST
DECL|USBC_UOG1_SBUSCFG_REG|macro|USBC_UOG1_SBUSCFG_REG
DECL|USBC_UOG1_SBUSCFG|macro|USBC_UOG1_SBUSCFG
DECL|USBC_UOG1_TXFILLTUNING_REG|macro|USBC_UOG1_TXFILLTUNING_REG
DECL|USBC_UOG1_TXFILLTUNING_TXFIFOTHRES_MASK|macro|USBC_UOG1_TXFILLTUNING_TXFIFOTHRES_MASK
DECL|USBC_UOG1_TXFILLTUNING_TXFIFOTHRES_SHIFT|macro|USBC_UOG1_TXFILLTUNING_TXFIFOTHRES_SHIFT
DECL|USBC_UOG1_TXFILLTUNING_TXFIFOTHRES|macro|USBC_UOG1_TXFILLTUNING_TXFIFOTHRES
DECL|USBC_UOG1_TXFILLTUNING_TXSCHHEALTH_MASK|macro|USBC_UOG1_TXFILLTUNING_TXSCHHEALTH_MASK
DECL|USBC_UOG1_TXFILLTUNING_TXSCHHEALTH_SHIFT|macro|USBC_UOG1_TXFILLTUNING_TXSCHHEALTH_SHIFT
DECL|USBC_UOG1_TXFILLTUNING_TXSCHHEALTH|macro|USBC_UOG1_TXFILLTUNING_TXSCHHEALTH
DECL|USBC_UOG1_TXFILLTUNING_TXSCHOH_MASK|macro|USBC_UOG1_TXFILLTUNING_TXSCHOH_MASK
DECL|USBC_UOG1_TXFILLTUNING_TXSCHOH_SHIFT|macro|USBC_UOG1_TXFILLTUNING_TXSCHOH_SHIFT
DECL|USBC_UOG1_TXFILLTUNING_TXSCHOH|macro|USBC_UOG1_TXFILLTUNING_TXSCHOH
DECL|USBC_UOG1_TXFILLTUNING|macro|USBC_UOG1_TXFILLTUNING
DECL|USBC_UOG1_USBCMD_ASE_MASK|macro|USBC_UOG1_USBCMD_ASE_MASK
DECL|USBC_UOG1_USBCMD_ASE_SHIFT|macro|USBC_UOG1_USBCMD_ASE_SHIFT
DECL|USBC_UOG1_USBCMD_ASPE_MASK|macro|USBC_UOG1_USBCMD_ASPE_MASK
DECL|USBC_UOG1_USBCMD_ASPE_SHIFT|macro|USBC_UOG1_USBCMD_ASPE_SHIFT
DECL|USBC_UOG1_USBCMD_ASP_MASK|macro|USBC_UOG1_USBCMD_ASP_MASK
DECL|USBC_UOG1_USBCMD_ASP_SHIFT|macro|USBC_UOG1_USBCMD_ASP_SHIFT
DECL|USBC_UOG1_USBCMD_ASP|macro|USBC_UOG1_USBCMD_ASP
DECL|USBC_UOG1_USBCMD_ATDTW_MASK|macro|USBC_UOG1_USBCMD_ATDTW_MASK
DECL|USBC_UOG1_USBCMD_ATDTW_SHIFT|macro|USBC_UOG1_USBCMD_ATDTW_SHIFT
DECL|USBC_UOG1_USBCMD_FS_1_MASK|macro|USBC_UOG1_USBCMD_FS_1_MASK
DECL|USBC_UOG1_USBCMD_FS_1_SHIFT|macro|USBC_UOG1_USBCMD_FS_1_SHIFT
DECL|USBC_UOG1_USBCMD_FS_1|macro|USBC_UOG1_USBCMD_FS_1
DECL|USBC_UOG1_USBCMD_FS_2_MASK|macro|USBC_UOG1_USBCMD_FS_2_MASK
DECL|USBC_UOG1_USBCMD_FS_2_SHIFT|macro|USBC_UOG1_USBCMD_FS_2_SHIFT
DECL|USBC_UOG1_USBCMD_IAA_MASK|macro|USBC_UOG1_USBCMD_IAA_MASK
DECL|USBC_UOG1_USBCMD_IAA_SHIFT|macro|USBC_UOG1_USBCMD_IAA_SHIFT
DECL|USBC_UOG1_USBCMD_ITC_MASK|macro|USBC_UOG1_USBCMD_ITC_MASK
DECL|USBC_UOG1_USBCMD_ITC_SHIFT|macro|USBC_UOG1_USBCMD_ITC_SHIFT
DECL|USBC_UOG1_USBCMD_ITC|macro|USBC_UOG1_USBCMD_ITC
DECL|USBC_UOG1_USBCMD_PSE_MASK|macro|USBC_UOG1_USBCMD_PSE_MASK
DECL|USBC_UOG1_USBCMD_PSE_SHIFT|macro|USBC_UOG1_USBCMD_PSE_SHIFT
DECL|USBC_UOG1_USBCMD_REG|macro|USBC_UOG1_USBCMD_REG
DECL|USBC_UOG1_USBCMD_RST_MASK|macro|USBC_UOG1_USBCMD_RST_MASK
DECL|USBC_UOG1_USBCMD_RST_SHIFT|macro|USBC_UOG1_USBCMD_RST_SHIFT
DECL|USBC_UOG1_USBCMD_RS_MASK|macro|USBC_UOG1_USBCMD_RS_MASK
DECL|USBC_UOG1_USBCMD_RS_SHIFT|macro|USBC_UOG1_USBCMD_RS_SHIFT
DECL|USBC_UOG1_USBCMD_SUTW_MASK|macro|USBC_UOG1_USBCMD_SUTW_MASK
DECL|USBC_UOG1_USBCMD_SUTW_SHIFT|macro|USBC_UOG1_USBCMD_SUTW_SHIFT
DECL|USBC_UOG1_USBCMD|macro|USBC_UOG1_USBCMD
DECL|USBC_UOG1_USBINTR_AAE_MASK|macro|USBC_UOG1_USBINTR_AAE_MASK
DECL|USBC_UOG1_USBINTR_AAE_SHIFT|macro|USBC_UOG1_USBINTR_AAE_SHIFT
DECL|USBC_UOG1_USBINTR_FRE_MASK|macro|USBC_UOG1_USBINTR_FRE_MASK
DECL|USBC_UOG1_USBINTR_FRE_SHIFT|macro|USBC_UOG1_USBINTR_FRE_SHIFT
DECL|USBC_UOG1_USBINTR_NAKE_MASK|macro|USBC_UOG1_USBINTR_NAKE_MASK
DECL|USBC_UOG1_USBINTR_NAKE_SHIFT|macro|USBC_UOG1_USBINTR_NAKE_SHIFT
DECL|USBC_UOG1_USBINTR_PCE_MASK|macro|USBC_UOG1_USBINTR_PCE_MASK
DECL|USBC_UOG1_USBINTR_PCE_SHIFT|macro|USBC_UOG1_USBINTR_PCE_SHIFT
DECL|USBC_UOG1_USBINTR_REG|macro|USBC_UOG1_USBINTR_REG
DECL|USBC_UOG1_USBINTR_SEE_MASK|macro|USBC_UOG1_USBINTR_SEE_MASK
DECL|USBC_UOG1_USBINTR_SEE_SHIFT|macro|USBC_UOG1_USBINTR_SEE_SHIFT
DECL|USBC_UOG1_USBINTR_SLE_MASK|macro|USBC_UOG1_USBINTR_SLE_MASK
DECL|USBC_UOG1_USBINTR_SLE_SHIFT|macro|USBC_UOG1_USBINTR_SLE_SHIFT
DECL|USBC_UOG1_USBINTR_SRE_MASK|macro|USBC_UOG1_USBINTR_SRE_MASK
DECL|USBC_UOG1_USBINTR_SRE_SHIFT|macro|USBC_UOG1_USBINTR_SRE_SHIFT
DECL|USBC_UOG1_USBINTR_TIE0_MASK|macro|USBC_UOG1_USBINTR_TIE0_MASK
DECL|USBC_UOG1_USBINTR_TIE0_SHIFT|macro|USBC_UOG1_USBINTR_TIE0_SHIFT
DECL|USBC_UOG1_USBINTR_TIE1_MASK|macro|USBC_UOG1_USBINTR_TIE1_MASK
DECL|USBC_UOG1_USBINTR_TIE1_SHIFT|macro|USBC_UOG1_USBINTR_TIE1_SHIFT
DECL|USBC_UOG1_USBINTR_UAIE_MASK|macro|USBC_UOG1_USBINTR_UAIE_MASK
DECL|USBC_UOG1_USBINTR_UAIE_SHIFT|macro|USBC_UOG1_USBINTR_UAIE_SHIFT
DECL|USBC_UOG1_USBINTR_UEE_MASK|macro|USBC_UOG1_USBINTR_UEE_MASK
DECL|USBC_UOG1_USBINTR_UEE_SHIFT|macro|USBC_UOG1_USBINTR_UEE_SHIFT
DECL|USBC_UOG1_USBINTR_UE_MASK|macro|USBC_UOG1_USBINTR_UE_MASK
DECL|USBC_UOG1_USBINTR_UE_SHIFT|macro|USBC_UOG1_USBINTR_UE_SHIFT
DECL|USBC_UOG1_USBINTR_ULPIE_MASK|macro|USBC_UOG1_USBINTR_ULPIE_MASK
DECL|USBC_UOG1_USBINTR_ULPIE_SHIFT|macro|USBC_UOG1_USBINTR_ULPIE_SHIFT
DECL|USBC_UOG1_USBINTR_UPIE_MASK|macro|USBC_UOG1_USBINTR_UPIE_MASK
DECL|USBC_UOG1_USBINTR_UPIE_SHIFT|macro|USBC_UOG1_USBINTR_UPIE_SHIFT
DECL|USBC_UOG1_USBINTR_URE_MASK|macro|USBC_UOG1_USBINTR_URE_MASK
DECL|USBC_UOG1_USBINTR_URE_SHIFT|macro|USBC_UOG1_USBINTR_URE_SHIFT
DECL|USBC_UOG1_USBINTR|macro|USBC_UOG1_USBINTR
DECL|USBC_UOG1_USBMODE_CM_MASK|macro|USBC_UOG1_USBMODE_CM_MASK
DECL|USBC_UOG1_USBMODE_CM_SHIFT|macro|USBC_UOG1_USBMODE_CM_SHIFT
DECL|USBC_UOG1_USBMODE_CM|macro|USBC_UOG1_USBMODE_CM
DECL|USBC_UOG1_USBMODE_ES_MASK|macro|USBC_UOG1_USBMODE_ES_MASK
DECL|USBC_UOG1_USBMODE_ES_SHIFT|macro|USBC_UOG1_USBMODE_ES_SHIFT
DECL|USBC_UOG1_USBMODE_REG|macro|USBC_UOG1_USBMODE_REG
DECL|USBC_UOG1_USBMODE_SDIS_MASK|macro|USBC_UOG1_USBMODE_SDIS_MASK
DECL|USBC_UOG1_USBMODE_SDIS_SHIFT|macro|USBC_UOG1_USBMODE_SDIS_SHIFT
DECL|USBC_UOG1_USBMODE_SLOM_MASK|macro|USBC_UOG1_USBMODE_SLOM_MASK
DECL|USBC_UOG1_USBMODE_SLOM_SHIFT|macro|USBC_UOG1_USBMODE_SLOM_SHIFT
DECL|USBC_UOG1_USBMODE|macro|USBC_UOG1_USBMODE
DECL|USBC_UOG1_USBSTS_AAI_MASK|macro|USBC_UOG1_USBSTS_AAI_MASK
DECL|USBC_UOG1_USBSTS_AAI_SHIFT|macro|USBC_UOG1_USBSTS_AAI_SHIFT
DECL|USBC_UOG1_USBSTS_AS_MASK|macro|USBC_UOG1_USBSTS_AS_MASK
DECL|USBC_UOG1_USBSTS_AS_SHIFT|macro|USBC_UOG1_USBSTS_AS_SHIFT
DECL|USBC_UOG1_USBSTS_FRI_MASK|macro|USBC_UOG1_USBSTS_FRI_MASK
DECL|USBC_UOG1_USBSTS_FRI_SHIFT|macro|USBC_UOG1_USBSTS_FRI_SHIFT
DECL|USBC_UOG1_USBSTS_HCH_MASK|macro|USBC_UOG1_USBSTS_HCH_MASK
DECL|USBC_UOG1_USBSTS_HCH_SHIFT|macro|USBC_UOG1_USBSTS_HCH_SHIFT
DECL|USBC_UOG1_USBSTS_NAKI_MASK|macro|USBC_UOG1_USBSTS_NAKI_MASK
DECL|USBC_UOG1_USBSTS_NAKI_SHIFT|macro|USBC_UOG1_USBSTS_NAKI_SHIFT
DECL|USBC_UOG1_USBSTS_PCI_MASK|macro|USBC_UOG1_USBSTS_PCI_MASK
DECL|USBC_UOG1_USBSTS_PCI_SHIFT|macro|USBC_UOG1_USBSTS_PCI_SHIFT
DECL|USBC_UOG1_USBSTS_PS_MASK|macro|USBC_UOG1_USBSTS_PS_MASK
DECL|USBC_UOG1_USBSTS_PS_SHIFT|macro|USBC_UOG1_USBSTS_PS_SHIFT
DECL|USBC_UOG1_USBSTS_RCL_MASK|macro|USBC_UOG1_USBSTS_RCL_MASK
DECL|USBC_UOG1_USBSTS_RCL_SHIFT|macro|USBC_UOG1_USBSTS_RCL_SHIFT
DECL|USBC_UOG1_USBSTS_REG|macro|USBC_UOG1_USBSTS_REG
DECL|USBC_UOG1_USBSTS_SEI_MASK|macro|USBC_UOG1_USBSTS_SEI_MASK
DECL|USBC_UOG1_USBSTS_SEI_SHIFT|macro|USBC_UOG1_USBSTS_SEI_SHIFT
DECL|USBC_UOG1_USBSTS_SLI_MASK|macro|USBC_UOG1_USBSTS_SLI_MASK
DECL|USBC_UOG1_USBSTS_SLI_SHIFT|macro|USBC_UOG1_USBSTS_SLI_SHIFT
DECL|USBC_UOG1_USBSTS_SRI_MASK|macro|USBC_UOG1_USBSTS_SRI_MASK
DECL|USBC_UOG1_USBSTS_SRI_SHIFT|macro|USBC_UOG1_USBSTS_SRI_SHIFT
DECL|USBC_UOG1_USBSTS_TI0_MASK|macro|USBC_UOG1_USBSTS_TI0_MASK
DECL|USBC_UOG1_USBSTS_TI0_SHIFT|macro|USBC_UOG1_USBSTS_TI0_SHIFT
DECL|USBC_UOG1_USBSTS_TI1_MASK|macro|USBC_UOG1_USBSTS_TI1_MASK
DECL|USBC_UOG1_USBSTS_TI1_SHIFT|macro|USBC_UOG1_USBSTS_TI1_SHIFT
DECL|USBC_UOG1_USBSTS_UEI_MASK|macro|USBC_UOG1_USBSTS_UEI_MASK
DECL|USBC_UOG1_USBSTS_UEI_SHIFT|macro|USBC_UOG1_USBSTS_UEI_SHIFT
DECL|USBC_UOG1_USBSTS_UI_MASK|macro|USBC_UOG1_USBSTS_UI_MASK
DECL|USBC_UOG1_USBSTS_UI_SHIFT|macro|USBC_UOG1_USBSTS_UI_SHIFT
DECL|USBC_UOG1_USBSTS_ULPII_MASK|macro|USBC_UOG1_USBSTS_ULPII_MASK
DECL|USBC_UOG1_USBSTS_ULPII_SHIFT|macro|USBC_UOG1_USBSTS_ULPII_SHIFT
DECL|USBC_UOG1_USBSTS_URI_MASK|macro|USBC_UOG1_USBSTS_URI_MASK
DECL|USBC_UOG1_USBSTS_URI_SHIFT|macro|USBC_UOG1_USBSTS_URI_SHIFT
DECL|USBC_UOG1_USBSTS|macro|USBC_UOG1_USBSTS
DECL|USBC_UOG2_ASYNCLISTADDR_ASYBASE_MASK|macro|USBC_UOG2_ASYNCLISTADDR_ASYBASE_MASK
DECL|USBC_UOG2_ASYNCLISTADDR_ASYBASE_SHIFT|macro|USBC_UOG2_ASYNCLISTADDR_ASYBASE_SHIFT
DECL|USBC_UOG2_ASYNCLISTADDR_ASYBASE|macro|USBC_UOG2_ASYNCLISTADDR_ASYBASE
DECL|USBC_UOG2_ASYNCLISTADDR_REG|macro|USBC_UOG2_ASYNCLISTADDR_REG
DECL|USBC_UOG2_ASYNCLISTADDR|macro|USBC_UOG2_ASYNCLISTADDR
DECL|USBC_UOG2_BURSTSIZE_REG|macro|USBC_UOG2_BURSTSIZE_REG
DECL|USBC_UOG2_BURSTSIZE_RXPBURST_MASK|macro|USBC_UOG2_BURSTSIZE_RXPBURST_MASK
DECL|USBC_UOG2_BURSTSIZE_RXPBURST_SHIFT|macro|USBC_UOG2_BURSTSIZE_RXPBURST_SHIFT
DECL|USBC_UOG2_BURSTSIZE_RXPBURST|macro|USBC_UOG2_BURSTSIZE_RXPBURST
DECL|USBC_UOG2_BURSTSIZE_TXPBURST_MASK|macro|USBC_UOG2_BURSTSIZE_TXPBURST_MASK
DECL|USBC_UOG2_BURSTSIZE_TXPBURST_SHIFT|macro|USBC_UOG2_BURSTSIZE_TXPBURST_SHIFT
DECL|USBC_UOG2_BURSTSIZE_TXPBURST|macro|USBC_UOG2_BURSTSIZE_TXPBURST
DECL|USBC_UOG2_BURSTSIZE|macro|USBC_UOG2_BURSTSIZE
DECL|USBC_UOG2_CAPLENGTH_CAPLENGTH_MASK|macro|USBC_UOG2_CAPLENGTH_CAPLENGTH_MASK
DECL|USBC_UOG2_CAPLENGTH_CAPLENGTH_SHIFT|macro|USBC_UOG2_CAPLENGTH_CAPLENGTH_SHIFT
DECL|USBC_UOG2_CAPLENGTH_CAPLENGTH|macro|USBC_UOG2_CAPLENGTH_CAPLENGTH
DECL|USBC_UOG2_CAPLENGTH_REG|macro|USBC_UOG2_CAPLENGTH_REG
DECL|USBC_UOG2_CAPLENGTH|macro|USBC_UOG2_CAPLENGTH
DECL|USBC_UOG2_CONFIGFLAG_CF_MASK|macro|USBC_UOG2_CONFIGFLAG_CF_MASK
DECL|USBC_UOG2_CONFIGFLAG_CF_SHIFT|macro|USBC_UOG2_CONFIGFLAG_CF_SHIFT
DECL|USBC_UOG2_CONFIGFLAG_REG|macro|USBC_UOG2_CONFIGFLAG_REG
DECL|USBC_UOG2_CONFIGFLAG|macro|USBC_UOG2_CONFIGFLAG
DECL|USBC_UOG2_DCCPARAMS_DC_MASK|macro|USBC_UOG2_DCCPARAMS_DC_MASK
DECL|USBC_UOG2_DCCPARAMS_DC_SHIFT|macro|USBC_UOG2_DCCPARAMS_DC_SHIFT
DECL|USBC_UOG2_DCCPARAMS_DEN_MASK|macro|USBC_UOG2_DCCPARAMS_DEN_MASK
DECL|USBC_UOG2_DCCPARAMS_DEN_SHIFT|macro|USBC_UOG2_DCCPARAMS_DEN_SHIFT
DECL|USBC_UOG2_DCCPARAMS_DEN|macro|USBC_UOG2_DCCPARAMS_DEN
DECL|USBC_UOG2_DCCPARAMS_HC_MASK|macro|USBC_UOG2_DCCPARAMS_HC_MASK
DECL|USBC_UOG2_DCCPARAMS_HC_SHIFT|macro|USBC_UOG2_DCCPARAMS_HC_SHIFT
DECL|USBC_UOG2_DCCPARAMS_REG|macro|USBC_UOG2_DCCPARAMS_REG
DECL|USBC_UOG2_DCCPARAMS|macro|USBC_UOG2_DCCPARAMS
DECL|USBC_UOG2_DCIVERSION_DCIVERSION_MASK|macro|USBC_UOG2_DCIVERSION_DCIVERSION_MASK
DECL|USBC_UOG2_DCIVERSION_DCIVERSION_SHIFT|macro|USBC_UOG2_DCIVERSION_DCIVERSION_SHIFT
DECL|USBC_UOG2_DCIVERSION_DCIVERSION|macro|USBC_UOG2_DCIVERSION_DCIVERSION
DECL|USBC_UOG2_DCIVERSION_REG|macro|USBC_UOG2_DCIVERSION_REG
DECL|USBC_UOG2_DCIVERSION|macro|USBC_UOG2_DCIVERSION
DECL|USBC_UOG2_DEVICEADDR_REG|macro|USBC_UOG2_DEVICEADDR_REG
DECL|USBC_UOG2_DEVICEADDR_USBADRA_MASK|macro|USBC_UOG2_DEVICEADDR_USBADRA_MASK
DECL|USBC_UOG2_DEVICEADDR_USBADRA_SHIFT|macro|USBC_UOG2_DEVICEADDR_USBADRA_SHIFT
DECL|USBC_UOG2_DEVICEADDR_USBADR_MASK|macro|USBC_UOG2_DEVICEADDR_USBADR_MASK
DECL|USBC_UOG2_DEVICEADDR_USBADR_SHIFT|macro|USBC_UOG2_DEVICEADDR_USBADR_SHIFT
DECL|USBC_UOG2_DEVICEADDR_USBADR|macro|USBC_UOG2_DEVICEADDR_USBADR
DECL|USBC_UOG2_DEVICEADDR|macro|USBC_UOG2_DEVICEADDR
DECL|USBC_UOG2_ENDPTCOMPLETE_ERCE_MASK|macro|USBC_UOG2_ENDPTCOMPLETE_ERCE_MASK
DECL|USBC_UOG2_ENDPTCOMPLETE_ERCE_SHIFT|macro|USBC_UOG2_ENDPTCOMPLETE_ERCE_SHIFT
DECL|USBC_UOG2_ENDPTCOMPLETE_ERCE|macro|USBC_UOG2_ENDPTCOMPLETE_ERCE
DECL|USBC_UOG2_ENDPTCOMPLETE_ETCE_MASK|macro|USBC_UOG2_ENDPTCOMPLETE_ETCE_MASK
DECL|USBC_UOG2_ENDPTCOMPLETE_ETCE_SHIFT|macro|USBC_UOG2_ENDPTCOMPLETE_ETCE_SHIFT
DECL|USBC_UOG2_ENDPTCOMPLETE_ETCE|macro|USBC_UOG2_ENDPTCOMPLETE_ETCE
DECL|USBC_UOG2_ENDPTCOMPLETE_REG|macro|USBC_UOG2_ENDPTCOMPLETE_REG
DECL|USBC_UOG2_ENDPTCOMPLETE|macro|USBC_UOG2_ENDPTCOMPLETE
DECL|USBC_UOG2_ENDPTCTRL0_REG|macro|USBC_UOG2_ENDPTCTRL0_REG
DECL|USBC_UOG2_ENDPTCTRL0_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL0_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL0_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL0_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL0_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL0_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL0_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL0_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL0_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL0_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL0_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL0_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL0_RXT|macro|USBC_UOG2_ENDPTCTRL0_RXT
DECL|USBC_UOG2_ENDPTCTRL0_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL0_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL0_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL0_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL0_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL0_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL0_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL0_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL0_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL0_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL0_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL0_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL0_TXT|macro|USBC_UOG2_ENDPTCTRL0_TXT
DECL|USBC_UOG2_ENDPTCTRL0|macro|USBC_UOG2_ENDPTCTRL0
DECL|USBC_UOG2_ENDPTCTRL1_REG|macro|USBC_UOG2_ENDPTCTRL1_REG
DECL|USBC_UOG2_ENDPTCTRL1_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL1_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL1_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL1_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL1_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL1_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL1_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL1_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL1_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL1_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL1_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL1_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL1_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_RXT|macro|USBC_UOG2_ENDPTCTRL1_RXT
DECL|USBC_UOG2_ENDPTCTRL1_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL1_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL1_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL1_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL1_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL1_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL1_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL1_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL1_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL1_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL1_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL1_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL1_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL1_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL1_TXT|macro|USBC_UOG2_ENDPTCTRL1_TXT
DECL|USBC_UOG2_ENDPTCTRL1|macro|USBC_UOG2_ENDPTCTRL1
DECL|USBC_UOG2_ENDPTCTRL2_REG|macro|USBC_UOG2_ENDPTCTRL2_REG
DECL|USBC_UOG2_ENDPTCTRL2_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL2_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL2_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL2_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL2_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL2_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL2_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL2_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL2_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL2_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL2_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL2_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL2_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_RXT|macro|USBC_UOG2_ENDPTCTRL2_RXT
DECL|USBC_UOG2_ENDPTCTRL2_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL2_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL2_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL2_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL2_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL2_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL2_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL2_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL2_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL2_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL2_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL2_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL2_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL2_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL2_TXT|macro|USBC_UOG2_ENDPTCTRL2_TXT
DECL|USBC_UOG2_ENDPTCTRL2|macro|USBC_UOG2_ENDPTCTRL2
DECL|USBC_UOG2_ENDPTCTRL3_REG|macro|USBC_UOG2_ENDPTCTRL3_REG
DECL|USBC_UOG2_ENDPTCTRL3_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL3_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL3_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL3_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL3_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL3_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL3_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL3_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL3_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL3_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL3_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL3_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL3_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_RXT|macro|USBC_UOG2_ENDPTCTRL3_RXT
DECL|USBC_UOG2_ENDPTCTRL3_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL3_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL3_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL3_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL3_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL3_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL3_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL3_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL3_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL3_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL3_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL3_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL3_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL3_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL3_TXT|macro|USBC_UOG2_ENDPTCTRL3_TXT
DECL|USBC_UOG2_ENDPTCTRL3|macro|USBC_UOG2_ENDPTCTRL3
DECL|USBC_UOG2_ENDPTCTRL4_REG|macro|USBC_UOG2_ENDPTCTRL4_REG
DECL|USBC_UOG2_ENDPTCTRL4_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL4_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL4_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL4_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL4_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL4_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL4_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL4_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL4_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL4_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL4_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL4_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL4_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_RXT|macro|USBC_UOG2_ENDPTCTRL4_RXT
DECL|USBC_UOG2_ENDPTCTRL4_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL4_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL4_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL4_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL4_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL4_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL4_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL4_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL4_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL4_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL4_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL4_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL4_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL4_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL4_TXT|macro|USBC_UOG2_ENDPTCTRL4_TXT
DECL|USBC_UOG2_ENDPTCTRL4|macro|USBC_UOG2_ENDPTCTRL4
DECL|USBC_UOG2_ENDPTCTRL5_REG|macro|USBC_UOG2_ENDPTCTRL5_REG
DECL|USBC_UOG2_ENDPTCTRL5_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL5_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL5_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL5_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL5_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL5_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL5_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL5_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL5_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL5_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL5_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL5_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL5_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_RXT|macro|USBC_UOG2_ENDPTCTRL5_RXT
DECL|USBC_UOG2_ENDPTCTRL5_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL5_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL5_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL5_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL5_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL5_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL5_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL5_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL5_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL5_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL5_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL5_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL5_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL5_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL5_TXT|macro|USBC_UOG2_ENDPTCTRL5_TXT
DECL|USBC_UOG2_ENDPTCTRL5|macro|USBC_UOG2_ENDPTCTRL5
DECL|USBC_UOG2_ENDPTCTRL6_REG|macro|USBC_UOG2_ENDPTCTRL6_REG
DECL|USBC_UOG2_ENDPTCTRL6_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL6_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL6_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL6_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL6_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL6_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL6_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL6_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL6_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL6_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL6_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL6_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL6_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_RXT|macro|USBC_UOG2_ENDPTCTRL6_RXT
DECL|USBC_UOG2_ENDPTCTRL6_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL6_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL6_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL6_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL6_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL6_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL6_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL6_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL6_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL6_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL6_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL6_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL6_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL6_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL6_TXT|macro|USBC_UOG2_ENDPTCTRL6_TXT
DECL|USBC_UOG2_ENDPTCTRL6|macro|USBC_UOG2_ENDPTCTRL6
DECL|USBC_UOG2_ENDPTCTRL7_REG|macro|USBC_UOG2_ENDPTCTRL7_REG
DECL|USBC_UOG2_ENDPTCTRL7_RXD_MASK|macro|USBC_UOG2_ENDPTCTRL7_RXD_MASK
DECL|USBC_UOG2_ENDPTCTRL7_RXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_RXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_RXE_MASK|macro|USBC_UOG2_ENDPTCTRL7_RXE_MASK
DECL|USBC_UOG2_ENDPTCTRL7_RXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_RXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_RXI_MASK|macro|USBC_UOG2_ENDPTCTRL7_RXI_MASK
DECL|USBC_UOG2_ENDPTCTRL7_RXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_RXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_RXR_MASK|macro|USBC_UOG2_ENDPTCTRL7_RXR_MASK
DECL|USBC_UOG2_ENDPTCTRL7_RXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_RXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_RXS_MASK|macro|USBC_UOG2_ENDPTCTRL7_RXS_MASK
DECL|USBC_UOG2_ENDPTCTRL7_RXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_RXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_RXT_MASK|macro|USBC_UOG2_ENDPTCTRL7_RXT_MASK
DECL|USBC_UOG2_ENDPTCTRL7_RXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_RXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_RXT|macro|USBC_UOG2_ENDPTCTRL7_RXT
DECL|USBC_UOG2_ENDPTCTRL7_TXD_MASK|macro|USBC_UOG2_ENDPTCTRL7_TXD_MASK
DECL|USBC_UOG2_ENDPTCTRL7_TXD_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_TXD_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_TXE_MASK|macro|USBC_UOG2_ENDPTCTRL7_TXE_MASK
DECL|USBC_UOG2_ENDPTCTRL7_TXE_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_TXE_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_TXI_MASK|macro|USBC_UOG2_ENDPTCTRL7_TXI_MASK
DECL|USBC_UOG2_ENDPTCTRL7_TXI_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_TXI_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_TXR_MASK|macro|USBC_UOG2_ENDPTCTRL7_TXR_MASK
DECL|USBC_UOG2_ENDPTCTRL7_TXR_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_TXR_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_TXS_MASK|macro|USBC_UOG2_ENDPTCTRL7_TXS_MASK
DECL|USBC_UOG2_ENDPTCTRL7_TXS_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_TXS_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_TXT_MASK|macro|USBC_UOG2_ENDPTCTRL7_TXT_MASK
DECL|USBC_UOG2_ENDPTCTRL7_TXT_SHIFT|macro|USBC_UOG2_ENDPTCTRL7_TXT_SHIFT
DECL|USBC_UOG2_ENDPTCTRL7_TXT|macro|USBC_UOG2_ENDPTCTRL7_TXT
DECL|USBC_UOG2_ENDPTCTRL7|macro|USBC_UOG2_ENDPTCTRL7
DECL|USBC_UOG2_ENDPTFLUSH_FERB_MASK|macro|USBC_UOG2_ENDPTFLUSH_FERB_MASK
DECL|USBC_UOG2_ENDPTFLUSH_FERB_SHIFT|macro|USBC_UOG2_ENDPTFLUSH_FERB_SHIFT
DECL|USBC_UOG2_ENDPTFLUSH_FERB|macro|USBC_UOG2_ENDPTFLUSH_FERB
DECL|USBC_UOG2_ENDPTFLUSH_FETB_MASK|macro|USBC_UOG2_ENDPTFLUSH_FETB_MASK
DECL|USBC_UOG2_ENDPTFLUSH_FETB_SHIFT|macro|USBC_UOG2_ENDPTFLUSH_FETB_SHIFT
DECL|USBC_UOG2_ENDPTFLUSH_FETB|macro|USBC_UOG2_ENDPTFLUSH_FETB
DECL|USBC_UOG2_ENDPTFLUSH_REG|macro|USBC_UOG2_ENDPTFLUSH_REG
DECL|USBC_UOG2_ENDPTFLUSH|macro|USBC_UOG2_ENDPTFLUSH
DECL|USBC_UOG2_ENDPTLISTADDR_EPBASE_MASK|macro|USBC_UOG2_ENDPTLISTADDR_EPBASE_MASK
DECL|USBC_UOG2_ENDPTLISTADDR_EPBASE_SHIFT|macro|USBC_UOG2_ENDPTLISTADDR_EPBASE_SHIFT
DECL|USBC_UOG2_ENDPTLISTADDR_EPBASE|macro|USBC_UOG2_ENDPTLISTADDR_EPBASE
DECL|USBC_UOG2_ENDPTLISTADDR_REG|macro|USBC_UOG2_ENDPTLISTADDR_REG
DECL|USBC_UOG2_ENDPTLISTADDR|macro|USBC_UOG2_ENDPTLISTADDR
DECL|USBC_UOG2_ENDPTNAKEN_EPRNE_MASK|macro|USBC_UOG2_ENDPTNAKEN_EPRNE_MASK
DECL|USBC_UOG2_ENDPTNAKEN_EPRNE_SHIFT|macro|USBC_UOG2_ENDPTNAKEN_EPRNE_SHIFT
DECL|USBC_UOG2_ENDPTNAKEN_EPRNE|macro|USBC_UOG2_ENDPTNAKEN_EPRNE
DECL|USBC_UOG2_ENDPTNAKEN_EPTNE_MASK|macro|USBC_UOG2_ENDPTNAKEN_EPTNE_MASK
DECL|USBC_UOG2_ENDPTNAKEN_EPTNE_SHIFT|macro|USBC_UOG2_ENDPTNAKEN_EPTNE_SHIFT
DECL|USBC_UOG2_ENDPTNAKEN_EPTNE|macro|USBC_UOG2_ENDPTNAKEN_EPTNE
DECL|USBC_UOG2_ENDPTNAKEN_REG|macro|USBC_UOG2_ENDPTNAKEN_REG
DECL|USBC_UOG2_ENDPTNAKEN|macro|USBC_UOG2_ENDPTNAKEN
DECL|USBC_UOG2_ENDPTNAK_EPRN_MASK|macro|USBC_UOG2_ENDPTNAK_EPRN_MASK
DECL|USBC_UOG2_ENDPTNAK_EPRN_SHIFT|macro|USBC_UOG2_ENDPTNAK_EPRN_SHIFT
DECL|USBC_UOG2_ENDPTNAK_EPRN|macro|USBC_UOG2_ENDPTNAK_EPRN
DECL|USBC_UOG2_ENDPTNAK_EPTN_MASK|macro|USBC_UOG2_ENDPTNAK_EPTN_MASK
DECL|USBC_UOG2_ENDPTNAK_EPTN_SHIFT|macro|USBC_UOG2_ENDPTNAK_EPTN_SHIFT
DECL|USBC_UOG2_ENDPTNAK_EPTN|macro|USBC_UOG2_ENDPTNAK_EPTN
DECL|USBC_UOG2_ENDPTNAK_REG|macro|USBC_UOG2_ENDPTNAK_REG
DECL|USBC_UOG2_ENDPTNAK|macro|USBC_UOG2_ENDPTNAK
DECL|USBC_UOG2_ENDPTPRIME_PERB_MASK|macro|USBC_UOG2_ENDPTPRIME_PERB_MASK
DECL|USBC_UOG2_ENDPTPRIME_PERB_SHIFT|macro|USBC_UOG2_ENDPTPRIME_PERB_SHIFT
DECL|USBC_UOG2_ENDPTPRIME_PERB|macro|USBC_UOG2_ENDPTPRIME_PERB
DECL|USBC_UOG2_ENDPTPRIME_PETB_MASK|macro|USBC_UOG2_ENDPTPRIME_PETB_MASK
DECL|USBC_UOG2_ENDPTPRIME_PETB_SHIFT|macro|USBC_UOG2_ENDPTPRIME_PETB_SHIFT
DECL|USBC_UOG2_ENDPTPRIME_PETB|macro|USBC_UOG2_ENDPTPRIME_PETB
DECL|USBC_UOG2_ENDPTPRIME_REG|macro|USBC_UOG2_ENDPTPRIME_REG
DECL|USBC_UOG2_ENDPTPRIME|macro|USBC_UOG2_ENDPTPRIME
DECL|USBC_UOG2_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK|macro|USBC_UOG2_ENDPTSETUPSTAT_ENDPTSETUPSTAT_MASK
DECL|USBC_UOG2_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT|macro|USBC_UOG2_ENDPTSETUPSTAT_ENDPTSETUPSTAT_SHIFT
DECL|USBC_UOG2_ENDPTSETUPSTAT_ENDPTSETUPSTAT|macro|USBC_UOG2_ENDPTSETUPSTAT_ENDPTSETUPSTAT
DECL|USBC_UOG2_ENDPTSETUPSTAT_REG|macro|USBC_UOG2_ENDPTSETUPSTAT_REG
DECL|USBC_UOG2_ENDPTSETUPSTAT|macro|USBC_UOG2_ENDPTSETUPSTAT
DECL|USBC_UOG2_ENDPTSTAT_ERBR_MASK|macro|USBC_UOG2_ENDPTSTAT_ERBR_MASK
DECL|USBC_UOG2_ENDPTSTAT_ERBR_SHIFT|macro|USBC_UOG2_ENDPTSTAT_ERBR_SHIFT
DECL|USBC_UOG2_ENDPTSTAT_ERBR|macro|USBC_UOG2_ENDPTSTAT_ERBR
DECL|USBC_UOG2_ENDPTSTAT_ETBR_MASK|macro|USBC_UOG2_ENDPTSTAT_ETBR_MASK
DECL|USBC_UOG2_ENDPTSTAT_ETBR_SHIFT|macro|USBC_UOG2_ENDPTSTAT_ETBR_SHIFT
DECL|USBC_UOG2_ENDPTSTAT_ETBR|macro|USBC_UOG2_ENDPTSTAT_ETBR
DECL|USBC_UOG2_ENDPTSTAT_REG|macro|USBC_UOG2_ENDPTSTAT_REG
DECL|USBC_UOG2_ENDPTSTAT|macro|USBC_UOG2_ENDPTSTAT
DECL|USBC_UOG2_FRINDEX_FRINDEX_MASK|macro|USBC_UOG2_FRINDEX_FRINDEX_MASK
DECL|USBC_UOG2_FRINDEX_FRINDEX_SHIFT|macro|USBC_UOG2_FRINDEX_FRINDEX_SHIFT
DECL|USBC_UOG2_FRINDEX_FRINDEX|macro|USBC_UOG2_FRINDEX_FRINDEX
DECL|USBC_UOG2_FRINDEX_REG|macro|USBC_UOG2_FRINDEX_REG
DECL|USBC_UOG2_FRINDEX|macro|USBC_UOG2_FRINDEX
DECL|USBC_UOG2_GPTIMER0CTRL_GPTCNT_MASK|macro|USBC_UOG2_GPTIMER0CTRL_GPTCNT_MASK
DECL|USBC_UOG2_GPTIMER0CTRL_GPTCNT_SHIFT|macro|USBC_UOG2_GPTIMER0CTRL_GPTCNT_SHIFT
DECL|USBC_UOG2_GPTIMER0CTRL_GPTCNT|macro|USBC_UOG2_GPTIMER0CTRL_GPTCNT
DECL|USBC_UOG2_GPTIMER0CTRL_GPTMODE_MASK|macro|USBC_UOG2_GPTIMER0CTRL_GPTMODE_MASK
DECL|USBC_UOG2_GPTIMER0CTRL_GPTMODE_SHIFT|macro|USBC_UOG2_GPTIMER0CTRL_GPTMODE_SHIFT
DECL|USBC_UOG2_GPTIMER0CTRL_GPTRST_MASK|macro|USBC_UOG2_GPTIMER0CTRL_GPTRST_MASK
DECL|USBC_UOG2_GPTIMER0CTRL_GPTRST_SHIFT|macro|USBC_UOG2_GPTIMER0CTRL_GPTRST_SHIFT
DECL|USBC_UOG2_GPTIMER0CTRL_GPTRUN_MASK|macro|USBC_UOG2_GPTIMER0CTRL_GPTRUN_MASK
DECL|USBC_UOG2_GPTIMER0CTRL_GPTRUN_SHIFT|macro|USBC_UOG2_GPTIMER0CTRL_GPTRUN_SHIFT
DECL|USBC_UOG2_GPTIMER0CTRL_REG|macro|USBC_UOG2_GPTIMER0CTRL_REG
DECL|USBC_UOG2_GPTIMER0CTRL|macro|USBC_UOG2_GPTIMER0CTRL
DECL|USBC_UOG2_GPTIMER0LD_GPTLD_MASK|macro|USBC_UOG2_GPTIMER0LD_GPTLD_MASK
DECL|USBC_UOG2_GPTIMER0LD_GPTLD_SHIFT|macro|USBC_UOG2_GPTIMER0LD_GPTLD_SHIFT
DECL|USBC_UOG2_GPTIMER0LD_GPTLD|macro|USBC_UOG2_GPTIMER0LD_GPTLD
DECL|USBC_UOG2_GPTIMER0LD_REG|macro|USBC_UOG2_GPTIMER0LD_REG
DECL|USBC_UOG2_GPTIMER0LD|macro|USBC_UOG2_GPTIMER0LD
DECL|USBC_UOG2_GPTIMER1CTRL_GPTCNT_MASK|macro|USBC_UOG2_GPTIMER1CTRL_GPTCNT_MASK
DECL|USBC_UOG2_GPTIMER1CTRL_GPTCNT_SHIFT|macro|USBC_UOG2_GPTIMER1CTRL_GPTCNT_SHIFT
DECL|USBC_UOG2_GPTIMER1CTRL_GPTCNT|macro|USBC_UOG2_GPTIMER1CTRL_GPTCNT
DECL|USBC_UOG2_GPTIMER1CTRL_GPTMODE_MASK|macro|USBC_UOG2_GPTIMER1CTRL_GPTMODE_MASK
DECL|USBC_UOG2_GPTIMER1CTRL_GPTMODE_SHIFT|macro|USBC_UOG2_GPTIMER1CTRL_GPTMODE_SHIFT
DECL|USBC_UOG2_GPTIMER1CTRL_GPTRST_MASK|macro|USBC_UOG2_GPTIMER1CTRL_GPTRST_MASK
DECL|USBC_UOG2_GPTIMER1CTRL_GPTRST_SHIFT|macro|USBC_UOG2_GPTIMER1CTRL_GPTRST_SHIFT
DECL|USBC_UOG2_GPTIMER1CTRL_GPTRUN_MASK|macro|USBC_UOG2_GPTIMER1CTRL_GPTRUN_MASK
DECL|USBC_UOG2_GPTIMER1CTRL_GPTRUN_SHIFT|macro|USBC_UOG2_GPTIMER1CTRL_GPTRUN_SHIFT
DECL|USBC_UOG2_GPTIMER1CTRL_REG|macro|USBC_UOG2_GPTIMER1CTRL_REG
DECL|USBC_UOG2_GPTIMER1CTRL|macro|USBC_UOG2_GPTIMER1CTRL
DECL|USBC_UOG2_GPTIMER1LD_GPTLD_MASK|macro|USBC_UOG2_GPTIMER1LD_GPTLD_MASK
DECL|USBC_UOG2_GPTIMER1LD_GPTLD_SHIFT|macro|USBC_UOG2_GPTIMER1LD_GPTLD_SHIFT
DECL|USBC_UOG2_GPTIMER1LD_GPTLD|macro|USBC_UOG2_GPTIMER1LD_GPTLD
DECL|USBC_UOG2_GPTIMER1LD_REG|macro|USBC_UOG2_GPTIMER1LD_REG
DECL|USBC_UOG2_GPTIMER1LD|macro|USBC_UOG2_GPTIMER1LD
DECL|USBC_UOG2_HCCPARAMS_ADC_MASK|macro|USBC_UOG2_HCCPARAMS_ADC_MASK
DECL|USBC_UOG2_HCCPARAMS_ADC_SHIFT|macro|USBC_UOG2_HCCPARAMS_ADC_SHIFT
DECL|USBC_UOG2_HCCPARAMS_ASP_MASK|macro|USBC_UOG2_HCCPARAMS_ASP_MASK
DECL|USBC_UOG2_HCCPARAMS_ASP_SHIFT|macro|USBC_UOG2_HCCPARAMS_ASP_SHIFT
DECL|USBC_UOG2_HCCPARAMS_EECP_MASK|macro|USBC_UOG2_HCCPARAMS_EECP_MASK
DECL|USBC_UOG2_HCCPARAMS_EECP_SHIFT|macro|USBC_UOG2_HCCPARAMS_EECP_SHIFT
DECL|USBC_UOG2_HCCPARAMS_EECP|macro|USBC_UOG2_HCCPARAMS_EECP
DECL|USBC_UOG2_HCCPARAMS_IST_MASK|macro|USBC_UOG2_HCCPARAMS_IST_MASK
DECL|USBC_UOG2_HCCPARAMS_IST_SHIFT|macro|USBC_UOG2_HCCPARAMS_IST_SHIFT
DECL|USBC_UOG2_HCCPARAMS_IST|macro|USBC_UOG2_HCCPARAMS_IST
DECL|USBC_UOG2_HCCPARAMS_PFL_MASK|macro|USBC_UOG2_HCCPARAMS_PFL_MASK
DECL|USBC_UOG2_HCCPARAMS_PFL_SHIFT|macro|USBC_UOG2_HCCPARAMS_PFL_SHIFT
DECL|USBC_UOG2_HCCPARAMS_REG|macro|USBC_UOG2_HCCPARAMS_REG
DECL|USBC_UOG2_HCCPARAMS|macro|USBC_UOG2_HCCPARAMS
DECL|USBC_UOG2_HCIVERSION_HCIVERSION_MASK|macro|USBC_UOG2_HCIVERSION_HCIVERSION_MASK
DECL|USBC_UOG2_HCIVERSION_HCIVERSION_SHIFT|macro|USBC_UOG2_HCIVERSION_HCIVERSION_SHIFT
DECL|USBC_UOG2_HCIVERSION_HCIVERSION|macro|USBC_UOG2_HCIVERSION_HCIVERSION
DECL|USBC_UOG2_HCIVERSION_REG|macro|USBC_UOG2_HCIVERSION_REG
DECL|USBC_UOG2_HCIVERSION|macro|USBC_UOG2_HCIVERSION
DECL|USBC_UOG2_HCSPARAMS_N_CC_MASK|macro|USBC_UOG2_HCSPARAMS_N_CC_MASK
DECL|USBC_UOG2_HCSPARAMS_N_CC_SHIFT|macro|USBC_UOG2_HCSPARAMS_N_CC_SHIFT
DECL|USBC_UOG2_HCSPARAMS_N_CC|macro|USBC_UOG2_HCSPARAMS_N_CC
DECL|USBC_UOG2_HCSPARAMS_N_PCC_MASK|macro|USBC_UOG2_HCSPARAMS_N_PCC_MASK
DECL|USBC_UOG2_HCSPARAMS_N_PCC_SHIFT|macro|USBC_UOG2_HCSPARAMS_N_PCC_SHIFT
DECL|USBC_UOG2_HCSPARAMS_N_PCC|macro|USBC_UOG2_HCSPARAMS_N_PCC
DECL|USBC_UOG2_HCSPARAMS_N_PORTS_MASK|macro|USBC_UOG2_HCSPARAMS_N_PORTS_MASK
DECL|USBC_UOG2_HCSPARAMS_N_PORTS_SHIFT|macro|USBC_UOG2_HCSPARAMS_N_PORTS_SHIFT
DECL|USBC_UOG2_HCSPARAMS_N_PORTS|macro|USBC_UOG2_HCSPARAMS_N_PORTS
DECL|USBC_UOG2_HCSPARAMS_N_PTT_MASK|macro|USBC_UOG2_HCSPARAMS_N_PTT_MASK
DECL|USBC_UOG2_HCSPARAMS_N_PTT_SHIFT|macro|USBC_UOG2_HCSPARAMS_N_PTT_SHIFT
DECL|USBC_UOG2_HCSPARAMS_N_PTT|macro|USBC_UOG2_HCSPARAMS_N_PTT
DECL|USBC_UOG2_HCSPARAMS_N_TT_MASK|macro|USBC_UOG2_HCSPARAMS_N_TT_MASK
DECL|USBC_UOG2_HCSPARAMS_N_TT_SHIFT|macro|USBC_UOG2_HCSPARAMS_N_TT_SHIFT
DECL|USBC_UOG2_HCSPARAMS_N_TT|macro|USBC_UOG2_HCSPARAMS_N_TT
DECL|USBC_UOG2_HCSPARAMS_PI_MASK|macro|USBC_UOG2_HCSPARAMS_PI_MASK
DECL|USBC_UOG2_HCSPARAMS_PI_SHIFT|macro|USBC_UOG2_HCSPARAMS_PI_SHIFT
DECL|USBC_UOG2_HCSPARAMS_PPC_MASK|macro|USBC_UOG2_HCSPARAMS_PPC_MASK
DECL|USBC_UOG2_HCSPARAMS_PPC_SHIFT|macro|USBC_UOG2_HCSPARAMS_PPC_SHIFT
DECL|USBC_UOG2_HCSPARAMS_REG|macro|USBC_UOG2_HCSPARAMS_REG
DECL|USBC_UOG2_HCSPARAMS|macro|USBC_UOG2_HCSPARAMS
DECL|USBC_UOG2_HWDEVICE_DC_MASK|macro|USBC_UOG2_HWDEVICE_DC_MASK
DECL|USBC_UOG2_HWDEVICE_DC_SHIFT|macro|USBC_UOG2_HWDEVICE_DC_SHIFT
DECL|USBC_UOG2_HWDEVICE_DEVEP_MASK|macro|USBC_UOG2_HWDEVICE_DEVEP_MASK
DECL|USBC_UOG2_HWDEVICE_DEVEP_SHIFT|macro|USBC_UOG2_HWDEVICE_DEVEP_SHIFT
DECL|USBC_UOG2_HWDEVICE_DEVEP|macro|USBC_UOG2_HWDEVICE_DEVEP
DECL|USBC_UOG2_HWDEVICE_REG|macro|USBC_UOG2_HWDEVICE_REG
DECL|USBC_UOG2_HWDEVICE|macro|USBC_UOG2_HWDEVICE
DECL|USBC_UOG2_HWGENERAL_PHYM_MASK|macro|USBC_UOG2_HWGENERAL_PHYM_MASK
DECL|USBC_UOG2_HWGENERAL_PHYM_SHIFT|macro|USBC_UOG2_HWGENERAL_PHYM_SHIFT
DECL|USBC_UOG2_HWGENERAL_PHYM|macro|USBC_UOG2_HWGENERAL_PHYM
DECL|USBC_UOG2_HWGENERAL_PHYW_MASK|macro|USBC_UOG2_HWGENERAL_PHYW_MASK
DECL|USBC_UOG2_HWGENERAL_PHYW_SHIFT|macro|USBC_UOG2_HWGENERAL_PHYW_SHIFT
DECL|USBC_UOG2_HWGENERAL_PHYW|macro|USBC_UOG2_HWGENERAL_PHYW
DECL|USBC_UOG2_HWGENERAL_REG|macro|USBC_UOG2_HWGENERAL_REG
DECL|USBC_UOG2_HWGENERAL_SM_MASK|macro|USBC_UOG2_HWGENERAL_SM_MASK
DECL|USBC_UOG2_HWGENERAL_SM_SHIFT|macro|USBC_UOG2_HWGENERAL_SM_SHIFT
DECL|USBC_UOG2_HWGENERAL_SM|macro|USBC_UOG2_HWGENERAL_SM
DECL|USBC_UOG2_HWGENERAL|macro|USBC_UOG2_HWGENERAL
DECL|USBC_UOG2_HWHOST_HC_MASK|macro|USBC_UOG2_HWHOST_HC_MASK
DECL|USBC_UOG2_HWHOST_HC_SHIFT|macro|USBC_UOG2_HWHOST_HC_SHIFT
DECL|USBC_UOG2_HWHOST_NPORT_MASK|macro|USBC_UOG2_HWHOST_NPORT_MASK
DECL|USBC_UOG2_HWHOST_NPORT_SHIFT|macro|USBC_UOG2_HWHOST_NPORT_SHIFT
DECL|USBC_UOG2_HWHOST_NPORT|macro|USBC_UOG2_HWHOST_NPORT
DECL|USBC_UOG2_HWHOST_REG|macro|USBC_UOG2_HWHOST_REG
DECL|USBC_UOG2_HWHOST|macro|USBC_UOG2_HWHOST
DECL|USBC_UOG2_HWRXBUF_REG|macro|USBC_UOG2_HWRXBUF_REG
DECL|USBC_UOG2_HWRXBUF_RXADD_MASK|macro|USBC_UOG2_HWRXBUF_RXADD_MASK
DECL|USBC_UOG2_HWRXBUF_RXADD_SHIFT|macro|USBC_UOG2_HWRXBUF_RXADD_SHIFT
DECL|USBC_UOG2_HWRXBUF_RXADD|macro|USBC_UOG2_HWRXBUF_RXADD
DECL|USBC_UOG2_HWRXBUF_RXBURST_MASK|macro|USBC_UOG2_HWRXBUF_RXBURST_MASK
DECL|USBC_UOG2_HWRXBUF_RXBURST_SHIFT|macro|USBC_UOG2_HWRXBUF_RXBURST_SHIFT
DECL|USBC_UOG2_HWRXBUF_RXBURST|macro|USBC_UOG2_HWRXBUF_RXBURST
DECL|USBC_UOG2_HWRXBUF|macro|USBC_UOG2_HWRXBUF
DECL|USBC_UOG2_HWTXBUF_REG|macro|USBC_UOG2_HWTXBUF_REG
DECL|USBC_UOG2_HWTXBUF_TXBURST_MASK|macro|USBC_UOG2_HWTXBUF_TXBURST_MASK
DECL|USBC_UOG2_HWTXBUF_TXBURST_SHIFT|macro|USBC_UOG2_HWTXBUF_TXBURST_SHIFT
DECL|USBC_UOG2_HWTXBUF_TXBURST|macro|USBC_UOG2_HWTXBUF_TXBURST
DECL|USBC_UOG2_HWTXBUF_TXCHANADD_MASK|macro|USBC_UOG2_HWTXBUF_TXCHANADD_MASK
DECL|USBC_UOG2_HWTXBUF_TXCHANADD_SHIFT|macro|USBC_UOG2_HWTXBUF_TXCHANADD_SHIFT
DECL|USBC_UOG2_HWTXBUF_TXCHANADD|macro|USBC_UOG2_HWTXBUF_TXCHANADD
DECL|USBC_UOG2_HWTXBUF|macro|USBC_UOG2_HWTXBUF
DECL|USBC_UOG2_ID_ID_MASK|macro|USBC_UOG2_ID_ID_MASK
DECL|USBC_UOG2_ID_ID_SHIFT|macro|USBC_UOG2_ID_ID_SHIFT
DECL|USBC_UOG2_ID_ID|macro|USBC_UOG2_ID_ID
DECL|USBC_UOG2_ID_NID_MASK|macro|USBC_UOG2_ID_NID_MASK
DECL|USBC_UOG2_ID_NID_SHIFT|macro|USBC_UOG2_ID_NID_SHIFT
DECL|USBC_UOG2_ID_NID|macro|USBC_UOG2_ID_NID
DECL|USBC_UOG2_ID_REG|macro|USBC_UOG2_ID_REG
DECL|USBC_UOG2_ID_REVISION_MASK|macro|USBC_UOG2_ID_REVISION_MASK
DECL|USBC_UOG2_ID_REVISION_SHIFT|macro|USBC_UOG2_ID_REVISION_SHIFT
DECL|USBC_UOG2_ID_REVISION|macro|USBC_UOG2_ID_REVISION
DECL|USBC_UOG2_ID|macro|USBC_UOG2_ID
DECL|USBC_UOG2_OTGSC_ASVIE_MASK|macro|USBC_UOG2_OTGSC_ASVIE_MASK
DECL|USBC_UOG2_OTGSC_ASVIE_SHIFT|macro|USBC_UOG2_OTGSC_ASVIE_SHIFT
DECL|USBC_UOG2_OTGSC_ASVIS_MASK|macro|USBC_UOG2_OTGSC_ASVIS_MASK
DECL|USBC_UOG2_OTGSC_ASVIS_SHIFT|macro|USBC_UOG2_OTGSC_ASVIS_SHIFT
DECL|USBC_UOG2_OTGSC_ASV_MASK|macro|USBC_UOG2_OTGSC_ASV_MASK
DECL|USBC_UOG2_OTGSC_ASV_SHIFT|macro|USBC_UOG2_OTGSC_ASV_SHIFT
DECL|USBC_UOG2_OTGSC_AVVIE_MASK|macro|USBC_UOG2_OTGSC_AVVIE_MASK
DECL|USBC_UOG2_OTGSC_AVVIE_SHIFT|macro|USBC_UOG2_OTGSC_AVVIE_SHIFT
DECL|USBC_UOG2_OTGSC_AVVIS_MASK|macro|USBC_UOG2_OTGSC_AVVIS_MASK
DECL|USBC_UOG2_OTGSC_AVVIS_SHIFT|macro|USBC_UOG2_OTGSC_AVVIS_SHIFT
DECL|USBC_UOG2_OTGSC_AVV_MASK|macro|USBC_UOG2_OTGSC_AVV_MASK
DECL|USBC_UOG2_OTGSC_AVV_SHIFT|macro|USBC_UOG2_OTGSC_AVV_SHIFT
DECL|USBC_UOG2_OTGSC_BSEIE_MASK|macro|USBC_UOG2_OTGSC_BSEIE_MASK
DECL|USBC_UOG2_OTGSC_BSEIE_SHIFT|macro|USBC_UOG2_OTGSC_BSEIE_SHIFT
DECL|USBC_UOG2_OTGSC_BSEIS_MASK|macro|USBC_UOG2_OTGSC_BSEIS_MASK
DECL|USBC_UOG2_OTGSC_BSEIS_SHIFT|macro|USBC_UOG2_OTGSC_BSEIS_SHIFT
DECL|USBC_UOG2_OTGSC_BSE_MASK|macro|USBC_UOG2_OTGSC_BSE_MASK
DECL|USBC_UOG2_OTGSC_BSE_SHIFT|macro|USBC_UOG2_OTGSC_BSE_SHIFT
DECL|USBC_UOG2_OTGSC_BSVIE_MASK|macro|USBC_UOG2_OTGSC_BSVIE_MASK
DECL|USBC_UOG2_OTGSC_BSVIE_SHIFT|macro|USBC_UOG2_OTGSC_BSVIE_SHIFT
DECL|USBC_UOG2_OTGSC_BSVIS_MASK|macro|USBC_UOG2_OTGSC_BSVIS_MASK
DECL|USBC_UOG2_OTGSC_BSVIS_SHIFT|macro|USBC_UOG2_OTGSC_BSVIS_SHIFT
DECL|USBC_UOG2_OTGSC_BSV_MASK|macro|USBC_UOG2_OTGSC_BSV_MASK
DECL|USBC_UOG2_OTGSC_BSV_SHIFT|macro|USBC_UOG2_OTGSC_BSV_SHIFT
DECL|USBC_UOG2_OTGSC_DPIE_MASK|macro|USBC_UOG2_OTGSC_DPIE_MASK
DECL|USBC_UOG2_OTGSC_DPIE_SHIFT|macro|USBC_UOG2_OTGSC_DPIE_SHIFT
DECL|USBC_UOG2_OTGSC_DPIS_MASK|macro|USBC_UOG2_OTGSC_DPIS_MASK
DECL|USBC_UOG2_OTGSC_DPIS_SHIFT|macro|USBC_UOG2_OTGSC_DPIS_SHIFT
DECL|USBC_UOG2_OTGSC_DPS_MASK|macro|USBC_UOG2_OTGSC_DPS_MASK
DECL|USBC_UOG2_OTGSC_DPS_SHIFT|macro|USBC_UOG2_OTGSC_DPS_SHIFT
DECL|USBC_UOG2_OTGSC_DP_MASK|macro|USBC_UOG2_OTGSC_DP_MASK
DECL|USBC_UOG2_OTGSC_DP_SHIFT|macro|USBC_UOG2_OTGSC_DP_SHIFT
DECL|USBC_UOG2_OTGSC_EN_1MS_MASK|macro|USBC_UOG2_OTGSC_EN_1MS_MASK
DECL|USBC_UOG2_OTGSC_EN_1MS_SHIFT|macro|USBC_UOG2_OTGSC_EN_1MS_SHIFT
DECL|USBC_UOG2_OTGSC_IDIE_MASK|macro|USBC_UOG2_OTGSC_IDIE_MASK
DECL|USBC_UOG2_OTGSC_IDIE_SHIFT|macro|USBC_UOG2_OTGSC_IDIE_SHIFT
DECL|USBC_UOG2_OTGSC_IDIS_MASK|macro|USBC_UOG2_OTGSC_IDIS_MASK
DECL|USBC_UOG2_OTGSC_IDIS_SHIFT|macro|USBC_UOG2_OTGSC_IDIS_SHIFT
DECL|USBC_UOG2_OTGSC_IDPU_MASK|macro|USBC_UOG2_OTGSC_IDPU_MASK
DECL|USBC_UOG2_OTGSC_IDPU_SHIFT|macro|USBC_UOG2_OTGSC_IDPU_SHIFT
DECL|USBC_UOG2_OTGSC_ID_MASK|macro|USBC_UOG2_OTGSC_ID_MASK
DECL|USBC_UOG2_OTGSC_ID_SHIFT|macro|USBC_UOG2_OTGSC_ID_SHIFT
DECL|USBC_UOG2_OTGSC_OT_MASK|macro|USBC_UOG2_OTGSC_OT_MASK
DECL|USBC_UOG2_OTGSC_OT_SHIFT|macro|USBC_UOG2_OTGSC_OT_SHIFT
DECL|USBC_UOG2_OTGSC_REG|macro|USBC_UOG2_OTGSC_REG
DECL|USBC_UOG2_OTGSC_STATUS_1MS_MASK|macro|USBC_UOG2_OTGSC_STATUS_1MS_MASK
DECL|USBC_UOG2_OTGSC_STATUS_1MS_SHIFT|macro|USBC_UOG2_OTGSC_STATUS_1MS_SHIFT
DECL|USBC_UOG2_OTGSC_TOG_1MS_MASK|macro|USBC_UOG2_OTGSC_TOG_1MS_MASK
DECL|USBC_UOG2_OTGSC_TOG_1MS_SHIFT|macro|USBC_UOG2_OTGSC_TOG_1MS_SHIFT
DECL|USBC_UOG2_OTGSC_VC_MASK|macro|USBC_UOG2_OTGSC_VC_MASK
DECL|USBC_UOG2_OTGSC_VC_SHIFT|macro|USBC_UOG2_OTGSC_VC_SHIFT
DECL|USBC_UOG2_OTGSC_VD_MASK|macro|USBC_UOG2_OTGSC_VD_MASK
DECL|USBC_UOG2_OTGSC_VD_SHIFT|macro|USBC_UOG2_OTGSC_VD_SHIFT
DECL|USBC_UOG2_OTGSC|macro|USBC_UOG2_OTGSC
DECL|USBC_UOG2_PERIODICLISTBASE_BASEADR_MASK|macro|USBC_UOG2_PERIODICLISTBASE_BASEADR_MASK
DECL|USBC_UOG2_PERIODICLISTBASE_BASEADR_SHIFT|macro|USBC_UOG2_PERIODICLISTBASE_BASEADR_SHIFT
DECL|USBC_UOG2_PERIODICLISTBASE_BASEADR|macro|USBC_UOG2_PERIODICLISTBASE_BASEADR
DECL|USBC_UOG2_PERIODICLISTBASE_REG|macro|USBC_UOG2_PERIODICLISTBASE_REG
DECL|USBC_UOG2_PERIODICLISTBASE|macro|USBC_UOG2_PERIODICLISTBASE
DECL|USBC_UOG2_PORTSC1_CCS_MASK|macro|USBC_UOG2_PORTSC1_CCS_MASK
DECL|USBC_UOG2_PORTSC1_CCS_SHIFT|macro|USBC_UOG2_PORTSC1_CCS_SHIFT
DECL|USBC_UOG2_PORTSC1_CSC_MASK|macro|USBC_UOG2_PORTSC1_CSC_MASK
DECL|USBC_UOG2_PORTSC1_CSC_SHIFT|macro|USBC_UOG2_PORTSC1_CSC_SHIFT
DECL|USBC_UOG2_PORTSC1_FPR_MASK|macro|USBC_UOG2_PORTSC1_FPR_MASK
DECL|USBC_UOG2_PORTSC1_FPR_SHIFT|macro|USBC_UOG2_PORTSC1_FPR_SHIFT
DECL|USBC_UOG2_PORTSC1_HSP_MASK|macro|USBC_UOG2_PORTSC1_HSP_MASK
DECL|USBC_UOG2_PORTSC1_HSP_SHIFT|macro|USBC_UOG2_PORTSC1_HSP_SHIFT
DECL|USBC_UOG2_PORTSC1_LS_MASK|macro|USBC_UOG2_PORTSC1_LS_MASK
DECL|USBC_UOG2_PORTSC1_LS_SHIFT|macro|USBC_UOG2_PORTSC1_LS_SHIFT
DECL|USBC_UOG2_PORTSC1_LS|macro|USBC_UOG2_PORTSC1_LS
DECL|USBC_UOG2_PORTSC1_OCA_MASK|macro|USBC_UOG2_PORTSC1_OCA_MASK
DECL|USBC_UOG2_PORTSC1_OCA_SHIFT|macro|USBC_UOG2_PORTSC1_OCA_SHIFT
DECL|USBC_UOG2_PORTSC1_OCC_MASK|macro|USBC_UOG2_PORTSC1_OCC_MASK
DECL|USBC_UOG2_PORTSC1_OCC_SHIFT|macro|USBC_UOG2_PORTSC1_OCC_SHIFT
DECL|USBC_UOG2_PORTSC1_PEC_MASK|macro|USBC_UOG2_PORTSC1_PEC_MASK
DECL|USBC_UOG2_PORTSC1_PEC_SHIFT|macro|USBC_UOG2_PORTSC1_PEC_SHIFT
DECL|USBC_UOG2_PORTSC1_PE_MASK|macro|USBC_UOG2_PORTSC1_PE_MASK
DECL|USBC_UOG2_PORTSC1_PE_SHIFT|macro|USBC_UOG2_PORTSC1_PE_SHIFT
DECL|USBC_UOG2_PORTSC1_PFSC_MASK|macro|USBC_UOG2_PORTSC1_PFSC_MASK
DECL|USBC_UOG2_PORTSC1_PFSC_SHIFT|macro|USBC_UOG2_PORTSC1_PFSC_SHIFT
DECL|USBC_UOG2_PORTSC1_PHCD_MASK|macro|USBC_UOG2_PORTSC1_PHCD_MASK
DECL|USBC_UOG2_PORTSC1_PHCD_SHIFT|macro|USBC_UOG2_PORTSC1_PHCD_SHIFT
DECL|USBC_UOG2_PORTSC1_PIC_MASK|macro|USBC_UOG2_PORTSC1_PIC_MASK
DECL|USBC_UOG2_PORTSC1_PIC_SHIFT|macro|USBC_UOG2_PORTSC1_PIC_SHIFT
DECL|USBC_UOG2_PORTSC1_PIC|macro|USBC_UOG2_PORTSC1_PIC
DECL|USBC_UOG2_PORTSC1_PO_MASK|macro|USBC_UOG2_PORTSC1_PO_MASK
DECL|USBC_UOG2_PORTSC1_PO_SHIFT|macro|USBC_UOG2_PORTSC1_PO_SHIFT
DECL|USBC_UOG2_PORTSC1_PP_MASK|macro|USBC_UOG2_PORTSC1_PP_MASK
DECL|USBC_UOG2_PORTSC1_PP_SHIFT|macro|USBC_UOG2_PORTSC1_PP_SHIFT
DECL|USBC_UOG2_PORTSC1_PR_MASK|macro|USBC_UOG2_PORTSC1_PR_MASK
DECL|USBC_UOG2_PORTSC1_PR_SHIFT|macro|USBC_UOG2_PORTSC1_PR_SHIFT
DECL|USBC_UOG2_PORTSC1_PSPD_MASK|macro|USBC_UOG2_PORTSC1_PSPD_MASK
DECL|USBC_UOG2_PORTSC1_PSPD_SHIFT|macro|USBC_UOG2_PORTSC1_PSPD_SHIFT
DECL|USBC_UOG2_PORTSC1_PSPD|macro|USBC_UOG2_PORTSC1_PSPD
DECL|USBC_UOG2_PORTSC1_PTC_MASK|macro|USBC_UOG2_PORTSC1_PTC_MASK
DECL|USBC_UOG2_PORTSC1_PTC_SHIFT|macro|USBC_UOG2_PORTSC1_PTC_SHIFT
DECL|USBC_UOG2_PORTSC1_PTC|macro|USBC_UOG2_PORTSC1_PTC
DECL|USBC_UOG2_PORTSC1_PTS_1_MASK|macro|USBC_UOG2_PORTSC1_PTS_1_MASK
DECL|USBC_UOG2_PORTSC1_PTS_1_SHIFT|macro|USBC_UOG2_PORTSC1_PTS_1_SHIFT
DECL|USBC_UOG2_PORTSC1_PTS_1|macro|USBC_UOG2_PORTSC1_PTS_1
DECL|USBC_UOG2_PORTSC1_PTS_2_MASK|macro|USBC_UOG2_PORTSC1_PTS_2_MASK
DECL|USBC_UOG2_PORTSC1_PTS_2_SHIFT|macro|USBC_UOG2_PORTSC1_PTS_2_SHIFT
DECL|USBC_UOG2_PORTSC1_PTW_MASK|macro|USBC_UOG2_PORTSC1_PTW_MASK
DECL|USBC_UOG2_PORTSC1_PTW_SHIFT|macro|USBC_UOG2_PORTSC1_PTW_SHIFT
DECL|USBC_UOG2_PORTSC1_REG|macro|USBC_UOG2_PORTSC1_REG
DECL|USBC_UOG2_PORTSC1_STS_MASK|macro|USBC_UOG2_PORTSC1_STS_MASK
DECL|USBC_UOG2_PORTSC1_STS_SHIFT|macro|USBC_UOG2_PORTSC1_STS_SHIFT
DECL|USBC_UOG2_PORTSC1_SUSP_MASK|macro|USBC_UOG2_PORTSC1_SUSP_MASK
DECL|USBC_UOG2_PORTSC1_SUSP_SHIFT|macro|USBC_UOG2_PORTSC1_SUSP_SHIFT
DECL|USBC_UOG2_PORTSC1_WKCN_MASK|macro|USBC_UOG2_PORTSC1_WKCN_MASK
DECL|USBC_UOG2_PORTSC1_WKCN_SHIFT|macro|USBC_UOG2_PORTSC1_WKCN_SHIFT
DECL|USBC_UOG2_PORTSC1_WKDC_MASK|macro|USBC_UOG2_PORTSC1_WKDC_MASK
DECL|USBC_UOG2_PORTSC1_WKDC_SHIFT|macro|USBC_UOG2_PORTSC1_WKDC_SHIFT
DECL|USBC_UOG2_PORTSC1_WKOC_MASK|macro|USBC_UOG2_PORTSC1_WKOC_MASK
DECL|USBC_UOG2_PORTSC1_WKOC_SHIFT|macro|USBC_UOG2_PORTSC1_WKOC_SHIFT
DECL|USBC_UOG2_PORTSC1|macro|USBC_UOG2_PORTSC1
DECL|USBC_UOG2_SBUSCFG_AHBBRST_MASK|macro|USBC_UOG2_SBUSCFG_AHBBRST_MASK
DECL|USBC_UOG2_SBUSCFG_AHBBRST_SHIFT|macro|USBC_UOG2_SBUSCFG_AHBBRST_SHIFT
DECL|USBC_UOG2_SBUSCFG_AHBBRST|macro|USBC_UOG2_SBUSCFG_AHBBRST
DECL|USBC_UOG2_SBUSCFG_REG|macro|USBC_UOG2_SBUSCFG_REG
DECL|USBC_UOG2_SBUSCFG|macro|USBC_UOG2_SBUSCFG
DECL|USBC_UOG2_TXFILLTUNING_REG|macro|USBC_UOG2_TXFILLTUNING_REG
DECL|USBC_UOG2_TXFILLTUNING_TXFIFOTHRES_MASK|macro|USBC_UOG2_TXFILLTUNING_TXFIFOTHRES_MASK
DECL|USBC_UOG2_TXFILLTUNING_TXFIFOTHRES_SHIFT|macro|USBC_UOG2_TXFILLTUNING_TXFIFOTHRES_SHIFT
DECL|USBC_UOG2_TXFILLTUNING_TXFIFOTHRES|macro|USBC_UOG2_TXFILLTUNING_TXFIFOTHRES
DECL|USBC_UOG2_TXFILLTUNING_TXSCHHEALTH_MASK|macro|USBC_UOG2_TXFILLTUNING_TXSCHHEALTH_MASK
DECL|USBC_UOG2_TXFILLTUNING_TXSCHHEALTH_SHIFT|macro|USBC_UOG2_TXFILLTUNING_TXSCHHEALTH_SHIFT
DECL|USBC_UOG2_TXFILLTUNING_TXSCHHEALTH|macro|USBC_UOG2_TXFILLTUNING_TXSCHHEALTH
DECL|USBC_UOG2_TXFILLTUNING_TXSCHOH_MASK|macro|USBC_UOG2_TXFILLTUNING_TXSCHOH_MASK
DECL|USBC_UOG2_TXFILLTUNING_TXSCHOH_SHIFT|macro|USBC_UOG2_TXFILLTUNING_TXSCHOH_SHIFT
DECL|USBC_UOG2_TXFILLTUNING_TXSCHOH|macro|USBC_UOG2_TXFILLTUNING_TXSCHOH
DECL|USBC_UOG2_TXFILLTUNING|macro|USBC_UOG2_TXFILLTUNING
DECL|USBC_UOG2_USBCMD_ASE_MASK|macro|USBC_UOG2_USBCMD_ASE_MASK
DECL|USBC_UOG2_USBCMD_ASE_SHIFT|macro|USBC_UOG2_USBCMD_ASE_SHIFT
DECL|USBC_UOG2_USBCMD_ASPE_MASK|macro|USBC_UOG2_USBCMD_ASPE_MASK
DECL|USBC_UOG2_USBCMD_ASPE_SHIFT|macro|USBC_UOG2_USBCMD_ASPE_SHIFT
DECL|USBC_UOG2_USBCMD_ASP_MASK|macro|USBC_UOG2_USBCMD_ASP_MASK
DECL|USBC_UOG2_USBCMD_ASP_SHIFT|macro|USBC_UOG2_USBCMD_ASP_SHIFT
DECL|USBC_UOG2_USBCMD_ASP|macro|USBC_UOG2_USBCMD_ASP
DECL|USBC_UOG2_USBCMD_ATDTW_MASK|macro|USBC_UOG2_USBCMD_ATDTW_MASK
DECL|USBC_UOG2_USBCMD_ATDTW_SHIFT|macro|USBC_UOG2_USBCMD_ATDTW_SHIFT
DECL|USBC_UOG2_USBCMD_FS_1_MASK|macro|USBC_UOG2_USBCMD_FS_1_MASK
DECL|USBC_UOG2_USBCMD_FS_1_SHIFT|macro|USBC_UOG2_USBCMD_FS_1_SHIFT
DECL|USBC_UOG2_USBCMD_FS_1|macro|USBC_UOG2_USBCMD_FS_1
DECL|USBC_UOG2_USBCMD_FS_2_MASK|macro|USBC_UOG2_USBCMD_FS_2_MASK
DECL|USBC_UOG2_USBCMD_FS_2_SHIFT|macro|USBC_UOG2_USBCMD_FS_2_SHIFT
DECL|USBC_UOG2_USBCMD_IAA_MASK|macro|USBC_UOG2_USBCMD_IAA_MASK
DECL|USBC_UOG2_USBCMD_IAA_SHIFT|macro|USBC_UOG2_USBCMD_IAA_SHIFT
DECL|USBC_UOG2_USBCMD_ITC_MASK|macro|USBC_UOG2_USBCMD_ITC_MASK
DECL|USBC_UOG2_USBCMD_ITC_SHIFT|macro|USBC_UOG2_USBCMD_ITC_SHIFT
DECL|USBC_UOG2_USBCMD_ITC|macro|USBC_UOG2_USBCMD_ITC
DECL|USBC_UOG2_USBCMD_PSE_MASK|macro|USBC_UOG2_USBCMD_PSE_MASK
DECL|USBC_UOG2_USBCMD_PSE_SHIFT|macro|USBC_UOG2_USBCMD_PSE_SHIFT
DECL|USBC_UOG2_USBCMD_REG|macro|USBC_UOG2_USBCMD_REG
DECL|USBC_UOG2_USBCMD_RST_MASK|macro|USBC_UOG2_USBCMD_RST_MASK
DECL|USBC_UOG2_USBCMD_RST_SHIFT|macro|USBC_UOG2_USBCMD_RST_SHIFT
DECL|USBC_UOG2_USBCMD_RS_MASK|macro|USBC_UOG2_USBCMD_RS_MASK
DECL|USBC_UOG2_USBCMD_RS_SHIFT|macro|USBC_UOG2_USBCMD_RS_SHIFT
DECL|USBC_UOG2_USBCMD_SUTW_MASK|macro|USBC_UOG2_USBCMD_SUTW_MASK
DECL|USBC_UOG2_USBCMD_SUTW_SHIFT|macro|USBC_UOG2_USBCMD_SUTW_SHIFT
DECL|USBC_UOG2_USBCMD|macro|USBC_UOG2_USBCMD
DECL|USBC_UOG2_USBINTR_AAE_MASK|macro|USBC_UOG2_USBINTR_AAE_MASK
DECL|USBC_UOG2_USBINTR_AAE_SHIFT|macro|USBC_UOG2_USBINTR_AAE_SHIFT
DECL|USBC_UOG2_USBINTR_FRE_MASK|macro|USBC_UOG2_USBINTR_FRE_MASK
DECL|USBC_UOG2_USBINTR_FRE_SHIFT|macro|USBC_UOG2_USBINTR_FRE_SHIFT
DECL|USBC_UOG2_USBINTR_NAKE_MASK|macro|USBC_UOG2_USBINTR_NAKE_MASK
DECL|USBC_UOG2_USBINTR_NAKE_SHIFT|macro|USBC_UOG2_USBINTR_NAKE_SHIFT
DECL|USBC_UOG2_USBINTR_PCE_MASK|macro|USBC_UOG2_USBINTR_PCE_MASK
DECL|USBC_UOG2_USBINTR_PCE_SHIFT|macro|USBC_UOG2_USBINTR_PCE_SHIFT
DECL|USBC_UOG2_USBINTR_REG|macro|USBC_UOG2_USBINTR_REG
DECL|USBC_UOG2_USBINTR_SEE_MASK|macro|USBC_UOG2_USBINTR_SEE_MASK
DECL|USBC_UOG2_USBINTR_SEE_SHIFT|macro|USBC_UOG2_USBINTR_SEE_SHIFT
DECL|USBC_UOG2_USBINTR_SLE_MASK|macro|USBC_UOG2_USBINTR_SLE_MASK
DECL|USBC_UOG2_USBINTR_SLE_SHIFT|macro|USBC_UOG2_USBINTR_SLE_SHIFT
DECL|USBC_UOG2_USBINTR_SRE_MASK|macro|USBC_UOG2_USBINTR_SRE_MASK
DECL|USBC_UOG2_USBINTR_SRE_SHIFT|macro|USBC_UOG2_USBINTR_SRE_SHIFT
DECL|USBC_UOG2_USBINTR_TIE0_MASK|macro|USBC_UOG2_USBINTR_TIE0_MASK
DECL|USBC_UOG2_USBINTR_TIE0_SHIFT|macro|USBC_UOG2_USBINTR_TIE0_SHIFT
DECL|USBC_UOG2_USBINTR_TIE1_MASK|macro|USBC_UOG2_USBINTR_TIE1_MASK
DECL|USBC_UOG2_USBINTR_TIE1_SHIFT|macro|USBC_UOG2_USBINTR_TIE1_SHIFT
DECL|USBC_UOG2_USBINTR_UAIE_MASK|macro|USBC_UOG2_USBINTR_UAIE_MASK
DECL|USBC_UOG2_USBINTR_UAIE_SHIFT|macro|USBC_UOG2_USBINTR_UAIE_SHIFT
DECL|USBC_UOG2_USBINTR_UEE_MASK|macro|USBC_UOG2_USBINTR_UEE_MASK
DECL|USBC_UOG2_USBINTR_UEE_SHIFT|macro|USBC_UOG2_USBINTR_UEE_SHIFT
DECL|USBC_UOG2_USBINTR_UE_MASK|macro|USBC_UOG2_USBINTR_UE_MASK
DECL|USBC_UOG2_USBINTR_UE_SHIFT|macro|USBC_UOG2_USBINTR_UE_SHIFT
DECL|USBC_UOG2_USBINTR_ULPIE_MASK|macro|USBC_UOG2_USBINTR_ULPIE_MASK
DECL|USBC_UOG2_USBINTR_ULPIE_SHIFT|macro|USBC_UOG2_USBINTR_ULPIE_SHIFT
DECL|USBC_UOG2_USBINTR_UPIE_MASK|macro|USBC_UOG2_USBINTR_UPIE_MASK
DECL|USBC_UOG2_USBINTR_UPIE_SHIFT|macro|USBC_UOG2_USBINTR_UPIE_SHIFT
DECL|USBC_UOG2_USBINTR_URE_MASK|macro|USBC_UOG2_USBINTR_URE_MASK
DECL|USBC_UOG2_USBINTR_URE_SHIFT|macro|USBC_UOG2_USBINTR_URE_SHIFT
DECL|USBC_UOG2_USBINTR|macro|USBC_UOG2_USBINTR
DECL|USBC_UOG2_USBMODE_CM_MASK|macro|USBC_UOG2_USBMODE_CM_MASK
DECL|USBC_UOG2_USBMODE_CM_SHIFT|macro|USBC_UOG2_USBMODE_CM_SHIFT
DECL|USBC_UOG2_USBMODE_CM|macro|USBC_UOG2_USBMODE_CM
DECL|USBC_UOG2_USBMODE_ES_MASK|macro|USBC_UOG2_USBMODE_ES_MASK
DECL|USBC_UOG2_USBMODE_ES_SHIFT|macro|USBC_UOG2_USBMODE_ES_SHIFT
DECL|USBC_UOG2_USBMODE_REG|macro|USBC_UOG2_USBMODE_REG
DECL|USBC_UOG2_USBMODE_SDIS_MASK|macro|USBC_UOG2_USBMODE_SDIS_MASK
DECL|USBC_UOG2_USBMODE_SDIS_SHIFT|macro|USBC_UOG2_USBMODE_SDIS_SHIFT
DECL|USBC_UOG2_USBMODE_SLOM_MASK|macro|USBC_UOG2_USBMODE_SLOM_MASK
DECL|USBC_UOG2_USBMODE_SLOM_SHIFT|macro|USBC_UOG2_USBMODE_SLOM_SHIFT
DECL|USBC_UOG2_USBMODE|macro|USBC_UOG2_USBMODE
DECL|USBC_UOG2_USBSTS_AAI_MASK|macro|USBC_UOG2_USBSTS_AAI_MASK
DECL|USBC_UOG2_USBSTS_AAI_SHIFT|macro|USBC_UOG2_USBSTS_AAI_SHIFT
DECL|USBC_UOG2_USBSTS_AS_MASK|macro|USBC_UOG2_USBSTS_AS_MASK
DECL|USBC_UOG2_USBSTS_AS_SHIFT|macro|USBC_UOG2_USBSTS_AS_SHIFT
DECL|USBC_UOG2_USBSTS_FRI_MASK|macro|USBC_UOG2_USBSTS_FRI_MASK
DECL|USBC_UOG2_USBSTS_FRI_SHIFT|macro|USBC_UOG2_USBSTS_FRI_SHIFT
DECL|USBC_UOG2_USBSTS_HCH_MASK|macro|USBC_UOG2_USBSTS_HCH_MASK
DECL|USBC_UOG2_USBSTS_HCH_SHIFT|macro|USBC_UOG2_USBSTS_HCH_SHIFT
DECL|USBC_UOG2_USBSTS_NAKI_MASK|macro|USBC_UOG2_USBSTS_NAKI_MASK
DECL|USBC_UOG2_USBSTS_NAKI_SHIFT|macro|USBC_UOG2_USBSTS_NAKI_SHIFT
DECL|USBC_UOG2_USBSTS_PCI_MASK|macro|USBC_UOG2_USBSTS_PCI_MASK
DECL|USBC_UOG2_USBSTS_PCI_SHIFT|macro|USBC_UOG2_USBSTS_PCI_SHIFT
DECL|USBC_UOG2_USBSTS_PS_MASK|macro|USBC_UOG2_USBSTS_PS_MASK
DECL|USBC_UOG2_USBSTS_PS_SHIFT|macro|USBC_UOG2_USBSTS_PS_SHIFT
DECL|USBC_UOG2_USBSTS_RCL_MASK|macro|USBC_UOG2_USBSTS_RCL_MASK
DECL|USBC_UOG2_USBSTS_RCL_SHIFT|macro|USBC_UOG2_USBSTS_RCL_SHIFT
DECL|USBC_UOG2_USBSTS_REG|macro|USBC_UOG2_USBSTS_REG
DECL|USBC_UOG2_USBSTS_SEI_MASK|macro|USBC_UOG2_USBSTS_SEI_MASK
DECL|USBC_UOG2_USBSTS_SEI_SHIFT|macro|USBC_UOG2_USBSTS_SEI_SHIFT
DECL|USBC_UOG2_USBSTS_SLI_MASK|macro|USBC_UOG2_USBSTS_SLI_MASK
DECL|USBC_UOG2_USBSTS_SLI_SHIFT|macro|USBC_UOG2_USBSTS_SLI_SHIFT
DECL|USBC_UOG2_USBSTS_SRI_MASK|macro|USBC_UOG2_USBSTS_SRI_MASK
DECL|USBC_UOG2_USBSTS_SRI_SHIFT|macro|USBC_UOG2_USBSTS_SRI_SHIFT
DECL|USBC_UOG2_USBSTS_TI0_MASK|macro|USBC_UOG2_USBSTS_TI0_MASK
DECL|USBC_UOG2_USBSTS_TI0_SHIFT|macro|USBC_UOG2_USBSTS_TI0_SHIFT
DECL|USBC_UOG2_USBSTS_TI1_MASK|macro|USBC_UOG2_USBSTS_TI1_MASK
DECL|USBC_UOG2_USBSTS_TI1_SHIFT|macro|USBC_UOG2_USBSTS_TI1_SHIFT
DECL|USBC_UOG2_USBSTS_UEI_MASK|macro|USBC_UOG2_USBSTS_UEI_MASK
DECL|USBC_UOG2_USBSTS_UEI_SHIFT|macro|USBC_UOG2_USBSTS_UEI_SHIFT
DECL|USBC_UOG2_USBSTS_UI_MASK|macro|USBC_UOG2_USBSTS_UI_MASK
DECL|USBC_UOG2_USBSTS_UI_SHIFT|macro|USBC_UOG2_USBSTS_UI_SHIFT
DECL|USBC_UOG2_USBSTS_ULPII_MASK|macro|USBC_UOG2_USBSTS_ULPII_MASK
DECL|USBC_UOG2_USBSTS_ULPII_SHIFT|macro|USBC_UOG2_USBSTS_ULPII_SHIFT
DECL|USBC_UOG2_USBSTS_URI_MASK|macro|USBC_UOG2_USBSTS_URI_MASK
DECL|USBC_UOG2_USBSTS_URI_SHIFT|macro|USBC_UOG2_USBSTS_URI_SHIFT
DECL|USBC_UOG2_USBSTS|macro|USBC_UOG2_USBSTS
DECL|USBC|macro|USBC
DECL|USBNC_ADP_CFG2_ADP_CHRG_DELTA_MASK|macro|USBNC_ADP_CFG2_ADP_CHRG_DELTA_MASK
DECL|USBNC_ADP_CFG2_ADP_CHRG_DELTA_SHIFT|macro|USBNC_ADP_CFG2_ADP_CHRG_DELTA_SHIFT
DECL|USBNC_ADP_CFG2_ADP_CHRG_DELTA|macro|USBNC_ADP_CFG2_ADP_CHRG_DELTA
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_MASK|macro|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_MASK
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_SHIFT|macro|USBNC_ADP_CFG2_ADP_CHRG_SWCMP_SHIFT
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_MASK|macro|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_MASK
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_SHIFT|macro|USBNC_ADP_CFG2_ADP_CHRG_SWTIME_SHIFT
DECL|USBNC_ADP_CFG2_ADP_CHRG_SWTIME|macro|USBNC_ADP_CFG2_ADP_CHRG_SWTIME
DECL|USBNC_ADP_CFG2_ADP_DISCHG_TIME_MASK|macro|USBNC_ADP_CFG2_ADP_DISCHG_TIME_MASK
DECL|USBNC_ADP_CFG2_ADP_DISCHG_TIME_SHIFT|macro|USBNC_ADP_CFG2_ADP_DISCHG_TIME_SHIFT
DECL|USBNC_ADP_CFG2_ADP_DISCHG_TIME|macro|USBNC_ADP_CFG2_ADP_DISCHG_TIME
DECL|USBNC_ADP_CFG2_REG|macro|USBNC_ADP_CFG2_REG
DECL|USBNC_ADP_CFG2|macro|USBNC_ADP_CFG2
DECL|USBNC_BASE_ADDRS|macro|USBNC_BASE_ADDRS
DECL|USBNC_BASE_PTRS|macro|USBNC_BASE_PTRS
DECL|USBNC_BASE_PTR|macro|USBNC_BASE_PTR
DECL|USBNC_BASE|macro|USBNC_BASE
DECL|USBNC_MemMapPtr|typedef|} USBNC_Type, *USBNC_MemMapPtr;
DECL|USBNC_Type|typedef|} USBNC_Type, *USBNC_MemMapPtr;
DECL|USBNC_USB_OTG1_CTRL_OVER_CUR_DIS_MASK|macro|USBNC_USB_OTG1_CTRL_OVER_CUR_DIS_MASK
DECL|USBNC_USB_OTG1_CTRL_OVER_CUR_DIS_SHIFT|macro|USBNC_USB_OTG1_CTRL_OVER_CUR_DIS_SHIFT
DECL|USBNC_USB_OTG1_CTRL_OVER_CUR_POL_MASK|macro|USBNC_USB_OTG1_CTRL_OVER_CUR_POL_MASK
DECL|USBNC_USB_OTG1_CTRL_OVER_CUR_POL_SHIFT|macro|USBNC_USB_OTG1_CTRL_OVER_CUR_POL_SHIFT
DECL|USBNC_USB_OTG1_CTRL_PWR_POL_MASK|macro|USBNC_USB_OTG1_CTRL_PWR_POL_MASK
DECL|USBNC_USB_OTG1_CTRL_PWR_POL_SHIFT|macro|USBNC_USB_OTG1_CTRL_PWR_POL_SHIFT
DECL|USBNC_USB_OTG1_CTRL_REG|macro|USBNC_USB_OTG1_CTRL_REG
DECL|USBNC_USB_OTG1_CTRL_WIE_MASK|macro|USBNC_USB_OTG1_CTRL_WIE_MASK
DECL|USBNC_USB_OTG1_CTRL_WIE_SHIFT|macro|USBNC_USB_OTG1_CTRL_WIE_SHIFT
DECL|USBNC_USB_OTG1_CTRL_WIR_MASK|macro|USBNC_USB_OTG1_CTRL_WIR_MASK
DECL|USBNC_USB_OTG1_CTRL_WIR_SHIFT|macro|USBNC_USB_OTG1_CTRL_WIR_SHIFT
DECL|USBNC_USB_OTG1_CTRL_WKUP_ID_EN_MASK|macro|USBNC_USB_OTG1_CTRL_WKUP_ID_EN_MASK
DECL|USBNC_USB_OTG1_CTRL_WKUP_ID_EN_SHIFT|macro|USBNC_USB_OTG1_CTRL_WKUP_ID_EN_SHIFT
DECL|USBNC_USB_OTG1_CTRL_WKUP_SW_EN_MASK|macro|USBNC_USB_OTG1_CTRL_WKUP_SW_EN_MASK
DECL|USBNC_USB_OTG1_CTRL_WKUP_SW_EN_SHIFT|macro|USBNC_USB_OTG1_CTRL_WKUP_SW_EN_SHIFT
DECL|USBNC_USB_OTG1_CTRL_WKUP_SW_MASK|macro|USBNC_USB_OTG1_CTRL_WKUP_SW_MASK
DECL|USBNC_USB_OTG1_CTRL_WKUP_SW_SHIFT|macro|USBNC_USB_OTG1_CTRL_WKUP_SW_SHIFT
DECL|USBNC_USB_OTG1_CTRL_WKUP_VBUS_EN_MASK|macro|USBNC_USB_OTG1_CTRL_WKUP_VBUS_EN_MASK
DECL|USBNC_USB_OTG1_CTRL_WKUP_VBUS_EN_SHIFT|macro|USBNC_USB_OTG1_CTRL_WKUP_VBUS_EN_SHIFT
DECL|USBNC_USB_OTG1_CTRL|macro|USBNC_USB_OTG1_CTRL
DECL|USBNC_USB_OTG1_PHY_CTRL_0_REG|macro|USBNC_USB_OTG1_PHY_CTRL_0_REG
DECL|USBNC_USB_OTG1_PHY_CTRL_0_UTMI_CLK_VLD_MASK|macro|USBNC_USB_OTG1_PHY_CTRL_0_UTMI_CLK_VLD_MASK
DECL|USBNC_USB_OTG1_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT|macro|USBNC_USB_OTG1_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT
DECL|USBNC_USB_OTG1_PHY_CTRL_0|macro|USBNC_USB_OTG1_PHY_CTRL_0
DECL|USBNC_USB_OTG2_CTRL_OVER_CUR_DIS_MASK|macro|USBNC_USB_OTG2_CTRL_OVER_CUR_DIS_MASK
DECL|USBNC_USB_OTG2_CTRL_OVER_CUR_DIS_SHIFT|macro|USBNC_USB_OTG2_CTRL_OVER_CUR_DIS_SHIFT
DECL|USBNC_USB_OTG2_CTRL_OVER_CUR_POL_MASK|macro|USBNC_USB_OTG2_CTRL_OVER_CUR_POL_MASK
DECL|USBNC_USB_OTG2_CTRL_OVER_CUR_POL_SHIFT|macro|USBNC_USB_OTG2_CTRL_OVER_CUR_POL_SHIFT
DECL|USBNC_USB_OTG2_CTRL_PWR_POL_MASK|macro|USBNC_USB_OTG2_CTRL_PWR_POL_MASK
DECL|USBNC_USB_OTG2_CTRL_PWR_POL_SHIFT|macro|USBNC_USB_OTG2_CTRL_PWR_POL_SHIFT
DECL|USBNC_USB_OTG2_CTRL_REG|macro|USBNC_USB_OTG2_CTRL_REG
DECL|USBNC_USB_OTG2_CTRL_WIE_MASK|macro|USBNC_USB_OTG2_CTRL_WIE_MASK
DECL|USBNC_USB_OTG2_CTRL_WIE_SHIFT|macro|USBNC_USB_OTG2_CTRL_WIE_SHIFT
DECL|USBNC_USB_OTG2_CTRL_WIR_MASK|macro|USBNC_USB_OTG2_CTRL_WIR_MASK
DECL|USBNC_USB_OTG2_CTRL_WIR_SHIFT|macro|USBNC_USB_OTG2_CTRL_WIR_SHIFT
DECL|USBNC_USB_OTG2_CTRL_WKUP_ID_EN_MASK|macro|USBNC_USB_OTG2_CTRL_WKUP_ID_EN_MASK
DECL|USBNC_USB_OTG2_CTRL_WKUP_ID_EN_SHIFT|macro|USBNC_USB_OTG2_CTRL_WKUP_ID_EN_SHIFT
DECL|USBNC_USB_OTG2_CTRL_WKUP_SW_EN_MASK|macro|USBNC_USB_OTG2_CTRL_WKUP_SW_EN_MASK
DECL|USBNC_USB_OTG2_CTRL_WKUP_SW_EN_SHIFT|macro|USBNC_USB_OTG2_CTRL_WKUP_SW_EN_SHIFT
DECL|USBNC_USB_OTG2_CTRL_WKUP_SW_MASK|macro|USBNC_USB_OTG2_CTRL_WKUP_SW_MASK
DECL|USBNC_USB_OTG2_CTRL_WKUP_SW_SHIFT|macro|USBNC_USB_OTG2_CTRL_WKUP_SW_SHIFT
DECL|USBNC_USB_OTG2_CTRL_WKUP_VBUS_EN_MASK|macro|USBNC_USB_OTG2_CTRL_WKUP_VBUS_EN_MASK
DECL|USBNC_USB_OTG2_CTRL_WKUP_VBUS_EN_SHIFT|macro|USBNC_USB_OTG2_CTRL_WKUP_VBUS_EN_SHIFT
DECL|USBNC_USB_OTG2_CTRL|macro|USBNC_USB_OTG2_CTRL
DECL|USBNC_USB_OTG2_PHY_CTRL_0_REG|macro|USBNC_USB_OTG2_PHY_CTRL_0_REG
DECL|USBNC_USB_OTG2_PHY_CTRL_0_UTMI_CLK_VLD_MASK|macro|USBNC_USB_OTG2_PHY_CTRL_0_UTMI_CLK_VLD_MASK
DECL|USBNC_USB_OTG2_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT|macro|USBNC_USB_OTG2_PHY_CTRL_0_UTMI_CLK_VLD_SHIFT
DECL|USBNC_USB_OTG2_PHY_CTRL_0|macro|USBNC_USB_OTG2_PHY_CTRL_0
DECL|USBNC_USB_UH_CTRL_480M_CLK_ON_MASK|macro|USBNC_USB_UH_CTRL_480M_CLK_ON_MASK
DECL|USBNC_USB_UH_CTRL_480M_CLK_ON_SHIFT|macro|USBNC_USB_UH_CTRL_480M_CLK_ON_SHIFT
DECL|USBNC_USB_UH_CTRL_REG|macro|USBNC_USB_UH_CTRL_REG
DECL|USBNC_USB_UH_CTRL_RESET_MASK|macro|USBNC_USB_UH_CTRL_RESET_MASK
DECL|USBNC_USB_UH_CTRL_RESET_SHIFT|macro|USBNC_USB_UH_CTRL_RESET_SHIFT
DECL|USBNC_USB_UH_CTRL_SUSPENDM_MASK|macro|USBNC_USB_UH_CTRL_SUSPENDM_MASK
DECL|USBNC_USB_UH_CTRL_SUSPENDM_SHIFT|macro|USBNC_USB_UH_CTRL_SUSPENDM_SHIFT
DECL|USBNC_USB_UH_CTRL_WIE_MASK|macro|USBNC_USB_UH_CTRL_WIE_MASK
DECL|USBNC_USB_UH_CTRL_WIE_SHIFT|macro|USBNC_USB_UH_CTRL_WIE_SHIFT
DECL|USBNC_USB_UH_CTRL_WIR_MASK|macro|USBNC_USB_UH_CTRL_WIR_MASK
DECL|USBNC_USB_UH_CTRL_WIR_SHIFT|macro|USBNC_USB_UH_CTRL_WIR_SHIFT
DECL|USBNC_USB_UH_CTRL_WKUP_SW_EN_MASK|macro|USBNC_USB_UH_CTRL_WKUP_SW_EN_MASK
DECL|USBNC_USB_UH_CTRL_WKUP_SW_EN_SHIFT|macro|USBNC_USB_UH_CTRL_WKUP_SW_EN_SHIFT
DECL|USBNC_USB_UH_CTRL_WKUP_SW_MASK|macro|USBNC_USB_UH_CTRL_WKUP_SW_MASK
DECL|USBNC_USB_UH_CTRL_WKUP_SW_SHIFT|macro|USBNC_USB_UH_CTRL_WKUP_SW_SHIFT
DECL|USBNC_USB_UH_CTRL|macro|USBNC_USB_UH_CTRL
DECL|USBNC_USB_UH_HSIC_CTRL_CLK_VLD_MASK|macro|USBNC_USB_UH_HSIC_CTRL_CLK_VLD_MASK
DECL|USBNC_USB_UH_HSIC_CTRL_CLK_VLD_SHIFT|macro|USBNC_USB_UH_HSIC_CTRL_CLK_VLD_SHIFT
DECL|USBNC_USB_UH_HSIC_CTRL_HSIC_CLK_ON_MASK|macro|USBNC_USB_UH_HSIC_CTRL_HSIC_CLK_ON_MASK
DECL|USBNC_USB_UH_HSIC_CTRL_HSIC_CLK_ON_SHIFT|macro|USBNC_USB_UH_HSIC_CTRL_HSIC_CLK_ON_SHIFT
DECL|USBNC_USB_UH_HSIC_CTRL_HSIC_EN_MASK|macro|USBNC_USB_UH_HSIC_CTRL_HSIC_EN_MASK
DECL|USBNC_USB_UH_HSIC_CTRL_HSIC_EN_SHIFT|macro|USBNC_USB_UH_HSIC_CTRL_HSIC_EN_SHIFT
DECL|USBNC_USB_UH_HSIC_CTRL_REG|macro|USBNC_USB_UH_HSIC_CTRL_REG
DECL|USBNC_USB_UH_HSIC_CTRL|macro|USBNC_USB_UH_HSIC_CTRL
DECL|USBNC_USB_x_PHY_STS_ID_DIG_MASK|macro|USBNC_USB_x_PHY_STS_ID_DIG_MASK
DECL|USBNC_USB_x_PHY_STS_ID_DIG_SHIFT|macro|USBNC_USB_x_PHY_STS_ID_DIG_SHIFT
DECL|USBNC_USB_x_PHY_STS_LINE_STATE_MASK|macro|USBNC_USB_x_PHY_STS_LINE_STATE_MASK
DECL|USBNC_USB_x_PHY_STS_LINE_STATE_SHIFT|macro|USBNC_USB_x_PHY_STS_LINE_STATE_SHIFT
DECL|USBNC_USB_x_PHY_STS_LINE_STATE|macro|USBNC_USB_x_PHY_STS_LINE_STATE
DECL|USBNC_USB_x_PHY_STS_REG|macro|USBNC_USB_x_PHY_STS_REG
DECL|USBNC_USB_x_PHY_STS_SESS_VLD_MASK|macro|USBNC_USB_x_PHY_STS_SESS_VLD_MASK
DECL|USBNC_USB_x_PHY_STS_SESS_VLD_SHIFT|macro|USBNC_USB_x_PHY_STS_SESS_VLD_SHIFT
DECL|USBNC_USB_x_PHY_STS_USB_OTG1_CHD_B_MASK|macro|USBNC_USB_x_PHY_STS_USB_OTG1_CHD_B_MASK
DECL|USBNC_USB_x_PHY_STS_USB_OTG1_CHD_B_SHIFT|macro|USBNC_USB_x_PHY_STS_USB_OTG1_CHD_B_SHIFT
DECL|USBNC_USB_x_PHY_STS_VBUS_VLD_MASK|macro|USBNC_USB_x_PHY_STS_VBUS_VLD_MASK
DECL|USBNC_USB_x_PHY_STS_VBUS_VLD_SHIFT|macro|USBNC_USB_x_PHY_STS_VBUS_VLD_SHIFT
DECL|USBNC_USB_x_PHY_STS|macro|USBNC_USB_x_PHY_STS
DECL|USBNC|macro|USBNC
DECL|USBPHY1_BASE_PTR|macro|USBPHY1_BASE_PTR
DECL|USBPHY1_BASE|macro|USBPHY1_BASE
DECL|USBPHY1_CTRL_CLR|macro|USBPHY1_CTRL_CLR
DECL|USBPHY1_CTRL_SET|macro|USBPHY1_CTRL_SET
DECL|USBPHY1_CTRL_TOG|macro|USBPHY1_CTRL_TOG
DECL|USBPHY1_CTRL|macro|USBPHY1_CTRL
DECL|USBPHY1_DEBUG0_STATUS|macro|USBPHY1_DEBUG0_STATUS
DECL|USBPHY1_DEBUG1_CLR|macro|USBPHY1_DEBUG1_CLR
DECL|USBPHY1_DEBUG1_SET|macro|USBPHY1_DEBUG1_SET
DECL|USBPHY1_DEBUG1_TOG|macro|USBPHY1_DEBUG1_TOG
DECL|USBPHY1_DEBUG1|macro|USBPHY1_DEBUG1
DECL|USBPHY1_DEBUG_CLR|macro|USBPHY1_DEBUG_CLR
DECL|USBPHY1_DEBUG_SET|macro|USBPHY1_DEBUG_SET
DECL|USBPHY1_DEBUG_TOG|macro|USBPHY1_DEBUG_TOG
DECL|USBPHY1_DEBUG|macro|USBPHY1_DEBUG
DECL|USBPHY1_PWD_CLR|macro|USBPHY1_PWD_CLR
DECL|USBPHY1_PWD_SET|macro|USBPHY1_PWD_SET
DECL|USBPHY1_PWD_TOG|macro|USBPHY1_PWD_TOG
DECL|USBPHY1_PWD|macro|USBPHY1_PWD
DECL|USBPHY1_RX_CLR|macro|USBPHY1_RX_CLR
DECL|USBPHY1_RX_SET|macro|USBPHY1_RX_SET
DECL|USBPHY1_RX_TOG|macro|USBPHY1_RX_TOG
DECL|USBPHY1_RX|macro|USBPHY1_RX
DECL|USBPHY1_STATUS|macro|USBPHY1_STATUS
DECL|USBPHY1_TX_CLR|macro|USBPHY1_TX_CLR
DECL|USBPHY1_TX_SET|macro|USBPHY1_TX_SET
DECL|USBPHY1_TX_TOG|macro|USBPHY1_TX_TOG
DECL|USBPHY1_TX|macro|USBPHY1_TX
DECL|USBPHY1_VERSION|macro|USBPHY1_VERSION
DECL|USBPHY1|macro|USBPHY1
DECL|USBPHY2_BASE_PTR|macro|USBPHY2_BASE_PTR
DECL|USBPHY2_BASE|macro|USBPHY2_BASE
DECL|USBPHY2_CTRL_CLR|macro|USBPHY2_CTRL_CLR
DECL|USBPHY2_CTRL_SET|macro|USBPHY2_CTRL_SET
DECL|USBPHY2_CTRL_TOG|macro|USBPHY2_CTRL_TOG
DECL|USBPHY2_CTRL|macro|USBPHY2_CTRL
DECL|USBPHY2_DEBUG0_STATUS|macro|USBPHY2_DEBUG0_STATUS
DECL|USBPHY2_DEBUG1_CLR|macro|USBPHY2_DEBUG1_CLR
DECL|USBPHY2_DEBUG1_SET|macro|USBPHY2_DEBUG1_SET
DECL|USBPHY2_DEBUG1_TOG|macro|USBPHY2_DEBUG1_TOG
DECL|USBPHY2_DEBUG1|macro|USBPHY2_DEBUG1
DECL|USBPHY2_DEBUG_CLR|macro|USBPHY2_DEBUG_CLR
DECL|USBPHY2_DEBUG_SET|macro|USBPHY2_DEBUG_SET
DECL|USBPHY2_DEBUG_TOG|macro|USBPHY2_DEBUG_TOG
DECL|USBPHY2_DEBUG|macro|USBPHY2_DEBUG
DECL|USBPHY2_PWD_CLR|macro|USBPHY2_PWD_CLR
DECL|USBPHY2_PWD_SET|macro|USBPHY2_PWD_SET
DECL|USBPHY2_PWD_TOG|macro|USBPHY2_PWD_TOG
DECL|USBPHY2_PWD|macro|USBPHY2_PWD
DECL|USBPHY2_RX_CLR|macro|USBPHY2_RX_CLR
DECL|USBPHY2_RX_SET|macro|USBPHY2_RX_SET
DECL|USBPHY2_RX_TOG|macro|USBPHY2_RX_TOG
DECL|USBPHY2_RX|macro|USBPHY2_RX
DECL|USBPHY2_STATUS|macro|USBPHY2_STATUS
DECL|USBPHY2_TX_CLR|macro|USBPHY2_TX_CLR
DECL|USBPHY2_TX_SET|macro|USBPHY2_TX_SET
DECL|USBPHY2_TX_TOG|macro|USBPHY2_TX_TOG
DECL|USBPHY2_TX|macro|USBPHY2_TX
DECL|USBPHY2_VERSION|macro|USBPHY2_VERSION
DECL|USBPHY2|macro|USBPHY2
DECL|USBPHY_BASE_ADDRS|macro|USBPHY_BASE_ADDRS
DECL|USBPHY_BASE_PTRS|macro|USBPHY_BASE_PTRS
DECL|USBPHY_CTRL_CLKGATE_MASK|macro|USBPHY_CTRL_CLKGATE_MASK
DECL|USBPHY_CTRL_CLKGATE_SHIFT|macro|USBPHY_CTRL_CLKGATE_SHIFT
DECL|USBPHY_CTRL_CLR_CLKGATE_MASK|macro|USBPHY_CTRL_CLR_CLKGATE_MASK
DECL|USBPHY_CTRL_CLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_CLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_CLR_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_CLR_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_CLR_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_CLR_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_CLR_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_CLR_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_CLR_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_CLR_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_CLR_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_CLR_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_CLR_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_CLR_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_CLR_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_CLR_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_CLR_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_CLR_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_CLR_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_CLR_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_CLR_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_CLR_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_CLR_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_CLR_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_CLR_REG|macro|USBPHY_CTRL_CLR_REG
DECL|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_CLR_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_CLR_RESUME_IRQ_MASK|macro|USBPHY_CTRL_CLR_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_CLR_RSVD0_MASK|macro|USBPHY_CTRL_CLR_RSVD0_MASK
DECL|USBPHY_CTRL_CLR_RSVD0_SHIFT|macro|USBPHY_CTRL_CLR_RSVD0_SHIFT
DECL|USBPHY_CTRL_CLR_RSVD1_MASK|macro|USBPHY_CTRL_CLR_RSVD1_MASK
DECL|USBPHY_CTRL_CLR_RSVD1_SHIFT|macro|USBPHY_CTRL_CLR_RSVD1_SHIFT
DECL|USBPHY_CTRL_CLR_RSVD1|macro|USBPHY_CTRL_CLR_RSVD1
DECL|USBPHY_CTRL_CLR_SFTRST_MASK|macro|USBPHY_CTRL_CLR_SFTRST_MASK
DECL|USBPHY_CTRL_CLR_SFTRST_SHIFT|macro|USBPHY_CTRL_CLR_SFTRST_SHIFT
DECL|USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_CLR_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_CLR_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_CLR_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_CLR_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_REG|macro|USBPHY_CTRL_REG
DECL|USBPHY_CTRL_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_RESUME_IRQ_MASK|macro|USBPHY_CTRL_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_RSVD0_MASK|macro|USBPHY_CTRL_RSVD0_MASK
DECL|USBPHY_CTRL_RSVD0_SHIFT|macro|USBPHY_CTRL_RSVD0_SHIFT
DECL|USBPHY_CTRL_RSVD1_MASK|macro|USBPHY_CTRL_RSVD1_MASK
DECL|USBPHY_CTRL_RSVD1_SHIFT|macro|USBPHY_CTRL_RSVD1_SHIFT
DECL|USBPHY_CTRL_RSVD1|macro|USBPHY_CTRL_RSVD1
DECL|USBPHY_CTRL_SET_CLKGATE_MASK|macro|USBPHY_CTRL_SET_CLKGATE_MASK
DECL|USBPHY_CTRL_SET_CLKGATE_SHIFT|macro|USBPHY_CTRL_SET_CLKGATE_SHIFT
DECL|USBPHY_CTRL_SET_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_SET_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_SET_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_SET_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_SET_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_SET_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_SET_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_SET_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_SET_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_SET_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_SET_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_SET_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_SET_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_SET_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_SET_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_SET_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_SET_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_SET_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_SET_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_SET_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_SET_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_SET_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_SET_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_SET_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_SET_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_SET_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_SET_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_SET_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_SET_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_SET_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_SET_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_SET_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_SET_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_SET_REG|macro|USBPHY_CTRL_SET_REG
DECL|USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_SET_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_SET_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_SET_RESUME_IRQ_MASK|macro|USBPHY_CTRL_SET_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_SET_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_SET_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_SET_RSVD0_MASK|macro|USBPHY_CTRL_SET_RSVD0_MASK
DECL|USBPHY_CTRL_SET_RSVD0_SHIFT|macro|USBPHY_CTRL_SET_RSVD0_SHIFT
DECL|USBPHY_CTRL_SET_RSVD1_MASK|macro|USBPHY_CTRL_SET_RSVD1_MASK
DECL|USBPHY_CTRL_SET_RSVD1_SHIFT|macro|USBPHY_CTRL_SET_RSVD1_SHIFT
DECL|USBPHY_CTRL_SET_RSVD1|macro|USBPHY_CTRL_SET_RSVD1
DECL|USBPHY_CTRL_SET_SFTRST_MASK|macro|USBPHY_CTRL_SET_SFTRST_MASK
DECL|USBPHY_CTRL_SET_SFTRST_SHIFT|macro|USBPHY_CTRL_SET_SFTRST_SHIFT
DECL|USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_SET_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_SET_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_SET_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_SET_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_SET_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_SFTRST_MASK|macro|USBPHY_CTRL_SFTRST_MASK
DECL|USBPHY_CTRL_SFTRST_SHIFT|macro|USBPHY_CTRL_SFTRST_SHIFT
DECL|USBPHY_CTRL_TOG_CLKGATE_MASK|macro|USBPHY_CTRL_TOG_CLKGATE_MASK
DECL|USBPHY_CTRL_TOG_CLKGATE_SHIFT|macro|USBPHY_CTRL_TOG_CLKGATE_SHIFT
DECL|USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK|macro|USBPHY_CTRL_TOG_DATA_ON_LRADC_MASK
DECL|USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT|macro|USBPHY_CTRL_TOG_DATA_ON_LRADC_SHIFT
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK|macro|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_MASK
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_DEVPLUGIN_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK|macro|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_MASK
DECL|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT|macro|USBPHY_CTRL_TOG_DEVPLUGIN_POLARITY_SHIFT
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK|macro|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_MASK
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT|macro|USBPHY_CTRL_TOG_ENAUTOCLR_CLKGATE_SHIFT
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK|macro|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_MASK
DECL|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT|macro|USBPHY_CTRL_TOG_ENAUTOCLR_PHY_PWD_SHIFT
DECL|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK|macro|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENDEVPLUGINDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK|macro|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_MASK
DECL|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT|macro|USBPHY_CTRL_TOG_ENDPDMCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK|macro|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENHOSTDISCONDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK|macro|USBPHY_CTRL_TOG_ENIDCHG_WKUP_MASK
DECL|USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT|macro|USBPHY_CTRL_TOG_ENIDCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK|macro|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_MASK
DECL|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQDEVPLUGIN_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK|macro|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_MASK
DECL|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQHOSTDISCON_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK|macro|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQRESUMEDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK|macro|USBPHY_CTRL_TOG_ENIRQWAKEUP_MASK
DECL|USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT|macro|USBPHY_CTRL_TOG_ENIRQWAKEUP_SHIFT
DECL|USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK|macro|USBPHY_CTRL_TOG_ENOTGIDDETECT_MASK
DECL|USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT|macro|USBPHY_CTRL_TOG_ENOTGIDDETECT_SHIFT
DECL|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_ENOTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK|macro|USBPHY_CTRL_TOG_ENUTMILEVEL2_MASK
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT|macro|USBPHY_CTRL_TOG_ENUTMILEVEL2_SHIFT
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK|macro|USBPHY_CTRL_TOG_ENUTMILEVEL3_MASK
DECL|USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT|macro|USBPHY_CTRL_TOG_ENUTMILEVEL3_SHIFT
DECL|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK|macro|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_MASK
DECL|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT|macro|USBPHY_CTRL_TOG_ENVBUSCHG_WKUP_SHIFT
DECL|USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK|macro|USBPHY_CTRL_TOG_FSDLL_RST_EN_MASK
DECL|USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT|macro|USBPHY_CTRL_TOG_FSDLL_RST_EN_SHIFT
DECL|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK|macro|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_MASK
DECL|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_HOSTDISCONDETECT_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK|macro|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_MASK
DECL|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT|macro|USBPHY_CTRL_TOG_HOST_FORCE_LS_SE0_SHIFT
DECL|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK|macro|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_MASK
DECL|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_OTG_ID_CHG_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK|macro|USBPHY_CTRL_TOG_OTG_ID_VALUE_MASK
DECL|USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT|macro|USBPHY_CTRL_TOG_OTG_ID_VALUE_SHIFT
DECL|USBPHY_CTRL_TOG_REG|macro|USBPHY_CTRL_TOG_REG
DECL|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK|macro|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_MASK
DECL|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT|macro|USBPHY_CTRL_TOG_RESUMEIRQSTICKY_SHIFT
DECL|USBPHY_CTRL_TOG_RESUME_IRQ_MASK|macro|USBPHY_CTRL_TOG_RESUME_IRQ_MASK
DECL|USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_RESUME_IRQ_SHIFT
DECL|USBPHY_CTRL_TOG_RSVD0_MASK|macro|USBPHY_CTRL_TOG_RSVD0_MASK
DECL|USBPHY_CTRL_TOG_RSVD0_SHIFT|macro|USBPHY_CTRL_TOG_RSVD0_SHIFT
DECL|USBPHY_CTRL_TOG_RSVD1_MASK|macro|USBPHY_CTRL_TOG_RSVD1_MASK
DECL|USBPHY_CTRL_TOG_RSVD1_SHIFT|macro|USBPHY_CTRL_TOG_RSVD1_SHIFT
DECL|USBPHY_CTRL_TOG_RSVD1|macro|USBPHY_CTRL_TOG_RSVD1
DECL|USBPHY_CTRL_TOG_SFTRST_MASK|macro|USBPHY_CTRL_TOG_SFTRST_MASK
DECL|USBPHY_CTRL_TOG_SFTRST_SHIFT|macro|USBPHY_CTRL_TOG_SFTRST_SHIFT
DECL|USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_TOG_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_TOG_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_TOG_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_TOG_WAKEUP_IRQ_SHIFT
DECL|USBPHY_CTRL_UTMI_SUSPENDM_MASK|macro|USBPHY_CTRL_UTMI_SUSPENDM_MASK
DECL|USBPHY_CTRL_UTMI_SUSPENDM_SHIFT|macro|USBPHY_CTRL_UTMI_SUSPENDM_SHIFT
DECL|USBPHY_CTRL_WAKEUP_IRQ_MASK|macro|USBPHY_CTRL_WAKEUP_IRQ_MASK
DECL|USBPHY_CTRL_WAKEUP_IRQ_SHIFT|macro|USBPHY_CTRL_WAKEUP_IRQ_SHIFT
DECL|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK|macro|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_MASK
DECL|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT|macro|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT_SHIFT
DECL|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT|macro|USBPHY_DEBUG0_STATUS_LOOP_BACK_FAIL_COUNT
DECL|USBPHY_DEBUG0_STATUS_REG|macro|USBPHY_DEBUG0_STATUS_REG
DECL|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK|macro|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_MASK
DECL|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT|macro|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT_SHIFT
DECL|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT|macro|USBPHY_DEBUG0_STATUS_SQUELCH_COUNT
DECL|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK|macro|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_MASK
DECL|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT|macro|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT_SHIFT
DECL|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT|macro|USBPHY_DEBUG0_STATUS_UTMI_RXERROR_FAIL_COUNT
DECL|USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_CLR_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_CLR_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_CLR_ENTAILADJVD|macro|USBPHY_DEBUG1_CLR_ENTAILADJVD
DECL|USBPHY_DEBUG1_CLR_REG|macro|USBPHY_DEBUG1_CLR_REG
DECL|USBPHY_DEBUG1_CLR_RSVD0_MASK|macro|USBPHY_DEBUG1_CLR_RSVD0_MASK
DECL|USBPHY_DEBUG1_CLR_RSVD0_SHIFT|macro|USBPHY_DEBUG1_CLR_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_CLR_RSVD0|macro|USBPHY_DEBUG1_CLR_RSVD0
DECL|USBPHY_DEBUG1_CLR_RSVD1_MASK|macro|USBPHY_DEBUG1_CLR_RSVD1_MASK
DECL|USBPHY_DEBUG1_CLR_RSVD1_SHIFT|macro|USBPHY_DEBUG1_CLR_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_CLR_RSVD1|macro|USBPHY_DEBUG1_CLR_RSVD1
DECL|USBPHY_DEBUG1_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_ENTAILADJVD|macro|USBPHY_DEBUG1_ENTAILADJVD
DECL|USBPHY_DEBUG1_REG|macro|USBPHY_DEBUG1_REG
DECL|USBPHY_DEBUG1_RSVD0_MASK|macro|USBPHY_DEBUG1_RSVD0_MASK
DECL|USBPHY_DEBUG1_RSVD0_SHIFT|macro|USBPHY_DEBUG1_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_RSVD0|macro|USBPHY_DEBUG1_RSVD0
DECL|USBPHY_DEBUG1_RSVD1_MASK|macro|USBPHY_DEBUG1_RSVD1_MASK
DECL|USBPHY_DEBUG1_RSVD1_SHIFT|macro|USBPHY_DEBUG1_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_RSVD1|macro|USBPHY_DEBUG1_RSVD1
DECL|USBPHY_DEBUG1_SET_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_SET_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_SET_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_SET_ENTAILADJVD|macro|USBPHY_DEBUG1_SET_ENTAILADJVD
DECL|USBPHY_DEBUG1_SET_REG|macro|USBPHY_DEBUG1_SET_REG
DECL|USBPHY_DEBUG1_SET_RSVD0_MASK|macro|USBPHY_DEBUG1_SET_RSVD0_MASK
DECL|USBPHY_DEBUG1_SET_RSVD0_SHIFT|macro|USBPHY_DEBUG1_SET_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_SET_RSVD0|macro|USBPHY_DEBUG1_SET_RSVD0
DECL|USBPHY_DEBUG1_SET_RSVD1_MASK|macro|USBPHY_DEBUG1_SET_RSVD1_MASK
DECL|USBPHY_DEBUG1_SET_RSVD1_SHIFT|macro|USBPHY_DEBUG1_SET_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_SET_RSVD1|macro|USBPHY_DEBUG1_SET_RSVD1
DECL|USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK|macro|USBPHY_DEBUG1_TOG_ENTAILADJVD_MASK
DECL|USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT|macro|USBPHY_DEBUG1_TOG_ENTAILADJVD_SHIFT
DECL|USBPHY_DEBUG1_TOG_ENTAILADJVD|macro|USBPHY_DEBUG1_TOG_ENTAILADJVD
DECL|USBPHY_DEBUG1_TOG_REG|macro|USBPHY_DEBUG1_TOG_REG
DECL|USBPHY_DEBUG1_TOG_RSVD0_MASK|macro|USBPHY_DEBUG1_TOG_RSVD0_MASK
DECL|USBPHY_DEBUG1_TOG_RSVD0_SHIFT|macro|USBPHY_DEBUG1_TOG_RSVD0_SHIFT
DECL|USBPHY_DEBUG1_TOG_RSVD0|macro|USBPHY_DEBUG1_TOG_RSVD0
DECL|USBPHY_DEBUG1_TOG_RSVD1_MASK|macro|USBPHY_DEBUG1_TOG_RSVD1_MASK
DECL|USBPHY_DEBUG1_TOG_RSVD1_SHIFT|macro|USBPHY_DEBUG1_TOG_RSVD1_SHIFT
DECL|USBPHY_DEBUG1_TOG_RSVD1|macro|USBPHY_DEBUG1_TOG_RSVD1
DECL|USBPHY_DEBUG_CLKGATE_MASK|macro|USBPHY_DEBUG_CLKGATE_MASK
DECL|USBPHY_DEBUG_CLKGATE_SHIFT|macro|USBPHY_DEBUG_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_CLR_CLKGATE_MASK|macro|USBPHY_DEBUG_CLR_CLKGATE_MASK
DECL|USBPHY_DEBUG_CLR_CLKGATE_SHIFT|macro|USBPHY_DEBUG_CLR_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_CLR_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_CLR_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_CLR_ENHSTPULLDOWN|macro|USBPHY_DEBUG_CLR_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_CLR_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_CLR_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_CLR_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_CLR_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_CLR_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_CLR_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_CLR_HSTPULLDOWN|macro|USBPHY_DEBUG_CLR_HSTPULLDOWN
DECL|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_CLR_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_CLR_REG|macro|USBPHY_DEBUG_CLR_REG
DECL|USBPHY_DEBUG_CLR_RSVD0_MASK|macro|USBPHY_DEBUG_CLR_RSVD0_MASK
DECL|USBPHY_DEBUG_CLR_RSVD0_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD0_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD0|macro|USBPHY_DEBUG_CLR_RSVD0
DECL|USBPHY_DEBUG_CLR_RSVD1_MASK|macro|USBPHY_DEBUG_CLR_RSVD1_MASK
DECL|USBPHY_DEBUG_CLR_RSVD1_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD1_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD1|macro|USBPHY_DEBUG_CLR_RSVD1
DECL|USBPHY_DEBUG_CLR_RSVD2_MASK|macro|USBPHY_DEBUG_CLR_RSVD2_MASK
DECL|USBPHY_DEBUG_CLR_RSVD2_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD2_SHIFT
DECL|USBPHY_DEBUG_CLR_RSVD2|macro|USBPHY_DEBUG_CLR_RSVD2
DECL|USBPHY_DEBUG_CLR_RSVD3_MASK|macro|USBPHY_DEBUG_CLR_RSVD3_MASK
DECL|USBPHY_DEBUG_CLR_RSVD3_SHIFT|macro|USBPHY_DEBUG_CLR_RSVD3_SHIFT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_CLR_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_CLR_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_CLR_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_CLR_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_CLR_TX2RXCOUNT|macro|USBPHY_DEBUG_CLR_TX2RXCOUNT
DECL|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_ENHSTPULLDOWN|macro|USBPHY_DEBUG_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_HSTPULLDOWN|macro|USBPHY_DEBUG_HSTPULLDOWN
DECL|USBPHY_DEBUG_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_REG|macro|USBPHY_DEBUG_REG
DECL|USBPHY_DEBUG_RSVD0_MASK|macro|USBPHY_DEBUG_RSVD0_MASK
DECL|USBPHY_DEBUG_RSVD0_SHIFT|macro|USBPHY_DEBUG_RSVD0_SHIFT
DECL|USBPHY_DEBUG_RSVD0|macro|USBPHY_DEBUG_RSVD0
DECL|USBPHY_DEBUG_RSVD1_MASK|macro|USBPHY_DEBUG_RSVD1_MASK
DECL|USBPHY_DEBUG_RSVD1_SHIFT|macro|USBPHY_DEBUG_RSVD1_SHIFT
DECL|USBPHY_DEBUG_RSVD1|macro|USBPHY_DEBUG_RSVD1
DECL|USBPHY_DEBUG_RSVD2_MASK|macro|USBPHY_DEBUG_RSVD2_MASK
DECL|USBPHY_DEBUG_RSVD2_SHIFT|macro|USBPHY_DEBUG_RSVD2_SHIFT
DECL|USBPHY_DEBUG_RSVD2|macro|USBPHY_DEBUG_RSVD2
DECL|USBPHY_DEBUG_RSVD3_MASK|macro|USBPHY_DEBUG_RSVD3_MASK
DECL|USBPHY_DEBUG_RSVD3_SHIFT|macro|USBPHY_DEBUG_RSVD3_SHIFT
DECL|USBPHY_DEBUG_SET_CLKGATE_MASK|macro|USBPHY_DEBUG_SET_CLKGATE_MASK
DECL|USBPHY_DEBUG_SET_CLKGATE_SHIFT|macro|USBPHY_DEBUG_SET_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_SET_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_SET_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_SET_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_SET_ENHSTPULLDOWN|macro|USBPHY_DEBUG_SET_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_SET_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_SET_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_SET_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_SET_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_SET_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_SET_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_SET_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_SET_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_SET_HSTPULLDOWN|macro|USBPHY_DEBUG_SET_HSTPULLDOWN
DECL|USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_SET_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_SET_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_SET_REG|macro|USBPHY_DEBUG_SET_REG
DECL|USBPHY_DEBUG_SET_RSVD0_MASK|macro|USBPHY_DEBUG_SET_RSVD0_MASK
DECL|USBPHY_DEBUG_SET_RSVD0_SHIFT|macro|USBPHY_DEBUG_SET_RSVD0_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD0|macro|USBPHY_DEBUG_SET_RSVD0
DECL|USBPHY_DEBUG_SET_RSVD1_MASK|macro|USBPHY_DEBUG_SET_RSVD1_MASK
DECL|USBPHY_DEBUG_SET_RSVD1_SHIFT|macro|USBPHY_DEBUG_SET_RSVD1_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD1|macro|USBPHY_DEBUG_SET_RSVD1
DECL|USBPHY_DEBUG_SET_RSVD2_MASK|macro|USBPHY_DEBUG_SET_RSVD2_MASK
DECL|USBPHY_DEBUG_SET_RSVD2_SHIFT|macro|USBPHY_DEBUG_SET_RSVD2_SHIFT
DECL|USBPHY_DEBUG_SET_RSVD2|macro|USBPHY_DEBUG_SET_RSVD2
DECL|USBPHY_DEBUG_SET_RSVD3_MASK|macro|USBPHY_DEBUG_SET_RSVD3_MASK
DECL|USBPHY_DEBUG_SET_RSVD3_SHIFT|macro|USBPHY_DEBUG_SET_RSVD3_SHIFT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_SET_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_SET_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_SET_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_SET_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_SET_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_SET_TX2RXCOUNT|macro|USBPHY_DEBUG_SET_TX2RXCOUNT
DECL|USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_TOG_CLKGATE_MASK|macro|USBPHY_DEBUG_TOG_CLKGATE_MASK
DECL|USBPHY_DEBUG_TOG_CLKGATE_SHIFT|macro|USBPHY_DEBUG_TOG_CLKGATE_SHIFT
DECL|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK|macro|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_MASK
DECL|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT|macro|USBPHY_DEBUG_TOG_DEBUG_INTERFACE_HOLD_SHIFT
DECL|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK|macro|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_TOG_ENHSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_TOG_ENHSTPULLDOWN|macro|USBPHY_DEBUG_TOG_ENHSTPULLDOWN
DECL|USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK|macro|USBPHY_DEBUG_TOG_ENSQUELCHRESET_MASK
DECL|USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT|macro|USBPHY_DEBUG_TOG_ENSQUELCHRESET_SHIFT
DECL|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK|macro|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_TOG_ENTX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK|macro|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_MASK
DECL|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT|macro|USBPHY_DEBUG_TOG_HOST_RESUME_DEBUG_SHIFT
DECL|USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK|macro|USBPHY_DEBUG_TOG_HSTPULLDOWN_MASK
DECL|USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT|macro|USBPHY_DEBUG_TOG_HSTPULLDOWN_SHIFT
DECL|USBPHY_DEBUG_TOG_HSTPULLDOWN|macro|USBPHY_DEBUG_TOG_HSTPULLDOWN
DECL|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK|macro|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_MASK
DECL|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT|macro|USBPHY_DEBUG_TOG_OTGIDPIOLOCK_SHIFT
DECL|USBPHY_DEBUG_TOG_REG|macro|USBPHY_DEBUG_TOG_REG
DECL|USBPHY_DEBUG_TOG_RSVD0_MASK|macro|USBPHY_DEBUG_TOG_RSVD0_MASK
DECL|USBPHY_DEBUG_TOG_RSVD0_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD0_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD0|macro|USBPHY_DEBUG_TOG_RSVD0
DECL|USBPHY_DEBUG_TOG_RSVD1_MASK|macro|USBPHY_DEBUG_TOG_RSVD1_MASK
DECL|USBPHY_DEBUG_TOG_RSVD1_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD1_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD1|macro|USBPHY_DEBUG_TOG_RSVD1
DECL|USBPHY_DEBUG_TOG_RSVD2_MASK|macro|USBPHY_DEBUG_TOG_RSVD2_MASK
DECL|USBPHY_DEBUG_TOG_RSVD2_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD2_SHIFT
DECL|USBPHY_DEBUG_TOG_RSVD2|macro|USBPHY_DEBUG_TOG_RSVD2
DECL|USBPHY_DEBUG_TOG_RSVD3_MASK|macro|USBPHY_DEBUG_TOG_RSVD3_MASK
DECL|USBPHY_DEBUG_TOG_RSVD3_SHIFT|macro|USBPHY_DEBUG_TOG_RSVD3_SHIFT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK|macro|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_MASK
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT|macro|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT_SHIFT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT|macro|USBPHY_DEBUG_TOG_SQUELCHRESETCOUNT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK|macro|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_MASK
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT|macro|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH_SHIFT
DECL|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH|macro|USBPHY_DEBUG_TOG_SQUELCHRESETLENGTH
DECL|USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_TOG_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_TOG_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_TOG_TX2RXCOUNT|macro|USBPHY_DEBUG_TOG_TX2RXCOUNT
DECL|USBPHY_DEBUG_TX2RXCOUNT_MASK|macro|USBPHY_DEBUG_TX2RXCOUNT_MASK
DECL|USBPHY_DEBUG_TX2RXCOUNT_SHIFT|macro|USBPHY_DEBUG_TX2RXCOUNT_SHIFT
DECL|USBPHY_DEBUG_TX2RXCOUNT|macro|USBPHY_DEBUG_TX2RXCOUNT
DECL|USBPHY_MemMapPtr|typedef|} USBPHY_Type, *USBPHY_MemMapPtr;
DECL|USBPHY_PWD_CLR_REG|macro|USBPHY_PWD_CLR_REG
DECL|USBPHY_PWD_CLR_RSVD0_MASK|macro|USBPHY_PWD_CLR_RSVD0_MASK
DECL|USBPHY_PWD_CLR_RSVD0_SHIFT|macro|USBPHY_PWD_CLR_RSVD0_SHIFT
DECL|USBPHY_PWD_CLR_RSVD0|macro|USBPHY_PWD_CLR_RSVD0
DECL|USBPHY_PWD_CLR_RSVD1_MASK|macro|USBPHY_PWD_CLR_RSVD1_MASK
DECL|USBPHY_PWD_CLR_RSVD1_SHIFT|macro|USBPHY_PWD_CLR_RSVD1_SHIFT
DECL|USBPHY_PWD_CLR_RSVD1|macro|USBPHY_PWD_CLR_RSVD1
DECL|USBPHY_PWD_CLR_RSVD2_MASK|macro|USBPHY_PWD_CLR_RSVD2_MASK
DECL|USBPHY_PWD_CLR_RSVD2_SHIFT|macro|USBPHY_PWD_CLR_RSVD2_SHIFT
DECL|USBPHY_PWD_CLR_RSVD2|macro|USBPHY_PWD_CLR_RSVD2
DECL|USBPHY_PWD_CLR_RXPWD1PT1_MASK|macro|USBPHY_PWD_CLR_RXPWD1PT1_MASK
DECL|USBPHY_PWD_CLR_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_CLR_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_CLR_RXPWDDIFF_MASK|macro|USBPHY_PWD_CLR_RXPWDDIFF_MASK
DECL|USBPHY_PWD_CLR_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_CLR_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_CLR_RXPWDENV_MASK|macro|USBPHY_PWD_CLR_RXPWDENV_MASK
DECL|USBPHY_PWD_CLR_RXPWDENV_SHIFT|macro|USBPHY_PWD_CLR_RXPWDENV_SHIFT
DECL|USBPHY_PWD_CLR_RXPWDRX_MASK|macro|USBPHY_PWD_CLR_RXPWDRX_MASK
DECL|USBPHY_PWD_CLR_RXPWDRX_SHIFT|macro|USBPHY_PWD_CLR_RXPWDRX_SHIFT
DECL|USBPHY_PWD_CLR_TXPWDFS_MASK|macro|USBPHY_PWD_CLR_TXPWDFS_MASK
DECL|USBPHY_PWD_CLR_TXPWDFS_SHIFT|macro|USBPHY_PWD_CLR_TXPWDFS_SHIFT
DECL|USBPHY_PWD_CLR_TXPWDIBIAS_MASK|macro|USBPHY_PWD_CLR_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_CLR_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_CLR_TXPWDV2I_MASK|macro|USBPHY_PWD_CLR_TXPWDV2I_MASK
DECL|USBPHY_PWD_CLR_TXPWDV2I_SHIFT|macro|USBPHY_PWD_CLR_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_REG|macro|USBPHY_PWD_REG
DECL|USBPHY_PWD_RSVD0_MASK|macro|USBPHY_PWD_RSVD0_MASK
DECL|USBPHY_PWD_RSVD0_SHIFT|macro|USBPHY_PWD_RSVD0_SHIFT
DECL|USBPHY_PWD_RSVD0|macro|USBPHY_PWD_RSVD0
DECL|USBPHY_PWD_RSVD1_MASK|macro|USBPHY_PWD_RSVD1_MASK
DECL|USBPHY_PWD_RSVD1_SHIFT|macro|USBPHY_PWD_RSVD1_SHIFT
DECL|USBPHY_PWD_RSVD1|macro|USBPHY_PWD_RSVD1
DECL|USBPHY_PWD_RSVD2_MASK|macro|USBPHY_PWD_RSVD2_MASK
DECL|USBPHY_PWD_RSVD2_SHIFT|macro|USBPHY_PWD_RSVD2_SHIFT
DECL|USBPHY_PWD_RSVD2|macro|USBPHY_PWD_RSVD2
DECL|USBPHY_PWD_RXPWD1PT1_MASK|macro|USBPHY_PWD_RXPWD1PT1_MASK
DECL|USBPHY_PWD_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_RXPWDDIFF_MASK|macro|USBPHY_PWD_RXPWDDIFF_MASK
DECL|USBPHY_PWD_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_RXPWDENV_MASK|macro|USBPHY_PWD_RXPWDENV_MASK
DECL|USBPHY_PWD_RXPWDENV_SHIFT|macro|USBPHY_PWD_RXPWDENV_SHIFT
DECL|USBPHY_PWD_RXPWDRX_MASK|macro|USBPHY_PWD_RXPWDRX_MASK
DECL|USBPHY_PWD_RXPWDRX_SHIFT|macro|USBPHY_PWD_RXPWDRX_SHIFT
DECL|USBPHY_PWD_SET_REG|macro|USBPHY_PWD_SET_REG
DECL|USBPHY_PWD_SET_RSVD0_MASK|macro|USBPHY_PWD_SET_RSVD0_MASK
DECL|USBPHY_PWD_SET_RSVD0_SHIFT|macro|USBPHY_PWD_SET_RSVD0_SHIFT
DECL|USBPHY_PWD_SET_RSVD0|macro|USBPHY_PWD_SET_RSVD0
DECL|USBPHY_PWD_SET_RSVD1_MASK|macro|USBPHY_PWD_SET_RSVD1_MASK
DECL|USBPHY_PWD_SET_RSVD1_SHIFT|macro|USBPHY_PWD_SET_RSVD1_SHIFT
DECL|USBPHY_PWD_SET_RSVD1|macro|USBPHY_PWD_SET_RSVD1
DECL|USBPHY_PWD_SET_RSVD2_MASK|macro|USBPHY_PWD_SET_RSVD2_MASK
DECL|USBPHY_PWD_SET_RSVD2_SHIFT|macro|USBPHY_PWD_SET_RSVD2_SHIFT
DECL|USBPHY_PWD_SET_RSVD2|macro|USBPHY_PWD_SET_RSVD2
DECL|USBPHY_PWD_SET_RXPWD1PT1_MASK|macro|USBPHY_PWD_SET_RXPWD1PT1_MASK
DECL|USBPHY_PWD_SET_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_SET_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_SET_RXPWDDIFF_MASK|macro|USBPHY_PWD_SET_RXPWDDIFF_MASK
DECL|USBPHY_PWD_SET_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_SET_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_SET_RXPWDENV_MASK|macro|USBPHY_PWD_SET_RXPWDENV_MASK
DECL|USBPHY_PWD_SET_RXPWDENV_SHIFT|macro|USBPHY_PWD_SET_RXPWDENV_SHIFT
DECL|USBPHY_PWD_SET_RXPWDRX_MASK|macro|USBPHY_PWD_SET_RXPWDRX_MASK
DECL|USBPHY_PWD_SET_RXPWDRX_SHIFT|macro|USBPHY_PWD_SET_RXPWDRX_SHIFT
DECL|USBPHY_PWD_SET_TXPWDFS_MASK|macro|USBPHY_PWD_SET_TXPWDFS_MASK
DECL|USBPHY_PWD_SET_TXPWDFS_SHIFT|macro|USBPHY_PWD_SET_TXPWDFS_SHIFT
DECL|USBPHY_PWD_SET_TXPWDIBIAS_MASK|macro|USBPHY_PWD_SET_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_SET_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_SET_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_SET_TXPWDV2I_MASK|macro|USBPHY_PWD_SET_TXPWDV2I_MASK
DECL|USBPHY_PWD_SET_TXPWDV2I_SHIFT|macro|USBPHY_PWD_SET_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_TOG_REG|macro|USBPHY_PWD_TOG_REG
DECL|USBPHY_PWD_TOG_RSVD0_MASK|macro|USBPHY_PWD_TOG_RSVD0_MASK
DECL|USBPHY_PWD_TOG_RSVD0_SHIFT|macro|USBPHY_PWD_TOG_RSVD0_SHIFT
DECL|USBPHY_PWD_TOG_RSVD0|macro|USBPHY_PWD_TOG_RSVD0
DECL|USBPHY_PWD_TOG_RSVD1_MASK|macro|USBPHY_PWD_TOG_RSVD1_MASK
DECL|USBPHY_PWD_TOG_RSVD1_SHIFT|macro|USBPHY_PWD_TOG_RSVD1_SHIFT
DECL|USBPHY_PWD_TOG_RSVD1|macro|USBPHY_PWD_TOG_RSVD1
DECL|USBPHY_PWD_TOG_RSVD2_MASK|macro|USBPHY_PWD_TOG_RSVD2_MASK
DECL|USBPHY_PWD_TOG_RSVD2_SHIFT|macro|USBPHY_PWD_TOG_RSVD2_SHIFT
DECL|USBPHY_PWD_TOG_RSVD2|macro|USBPHY_PWD_TOG_RSVD2
DECL|USBPHY_PWD_TOG_RXPWD1PT1_MASK|macro|USBPHY_PWD_TOG_RXPWD1PT1_MASK
DECL|USBPHY_PWD_TOG_RXPWD1PT1_SHIFT|macro|USBPHY_PWD_TOG_RXPWD1PT1_SHIFT
DECL|USBPHY_PWD_TOG_RXPWDDIFF_MASK|macro|USBPHY_PWD_TOG_RXPWDDIFF_MASK
DECL|USBPHY_PWD_TOG_RXPWDDIFF_SHIFT|macro|USBPHY_PWD_TOG_RXPWDDIFF_SHIFT
DECL|USBPHY_PWD_TOG_RXPWDENV_MASK|macro|USBPHY_PWD_TOG_RXPWDENV_MASK
DECL|USBPHY_PWD_TOG_RXPWDENV_SHIFT|macro|USBPHY_PWD_TOG_RXPWDENV_SHIFT
DECL|USBPHY_PWD_TOG_RXPWDRX_MASK|macro|USBPHY_PWD_TOG_RXPWDRX_MASK
DECL|USBPHY_PWD_TOG_RXPWDRX_SHIFT|macro|USBPHY_PWD_TOG_RXPWDRX_SHIFT
DECL|USBPHY_PWD_TOG_TXPWDFS_MASK|macro|USBPHY_PWD_TOG_TXPWDFS_MASK
DECL|USBPHY_PWD_TOG_TXPWDFS_SHIFT|macro|USBPHY_PWD_TOG_TXPWDFS_SHIFT
DECL|USBPHY_PWD_TOG_TXPWDIBIAS_MASK|macro|USBPHY_PWD_TOG_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_TOG_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_TOG_TXPWDV2I_MASK|macro|USBPHY_PWD_TOG_TXPWDV2I_MASK
DECL|USBPHY_PWD_TOG_TXPWDV2I_SHIFT|macro|USBPHY_PWD_TOG_TXPWDV2I_SHIFT
DECL|USBPHY_PWD_TXPWDFS_MASK|macro|USBPHY_PWD_TXPWDFS_MASK
DECL|USBPHY_PWD_TXPWDFS_SHIFT|macro|USBPHY_PWD_TXPWDFS_SHIFT
DECL|USBPHY_PWD_TXPWDIBIAS_MASK|macro|USBPHY_PWD_TXPWDIBIAS_MASK
DECL|USBPHY_PWD_TXPWDIBIAS_SHIFT|macro|USBPHY_PWD_TXPWDIBIAS_SHIFT
DECL|USBPHY_PWD_TXPWDV2I_MASK|macro|USBPHY_PWD_TXPWDV2I_MASK
DECL|USBPHY_PWD_TXPWDV2I_SHIFT|macro|USBPHY_PWD_TXPWDV2I_SHIFT
DECL|USBPHY_RX_CLR_DISCONADJ_MASK|macro|USBPHY_RX_CLR_DISCONADJ_MASK
DECL|USBPHY_RX_CLR_DISCONADJ_SHIFT|macro|USBPHY_RX_CLR_DISCONADJ_SHIFT
DECL|USBPHY_RX_CLR_DISCONADJ|macro|USBPHY_RX_CLR_DISCONADJ
DECL|USBPHY_RX_CLR_ENVADJ_MASK|macro|USBPHY_RX_CLR_ENVADJ_MASK
DECL|USBPHY_RX_CLR_ENVADJ_SHIFT|macro|USBPHY_RX_CLR_ENVADJ_SHIFT
DECL|USBPHY_RX_CLR_ENVADJ|macro|USBPHY_RX_CLR_ENVADJ
DECL|USBPHY_RX_CLR_REG|macro|USBPHY_RX_CLR_REG
DECL|USBPHY_RX_CLR_RSVD0_MASK|macro|USBPHY_RX_CLR_RSVD0_MASK
DECL|USBPHY_RX_CLR_RSVD0_SHIFT|macro|USBPHY_RX_CLR_RSVD0_SHIFT
DECL|USBPHY_RX_CLR_RSVD1_MASK|macro|USBPHY_RX_CLR_RSVD1_MASK
DECL|USBPHY_RX_CLR_RSVD1_SHIFT|macro|USBPHY_RX_CLR_RSVD1_SHIFT
DECL|USBPHY_RX_CLR_RSVD1|macro|USBPHY_RX_CLR_RSVD1
DECL|USBPHY_RX_CLR_RSVD2_MASK|macro|USBPHY_RX_CLR_RSVD2_MASK
DECL|USBPHY_RX_CLR_RSVD2_SHIFT|macro|USBPHY_RX_CLR_RSVD2_SHIFT
DECL|USBPHY_RX_CLR_RSVD2|macro|USBPHY_RX_CLR_RSVD2
DECL|USBPHY_RX_CLR_RXDBYPASS_MASK|macro|USBPHY_RX_CLR_RXDBYPASS_MASK
DECL|USBPHY_RX_CLR_RXDBYPASS_SHIFT|macro|USBPHY_RX_CLR_RXDBYPASS_SHIFT
DECL|USBPHY_RX_DISCONADJ_MASK|macro|USBPHY_RX_DISCONADJ_MASK
DECL|USBPHY_RX_DISCONADJ_SHIFT|macro|USBPHY_RX_DISCONADJ_SHIFT
DECL|USBPHY_RX_DISCONADJ|macro|USBPHY_RX_DISCONADJ
DECL|USBPHY_RX_ENVADJ_MASK|macro|USBPHY_RX_ENVADJ_MASK
DECL|USBPHY_RX_ENVADJ_SHIFT|macro|USBPHY_RX_ENVADJ_SHIFT
DECL|USBPHY_RX_ENVADJ|macro|USBPHY_RX_ENVADJ
DECL|USBPHY_RX_REG|macro|USBPHY_RX_REG
DECL|USBPHY_RX_RSVD0_MASK|macro|USBPHY_RX_RSVD0_MASK
DECL|USBPHY_RX_RSVD0_SHIFT|macro|USBPHY_RX_RSVD0_SHIFT
DECL|USBPHY_RX_RSVD1_MASK|macro|USBPHY_RX_RSVD1_MASK
DECL|USBPHY_RX_RSVD1_SHIFT|macro|USBPHY_RX_RSVD1_SHIFT
DECL|USBPHY_RX_RSVD1|macro|USBPHY_RX_RSVD1
DECL|USBPHY_RX_RSVD2_MASK|macro|USBPHY_RX_RSVD2_MASK
DECL|USBPHY_RX_RSVD2_SHIFT|macro|USBPHY_RX_RSVD2_SHIFT
DECL|USBPHY_RX_RSVD2|macro|USBPHY_RX_RSVD2
DECL|USBPHY_RX_RXDBYPASS_MASK|macro|USBPHY_RX_RXDBYPASS_MASK
DECL|USBPHY_RX_RXDBYPASS_SHIFT|macro|USBPHY_RX_RXDBYPASS_SHIFT
DECL|USBPHY_RX_SET_DISCONADJ_MASK|macro|USBPHY_RX_SET_DISCONADJ_MASK
DECL|USBPHY_RX_SET_DISCONADJ_SHIFT|macro|USBPHY_RX_SET_DISCONADJ_SHIFT
DECL|USBPHY_RX_SET_DISCONADJ|macro|USBPHY_RX_SET_DISCONADJ
DECL|USBPHY_RX_SET_ENVADJ_MASK|macro|USBPHY_RX_SET_ENVADJ_MASK
DECL|USBPHY_RX_SET_ENVADJ_SHIFT|macro|USBPHY_RX_SET_ENVADJ_SHIFT
DECL|USBPHY_RX_SET_ENVADJ|macro|USBPHY_RX_SET_ENVADJ
DECL|USBPHY_RX_SET_REG|macro|USBPHY_RX_SET_REG
DECL|USBPHY_RX_SET_RSVD0_MASK|macro|USBPHY_RX_SET_RSVD0_MASK
DECL|USBPHY_RX_SET_RSVD0_SHIFT|macro|USBPHY_RX_SET_RSVD0_SHIFT
DECL|USBPHY_RX_SET_RSVD1_MASK|macro|USBPHY_RX_SET_RSVD1_MASK
DECL|USBPHY_RX_SET_RSVD1_SHIFT|macro|USBPHY_RX_SET_RSVD1_SHIFT
DECL|USBPHY_RX_SET_RSVD1|macro|USBPHY_RX_SET_RSVD1
DECL|USBPHY_RX_SET_RSVD2_MASK|macro|USBPHY_RX_SET_RSVD2_MASK
DECL|USBPHY_RX_SET_RSVD2_SHIFT|macro|USBPHY_RX_SET_RSVD2_SHIFT
DECL|USBPHY_RX_SET_RSVD2|macro|USBPHY_RX_SET_RSVD2
DECL|USBPHY_RX_SET_RXDBYPASS_MASK|macro|USBPHY_RX_SET_RXDBYPASS_MASK
DECL|USBPHY_RX_SET_RXDBYPASS_SHIFT|macro|USBPHY_RX_SET_RXDBYPASS_SHIFT
DECL|USBPHY_RX_TOG_DISCONADJ_MASK|macro|USBPHY_RX_TOG_DISCONADJ_MASK
DECL|USBPHY_RX_TOG_DISCONADJ_SHIFT|macro|USBPHY_RX_TOG_DISCONADJ_SHIFT
DECL|USBPHY_RX_TOG_DISCONADJ|macro|USBPHY_RX_TOG_DISCONADJ
DECL|USBPHY_RX_TOG_ENVADJ_MASK|macro|USBPHY_RX_TOG_ENVADJ_MASK
DECL|USBPHY_RX_TOG_ENVADJ_SHIFT|macro|USBPHY_RX_TOG_ENVADJ_SHIFT
DECL|USBPHY_RX_TOG_ENVADJ|macro|USBPHY_RX_TOG_ENVADJ
DECL|USBPHY_RX_TOG_REG|macro|USBPHY_RX_TOG_REG
DECL|USBPHY_RX_TOG_RSVD0_MASK|macro|USBPHY_RX_TOG_RSVD0_MASK
DECL|USBPHY_RX_TOG_RSVD0_SHIFT|macro|USBPHY_RX_TOG_RSVD0_SHIFT
DECL|USBPHY_RX_TOG_RSVD1_MASK|macro|USBPHY_RX_TOG_RSVD1_MASK
DECL|USBPHY_RX_TOG_RSVD1_SHIFT|macro|USBPHY_RX_TOG_RSVD1_SHIFT
DECL|USBPHY_RX_TOG_RSVD1|macro|USBPHY_RX_TOG_RSVD1
DECL|USBPHY_RX_TOG_RSVD2_MASK|macro|USBPHY_RX_TOG_RSVD2_MASK
DECL|USBPHY_RX_TOG_RSVD2_SHIFT|macro|USBPHY_RX_TOG_RSVD2_SHIFT
DECL|USBPHY_RX_TOG_RSVD2|macro|USBPHY_RX_TOG_RSVD2
DECL|USBPHY_RX_TOG_RXDBYPASS_MASK|macro|USBPHY_RX_TOG_RXDBYPASS_MASK
DECL|USBPHY_RX_TOG_RXDBYPASS_SHIFT|macro|USBPHY_RX_TOG_RXDBYPASS_SHIFT
DECL|USBPHY_STATUS_DEVPLUGIN_STATUS_MASK|macro|USBPHY_STATUS_DEVPLUGIN_STATUS_MASK
DECL|USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT|macro|USBPHY_STATUS_DEVPLUGIN_STATUS_SHIFT
DECL|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK|macro|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_MASK
DECL|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT|macro|USBPHY_STATUS_HOSTDISCONDETECT_STATUS_SHIFT
DECL|USBPHY_STATUS_OTGID_STATUS_MASK|macro|USBPHY_STATUS_OTGID_STATUS_MASK
DECL|USBPHY_STATUS_OTGID_STATUS_SHIFT|macro|USBPHY_STATUS_OTGID_STATUS_SHIFT
DECL|USBPHY_STATUS_REG|macro|USBPHY_STATUS_REG
DECL|USBPHY_STATUS_RESUME_STATUS_MASK|macro|USBPHY_STATUS_RESUME_STATUS_MASK
DECL|USBPHY_STATUS_RESUME_STATUS_SHIFT|macro|USBPHY_STATUS_RESUME_STATUS_SHIFT
DECL|USBPHY_STATUS_RSVD0_MASK|macro|USBPHY_STATUS_RSVD0_MASK
DECL|USBPHY_STATUS_RSVD0_SHIFT|macro|USBPHY_STATUS_RSVD0_SHIFT
DECL|USBPHY_STATUS_RSVD0|macro|USBPHY_STATUS_RSVD0
DECL|USBPHY_STATUS_RSVD1_MASK|macro|USBPHY_STATUS_RSVD1_MASK
DECL|USBPHY_STATUS_RSVD1_SHIFT|macro|USBPHY_STATUS_RSVD1_SHIFT
DECL|USBPHY_STATUS_RSVD1|macro|USBPHY_STATUS_RSVD1
DECL|USBPHY_STATUS_RSVD2_MASK|macro|USBPHY_STATUS_RSVD2_MASK
DECL|USBPHY_STATUS_RSVD2_SHIFT|macro|USBPHY_STATUS_RSVD2_SHIFT
DECL|USBPHY_STATUS_RSVD3_MASK|macro|USBPHY_STATUS_RSVD3_MASK
DECL|USBPHY_STATUS_RSVD3_SHIFT|macro|USBPHY_STATUS_RSVD3_SHIFT
DECL|USBPHY_STATUS_RSVD4_MASK|macro|USBPHY_STATUS_RSVD4_MASK
DECL|USBPHY_STATUS_RSVD4_SHIFT|macro|USBPHY_STATUS_RSVD4_SHIFT
DECL|USBPHY_STATUS_RSVD4|macro|USBPHY_STATUS_RSVD4
DECL|USBPHY_TX_CLR_D_CAL_MASK|macro|USBPHY_TX_CLR_D_CAL_MASK
DECL|USBPHY_TX_CLR_D_CAL_SHIFT|macro|USBPHY_TX_CLR_D_CAL_SHIFT
DECL|USBPHY_TX_CLR_D_CAL|macro|USBPHY_TX_CLR_D_CAL
DECL|USBPHY_TX_CLR_REG|macro|USBPHY_TX_CLR_REG
DECL|USBPHY_TX_CLR_RSVD0_MASK|macro|USBPHY_TX_CLR_RSVD0_MASK
DECL|USBPHY_TX_CLR_RSVD0_SHIFT|macro|USBPHY_TX_CLR_RSVD0_SHIFT
DECL|USBPHY_TX_CLR_RSVD0|macro|USBPHY_TX_CLR_RSVD0
DECL|USBPHY_TX_CLR_RSVD1_MASK|macro|USBPHY_TX_CLR_RSVD1_MASK
DECL|USBPHY_TX_CLR_RSVD1_SHIFT|macro|USBPHY_TX_CLR_RSVD1_SHIFT
DECL|USBPHY_TX_CLR_RSVD1|macro|USBPHY_TX_CLR_RSVD1
DECL|USBPHY_TX_CLR_RSVD2_MASK|macro|USBPHY_TX_CLR_RSVD2_MASK
DECL|USBPHY_TX_CLR_RSVD2_SHIFT|macro|USBPHY_TX_CLR_RSVD2_SHIFT
DECL|USBPHY_TX_CLR_RSVD2|macro|USBPHY_TX_CLR_RSVD2
DECL|USBPHY_TX_CLR_RSVD5_MASK|macro|USBPHY_TX_CLR_RSVD5_MASK
DECL|USBPHY_TX_CLR_RSVD5_SHIFT|macro|USBPHY_TX_CLR_RSVD5_SHIFT
DECL|USBPHY_TX_CLR_RSVD5|macro|USBPHY_TX_CLR_RSVD5
DECL|USBPHY_TX_CLR_TXCAL45DN_MASK|macro|USBPHY_TX_CLR_TXCAL45DN_MASK
DECL|USBPHY_TX_CLR_TXCAL45DN_SHIFT|macro|USBPHY_TX_CLR_TXCAL45DN_SHIFT
DECL|USBPHY_TX_CLR_TXCAL45DN|macro|USBPHY_TX_CLR_TXCAL45DN
DECL|USBPHY_TX_CLR_TXCAL45DP_MASK|macro|USBPHY_TX_CLR_TXCAL45DP_MASK
DECL|USBPHY_TX_CLR_TXCAL45DP_SHIFT|macro|USBPHY_TX_CLR_TXCAL45DP_SHIFT
DECL|USBPHY_TX_CLR_TXCAL45DP|macro|USBPHY_TX_CLR_TXCAL45DP
DECL|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_CLR_USBPHY_TX_EDGECTRL
DECL|USBPHY_TX_D_CAL_MASK|macro|USBPHY_TX_D_CAL_MASK
DECL|USBPHY_TX_D_CAL_SHIFT|macro|USBPHY_TX_D_CAL_SHIFT
DECL|USBPHY_TX_D_CAL|macro|USBPHY_TX_D_CAL
DECL|USBPHY_TX_REG|macro|USBPHY_TX_REG
DECL|USBPHY_TX_RSVD0_MASK|macro|USBPHY_TX_RSVD0_MASK
DECL|USBPHY_TX_RSVD0_SHIFT|macro|USBPHY_TX_RSVD0_SHIFT
DECL|USBPHY_TX_RSVD0|macro|USBPHY_TX_RSVD0
DECL|USBPHY_TX_RSVD1_MASK|macro|USBPHY_TX_RSVD1_MASK
DECL|USBPHY_TX_RSVD1_SHIFT|macro|USBPHY_TX_RSVD1_SHIFT
DECL|USBPHY_TX_RSVD1|macro|USBPHY_TX_RSVD1
DECL|USBPHY_TX_RSVD2_MASK|macro|USBPHY_TX_RSVD2_MASK
DECL|USBPHY_TX_RSVD2_SHIFT|macro|USBPHY_TX_RSVD2_SHIFT
DECL|USBPHY_TX_RSVD2|macro|USBPHY_TX_RSVD2
DECL|USBPHY_TX_RSVD5_MASK|macro|USBPHY_TX_RSVD5_MASK
DECL|USBPHY_TX_RSVD5_SHIFT|macro|USBPHY_TX_RSVD5_SHIFT
DECL|USBPHY_TX_RSVD5|macro|USBPHY_TX_RSVD5
DECL|USBPHY_TX_SET_D_CAL_MASK|macro|USBPHY_TX_SET_D_CAL_MASK
DECL|USBPHY_TX_SET_D_CAL_SHIFT|macro|USBPHY_TX_SET_D_CAL_SHIFT
DECL|USBPHY_TX_SET_D_CAL|macro|USBPHY_TX_SET_D_CAL
DECL|USBPHY_TX_SET_REG|macro|USBPHY_TX_SET_REG
DECL|USBPHY_TX_SET_RSVD0_MASK|macro|USBPHY_TX_SET_RSVD0_MASK
DECL|USBPHY_TX_SET_RSVD0_SHIFT|macro|USBPHY_TX_SET_RSVD0_SHIFT
DECL|USBPHY_TX_SET_RSVD0|macro|USBPHY_TX_SET_RSVD0
DECL|USBPHY_TX_SET_RSVD1_MASK|macro|USBPHY_TX_SET_RSVD1_MASK
DECL|USBPHY_TX_SET_RSVD1_SHIFT|macro|USBPHY_TX_SET_RSVD1_SHIFT
DECL|USBPHY_TX_SET_RSVD1|macro|USBPHY_TX_SET_RSVD1
DECL|USBPHY_TX_SET_RSVD2_MASK|macro|USBPHY_TX_SET_RSVD2_MASK
DECL|USBPHY_TX_SET_RSVD2_SHIFT|macro|USBPHY_TX_SET_RSVD2_SHIFT
DECL|USBPHY_TX_SET_RSVD2|macro|USBPHY_TX_SET_RSVD2
DECL|USBPHY_TX_SET_RSVD5_MASK|macro|USBPHY_TX_SET_RSVD5_MASK
DECL|USBPHY_TX_SET_RSVD5_SHIFT|macro|USBPHY_TX_SET_RSVD5_SHIFT
DECL|USBPHY_TX_SET_RSVD5|macro|USBPHY_TX_SET_RSVD5
DECL|USBPHY_TX_SET_TXCAL45DN_MASK|macro|USBPHY_TX_SET_TXCAL45DN_MASK
DECL|USBPHY_TX_SET_TXCAL45DN_SHIFT|macro|USBPHY_TX_SET_TXCAL45DN_SHIFT
DECL|USBPHY_TX_SET_TXCAL45DN|macro|USBPHY_TX_SET_TXCAL45DN
DECL|USBPHY_TX_SET_TXCAL45DP_MASK|macro|USBPHY_TX_SET_TXCAL45DP_MASK
DECL|USBPHY_TX_SET_TXCAL45DP_SHIFT|macro|USBPHY_TX_SET_TXCAL45DP_SHIFT
DECL|USBPHY_TX_SET_TXCAL45DP|macro|USBPHY_TX_SET_TXCAL45DP
DECL|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_SET_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_SET_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_SET_USBPHY_TX_EDGECTRL
DECL|USBPHY_TX_TOG_D_CAL_MASK|macro|USBPHY_TX_TOG_D_CAL_MASK
DECL|USBPHY_TX_TOG_D_CAL_SHIFT|macro|USBPHY_TX_TOG_D_CAL_SHIFT
DECL|USBPHY_TX_TOG_D_CAL|macro|USBPHY_TX_TOG_D_CAL
DECL|USBPHY_TX_TOG_REG|macro|USBPHY_TX_TOG_REG
DECL|USBPHY_TX_TOG_RSVD0_MASK|macro|USBPHY_TX_TOG_RSVD0_MASK
DECL|USBPHY_TX_TOG_RSVD0_SHIFT|macro|USBPHY_TX_TOG_RSVD0_SHIFT
DECL|USBPHY_TX_TOG_RSVD0|macro|USBPHY_TX_TOG_RSVD0
DECL|USBPHY_TX_TOG_RSVD1_MASK|macro|USBPHY_TX_TOG_RSVD1_MASK
DECL|USBPHY_TX_TOG_RSVD1_SHIFT|macro|USBPHY_TX_TOG_RSVD1_SHIFT
DECL|USBPHY_TX_TOG_RSVD1|macro|USBPHY_TX_TOG_RSVD1
DECL|USBPHY_TX_TOG_RSVD2_MASK|macro|USBPHY_TX_TOG_RSVD2_MASK
DECL|USBPHY_TX_TOG_RSVD2_SHIFT|macro|USBPHY_TX_TOG_RSVD2_SHIFT
DECL|USBPHY_TX_TOG_RSVD2|macro|USBPHY_TX_TOG_RSVD2
DECL|USBPHY_TX_TOG_RSVD5_MASK|macro|USBPHY_TX_TOG_RSVD5_MASK
DECL|USBPHY_TX_TOG_RSVD5_SHIFT|macro|USBPHY_TX_TOG_RSVD5_SHIFT
DECL|USBPHY_TX_TOG_RSVD5|macro|USBPHY_TX_TOG_RSVD5
DECL|USBPHY_TX_TOG_TXCAL45DN_MASK|macro|USBPHY_TX_TOG_TXCAL45DN_MASK
DECL|USBPHY_TX_TOG_TXCAL45DN_SHIFT|macro|USBPHY_TX_TOG_TXCAL45DN_SHIFT
DECL|USBPHY_TX_TOG_TXCAL45DN|macro|USBPHY_TX_TOG_TXCAL45DN
DECL|USBPHY_TX_TOG_TXCAL45DP_MASK|macro|USBPHY_TX_TOG_TXCAL45DP_MASK
DECL|USBPHY_TX_TOG_TXCAL45DP_SHIFT|macro|USBPHY_TX_TOG_TXCAL45DP_SHIFT
DECL|USBPHY_TX_TOG_TXCAL45DP|macro|USBPHY_TX_TOG_TXCAL45DP
DECL|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_TOG_USBPHY_TX_EDGECTRL
DECL|USBPHY_TX_TXCAL45DN_MASK|macro|USBPHY_TX_TXCAL45DN_MASK
DECL|USBPHY_TX_TXCAL45DN_SHIFT|macro|USBPHY_TX_TXCAL45DN_SHIFT
DECL|USBPHY_TX_TXCAL45DN|macro|USBPHY_TX_TXCAL45DN
DECL|USBPHY_TX_TXCAL45DP_MASK|macro|USBPHY_TX_TXCAL45DP_MASK
DECL|USBPHY_TX_TXCAL45DP_SHIFT|macro|USBPHY_TX_TXCAL45DP_SHIFT
DECL|USBPHY_TX_TXCAL45DP|macro|USBPHY_TX_TXCAL45DP
DECL|USBPHY_TX_USBPHY_TX_EDGECTRL_MASK|macro|USBPHY_TX_USBPHY_TX_EDGECTRL_MASK
DECL|USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT|macro|USBPHY_TX_USBPHY_TX_EDGECTRL_SHIFT
DECL|USBPHY_TX_USBPHY_TX_EDGECTRL|macro|USBPHY_TX_USBPHY_TX_EDGECTRL
DECL|USBPHY_Type|typedef|} USBPHY_Type, *USBPHY_MemMapPtr;
DECL|USBPHY_VERSION_MAJOR_MASK|macro|USBPHY_VERSION_MAJOR_MASK
DECL|USBPHY_VERSION_MAJOR_SHIFT|macro|USBPHY_VERSION_MAJOR_SHIFT
DECL|USBPHY_VERSION_MAJOR|macro|USBPHY_VERSION_MAJOR
DECL|USBPHY_VERSION_MINOR_MASK|macro|USBPHY_VERSION_MINOR_MASK
DECL|USBPHY_VERSION_MINOR_SHIFT|macro|USBPHY_VERSION_MINOR_SHIFT
DECL|USBPHY_VERSION_MINOR|macro|USBPHY_VERSION_MINOR
DECL|USBPHY_VERSION_REG|macro|USBPHY_VERSION_REG
DECL|USBPHY_VERSION_STEP_MASK|macro|USBPHY_VERSION_STEP_MASK
DECL|USBPHY_VERSION_STEP_SHIFT|macro|USBPHY_VERSION_STEP_SHIFT
DECL|USBPHY_VERSION_STEP|macro|USBPHY_VERSION_STEP
DECL|USB_ANALOG_BASE_ADDRS|macro|USB_ANALOG_BASE_ADDRS
DECL|USB_ANALOG_BASE_PTRS|macro|USB_ANALOG_BASE_PTRS
DECL|USB_ANALOG_BASE_PTR|macro|USB_ANALOG_BASE_PTR
DECL|USB_ANALOG_BASE|macro|USB_ANALOG_BASE
DECL|USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK|macro|USB_ANALOG_DIGPROG_MAJOR_LOWER_MASK
DECL|USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT|macro|USB_ANALOG_DIGPROG_MAJOR_LOWER_SHIFT
DECL|USB_ANALOG_DIGPROG_MAJOR_LOWER|macro|USB_ANALOG_DIGPROG_MAJOR_LOWER
DECL|USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK|macro|USB_ANALOG_DIGPROG_MAJOR_UPPER_MASK
DECL|USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT|macro|USB_ANALOG_DIGPROG_MAJOR_UPPER_SHIFT
DECL|USB_ANALOG_DIGPROG_MAJOR_UPPER|macro|USB_ANALOG_DIGPROG_MAJOR_UPPER
DECL|USB_ANALOG_DIGPROG_MINOR_MASK|macro|USB_ANALOG_DIGPROG_MINOR_MASK
DECL|USB_ANALOG_DIGPROG_MINOR_SHIFT|macro|USB_ANALOG_DIGPROG_MINOR_SHIFT
DECL|USB_ANALOG_DIGPROG_MINOR|macro|USB_ANALOG_DIGPROG_MINOR
DECL|USB_ANALOG_DIGPROG_REG|macro|USB_ANALOG_DIGPROG_REG
DECL|USB_ANALOG_DIGPROG|macro|USB_ANALOG_DIGPROG
DECL|USB_ANALOG_MemMapPtr|typedef|} USB_ANALOG_Type, *USB_ANALOG_MemMapPtr;
DECL|USB_ANALOG_Type|typedef|} USB_ANALOG_Type, *USB_ANALOG_MemMapPtr;
DECL|USB_ANALOG_USB1_CHRG_DETECT_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_CHK_CONTACT_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CONTACT_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_EN_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_EN_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_EN_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_EN_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR_REG|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR_REG
DECL|USB_ANALOG_USB1_CHRG_DETECT_CLR|macro|USB_ANALOG_USB1_CHRG_DETECT_CLR
DECL|USB_ANALOG_USB1_CHRG_DETECT_EN_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_EN_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_EN_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_EN_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_REG|macro|USB_ANALOG_USB1_CHRG_DETECT_REG
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CONTACT_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_EN_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_EN_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_EN_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_EN_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET_REG|macro|USB_ANALOG_USB1_CHRG_DETECT_SET_REG
DECL|USB_ANALOG_USB1_CHRG_DETECT_SET|macro|USB_ANALOG_USB1_CHRG_DETECT_SET
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_CHRG_DETECTED_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_CHRG_DETECTED_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_DM_STATE_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_DM_STATE_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_DM_STATE_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_DM_STATE_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_DP_STATE_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_DP_STATE_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_DP_STATE_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_DP_STATE_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_PLUG_CONTACT_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_PLUG_CONTACT_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT_REG|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT_REG
DECL|USB_ANALOG_USB1_CHRG_DETECT_STAT|macro|USB_ANALOG_USB1_CHRG_DETECT_STAT
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CONTACT_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_EN_B_MASK|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_EN_B_MASK
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_EN_B_SHIFT|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_EN_B_SHIFT
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG_REG|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG_REG
DECL|USB_ANALOG_USB1_CHRG_DETECT_TOG|macro|USB_ANALOG_USB1_CHRG_DETECT_TOG
DECL|USB_ANALOG_USB1_CHRG_DETECT|macro|USB_ANALOG_USB1_CHRG_DETECT
DECL|USB_ANALOG_USB1_MISC_CLR_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB1_MISC_CLR_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB1_MISC_CLR_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB1_MISC_CLR_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB1_MISC_CLR_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB1_MISC_CLR_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB1_MISC_CLR_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB1_MISC_CLR_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB1_MISC_CLR_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB1_MISC_CLR_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB1_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB1_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB1_MISC_CLR_REG|macro|USB_ANALOG_USB1_MISC_CLR_REG
DECL|USB_ANALOG_USB1_MISC_CLR|macro|USB_ANALOG_USB1_MISC_CLR
DECL|USB_ANALOG_USB1_MISC_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB1_MISC_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB1_MISC_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB1_MISC_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB1_MISC_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB1_MISC_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB1_MISC_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB1_MISC_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB1_MISC_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB1_MISC_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB1_MISC_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB1_MISC_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB1_MISC_REG|macro|USB_ANALOG_USB1_MISC_REG
DECL|USB_ANALOG_USB1_MISC_SET_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB1_MISC_SET_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB1_MISC_SET_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB1_MISC_SET_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB1_MISC_SET_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB1_MISC_SET_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB1_MISC_SET_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB1_MISC_SET_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB1_MISC_SET_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB1_MISC_SET_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB1_MISC_SET_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB1_MISC_SET_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB1_MISC_SET_REG|macro|USB_ANALOG_USB1_MISC_SET_REG
DECL|USB_ANALOG_USB1_MISC_SET|macro|USB_ANALOG_USB1_MISC_SET
DECL|USB_ANALOG_USB1_MISC_TOG_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB1_MISC_TOG_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB1_MISC_TOG_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB1_MISC_TOG_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB1_MISC_TOG_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB1_MISC_TOG_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB1_MISC_TOG_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB1_MISC_TOG_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB1_MISC_TOG_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB1_MISC_TOG_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB1_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB1_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB1_MISC_TOG_REG|macro|USB_ANALOG_USB1_MISC_TOG_REG
DECL|USB_ANALOG_USB1_MISC_TOG|macro|USB_ANALOG_USB1_MISC_TOG
DECL|USB_ANALOG_USB1_MISC|macro|USB_ANALOG_USB1_MISC
DECL|USB_ANALOG_USB1_VBUS_DETECT_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_REG|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_REG
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR_VBUSVALID_THRESH
DECL|USB_ANALOG_USB1_VBUS_DETECT_CLR|macro|USB_ANALOG_USB1_VBUS_DETECT_CLR
DECL|USB_ANALOG_USB1_VBUS_DETECT_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_REG|macro|USB_ANALOG_USB1_VBUS_DETECT_REG
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_REG|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_REG
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH|macro|USB_ANALOG_USB1_VBUS_DETECT_SET_VBUSVALID_THRESH
DECL|USB_ANALOG_USB1_VBUS_DETECT_SET|macro|USB_ANALOG_USB1_VBUS_DETECT_SET
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_AVALID_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_AVALID_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_AVALID_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_AVALID_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_BVALID_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_BVALID_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_BVALID_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_BVALID_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_REG|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_REG
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_SESSEND_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_SESSEND_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_SESSEND_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_SESSEND_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_VBUS_VALID_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_VBUS_VALID_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT_VBUS_VALID_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT_VBUS_VALID_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_STAT|macro|USB_ANALOG_USB1_VBUS_DETECT_STAT
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_REG|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_REG
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG_VBUSVALID_THRESH
DECL|USB_ANALOG_USB1_VBUS_DETECT_TOG|macro|USB_ANALOG_USB1_VBUS_DETECT_TOG
DECL|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_THRESH|macro|USB_ANALOG_USB1_VBUS_DETECT_VBUSVALID_THRESH
DECL|USB_ANALOG_USB1_VBUS_DETECT|macro|USB_ANALOG_USB1_VBUS_DETECT
DECL|USB_ANALOG_USB2_CHRG_DETECT_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_CHK_CONTACT_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CONTACT_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_EN_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_EN_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_EN_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_EN_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR_REG|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR_REG
DECL|USB_ANALOG_USB2_CHRG_DETECT_CLR|macro|USB_ANALOG_USB2_CHRG_DETECT_CLR
DECL|USB_ANALOG_USB2_CHRG_DETECT_EN_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_EN_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_EN_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_EN_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_REG|macro|USB_ANALOG_USB2_CHRG_DETECT_REG
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CONTACT_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_EN_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_EN_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_EN_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_EN_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET_REG|macro|USB_ANALOG_USB2_CHRG_DETECT_SET_REG
DECL|USB_ANALOG_USB2_CHRG_DETECT_SET|macro|USB_ANALOG_USB2_CHRG_DETECT_SET
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_CHRG_DETECTED_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_CHRG_DETECTED_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_CHRG_DETECTED_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_DM_STATE_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_DM_STATE_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_DM_STATE_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_DM_STATE_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_DP_STATE_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_DP_STATE_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_DP_STATE_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_DP_STATE_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_PLUG_CONTACT_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_PLUG_CONTACT_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_PLUG_CONTACT_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT_REG|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT_REG
DECL|USB_ANALOG_USB2_CHRG_DETECT_STAT|macro|USB_ANALOG_USB2_CHRG_DETECT_STAT
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CHRG_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CHRG_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CHRG_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CONTACT_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CONTACT_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_CHK_CONTACT_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_EN_B_MASK|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_EN_B_MASK
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_EN_B_SHIFT|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_EN_B_SHIFT
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG_REG|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG_REG
DECL|USB_ANALOG_USB2_CHRG_DETECT_TOG|macro|USB_ANALOG_USB2_CHRG_DETECT_TOG
DECL|USB_ANALOG_USB2_CHRG_DETECT|macro|USB_ANALOG_USB2_CHRG_DETECT
DECL|USB_ANALOG_USB2_MISC_CLR_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB2_MISC_CLR_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB2_MISC_CLR_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB2_MISC_CLR_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB2_MISC_CLR_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB2_MISC_CLR_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB2_MISC_CLR_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB2_MISC_CLR_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB2_MISC_CLR_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB2_MISC_CLR_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB2_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB2_MISC_CLR_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB2_MISC_CLR_REG|macro|USB_ANALOG_USB2_MISC_CLR_REG
DECL|USB_ANALOG_USB2_MISC_CLR|macro|USB_ANALOG_USB2_MISC_CLR
DECL|USB_ANALOG_USB2_MISC_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB2_MISC_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB2_MISC_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB2_MISC_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB2_MISC_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB2_MISC_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB2_MISC_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB2_MISC_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB2_MISC_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB2_MISC_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB2_MISC_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB2_MISC_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB2_MISC_REG|macro|USB_ANALOG_USB2_MISC_REG
DECL|USB_ANALOG_USB2_MISC_SET_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB2_MISC_SET_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB2_MISC_SET_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB2_MISC_SET_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB2_MISC_SET_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB2_MISC_SET_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB2_MISC_SET_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB2_MISC_SET_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB2_MISC_SET_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB2_MISC_SET_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB2_MISC_SET_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB2_MISC_SET_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB2_MISC_SET_REG|macro|USB_ANALOG_USB2_MISC_SET_REG
DECL|USB_ANALOG_USB2_MISC_SET|macro|USB_ANALOG_USB2_MISC_SET
DECL|USB_ANALOG_USB2_MISC_TOG_EN_CLK_UTMI_MASK|macro|USB_ANALOG_USB2_MISC_TOG_EN_CLK_UTMI_MASK
DECL|USB_ANALOG_USB2_MISC_TOG_EN_CLK_UTMI_SHIFT|macro|USB_ANALOG_USB2_MISC_TOG_EN_CLK_UTMI_SHIFT
DECL|USB_ANALOG_USB2_MISC_TOG_EN_DEGLITCH_MASK|macro|USB_ANALOG_USB2_MISC_TOG_EN_DEGLITCH_MASK
DECL|USB_ANALOG_USB2_MISC_TOG_EN_DEGLITCH_SHIFT|macro|USB_ANALOG_USB2_MISC_TOG_EN_DEGLITCH_SHIFT
DECL|USB_ANALOG_USB2_MISC_TOG_HS_USE_EXTERNAL_R_MASK|macro|USB_ANALOG_USB2_MISC_TOG_HS_USE_EXTERNAL_R_MASK
DECL|USB_ANALOG_USB2_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT|macro|USB_ANALOG_USB2_MISC_TOG_HS_USE_EXTERNAL_R_SHIFT
DECL|USB_ANALOG_USB2_MISC_TOG_REG|macro|USB_ANALOG_USB2_MISC_TOG_REG
DECL|USB_ANALOG_USB2_MISC_TOG|macro|USB_ANALOG_USB2_MISC_TOG
DECL|USB_ANALOG_USB2_MISC|macro|USB_ANALOG_USB2_MISC
DECL|USB_ANALOG_USB2_VBUS_DETECT_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_REG|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_REG
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_THRESH|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR_VBUSVALID_THRESH
DECL|USB_ANALOG_USB2_VBUS_DETECT_CLR|macro|USB_ANALOG_USB2_VBUS_DETECT_CLR
DECL|USB_ANALOG_USB2_VBUS_DETECT_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_REG|macro|USB_ANALOG_USB2_VBUS_DETECT_REG
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_REG|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_REG
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_THRESH|macro|USB_ANALOG_USB2_VBUS_DETECT_SET_VBUSVALID_THRESH
DECL|USB_ANALOG_USB2_VBUS_DETECT_SET|macro|USB_ANALOG_USB2_VBUS_DETECT_SET
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_AVALID_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_AVALID_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_AVALID_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_AVALID_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_BVALID_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_BVALID_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_BVALID_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_BVALID_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_REG|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_REG
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_SESSEND_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_SESSEND_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_SESSEND_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_SESSEND_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_VBUS_VALID_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_VBUS_VALID_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT_VBUS_VALID_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT_VBUS_VALID_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_STAT|macro|USB_ANALOG_USB2_VBUS_DETECT_STAT
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_CHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_CHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_CHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_DISCHARGE_VBUS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_DISCHARGE_VBUS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_REG|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_REG
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_THRESH|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG_VBUSVALID_THRESH
DECL|USB_ANALOG_USB2_VBUS_DETECT_TOG|macro|USB_ANALOG_USB2_VBUS_DETECT_TOG
DECL|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_PWRUP_CMPS_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_THRESH_MASK|macro|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_THRESH_MASK
DECL|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_THRESH_SHIFT|macro|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_THRESH_SHIFT
DECL|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_THRESH|macro|USB_ANALOG_USB2_VBUS_DETECT_VBUSVALID_THRESH
DECL|USB_ANALOG_USB2_VBUS_DETECT|macro|USB_ANALOG_USB2_VBUS_DETECT
DECL|USB_ANALOG|macro|USB_ANALOG
DECL|USB_IPP_IND_OTG2_OC_SELECT_INPUT|member|__IO uint32_t USB_IPP_IND_OTG2_OC_SELECT_INPUT; /**< Select Input Register, offset: 0x85C */
DECL|USB_IPP_IND_OTG_OC_SELECT_INPUT|member|__IO uint32_t USB_IPP_IND_OTG_OC_SELECT_INPUT; /**< Select Input Register, offset: 0x860 */
DECL|USB_IRQn|enumerator|USB_IRQn = 40, /**< USB HISC Host interrupt request. */
DECL|USB_OTG1_CTRL|member|__IO uint32_t USB_OTG1_CTRL; /**< USB OTG1 Control Register, offset: 0x800 */
DECL|USB_OTG1_IRQn|enumerator|USB_OTG1_IRQn = 43, /**< USB OTG 1 interrupt request. */
DECL|USB_OTG1_PHY_CTRL_0|member|__IO uint32_t USB_OTG1_PHY_CTRL_0; /**< OTG1 UTMI PHY Control 0 Register, offset: 0x818 */
DECL|USB_OTG2_CTRL|member|__IO uint32_t USB_OTG2_CTRL; /**< USB OTG2 Control Register, offset: 0x804 */
DECL|USB_OTG2_IRQn|enumerator|USB_OTG2_IRQn = 42, /**< USB OTG 2 interrupt request. */
DECL|USB_OTG2_PHY_CTRL_0|member|__IO uint32_t USB_OTG2_PHY_CTRL_0; /**< OTG2 UTMI PHY Control 0 Register, offset: 0x81C */
DECL|USB_PHY1_IRQn|enumerator|USB_PHY1_IRQn = 44, /**< UTMI0 interrupt request. */
DECL|USB_PHY2_IRQn|enumerator|USB_PHY2_IRQn = 45, /**< UTMI1 interrupt request. */
DECL|USB_UH_CTRL|member|__IO uint32_t USB_UH_CTRL; /**< USB Host Control Register, offset: 0x808 */
DECL|USB_UH_HSIC_CTRL|member|__IO uint32_t USB_UH_HSIC_CTRL; /**< USB Host HSIC Control Register, offset: 0x810 */
DECL|USB_x_PHY_STS|member|__I uint32_t USB_x_PHY_STS; /**< , offset: 0x23C */
DECL|USDHC1_IPP_CARD_DET_SELECT_INPUT|member|__IO uint32_t USDHC1_IPP_CARD_DET_SELECT_INPUT; /**< Select Input Register, offset: 0x864 */
DECL|USDHC1_IPP_WP_ON_SELECT_INPUT|member|__IO uint32_t USDHC1_IPP_WP_ON_SELECT_INPUT; /**< Select Input Register, offset: 0x868 */
DECL|USDHC1_IRQn|enumerator|USDHC1_IRQn = 22, /**< uSDHC1 (Enhanced SDHC) interrupt request */
DECL|USDHC2_IPP_CARD_DET_SELECT_INPUT|member|__IO uint32_t USDHC2_IPP_CARD_DET_SELECT_INPUT; /**< Select Input Register, offset: 0x86C */
DECL|USDHC2_IPP_WP_ON_SELECT_INPUT|member|__IO uint32_t USDHC2_IPP_WP_ON_SELECT_INPUT; /**< Select Input Register, offset: 0x870 */
DECL|USDHC2_IRQn|enumerator|USDHC2_IRQn = 23, /**< uSDHC2 (Enhanced SDHC) interrupt request. */
DECL|USDHC3_IRQn|enumerator|USDHC3_IRQn = 24, /**< uSDHC3 (Enhanced SDHC) interrupt request. */
DECL|USDHC4_IPP_CARD_DET_SELECT_INPUT|member|__IO uint32_t USDHC4_IPP_CARD_DET_SELECT_INPUT; /**< Select Input Register, offset: 0x874 */
DECL|USDHC4_IPP_WP_ON_SELECT_INPUT|member|__IO uint32_t USDHC4_IPP_WP_ON_SELECT_INPUT; /**< Select Input Register, offset: 0x878 */
DECL|USDHC4_IRQn|enumerator|USDHC4_IRQn = 25, /**< uSDHC4 (Enhanced SDHC) interrupt request. */
DECL|USR1|member|__IO uint32_t USR1; /**< UART Status Register 1, offset: 0x94 */
DECL|USR2|member|__IO uint32_t USR2; /**< UART Status Register 2, offset: 0x98 */
DECL|UTIM|member|__IO uint32_t UTIM; /**< UART Escape Timer Register, offset: 0xA0 */
DECL|UTS|member|__IO uint32_t UTS; /**< UART Test Register, offset: 0xB4 */
DECL|UTXD|member|__O uint32_t UTXD; /**< UART Transmitter Register, offset: 0x40 */
DECL|UsageFault_IRQn|enumerator|UsageFault_IRQn = -10, /**< Cortex-M4 Usage Fault Interrupt */
DECL|VACTE|member|__IO uint32_t VACTE; /**< V Active End, offset: 0xE4 */
DECL|VACTS|member|__IO uint32_t VACTS; /**< V Active Start, offset: 0xE0 */
DECL|VDCTRL0_CLR|member|__IO uint32_t VDCTRL0_CLR; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x78 */
DECL|VDCTRL0_SET|member|__IO uint32_t VDCTRL0_SET; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x74 */
DECL|VDCTRL0_TOG|member|__IO uint32_t VDCTRL0_TOG; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x7C */
DECL|VDCTRL0|member|__IO uint32_t VDCTRL0; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register0, offset: 0x70 */
DECL|VDCTRL1|member|__IO uint32_t VDCTRL1; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register1, offset: 0x80 */
DECL|VDCTRL2|member|__IO uint32_t VDCTRL2; /**< LCDIF VSYNC Mode and Dotclk Mode Control Register2, offset: 0x90 */
DECL|VDCTRL3|member|__IO uint32_t VDCTRL3; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register3, offset: 0xA0 */
DECL|VDCTRL4|member|__IO uint32_t VDCTRL4; /**< eLCDIF VSYNC Mode and Dotclk Mode Control Register4, offset: 0xB0 */
DECL|VDEC_AFTCLP_REG|macro|VDEC_AFTCLP_REG
DECL|VDEC_AFTCLP_rc_afterclamp_update_en_MASK|macro|VDEC_AFTCLP_rc_afterclamp_update_en_MASK
DECL|VDEC_AFTCLP_rc_afterclamp_update_en_SHIFT|macro|VDEC_AFTCLP_rc_afterclamp_update_en_SHIFT
DECL|VDEC_AFTCLP_rc_aoutoafterclamp_dis_MASK|macro|VDEC_AFTCLP_rc_aoutoafterclamp_dis_MASK
DECL|VDEC_AFTCLP_rc_aoutoafterclamp_dis_SHIFT|macro|VDEC_AFTCLP_rc_aoutoafterclamp_dis_SHIFT
DECL|VDEC_AFTCLP_rc_midfield_dis_MASK|macro|VDEC_AFTCLP_rc_midfield_dis_MASK
DECL|VDEC_AFTCLP_rc_midfield_dis_SHIFT|macro|VDEC_AFTCLP_rc_midfield_dis_SHIFT
DECL|VDEC_AFTCLP_rh_shortframe_MASK|macro|VDEC_AFTCLP_rh_shortframe_MASK
DECL|VDEC_AFTCLP_rh_shortframe_SHIFT|macro|VDEC_AFTCLP_rh_shortframe_SHIFT
DECL|VDEC_AFTCLP_rl_disoffset_MASK|macro|VDEC_AFTCLP_rl_disoffset_MASK
DECL|VDEC_AFTCLP_rl_disoffset_SHIFT|macro|VDEC_AFTCLP_rl_disoffset_SHIFT
DECL|VDEC_AFTCLP_rl_resetoffset_MASK|macro|VDEC_AFTCLP_rl_resetoffset_MASK
DECL|VDEC_AFTCLP_rl_resetoffset_SHIFT|macro|VDEC_AFTCLP_rl_resetoffset_SHIFT
DECL|VDEC_AFTCLP|macro|VDEC_AFTCLP
DECL|VDEC_ASYNCLKFREQ1_ASYNCHCLK_FREQUENCY_MASK|macro|VDEC_ASYNCLKFREQ1_ASYNCHCLK_FREQUENCY_MASK
DECL|VDEC_ASYNCLKFREQ1_ASYNCHCLK_FREQUENCY_SHIFT|macro|VDEC_ASYNCLKFREQ1_ASYNCHCLK_FREQUENCY_SHIFT
DECL|VDEC_ASYNCLKFREQ1_ASYNCHCLK_FREQUENCY|macro|VDEC_ASYNCLKFREQ1_ASYNCHCLK_FREQUENCY
DECL|VDEC_ASYNCLKFREQ1_REG|macro|VDEC_ASYNCLKFREQ1_REG
DECL|VDEC_ASYNCLKFREQ1|macro|VDEC_ASYNCLKFREQ1
DECL|VDEC_ASYNCLKFREQ2_ASYNCHCLK_FREQUENCY_MASK|macro|VDEC_ASYNCLKFREQ2_ASYNCHCLK_FREQUENCY_MASK
DECL|VDEC_ASYNCLKFREQ2_ASYNCHCLK_FREQUENCY_SHIFT|macro|VDEC_ASYNCLKFREQ2_ASYNCHCLK_FREQUENCY_SHIFT
DECL|VDEC_ASYNCLKFREQ2_ASYNCHCLK_FREQUENCY|macro|VDEC_ASYNCLKFREQ2_ASYNCHCLK_FREQUENCY
DECL|VDEC_ASYNCLKFREQ2_REG|macro|VDEC_ASYNCLKFREQ2_REG
DECL|VDEC_ASYNCLKFREQ2|macro|VDEC_ASYNCLKFREQ2
DECL|VDEC_ASYNCLKFREQ3_ASYNCHCLK_FREQUENCY_MASK|macro|VDEC_ASYNCLKFREQ3_ASYNCHCLK_FREQUENCY_MASK
DECL|VDEC_ASYNCLKFREQ3_ASYNCHCLK_FREQUENCY_SHIFT|macro|VDEC_ASYNCLKFREQ3_ASYNCHCLK_FREQUENCY_SHIFT
DECL|VDEC_ASYNCLKFREQ3_ASYNCHCLK_FREQUENCY|macro|VDEC_ASYNCLKFREQ3_ASYNCHCLK_FREQUENCY
DECL|VDEC_ASYNCLKFREQ3_REG|macro|VDEC_ASYNCLKFREQ3_REG
DECL|VDEC_ASYNCLKFREQ3|macro|VDEC_ASYNCLKFREQ3
DECL|VDEC_ASYNCLKFREQ4_ASYNCHCLK_FREQUENCY_MASK|macro|VDEC_ASYNCLKFREQ4_ASYNCHCLK_FREQUENCY_MASK
DECL|VDEC_ASYNCLKFREQ4_ASYNCHCLK_FREQUENCY_SHIFT|macro|VDEC_ASYNCLKFREQ4_ASYNCHCLK_FREQUENCY_SHIFT
DECL|VDEC_ASYNCLKFREQ4_ASYNCHCLK_FREQUENCY|macro|VDEC_ASYNCLKFREQ4_ASYNCHCLK_FREQUENCY
DECL|VDEC_ASYNCLKFREQ4_REG|macro|VDEC_ASYNCLKFREQ4_REG
DECL|VDEC_ASYNCLKFREQ4|macro|VDEC_ASYNCLKFREQ4
DECL|VDEC_BASE_ADDRS|macro|VDEC_BASE_ADDRS
DECL|VDEC_BASE_PTRS|macro|VDEC_BASE_PTRS
DECL|VDEC_BASE_PTR|macro|VDEC_BASE_PTR
DECL|VDEC_BASE|macro|VDEC_BASE
DECL|VDEC_BLSCRCB_REG|macro|VDEC_BLSCRCB_REG
DECL|VDEC_BLSCRCB_bluescreen_cb_MASK|macro|VDEC_BLSCRCB_bluescreen_cb_MASK
DECL|VDEC_BLSCRCB_bluescreen_cb_SHIFT|macro|VDEC_BLSCRCB_bluescreen_cb_SHIFT
DECL|VDEC_BLSCRCB_bluescreen_cb|macro|VDEC_BLSCRCB_bluescreen_cb
DECL|VDEC_BLSCRCB|macro|VDEC_BLSCRCB
DECL|VDEC_BLSCRCR_REG|macro|VDEC_BLSCRCR_REG
DECL|VDEC_BLSCRCR_bluescreen_y_MASK|macro|VDEC_BLSCRCR_bluescreen_y_MASK
DECL|VDEC_BLSCRCR_bluescreen_y_SHIFT|macro|VDEC_BLSCRCR_bluescreen_y_SHIFT
DECL|VDEC_BLSCRCR_bluescreen_y|macro|VDEC_BLSCRCR_bluescreen_y
DECL|VDEC_BLSCRCR|macro|VDEC_BLSCRCR
DECL|VDEC_BRSTGT_REG|macro|VDEC_BRSTGT_REG
DECL|VDEC_BRSTGT_rc_cburststart_MASK|macro|VDEC_BRSTGT_rc_cburststart_MASK
DECL|VDEC_BRSTGT_rc_cburststart_SHIFT|macro|VDEC_BRSTGT_rc_cburststart_SHIFT
DECL|VDEC_BRSTGT_rc_cburststart|macro|VDEC_BRSTGT_rc_cburststart
DECL|VDEC_BRSTGT|macro|VDEC_BRSTGT
DECL|VDEC_BRT_REG|macro|VDEC_BRT_REG
DECL|VDEC_BRT_rc_blacklevel_MASK|macro|VDEC_BRT_rc_blacklevel_MASK
DECL|VDEC_BRT_rc_blacklevel_SHIFT|macro|VDEC_BRT_rc_blacklevel_SHIFT
DECL|VDEC_BRT_rc_blacklevel|macro|VDEC_BRT_rc_blacklevel
DECL|VDEC_BRT|macro|VDEC_BRT
DECL|VDEC_CBGN_REG|macro|VDEC_CBGN_REG
DECL|VDEC_CBGN_rd_cbgain_MASK|macro|VDEC_CBGN_rd_cbgain_MASK
DECL|VDEC_CBGN_rd_cbgain_SHIFT|macro|VDEC_CBGN_rd_cbgain_SHIFT
DECL|VDEC_CBGN_rd_cbgain|macro|VDEC_CBGN_rd_cbgain
DECL|VDEC_CBGN|macro|VDEC_CBGN
DECL|VDEC_CFC1_REG|macro|VDEC_CFC1_REG
DECL|VDEC_CFC1_rc_combmode_override_MASK|macro|VDEC_CFC1_rc_combmode_override_MASK
DECL|VDEC_CFC1_rc_combmode_override_SHIFT|macro|VDEC_CFC1_rc_combmode_override_SHIFT
DECL|VDEC_CFC1_rc_combmode_override|macro|VDEC_CFC1_rc_combmode_override
DECL|VDEC_CFC1_rc_debugout_MASK|macro|VDEC_CFC1_rc_debugout_MASK
DECL|VDEC_CFC1_rc_debugout_SHIFT|macro|VDEC_CFC1_rc_debugout_SHIFT
DECL|VDEC_CFC1_rc_debugout|macro|VDEC_CFC1_rc_debugout
DECL|VDEC_CFC1|macro|VDEC_CFC1
DECL|VDEC_CHAGC2_REG|macro|VDEC_CHAGC2_REG
DECL|VDEC_CHAGC2_rd_chagc_target_MASK|macro|VDEC_CHAGC2_rd_chagc_target_MASK
DECL|VDEC_CHAGC2_rd_chagc_target_SHIFT|macro|VDEC_CHAGC2_rd_chagc_target_SHIFT
DECL|VDEC_CHAGC2_rd_chagc_target|macro|VDEC_CHAGC2_rd_chagc_target
DECL|VDEC_CHAGC2|macro|VDEC_CHAGC2
DECL|VDEC_CHBTH_REG|macro|VDEC_CHBTH_REG
DECL|VDEC_CHBTH_rd_ch_thresh_MASK|macro|VDEC_CHBTH_rd_ch_thresh_MASK
DECL|VDEC_CHBTH_rd_ch_thresh_SHIFT|macro|VDEC_CHBTH_rd_ch_thresh_SHIFT
DECL|VDEC_CHBTH_rd_ch_thresh|macro|VDEC_CHBTH_rd_ch_thresh
DECL|VDEC_CHBTH|macro|VDEC_CHBTH
DECL|VDEC_CHPLLIM_REG|macro|VDEC_CHPLLIM_REG
DECL|VDEC_CHPLLIM_rd_chlock_atten_MASK|macro|VDEC_CHPLLIM_rd_chlock_atten_MASK
DECL|VDEC_CHPLLIM_rd_chlock_atten_SHIFT|macro|VDEC_CHPLLIM_rd_chlock_atten_SHIFT
DECL|VDEC_CHPLLIM_rd_chlock_atten|macro|VDEC_CHPLLIM_rd_chlock_atten
DECL|VDEC_CHPLLIM_rd_inputcables_MASK|macro|VDEC_CHPLLIM_rd_inputcables_MASK
DECL|VDEC_CHPLLIM_rd_inputcables_SHIFT|macro|VDEC_CHPLLIM_rd_inputcables_SHIFT
DECL|VDEC_CHPLLIM_rd_inputcables|macro|VDEC_CHPLLIM_rd_inputcables
DECL|VDEC_CHPLLIM_rd_locked_force_MASK|macro|VDEC_CHPLLIM_rd_locked_force_MASK
DECL|VDEC_CHPLLIM_rd_locked_force_SHIFT|macro|VDEC_CHPLLIM_rd_locked_force_SHIFT
DECL|VDEC_CHPLLIM|macro|VDEC_CHPLLIM
DECL|VDEC_CNTR_REG|macro|VDEC_CNTR_REG
DECL|VDEC_CNTR_rd_lumagain_MASK|macro|VDEC_CNTR_rd_lumagain_MASK
DECL|VDEC_CNTR_rd_lumagain_SHIFT|macro|VDEC_CNTR_rd_lumagain_SHIFT
DECL|VDEC_CNTR_rd_lumagain|macro|VDEC_CNTR_rd_lumagain
DECL|VDEC_CNTR|macro|VDEC_CNTR
DECL|VDEC_CRGN_REG|macro|VDEC_CRGN_REG
DECL|VDEC_CRGN_rd_crgain_MASK|macro|VDEC_CRGN_rd_crgain_MASK
DECL|VDEC_CRGN_rd_crgain_SHIFT|macro|VDEC_CRGN_rd_crgain_SHIFT
DECL|VDEC_CRGN_rd_crgain|macro|VDEC_CRGN_rd_crgain
DECL|VDEC_CRGN|macro|VDEC_CRGN
DECL|VDEC_CSID_REG|macro|VDEC_CSID_REG
DECL|VDEC_CSID_rd_bypasshilbert_MASK|macro|VDEC_CSID_rd_bypasshilbert_MASK
DECL|VDEC_CSID_rd_bypasshilbert_SHIFT|macro|VDEC_CSID_rd_bypasshilbert_SHIFT
DECL|VDEC_CSID_rd_invcb_MASK|macro|VDEC_CSID_rd_invcb_MASK
DECL|VDEC_CSID_rd_invcb_SHIFT|macro|VDEC_CSID_rd_invcb_SHIFT
DECL|VDEC_CSID_rd_invcr_MASK|macro|VDEC_CSID_rd_invcr_MASK
DECL|VDEC_CSID_rd_invcr_SHIFT|macro|VDEC_CSID_rd_invcr_SHIFT
DECL|VDEC_CSID_rd_nopalhue_MASK|macro|VDEC_CSID_rd_nopalhue_MASK
DECL|VDEC_CSID_rd_nopalhue_SHIFT|macro|VDEC_CSID_rd_nopalhue_SHIFT
DECL|VDEC_CSID_rd_swapcrcb_MASK|macro|VDEC_CSID_rd_swapcrcb_MASK
DECL|VDEC_CSID_rd_swapcrcb_SHIFT|macro|VDEC_CSID_rd_swapcrcb_SHIFT
DECL|VDEC_CSID|macro|VDEC_CSID
DECL|VDEC_DBGFBH_REG|macro|VDEC_DBGFBH_REG
DECL|VDEC_DBGFBH_clamp_delayH_MASK|macro|VDEC_DBGFBH_clamp_delayH_MASK
DECL|VDEC_DBGFBH_clamp_delayH_SHIFT|macro|VDEC_DBGFBH_clamp_delayH_SHIFT
DECL|VDEC_DBGFBH_clamp_delayH|macro|VDEC_DBGFBH_clamp_delayH
DECL|VDEC_DBGFBH|macro|VDEC_DBGFBH
DECL|VDEC_DBGFBL_REG|macro|VDEC_DBGFBL_REG
DECL|VDEC_DBGFBL_clamp_delayL_MASK|macro|VDEC_DBGFBL_clamp_delayL_MASK
DECL|VDEC_DBGFBL_clamp_delayL_SHIFT|macro|VDEC_DBGFBL_clamp_delayL_SHIFT
DECL|VDEC_DBGFBL_clamp_delayL|macro|VDEC_DBGFBL_clamp_delayL
DECL|VDEC_DBGFBL|macro|VDEC_DBGFBL
DECL|VDEC_DCOFF_REG|macro|VDEC_DCOFF_REG
DECL|VDEC_DCOFF_rl_dcoffsetI_MASK|macro|VDEC_DCOFF_rl_dcoffsetI_MASK
DECL|VDEC_DCOFF_rl_dcoffsetI_SHIFT|macro|VDEC_DCOFF_rl_dcoffsetI_SHIFT
DECL|VDEC_DCOFF_rl_dcoffsetI|macro|VDEC_DCOFF_rl_dcoffsetI
DECL|VDEC_DCOFF_rl_dcoffsetP_MASK|macro|VDEC_DCOFF_rl_dcoffsetP_MASK
DECL|VDEC_DCOFF_rl_dcoffsetP_SHIFT|macro|VDEC_DCOFF_rl_dcoffsetP_SHIFT
DECL|VDEC_DCOFF_rl_dcoffsetP|macro|VDEC_DCOFF_rl_dcoffsetP
DECL|VDEC_DCOFF_rl_linemeasure_dis_MASK|macro|VDEC_DCOFF_rl_linemeasure_dis_MASK
DECL|VDEC_DCOFF_rl_linemeasure_dis_SHIFT|macro|VDEC_DCOFF_rl_linemeasure_dis_SHIFT
DECL|VDEC_DCOFF|macro|VDEC_DCOFF
DECL|VDEC_HACTE_REG|macro|VDEC_HACTE_REG
DECL|VDEC_HACTE_ro_hactiveend_MASK|macro|VDEC_HACTE_ro_hactiveend_MASK
DECL|VDEC_HACTE_ro_hactiveend_SHIFT|macro|VDEC_HACTE_ro_hactiveend_SHIFT
DECL|VDEC_HACTE_ro_hactiveend|macro|VDEC_HACTE_ro_hactiveend
DECL|VDEC_HACTE|macro|VDEC_HACTE
DECL|VDEC_HACTS_REG|macro|VDEC_HACTS_REG
DECL|VDEC_HACTS_ro_hactivestart_MASK|macro|VDEC_HACTS_ro_hactivestart_MASK
DECL|VDEC_HACTS_ro_hactivestart_SHIFT|macro|VDEC_HACTS_ro_hactivestart_SHIFT
DECL|VDEC_HACTS_ro_hactivestart|macro|VDEC_HACTS_ro_hactivestart
DECL|VDEC_HACTS|macro|VDEC_HACTS
DECL|VDEC_HSIGE_REG|macro|VDEC_HSIGE_REG
DECL|VDEC_HSIGE_rv_ignoreend_MASK|macro|VDEC_HSIGE_rv_ignoreend_MASK
DECL|VDEC_HSIGE_rv_ignoreend_SHIFT|macro|VDEC_HSIGE_rv_ignoreend_SHIFT
DECL|VDEC_HSIGE_rv_ignoreend|macro|VDEC_HSIGE_rv_ignoreend
DECL|VDEC_HSIGE|macro|VDEC_HSIGE
DECL|VDEC_HSIGS_REG|macro|VDEC_HSIGS_REG
DECL|VDEC_HSIGS_rv_ignorestart_MASK|macro|VDEC_HSIGS_rv_ignorestart_MASK
DECL|VDEC_HSIGS_rv_ignorestart_SHIFT|macro|VDEC_HSIGS_rv_ignorestart_SHIFT
DECL|VDEC_HSIGS_rv_ignorestart|macro|VDEC_HSIGS_rv_ignorestart
DECL|VDEC_HSIGS|macro|VDEC_HSIGS
DECL|VDEC_HSTIP_REG|macro|VDEC_HSTIP_REG
DECL|VDEC_HSTIP_rh_tipgate_start_MASK|macro|VDEC_HSTIP_rh_tipgate_start_MASK
DECL|VDEC_HSTIP_rh_tipgate_start_SHIFT|macro|VDEC_HSTIP_rh_tipgate_start_SHIFT
DECL|VDEC_HSTIP_rh_tipgate_start|macro|VDEC_HSTIP_rh_tipgate_start
DECL|VDEC_HSTIP|macro|VDEC_HSTIP
DECL|VDEC_HUE_REG|macro|VDEC_HUE_REG
DECL|VDEC_HUE_rd_ch_thresh_MASK|macro|VDEC_HUE_rd_ch_thresh_MASK
DECL|VDEC_HUE_rd_ch_thresh_SHIFT|macro|VDEC_HUE_rd_ch_thresh_SHIFT
DECL|VDEC_HUE_rd_ch_thresh|macro|VDEC_HUE_rd_ch_thresh
DECL|VDEC_HUE|macro|VDEC_HUE
DECL|VDEC_HVSHFT_REG|macro|VDEC_HVSHFT_REG
DECL|VDEC_HVSHFT_antialias_dis_MASK|macro|VDEC_HVSHFT_antialias_dis_MASK
DECL|VDEC_HVSHFT_antialias_dis_SHIFT|macro|VDEC_HVSHFT_antialias_dis_SHIFT
DECL|VDEC_HVSHFT_ro_hzero_sel_MASK|macro|VDEC_HVSHFT_ro_hzero_sel_MASK
DECL|VDEC_HVSHFT_ro_hzero_sel_SHIFT|macro|VDEC_HVSHFT_ro_hzero_sel_SHIFT
DECL|VDEC_HVSHFT_ro_invfield_MASK|macro|VDEC_HVSHFT_ro_invfield_MASK
DECL|VDEC_HVSHFT_ro_invfield_SHIFT|macro|VDEC_HVSHFT_ro_invfield_SHIFT
DECL|VDEC_HVSHFT_ro_useactive_MASK|macro|VDEC_HVSHFT_ro_useactive_MASK
DECL|VDEC_HVSHFT_ro_useactive_SHIFT|macro|VDEC_HVSHFT_ro_useactive_SHIFT
DECL|VDEC_HVSHFT_ro_vzero_sel_MASK|macro|VDEC_HVSHFT_ro_vzero_sel_MASK
DECL|VDEC_HVSHFT_ro_vzero_sel_SHIFT|macro|VDEC_HVSHFT_ro_vzero_sel_SHIFT
DECL|VDEC_HVSHFT|macro|VDEC_HVSHFT
DECL|VDEC_HZPOS_REG|macro|VDEC_HZPOS_REG
DECL|VDEC_HZPOS_ro_hpramp_cmp_MASK|macro|VDEC_HZPOS_ro_hpramp_cmp_MASK
DECL|VDEC_HZPOS_ro_hpramp_cmp_SHIFT|macro|VDEC_HZPOS_ro_hpramp_cmp_SHIFT
DECL|VDEC_HZPOS_ro_hpramp_cmp|macro|VDEC_HZPOS_ro_hpramp_cmp
DECL|VDEC_HZPOS|macro|VDEC_HZPOS
DECL|VDEC_LMAGC2_REG|macro|VDEC_LMAGC2_REG
DECL|VDEC_LMAGC2_ragc_target_MASK|macro|VDEC_LMAGC2_ragc_target_MASK
DECL|VDEC_LMAGC2_ragc_target_SHIFT|macro|VDEC_LMAGC2_ragc_target_SHIFT
DECL|VDEC_LMAGC2_ragc_target|macro|VDEC_LMAGC2_ragc_target
DECL|VDEC_LMAGC2|macro|VDEC_LMAGC2
DECL|VDEC_MANOVR_REG|macro|VDEC_MANOVR_REG
DECL|VDEC_MANOVR_f443_override_MASK|macro|VDEC_MANOVR_f443_override_MASK
DECL|VDEC_MANOVR_f443_override_SHIFT|macro|VDEC_MANOVR_f443_override_SHIFT
DECL|VDEC_MANOVR_four43_manual_MASK|macro|VDEC_MANOVR_four43_manual_MASK
DECL|VDEC_MANOVR_four43_manual_SHIFT|macro|VDEC_MANOVR_four43_manual_SHIFT
DECL|VDEC_MANOVR_line625_override_MASK|macro|VDEC_MANOVR_line625_override_MASK
DECL|VDEC_MANOVR_line625_override_SHIFT|macro|VDEC_MANOVR_line625_override_SHIFT
DECL|VDEC_MANOVR_manual_625_MASK|macro|VDEC_MANOVR_manual_625_MASK
DECL|VDEC_MANOVR_manual_625_SHIFT|macro|VDEC_MANOVR_manual_625_SHIFT
DECL|VDEC_MANOVR_pal_manual_MASK|macro|VDEC_MANOVR_pal_manual_MASK
DECL|VDEC_MANOVR_pal_manual_SHIFT|macro|VDEC_MANOVR_pal_manual_SHIFT
DECL|VDEC_MANOVR_pal_override_MASK|macro|VDEC_MANOVR_pal_override_MASK
DECL|VDEC_MANOVR_pal_override_SHIFT|macro|VDEC_MANOVR_pal_override_SHIFT
DECL|VDEC_MANOVR|macro|VDEC_MANOVR
DECL|VDEC_MINTH_REG|macro|VDEC_MINTH_REG
DECL|VDEC_MINTH_minthresh_MASK|macro|VDEC_MINTH_minthresh_MASK
DECL|VDEC_MINTH_minthresh_SHIFT|macro|VDEC_MINTH_minthresh_SHIFT
DECL|VDEC_MINTH_minthresh|macro|VDEC_MINTH_minthresh
DECL|VDEC_MINTH|macro|VDEC_MINTH
DECL|VDEC_MemMapPtr|typedef|} VDEC_Type, *VDEC_MemMapPtr;
DECL|VDEC_NOISE_Noise_MASK|macro|VDEC_NOISE_Noise_MASK
DECL|VDEC_NOISE_Noise_SHIFT|macro|VDEC_NOISE_Noise_SHIFT
DECL|VDEC_NOISE_Noise|macro|VDEC_NOISE_Noise
DECL|VDEC_NOISE_REG|macro|VDEC_NOISE_REG
DECL|VDEC_NOISE|macro|VDEC_NOISE
DECL|VDEC_SHPIMP_REG|macro|VDEC_SHPIMP_REG
DECL|VDEC_SHPIMP_rd_peak_MASK|macro|VDEC_SHPIMP_rd_peak_MASK
DECL|VDEC_SHPIMP_rd_peak_SHIFT|macro|VDEC_SHPIMP_rd_peak_SHIFT
DECL|VDEC_SHPIMP_rd_peak|macro|VDEC_SHPIMP_rd_peak
DECL|VDEC_SHPIMP_rd_slope_MASK|macro|VDEC_SHPIMP_rd_slope_MASK
DECL|VDEC_SHPIMP_rd_slope_SHIFT|macro|VDEC_SHPIMP_rd_slope_SHIFT
DECL|VDEC_SHPIMP_rd_slope|macro|VDEC_SHPIMP_rd_slope
DECL|VDEC_SHPIMP|macro|VDEC_SHPIMP
DECL|VDEC_STDDBG_REG|macro|VDEC_STDDBG_REG
DECL|VDEC_STDDBG_force_2dntsc443_MASK|macro|VDEC_STDDBG_force_2dntsc443_MASK
DECL|VDEC_STDDBG_force_2dntsc443_SHIFT|macro|VDEC_STDDBG_force_2dntsc443_SHIFT
DECL|VDEC_STDDBG_force_havesignal_MASK|macro|VDEC_STDDBG_force_havesignal_MASK
DECL|VDEC_STDDBG_force_havesignal_SHIFT|macro|VDEC_STDDBG_force_havesignal_SHIFT
DECL|VDEC_STDDBG_ntscj_MASK|macro|VDEC_STDDBG_ntscj_MASK
DECL|VDEC_STDDBG_ntscj_SHIFT|macro|VDEC_STDDBG_ntscj_SHIFT
DECL|VDEC_STDDBG_rd_fc_maual_MASK|macro|VDEC_STDDBG_rd_fc_maual_MASK
DECL|VDEC_STDDBG_rd_fc_maual_SHIFT|macro|VDEC_STDDBG_rd_fc_maual_SHIFT
DECL|VDEC_STDDBG_standard_filter_MASK|macro|VDEC_STDDBG_standard_filter_MASK
DECL|VDEC_STDDBG_standard_filter_SHIFT|macro|VDEC_STDDBG_standard_filter_SHIFT
DECL|VDEC_STDDBG_standard_filter|macro|VDEC_STDDBG_standard_filter
DECL|VDEC_STDDBG|macro|VDEC_STDDBG
DECL|VDEC_Type|typedef|} VDEC_Type, *VDEC_MemMapPtr;
DECL|VDEC_VACTE_REG|macro|VDEC_VACTE_REG
DECL|VDEC_VACTE_ro_vactiveend_MASK|macro|VDEC_VACTE_ro_vactiveend_MASK
DECL|VDEC_VACTE_ro_vactiveend_SHIFT|macro|VDEC_VACTE_ro_vactiveend_SHIFT
DECL|VDEC_VACTE_ro_vactiveend|macro|VDEC_VACTE_ro_vactiveend
DECL|VDEC_VACTE|macro|VDEC_VACTE
DECL|VDEC_VACTS_REG|macro|VDEC_VACTS_REG
DECL|VDEC_VACTS_ro_vactivestart_MASK|macro|VDEC_VACTS_ro_vactivestart_MASK
DECL|VDEC_VACTS_ro_vactivestart_SHIFT|macro|VDEC_VACTS_ro_vactivestart_SHIFT
DECL|VDEC_VACTS_ro_vactivestart|macro|VDEC_VACTS_ro_vactivestart
DECL|VDEC_VACTS|macro|VDEC_VACTS
DECL|VDEC_VFRQOH_REG|macro|VDEC_VFRQOH_REG
DECL|VDEC_VFRQOH_vfreqo_MASK|macro|VDEC_VFRQOH_vfreqo_MASK
DECL|VDEC_VFRQOH_vfreqo_SHIFT|macro|VDEC_VFRQOH_vfreqo_SHIFT
DECL|VDEC_VFRQOH_vfreqo|macro|VDEC_VFRQOH_vfreqo
DECL|VDEC_VFRQOH|macro|VDEC_VFRQOH
DECL|VDEC_VFRQOL_REG|macro|VDEC_VFRQOL_REG
DECL|VDEC_VFRQOL_vfreqo_MASK|macro|VDEC_VFRQOL_vfreqo_MASK
DECL|VDEC_VFRQOL_vfreqo_SHIFT|macro|VDEC_VFRQOL_vfreqo_SHIFT
DECL|VDEC_VFRQOL_vfreqo|macro|VDEC_VFRQOL_vfreqo
DECL|VDEC_VFRQOL|macro|VDEC_VFRQOL
DECL|VDEC_VIDMOD_F443_MASK|macro|VDEC_VIDMOD_F443_MASK
DECL|VDEC_VIDMOD_F443_SHIFT|macro|VDEC_VIDMOD_F443_SHIFT
DECL|VDEC_VIDMOD_Hlocked_MASK|macro|VDEC_VIDMOD_Hlocked_MASK
DECL|VDEC_VIDMOD_Hlocked_SHIFT|macro|VDEC_VIDMOD_Hlocked_SHIFT
DECL|VDEC_VIDMOD_Pal_MASK|macro|VDEC_VIDMOD_Pal_MASK
DECL|VDEC_VIDMOD_Pal_SHIFT|macro|VDEC_VIDMOD_Pal_SHIFT
DECL|VDEC_VIDMOD_REG|macro|VDEC_VIDMOD_REG
DECL|VDEC_VIDMOD_ch_locked_MASK|macro|VDEC_VIDMOD_ch_locked_MASK
DECL|VDEC_VIDMOD_ch_locked_SHIFT|macro|VDEC_VIDMOD_ch_locked_SHIFT
DECL|VDEC_VIDMOD_chroma_MASK|macro|VDEC_VIDMOD_chroma_MASK
DECL|VDEC_VIDMOD_chroma_SHIFT|macro|VDEC_VIDMOD_chroma_SHIFT
DECL|VDEC_VIDMOD_havesignal_MASK|macro|VDEC_VIDMOD_havesignal_MASK
DECL|VDEC_VIDMOD_havesignal_SHIFT|macro|VDEC_VIDMOD_havesignal_SHIFT
DECL|VDEC_VIDMOD_m625_MASK|macro|VDEC_VIDMOD_m625_MASK
DECL|VDEC_VIDMOD_m625_SHIFT|macro|VDEC_VIDMOD_m625_SHIFT
DECL|VDEC_VIDMOD|macro|VDEC_VIDMOD
DECL|VDEC_VIDSTS_Nonarith3D_MASK|macro|VDEC_VIDSTS_Nonarith3D_MASK
DECL|VDEC_VIDSTS_Nonarith3D_SHIFT|macro|VDEC_VIDSTS_Nonarith3D_SHIFT
DECL|VDEC_VIDSTS_Nonarith_MASK|macro|VDEC_VIDSTS_Nonarith_MASK
DECL|VDEC_VIDSTS_Nonarith_SHIFT|macro|VDEC_VIDSTS_Nonarith_SHIFT
DECL|VDEC_VIDSTS_REG|macro|VDEC_VIDSTS_REG
DECL|VDEC_VIDSTS_Vcrdetect_MASK|macro|VDEC_VIDSTS_Vcrdetect_MASK
DECL|VDEC_VIDSTS_Vcrdetect_SHIFT|macro|VDEC_VIDSTS_Vcrdetect_SHIFT
DECL|VDEC_VIDSTS|macro|VDEC_VIDSTS
DECL|VDEC_VRTPOS_REG|macro|VDEC_VRTPOS_REG
DECL|VDEC_VRTPOS_ro_vline_cmp_MASK|macro|VDEC_VRTPOS_ro_vline_cmp_MASK
DECL|VDEC_VRTPOS_ro_vline_cmp_SHIFT|macro|VDEC_VRTPOS_ro_vline_cmp_SHIFT
DECL|VDEC_VRTPOS_ro_vline_cmp|macro|VDEC_VRTPOS_ro_vline_cmp
DECL|VDEC_VRTPOS|macro|VDEC_VRTPOS
DECL|VDEC_VSCON1_REG|macro|VDEC_VSCON1_REG
DECL|VDEC_VSCON1_rh_8or16_MASK|macro|VDEC_VSCON1_rh_8or16_MASK
DECL|VDEC_VSCON1_rh_8or16_SHIFT|macro|VDEC_VSCON1_rh_8or16_SHIFT
DECL|VDEC_VSCON1_rh_dis_vsyncdetect_MASK|macro|VDEC_VSCON1_rh_dis_vsyncdetect_MASK
DECL|VDEC_VSCON1_rh_dis_vsyncdetect_SHIFT|macro|VDEC_VSCON1_rh_dis_vsyncdetect_SHIFT
DECL|VDEC_VSCON1_rh_modadd_dis_MASK|macro|VDEC_VSCON1_rh_modadd_dis_MASK
DECL|VDEC_VSCON1_rh_modadd_dis_SHIFT|macro|VDEC_VSCON1_rh_modadd_dis_SHIFT
DECL|VDEC_VSCON1_rh_robust625det_MASK|macro|VDEC_VSCON1_rh_robust625det_MASK
DECL|VDEC_VSCON1_rh_robust625det_SHIFT|macro|VDEC_VSCON1_rh_robust625det_SHIFT
DECL|VDEC_VSCON1_rh_vdet_dbg_MASK|macro|VDEC_VSCON1_rh_vdet_dbg_MASK
DECL|VDEC_VSCON1_rh_vdet_dbg_SHIFT|macro|VDEC_VSCON1_rh_vdet_dbg_SHIFT
DECL|VDEC_VSCON1_rh_vdet_dbg|macro|VDEC_VSCON1_rh_vdet_dbg
DECL|VDEC_VSCON1_rh_vsynchalfmode_MASK|macro|VDEC_VSCON1_rh_vsynchalfmode_MASK
DECL|VDEC_VSCON1_rh_vsynchalfmode_SHIFT|macro|VDEC_VSCON1_rh_vsynchalfmode_SHIFT
DECL|VDEC_VSCON1|macro|VDEC_VSCON1
DECL|VDEC_VSCON2_REG|macro|VDEC_VSCON2_REG
DECL|VDEC_VSCON2_rh_disable_hsw_MASK|macro|VDEC_VSCON2_rh_disable_hsw_MASK
DECL|VDEC_VSCON2_rh_disable_hsw_SHIFT|macro|VDEC_VSCON2_rh_disable_hsw_SHIFT
DECL|VDEC_VSCON2_rh_hsw_coring_MASK|macro|VDEC_VSCON2_rh_hsw_coring_MASK
DECL|VDEC_VSCON2_rh_hsw_coring_SHIFT|macro|VDEC_VSCON2_rh_hsw_coring_SHIFT
DECL|VDEC_VSCON2_rh_hsw_coring|macro|VDEC_VSCON2_rh_hsw_coring
DECL|VDEC_VSCON2_rh_smooth_hsw_MASK|macro|VDEC_VSCON2_rh_smooth_hsw_MASK
DECL|VDEC_VSCON2_rh_smooth_hsw_SHIFT|macro|VDEC_VSCON2_rh_smooth_hsw_SHIFT
DECL|VDEC_VSCON2_rh_vcr_force_dis_MASK|macro|VDEC_VSCON2_rh_vcr_force_dis_MASK
DECL|VDEC_VSCON2_rh_vcr_force_dis_SHIFT|macro|VDEC_VSCON2_rh_vcr_force_dis_SHIFT
DECL|VDEC_VSCON2_rh_vcr_force_dis|macro|VDEC_VSCON2_rh_vcr_force_dis
DECL|VDEC_VSCON2_rh_vcr_phasethr_MASK|macro|VDEC_VSCON2_rh_vcr_phasethr_MASK
DECL|VDEC_VSCON2_rh_vcr_phasethr_SHIFT|macro|VDEC_VSCON2_rh_vcr_phasethr_SHIFT
DECL|VDEC_VSCON2_rh_vcr_phasethr|macro|VDEC_VSCON2_rh_vcr_phasethr
DECL|VDEC_VSCON2|macro|VDEC_VSCON2
DECL|VDEC_VSSGTH_REG|macro|VDEC_VSSGTH_REG
DECL|VDEC_VSSGTH_nosigthresh_MASK|macro|VDEC_VSSGTH_nosigthresh_MASK
DECL|VDEC_VSSGTH_nosigthresh_SHIFT|macro|VDEC_VSSGTH_nosigthresh_SHIFT
DECL|VDEC_VSSGTH_nosigthresh|macro|VDEC_VSSGTH_nosigthresh
DECL|VDEC_VSSGTH_rh_vsynclength_MASK|macro|VDEC_VSSGTH_rh_vsynclength_MASK
DECL|VDEC_VSSGTH_rh_vsynclength_SHIFT|macro|VDEC_VSSGTH_rh_vsynclength_SHIFT
DECL|VDEC_VSSGTH_rh_vsynclength|macro|VDEC_VSSGTH_rh_vsynclength
DECL|VDEC_VSSGTH|macro|VDEC_VSSGTH
DECL|VDEC_YCDEL_REG|macro|VDEC_YCDEL_REG
DECL|VDEC_YCDEL_rd_lumadel_MASK|macro|VDEC_YCDEL_rd_lumadel_MASK
DECL|VDEC_YCDEL_rd_lumadel_SHIFT|macro|VDEC_YCDEL_rd_lumadel_SHIFT
DECL|VDEC_YCDEL_rd_lumadel|macro|VDEC_YCDEL_rd_lumadel
DECL|VDEC_YCDEL_rd_narrow_MASK|macro|VDEC_YCDEL_rd_narrow_MASK
DECL|VDEC_YCDEL_rd_narrow_SHIFT|macro|VDEC_YCDEL_rd_narrow_SHIFT
DECL|VDEC_YCDEL_rd_nopalave_MASK|macro|VDEC_YCDEL_rd_nopalave_MASK
DECL|VDEC_YCDEL_rd_nopalave_SHIFT|macro|VDEC_YCDEL_rd_nopalave_SHIFT
DECL|VDEC_YCDEL_rd_wide_MASK|macro|VDEC_YCDEL_rd_wide_MASK
DECL|VDEC_YCDEL_rd_wide_SHIFT|macro|VDEC_YCDEL_rd_wide_SHIFT
DECL|VDEC_YCDEL|macro|VDEC_YCDEL
DECL|VDEC|macro|VDEC
DECL|VEND_SPEC2|member|__IO uint32_t VEND_SPEC2; /**< Vendor Specific 2 Register, offset: 0xC8 */
DECL|VEND_SPEC|member|__IO uint32_t VEND_SPEC; /**< Vendor Specific Register, offset: 0xC0 */
DECL|VERSION_CLR|member|__I uint32_t VERSION_CLR; /**< BCH Version Register, offset: 0x168 */
DECL|VERSION_SET|member|__I uint32_t VERSION_SET; /**< BCH Version Register, offset: 0x164 */
DECL|VERSION_TOG|member|__I uint32_t VERSION_TOG; /**< BCH Version Register, offset: 0x16C */
DECL|VERSION|member|__I uint32_t VERSION; /**< BCH Version Register, offset: 0x160 */
DECL|VERSION|member|__I uint32_t VERSION; /**< GPMI Version Register Description, offset: 0xD0 */
DECL|VERSION|member|__I uint32_t VERSION; /**< LCD Interface Version Register, offset: 0x1C0 */
DECL|VERSION|member|__I uint32_t VERSION; /**< OTP Controller Version Register, offset: 0x90 */
DECL|VERSION|member|__I uint32_t VERSION; /**< UTMI RTL Version, offset: 0x80 */
DECL|VERSION|member|__I uint32_t VERSION; /**< Version Register, offset: 0x3F0 */
DECL|VFRQOH|member|__I uint32_t VFRQOH; /**< Vertical Lines High, offset: 0x11C */
DECL|VFRQOL|member|__I uint32_t VFRQOL; /**< Vertical Lines Low, offset: 0x120 */
DECL|VIDMOD|member|__I uint32_t VIDMOD; /**< Video Mode, offset: 0xAC */
DECL|VIDSTS|member|__I uint32_t VIDSTS; /**< Video Status, offset: 0xB0 */
DECL|VIR|member|__I uint32_t VIR; /**< Version Information, offset: 0x0 */
DECL|VRTPOS|member|__IO uint32_t VRTPOS; /**< Vertical Position, offset: 0x44 */
DECL|VSCON1|member|__IO uint32_t VSCON1; /**< VSync Control 1, offset: 0x60 */
DECL|VSCON2|member|__IO uint32_t VSCON2; /**< VSync Control 2, offset: 0x64 */
DECL|VSSGTH|member|__IO uint32_t VSSGTH; /**< VSync and Signal Thresholds, offset: 0xC8 */
DECL|WCR|member|__IO uint16_t WCR; /**< Watchdog Control Register, offset: 0x0 */
DECL|WCR|member|__IO uint32_t WCR; /**< EIM Configuration Register, offset: 0x90 */
DECL|WDOG1_BASE_PTR|macro|WDOG1_BASE_PTR
DECL|WDOG1_BASE|macro|WDOG1_BASE
DECL|WDOG1_IRQn|enumerator|WDOG1_IRQn = 80, /**< WDOG1 timer reset interrupt request. */
DECL|WDOG1_WCR|macro|WDOG1_WCR
DECL|WDOG1_WICR|macro|WDOG1_WICR
DECL|WDOG1_WMCR|macro|WDOG1_WMCR
DECL|WDOG1_WRSR|macro|WDOG1_WRSR
DECL|WDOG1_WSR|macro|WDOG1_WSR
DECL|WDOG1|macro|WDOG1
DECL|WDOG2_BASE_PTR|macro|WDOG2_BASE_PTR
DECL|WDOG2_BASE|macro|WDOG2_BASE
DECL|WDOG2_IRQn|enumerator|WDOG2_IRQn = 81, /**< WDOG2 timer reset interrupt request. */
DECL|WDOG2_WCR|macro|WDOG2_WCR
DECL|WDOG2_WICR|macro|WDOG2_WICR
DECL|WDOG2_WMCR|macro|WDOG2_WMCR
DECL|WDOG2_WRSR|macro|WDOG2_WRSR
DECL|WDOG2_WSR|macro|WDOG2_WSR
DECL|WDOG2|macro|WDOG2
DECL|WDOG3_BASE_PTR|macro|WDOG3_BASE_PTR
DECL|WDOG3_BASE|macro|WDOG3_BASE
DECL|WDOG3_IRQn|enumerator|WDOG3_IRQn = 11, /**< WDOG3 interrupt request */
DECL|WDOG3_WCR|macro|WDOG3_WCR
DECL|WDOG3_WICR|macro|WDOG3_WICR
DECL|WDOG3_WMCR|macro|WDOG3_WMCR
DECL|WDOG3_WRSR|macro|WDOG3_WRSR
DECL|WDOG3_WSR|macro|WDOG3_WSR
DECL|WDOG3|macro|WDOG3
DECL|WDOG_BASE_ADDRS|macro|WDOG_BASE_ADDRS
DECL|WDOG_BASE_PTRS|macro|WDOG_BASE_PTRS
DECL|WDOG_IRQS|macro|WDOG_IRQS
DECL|WDOG_MemMapPtr|typedef|} WDOG_Type, *WDOG_MemMapPtr;
DECL|WDOG_Type|typedef|} WDOG_Type, *WDOG_MemMapPtr;
DECL|WDOG_WCR_REG|macro|WDOG_WCR_REG
DECL|WDOG_WCR_SRE_MASK|macro|WDOG_WCR_SRE_MASK
DECL|WDOG_WCR_SRE_SHIFT|macro|WDOG_WCR_SRE_SHIFT
DECL|WDOG_WCR_SRS_MASK|macro|WDOG_WCR_SRS_MASK
DECL|WDOG_WCR_SRS_SHIFT|macro|WDOG_WCR_SRS_SHIFT
DECL|WDOG_WCR_WDA_MASK|macro|WDOG_WCR_WDA_MASK
DECL|WDOG_WCR_WDA_SHIFT|macro|WDOG_WCR_WDA_SHIFT
DECL|WDOG_WCR_WDBG_MASK|macro|WDOG_WCR_WDBG_MASK
DECL|WDOG_WCR_WDBG_SHIFT|macro|WDOG_WCR_WDBG_SHIFT
DECL|WDOG_WCR_WDE_MASK|macro|WDOG_WCR_WDE_MASK
DECL|WDOG_WCR_WDE_SHIFT|macro|WDOG_WCR_WDE_SHIFT
DECL|WDOG_WCR_WDT_MASK|macro|WDOG_WCR_WDT_MASK
DECL|WDOG_WCR_WDT_SHIFT|macro|WDOG_WCR_WDT_SHIFT
DECL|WDOG_WCR_WDW_MASK|macro|WDOG_WCR_WDW_MASK
DECL|WDOG_WCR_WDW_SHIFT|macro|WDOG_WCR_WDW_SHIFT
DECL|WDOG_WCR_WDZST_MASK|macro|WDOG_WCR_WDZST_MASK
DECL|WDOG_WCR_WDZST_SHIFT|macro|WDOG_WCR_WDZST_SHIFT
DECL|WDOG_WCR_WT_MASK|macro|WDOG_WCR_WT_MASK
DECL|WDOG_WCR_WT_SHIFT|macro|WDOG_WCR_WT_SHIFT
DECL|WDOG_WCR_WT|macro|WDOG_WCR_WT
DECL|WDOG_WICR_REG|macro|WDOG_WICR_REG
DECL|WDOG_WICR_WICT_MASK|macro|WDOG_WICR_WICT_MASK
DECL|WDOG_WICR_WICT_SHIFT|macro|WDOG_WICR_WICT_SHIFT
DECL|WDOG_WICR_WICT|macro|WDOG_WICR_WICT
DECL|WDOG_WICR_WIE_MASK|macro|WDOG_WICR_WIE_MASK
DECL|WDOG_WICR_WIE_SHIFT|macro|WDOG_WICR_WIE_SHIFT
DECL|WDOG_WICR_WTIS_MASK|macro|WDOG_WICR_WTIS_MASK
DECL|WDOG_WICR_WTIS_SHIFT|macro|WDOG_WICR_WTIS_SHIFT
DECL|WDOG_WMCR_PDE_MASK|macro|WDOG_WMCR_PDE_MASK
DECL|WDOG_WMCR_PDE_SHIFT|macro|WDOG_WMCR_PDE_SHIFT
DECL|WDOG_WMCR_REG|macro|WDOG_WMCR_REG
DECL|WDOG_WRSR_POR_MASK|macro|WDOG_WRSR_POR_MASK
DECL|WDOG_WRSR_POR_SHIFT|macro|WDOG_WRSR_POR_SHIFT
DECL|WDOG_WRSR_REG|macro|WDOG_WRSR_REG
DECL|WDOG_WRSR_SFTW_MASK|macro|WDOG_WRSR_SFTW_MASK
DECL|WDOG_WRSR_SFTW_SHIFT|macro|WDOG_WRSR_SFTW_SHIFT
DECL|WDOG_WRSR_TOUT_MASK|macro|WDOG_WRSR_TOUT_MASK
DECL|WDOG_WRSR_TOUT_SHIFT|macro|WDOG_WRSR_TOUT_SHIFT
DECL|WDOG_WSR_REG|macro|WDOG_WSR_REG
DECL|WDOG_WSR_WSR_MASK|macro|WDOG_WSR_WSR_MASK
DECL|WDOG_WSR_WSR_SHIFT|macro|WDOG_WSR_WSR_SHIFT
DECL|WDOG_WSR_WSR|macro|WDOG_WSR_WSR
DECL|WIAR|member|__IO uint32_t WIAR; /**< EIM IP Access Register, offset: 0x9C */
DECL|WICR|member|__IO uint16_t WICR; /**< Watchdog Interrupt Control Register, offset: 0x6 */
DECL|WMCR|member|__IO uint16_t WMCR; /**< Watchdog Miscellaneous Control Register, offset: 0x8 */
DECL|WORD0|member|__IO uint32_t WORD0; /**< Message Buffer 0 WORD0 Register..Message Buffer 63 WORD0 Register, array offset: 0x88, array step: 0x10 */
DECL|WORD1|member|__IO uint32_t WORD1; /**< Message Buffer 0 WORD1 Register..Message Buffer 63 WORD1 Register, array offset: 0x8C, array step: 0x10 */
DECL|WRIBYT|member|__IO uint32_t WRIBYT; /**< ACC WRITE BYTE, offset: 0x824 */
DECL|WRITE_DDR_DLL_CTRL|member|__IO uint32_t WRITE_DDR_DLL_CTRL; /**< GPMI Double Rate Write DLL Control Register Description, offset: 0x110 */
DECL|WRITE_DDR_DLL_STS|member|__I uint32_t WRITE_DDR_DLL_STS; /**< GPMI Double Rate Write DLL Status Register Description, offset: 0x130 */
DECL|WRSR|member|__I uint16_t WRSR; /**< Watchdog Reset Status Register, offset: 0x4 */
DECL|WSR|member|__IO uint16_t WSR; /**< Watchdog Service Register, offset: 0x2 */
DECL|WTMK_LVL|member|__IO uint32_t WTMK_LVL; /**< Watermark Level, offset: 0x44 */
DECL|XTALOSC24M_BASE_ADDRS|macro|XTALOSC24M_BASE_ADDRS
DECL|XTALOSC24M_BASE_PTRS|macro|XTALOSC24M_BASE_PTRS
DECL|XTALOSC24M_BASE_PTR|macro|XTALOSC24M_BASE_PTR
DECL|XTALOSC24M_BASE|macro|XTALOSC24M_BASE
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_GPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_CLR_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_REG|macro|XTALOSC24M_LOWPWR_CTRL_CLR_REG
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CLR_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_CLR|macro|XTALOSC24M_LOWPWR_CTRL_CLR
DECL|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_GPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_REG|macro|XTALOSC24M_LOWPWR_CTRL_REG
DECL|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_GPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_SET_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_REG|macro|XTALOSC24M_LOWPWR_CTRL_SET_REG
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_SET_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_SET|macro|XTALOSC24M_LOWPWR_CTRL_SET
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_CPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_DISPLAY_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_GPU_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L1_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_L2_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_LPBG_TEST_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_MIX_PWRGATE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_OSC_SEL_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RCOSC_CG_OVERRIDE_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_EN_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG|macro|XTALOSC24M_LOWPWR_CTRL_TOG_RC_OSC_PROG
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_REFTOP_IBIAS_OFF_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_REG|macro|XTALOSC24M_LOWPWR_CTRL_TOG_REG
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_TOG_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_TOG|macro|XTALOSC24M_LOWPWR_CTRL_TOG
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_DELAY
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_MASK
DECL|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT|macro|XTALOSC24M_LOWPWR_CTRL_XTALOSC_PWRUP_STAT_SHIFT
DECL|XTALOSC24M_LOWPWR_CTRL|macro|XTALOSC24M_LOWPWR_CTRL
DECL|XTALOSC24M_MISC0_CLKGATE_CTRL_MASK|macro|XTALOSC24M_MISC0_CLKGATE_CTRL_MASK
DECL|XTALOSC24M_MISC0_CLKGATE_CTRL_SHIFT|macro|XTALOSC24M_MISC0_CLKGATE_CTRL_SHIFT
DECL|XTALOSC24M_MISC0_CLKGATE_DELAY_MASK|macro|XTALOSC24M_MISC0_CLKGATE_DELAY_MASK
DECL|XTALOSC24M_MISC0_CLKGATE_DELAY_SHIFT|macro|XTALOSC24M_MISC0_CLKGATE_DELAY_SHIFT
DECL|XTALOSC24M_MISC0_CLKGATE_DELAY|macro|XTALOSC24M_MISC0_CLKGATE_DELAY
DECL|XTALOSC24M_MISC0_OSC_I_MASK|macro|XTALOSC24M_MISC0_OSC_I_MASK
DECL|XTALOSC24M_MISC0_OSC_I_SHIFT|macro|XTALOSC24M_MISC0_OSC_I_SHIFT
DECL|XTALOSC24M_MISC0_OSC_I|macro|XTALOSC24M_MISC0_OSC_I
DECL|XTALOSC24M_MISC0_OSC_XTALOK_EN_MASK|macro|XTALOSC24M_MISC0_OSC_XTALOK_EN_MASK
DECL|XTALOSC24M_MISC0_OSC_XTALOK_EN_SHIFT|macro|XTALOSC24M_MISC0_OSC_XTALOK_EN_SHIFT
DECL|XTALOSC24M_MISC0_OSC_XTALOK_MASK|macro|XTALOSC24M_MISC0_OSC_XTALOK_MASK
DECL|XTALOSC24M_MISC0_OSC_XTALOK_SHIFT|macro|XTALOSC24M_MISC0_OSC_XTALOK_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_PWD_MASK|macro|XTALOSC24M_MISC0_REFTOP_PWD_MASK
DECL|XTALOSC24M_MISC0_REFTOP_PWD_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_PWD_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_MASK|macro|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_MASK
DECL|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_SELFBIASOFF_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_VBGADJ_MASK|macro|XTALOSC24M_MISC0_REFTOP_VBGADJ_MASK
DECL|XTALOSC24M_MISC0_REFTOP_VBGADJ_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_VBGADJ_SHIFT
DECL|XTALOSC24M_MISC0_REFTOP_VBGADJ|macro|XTALOSC24M_MISC0_REFTOP_VBGADJ
DECL|XTALOSC24M_MISC0_REFTOP_VBGUP_MASK|macro|XTALOSC24M_MISC0_REFTOP_VBGUP_MASK
DECL|XTALOSC24M_MISC0_REFTOP_VBGUP_SHIFT|macro|XTALOSC24M_MISC0_REFTOP_VBGUP_SHIFT
DECL|XTALOSC24M_MISC0_REG|macro|XTALOSC24M_MISC0_REG
DECL|XTALOSC24M_MISC0_RTC_RINGOSC_EN_MASK|macro|XTALOSC24M_MISC0_RTC_RINGOSC_EN_MASK
DECL|XTALOSC24M_MISC0_RTC_RINGOSC_EN_SHIFT|macro|XTALOSC24M_MISC0_RTC_RINGOSC_EN_SHIFT
DECL|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_MASK|macro|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_MASK
DECL|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_SHIFT|macro|XTALOSC24M_MISC0_RTC_XTAL_SOURCE_SHIFT
DECL|XTALOSC24M_MISC0_STOP_MODE_CONFIG_MASK|macro|XTALOSC24M_MISC0_STOP_MODE_CONFIG_MASK
DECL|XTALOSC24M_MISC0_STOP_MODE_CONFIG_SHIFT|macro|XTALOSC24M_MISC0_STOP_MODE_CONFIG_SHIFT
DECL|XTALOSC24M_MISC0_STOP_MODE_CONFIG|macro|XTALOSC24M_MISC0_STOP_MODE_CONFIG
DECL|XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK|macro|XTALOSC24M_MISC0_VID_PLL_PREDIV_MASK
DECL|XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT|macro|XTALOSC24M_MISC0_VID_PLL_PREDIV_SHIFT
DECL|XTALOSC24M_MISC0_XTAL_24M_PWD_MASK|macro|XTALOSC24M_MISC0_XTAL_24M_PWD_MASK
DECL|XTALOSC24M_MISC0_XTAL_24M_PWD_SHIFT|macro|XTALOSC24M_MISC0_XTAL_24M_PWD_SHIFT
DECL|XTALOSC24M_MISC0|macro|XTALOSC24M_MISC0
DECL|XTALOSC24M_MemMapPtr|typedef|} XTALOSC24M_Type, *XTALOSC24M_MemMapPtr;
DECL|XTALOSC24M_OSC_CONFIG0_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_CLR_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_CLR_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_CLR_REG|macro|XTALOSC24M_OSC_CONFIG0_CLR_REG
DECL|XTALOSC24M_OSC_CONFIG0_CLR_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_CLR_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_CLR_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_CLR|macro|XTALOSC24M_OSC_CONFIG0_CLR
DECL|XTALOSC24M_OSC_CONFIG0_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_REG|macro|XTALOSC24M_OSC_CONFIG0_REG
DECL|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_SET_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_SET_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_SET_REG|macro|XTALOSC24M_OSC_CONFIG0_SET_REG
DECL|XTALOSC24M_OSC_CONFIG0_SET_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_SET_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_SET_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_SET|macro|XTALOSC24M_OSC_CONFIG0_SET
DECL|XTALOSC24M_OSC_CONFIG0_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_BYPASS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_ENABLE_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_MINUS
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS|macro|XTALOSC24M_OSC_CONFIG0_TOG_HYST_PLUS
DECL|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_INVERT_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_CUR
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG|macro|XTALOSC24M_OSC_CONFIG0_TOG_RC_OSC_PROG
DECL|XTALOSC24M_OSC_CONFIG0_TOG_REG|macro|XTALOSC24M_OSC_CONFIG0_TOG_REG
DECL|XTALOSC24M_OSC_CONFIG0_TOG_START_MASK|macro|XTALOSC24M_OSC_CONFIG0_TOG_START_MASK
DECL|XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT|macro|XTALOSC24M_OSC_CONFIG0_TOG_START_SHIFT
DECL|XTALOSC24M_OSC_CONFIG0_TOG|macro|XTALOSC24M_OSC_CONFIG0_TOG
DECL|XTALOSC24M_OSC_CONFIG0|macro|XTALOSC24M_OSC_CONFIG0
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_CLR_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_CLR_REG|macro|XTALOSC24M_OSC_CONFIG1_CLR_REG
DECL|XTALOSC24M_OSC_CONFIG1_CLR|macro|XTALOSC24M_OSC_CONFIG1_CLR
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_REG|macro|XTALOSC24M_OSC_CONFIG1_REG
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_SET_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_SET_REG|macro|XTALOSC24M_OSC_CONFIG1_SET_REG
DECL|XTALOSC24M_OSC_CONFIG1_SET|macro|XTALOSC24M_OSC_CONFIG1_SET
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_MASK
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_CUR
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG|macro|XTALOSC24M_OSC_CONFIG1_TOG_COUNT_RC_TRG
DECL|XTALOSC24M_OSC_CONFIG1_TOG_REG|macro|XTALOSC24M_OSC_CONFIG1_TOG_REG
DECL|XTALOSC24M_OSC_CONFIG1_TOG|macro|XTALOSC24M_OSC_CONFIG1_TOG
DECL|XTALOSC24M_OSC_CONFIG1|macro|XTALOSC24M_OSC_CONFIG1
DECL|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_CLR_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_CLR_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_CLR_REG|macro|XTALOSC24M_OSC_CONFIG2_CLR_REG
DECL|XTALOSC24M_OSC_CONFIG2_CLR|macro|XTALOSC24M_OSC_CONFIG2_CLR
DECL|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_REG|macro|XTALOSC24M_OSC_CONFIG2_REG
DECL|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_SET_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_SET_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_SET_REG|macro|XTALOSC24M_OSC_CONFIG2_SET_REG
DECL|XTALOSC24M_OSC_CONFIG2_SET|macro|XTALOSC24M_OSC_CONFIG2_SET
DECL|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_CLK_1M_ERR_FL_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG|macro|XTALOSC24M_OSC_CONFIG2_TOG_COUNT_1M_TRG
DECL|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_ENABLE_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK|macro|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_MASK
DECL|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT|macro|XTALOSC24M_OSC_CONFIG2_TOG_MUX_1M_SHIFT
DECL|XTALOSC24M_OSC_CONFIG2_TOG_REG|macro|XTALOSC24M_OSC_CONFIG2_TOG_REG
DECL|XTALOSC24M_OSC_CONFIG2_TOG|macro|XTALOSC24M_OSC_CONFIG2_TOG
DECL|XTALOSC24M_OSC_CONFIG2|macro|XTALOSC24M_OSC_CONFIG2
DECL|XTALOSC24M_Type|typedef|} XTALOSC24M_Type, *XTALOSC24M_MemMapPtr;
DECL|XTALOSC24M|macro|XTALOSC24M
DECL|XTRIG_CONF1|member|__IO uint32_t XTRIG_CONF1; /**< Cross-Trigger Events Configuration Register 1, offset: 0x70 */
DECL|XTRIG_CONF2|member|__IO uint32_t XTRIG_CONF2; /**< Cross-Trigger Events Configuration Register 2, offset: 0x74 */
DECL|YCDEL|member|__IO uint32_t YCDEL; /**< Y/C Delay and Chroma Debug, offset: 0x6C */
DECL|__FPU_PRESENT|macro|__FPU_PRESENT
DECL|__MPU_PRESENT|macro|__MPU_PRESENT
DECL|__NVIC_PRIO_BITS|macro|__NVIC_PRIO_BITS
DECL|__Vendor_SysTickConfig|macro|__Vendor_SysTickConfig
DECL|eCSPI1_IRQn|enumerator|eCSPI1_IRQn = 31, /**< eCSPI1 interrupt request. */
DECL|eCSPI2_IRQn|enumerator|eCSPI2_IRQn = 32, /**< eCSPI2 interrupt request. */
DECL|eCSPI3_IRQn|enumerator|eCSPI3_IRQn = 33, /**< eCSPI3 interrupt request. */
DECL|eCSPI4_IRQn|enumerator|eCSPI4_IRQn = 34, /**< eCSPI4 interrupt request. */
DECL|eCSPI5_IRQn|enumerator|eCSPI5_IRQn = 18, /**< eCSPI5 interrupt request. */
DECL|uSDHC1_ADMA_ERR_STATUS|macro|uSDHC1_ADMA_ERR_STATUS
DECL|uSDHC1_ADMA_SYS_ADDR|macro|uSDHC1_ADMA_SYS_ADDR
DECL|uSDHC1_AUTOCMD12_ERR_STATUS|macro|uSDHC1_AUTOCMD12_ERR_STATUS
DECL|uSDHC1_BASE_PTR|macro|uSDHC1_BASE_PTR
DECL|uSDHC1_BASE|macro|uSDHC1_BASE
DECL|uSDHC1_BLK_ATT|macro|uSDHC1_BLK_ATT
DECL|uSDHC1_CLK_TUNE_CTRL_STATUS|macro|uSDHC1_CLK_TUNE_CTRL_STATUS
DECL|uSDHC1_CMD_ARG|macro|uSDHC1_CMD_ARG
DECL|uSDHC1_CMD_RSP0|macro|uSDHC1_CMD_RSP0
DECL|uSDHC1_CMD_RSP1|macro|uSDHC1_CMD_RSP1
DECL|uSDHC1_CMD_RSP2|macro|uSDHC1_CMD_RSP2
DECL|uSDHC1_CMD_RSP3|macro|uSDHC1_CMD_RSP3
DECL|uSDHC1_CMD_XFR_TYP|macro|uSDHC1_CMD_XFR_TYP
DECL|uSDHC1_DATA_BUFF_ACC_PORT|macro|uSDHC1_DATA_BUFF_ACC_PORT
DECL|uSDHC1_DLL_CTRL|macro|uSDHC1_DLL_CTRL
DECL|uSDHC1_DLL_STATUS|macro|uSDHC1_DLL_STATUS
DECL|uSDHC1_DS_ADDR|macro|uSDHC1_DS_ADDR
DECL|uSDHC1_FORCE_EVENT|macro|uSDHC1_FORCE_EVENT
DECL|uSDHC1_HOST_CTRL_CAP|macro|uSDHC1_HOST_CTRL_CAP
DECL|uSDHC1_INT_SIGNAL_EN|macro|uSDHC1_INT_SIGNAL_EN
DECL|uSDHC1_INT_STATUS_EN|macro|uSDHC1_INT_STATUS_EN
DECL|uSDHC1_INT_STATUS|macro|uSDHC1_INT_STATUS
DECL|uSDHC1_MIX_CTRL|macro|uSDHC1_MIX_CTRL
DECL|uSDHC1_MMC_BOOT|macro|uSDHC1_MMC_BOOT
DECL|uSDHC1_PRES_STATE|macro|uSDHC1_PRES_STATE
DECL|uSDHC1_PROT_CTRL|macro|uSDHC1_PROT_CTRL
DECL|uSDHC1_SYS_CTRL|macro|uSDHC1_SYS_CTRL
DECL|uSDHC1_TUNING_CTRL|macro|uSDHC1_TUNING_CTRL
DECL|uSDHC1_VEND_SPEC2|macro|uSDHC1_VEND_SPEC2
DECL|uSDHC1_VEND_SPEC|macro|uSDHC1_VEND_SPEC
DECL|uSDHC1_WTMK_LVL|macro|uSDHC1_WTMK_LVL
DECL|uSDHC1|macro|uSDHC1
DECL|uSDHC2_ADMA_ERR_STATUS|macro|uSDHC2_ADMA_ERR_STATUS
DECL|uSDHC2_ADMA_SYS_ADDR|macro|uSDHC2_ADMA_SYS_ADDR
DECL|uSDHC2_AUTOCMD12_ERR_STATUS|macro|uSDHC2_AUTOCMD12_ERR_STATUS
DECL|uSDHC2_BASE_PTR|macro|uSDHC2_BASE_PTR
DECL|uSDHC2_BASE|macro|uSDHC2_BASE
DECL|uSDHC2_BLK_ATT|macro|uSDHC2_BLK_ATT
DECL|uSDHC2_CLK_TUNE_CTRL_STATUS|macro|uSDHC2_CLK_TUNE_CTRL_STATUS
DECL|uSDHC2_CMD_ARG|macro|uSDHC2_CMD_ARG
DECL|uSDHC2_CMD_RSP0|macro|uSDHC2_CMD_RSP0
DECL|uSDHC2_CMD_RSP1|macro|uSDHC2_CMD_RSP1
DECL|uSDHC2_CMD_RSP2|macro|uSDHC2_CMD_RSP2
DECL|uSDHC2_CMD_RSP3|macro|uSDHC2_CMD_RSP3
DECL|uSDHC2_CMD_XFR_TYP|macro|uSDHC2_CMD_XFR_TYP
DECL|uSDHC2_DATA_BUFF_ACC_PORT|macro|uSDHC2_DATA_BUFF_ACC_PORT
DECL|uSDHC2_DLL_CTRL|macro|uSDHC2_DLL_CTRL
DECL|uSDHC2_DLL_STATUS|macro|uSDHC2_DLL_STATUS
DECL|uSDHC2_DS_ADDR|macro|uSDHC2_DS_ADDR
DECL|uSDHC2_FORCE_EVENT|macro|uSDHC2_FORCE_EVENT
DECL|uSDHC2_HOST_CTRL_CAP|macro|uSDHC2_HOST_CTRL_CAP
DECL|uSDHC2_INT_SIGNAL_EN|macro|uSDHC2_INT_SIGNAL_EN
DECL|uSDHC2_INT_STATUS_EN|macro|uSDHC2_INT_STATUS_EN
DECL|uSDHC2_INT_STATUS|macro|uSDHC2_INT_STATUS
DECL|uSDHC2_MIX_CTRL|macro|uSDHC2_MIX_CTRL
DECL|uSDHC2_MMC_BOOT|macro|uSDHC2_MMC_BOOT
DECL|uSDHC2_PRES_STATE|macro|uSDHC2_PRES_STATE
DECL|uSDHC2_PROT_CTRL|macro|uSDHC2_PROT_CTRL
DECL|uSDHC2_SYS_CTRL|macro|uSDHC2_SYS_CTRL
DECL|uSDHC2_TUNING_CTRL|macro|uSDHC2_TUNING_CTRL
DECL|uSDHC2_VEND_SPEC2|macro|uSDHC2_VEND_SPEC2
DECL|uSDHC2_VEND_SPEC|macro|uSDHC2_VEND_SPEC
DECL|uSDHC2_WTMK_LVL|macro|uSDHC2_WTMK_LVL
DECL|uSDHC2|macro|uSDHC2
DECL|uSDHC3_ADMA_ERR_STATUS|macro|uSDHC3_ADMA_ERR_STATUS
DECL|uSDHC3_ADMA_SYS_ADDR|macro|uSDHC3_ADMA_SYS_ADDR
DECL|uSDHC3_AUTOCMD12_ERR_STATUS|macro|uSDHC3_AUTOCMD12_ERR_STATUS
DECL|uSDHC3_BASE_PTR|macro|uSDHC3_BASE_PTR
DECL|uSDHC3_BASE|macro|uSDHC3_BASE
DECL|uSDHC3_BLK_ATT|macro|uSDHC3_BLK_ATT
DECL|uSDHC3_CLK_TUNE_CTRL_STATUS|macro|uSDHC3_CLK_TUNE_CTRL_STATUS
DECL|uSDHC3_CMD_ARG|macro|uSDHC3_CMD_ARG
DECL|uSDHC3_CMD_RSP0|macro|uSDHC3_CMD_RSP0
DECL|uSDHC3_CMD_RSP1|macro|uSDHC3_CMD_RSP1
DECL|uSDHC3_CMD_RSP2|macro|uSDHC3_CMD_RSP2
DECL|uSDHC3_CMD_RSP3|macro|uSDHC3_CMD_RSP3
DECL|uSDHC3_CMD_XFR_TYP|macro|uSDHC3_CMD_XFR_TYP
DECL|uSDHC3_DATA_BUFF_ACC_PORT|macro|uSDHC3_DATA_BUFF_ACC_PORT
DECL|uSDHC3_DLL_CTRL|macro|uSDHC3_DLL_CTRL
DECL|uSDHC3_DLL_STATUS|macro|uSDHC3_DLL_STATUS
DECL|uSDHC3_DS_ADDR|macro|uSDHC3_DS_ADDR
DECL|uSDHC3_FORCE_EVENT|macro|uSDHC3_FORCE_EVENT
DECL|uSDHC3_HOST_CTRL_CAP|macro|uSDHC3_HOST_CTRL_CAP
DECL|uSDHC3_INT_SIGNAL_EN|macro|uSDHC3_INT_SIGNAL_EN
DECL|uSDHC3_INT_STATUS_EN|macro|uSDHC3_INT_STATUS_EN
DECL|uSDHC3_INT_STATUS|macro|uSDHC3_INT_STATUS
DECL|uSDHC3_MIX_CTRL|macro|uSDHC3_MIX_CTRL
DECL|uSDHC3_MMC_BOOT|macro|uSDHC3_MMC_BOOT
DECL|uSDHC3_PRES_STATE|macro|uSDHC3_PRES_STATE
DECL|uSDHC3_PROT_CTRL|macro|uSDHC3_PROT_CTRL
DECL|uSDHC3_SYS_CTRL|macro|uSDHC3_SYS_CTRL
DECL|uSDHC3_TUNING_CTRL|macro|uSDHC3_TUNING_CTRL
DECL|uSDHC3_VEND_SPEC2|macro|uSDHC3_VEND_SPEC2
DECL|uSDHC3_VEND_SPEC|macro|uSDHC3_VEND_SPEC
DECL|uSDHC3_WTMK_LVL|macro|uSDHC3_WTMK_LVL
DECL|uSDHC3|macro|uSDHC3
DECL|uSDHC4_ADMA_ERR_STATUS|macro|uSDHC4_ADMA_ERR_STATUS
DECL|uSDHC4_ADMA_SYS_ADDR|macro|uSDHC4_ADMA_SYS_ADDR
DECL|uSDHC4_AUTOCMD12_ERR_STATUS|macro|uSDHC4_AUTOCMD12_ERR_STATUS
DECL|uSDHC4_BASE_PTR|macro|uSDHC4_BASE_PTR
DECL|uSDHC4_BASE|macro|uSDHC4_BASE
DECL|uSDHC4_BLK_ATT|macro|uSDHC4_BLK_ATT
DECL|uSDHC4_CLK_TUNE_CTRL_STATUS|macro|uSDHC4_CLK_TUNE_CTRL_STATUS
DECL|uSDHC4_CMD_ARG|macro|uSDHC4_CMD_ARG
DECL|uSDHC4_CMD_RSP0|macro|uSDHC4_CMD_RSP0
DECL|uSDHC4_CMD_RSP1|macro|uSDHC4_CMD_RSP1
DECL|uSDHC4_CMD_RSP2|macro|uSDHC4_CMD_RSP2
DECL|uSDHC4_CMD_RSP3|macro|uSDHC4_CMD_RSP3
DECL|uSDHC4_CMD_XFR_TYP|macro|uSDHC4_CMD_XFR_TYP
DECL|uSDHC4_DATA_BUFF_ACC_PORT|macro|uSDHC4_DATA_BUFF_ACC_PORT
DECL|uSDHC4_DLL_CTRL|macro|uSDHC4_DLL_CTRL
DECL|uSDHC4_DLL_STATUS|macro|uSDHC4_DLL_STATUS
DECL|uSDHC4_DS_ADDR|macro|uSDHC4_DS_ADDR
DECL|uSDHC4_FORCE_EVENT|macro|uSDHC4_FORCE_EVENT
DECL|uSDHC4_HOST_CTRL_CAP|macro|uSDHC4_HOST_CTRL_CAP
DECL|uSDHC4_INT_SIGNAL_EN|macro|uSDHC4_INT_SIGNAL_EN
DECL|uSDHC4_INT_STATUS_EN|macro|uSDHC4_INT_STATUS_EN
DECL|uSDHC4_INT_STATUS|macro|uSDHC4_INT_STATUS
DECL|uSDHC4_MIX_CTRL|macro|uSDHC4_MIX_CTRL
DECL|uSDHC4_MMC_BOOT|macro|uSDHC4_MMC_BOOT
DECL|uSDHC4_PRES_STATE|macro|uSDHC4_PRES_STATE
DECL|uSDHC4_PROT_CTRL|macro|uSDHC4_PROT_CTRL
DECL|uSDHC4_SYS_CTRL|macro|uSDHC4_SYS_CTRL
DECL|uSDHC4_TUNING_CTRL|macro|uSDHC4_TUNING_CTRL
DECL|uSDHC4_VEND_SPEC2|macro|uSDHC4_VEND_SPEC2
DECL|uSDHC4_VEND_SPEC|macro|uSDHC4_VEND_SPEC
DECL|uSDHC4_WTMK_LVL|macro|uSDHC4_WTMK_LVL
DECL|uSDHC4|macro|uSDHC4
DECL|uSDHC_ADMA_ERR_STATUS_ADMADCE_MASK|macro|uSDHC_ADMA_ERR_STATUS_ADMADCE_MASK
DECL|uSDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT|macro|uSDHC_ADMA_ERR_STATUS_ADMADCE_SHIFT
DECL|uSDHC_ADMA_ERR_STATUS_ADMAES_MASK|macro|uSDHC_ADMA_ERR_STATUS_ADMAES_MASK
DECL|uSDHC_ADMA_ERR_STATUS_ADMAES_SHIFT|macro|uSDHC_ADMA_ERR_STATUS_ADMAES_SHIFT
DECL|uSDHC_ADMA_ERR_STATUS_ADMAES|macro|uSDHC_ADMA_ERR_STATUS_ADMAES
DECL|uSDHC_ADMA_ERR_STATUS_ADMALME_MASK|macro|uSDHC_ADMA_ERR_STATUS_ADMALME_MASK
DECL|uSDHC_ADMA_ERR_STATUS_ADMALME_SHIFT|macro|uSDHC_ADMA_ERR_STATUS_ADMALME_SHIFT
DECL|uSDHC_ADMA_ERR_STATUS_REG|macro|uSDHC_ADMA_ERR_STATUS_REG
DECL|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK|macro|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_MASK
DECL|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT|macro|uSDHC_ADMA_SYS_ADDR_ADS_ADDR_SHIFT
DECL|uSDHC_ADMA_SYS_ADDR_ADS_ADDR|macro|uSDHC_ADMA_SYS_ADDR_ADS_ADDR
DECL|uSDHC_ADMA_SYS_ADDR_REG|macro|uSDHC_ADMA_SYS_ADDR_REG
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12CE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12EBE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12IE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12NE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_AC12TOE_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_CNIBAC12E_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_EXECUTE_TUNING_SHIFT
DECL|uSDHC_AUTOCMD12_ERR_STATUS_REG|macro|uSDHC_AUTOCMD12_ERR_STATUS_REG
DECL|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK|macro|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_MASK
DECL|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT|macro|uSDHC_AUTOCMD12_ERR_STATUS_SMP_CLK_SEL_SHIFT
DECL|uSDHC_BASE_ADDRS|macro|uSDHC_BASE_ADDRS
DECL|uSDHC_BASE_PTRS|macro|uSDHC_BASE_PTRS
DECL|uSDHC_BLK_ATT_BLKCNT_MASK|macro|uSDHC_BLK_ATT_BLKCNT_MASK
DECL|uSDHC_BLK_ATT_BLKCNT_SHIFT|macro|uSDHC_BLK_ATT_BLKCNT_SHIFT
DECL|uSDHC_BLK_ATT_BLKCNT|macro|uSDHC_BLK_ATT_BLKCNT
DECL|uSDHC_BLK_ATT_BLKSIZE_MASK|macro|uSDHC_BLK_ATT_BLKSIZE_MASK
DECL|uSDHC_BLK_ATT_BLKSIZE_SHIFT|macro|uSDHC_BLK_ATT_BLKSIZE_SHIFT
DECL|uSDHC_BLK_ATT_BLKSIZE|macro|uSDHC_BLK_ATT_BLKSIZE
DECL|uSDHC_BLK_ATT_REG|macro|uSDHC_BLK_ATT_REG
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_OUT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_POST
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE|macro|uSDHC_CLK_TUNE_CTRL_STATUS_DLY_CELL_SET_PRE
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_NXT_ERR_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_PRE_ERR_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_REG|macro|uSDHC_CLK_TUNE_CTRL_STATUS_REG
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_OUT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_POST
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_MASK
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE_SHIFT
DECL|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE|macro|uSDHC_CLK_TUNE_CTRL_STATUS_TAP_SEL_PRE
DECL|uSDHC_CMD_ARG_CMDARG_MASK|macro|uSDHC_CMD_ARG_CMDARG_MASK
DECL|uSDHC_CMD_ARG_CMDARG_SHIFT|macro|uSDHC_CMD_ARG_CMDARG_SHIFT
DECL|uSDHC_CMD_ARG_CMDARG|macro|uSDHC_CMD_ARG_CMDARG
DECL|uSDHC_CMD_ARG_REG|macro|uSDHC_CMD_ARG_REG
DECL|uSDHC_CMD_RSP0_CMDRSP0_MASK|macro|uSDHC_CMD_RSP0_CMDRSP0_MASK
DECL|uSDHC_CMD_RSP0_CMDRSP0_SHIFT|macro|uSDHC_CMD_RSP0_CMDRSP0_SHIFT
DECL|uSDHC_CMD_RSP0_CMDRSP0|macro|uSDHC_CMD_RSP0_CMDRSP0
DECL|uSDHC_CMD_RSP0_REG|macro|uSDHC_CMD_RSP0_REG
DECL|uSDHC_CMD_RSP1_CMDRSP1_MASK|macro|uSDHC_CMD_RSP1_CMDRSP1_MASK
DECL|uSDHC_CMD_RSP1_CMDRSP1_SHIFT|macro|uSDHC_CMD_RSP1_CMDRSP1_SHIFT
DECL|uSDHC_CMD_RSP1_CMDRSP1|macro|uSDHC_CMD_RSP1_CMDRSP1
DECL|uSDHC_CMD_RSP1_REG|macro|uSDHC_CMD_RSP1_REG
DECL|uSDHC_CMD_RSP2_CMDRSP2_MASK|macro|uSDHC_CMD_RSP2_CMDRSP2_MASK
DECL|uSDHC_CMD_RSP2_CMDRSP2_SHIFT|macro|uSDHC_CMD_RSP2_CMDRSP2_SHIFT
DECL|uSDHC_CMD_RSP2_CMDRSP2|macro|uSDHC_CMD_RSP2_CMDRSP2
DECL|uSDHC_CMD_RSP2_REG|macro|uSDHC_CMD_RSP2_REG
DECL|uSDHC_CMD_RSP3_CMDRSP3_MASK|macro|uSDHC_CMD_RSP3_CMDRSP3_MASK
DECL|uSDHC_CMD_RSP3_CMDRSP3_SHIFT|macro|uSDHC_CMD_RSP3_CMDRSP3_SHIFT
DECL|uSDHC_CMD_RSP3_CMDRSP3|macro|uSDHC_CMD_RSP3_CMDRSP3
DECL|uSDHC_CMD_RSP3_REG|macro|uSDHC_CMD_RSP3_REG
DECL|uSDHC_CMD_XFR_TYP_CCCEN_MASK|macro|uSDHC_CMD_XFR_TYP_CCCEN_MASK
DECL|uSDHC_CMD_XFR_TYP_CCCEN_SHIFT|macro|uSDHC_CMD_XFR_TYP_CCCEN_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CICEN_MASK|macro|uSDHC_CMD_XFR_TYP_CICEN_MASK
DECL|uSDHC_CMD_XFR_TYP_CICEN_SHIFT|macro|uSDHC_CMD_XFR_TYP_CICEN_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CMDINX_MASK|macro|uSDHC_CMD_XFR_TYP_CMDINX_MASK
DECL|uSDHC_CMD_XFR_TYP_CMDINX_SHIFT|macro|uSDHC_CMD_XFR_TYP_CMDINX_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CMDINX|macro|uSDHC_CMD_XFR_TYP_CMDINX
DECL|uSDHC_CMD_XFR_TYP_CMDTYP_MASK|macro|uSDHC_CMD_XFR_TYP_CMDTYP_MASK
DECL|uSDHC_CMD_XFR_TYP_CMDTYP_SHIFT|macro|uSDHC_CMD_XFR_TYP_CMDTYP_SHIFT
DECL|uSDHC_CMD_XFR_TYP_CMDTYP|macro|uSDHC_CMD_XFR_TYP_CMDTYP
DECL|uSDHC_CMD_XFR_TYP_DPSEL_MASK|macro|uSDHC_CMD_XFR_TYP_DPSEL_MASK
DECL|uSDHC_CMD_XFR_TYP_DPSEL_SHIFT|macro|uSDHC_CMD_XFR_TYP_DPSEL_SHIFT
DECL|uSDHC_CMD_XFR_TYP_REG|macro|uSDHC_CMD_XFR_TYP_REG
DECL|uSDHC_CMD_XFR_TYP_RSPTYP_MASK|macro|uSDHC_CMD_XFR_TYP_RSPTYP_MASK
DECL|uSDHC_CMD_XFR_TYP_RSPTYP_SHIFT|macro|uSDHC_CMD_XFR_TYP_RSPTYP_SHIFT
DECL|uSDHC_CMD_XFR_TYP_RSPTYP|macro|uSDHC_CMD_XFR_TYP_RSPTYP
DECL|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK|macro|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_MASK
DECL|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT|macro|uSDHC_DATA_BUFF_ACC_PORT_DATCONT_SHIFT
DECL|uSDHC_DATA_BUFF_ACC_PORT_DATCONT|macro|uSDHC_DATA_BUFF_ACC_PORT_DATCONT
DECL|uSDHC_DATA_BUFF_ACC_PORT_REG|macro|uSDHC_DATA_BUFF_ACC_PORT_REG
DECL|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_ENABLE_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_GATE_UPDATE_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT|macro|uSDHC_DLL_CTRL_DLL_CTRL_REF_UPDATE_INT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_RESET_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_RESET_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_RESET_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET0
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_DLY_TARGET1
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_FORCE_UPD_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_OVERRIDE_VAL
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_MASK
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT_SHIFT
DECL|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT|macro|uSDHC_DLL_CTRL_DLL_CTRL_SLV_UPDATE_INT
DECL|uSDHC_DLL_CTRL_REG|macro|uSDHC_DLL_CTRL_REG
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_REF_LOCK_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_REF_SEL_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_REF_SEL|macro|uSDHC_DLL_STATUS_DLL_STS_REF_SEL
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_LOCK_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_MASK
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL_SHIFT
DECL|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL|macro|uSDHC_DLL_STATUS_DLL_STS_SLV_SEL
DECL|uSDHC_DLL_STATUS_REG|macro|uSDHC_DLL_STATUS_REG
DECL|uSDHC_DS_ADDR_DS_ADDR_MASK|macro|uSDHC_DS_ADDR_DS_ADDR_MASK
DECL|uSDHC_DS_ADDR_DS_ADDR_SHIFT|macro|uSDHC_DS_ADDR_DS_ADDR_SHIFT
DECL|uSDHC_DS_ADDR_DS_ADDR|macro|uSDHC_DS_ADDR_DS_ADDR
DECL|uSDHC_DS_ADDR_REG|macro|uSDHC_DS_ADDR_REG
DECL|uSDHC_FORCE_EVENT_FEVTAC12CE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12CE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12CE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12CE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12EBE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12EBE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12EBE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12E_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12E_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12E_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12E_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12IE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12IE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12IE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12IE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12NE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12NE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12NE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12NE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTAC12TOE_MASK|macro|uSDHC_FORCE_EVENT_FEVTAC12TOE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTAC12TOE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCCE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCCE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCCE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCCE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCEBE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCEBE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCEBE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCEBE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCIE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCIE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCIE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCIE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCINT_MASK|macro|uSDHC_FORCE_EVENT_FEVTCINT_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCINT_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCINT_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK|macro|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCNIBAC12E_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTCTOE_MASK|macro|uSDHC_FORCE_EVENT_FEVTCTOE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTCTOE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTCTOE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDCE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDCE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDCE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDCE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDEBE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDEBE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDEBE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDEBE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDMAE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDMAE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDMAE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDMAE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTDTOE_MASK|macro|uSDHC_FORCE_EVENT_FEVTDTOE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTDTOE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTDTOE_SHIFT
DECL|uSDHC_FORCE_EVENT_FEVTTNE_MASK|macro|uSDHC_FORCE_EVENT_FEVTTNE_MASK
DECL|uSDHC_FORCE_EVENT_FEVTTNE_SHIFT|macro|uSDHC_FORCE_EVENT_FEVTTNE_SHIFT
DECL|uSDHC_FORCE_EVENT_REG|macro|uSDHC_FORCE_EVENT_REG
DECL|uSDHC_HOST_CTRL_CAP_ADMAS_MASK|macro|uSDHC_HOST_CTRL_CAP_ADMAS_MASK
DECL|uSDHC_HOST_CTRL_CAP_ADMAS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_ADMAS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK|macro|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_MASK
DECL|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT|macro|uSDHC_HOST_CTRL_CAP_DDR50_SUPPORT_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_DMAS_MASK|macro|uSDHC_HOST_CTRL_CAP_DMAS_MASK
DECL|uSDHC_HOST_CTRL_CAP_DMAS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_DMAS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_HSS_MASK|macro|uSDHC_HOST_CTRL_CAP_HSS_MASK
DECL|uSDHC_HOST_CTRL_CAP_HSS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_HSS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_MBL_MASK|macro|uSDHC_HOST_CTRL_CAP_MBL_MASK
DECL|uSDHC_HOST_CTRL_CAP_MBL_SHIFT|macro|uSDHC_HOST_CTRL_CAP_MBL_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_MBL|macro|uSDHC_HOST_CTRL_CAP_MBL
DECL|uSDHC_HOST_CTRL_CAP_REG|macro|uSDHC_HOST_CTRL_CAP_REG
DECL|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK|macro|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_MASK
DECL|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT|macro|uSDHC_HOST_CTRL_CAP_RETUNING_MODE_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_RETUNING_MODE|macro|uSDHC_HOST_CTRL_CAP_RETUNING_MODE
DECL|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK|macro|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_MASK
DECL|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT|macro|uSDHC_HOST_CTRL_CAP_SDR104_SUPPORT_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK|macro|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_MASK
DECL|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT|macro|uSDHC_HOST_CTRL_CAP_SDR50_SUPPORT_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_SRS_MASK|macro|uSDHC_HOST_CTRL_CAP_SRS_MASK
DECL|uSDHC_HOST_CTRL_CAP_SRS_SHIFT|macro|uSDHC_HOST_CTRL_CAP_SRS_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK|macro|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_MASK
DECL|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT|macro|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING|macro|uSDHC_HOST_CTRL_CAP_TIME_COUNT_RETUNING
DECL|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK|macro|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_MASK
DECL|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT|macro|uSDHC_HOST_CTRL_CAP_USE_TUNING_SDR50_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_VS18_MASK|macro|uSDHC_HOST_CTRL_CAP_VS18_MASK
DECL|uSDHC_HOST_CTRL_CAP_VS18_SHIFT|macro|uSDHC_HOST_CTRL_CAP_VS18_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_VS30_MASK|macro|uSDHC_HOST_CTRL_CAP_VS30_MASK
DECL|uSDHC_HOST_CTRL_CAP_VS30_SHIFT|macro|uSDHC_HOST_CTRL_CAP_VS30_SHIFT
DECL|uSDHC_HOST_CTRL_CAP_VS33_MASK|macro|uSDHC_HOST_CTRL_CAP_VS33_MASK
DECL|uSDHC_HOST_CTRL_CAP_VS33_SHIFT|macro|uSDHC_HOST_CTRL_CAP_VS33_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_AC12EIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_AC12EIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_AC12EIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_BGEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_BGEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_BGEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_BGEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_BRRIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_BRRIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_BRRIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_BRRIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_BWRIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_BWRIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_BWRIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_BWRIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CCEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CCEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CCEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CCEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CCIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CCIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CCIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CCIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CEBEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CEBEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CEBEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CIEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CIEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CIEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CIEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CINSIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CINSIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CINSIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CINSIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CINTIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CINTIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CINTIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CINTIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CRMIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CRMIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CRMIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CRMIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_CTOEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_CTOEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_CTOEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DCEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DCEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DCEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DCEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DEBEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DEBEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DEBEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DINTIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DINTIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DINTIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DINTIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DMAEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DMAEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DMAEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_DTOEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_DTOEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_DTOEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_REG|macro|uSDHC_INT_SIGNAL_EN_REG
DECL|uSDHC_INT_SIGNAL_EN_RTEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_RTEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_RTEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_RTEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_TCIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_TCIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_TCIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_TCIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_TNEIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_TNEIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_TNEIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_TNEIEN_SHIFT
DECL|uSDHC_INT_SIGNAL_EN_TPIEN_MASK|macro|uSDHC_INT_SIGNAL_EN_TPIEN_MASK
DECL|uSDHC_INT_SIGNAL_EN_TPIEN_SHIFT|macro|uSDHC_INT_SIGNAL_EN_TPIEN_SHIFT
DECL|uSDHC_INT_STATUS_AC12E_MASK|macro|uSDHC_INT_STATUS_AC12E_MASK
DECL|uSDHC_INT_STATUS_AC12E_SHIFT|macro|uSDHC_INT_STATUS_AC12E_SHIFT
DECL|uSDHC_INT_STATUS_BGE_MASK|macro|uSDHC_INT_STATUS_BGE_MASK
DECL|uSDHC_INT_STATUS_BGE_SHIFT|macro|uSDHC_INT_STATUS_BGE_SHIFT
DECL|uSDHC_INT_STATUS_BRR_MASK|macro|uSDHC_INT_STATUS_BRR_MASK
DECL|uSDHC_INT_STATUS_BRR_SHIFT|macro|uSDHC_INT_STATUS_BRR_SHIFT
DECL|uSDHC_INT_STATUS_BWR_MASK|macro|uSDHC_INT_STATUS_BWR_MASK
DECL|uSDHC_INT_STATUS_BWR_SHIFT|macro|uSDHC_INT_STATUS_BWR_SHIFT
DECL|uSDHC_INT_STATUS_CCE_MASK|macro|uSDHC_INT_STATUS_CCE_MASK
DECL|uSDHC_INT_STATUS_CCE_SHIFT|macro|uSDHC_INT_STATUS_CCE_SHIFT
DECL|uSDHC_INT_STATUS_CC_MASK|macro|uSDHC_INT_STATUS_CC_MASK
DECL|uSDHC_INT_STATUS_CC_SHIFT|macro|uSDHC_INT_STATUS_CC_SHIFT
DECL|uSDHC_INT_STATUS_CEBE_MASK|macro|uSDHC_INT_STATUS_CEBE_MASK
DECL|uSDHC_INT_STATUS_CEBE_SHIFT|macro|uSDHC_INT_STATUS_CEBE_SHIFT
DECL|uSDHC_INT_STATUS_CIE_MASK|macro|uSDHC_INT_STATUS_CIE_MASK
DECL|uSDHC_INT_STATUS_CIE_SHIFT|macro|uSDHC_INT_STATUS_CIE_SHIFT
DECL|uSDHC_INT_STATUS_CINS_MASK|macro|uSDHC_INT_STATUS_CINS_MASK
DECL|uSDHC_INT_STATUS_CINS_SHIFT|macro|uSDHC_INT_STATUS_CINS_SHIFT
DECL|uSDHC_INT_STATUS_CINT_MASK|macro|uSDHC_INT_STATUS_CINT_MASK
DECL|uSDHC_INT_STATUS_CINT_SHIFT|macro|uSDHC_INT_STATUS_CINT_SHIFT
DECL|uSDHC_INT_STATUS_CRM_MASK|macro|uSDHC_INT_STATUS_CRM_MASK
DECL|uSDHC_INT_STATUS_CRM_SHIFT|macro|uSDHC_INT_STATUS_CRM_SHIFT
DECL|uSDHC_INT_STATUS_CTOE_MASK|macro|uSDHC_INT_STATUS_CTOE_MASK
DECL|uSDHC_INT_STATUS_CTOE_SHIFT|macro|uSDHC_INT_STATUS_CTOE_SHIFT
DECL|uSDHC_INT_STATUS_DCE_MASK|macro|uSDHC_INT_STATUS_DCE_MASK
DECL|uSDHC_INT_STATUS_DCE_SHIFT|macro|uSDHC_INT_STATUS_DCE_SHIFT
DECL|uSDHC_INT_STATUS_DEBE_MASK|macro|uSDHC_INT_STATUS_DEBE_MASK
DECL|uSDHC_INT_STATUS_DEBE_SHIFT|macro|uSDHC_INT_STATUS_DEBE_SHIFT
DECL|uSDHC_INT_STATUS_DINT_MASK|macro|uSDHC_INT_STATUS_DINT_MASK
DECL|uSDHC_INT_STATUS_DINT_SHIFT|macro|uSDHC_INT_STATUS_DINT_SHIFT
DECL|uSDHC_INT_STATUS_DMAE_MASK|macro|uSDHC_INT_STATUS_DMAE_MASK
DECL|uSDHC_INT_STATUS_DMAE_SHIFT|macro|uSDHC_INT_STATUS_DMAE_SHIFT
DECL|uSDHC_INT_STATUS_DTOE_MASK|macro|uSDHC_INT_STATUS_DTOE_MASK
DECL|uSDHC_INT_STATUS_DTOE_SHIFT|macro|uSDHC_INT_STATUS_DTOE_SHIFT
DECL|uSDHC_INT_STATUS_EN_AC12ESEN_MASK|macro|uSDHC_INT_STATUS_EN_AC12ESEN_MASK
DECL|uSDHC_INT_STATUS_EN_AC12ESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_AC12ESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_BGESEN_MASK|macro|uSDHC_INT_STATUS_EN_BGESEN_MASK
DECL|uSDHC_INT_STATUS_EN_BGESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_BGESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_BRRSEN_MASK|macro|uSDHC_INT_STATUS_EN_BRRSEN_MASK
DECL|uSDHC_INT_STATUS_EN_BRRSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_BRRSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_BWRSEN_MASK|macro|uSDHC_INT_STATUS_EN_BWRSEN_MASK
DECL|uSDHC_INT_STATUS_EN_BWRSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_BWRSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CCESEN_MASK|macro|uSDHC_INT_STATUS_EN_CCESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CCESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CCESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CCSEN_MASK|macro|uSDHC_INT_STATUS_EN_CCSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CCSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CCSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CEBESEN_MASK|macro|uSDHC_INT_STATUS_EN_CEBESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CEBESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CEBESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CIESEN_MASK|macro|uSDHC_INT_STATUS_EN_CIESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CIESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CIESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CINSSEN_MASK|macro|uSDHC_INT_STATUS_EN_CINSSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CINSSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CINSSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CINTSEN_MASK|macro|uSDHC_INT_STATUS_EN_CINTSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CINTSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CINTSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CRMSEN_MASK|macro|uSDHC_INT_STATUS_EN_CRMSEN_MASK
DECL|uSDHC_INT_STATUS_EN_CRMSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CRMSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_CTOESEN_MASK|macro|uSDHC_INT_STATUS_EN_CTOESEN_MASK
DECL|uSDHC_INT_STATUS_EN_CTOESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_CTOESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DCESEN_MASK|macro|uSDHC_INT_STATUS_EN_DCESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DCESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DCESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DEBESEN_MASK|macro|uSDHC_INT_STATUS_EN_DEBESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DEBESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DEBESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DINTSEN_MASK|macro|uSDHC_INT_STATUS_EN_DINTSEN_MASK
DECL|uSDHC_INT_STATUS_EN_DINTSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DINTSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DMAESEN_MASK|macro|uSDHC_INT_STATUS_EN_DMAESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DMAESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DMAESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_DTOESEN_MASK|macro|uSDHC_INT_STATUS_EN_DTOESEN_MASK
DECL|uSDHC_INT_STATUS_EN_DTOESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_DTOESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_REG|macro|uSDHC_INT_STATUS_EN_REG
DECL|uSDHC_INT_STATUS_EN_RTESEN_MASK|macro|uSDHC_INT_STATUS_EN_RTESEN_MASK
DECL|uSDHC_INT_STATUS_EN_RTESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_RTESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_TCSEN_MASK|macro|uSDHC_INT_STATUS_EN_TCSEN_MASK
DECL|uSDHC_INT_STATUS_EN_TCSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_TCSEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_TNESEN_MASK|macro|uSDHC_INT_STATUS_EN_TNESEN_MASK
DECL|uSDHC_INT_STATUS_EN_TNESEN_SHIFT|macro|uSDHC_INT_STATUS_EN_TNESEN_SHIFT
DECL|uSDHC_INT_STATUS_EN_TPSEN_MASK|macro|uSDHC_INT_STATUS_EN_TPSEN_MASK
DECL|uSDHC_INT_STATUS_EN_TPSEN_SHIFT|macro|uSDHC_INT_STATUS_EN_TPSEN_SHIFT
DECL|uSDHC_INT_STATUS_REG|macro|uSDHC_INT_STATUS_REG
DECL|uSDHC_INT_STATUS_RTE_MASK|macro|uSDHC_INT_STATUS_RTE_MASK
DECL|uSDHC_INT_STATUS_RTE_SHIFT|macro|uSDHC_INT_STATUS_RTE_SHIFT
DECL|uSDHC_INT_STATUS_TC_MASK|macro|uSDHC_INT_STATUS_TC_MASK
DECL|uSDHC_INT_STATUS_TC_SHIFT|macro|uSDHC_INT_STATUS_TC_SHIFT
DECL|uSDHC_INT_STATUS_TNE_MASK|macro|uSDHC_INT_STATUS_TNE_MASK
DECL|uSDHC_INT_STATUS_TNE_SHIFT|macro|uSDHC_INT_STATUS_TNE_SHIFT
DECL|uSDHC_INT_STATUS_TP_MASK|macro|uSDHC_INT_STATUS_TP_MASK
DECL|uSDHC_INT_STATUS_TP_SHIFT|macro|uSDHC_INT_STATUS_TP_SHIFT
DECL|uSDHC_IRQS|macro|uSDHC_IRQS
DECL|uSDHC_MIX_CTRL_AC12EN_MASK|macro|uSDHC_MIX_CTRL_AC12EN_MASK
DECL|uSDHC_MIX_CTRL_AC12EN_SHIFT|macro|uSDHC_MIX_CTRL_AC12EN_SHIFT
DECL|uSDHC_MIX_CTRL_AC23EN_MASK|macro|uSDHC_MIX_CTRL_AC23EN_MASK
DECL|uSDHC_MIX_CTRL_AC23EN_SHIFT|macro|uSDHC_MIX_CTRL_AC23EN_SHIFT
DECL|uSDHC_MIX_CTRL_AUTO_TUNE_EN_MASK|macro|uSDHC_MIX_CTRL_AUTO_TUNE_EN_MASK
DECL|uSDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT|macro|uSDHC_MIX_CTRL_AUTO_TUNE_EN_SHIFT
DECL|uSDHC_MIX_CTRL_BCEN_MASK|macro|uSDHC_MIX_CTRL_BCEN_MASK
DECL|uSDHC_MIX_CTRL_BCEN_SHIFT|macro|uSDHC_MIX_CTRL_BCEN_SHIFT
DECL|uSDHC_MIX_CTRL_DDR_EN_MASK|macro|uSDHC_MIX_CTRL_DDR_EN_MASK
DECL|uSDHC_MIX_CTRL_DDR_EN_SHIFT|macro|uSDHC_MIX_CTRL_DDR_EN_SHIFT
DECL|uSDHC_MIX_CTRL_DMAEN_MASK|macro|uSDHC_MIX_CTRL_DMAEN_MASK
DECL|uSDHC_MIX_CTRL_DMAEN_SHIFT|macro|uSDHC_MIX_CTRL_DMAEN_SHIFT
DECL|uSDHC_MIX_CTRL_DTDSEL_MASK|macro|uSDHC_MIX_CTRL_DTDSEL_MASK
DECL|uSDHC_MIX_CTRL_DTDSEL_SHIFT|macro|uSDHC_MIX_CTRL_DTDSEL_SHIFT
DECL|uSDHC_MIX_CTRL_EXE_TUNE_MASK|macro|uSDHC_MIX_CTRL_EXE_TUNE_MASK
DECL|uSDHC_MIX_CTRL_EXE_TUNE_SHIFT|macro|uSDHC_MIX_CTRL_EXE_TUNE_SHIFT
DECL|uSDHC_MIX_CTRL_FBCLK_SEL_MASK|macro|uSDHC_MIX_CTRL_FBCLK_SEL_MASK
DECL|uSDHC_MIX_CTRL_FBCLK_SEL_SHIFT|macro|uSDHC_MIX_CTRL_FBCLK_SEL_SHIFT
DECL|uSDHC_MIX_CTRL_MSBSEL_MASK|macro|uSDHC_MIX_CTRL_MSBSEL_MASK
DECL|uSDHC_MIX_CTRL_MSBSEL_SHIFT|macro|uSDHC_MIX_CTRL_MSBSEL_SHIFT
DECL|uSDHC_MIX_CTRL_NIBBLE_POS_MASK|macro|uSDHC_MIX_CTRL_NIBBLE_POS_MASK
DECL|uSDHC_MIX_CTRL_NIBBLE_POS_SHIFT|macro|uSDHC_MIX_CTRL_NIBBLE_POS_SHIFT
DECL|uSDHC_MIX_CTRL_REG|macro|uSDHC_MIX_CTRL_REG
DECL|uSDHC_MIX_CTRL_SMP_CLK_SEL_MASK|macro|uSDHC_MIX_CTRL_SMP_CLK_SEL_MASK
DECL|uSDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT|macro|uSDHC_MIX_CTRL_SMP_CLK_SEL_SHIFT
DECL|uSDHC_MMC_BOOT_AUTO_SABG_EN_MASK|macro|uSDHC_MMC_BOOT_AUTO_SABG_EN_MASK
DECL|uSDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT|macro|uSDHC_MMC_BOOT_AUTO_SABG_EN_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_ACK_MASK|macro|uSDHC_MMC_BOOT_BOOT_ACK_MASK
DECL|uSDHC_MMC_BOOT_BOOT_ACK_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_ACK_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_BLK_CNT_MASK|macro|uSDHC_MMC_BOOT_BOOT_BLK_CNT_MASK
DECL|uSDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_BLK_CNT_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_BLK_CNT|macro|uSDHC_MMC_BOOT_BOOT_BLK_CNT
DECL|uSDHC_MMC_BOOT_BOOT_EN_MASK|macro|uSDHC_MMC_BOOT_BOOT_EN_MASK
DECL|uSDHC_MMC_BOOT_BOOT_EN_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_EN_SHIFT
DECL|uSDHC_MMC_BOOT_BOOT_MODE_MASK|macro|uSDHC_MMC_BOOT_BOOT_MODE_MASK
DECL|uSDHC_MMC_BOOT_BOOT_MODE_SHIFT|macro|uSDHC_MMC_BOOT_BOOT_MODE_SHIFT
DECL|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK|macro|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_MASK
DECL|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT|macro|uSDHC_MMC_BOOT_DISABLE_TIME_OUT_SHIFT
DECL|uSDHC_MMC_BOOT_DTOCV_ACK_MASK|macro|uSDHC_MMC_BOOT_DTOCV_ACK_MASK
DECL|uSDHC_MMC_BOOT_DTOCV_ACK_SHIFT|macro|uSDHC_MMC_BOOT_DTOCV_ACK_SHIFT
DECL|uSDHC_MMC_BOOT_DTOCV_ACK|macro|uSDHC_MMC_BOOT_DTOCV_ACK
DECL|uSDHC_MMC_BOOT_REG|macro|uSDHC_MMC_BOOT_REG
DECL|uSDHC_MemMapPtr|typedef|} uSDHC_Type, *uSDHC_MemMapPtr;
DECL|uSDHC_PRES_STATE_BREN_MASK|macro|uSDHC_PRES_STATE_BREN_MASK
DECL|uSDHC_PRES_STATE_BREN_SHIFT|macro|uSDHC_PRES_STATE_BREN_SHIFT
DECL|uSDHC_PRES_STATE_BWEN_MASK|macro|uSDHC_PRES_STATE_BWEN_MASK
DECL|uSDHC_PRES_STATE_BWEN_SHIFT|macro|uSDHC_PRES_STATE_BWEN_SHIFT
DECL|uSDHC_PRES_STATE_CDIHB_MASK|macro|uSDHC_PRES_STATE_CDIHB_MASK
DECL|uSDHC_PRES_STATE_CDIHB_SHIFT|macro|uSDHC_PRES_STATE_CDIHB_SHIFT
DECL|uSDHC_PRES_STATE_CDPL_MASK|macro|uSDHC_PRES_STATE_CDPL_MASK
DECL|uSDHC_PRES_STATE_CDPL_SHIFT|macro|uSDHC_PRES_STATE_CDPL_SHIFT
DECL|uSDHC_PRES_STATE_CIHB_MASK|macro|uSDHC_PRES_STATE_CIHB_MASK
DECL|uSDHC_PRES_STATE_CIHB_SHIFT|macro|uSDHC_PRES_STATE_CIHB_SHIFT
DECL|uSDHC_PRES_STATE_CINST_MASK|macro|uSDHC_PRES_STATE_CINST_MASK
DECL|uSDHC_PRES_STATE_CINST_SHIFT|macro|uSDHC_PRES_STATE_CINST_SHIFT
DECL|uSDHC_PRES_STATE_CLSL_MASK|macro|uSDHC_PRES_STATE_CLSL_MASK
DECL|uSDHC_PRES_STATE_CLSL_SHIFT|macro|uSDHC_PRES_STATE_CLSL_SHIFT
DECL|uSDHC_PRES_STATE_DLA_MASK|macro|uSDHC_PRES_STATE_DLA_MASK
DECL|uSDHC_PRES_STATE_DLA_SHIFT|macro|uSDHC_PRES_STATE_DLA_SHIFT
DECL|uSDHC_PRES_STATE_DLSL_MASK|macro|uSDHC_PRES_STATE_DLSL_MASK
DECL|uSDHC_PRES_STATE_DLSL_SHIFT|macro|uSDHC_PRES_STATE_DLSL_SHIFT
DECL|uSDHC_PRES_STATE_DLSL|macro|uSDHC_PRES_STATE_DLSL
DECL|uSDHC_PRES_STATE_HCKOFF_MASK|macro|uSDHC_PRES_STATE_HCKOFF_MASK
DECL|uSDHC_PRES_STATE_HCKOFF_SHIFT|macro|uSDHC_PRES_STATE_HCKOFF_SHIFT
DECL|uSDHC_PRES_STATE_IPGOFF_MASK|macro|uSDHC_PRES_STATE_IPGOFF_MASK
DECL|uSDHC_PRES_STATE_IPGOFF_SHIFT|macro|uSDHC_PRES_STATE_IPGOFF_SHIFT
DECL|uSDHC_PRES_STATE_PEROFF_MASK|macro|uSDHC_PRES_STATE_PEROFF_MASK
DECL|uSDHC_PRES_STATE_PEROFF_SHIFT|macro|uSDHC_PRES_STATE_PEROFF_SHIFT
DECL|uSDHC_PRES_STATE_REG|macro|uSDHC_PRES_STATE_REG
DECL|uSDHC_PRES_STATE_RTA_MASK|macro|uSDHC_PRES_STATE_RTA_MASK
DECL|uSDHC_PRES_STATE_RTA_SHIFT|macro|uSDHC_PRES_STATE_RTA_SHIFT
DECL|uSDHC_PRES_STATE_RTR_MASK|macro|uSDHC_PRES_STATE_RTR_MASK
DECL|uSDHC_PRES_STATE_RTR_SHIFT|macro|uSDHC_PRES_STATE_RTR_SHIFT
DECL|uSDHC_PRES_STATE_SDOFF_MASK|macro|uSDHC_PRES_STATE_SDOFF_MASK
DECL|uSDHC_PRES_STATE_SDOFF_SHIFT|macro|uSDHC_PRES_STATE_SDOFF_SHIFT
DECL|uSDHC_PRES_STATE_SDSTB_MASK|macro|uSDHC_PRES_STATE_SDSTB_MASK
DECL|uSDHC_PRES_STATE_SDSTB_SHIFT|macro|uSDHC_PRES_STATE_SDSTB_SHIFT
DECL|uSDHC_PRES_STATE_TSCD_MASK|macro|uSDHC_PRES_STATE_TSCD_MASK
DECL|uSDHC_PRES_STATE_TSCD_SHIFT|macro|uSDHC_PRES_STATE_TSCD_SHIFT
DECL|uSDHC_PRES_STATE_WPSPL_MASK|macro|uSDHC_PRES_STATE_WPSPL_MASK
DECL|uSDHC_PRES_STATE_WPSPL_SHIFT|macro|uSDHC_PRES_STATE_WPSPL_SHIFT
DECL|uSDHC_PRES_STATE_WTA_MASK|macro|uSDHC_PRES_STATE_WTA_MASK
DECL|uSDHC_PRES_STATE_WTA_SHIFT|macro|uSDHC_PRES_STATE_WTA_SHIFT
DECL|uSDHC_PROT_CTRL_BURST_LEN_EN_MASK|macro|uSDHC_PROT_CTRL_BURST_LEN_EN_MASK
DECL|uSDHC_PROT_CTRL_BURST_LEN_EN_SHIFT|macro|uSDHC_PROT_CTRL_BURST_LEN_EN_SHIFT
DECL|uSDHC_PROT_CTRL_BURST_LEN_EN|macro|uSDHC_PROT_CTRL_BURST_LEN_EN
DECL|uSDHC_PROT_CTRL_CDSS_MASK|macro|uSDHC_PROT_CTRL_CDSS_MASK
DECL|uSDHC_PROT_CTRL_CDSS_SHIFT|macro|uSDHC_PROT_CTRL_CDSS_SHIFT
DECL|uSDHC_PROT_CTRL_CDTL_MASK|macro|uSDHC_PROT_CTRL_CDTL_MASK
DECL|uSDHC_PROT_CTRL_CDTL_SHIFT|macro|uSDHC_PROT_CTRL_CDTL_SHIFT
DECL|uSDHC_PROT_CTRL_CREQ_MASK|macro|uSDHC_PROT_CTRL_CREQ_MASK
DECL|uSDHC_PROT_CTRL_CREQ_SHIFT|macro|uSDHC_PROT_CTRL_CREQ_SHIFT
DECL|uSDHC_PROT_CTRL_D3CD_MASK|macro|uSDHC_PROT_CTRL_D3CD_MASK
DECL|uSDHC_PROT_CTRL_D3CD_SHIFT|macro|uSDHC_PROT_CTRL_D3CD_SHIFT
DECL|uSDHC_PROT_CTRL_DMASEL_MASK|macro|uSDHC_PROT_CTRL_DMASEL_MASK
DECL|uSDHC_PROT_CTRL_DMASEL_SHIFT|macro|uSDHC_PROT_CTRL_DMASEL_SHIFT
DECL|uSDHC_PROT_CTRL_DMASEL|macro|uSDHC_PROT_CTRL_DMASEL
DECL|uSDHC_PROT_CTRL_DTW_MASK|macro|uSDHC_PROT_CTRL_DTW_MASK
DECL|uSDHC_PROT_CTRL_DTW_SHIFT|macro|uSDHC_PROT_CTRL_DTW_SHIFT
DECL|uSDHC_PROT_CTRL_DTW|macro|uSDHC_PROT_CTRL_DTW
DECL|uSDHC_PROT_CTRL_EMODE_MASK|macro|uSDHC_PROT_CTRL_EMODE_MASK
DECL|uSDHC_PROT_CTRL_EMODE_SHIFT|macro|uSDHC_PROT_CTRL_EMODE_SHIFT
DECL|uSDHC_PROT_CTRL_EMODE|macro|uSDHC_PROT_CTRL_EMODE
DECL|uSDHC_PROT_CTRL_IABG_MASK|macro|uSDHC_PROT_CTRL_IABG_MASK
DECL|uSDHC_PROT_CTRL_IABG_SHIFT|macro|uSDHC_PROT_CTRL_IABG_SHIFT
DECL|uSDHC_PROT_CTRL_LCTL_MASK|macro|uSDHC_PROT_CTRL_LCTL_MASK
DECL|uSDHC_PROT_CTRL_LCTL_SHIFT|macro|uSDHC_PROT_CTRL_LCTL_SHIFT
DECL|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK|macro|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_MASK
DECL|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT|macro|uSDHC_PROT_CTRL_NON_EXACT_BLK_RD_SHIFT
DECL|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK|macro|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_MASK
DECL|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT|macro|uSDHC_PROT_CTRL_RD_DONE_NO_8CLK_SHIFT
DECL|uSDHC_PROT_CTRL_REG|macro|uSDHC_PROT_CTRL_REG
DECL|uSDHC_PROT_CTRL_RWCTL_MASK|macro|uSDHC_PROT_CTRL_RWCTL_MASK
DECL|uSDHC_PROT_CTRL_RWCTL_SHIFT|macro|uSDHC_PROT_CTRL_RWCTL_SHIFT
DECL|uSDHC_PROT_CTRL_SABGREQ_MASK|macro|uSDHC_PROT_CTRL_SABGREQ_MASK
DECL|uSDHC_PROT_CTRL_SABGREQ_SHIFT|macro|uSDHC_PROT_CTRL_SABGREQ_SHIFT
DECL|uSDHC_PROT_CTRL_WECINS_MASK|macro|uSDHC_PROT_CTRL_WECINS_MASK
DECL|uSDHC_PROT_CTRL_WECINS_SHIFT|macro|uSDHC_PROT_CTRL_WECINS_SHIFT
DECL|uSDHC_PROT_CTRL_WECINT_MASK|macro|uSDHC_PROT_CTRL_WECINT_MASK
DECL|uSDHC_PROT_CTRL_WECINT_SHIFT|macro|uSDHC_PROT_CTRL_WECINT_SHIFT
DECL|uSDHC_PROT_CTRL_WECRM_MASK|macro|uSDHC_PROT_CTRL_WECRM_MASK
DECL|uSDHC_PROT_CTRL_WECRM_SHIFT|macro|uSDHC_PROT_CTRL_WECRM_SHIFT
DECL|uSDHC_SYS_CTRL_DTOCV_MASK|macro|uSDHC_SYS_CTRL_DTOCV_MASK
DECL|uSDHC_SYS_CTRL_DTOCV_SHIFT|macro|uSDHC_SYS_CTRL_DTOCV_SHIFT
DECL|uSDHC_SYS_CTRL_DTOCV|macro|uSDHC_SYS_CTRL_DTOCV
DECL|uSDHC_SYS_CTRL_DVS_MASK|macro|uSDHC_SYS_CTRL_DVS_MASK
DECL|uSDHC_SYS_CTRL_DVS_SHIFT|macro|uSDHC_SYS_CTRL_DVS_SHIFT
DECL|uSDHC_SYS_CTRL_DVS|macro|uSDHC_SYS_CTRL_DVS
DECL|uSDHC_SYS_CTRL_INITA_MASK|macro|uSDHC_SYS_CTRL_INITA_MASK
DECL|uSDHC_SYS_CTRL_INITA_SHIFT|macro|uSDHC_SYS_CTRL_INITA_SHIFT
DECL|uSDHC_SYS_CTRL_IPP_RST_N_MASK|macro|uSDHC_SYS_CTRL_IPP_RST_N_MASK
DECL|uSDHC_SYS_CTRL_IPP_RST_N_SHIFT|macro|uSDHC_SYS_CTRL_IPP_RST_N_SHIFT
DECL|uSDHC_SYS_CTRL_REG|macro|uSDHC_SYS_CTRL_REG
DECL|uSDHC_SYS_CTRL_RSTA_MASK|macro|uSDHC_SYS_CTRL_RSTA_MASK
DECL|uSDHC_SYS_CTRL_RSTA_SHIFT|macro|uSDHC_SYS_CTRL_RSTA_SHIFT
DECL|uSDHC_SYS_CTRL_RSTC_MASK|macro|uSDHC_SYS_CTRL_RSTC_MASK
DECL|uSDHC_SYS_CTRL_RSTC_SHIFT|macro|uSDHC_SYS_CTRL_RSTC_SHIFT
DECL|uSDHC_SYS_CTRL_RSTD_MASK|macro|uSDHC_SYS_CTRL_RSTD_MASK
DECL|uSDHC_SYS_CTRL_RSTD_SHIFT|macro|uSDHC_SYS_CTRL_RSTD_SHIFT
DECL|uSDHC_SYS_CTRL_RSTT_MASK|macro|uSDHC_SYS_CTRL_RSTT_MASK
DECL|uSDHC_SYS_CTRL_RSTT_SHIFT|macro|uSDHC_SYS_CTRL_RSTT_SHIFT
DECL|uSDHC_SYS_CTRL_SDCLKFS_MASK|macro|uSDHC_SYS_CTRL_SDCLKFS_MASK
DECL|uSDHC_SYS_CTRL_SDCLKFS_SHIFT|macro|uSDHC_SYS_CTRL_SDCLKFS_SHIFT
DECL|uSDHC_SYS_CTRL_SDCLKFS|macro|uSDHC_SYS_CTRL_SDCLKFS
DECL|uSDHC_TUNING_CTRL_REG|macro|uSDHC_TUNING_CTRL_REG
DECL|uSDHC_TUNING_CTRL_STD_TUNING_EN_MASK|macro|uSDHC_TUNING_CTRL_STD_TUNING_EN_MASK
DECL|uSDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT|macro|uSDHC_TUNING_CTRL_STD_TUNING_EN_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_COUNTER_MASK|macro|uSDHC_TUNING_CTRL_TUNING_COUNTER_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_COUNTER_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_COUNTER|macro|uSDHC_TUNING_CTRL_TUNING_COUNTER
DECL|uSDHC_TUNING_CTRL_TUNING_START_TAP_MASK|macro|uSDHC_TUNING_CTRL_TUNING_START_TAP_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_START_TAP_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_START_TAP|macro|uSDHC_TUNING_CTRL_TUNING_START_TAP
DECL|uSDHC_TUNING_CTRL_TUNING_STEP_MASK|macro|uSDHC_TUNING_CTRL_TUNING_STEP_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_STEP_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_STEP_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_STEP|macro|uSDHC_TUNING_CTRL_TUNING_STEP
DECL|uSDHC_TUNING_CTRL_TUNING_WINDOW_MASK|macro|uSDHC_TUNING_CTRL_TUNING_WINDOW_MASK
DECL|uSDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT|macro|uSDHC_TUNING_CTRL_TUNING_WINDOW_SHIFT
DECL|uSDHC_TUNING_CTRL_TUNING_WINDOW|macro|uSDHC_TUNING_CTRL_TUNING_WINDOW
DECL|uSDHC_Type|typedef|} uSDHC_Type, *uSDHC_MemMapPtr;
DECL|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_MASK|macro|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_MASK
DECL|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_CARD_INT_AUTO_CLR_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK|macro|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_MASK
DECL|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT|macro|uSDHC_VEND_SPEC2_CARD_INT_D3_TEST_SHIFT
DECL|uSDHC_VEND_SPEC2_REG|macro|uSDHC_VEND_SPEC2_REG
DECL|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_MASK|macro|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_MASK
DECL|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_SDR104_NSD_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_SDR104_OE_DIS_MASK|macro|uSDHC_VEND_SPEC2_SDR104_OE_DIS_MASK
DECL|uSDHC_VEND_SPEC2_SDR104_OE_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_SDR104_OE_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_MASK|macro|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_MASK
DECL|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_SHIFT|macro|uSDHC_VEND_SPEC2_SDR104_TIMING_DIS_SHIFT
DECL|uSDHC_VEND_SPEC2_TUNING_1bit_EN_MASK|macro|uSDHC_VEND_SPEC2_TUNING_1bit_EN_MASK
DECL|uSDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT|macro|uSDHC_VEND_SPEC2_TUNING_1bit_EN_SHIFT
DECL|uSDHC_VEND_SPEC2_TUNING_8bit_EN_MASK|macro|uSDHC_VEND_SPEC2_TUNING_8bit_EN_MASK
DECL|uSDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT|macro|uSDHC_VEND_SPEC2_TUNING_8bit_EN_SHIFT
DECL|uSDHC_VEND_SPEC2_TUNING_CMD_EN_MASK|macro|uSDHC_VEND_SPEC2_TUNING_CMD_EN_MASK
DECL|uSDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT|macro|uSDHC_VEND_SPEC2_TUNING_CMD_EN_SHIFT
DECL|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK|macro|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_MASK
DECL|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT|macro|uSDHC_VEND_SPEC_AC12_WR_CHKBUSY_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_CARD_CLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CD_POL_MASK|macro|uSDHC_VEND_SPEC_CD_POL_MASK
DECL|uSDHC_VEND_SPEC_CD_POL_SHIFT|macro|uSDHC_VEND_SPEC_CD_POL_SHIFT
DECL|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_MASK|macro|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_MASK
DECL|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_SHIFT|macro|uSDHC_VEND_SPEC_CLKONJ_IN_ABORT_SHIFT
DECL|uSDHC_VEND_SPEC_CMD_BYTE_EN_MASK|macro|uSDHC_VEND_SPEC_CMD_BYTE_EN_MASK
DECL|uSDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT|macro|uSDHC_VEND_SPEC_CMD_BYTE_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK|macro|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_MASK
DECL|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT|macro|uSDHC_VEND_SPEC_CONFLICT_CHK_EN_SHIFT
DECL|uSDHC_VEND_SPEC_CRC_CHK_DIS_MASK|macro|uSDHC_VEND_SPEC_CRC_CHK_DIS_MASK
DECL|uSDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT|macro|uSDHC_VEND_SPEC_CRC_CHK_DIS_SHIFT
DECL|uSDHC_VEND_SPEC_DAT3_CD_POL_MASK|macro|uSDHC_VEND_SPEC_DAT3_CD_POL_MASK
DECL|uSDHC_VEND_SPEC_DAT3_CD_POL_SHIFT|macro|uSDHC_VEND_SPEC_DAT3_CD_POL_SHIFT
DECL|uSDHC_VEND_SPEC_EXT_DMA_EN_MASK|macro|uSDHC_VEND_SPEC_EXT_DMA_EN_MASK
DECL|uSDHC_VEND_SPEC_EXT_DMA_EN_SHIFT|macro|uSDHC_VEND_SPEC_EXT_DMA_EN_SHIFT
DECL|uSDHC_VEND_SPEC_FRC_SDCLK_ON_MASK|macro|uSDHC_VEND_SPEC_FRC_SDCLK_ON_MASK
DECL|uSDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT|macro|uSDHC_VEND_SPEC_FRC_SDCLK_ON_SHIFT
DECL|uSDHC_VEND_SPEC_HCLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_HCLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_HCLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_HCLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_INT_ST_VAL_MASK|macro|uSDHC_VEND_SPEC_INT_ST_VAL_MASK
DECL|uSDHC_VEND_SPEC_INT_ST_VAL_SHIFT|macro|uSDHC_VEND_SPEC_INT_ST_VAL_SHIFT
DECL|uSDHC_VEND_SPEC_INT_ST_VAL|macro|uSDHC_VEND_SPEC_INT_ST_VAL
DECL|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_IPG_CLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_MASK|macro|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_MASK
DECL|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_SHIFT|macro|uSDHC_VEND_SPEC_IPG_PERCLK_SOFT_EN_SHIFT
DECL|uSDHC_VEND_SPEC_REG|macro|uSDHC_VEND_SPEC_REG
DECL|uSDHC_VEND_SPEC_VSELECT_MASK|macro|uSDHC_VEND_SPEC_VSELECT_MASK
DECL|uSDHC_VEND_SPEC_VSELECT_SHIFT|macro|uSDHC_VEND_SPEC_VSELECT_SHIFT
DECL|uSDHC_VEND_SPEC_WP_POL_MASK|macro|uSDHC_VEND_SPEC_WP_POL_MASK
DECL|uSDHC_VEND_SPEC_WP_POL_SHIFT|macro|uSDHC_VEND_SPEC_WP_POL_SHIFT
DECL|uSDHC_WTMK_LVL_RD_BRST_LEN_MASK|macro|uSDHC_WTMK_LVL_RD_BRST_LEN_MASK
DECL|uSDHC_WTMK_LVL_RD_BRST_LEN_SHIFT|macro|uSDHC_WTMK_LVL_RD_BRST_LEN_SHIFT
DECL|uSDHC_WTMK_LVL_RD_BRST_LEN|macro|uSDHC_WTMK_LVL_RD_BRST_LEN
DECL|uSDHC_WTMK_LVL_RD_WML_MASK|macro|uSDHC_WTMK_LVL_RD_WML_MASK
DECL|uSDHC_WTMK_LVL_RD_WML_SHIFT|macro|uSDHC_WTMK_LVL_RD_WML_SHIFT
DECL|uSDHC_WTMK_LVL_RD_WML|macro|uSDHC_WTMK_LVL_RD_WML
DECL|uSDHC_WTMK_LVL_REG|macro|uSDHC_WTMK_LVL_REG
DECL|uSDHC_WTMK_LVL_WR_BRST_LEN_MASK|macro|uSDHC_WTMK_LVL_WR_BRST_LEN_MASK
DECL|uSDHC_WTMK_LVL_WR_BRST_LEN_SHIFT|macro|uSDHC_WTMK_LVL_WR_BRST_LEN_SHIFT
DECL|uSDHC_WTMK_LVL_WR_BRST_LEN|macro|uSDHC_WTMK_LVL_WR_BRST_LEN
DECL|uSDHC_WTMK_LVL_WR_WML_MASK|macro|uSDHC_WTMK_LVL_WR_WML_MASK
DECL|uSDHC_WTMK_LVL_WR_WML_SHIFT|macro|uSDHC_WTMK_LVL_WR_WML_SHIFT
DECL|uSDHC_WTMK_LVL_WR_WML|macro|uSDHC_WTMK_LVL_WR_WML
