HelpInfo,D:\libero11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,D:\libero11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:buf
Implementation;Synthesis|| CD434 ||@W:Signal idle_recive_down in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||buf.srr(26);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/26||buf.vhd(117);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\hdl\buf.vhd'/linenumber/117
Implementation;Synthesis|| CD434 ||@W:Signal vld_send in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||buf.srr(28);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/28||signal_send.vhd(74);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\hdl\signal_send.vhd'/linenumber/74
Implementation;Synthesis|| CD434 ||@W:Signal idle_recive_down in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||buf.srr(92);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/92||buf.vhd(117);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\hdl\buf.vhd'/linenumber/117
Implementation;Synthesis|| CD434 ||@W:Signal vld_send in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||buf.srr(94);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/94||signal_send.vhd(74);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\hdl\signal_send.vhd'/linenumber/74
Implementation;Synthesis|| CL169 ||@W:Pruning unused register parity_check_4. Make sure that there are no unused intermediate registers.||buf.srr(98);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/98||single_recive.vhd(69);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\hdl\single_recive.vhd'/linenumber/69
Implementation;Synthesis|| MT530 ||@W:Found inferred clock buf|sys_clk which controls 842 sequential elements including single_recive_0.data_recive[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||buf.srr(194);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/194||single_recive.vhd(69);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\hdl\single_recive.vhd'/linenumber/69
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock which controls 657 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.iclksync.dout[4:0]. This clock has no specified timing constraint which may adversely impact design performance. ||buf.srr(195);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/195||syn_dics.v(4050);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/4050
Implementation;Synthesis|| MT530 ||@W:Found inferred clock buf|atck which controls 1 sequential elements including ident_coreinst.comm_block_INST.jtagi.b9_Rcmi_KsDw. This clock has no specified timing constraint which may adversely impact design performance. ||buf.srr(196);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/196||syn_dics.v(156);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/156
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX which controls 8 sequential elements including ident_coreinst.comm_block_INST.b7_Rcmi_ql.genblk1\.b10_dZst39_EF3[7:0]. This clock has no specified timing constraint which may adversely impact design performance. ||buf.srr(197);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/197||syn_dics.v(351);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/351
Implementation;Synthesis|| MT530 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF which controls 9 sequential elements including ident_coreinst.IICE_INST.b5_nUTGT.b11_nUTGT_khWqH.genblk3\.b8_vABZ3qsY. This clock has no specified timing constraint which may adversely impact design performance. ||buf.srr(198);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/198||syn_dics.v(4458);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/4458
Implementation;Synthesis|| BN401 ||@W:Missing syn_hyper_source with tag ujtag_wrapper_utdo. Connecting to default value '0'||buf.srr(267);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/267||syn_dics.v(219);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/219
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[161] is reduced to a combinational gate by constant propagation.||buf.srr(451);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/451||syn_dics.v(2660);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2660
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[162] is reduced to a combinational gate by constant propagation.||buf.srr(452);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/452||syn_dics.v(2660);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2660
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[163] is reduced to a combinational gate by constant propagation.||buf.srr(453);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/453||syn_dics.v(2660);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2660
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[164] is reduced to a combinational gate by constant propagation.||buf.srr(454);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/454||syn_dics.v(2660);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2660
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[165] is reduced to a combinational gate by constant propagation.||buf.srr(455);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/455||syn_dics.v(2660);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2660
Implementation;Synthesis|| MO129 ||@W:Sequential instance ident_coreinst.IICE_INST.b3_SoW.b3_SoW.genblk1.b8_oFTt_JaY[166] is reduced to a combinational gate by constant propagation.||buf.srr(456);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/456||syn_dics.v(2660);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2660
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.int_data[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(787);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/787||syn_dics.v(4022);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/4022
Implementation;Synthesis|| MO160 ||@W:Register bit iclksync.dout[4] (in view view:VhdlGenLib.b7_OCByLXC_Z1_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(788);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/788||syn_dics.v(4050);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/4050
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(955);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/955||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_0[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(956);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/956||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_1[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(957);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/957||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_2[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(958);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/958||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_3[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(959);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/959||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_4[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(960);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/960||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_5[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(961);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/961||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_6[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(962);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/962||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| FX107 ||@W:RAM b3_SoW.b3_SoW_tile_7[17:0] (in view: VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||buf.srr(963);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/963||syn_dics.v(2656);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2656
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[167] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(964);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/964||syn_dics.v(2523);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2523
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[166] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(965);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/965||syn_dics.v(2523);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2523
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[165] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(966);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/966||syn_dics.v(2523);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2523
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[164] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(967);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/967||syn_dics.v(2523);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2523
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[163] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(968);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/968||syn_dics.v(2523);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2523
Implementation;Synthesis|| MO160 ||@W:Register bit genblk9\.b3_PfG[162] (in view view:VhdlGenLib.b11_OFWNT9s_8tZ_Z3_x(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.||buf.srr(969);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/969||syn_dics.v(2523);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/2523
Implementation;Synthesis|| BN132 ||@W:Removing sequential instance ident_coreinst.IICE_INST.b4_PfFz.b7_PbTtl9G.b7_1LbcgKF.b11_uUG_C9CrTXy because it is equivalent to instance ident_coreinst.IICE_INST.b3_SoW.b6_SoWyQD.genblk2.b5_oRB_C[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||buf.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/977||syn_dics.v(3852);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/3852
Implementation;Synthesis|| FP157 ||@W:Found instantiated global clock buffer in clock path for net jtagi.identify_clk_int. Cannot promote clock net with multiple global clock buffers in series.||buf.srr(1030);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1030||syn_dics.v(435);liberoaction://cross_probe/hdl/file/'c:\users\yh\desktop\rs422\rs4221107\synthesis\synthesis_1\instr_sources\syn_dics.v'/linenumber/435
Implementation;Synthesis|| MT420 ||@W:Found inferred clock buf|sys_clk with period 10.00ns. Please declare a user-defined clock on object "p:sys_clk"||buf.srr(1121);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1121||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock buf|atck with period 10.00ns. Please declare a user-defined clock on object "p:atck"||buf.srr(1122);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1122||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|identify_clk_int_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.identify_clk_int"||buf.srr(1124);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1124||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b10_8Kz_rKlrtX with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b10_8Kz_rKlrtX"||buf.srr(1125);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1125||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock jtag_interface_x|b9_nv_oQwfYF with period 10.00ns. Please declare a user-defined clock on object "n:ident_coreinst.comm_block_INST.jtagi.b9_nv_oQwfYF"||buf.srr(1126);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1126||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||buf.srr(1143);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1143||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||buf.srr(1145);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1145||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||buf.srr(1165);liberoaction://cross_probe/hdl/file/'C:\Users\YH\Desktop\RS422\RS4221107\synthesis\synthesis_1\buf.srr'/linenumber/1165||null;null
Implementation;Compile;RootName:buf
Implementation;Compile||(null)||Please refer to the log file for details about 10 Warning(s) , 1 Info(s)||buf_compile_log.rpt;liberoaction://open_report/file/buf_compile_log.rpt||(null);(null)
Implementation;Place and Route;RootName:buf
Implementation;Place and Route||(null)||Please refer to the log file for details about 1 Info(s)||buf_placeroute_log.rpt;liberoaction://open_report/file/buf_placeroute_log.rpt||(null);(null)
Implementation;Generate Bitstream;RootName:buf
