/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [6:0] celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_8z = ~(celloutsig_0_1z[0] | in_data[89]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[113]);
  assign celloutsig_0_13z = ~celloutsig_0_6z;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 15'h0000;
    else _00_ <= { in_data[54:43], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[73:71] / { 1'h1, in_data[79:78] };
  assign celloutsig_1_1z = { in_data[183:179], celloutsig_1_0z } / { 1'h1, in_data[184:183], celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_3z = celloutsig_1_1z / { 1'h1, celloutsig_1_1z[4:1], in_data[96] };
  assign celloutsig_1_4z = celloutsig_1_1z[3:0] / { 1'h1, celloutsig_1_3z[2:1], celloutsig_1_0z };
  assign celloutsig_0_0z = in_data[78:76] === in_data[60:58];
  assign celloutsig_1_8z = { celloutsig_1_0z, celloutsig_1_7z, celloutsig_1_0z } > { celloutsig_1_4z[3:1], celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_3z[1], celloutsig_0_3z } <= _00_[12:9];
  assign celloutsig_0_7z = { in_data[29:20], celloutsig_0_2z, celloutsig_0_5z } <= { _00_[10:3], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_8z } <= in_data[94:90];
  assign celloutsig_0_12z = ! { _00_[11:4], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[139:116] < in_data[162:139];
  assign celloutsig_1_5z = in_data[141:139] < in_data[101:99];
  assign celloutsig_0_2z = in_data[27:23] < { in_data[16:15], celloutsig_0_1z };
  assign celloutsig_1_9z = { celloutsig_1_3z[5:2], celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_2z } < in_data[132:120];
  assign celloutsig_1_7z = celloutsig_1_1z[5:3] % { 1'h1, celloutsig_1_4z[2:1] };
  assign celloutsig_1_10z = { celloutsig_1_1z[4:1], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_7z } % { 1'h1, celloutsig_1_7z[1:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_5z };
  assign celloutsig_1_18z = { in_data[137:132], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z };
  assign celloutsig_1_19z = celloutsig_1_4z[2] ? { celloutsig_1_18z[6:4], celloutsig_1_2z, celloutsig_1_3z } : { celloutsig_1_10z[8:5], celloutsig_1_1z };
  assign celloutsig_1_6z = | celloutsig_1_1z;
  assign celloutsig_0_5z = ~((celloutsig_0_2z & celloutsig_0_0z) | celloutsig_0_1z[0]);
  assign { out_data[134:128], out_data[105:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_12z, celloutsig_0_13z };
endmodule
