{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1)\n  })\n  \n  val blob_836 = Wire(new MyBundle_1)\n  blob_836.field1 := 123.U\n  blob_836.field2 := true.B\n  \n  io.out := blob_836\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4)\n  })\n  \n  val blob_912 = Wire(new MyBundle_4)\n  blob_912.field1 := 123.U\n  blob_912.field2 := true.B\n  \n  io.out := blob_912\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_0 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_792'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_3 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_792'\n  val v_792 = Wire(UInt(8.W))\n  \n  \n  v_792 := 0.U.asTypeOf(v_792)\n  \n\n  io.out := v_792\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(11.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_338 = Wire(Vec(5, UInt(11.W)))\n  \n  for (i <- 0 until 5) {\n    vec_338(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_338\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_154 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_154(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_154\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_8 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10)\n  })\n  \n  val blob_516 = Wire(new MyBundle_10)\n  blob_516.field1 := 123.U\n  blob_516.field2 := true.B\n  \n  io.out := blob_516\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_197'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_9 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_197'\n  val v_197 = Wire(SInt(21.W))\n  \n  \n  v_197 := 0.U.asTypeOf(v_197)\n  \n\n  io.out := v_197\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_503'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_11 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_503'\n  val v_503 = Reg(SInt(19.W))\n  \n  \n  v_503 := 0.U.asTypeOf(v_503)\n  \n\n  io.out := v_503\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_13 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_15 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_12 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_226 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_226(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_14 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_14 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_14)\n  })\n  \n  val blob_779 = Wire(new MyBundle_14)\n  blob_779.field1 := 123.U\n  blob_779.field2 := true.B\n  \n  io.out := blob_779\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_16 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_16 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_16)\n  })\n  \n  val blob_942 = Wire(new MyBundle_16)\n  blob_942.field1 := 123.U\n  blob_942.field2 := true.B\n  \n  io.out := blob_942\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_18 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_17 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_274 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_274(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_274\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_19 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_19 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_19)\n  })\n  \n  val blob_352 = Wire(new MyBundle_19)\n  blob_352.field1 := 123.U\n  blob_352.field2 := true.B\n  \n  io.out := blob_352\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_725'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_20 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_725'\n  val v_725 = Wire(UInt(16.W))\n  \n  \n  v_725 := 0.U.asTypeOf(v_725)\n  \n\n  io.out := v_725\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_23 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_21 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_930'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_22 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_930'\n  val v_930 = Reg(UInt(13.W))\n  \n  \n  v_930 := 0.U.asTypeOf(v_930)\n  \n\n  io.out := v_930\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_24 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_845'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_25 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_845'\n  val v_845 = Wire(UInt(10.W))\n  \n  \n  v_845 := 0.U.asTypeOf(v_845)\n  \n\n  io.out := v_845\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_26 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_29 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_31 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_30 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_32 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_33 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_33 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_33)\n  })\n  \n  val blob_544 = Wire(new MyBundle_33)\n  blob_544.field1 := 123.U\n  blob_544.field2 := true.B\n  \n  io.out := blob_544\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_34 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_35 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_35 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_35)\n  })\n  \n  val blob_627 = Wire(new MyBundle_35)\n  blob_627.field1 := 123.U\n  blob_627.field2 := true.B\n  \n  io.out := blob_627\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_36 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_36 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_36)\n  })\n  \n  val blob_963 = Wire(new MyBundle_36)\n  blob_963.field1 := 123.U\n  blob_963.field2 := true.B\n  \n  io.out := blob_963\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_39 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_278 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_278(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_278\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_37 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_37 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_37)\n  })\n  \n  val blob_971 = Wire(new MyBundle_37)\n  blob_971.field1 := 123.U\n  blob_971.field2 := true.B\n  \n  io.out := blob_971\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_40 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_40 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_40)\n  })\n  \n  val blob_281 = Wire(new MyBundle_40)\n  blob_281.field1 := 123.U\n  blob_281.field2 := true.B\n  \n  io.out := blob_281\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_41 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_42 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_42 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_42)\n  })\n  \n  val blob_852 = Wire(new MyBundle_42)\n  blob_852.field1 := 123.U\n  blob_852.field2 := true.B\n  \n  io.out := blob_852\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_43 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_44 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_44 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_44)\n  })\n  \n  val blob_949 = Wire(new MyBundle_44)\n  blob_949.field1 := 123.U\n  blob_949.field2 := true.B\n  \n  io.out := blob_949\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_45 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_46 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_46 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_46)\n  })\n  \n  val blob_570 = Wire(new MyBundle_46)\n  blob_570.field1 := 123.U\n  blob_570.field2 := true.B\n  \n  io.out := blob_570\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_47 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_454 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_454(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_454\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_48 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_435 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_435(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_435\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_49 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_50 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_51 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_52 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_52 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_52)\n  })\n  \n  val blob_266 = Wire(new MyBundle_52)\n  blob_266.field1 := 123.U\n  blob_266.field2 := true.B\n  \n  io.out := blob_266\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_53 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_53 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_53)\n  })\n  \n  val blob_285 = Wire(new MyBundle_53)\n  blob_285.field1 := 123.U\n  blob_285.field2 := true.B\n  \n  io.out := blob_285\n}"}
{"instruction": "Implement a module performing addition on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_54 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_55 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_56 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_421'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_57 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_421'\n  val v_421 = Reg(SInt(8.W))\n  \n  \n  v_421 := 0.U.asTypeOf(v_421)\n  \n\n  io.out := v_421\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_58 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_241 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_241(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_241\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_61 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_59 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_261 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_261(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_261\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_60 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_60 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_60)\n  })\n  \n  val blob_867 = Wire(new MyBundle_60)\n  blob_867.field1 := 123.U\n  blob_867.field2 := true.B\n  \n  io.out := blob_867\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_63 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_62 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_64 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_286 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_286(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_286\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_65 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_66 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_825 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_825(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_825\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_908'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_67 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_908'\n  val v_908 = Wire(UInt(31.W))\n  \n  \n  v_908 := 0.U.asTypeOf(v_908)\n  \n\n  io.out := v_908\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_69 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_69 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_69)\n  })\n  \n  val blob_922 = Wire(new MyBundle_69)\n  blob_922.field1 := 123.U\n  blob_922.field2 := true.B\n  \n  io.out := blob_922\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_70 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_779 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_779(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_779\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_68 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_68 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_68)\n  })\n  \n  val blob_231 = Wire(new MyBundle_68)\n  blob_231.field1 := 123.U\n  blob_231.field2 := true.B\n  \n  io.out := blob_231\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_71 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_72 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_305 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_305(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_305\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_73 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_398 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_398(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_398\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_834'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_78 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_834'\n  val v_834 = Wire(UInt(22.W))\n  \n  \n  v_834 := 0.U.asTypeOf(v_834)\n  \n\n  io.out := v_834\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_79 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_79 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_79)\n  })\n  \n  val blob_982 = Wire(new MyBundle_79)\n  blob_982.field1 := 123.U\n  blob_982.field2 := true.B\n  \n  io.out := blob_982\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_76 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_80 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_80 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_80)\n  })\n  \n  val blob_514 = Wire(new MyBundle_80)\n  blob_514.field1 := 123.U\n  blob_514.field2 := true.B\n  \n  io.out := blob_514\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_82 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_81 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_83 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_84 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_84 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_84)\n  })\n  \n  val blob_505 = Wire(new MyBundle_84)\n  blob_505.field1 := 123.U\n  blob_505.field2 := true.B\n  \n  io.out := blob_505\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_85 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_86 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_86 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_86)\n  })\n  \n  val blob_664 = Wire(new MyBundle_86)\n  blob_664.field1 := 123.U\n  blob_664.field2 := true.B\n  \n  io.out := blob_664\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_87 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_89 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_435 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_435(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_435\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_91 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_90 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_153 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_153(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_153\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_92 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_93 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_93 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_93)\n  })\n  \n  val blob_624 = Wire(new MyBundle_93)\n  blob_624.field1 := 123.U\n  blob_624.field2 := true.B\n  \n  io.out := blob_624\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_94 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_839'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_95 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_839'\n  val v_839 = Reg(SInt(31.W))\n  \n  \n  v_839 := 0.U.asTypeOf(v_839)\n  \n\n  io.out := v_839\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_96 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_984 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_984(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_984\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_97 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_551 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_551(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_551\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_98 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_99 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_809 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_809(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_809\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_236 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_236(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_236\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_872'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_102 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_872'\n  val v_872 = Wire(UInt(27.W))\n  \n  \n  v_872 := 0.U.asTypeOf(v_872)\n  \n\n  io.out := v_872\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_101 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_101 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_101)\n  })\n  \n  val blob_710 = Wire(new MyBundle_101)\n  blob_710.field1 := 123.U\n  blob_710.field2 := true.B\n  \n  io.out := blob_710\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_103 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_104 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_104 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_104)\n  })\n  \n  val blob_964 = Wire(new MyBundle_104)\n  blob_964.field1 := 123.U\n  blob_964.field2 := true.B\n  \n  io.out := blob_964\n}"}
{"instruction": "Define a 17-bit UInt Wire named 'v_739'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_105 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Wire named 'v_739'\n  val v_739 = Wire(UInt(17.W))\n  \n  \n  v_739 := 0.U.asTypeOf(v_739)\n  \n\n  io.out := v_739\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_106 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_107 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_108 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_707'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_109 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_707'\n  val v_707 = Wire(UInt(30.W))\n  \n  \n  v_707 := 0.U.asTypeOf(v_707)\n  \n\n  io.out := v_707\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_843 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_843(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_843\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_111 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_112 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_739 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_739(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_739\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_114 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_115 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_115 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_115)\n  })\n  \n  val blob_701 = Wire(new MyBundle_115)\n  blob_701.field1 := 123.U\n  blob_701.field2 := true.B\n  \n  io.out := blob_701\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_116 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_118 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_117 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_111 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_111(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_111\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_119 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_119 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_119)\n  })\n  \n  val blob_678 = Wire(new MyBundle_119)\n  blob_678.field1 := 123.U\n  blob_678.field2 := true.B\n  \n  io.out := blob_678\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_297'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_297'\n  val v_297 = Wire(UInt(12.W))\n  \n  \n  v_297 := 0.U.asTypeOf(v_297)\n  \n\n  io.out := v_297\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_121 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_578 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_578(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_578\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_388'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_388'\n  val v_388 = Wire(UInt(19.W))\n  \n  \n  v_388 := 0.U.asTypeOf(v_388)\n  \n\n  io.out := v_388\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_807 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_807(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_807\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_127 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_125 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_126 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_299 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_299(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_299\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_128 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_128 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_128)\n  })\n  \n  val blob_440 = Wire(new MyBundle_128)\n  blob_440.field1 := 123.U\n  blob_440.field2 := true.B\n  \n  io.out := blob_440\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_129 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_131 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_132 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_820 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_820(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_820\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_130 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_989 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_989(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_989\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_134 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_134 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_134)\n  })\n  \n  val blob_176 = Wire(new MyBundle_134)\n  blob_176.field1 := 123.U\n  blob_176.field2 := true.B\n  \n  io.out := blob_176\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_133 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_135 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_136 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_136)\n  })\n  \n  val blob_503 = Wire(new MyBundle_136)\n  blob_503.field1 := 123.U\n  blob_503.field2 := true.B\n  \n  io.out := blob_503\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_138 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_140 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_440 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_440(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_440\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_213'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_213'\n  val v_213 = Reg(UInt(17.W))\n  \n  \n  v_213 := 0.U.asTypeOf(v_213)\n  \n\n  io.out := v_213\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_142 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_144 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_144)\n  })\n  \n  val blob_610 = Wire(new MyBundle_144)\n  blob_610.field1 := 123.U\n  blob_610.field2 := true.B\n  \n  io.out := blob_610\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_145 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_149 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_149(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_149\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_146 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_146)\n  })\n  \n  val blob_617 = Wire(new MyBundle_146)\n  blob_617.field1 := 123.U\n  blob_617.field2 := true.B\n  \n  io.out := blob_617\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_522'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_522'\n  val v_522 = Wire(SInt(25.W))\n  \n  \n  v_522 := 0.U.asTypeOf(v_522)\n  \n\n  io.out := v_522\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_148 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_437 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_437(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_437\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_151 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_150 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_150)\n  })\n  \n  val blob_563 = Wire(new MyBundle_150)\n  blob_563.field1 := 123.U\n  blob_563.field2 := true.B\n  \n  io.out := blob_563\n}"}
{"instruction": "Implement a module performing bitwise AND on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_152 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_153 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_154 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_155 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_156 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_157 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_157)\n  })\n  \n  val blob_250 = Wire(new MyBundle_157)\n  blob_250.field1 := 123.U\n  blob_250.field2 := true.B\n  \n  io.out := blob_250\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_436'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_436'\n  val v_436 = Wire(SInt(22.W))\n  \n  \n  v_436 := 0.U.asTypeOf(v_436)\n  \n\n  io.out := v_436\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_159 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_160 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_160 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_160)\n  })\n  \n  val blob_381 = Wire(new MyBundle_160)\n  blob_381.field1 := 123.U\n  blob_381.field2 := true.B\n  \n  io.out := blob_381\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_161 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_220 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_220(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_220\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(27.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_700 = Wire(Vec(5, UInt(27.W)))\n  \n  for (i <- 0 until 5) {\n    vec_700(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_700\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_163 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_164 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_165 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_165)\n  })\n  \n  val blob_863 = Wire(new MyBundle_165)\n  blob_863.field1 := 123.U\n  blob_863.field2 := true.B\n  \n  io.out := blob_863\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_275'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_166 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_275'\n  val v_275 = Wire(SInt(3.W))\n  \n  \n  v_275 := 0.U.asTypeOf(v_275)\n  \n\n  io.out := v_275\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_503'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_167 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_503'\n  val v_503 = Reg(UInt(27.W))\n  \n  \n  v_503 := 0.U.asTypeOf(v_503)\n  \n\n  io.out := v_503\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_168 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_168 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_168)\n  })\n  \n  val blob_687 = Wire(new MyBundle_168)\n  blob_687.field1 := 123.U\n  blob_687.field2 := true.B\n  \n  io.out := blob_687\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_642 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_642(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_642\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_171 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_172 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_299'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_299'\n  val v_299 = Reg(SInt(11.W))\n  \n  \n  v_299 := 0.U.asTypeOf(v_299)\n  \n\n  io.out := v_299\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_174 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_175 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_177 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_178 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_179 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_180 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_356 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_356(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_356\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_181 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_182 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_183 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_184 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_184 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_184)\n  })\n  \n  val blob_854 = Wire(new MyBundle_184)\n  blob_854.field1 := 123.U\n  blob_854.field2 := true.B\n  \n  io.out := blob_854\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_186 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_188 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_189 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_190 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_657 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_657(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_657\n}"}
{"instruction": "Implement a module performing bitwise AND on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_191 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_192 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_192)\n  })\n  \n  val blob_550 = Wire(new MyBundle_192)\n  blob_550.field1 := 123.U\n  blob_550.field2 := true.B\n  \n  io.out := blob_550\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_193 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_194 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_195 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_937 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_937(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_937\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_585 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_585(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_585\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_198 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_201 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_199 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_202 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_203 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_203)\n  })\n  \n  val blob_644 = Wire(new MyBundle_203)\n  blob_644.field1 := 123.U\n  blob_644.field2 := true.B\n  \n  io.out := blob_644\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_204 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_623'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_205 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_623'\n  val v_623 = Reg(UInt(17.W))\n  \n  \n  v_623 := 0.U.asTypeOf(v_623)\n  \n\n  io.out := v_623\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_206 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_513 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_513(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_513\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_207 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_231'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_231'\n  val v_231 = Reg(SInt(31.W))\n  \n  \n  v_231 := 0.U.asTypeOf(v_231)\n  \n\n  io.out := v_231\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_978'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_208 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_978'\n  val v_978 = Wire(SInt(7.W))\n  \n  \n  v_978 := 0.U.asTypeOf(v_978)\n  \n\n  io.out := v_978\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_210 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_210 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_210)\n  })\n  \n  val blob_102 = Wire(new MyBundle_210)\n  blob_102.field1 := 123.U\n  blob_102.field2 := true.B\n  \n  io.out := blob_102\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_212 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_213 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_214 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_122'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_122'\n  val v_122 = Reg(SInt(2.W))\n  \n  \n  v_122 := 0.U.asTypeOf(v_122)\n  \n\n  io.out := v_122\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_864'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_216 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_864'\n  val v_864 = Wire(SInt(29.W))\n  \n  \n  v_864 := 0.U.asTypeOf(v_864)\n  \n\n  io.out := v_864\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_218 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_219 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_220 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_221 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_222 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_223 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_242 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_242(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_242\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_224 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_559 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_559(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_559\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_226 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_227 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_229 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_229 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_229)\n  })\n  \n  val blob_593 = Wire(new MyBundle_229)\n  blob_593.field1 := 123.U\n  blob_593.field2 := true.B\n  \n  io.out := blob_593\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_228 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_230 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_231 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_833 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_833(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_833\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_233 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_232 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_546 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_546(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_546\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_235 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_235)\n  })\n  \n  val blob_803 = Wire(new MyBundle_235)\n  blob_803.field1 := 123.U\n  blob_803.field2 := true.B\n  \n  io.out := blob_803\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_236 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_236 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_236)\n  })\n  \n  val blob_307 = Wire(new MyBundle_236)\n  blob_307.field1 := 123.U\n  blob_307.field2 := true.B\n  \n  io.out := blob_307\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_238 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_238 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_238)\n  })\n  \n  val blob_435 = Wire(new MyBundle_238)\n  blob_435.field1 := 123.U\n  blob_435.field2 := true.B\n  \n  io.out := blob_435\n}"}
{"instruction": "Implement a module performing bitwise AND on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_237 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_239 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_241 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_118 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_118(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_118\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_242 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_210 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_210(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_210\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_752'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_243 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_752'\n  val v_752 = Reg(SInt(7.W))\n  \n  \n  v_752 := 0.U.asTypeOf(v_752)\n  \n\n  io.out := v_752\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(17.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_841 = Wire(Vec(7, UInt(17.W)))\n  \n  for (i <- 0 until 7) {\n    vec_841(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_841\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_903 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_903(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_903\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_247 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_247)\n  })\n  \n  val blob_846 = Wire(new MyBundle_247)\n  blob_846.field1 := 123.U\n  blob_846.field2 := true.B\n  \n  io.out := blob_846\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_246 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_246 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_246)\n  })\n  \n  val blob_166 = Wire(new MyBundle_246)\n  blob_166.field1 := 123.U\n  blob_166.field2 := true.B\n  \n  io.out := blob_166\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_376'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_248 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_376'\n  val v_376 = Reg(SInt(15.W))\n  \n  \n  v_376 := 0.U.asTypeOf(v_376)\n  \n\n  io.out := v_376\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_952'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_250 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_952'\n  val v_952 = Reg(UInt(32.W))\n  \n  \n  v_952 := 0.U.asTypeOf(v_952)\n  \n\n  io.out := v_952\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_714'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_251 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_714'\n  val v_714 = Wire(SInt(24.W))\n  \n  \n  v_714 := 0.U.asTypeOf(v_714)\n  \n\n  io.out := v_714\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_252 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_252)\n  })\n  \n  val blob_417 = Wire(new MyBundle_252)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Define a 29-bit UInt Wire named 'v_821'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Wire named 'v_821'\n  val v_821 = Wire(UInt(29.W))\n  \n  \n  v_821 := 0.U.asTypeOf(v_821)\n  \n\n  io.out := v_821\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_996 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_996(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_996\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_255 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_469 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_469(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_469\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_258 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_259 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_337 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_337(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_337\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_260 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_260 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_260)\n  })\n  \n  val blob_281 = Wire(new MyBundle_260)\n  blob_281.field1 := 123.U\n  blob_281.field2 := true.B\n  \n  io.out := blob_281\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_897'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_897'\n  val v_897 = Wire(SInt(13.W))\n  \n  \n  v_897 := 0.U.asTypeOf(v_897)\n  \n\n  io.out := v_897\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_262 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_262 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_262)\n  })\n  \n  val blob_990 = Wire(new MyBundle_262)\n  blob_990.field1 := 123.U\n  blob_990.field2 := true.B\n  \n  io.out := blob_990\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_264 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_263 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_922 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_922(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_922\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_265 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_265 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_265)\n  })\n  \n  val blob_804 = Wire(new MyBundle_265)\n  blob_804.field1 := 123.U\n  blob_804.field2 := true.B\n  \n  io.out := blob_804\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_266 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_266)\n  })\n  \n  val blob_805 = Wire(new MyBundle_266)\n  blob_805.field1 := 123.U\n  blob_805.field2 := true.B\n  \n  io.out := blob_805\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_223'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_268 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_223'\n  val v_223 = Reg(SInt(3.W))\n  \n  \n  v_223 := 0.U.asTypeOf(v_223)\n  \n\n  io.out := v_223\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_269 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_270 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_271 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_272 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_272 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_272)\n  })\n  \n  val blob_574 = Wire(new MyBundle_272)\n  blob_574.field1 := 123.U\n  blob_574.field2 := true.B\n  \n  io.out := blob_574\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_273 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_274 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_463'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_463'\n  val v_463 = Reg(UInt(16.W))\n  \n  \n  v_463 := 0.U.asTypeOf(v_463)\n  \n\n  io.out := v_463\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_276 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_277 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_277 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_277)\n  })\n  \n  val blob_985 = Wire(new MyBundle_277)\n  blob_985.field1 := 123.U\n  blob_985.field2 := true.B\n  \n  io.out := blob_985\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_278 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_168 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_168(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_168\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_279 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_280 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_281 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_282 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_523 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_523(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_523\n}"}
{"instruction": "Implement a module performing subtraction on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_283 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_284 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_172 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_172(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_172\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_122 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_122(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_122\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_676 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_676(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_676\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_287 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_933 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_933(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_933\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_288 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_298 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_298(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_289 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_115 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_115(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_115\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_291 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_291 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_291)\n  })\n  \n  val blob_924 = Wire(new MyBundle_291)\n  blob_924.field1 := 123.U\n  blob_924.field2 := true.B\n  \n  io.out := blob_924\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_290 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_290 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_290)\n  })\n  \n  val blob_366 = Wire(new MyBundle_290)\n  blob_366.field1 := 123.U\n  blob_366.field2 := true.B\n  \n  io.out := blob_366\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_292 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_293 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_954'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_954'\n  val v_954 = Wire(SInt(4.W))\n  \n  \n  v_954 := 0.U.asTypeOf(v_954)\n  \n\n  io.out := v_954\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_295 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_164'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_296 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_164'\n  val v_164 = Reg(SInt(22.W))\n  \n  \n  v_164 := 0.U.asTypeOf(v_164)\n  \n\n  io.out := v_164\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_297 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_326'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_299 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_326'\n  val v_326 = Wire(UInt(10.W))\n  \n  \n  v_326 := 0.U.asTypeOf(v_326)\n  \n\n  io.out := v_326\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_752'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_752'\n  val v_752 = Wire(SInt(8.W))\n  \n  \n  v_752 := 0.U.asTypeOf(v_752)\n  \n\n  io.out := v_752\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_901 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_901(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_901\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_301 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_302 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_303 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_338'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_304 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_338'\n  val v_338 = Wire(SInt(5.W))\n  \n  \n  v_338 := 0.U.asTypeOf(v_338)\n  \n\n  io.out := v_338\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_305 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_306 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_307 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_308 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 10-bit SInt Wire named 'v_239'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Wire named 'v_239'\n  val v_239 = Wire(SInt(10.W))\n  \n  \n  v_239 := 0.U.asTypeOf(v_239)\n  \n\n  io.out := v_239\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_311 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_311 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_311)\n  })\n  \n  val blob_448 = Wire(new MyBundle_311)\n  blob_448.field1 := 123.U\n  blob_448.field2 := true.B\n  \n  io.out := blob_448\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_313 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_312 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_234 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_234(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_234\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_314 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(29.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_847 = Wire(Vec(2, UInt(29.W)))\n  \n  for (i <- 0 until 2) {\n    vec_847(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_847\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_316 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_317 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_318 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_319 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_319 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_319)\n  })\n  \n  val blob_617 = Wire(new MyBundle_319)\n  blob_617.field1 := 123.U\n  blob_617.field2 := true.B\n  \n  io.out := blob_617\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_320 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_833 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_833(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_833\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_323 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_324 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_324 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_324)\n  })\n  \n  val blob_544 = Wire(new MyBundle_324)\n  blob_544.field1 := 123.U\n  blob_544.field2 := true.B\n  \n  io.out := blob_544\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_326 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_325 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_325)\n  })\n  \n  val blob_399 = Wire(new MyBundle_325)\n  blob_399.field1 := 123.U\n  blob_399.field2 := true.B\n  \n  io.out := blob_399\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_275'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_327 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_275'\n  val v_275 = Reg(SInt(16.W))\n  \n  \n  v_275 := 0.U.asTypeOf(v_275)\n  \n\n  io.out := v_275\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_328 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_329 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_842 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_842(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_842\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_330 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_642 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_642(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_642\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_331 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_332 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_332 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_332)\n  })\n  \n  val blob_728 = Wire(new MyBundle_332)\n  blob_728.field1 := 123.U\n  blob_728.field2 := true.B\n  \n  io.out := blob_728\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_333 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_335 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_335 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_335)\n  })\n  \n  val blob_871 = Wire(new MyBundle_335)\n  blob_871.field1 := 123.U\n  blob_871.field2 := true.B\n  \n  io.out := blob_871\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_890 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_890(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_890\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_337 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_337 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_337)\n  })\n  \n  val blob_631 = Wire(new MyBundle_337)\n  blob_631.field1 := 123.U\n  blob_631.field2 := true.B\n  \n  io.out := blob_631\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_338 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_338 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_338)\n  })\n  \n  val blob_367 = Wire(new MyBundle_338)\n  blob_367.field1 := 123.U\n  blob_367.field2 := true.B\n  \n  io.out := blob_367\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_339 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_340 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_626 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_626(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_626\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_341 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_188'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_188'\n  val v_188 = Reg(UInt(26.W))\n  \n  \n  v_188 := 0.U.asTypeOf(v_188)\n  \n\n  io.out := v_188\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_342 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_648 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_648(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_648\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_971'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_344 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_971'\n  val v_971 = Reg(SInt(31.W))\n  \n  \n  v_971 := 0.U.asTypeOf(v_971)\n  \n\n  io.out := v_971\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_346 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_346 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_346)\n  })\n  \n  val blob_405 = Wire(new MyBundle_346)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_345 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_441'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_441'\n  val v_441 = Wire(UInt(2.W))\n  \n  \n  v_441 := 0.U.asTypeOf(v_441)\n  \n\n  io.out := v_441\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_292'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_348 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_292'\n  val v_292 = Reg(SInt(14.W))\n  \n  \n  v_292 := 0.U.asTypeOf(v_292)\n  \n\n  io.out := v_292\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_350 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_350 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_350)\n  })\n  \n  val blob_748 = Wire(new MyBundle_350)\n  blob_748.field1 := 123.U\n  blob_748.field2 := true.B\n  \n  io.out := blob_748\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_349 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_351 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_466'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_466'\n  val v_466 = Wire(UInt(11.W))\n  \n  \n  v_466 := 0.U.asTypeOf(v_466)\n  \n\n  io.out := v_466\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_353 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_353)\n  })\n  \n  val blob_401 = Wire(new MyBundle_353)\n  blob_401.field1 := 123.U\n  blob_401.field2 := true.B\n  \n  io.out := blob_401\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(6.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_850 = Wire(Vec(8, UInt(6.W)))\n  \n  for (i <- 0 until 8) {\n    vec_850(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_850\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_355 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_171 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_171(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_171\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_358 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_357 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_357)\n  })\n  \n  val blob_134 = Wire(new MyBundle_357)\n  blob_134.field1 := 123.U\n  blob_134.field2 := true.B\n  \n  io.out := blob_134\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_359 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_359 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_359)\n  })\n  \n  val blob_171 = Wire(new MyBundle_359)\n  blob_171.field1 := 123.U\n  blob_171.field2 := true.B\n  \n  io.out := blob_171\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_360 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_747'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_361 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_747'\n  val v_747 = Reg(UInt(13.W))\n  \n  \n  v_747 := 0.U.asTypeOf(v_747)\n  \n\n  io.out := v_747\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_362 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_363 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_363)\n  })\n  \n  val blob_779 = Wire(new MyBundle_363)\n  blob_779.field1 := 123.U\n  blob_779.field2 := true.B\n  \n  io.out := blob_779\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_616 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_616(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_616\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_365 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_367 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_997 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_997(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_997\n}"}
{"instruction": "Implement a module performing bitwise AND on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_369 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_455'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_455'\n  val v_455 = Reg(UInt(21.W))\n  \n  \n  v_455 := 0.U.asTypeOf(v_455)\n  \n\n  io.out := v_455\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_370 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_370 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_370)\n  })\n  \n  val blob_877 = Wire(new MyBundle_370)\n  blob_877.field1 := 123.U\n  blob_877.field2 := true.B\n  \n  io.out := blob_877\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_963'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_963'\n  val v_963 = Wire(UInt(19.W))\n  \n  \n  v_963 := 0.U.asTypeOf(v_963)\n  \n\n  io.out := v_963\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_373 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_373)\n  })\n  \n  val blob_381 = Wire(new MyBundle_373)\n  blob_381.field1 := 123.U\n  blob_381.field2 := true.B\n  \n  io.out := blob_381\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_374 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_376 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_477 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_477(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_477\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_405'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_405'\n  val v_405 = Wire(SInt(8.W))\n  \n  \n  v_405 := 0.U.asTypeOf(v_405)\n  \n\n  io.out := v_405\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_379 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_379)\n  })\n  \n  val blob_621 = Wire(new MyBundle_379)\n  blob_621.field1 := 123.U\n  blob_621.field2 := true.B\n  \n  io.out := blob_621\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_380 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_381 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_547 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_547(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_547\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_382 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_723'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_723'\n  val v_723 = Wire(UInt(25.W))\n  \n  \n  v_723 := 0.U.asTypeOf(v_723)\n  \n\n  io.out := v_723\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_384 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_385 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_386 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_387 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_388 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_389 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_390 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_390)\n  })\n  \n  val blob_454 = Wire(new MyBundle_390)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_391 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_391)\n  })\n  \n  val blob_379 = Wire(new MyBundle_391)\n  blob_379.field1 := 123.U\n  blob_379.field2 := true.B\n  \n  io.out := blob_379\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_392 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_392 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_392)\n  })\n  \n  val blob_837 = Wire(new MyBundle_392)\n  blob_837.field1 := 123.U\n  blob_837.field2 := true.B\n  \n  io.out := blob_837\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_393 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_394 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_395 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_396 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_397 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_538'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_398 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_538'\n  val v_538 = Wire(UInt(16.W))\n  \n  \n  v_538 := 0.U.asTypeOf(v_538)\n  \n\n  io.out := v_538\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_195'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_400 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_195'\n  val v_195 = Wire(SInt(27.W))\n  \n  \n  v_195 := 0.U.asTypeOf(v_195)\n  \n\n  io.out := v_195\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_892'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_892'\n  val v_892 = Reg(UInt(26.W))\n  \n  \n  v_892 := 0.U.asTypeOf(v_892)\n  \n\n  io.out := v_892\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_609'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_609'\n  val v_609 = Wire(UInt(10.W))\n  \n  \n  v_609 := 0.U.asTypeOf(v_609)\n  \n\n  io.out := v_609\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_402 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_403 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_403 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_403)\n  })\n  \n  val blob_730 = Wire(new MyBundle_403)\n  blob_730.field1 := 123.U\n  blob_730.field2 := true.B\n  \n  io.out := blob_730\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_404 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_404)\n  })\n  \n  val blob_819 = Wire(new MyBundle_404)\n  blob_819.field1 := 123.U\n  blob_819.field2 := true.B\n  \n  io.out := blob_819\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_405 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_406 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_858 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_858(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_858\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_168 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_168(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_168\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_408 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_408)\n  })\n  \n  val blob_935 = Wire(new MyBundle_408)\n  blob_935.field1 := 123.U\n  blob_935.field2 := true.B\n  \n  io.out := blob_935\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_856'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_410 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_856'\n  val v_856 = Reg(SInt(4.W))\n  \n  \n  v_856 := 0.U.asTypeOf(v_856)\n  \n\n  io.out := v_856\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_411 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_412 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_413 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_414 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_414 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_414)\n  })\n  \n  val blob_954 = Wire(new MyBundle_414)\n  blob_954.field1 := 123.U\n  blob_954.field2 := true.B\n  \n  io.out := blob_954\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_487 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_487(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_487\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_416 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_417 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_419 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_418 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 2-bit UInt Reg named 'v_531'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Reg named 'v_531'\n  val v_531 = Reg(UInt(2.W))\n  \n  \n  v_531 := 0.U.asTypeOf(v_531)\n  \n\n  io.out := v_531\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_243 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_243(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_243\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_422 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_848 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_848(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_848\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_387 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_387(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_387\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_142 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_142(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_142\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_425 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_425 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_425)\n  })\n  \n  val blob_453 = Wire(new MyBundle_425)\n  blob_453.field1 := 123.U\n  blob_453.field2 := true.B\n  \n  io.out := blob_453\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_207'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_426 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_207'\n  val v_207 = Wire(UInt(32.W))\n  \n  \n  v_207 := 0.U.asTypeOf(v_207)\n  \n\n  io.out := v_207\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_427 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_703'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_703'\n  val v_703 = Reg(UInt(7.W))\n  \n  \n  v_703 := 0.U.asTypeOf(v_703)\n  \n\n  io.out := v_703\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_429 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_430 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_710'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_431 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_710'\n  val v_710 = Reg(UInt(4.W))\n  \n  \n  v_710 := 0.U.asTypeOf(v_710)\n  \n\n  io.out := v_710\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_433 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_435 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_437 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_437)\n  })\n  \n  val blob_857 = Wire(new MyBundle_437)\n  blob_857.field1 := 123.U\n  blob_857.field2 := true.B\n  \n  io.out := blob_857\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(29.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_215 = Wire(Vec(2, UInt(29.W)))\n  \n  for (i <- 0 until 2) {\n    vec_215(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_215\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_440 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_442 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_442 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_442)\n  })\n  \n  val blob_939 = Wire(new MyBundle_442)\n  blob_939.field1 := 123.U\n  blob_939.field2 := true.B\n  \n  io.out := blob_939\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_443 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_444 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_444)\n  })\n  \n  val blob_164 = Wire(new MyBundle_444)\n  blob_164.field1 := 123.U\n  blob_164.field2 := true.B\n  \n  io.out := blob_164\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_445 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_578 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_578(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_578\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_446 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_446 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_446)\n  })\n  \n  val blob_103 = Wire(new MyBundle_446)\n  blob_103.field1 := 123.U\n  blob_103.field2 := true.B\n  \n  io.out := blob_103\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_448 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_448)\n  })\n  \n  val blob_316 = Wire(new MyBundle_448)\n  blob_316.field1 := 123.U\n  blob_316.field2 := true.B\n  \n  io.out := blob_316\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_449 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_450 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_452 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_238 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_238(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_238\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_451 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_451)\n  })\n  \n  val blob_234 = Wire(new MyBundle_451)\n  blob_234.field1 := 123.U\n  blob_234.field2 := true.B\n  \n  io.out := blob_234\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_453 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_454 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_925 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_925(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_925\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_455 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_672'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_672'\n  val v_672 = Wire(UInt(11.W))\n  \n  \n  v_672 := 0.U.asTypeOf(v_672)\n  \n\n  io.out := v_672\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_484'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_457 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_484'\n  val v_484 = Wire(SInt(23.W))\n  \n  \n  v_484 := 0.U.asTypeOf(v_484)\n  \n\n  io.out := v_484\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_458 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_459 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_459 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_459)\n  })\n  \n  val blob_896 = Wire(new MyBundle_459)\n  blob_896.field1 := 123.U\n  blob_896.field2 := true.B\n  \n  io.out := blob_896\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_383 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_383(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_383\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_461 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_462 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_462 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_462)\n  })\n  \n  val blob_506 = Wire(new MyBundle_462)\n  blob_506.field1 := 123.U\n  blob_506.field2 := true.B\n  \n  io.out := blob_506\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_463 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_463 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_463)\n  })\n  \n  val blob_362 = Wire(new MyBundle_463)\n  blob_362.field1 := 123.U\n  blob_362.field2 := true.B\n  \n  io.out := blob_362\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_464 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_465 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_466 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_326 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_326(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_326\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_468 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_613 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_613(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_613\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_200 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_200(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_200\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_471 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_471 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_471)\n  })\n  \n  val blob_591 = Wire(new MyBundle_471)\n  blob_591.field1 := 123.U\n  blob_591.field2 := true.B\n  \n  io.out := blob_591\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_472 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_472 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_472)\n  })\n  \n  val blob_608 = Wire(new MyBundle_472)\n  blob_608.field1 := 123.U\n  blob_608.field2 := true.B\n  \n  io.out := blob_608\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_473 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_474 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_474 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_474)\n  })\n  \n  val blob_811 = Wire(new MyBundle_474)\n  blob_811.field1 := 123.U\n  blob_811.field2 := true.B\n  \n  io.out := blob_811\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_475 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_476 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_476 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_476)\n  })\n  \n  val blob_505 = Wire(new MyBundle_476)\n  blob_505.field1 := 123.U\n  blob_505.field2 := true.B\n  \n  io.out := blob_505\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_479 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_480 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_213 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_213(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_213\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_482 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_482 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_482)\n  })\n  \n  val blob_822 = Wire(new MyBundle_482)\n  blob_822.field1 := 123.U\n  blob_822.field2 := true.B\n  \n  io.out := blob_822\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_483 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_734 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_734(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_734\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_484 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_485 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(17.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_657 = Wire(Vec(7, UInt(17.W)))\n  \n  for (i <- 0 until 7) {\n    vec_657(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_657\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_486 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_486 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_486)\n  })\n  \n  val blob_613 = Wire(new MyBundle_486)\n  blob_613.field1 := 123.U\n  blob_613.field2 := true.B\n  \n  io.out := blob_613\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_487 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_123 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_123(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_123\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_488 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_489 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_489)\n  })\n  \n  val blob_237 = Wire(new MyBundle_489)\n  blob_237.field1 := 123.U\n  blob_237.field2 := true.B\n  \n  io.out := blob_237\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_490 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_491 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_492 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_493 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_494 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_207 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_207(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_207\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_495 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_989 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_989(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_989\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_496 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_496)\n  })\n  \n  val blob_414 = Wire(new MyBundle_496)\n  blob_414.field1 := 123.U\n  blob_414.field2 := true.B\n  \n  io.out := blob_414\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_497 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_498 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_498)\n  })\n  \n  val blob_813 = Wire(new MyBundle_498)\n  blob_813.field1 := 123.U\n  blob_813.field2 := true.B\n  \n  io.out := blob_813\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_500 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_499 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_499 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_499)\n  })\n  \n  val blob_814 = Wire(new MyBundle_499)\n  blob_814.field1 := 123.U\n  blob_814.field2 := true.B\n  \n  io.out := blob_814\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_501 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_556 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_556(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_556\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_502 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_504 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_504 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_504)\n  })\n  \n  val blob_658 = Wire(new MyBundle_504)\n  blob_658.field1 := 123.U\n  blob_658.field2 := true.B\n  \n  io.out := blob_658\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_505 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_507 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_508 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_341 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_341(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_341\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_509 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_510 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_510)\n  })\n  \n  val blob_490 = Wire(new MyBundle_510)\n  blob_490.field1 := 123.U\n  blob_490.field2 := true.B\n  \n  io.out := blob_490\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_823'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_511 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_823'\n  val v_823 = Wire(UInt(20.W))\n  \n  \n  v_823 := 0.U.asTypeOf(v_823)\n  \n\n  io.out := v_823\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_512 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_513 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_513 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_513)\n  })\n  \n  val blob_694 = Wire(new MyBundle_513)\n  blob_694.field1 := 123.U\n  blob_694.field2 := true.B\n  \n  io.out := blob_694\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_514 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_517 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_516 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_516)\n  })\n  \n  val blob_855 = Wire(new MyBundle_516)\n  blob_855.field1 := 123.U\n  blob_855.field2 := true.B\n  \n  io.out := blob_855\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_532'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_532'\n  val v_532 = Wire(SInt(17.W))\n  \n  \n  v_532 := 0.U.asTypeOf(v_532)\n  \n\n  io.out := v_532\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_518 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_519 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_520 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_520)\n  })\n  \n  val blob_450 = Wire(new MyBundle_520)\n  blob_450.field1 := 123.U\n  blob_450.field2 := true.B\n  \n  io.out := blob_450\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_521 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_852'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_522 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_852'\n  val v_852 = Reg(UInt(28.W))\n  \n  \n  v_852 := 0.U.asTypeOf(v_852)\n  \n\n  io.out := v_852\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_523 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_523 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_523)\n  })\n  \n  val blob_295 = Wire(new MyBundle_523)\n  blob_295.field1 := 123.U\n  blob_295.field2 := true.B\n  \n  io.out := blob_295\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_525 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_524 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_527 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_526 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_528 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_111'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_531 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_111'\n  val v_111 = Wire(SInt(8.W))\n  \n  \n  v_111 := 0.U.asTypeOf(v_111)\n  \n\n  io.out := v_111\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_533 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_103 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_103(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_103\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_532 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_532 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_532)\n  })\n  \n  val blob_679 = Wire(new MyBundle_532)\n  blob_679.field1 := 123.U\n  blob_679.field2 := true.B\n  \n  io.out := blob_679\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_535 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_536 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_538 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_538)\n  })\n  \n  val blob_471 = Wire(new MyBundle_538)\n  blob_471.field1 := 123.U\n  blob_471.field2 := true.B\n  \n  io.out := blob_471\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_537 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_203 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_203(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_203\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_539 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_541 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_910 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_910(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_910\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_540 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_542 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_542 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_542)\n  })\n  \n  val blob_895 = Wire(new MyBundle_542)\n  blob_895.field1 := 123.U\n  blob_895.field2 := true.B\n  \n  io.out := blob_895\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_543 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_543 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_543)\n  })\n  \n  val blob_663 = Wire(new MyBundle_543)\n  blob_663.field1 := 123.U\n  blob_663.field2 := true.B\n  \n  io.out := blob_663\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_544 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_544 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_544)\n  })\n  \n  val blob_615 = Wire(new MyBundle_544)\n  blob_615.field1 := 123.U\n  blob_615.field2 := true.B\n  \n  io.out := blob_615\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_585 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_585(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_585\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_546 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_102 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_102(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_102\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_547 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_547 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_547)\n  })\n  \n  val blob_950 = Wire(new MyBundle_547)\n  blob_950.field1 := 123.U\n  blob_950.field2 := true.B\n  \n  io.out := blob_950\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_548 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_548 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_548)\n  })\n  \n  val blob_927 = Wire(new MyBundle_548)\n  blob_927.field1 := 123.U\n  blob_927.field2 := true.B\n  \n  io.out := blob_927\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_550 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_817 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_817(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_817\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_638 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_638(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_638\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_551 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_551)\n  })\n  \n  val blob_647 = Wire(new MyBundle_551)\n  blob_647.field1 := 123.U\n  blob_647.field2 := true.B\n  \n  io.out := blob_647\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_553 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_553)\n  })\n  \n  val blob_705 = Wire(new MyBundle_553)\n  blob_705.field1 := 123.U\n  blob_705.field2 := true.B\n  \n  io.out := blob_705\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_945'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_554 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_945'\n  val v_945 = Wire(SInt(4.W))\n  \n  \n  v_945 := 0.U.asTypeOf(v_945)\n  \n\n  io.out := v_945\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_555 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_246 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_246(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_246\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_556 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_556 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_556)\n  })\n  \n  val blob_702 = Wire(new MyBundle_556)\n  blob_702.field1 := 123.U\n  blob_702.field2 := true.B\n  \n  io.out := blob_702\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_557 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_559 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_559)\n  })\n  \n  val blob_155 = Wire(new MyBundle_559)\n  blob_155.field1 := 123.U\n  blob_155.field2 := true.B\n  \n  io.out := blob_155\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_932'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_932'\n  val v_932 = Reg(SInt(8.W))\n  \n  \n  v_932 := 0.U.asTypeOf(v_932)\n  \n\n  io.out := v_932\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_561 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_562 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_564 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_797 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_797(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_797\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_565 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_566 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_567 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_568 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_568 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_568)\n  })\n  \n  val blob_455 = Wire(new MyBundle_568)\n  blob_455.field1 := 123.U\n  blob_455.field2 := true.B\n  \n  io.out := blob_455\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_569 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_569 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_569)\n  })\n  \n  val blob_328 = Wire(new MyBundle_569)\n  blob_328.field1 := 123.U\n  blob_328.field2 := true.B\n  \n  io.out := blob_328\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_571 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_571 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_571)\n  })\n  \n  val blob_687 = Wire(new MyBundle_571)\n  blob_687.field1 := 123.U\n  blob_687.field2 := true.B\n  \n  io.out := blob_687\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_570 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_894 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_894(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_894\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_572 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_573 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_710 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_710(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_710\n}"}
{"instruction": "Implement a module performing subtraction on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_575 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_577 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_577)\n  })\n  \n  val blob_908 = Wire(new MyBundle_577)\n  blob_908.field1 := 123.U\n  blob_908.field2 := true.B\n  \n  io.out := blob_908\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_579 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_661'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_661'\n  val v_661 = Wire(SInt(30.W))\n  \n  \n  v_661 := 0.U.asTypeOf(v_661)\n  \n\n  io.out := v_661\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_582 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_582 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_582)\n  })\n  \n  val blob_924 = Wire(new MyBundle_582)\n  blob_924.field1 := 123.U\n  blob_924.field2 := true.B\n  \n  io.out := blob_924\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_581 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(19.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_689 = Wire(Vec(7, UInt(19.W)))\n  \n  for (i <- 0 until 7) {\n    vec_689(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_689\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_584 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_585 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_586 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_587 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_588 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_589 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_589 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_589)\n  })\n  \n  val blob_659 = Wire(new MyBundle_589)\n  blob_659.field1 := 123.U\n  blob_659.field2 := true.B\n  \n  io.out := blob_659\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_852'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_590 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_852'\n  val v_852 = Wire(UInt(32.W))\n  \n  \n  v_852 := 0.U.asTypeOf(v_852)\n  \n\n  io.out := v_852\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_591 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(3.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_868 = Wire(Vec(6, UInt(3.W)))\n  \n  for (i <- 0 until 6) {\n    vec_868(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_868\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_629 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_629(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_629\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_593 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_593)\n  })\n  \n  val blob_930 = Wire(new MyBundle_593)\n  blob_930.field1 := 123.U\n  blob_930.field2 := true.B\n  \n  io.out := blob_930\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_594 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_595 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_506 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_506(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_598 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_597 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_778 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_778(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_778\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_697'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_599 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_697'\n  val v_697 = Reg(UInt(29.W))\n  \n  \n  v_697 := 0.U.asTypeOf(v_697)\n  \n\n  io.out := v_697\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_600 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_600 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_600)\n  })\n  \n  val blob_699 = Wire(new MyBundle_600)\n  blob_699.field1 := 123.U\n  blob_699.field2 := true.B\n  \n  io.out := blob_699\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_663'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_601 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_663'\n  val v_663 = Reg(UInt(31.W))\n  \n  \n  v_663 := 0.U.asTypeOf(v_663)\n  \n\n  io.out := v_663\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_602 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_602 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_602)\n  })\n  \n  val blob_272 = Wire(new MyBundle_602)\n  blob_272.field1 := 123.U\n  blob_272.field2 := true.B\n  \n  io.out := blob_272\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_603 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_603 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_603)\n  })\n  \n  val blob_456 = Wire(new MyBundle_603)\n  blob_456.field1 := 123.U\n  blob_456.field2 := true.B\n  \n  io.out := blob_456\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_604 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_605 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_606 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_693'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_693'\n  val v_693 = Reg(SInt(10.W))\n  \n  \n  v_693 := 0.U.asTypeOf(v_693)\n  \n\n  io.out := v_693\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_608 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_609 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_609)\n  })\n  \n  val blob_205 = Wire(new MyBundle_609)\n  blob_205.field1 := 123.U\n  blob_205.field2 := true.B\n  \n  io.out := blob_205\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_610 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_610 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_610)\n  })\n  \n  val blob_422 = Wire(new MyBundle_610)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_611 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_611)\n  })\n  \n  val blob_893 = Wire(new MyBundle_611)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_612 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_612 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_612)\n  })\n  \n  val blob_953 = Wire(new MyBundle_612)\n  blob_953.field1 := 123.U\n  blob_953.field2 := true.B\n  \n  io.out := blob_953\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_613 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_358 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_358(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_358\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_614 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_710 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_710(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_710\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_533 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_533(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_533\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_931 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_931(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_931\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_898'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_617 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_898'\n  val v_898 = Reg(SInt(12.W))\n  \n  \n  v_898 := 0.U.asTypeOf(v_898)\n  \n\n  io.out := v_898\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_618 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_619 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_619 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_619)\n  })\n  \n  val blob_683 = Wire(new MyBundle_619)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_620 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_621 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_621 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_621)\n  })\n  \n  val blob_897 = Wire(new MyBundle_621)\n  blob_897.field1 := 123.U\n  blob_897.field2 := true.B\n  \n  io.out := blob_897\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_623 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_623 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_623)\n  })\n  \n  val blob_452 = Wire(new MyBundle_623)\n  blob_452.field1 := 123.U\n  blob_452.field2 := true.B\n  \n  io.out := blob_452\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_622 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_622)\n  })\n  \n  val blob_747 = Wire(new MyBundle_622)\n  blob_747.field1 := 123.U\n  blob_747.field2 := true.B\n  \n  io.out := blob_747\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_624 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_625 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_626 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_626 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_626)\n  })\n  \n  val blob_134 = Wire(new MyBundle_626)\n  blob_134.field1 := 123.U\n  blob_134.field2 := true.B\n  \n  io.out := blob_134\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_627 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_228'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_628 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_228'\n  val v_228 = Reg(SInt(32.W))\n  \n  \n  v_228 := 0.U.asTypeOf(v_228)\n  \n\n  io.out := v_228\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_859 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_859(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_859\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_647'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_630 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_647'\n  val v_647 = Reg(SInt(2.W))\n  \n  \n  v_647 := 0.U.asTypeOf(v_647)\n  \n\n  io.out := v_647\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_305'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_631 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_305'\n  val v_305 = Reg(UInt(9.W))\n  \n  \n  v_305 := 0.U.asTypeOf(v_305)\n  \n\n  io.out := v_305\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_517'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_517'\n  val v_517 = Wire(UInt(5.W))\n  \n  \n  v_517 := 0.U.asTypeOf(v_517)\n  \n\n  io.out := v_517\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_633 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_976 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_976(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_976\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_634 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_990 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_990(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_990\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_635 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_635 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_635)\n  })\n  \n  val blob_716 = Wire(new MyBundle_635)\n  blob_716.field1 := 123.U\n  blob_716.field2 := true.B\n  \n  io.out := blob_716\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_636 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_736 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_736(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_736\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_638 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_637 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_639 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_640 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_641 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_137 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_137(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_137\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_731 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_731(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_731\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_561 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_561(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_646 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_645 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_647 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_648 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_648)\n  })\n  \n  val blob_812 = Wire(new MyBundle_648)\n  blob_812.field1 := 123.U\n  blob_812.field2 := true.B\n  \n  io.out := blob_812\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_611 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_611(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_611\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_518 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_518(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_518\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_651 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_652 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_652)\n  })\n  \n  val blob_940 = Wire(new MyBundle_652)\n  blob_940.field1 := 123.U\n  blob_940.field2 := true.B\n  \n  io.out := blob_940\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_655 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_991'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_991'\n  val v_991 = Wire(UInt(32.W))\n  \n  \n  v_991 := 0.U.asTypeOf(v_991)\n  \n\n  io.out := v_991\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_654 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_656 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_657 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_658 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_659 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_660 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_660 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_660)\n  })\n  \n  val blob_342 = Wire(new MyBundle_660)\n  blob_342.field1 := 123.U\n  blob_342.field2 := true.B\n  \n  io.out := blob_342\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_662 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_503'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_503'\n  val v_503 = Wire(SInt(27.W))\n  \n  \n  v_503 := 0.U.asTypeOf(v_503)\n  \n\n  io.out := v_503\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_664 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_665 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_139 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_139(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_139\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_667 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_270 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_270(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_270\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_269'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_668 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_269'\n  val v_269 = Wire(UInt(27.W))\n  \n  \n  v_269 := 0.U.asTypeOf(v_269)\n  \n\n  io.out := v_269\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_669 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_669)\n  })\n  \n  val blob_855 = Wire(new MyBundle_669)\n  blob_855.field1 := 123.U\n  blob_855.field2 := true.B\n  \n  io.out := blob_855\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_670 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_598'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_598'\n  val v_598 = Reg(SInt(31.W))\n  \n  \n  v_598 := 0.U.asTypeOf(v_598)\n  \n\n  io.out := v_598\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_672 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_673 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_783 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_783(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_783\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_676 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_382 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_382(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_382\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_675 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_301'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_301'\n  val v_301 = Wire(UInt(3.W))\n  \n  \n  v_301 := 0.U.asTypeOf(v_301)\n  \n\n  io.out := v_301\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_678 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_679 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_117'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_680 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_117'\n  val v_117 = Wire(UInt(6.W))\n  \n  \n  v_117 := 0.U.asTypeOf(v_117)\n  \n\n  io.out := v_117\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_256'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_681 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_256'\n  val v_256 = Reg(UInt(7.W))\n  \n  \n  v_256 := 0.U.asTypeOf(v_256)\n  \n\n  io.out := v_256\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_682 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_683 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_683 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_683)\n  })\n  \n  val blob_833 = Wire(new MyBundle_683)\n  blob_833.field1 := 123.U\n  blob_833.field2 := true.B\n  \n  io.out := blob_833\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_684 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_685 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_484 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_484(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_484\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_686 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_686)\n  })\n  \n  val blob_723 = Wire(new MyBundle_686)\n  blob_723.field1 := 123.U\n  blob_723.field2 := true.B\n  \n  io.out := blob_723\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_690'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_690'\n  val v_690 = Reg(UInt(4.W))\n  \n  \n  v_690 := 0.U.asTypeOf(v_690)\n  \n\n  io.out := v_690\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_688 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_688)\n  })\n  \n  val blob_884 = Wire(new MyBundle_688)\n  blob_884.field1 := 123.U\n  blob_884.field2 := true.B\n  \n  io.out := blob_884\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_689 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_445 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_445(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_445\n}"}
{"instruction": "Implement a module performing subtraction on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_690 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_692 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_980 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_980(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_980\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_691 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_693 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_280 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_280(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_280\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_694 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_694)\n  })\n  \n  val blob_732 = Wire(new MyBundle_694)\n  blob_732.field1 := 123.U\n  blob_732.field2 := true.B\n  \n  io.out := blob_732\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_795'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_795'\n  val v_795 = Wire(UInt(32.W))\n  \n  \n  v_795 := 0.U.asTypeOf(v_795)\n  \n\n  io.out := v_795\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_697 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_936 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_936(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_936\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_699 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_699 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_699)\n  })\n  \n  val blob_222 = Wire(new MyBundle_699)\n  blob_222.field1 := 123.U\n  blob_222.field2 := true.B\n  \n  io.out := blob_222\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_700 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_700 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_700)\n  })\n  \n  val blob_730 = Wire(new MyBundle_700)\n  blob_730.field1 := 123.U\n  blob_730.field2 := true.B\n  \n  io.out := blob_730\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_701 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_703 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_439 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_439(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_439\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_704 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_704 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_704)\n  })\n  \n  val blob_481 = Wire(new MyBundle_704)\n  blob_481.field1 := 123.U\n  blob_481.field2 := true.B\n  \n  io.out := blob_481\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_706 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_707 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_707)\n  })\n  \n  val blob_449 = Wire(new MyBundle_707)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_708 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_708 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_708)\n  })\n  \n  val blob_521 = Wire(new MyBundle_708)\n  blob_521.field1 := 123.U\n  blob_521.field2 := true.B\n  \n  io.out := blob_521\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_967'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_709 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_967'\n  val v_967 = Wire(UInt(13.W))\n  \n  \n  v_967 := 0.U.asTypeOf(v_967)\n  \n\n  io.out := v_967\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_710 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_711 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_712 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_713 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_713 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_713)\n  })\n  \n  val blob_440 = Wire(new MyBundle_713)\n  blob_440.field1 := 123.U\n  blob_440.field2 := true.B\n  \n  io.out := blob_440\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_714 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_715 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(22.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_570 = Wire(Vec(4, UInt(22.W)))\n  \n  for (i <- 0 until 4) {\n    vec_570(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_570\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_717 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_718 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_719 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_875 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_875(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_875\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_720 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_721 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_721)\n  })\n  \n  val blob_231 = Wire(new MyBundle_721)\n  blob_231.field1 := 123.U\n  blob_231.field2 := true.B\n  \n  io.out := blob_231\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_692'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_722 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_692'\n  val v_692 = Wire(UInt(14.W))\n  \n  \n  v_692 := 0.U.asTypeOf(v_692)\n  \n\n  io.out := v_692\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_723 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_725 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_724 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_726 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_727 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_111 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_111(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_111\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_865 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_865(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_865\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_729 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_730 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_659 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_659(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_659\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_713'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_713'\n  val v_713 = Reg(UInt(9.W))\n  \n  \n  v_713 := 0.U.asTypeOf(v_713)\n  \n\n  io.out := v_713\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_733 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_734 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_732 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_216 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_216(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_216\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_735 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_735)\n  })\n  \n  val blob_409 = Wire(new MyBundle_735)\n  blob_409.field1 := 123.U\n  blob_409.field2 := true.B\n  \n  io.out := blob_409\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_736 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_839 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_839(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_839\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_738 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_739 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_739)\n  })\n  \n  val blob_215 = Wire(new MyBundle_739)\n  blob_215.field1 := 123.U\n  blob_215.field2 := true.B\n  \n  io.out := blob_215\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_154'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_741 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_154'\n  val v_154 = Reg(UInt(8.W))\n  \n  \n  v_154 := 0.U.asTypeOf(v_154)\n  \n\n  io.out := v_154\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_740 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_254'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_254'\n  val v_254 = Wire(SInt(12.W))\n  \n  \n  v_254 := 0.U.asTypeOf(v_254)\n  \n\n  io.out := v_254\n}"}
{"instruction": "Implement a module performing bitwise OR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_743 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_744 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_105 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_105(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_105\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_746 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_746)\n  })\n  \n  val blob_577 = Wire(new MyBundle_746)\n  blob_577.field1 := 123.U\n  blob_577.field2 := true.B\n  \n  io.out := blob_577\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_747 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_747 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_747)\n  })\n  \n  val blob_386 = Wire(new MyBundle_747)\n  blob_386.field1 := 123.U\n  blob_386.field2 := true.B\n  \n  io.out := blob_386\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_749 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_713 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_713(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_713\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_748 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_750 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_750)\n  })\n  \n  val blob_923 = Wire(new MyBundle_750)\n  blob_923.field1 := 123.U\n  blob_923.field2 := true.B\n  \n  io.out := blob_923\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_751 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_751 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_751)\n  })\n  \n  val blob_175 = Wire(new MyBundle_751)\n  blob_175.field1 := 123.U\n  blob_175.field2 := true.B\n  \n  io.out := blob_175\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_753 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_755 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_755)\n  })\n  \n  val blob_966 = Wire(new MyBundle_755)\n  blob_966.field1 := 123.U\n  blob_966.field2 := true.B\n  \n  io.out := blob_966\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_758 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_112'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_757 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_112'\n  val v_112 = Wire(UInt(27.W))\n  \n  \n  v_112 := 0.U.asTypeOf(v_112)\n  \n\n  io.out := v_112\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_759 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_973'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_760 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_973'\n  val v_973 = Wire(SInt(29.W))\n  \n  \n  v_973 := 0.U.asTypeOf(v_973)\n  \n\n  io.out := v_973\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_761 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(23.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_811 = Wire(Vec(3, UInt(23.W)))\n  \n  for (i <- 0 until 3) {\n    vec_811(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_811\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_763 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_763 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_763)\n  })\n  \n  val blob_671 = Wire(new MyBundle_763)\n  blob_671.field1 := 123.U\n  blob_671.field2 := true.B\n  \n  io.out := blob_671\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_764 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_766 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_468 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_468(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_468\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_767 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_768 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_575 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_575(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_575\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_769 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_770 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_771 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_772 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_772)\n  })\n  \n  val blob_343 = Wire(new MyBundle_772)\n  blob_343.field1 := 123.U\n  blob_343.field2 := true.B\n  \n  io.out := blob_343\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_774 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_310 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_310(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_310\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_643'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_775 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_643'\n  val v_643 = Wire(SInt(21.W))\n  \n  \n  v_643 := 0.U.asTypeOf(v_643)\n  \n\n  io.out := v_643\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_776 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_777 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_777)\n  })\n  \n  val blob_408 = Wire(new MyBundle_777)\n  blob_408.field1 := 123.U\n  blob_408.field2 := true.B\n  \n  io.out := blob_408\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_778 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_257 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_257(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_257\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_780 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_780 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_780)\n  })\n  \n  val blob_987 = Wire(new MyBundle_780)\n  blob_987.field1 := 123.U\n  blob_987.field2 := true.B\n  \n  io.out := blob_987\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_325'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_781 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_325'\n  val v_325 = Wire(UInt(14.W))\n  \n  \n  v_325 := 0.U.asTypeOf(v_325)\n  \n\n  io.out := v_325\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_782 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_729'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_729'\n  val v_729 = Reg(UInt(10.W))\n  \n  \n  v_729 := 0.U.asTypeOf(v_729)\n  \n\n  io.out := v_729\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_784 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(22.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_369 = Wire(Vec(4, UInt(22.W)))\n  \n  for (i <- 0 until 4) {\n    vec_369(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_369\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_243'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_243'\n  val v_243 = Wire(SInt(11.W))\n  \n  \n  v_243 := 0.U.asTypeOf(v_243)\n  \n\n  io.out := v_243\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_787 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_787 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_787)\n  })\n  \n  val blob_737 = Wire(new MyBundle_787)\n  blob_737.field1 := 123.U\n  blob_737.field2 := true.B\n  \n  io.out := blob_737\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_788 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_789 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_789)\n  })\n  \n  val blob_995 = Wire(new MyBundle_789)\n  blob_995.field1 := 123.U\n  blob_995.field2 := true.B\n  \n  io.out := blob_995\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_125'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_125'\n  val v_125 = Wire(UInt(24.W))\n  \n  \n  v_125 := 0.U.asTypeOf(v_125)\n  \n\n  io.out := v_125\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_791 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_792 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_902 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_902(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_902\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_794 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_795 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_843 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_843(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_843\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_796 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_797 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_798 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_799 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_457 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_457(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_457\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_801 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_802 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_802)\n  })\n  \n  val blob_919 = Wire(new MyBundle_802)\n  blob_919.field1 := 123.U\n  blob_919.field2 := true.B\n  \n  io.out := blob_919\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_803 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_805 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_805)\n  })\n  \n  val blob_103 = Wire(new MyBundle_805)\n  blob_103.field1 := 123.U\n  blob_103.field2 := true.B\n  \n  io.out := blob_103\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_276 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_276(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_276\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_806 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_807 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_164 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_164(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_164\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_809 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_810 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_810)\n  })\n  \n  val blob_418 = Wire(new MyBundle_810)\n  blob_418.field1 := 123.U\n  blob_418.field2 := true.B\n  \n  io.out := blob_418\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_811 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_811)\n  })\n  \n  val blob_231 = Wire(new MyBundle_811)\n  blob_231.field1 := 123.U\n  blob_231.field2 := true.B\n  \n  io.out := blob_231\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_812 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_812)\n  })\n  \n  val blob_660 = Wire(new MyBundle_812)\n  blob_660.field1 := 123.U\n  blob_660.field2 := true.B\n  \n  io.out := blob_660\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_120 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_120(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_120\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_814 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_815 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_742 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_742(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_742\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_817 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_965'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_965'\n  val v_965 = Wire(UInt(6.W))\n  \n  \n  v_965 := 0.U.asTypeOf(v_965)\n  \n\n  io.out := v_965\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_819 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_205 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_205(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_205\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_271'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_271'\n  val v_271 = Reg(SInt(12.W))\n  \n  \n  v_271 := 0.U.asTypeOf(v_271)\n  \n\n  io.out := v_271\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_821 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_823 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_824 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_824)\n  })\n  \n  val blob_910 = Wire(new MyBundle_824)\n  blob_910.field1 := 123.U\n  blob_910.field2 := true.B\n  \n  io.out := blob_910\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_825 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_825)\n  })\n  \n  val blob_368 = Wire(new MyBundle_825)\n  blob_368.field1 := 123.U\n  blob_368.field2 := true.B\n  \n  io.out := blob_368\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_774'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_826 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_774'\n  val v_774 = Wire(UInt(32.W))\n  \n  \n  v_774 := 0.U.asTypeOf(v_774)\n  \n\n  io.out := v_774\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_702'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_702'\n  val v_702 = Wire(SInt(17.W))\n  \n  \n  v_702 := 0.U.asTypeOf(v_702)\n  \n\n  io.out := v_702\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_828 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_828 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_828)\n  })\n  \n  val blob_417 = Wire(new MyBundle_828)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_829 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_830 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_977 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_977(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_977\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_831 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_832 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_169 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_169(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_169\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_834 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_835 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_836 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_836 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_836)\n  })\n  \n  val blob_318 = Wire(new MyBundle_836)\n  blob_318.field1 := 123.U\n  blob_318.field2 := true.B\n  \n  io.out := blob_318\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_837 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_838 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_839 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_840 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_841 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 9-bit UInt Wire named 'v_164'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_842 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Wire named 'v_164'\n  val v_164 = Wire(UInt(9.W))\n  \n  \n  v_164 := 0.U.asTypeOf(v_164)\n  \n\n  io.out := v_164\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_843 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_843 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_843)\n  })\n  \n  val blob_463 = Wire(new MyBundle_843)\n  blob_463.field1 := 123.U\n  blob_463.field2 := true.B\n  \n  io.out := blob_463\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_844 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_363'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_845 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_363'\n  val v_363 = Reg(SInt(9.W))\n  \n  \n  v_363 := 0.U.asTypeOf(v_363)\n  \n\n  io.out := v_363\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_465'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_846 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_465'\n  val v_465 = Reg(UInt(32.W))\n  \n  \n  v_465 := 0.U.asTypeOf(v_465)\n  \n\n  io.out := v_465\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_847 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_313 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_313(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_313\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_849 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_848 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_718'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_850 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_718'\n  val v_718 = Wire(UInt(16.W))\n  \n  \n  v_718 := 0.U.asTypeOf(v_718)\n  \n\n  io.out := v_718\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_479'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_479'\n  val v_479 = Wire(SInt(30.W))\n  \n  \n  v_479 := 0.U.asTypeOf(v_479)\n  \n\n  io.out := v_479\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_853 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_853 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_853)\n  })\n  \n  val blob_488 = Wire(new MyBundle_853)\n  blob_488.field1 := 123.U\n  blob_488.field2 := true.B\n  \n  io.out := blob_488\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_855 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_854 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_714 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_714(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_714\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_856 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_856 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_856)\n  })\n  \n  val blob_524 = Wire(new MyBundle_856)\n  blob_524.field1 := 123.U\n  blob_524.field2 := true.B\n  \n  io.out := blob_524\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_857 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_859 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_860 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_861 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_862 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_864 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_222'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_222'\n  val v_222 = Reg(UInt(7.W))\n  \n  \n  v_222 := 0.U.asTypeOf(v_222)\n  \n\n  io.out := v_222\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_866 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_721 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_721(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_721\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_865 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_867 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_324 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_324(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_324\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_868 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_868 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_868)\n  })\n  \n  val blob_255 = Wire(new MyBundle_868)\n  blob_255.field1 := 123.U\n  blob_255.field2 := true.B\n  \n  io.out := blob_255\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_869 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_355 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_355(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_355\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_870 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_870 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_870)\n  })\n  \n  val blob_989 = Wire(new MyBundle_870)\n  blob_989.field1 := 123.U\n  blob_989.field2 := true.B\n  \n  io.out := blob_989\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_871 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_697 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_697(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_697\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_872 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_872 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_872)\n  })\n  \n  val blob_242 = Wire(new MyBundle_872)\n  blob_242.field1 := 123.U\n  blob_242.field2 := true.B\n  \n  io.out := blob_242\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_807'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_873 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_807'\n  val v_807 = Reg(UInt(25.W))\n  \n  \n  v_807 := 0.U.asTypeOf(v_807)\n  \n\n  io.out := v_807\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_874 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_874 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_874)\n  })\n  \n  val blob_369 = Wire(new MyBundle_874)\n  blob_369.field1 := 123.U\n  blob_369.field2 := true.B\n  \n  io.out := blob_369\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_607'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_875 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_607'\n  val v_607 = Reg(SInt(2.W))\n  \n  \n  v_607 := 0.U.asTypeOf(v_607)\n  \n\n  io.out := v_607\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_876 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_878 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_877 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_879 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_879 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_879)\n  })\n  \n  val blob_118 = Wire(new MyBundle_879)\n  blob_118.field1 := 123.U\n  blob_118.field2 := true.B\n  \n  io.out := blob_118\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_880 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_882 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_882 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_882)\n  })\n  \n  val blob_606 = Wire(new MyBundle_882)\n  blob_606.field1 := 123.U\n  blob_606.field2 := true.B\n  \n  io.out := blob_606\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_883 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_884 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_887 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_562'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_886 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_562'\n  val v_562 = Reg(UInt(19.W))\n  \n  \n  v_562 := 0.U.asTypeOf(v_562)\n  \n\n  io.out := v_562\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_885 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_833 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_833(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_833\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_888 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_889 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_890 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_890)\n  })\n  \n  val blob_944 = Wire(new MyBundle_890)\n  blob_944.field1 := 123.U\n  blob_944.field2 := true.B\n  \n  io.out := blob_944\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_891 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_891 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_891)\n  })\n  \n  val blob_120 = Wire(new MyBundle_891)\n  blob_120.field1 := 123.U\n  blob_120.field2 := true.B\n  \n  io.out := blob_120\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_892 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_892 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_892)\n  })\n  \n  val blob_639 = Wire(new MyBundle_892)\n  blob_639.field1 := 123.U\n  blob_639.field2 := true.B\n  \n  io.out := blob_639\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_893 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_895 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_894 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_206 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_206(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_206\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_457 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_457(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_457\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_887 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_887(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_887\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_898 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_899 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_425 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_425(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_425\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_901 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_901 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_901)\n  })\n  \n  val blob_391 = Wire(new MyBundle_901)\n  blob_391.field1 := 123.U\n  blob_391.field2 := true.B\n  \n  io.out := blob_391\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_902 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_688 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_688(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_688\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_903 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_906 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_905 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_904 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_503 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_503(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_503\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_907 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_146 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_146(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_146\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_908 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_771 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_771(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_771\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_910 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_911 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_832 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_832(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_832\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_912 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_912 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_912)\n  })\n  \n  val blob_212 = Wire(new MyBundle_912)\n  blob_212.field1 := 123.U\n  blob_212.field2 := true.B\n  \n  io.out := blob_212\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_121'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_914 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_121'\n  val v_121 = Reg(SInt(13.W))\n  \n  \n  v_121 := 0.U.asTypeOf(v_121)\n  \n\n  io.out := v_121\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_913 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_913 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_913)\n  })\n  \n  val blob_703 = Wire(new MyBundle_913)\n  blob_703.field1 := 123.U\n  blob_703.field2 := true.B\n  \n  io.out := blob_703\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_915 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_915 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_915)\n  })\n  \n  val blob_761 = Wire(new MyBundle_915)\n  blob_761.field1 := 123.U\n  blob_761.field2 := true.B\n  \n  io.out := blob_761\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_916 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_917 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_918 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_919 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_920 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_922 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_922 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_922)\n  })\n  \n  val blob_817 = Wire(new MyBundle_922)\n  blob_817.field1 := 123.U\n  blob_817.field2 := true.B\n  \n  io.out := blob_817\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_247 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_247(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_247\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_923 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_480 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_480(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_480\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_924 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_925 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_925 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_925)\n  })\n  \n  val blob_801 = Wire(new MyBundle_925)\n  blob_801.field1 := 123.U\n  blob_801.field2 := true.B\n  \n  io.out := blob_801\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_926 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_926)\n  })\n  \n  val blob_501 = Wire(new MyBundle_926)\n  blob_501.field1 := 123.U\n  blob_501.field2 := true.B\n  \n  io.out := blob_501\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_930 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_929 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_391 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_391(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_391\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_698'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_928 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_698'\n  val v_698 = Wire(UInt(16.W))\n  \n  \n  v_698 := 0.U.asTypeOf(v_698)\n  \n\n  io.out := v_698\n}"}
{"instruction": "Implement a module performing subtraction on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_932 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_934 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_933 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_933 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_933)\n  })\n  \n  val blob_487 = Wire(new MyBundle_933)\n  blob_487.field1 := 123.U\n  blob_487.field2 := true.B\n  \n  io.out := blob_487\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_935 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_936 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_936)\n  })\n  \n  val blob_145 = Wire(new MyBundle_936)\n  blob_145.field1 := 123.U\n  blob_145.field2 := true.B\n  \n  io.out := blob_145\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_545'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_937 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_545'\n  val v_545 = Reg(SInt(2.W))\n  \n  \n  v_545 := 0.U.asTypeOf(v_545)\n  \n\n  io.out := v_545\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_697'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_697'\n  val v_697 = Reg(UInt(4.W))\n  \n  \n  v_697 := 0.U.asTypeOf(v_697)\n  \n\n  io.out := v_697\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_939 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(32.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_695 = Wire(Vec(8, UInt(32.W)))\n  \n  for (i <- 0 until 8) {\n    vec_695(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_695\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_144'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_144'\n  val v_144 = Wire(UInt(23.W))\n  \n  \n  v_144 := 0.U.asTypeOf(v_144)\n  \n\n  io.out := v_144\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_941 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_474 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_474(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_474\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_943 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_944 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_946 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_947 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_947)\n  })\n  \n  val blob_746 = Wire(new MyBundle_947)\n  blob_746.field1 := 123.U\n  blob_746.field2 := true.B\n  \n  io.out := blob_746\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_227'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_227'\n  val v_227 = Wire(UInt(19.W))\n  \n  \n  v_227 := 0.U.asTypeOf(v_227)\n  \n\n  io.out := v_227\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_949 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_950 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_603 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_603(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_603\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_951 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_952 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_959'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_953 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_959'\n  val v_959 = Wire(UInt(25.W))\n  \n  \n  v_959 := 0.U.asTypeOf(v_959)\n  \n\n  io.out := v_959\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_954 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_955 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_956 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_956 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_956)\n  })\n  \n  val blob_871 = Wire(new MyBundle_956)\n  blob_871.field1 := 123.U\n  blob_871.field2 := true.B\n  \n  io.out := blob_871\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_585'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_585'\n  val v_585 = Wire(UInt(21.W))\n  \n  \n  v_585 := 0.U.asTypeOf(v_585)\n  \n\n  io.out := v_585\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_574'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_958 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_574'\n  val v_574 = Wire(SInt(20.W))\n  \n  \n  v_574 := 0.U.asTypeOf(v_574)\n  \n\n  io.out := v_574\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_959 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_656 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_656(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_656\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_960 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_961 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_962 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_964 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_688 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_688(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_688\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_236'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_965 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_236'\n  val v_236 = Wire(SInt(24.W))\n  \n  \n  v_236 := 0.U.asTypeOf(v_236)\n  \n\n  io.out := v_236\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_966 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_967 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_968 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_968)\n  })\n  \n  val blob_658 = Wire(new MyBundle_968)\n  blob_658.field1 := 123.U\n  blob_658.field2 := true.B\n  \n  io.out := blob_658\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_970 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_909 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_909(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_909\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_971 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_971 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_971)\n  })\n  \n  val blob_704 = Wire(new MyBundle_971)\n  blob_704.field1 := 123.U\n  blob_704.field2 := true.B\n  \n  io.out := blob_704\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_969 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_494 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_494(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_494\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_973 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_973)\n  })\n  \n  val blob_230 = Wire(new MyBundle_973)\n  blob_230.field1 := 123.U\n  blob_230.field2 := true.B\n  \n  io.out := blob_230\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_151'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_974 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_151'\n  val v_151 = Reg(UInt(4.W))\n  \n  \n  v_151 := 0.U.asTypeOf(v_151)\n  \n\n  io.out := v_151\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_679'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_979 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_679'\n  val v_679 = Reg(UInt(4.W))\n  \n  \n  v_679 := 0.U.asTypeOf(v_679)\n  \n\n  io.out := v_679\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_489 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_489(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_489\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_977 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_978 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_978)\n  })\n  \n  val blob_788 = Wire(new MyBundle_978)\n  blob_788.field1 := 123.U\n  blob_788.field2 := true.B\n  \n  io.out := blob_788\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_980 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_981 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_668 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_668(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_668\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_983 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_983 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_983)\n  })\n  \n  val blob_186 = Wire(new MyBundle_983)\n  blob_186.field1 := 123.U\n  blob_186.field2 := true.B\n  \n  io.out := blob_186\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_136'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_136'\n  val v_136 = Reg(UInt(14.W))\n  \n  \n  v_136 := 0.U.asTypeOf(v_136)\n  \n\n  io.out := v_136\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_256'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_985 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_256'\n  val v_256 = Wire(UInt(16.W))\n  \n  \n  v_256 := 0.U.asTypeOf(v_256)\n  \n\n  io.out := v_256\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_984 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_988 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_989 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_989)\n  })\n  \n  val blob_420 = Wire(new MyBundle_989)\n  blob_420.field1 := 123.U\n  blob_420.field2 := true.B\n  \n  io.out := blob_420\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_990 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_991 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_180'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_992 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_180'\n  val v_180 = Wire(SInt(17.W))\n  \n  \n  v_180 := 0.U.asTypeOf(v_180)\n  \n\n  io.out := v_180\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_388'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_993 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_388'\n  val v_388 = Wire(SInt(25.W))\n  \n  \n  v_388 := 0.U.asTypeOf(v_388)\n  \n\n  io.out := v_388\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_995 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_564 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_564(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_564\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_581 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_581(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_581\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_997 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_836 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_836(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_836\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_996 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_822 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_822(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_822\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_998 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_999 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_999)\n  })\n  \n  val blob_347 = Wire(new MyBundle_999)\n  blob_347.field1 := 123.U\n  blob_347.field2 := true.B\n  \n  io.out := blob_347\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_1000 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_387 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_387(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_387\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_844'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_1001 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_844'\n  val v_844 = Wire(UInt(7.W))\n  \n  \n  v_844 := 0.U.asTypeOf(v_844)\n  \n\n  io.out := v_844\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1002 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_716 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_716(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_716\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1003 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1003 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1003)\n  })\n  \n  val blob_860 = Wire(new MyBundle_1003)\n  blob_860.field1 := 123.U\n  blob_860.field2 := true.B\n  \n  io.out := blob_860\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1004 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(22.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_319 = Wire(Vec(2, UInt(22.W)))\n  \n  for (i <- 0 until 2) {\n    vec_319(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_319\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1005 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1005 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1005)\n  })\n  \n  val blob_549 = Wire(new MyBundle_1005)\n  blob_549.field1 := 123.U\n  blob_549.field2 := true.B\n  \n  io.out := blob_549\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1006 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1006)\n  })\n  \n  val blob_636 = Wire(new MyBundle_1006)\n  blob_636.field1 := 123.U\n  blob_636.field2 := true.B\n  \n  io.out := blob_636\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1007 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_1008 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1009 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1009)\n  })\n  \n  val blob_399 = Wire(new MyBundle_1009)\n  blob_399.field1 := 123.U\n  blob_399.field2 := true.B\n  \n  io.out := blob_399\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_1011 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_1012 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1013 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1014 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1014)\n  })\n  \n  val blob_833 = Wire(new MyBundle_1014)\n  blob_833.field1 := 123.U\n  blob_833.field2 := true.B\n  \n  io.out := blob_833\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1015 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1016 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_353 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_353(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_353\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_1017 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_1018 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_826'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1019 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_826'\n  val v_826 = Wire(UInt(26.W))\n  \n  \n  v_826 := 0.U.asTypeOf(v_826)\n  \n\n  io.out := v_826\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_908'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_1020 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_908'\n  val v_908 = Wire(SInt(20.W))\n  \n  \n  v_908 := 0.U.asTypeOf(v_908)\n  \n\n  io.out := v_908\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_1021 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_711'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_1022 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_711'\n  val v_711 = Reg(SInt(28.W))\n  \n  \n  v_711 := 0.U.asTypeOf(v_711)\n  \n\n  io.out := v_711\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_809 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_809(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_809\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1024 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_146 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_146(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_146\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_315 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_315(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_315\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1027 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_570 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_570(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_570\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_941'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_1026 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_941'\n  val v_941 = Wire(UInt(11.W))\n  \n  \n  v_941 := 0.U.asTypeOf(v_941)\n  \n\n  io.out := v_941\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1028 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_426 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_426(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_426\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_1029 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_312 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_312(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_312\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1030 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1030)\n  })\n  \n  val blob_490 = Wire(new MyBundle_1030)\n  blob_490.field1 := 123.U\n  blob_490.field2 := true.B\n  \n  io.out := blob_490\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1031 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1032 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1032 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1032)\n  })\n  \n  val blob_775 = Wire(new MyBundle_1032)\n  blob_775.field1 := 123.U\n  blob_775.field2 := true.B\n  \n  io.out := blob_775\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_496'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_1033 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_496'\n  val v_496 = Reg(UInt(13.W))\n  \n  \n  v_496 := 0.U.asTypeOf(v_496)\n  \n\n  io.out := v_496\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_1034 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_1036 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_1037 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1038 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_1038 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1038)\n  })\n  \n  val blob_131 = Wire(new MyBundle_1038)\n  blob_131.field1 := 123.U\n  blob_131.field2 := true.B\n  \n  io.out := blob_131\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1039 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1039 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1039)\n  })\n  \n  val blob_449 = Wire(new MyBundle_1039)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1041 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1040 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_600 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_600(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_600\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1042 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_664 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_664(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_664\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1043 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1044 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_954 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_954(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_954\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1045 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1047 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1047 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1047)\n  })\n  \n  val blob_249 = Wire(new MyBundle_1047)\n  blob_249.field1 := 123.U\n  blob_249.field2 := true.B\n  \n  io.out := blob_249\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1046 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_190 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_190(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_190\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_1048 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_1049 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1050 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_921 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_921(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_921\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1051 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_940 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_940(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_940\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1052 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1053 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1053 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1053)\n  })\n  \n  val blob_389 = Wire(new MyBundle_1053)\n  blob_389.field1 := 123.U\n  blob_389.field2 := true.B\n  \n  io.out := blob_389\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_522 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_522(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_522\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1054 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(13.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_461 = Wire(Vec(4, UInt(13.W)))\n  \n  for (i <- 0 until 4) {\n    vec_461(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_1056 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_369 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_369(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_369\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1057 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1057 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1057)\n  })\n  \n  val blob_850 = Wire(new MyBundle_1057)\n  blob_850.field1 := 123.U\n  blob_850.field2 := true.B\n  \n  io.out := blob_850\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1058 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_1060 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_1061 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_601 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_601(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_601\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1062 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1064 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1063 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_1066 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_221 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_221(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_221\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1068 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1068)\n  })\n  \n  val blob_878 = Wire(new MyBundle_1068)\n  blob_878.field1 := 123.U\n  blob_878.field2 := true.B\n  \n  io.out := blob_878\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1069 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_1070 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_1071 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_904'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_1073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_904'\n  val v_904 = Reg(UInt(24.W))\n  \n  \n  v_904 := 0.U.asTypeOf(v_904)\n  \n\n  io.out := v_904\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1072 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1075 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_989 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_989(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_989\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1076 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1076 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1076)\n  })\n  \n  val blob_221 = Wire(new MyBundle_1076)\n  blob_221.field1 := 123.U\n  blob_221.field2 := true.B\n  \n  io.out := blob_221\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_1077 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1078 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_100 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_100(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_100\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_1079 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_1081 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1080 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_100 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_100(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_100\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_1082 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_1084 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1085 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(12.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_346 = Wire(Vec(5, UInt(12.W)))\n  \n  for (i <- 0 until 5) {\n    vec_346(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_346\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_831'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1086 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_831'\n  val v_831 = Reg(UInt(7.W))\n  \n  \n  v_831 := 0.U.asTypeOf(v_831)\n  \n\n  io.out := v_831\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1087 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_1088 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(20.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_709 = Wire(Vec(6, UInt(20.W)))\n  \n  for (i <- 0 until 6) {\n    vec_709(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_709\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1089 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_1090 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1094 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_997'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_1093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_997'\n  val v_997 = Reg(SInt(11.W))\n  \n  \n  v_997 := 0.U.asTypeOf(v_997)\n  \n\n  io.out := v_997\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1095 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_1095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1095)\n  })\n  \n  val blob_238 = Wire(new MyBundle_1095)\n  blob_238.field1 := 123.U\n  blob_238.field2 := true.B\n  \n  io.out := blob_238\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1096 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_1096 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1096)\n  })\n  \n  val blob_893 = Wire(new MyBundle_1096)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1097 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1097 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1097)\n  })\n  \n  val blob_941 = Wire(new MyBundle_1097)\n  blob_941.field1 := 123.U\n  blob_941.field2 := true.B\n  \n  io.out := blob_941\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_544'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_1098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_544'\n  val v_544 = Wire(UInt(16.W))\n  \n  \n  v_544 := 0.U.asTypeOf(v_544)\n  \n\n  io.out := v_544\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1099 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_612'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_1100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_612'\n  val v_612 = Wire(SInt(8.W))\n  \n  \n  v_612 := 0.U.asTypeOf(v_612)\n  \n\n  io.out := v_612\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1101 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1102 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_189 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_189(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_189\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_1104 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1103 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1103)\n  })\n  \n  val blob_258 = Wire(new MyBundle_1103)\n  blob_258.field1 := 123.U\n  blob_258.field2 := true.B\n  \n  io.out := blob_258\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_425'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_1106 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_425'\n  val v_425 = Reg(SInt(25.W))\n  \n  \n  v_425 := 0.U.asTypeOf(v_425)\n  \n\n  io.out := v_425\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1105 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1107 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_869 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_869(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_869\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1108 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_128 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_128(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_128\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_1109 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1110 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1110)\n  })\n  \n  val blob_443 = Wire(new MyBundle_1110)\n  blob_443.field1 := 123.U\n  blob_443.field2 := true.B\n  \n  io.out := blob_443\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1113 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1113)\n  })\n  \n  val blob_982 = Wire(new MyBundle_1113)\n  blob_982.field1 := 123.U\n  blob_982.field2 := true.B\n  \n  io.out := blob_982\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1114 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_720 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_720(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_720\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_1116 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_1117 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1119 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1120 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1120)\n  })\n  \n  val blob_545 = Wire(new MyBundle_1120)\n  blob_545.field1 := 123.U\n  blob_545.field2 := true.B\n  \n  io.out := blob_545\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1121 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_652 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_652(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_652\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_1122 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_518 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_518(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_518\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_311'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_1124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_311'\n  val v_311 = Wire(UInt(14.W))\n  \n  \n  v_311 := 0.U.asTypeOf(v_311)\n  \n\n  io.out := v_311\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1125 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_964 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_964(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_964\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_691'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_1126 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_691'\n  val v_691 = Wire(SInt(30.W))\n  \n  \n  v_691 := 0.U.asTypeOf(v_691)\n  \n\n  io.out := v_691\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1127 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1128 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1130 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1130 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1130)\n  })\n  \n  val blob_336 = Wire(new MyBundle_1130)\n  blob_336.field1 := 123.U\n  blob_336.field2 := true.B\n  \n  io.out := blob_336\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1131 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_1132 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1133 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_822'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_1134 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_822'\n  val v_822 = Reg(SInt(18.W))\n  \n  \n  v_822 := 0.U.asTypeOf(v_822)\n  \n\n  io.out := v_822\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1136 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_1136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1136)\n  })\n  \n  val blob_589 = Wire(new MyBundle_1136)\n  blob_589.field1 := 123.U\n  blob_589.field2 := true.B\n  \n  io.out := blob_589\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_378 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_378(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_378\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_1137 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_542 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_542(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_542\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1138 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_428 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_428(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_428\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1139 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1140 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_914 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_914(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_914\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1142 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_969'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_1144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_969'\n  val v_969 = Reg(UInt(9.W))\n  \n  \n  v_969 := 0.U.asTypeOf(v_969)\n  \n\n  io.out := v_969\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1145 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_1146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_948 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_948(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_948\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1147 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1148 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1148 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1148)\n  })\n  \n  val blob_420 = Wire(new MyBundle_1148)\n  blob_420.field1 := 123.U\n  blob_420.field2 := true.B\n  \n  io.out := blob_420\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(20.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_257 = Wire(Vec(6, UInt(20.W)))\n  \n  for (i <- 0 until 6) {\n    vec_257(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_257\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_267 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_267(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_267\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_655'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_1152 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_655'\n  val v_655 = Wire(SInt(12.W))\n  \n  \n  v_655 := 0.U.asTypeOf(v_655)\n  \n\n  io.out := v_655\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1153 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1154 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1155 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1155)\n  })\n  \n  val blob_553 = Wire(new MyBundle_1155)\n  blob_553.field1 := 123.U\n  blob_553.field2 := true.B\n  \n  io.out := blob_553\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1156 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_1156 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1156)\n  })\n  \n  val blob_155 = Wire(new MyBundle_1156)\n  blob_155.field1 := 123.U\n  blob_155.field2 := true.B\n  \n  io.out := blob_155\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1157 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1157)\n  })\n  \n  val blob_768 = Wire(new MyBundle_1157)\n  blob_768.field1 := 123.U\n  blob_768.field2 := true.B\n  \n  io.out := blob_768\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_152 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_152(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_152\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1159 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_928 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_928(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_928\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1160 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_348 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_348(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_348\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1161 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1163 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_1164 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_667'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_1165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_667'\n  val v_667 = Wire(SInt(25.W))\n  \n  \n  v_667 := 0.U.asTypeOf(v_667)\n  \n\n  io.out := v_667\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1167 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1166 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_293'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_1168 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_293'\n  val v_293 = Reg(UInt(13.W))\n  \n  \n  v_293 := 0.U.asTypeOf(v_293)\n  \n\n  io.out := v_293\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1169 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_583 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_583(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_583\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_123 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_123(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_123\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1171 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_1172 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_761 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_761(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_761\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1174 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_1175 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_1176 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_703 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_703(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_703\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1177 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1178 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(32.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_779 = Wire(Vec(8, UInt(32.W)))\n  \n  for (i <- 0 until 8) {\n    vec_779(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_779\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1179 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1180 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1181 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1181 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1181)\n  })\n  \n  val blob_709 = Wire(new MyBundle_1181)\n  blob_709.field1 := 123.U\n  blob_709.field2 := true.B\n  \n  io.out := blob_709\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_1182 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 15-bit SInt Wire named 'v_974'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1183 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Wire named 'v_974'\n  val v_974 = Wire(SInt(15.W))\n  \n  \n  v_974 := 0.U.asTypeOf(v_974)\n  \n\n  io.out := v_974\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_921'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_1184 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_921'\n  val v_921 = Wire(UInt(4.W))\n  \n  \n  v_921 := 0.U.asTypeOf(v_921)\n  \n\n  io.out := v_921\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_520'\n  val v_520 = Wire(SInt(13.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_1186 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1187 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1188 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_1189 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_1190 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1191 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1191)\n  })\n  \n  val blob_956 = Wire(new MyBundle_1191)\n  blob_956.field1 := 123.U\n  blob_956.field2 := true.B\n  \n  io.out := blob_956\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_101 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_101(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_101\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1193 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_424 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_424(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_424\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_1194 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_665'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_665'\n  val v_665 = Reg(UInt(9.W))\n  \n  \n  v_665 := 0.U.asTypeOf(v_665)\n  \n\n  io.out := v_665\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1197 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_1197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1197)\n  })\n  \n  val blob_819 = Wire(new MyBundle_1197)\n  blob_819.field1 := 123.U\n  blob_819.field2 := true.B\n  \n  io.out := blob_819\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1198 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1198 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1198)\n  })\n  \n  val blob_386 = Wire(new MyBundle_1198)\n  blob_386.field1 := 123.U\n  blob_386.field2 := true.B\n  \n  io.out := blob_386\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1199 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_1200 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_286 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_286(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_286\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_1203 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1204 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1205 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1206 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_747 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_747(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_747\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1207 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_249 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_249(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_249\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1208 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1209 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1210 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1210 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1210)\n  })\n  \n  val blob_268 = Wire(new MyBundle_1210)\n  blob_268.field1 := 123.U\n  blob_268.field2 := true.B\n  \n  io.out := blob_268\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1211 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1211 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1211)\n  })\n  \n  val blob_785 = Wire(new MyBundle_1211)\n  blob_785.field1 := 123.U\n  blob_785.field2 := true.B\n  \n  io.out := blob_785\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1213 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_847 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_847(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_847\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1214 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1215 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1215)\n  })\n  \n  val blob_978 = Wire(new MyBundle_1215)\n  blob_978.field1 := 123.U\n  blob_978.field2 := true.B\n  \n  io.out := blob_978\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1216 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(15.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_767 = Wire(Vec(4, UInt(15.W)))\n  \n  for (i <- 0 until 4) {\n    vec_767(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_767\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_1217 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_1219 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1218 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_762 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_762(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_762\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_535 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_535(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_535\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1221 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1221 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1221)\n  })\n  \n  val blob_542 = Wire(new MyBundle_1221)\n  blob_542.field1 := 123.U\n  blob_542.field2 := true.B\n  \n  io.out := blob_542\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_1222 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_1223 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1224 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_439 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_439(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_439\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1225 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(4.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_565 = Wire(Vec(8, UInt(4.W)))\n  \n  for (i <- 0 until 8) {\n    vec_565(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_565\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1227 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1226 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1226 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1226)\n  })\n  \n  val blob_879 = Wire(new MyBundle_1226)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1229 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1230 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1231 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_1232 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1233 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_899 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_899(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_899\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_1235 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1236 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_569 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_569(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_569\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1237 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1238 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_1240 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_1239 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_425 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_425(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_425\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1242 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_511 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_511(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_511\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_698'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_1243 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_698'\n  val v_698 = Wire(SInt(11.W))\n  \n  \n  v_698 := 0.U.asTypeOf(v_698)\n  \n\n  io.out := v_698\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_257 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_257(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_257\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_811'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_1245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_811'\n  val v_811 = Reg(UInt(12.W))\n  \n  \n  v_811 := 0.U.asTypeOf(v_811)\n  \n\n  io.out := v_811\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_800 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_800(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_800\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1248 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_1250 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1252 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1252)\n  })\n  \n  val blob_522 = Wire(new MyBundle_1252)\n  blob_522.field1 := 123.U\n  blob_522.field2 := true.B\n  \n  io.out := blob_522\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1251 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1254 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1253 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1253)\n  })\n  \n  val blob_388 = Wire(new MyBundle_1253)\n  blob_388.field1 := 123.U\n  blob_388.field2 := true.B\n  \n  io.out := blob_388\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_330'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_1255 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_330'\n  val v_330 = Wire(SInt(2.W))\n  \n  \n  v_330 := 0.U.asTypeOf(v_330)\n  \n\n  io.out := v_330\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_987 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_987(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_987\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1256 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1256)\n  })\n  \n  val blob_122 = Wire(new MyBundle_1256)\n  blob_122.field1 := 123.U\n  blob_122.field2 := true.B\n  \n  io.out := blob_122\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1260 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_284 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_284(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_284\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1259 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1261 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_329'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_1263 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_329'\n  val v_329 = Reg(UInt(30.W))\n  \n  \n  v_329 := 0.U.asTypeOf(v_329)\n  \n\n  io.out := v_329\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1264 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_794 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_794(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_794\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_508'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_1266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_508'\n  val v_508 = Reg(SInt(21.W))\n  \n  \n  v_508 := 0.U.asTypeOf(v_508)\n  \n\n  io.out := v_508\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1265 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1267 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1267)\n  })\n  \n  val blob_287 = Wire(new MyBundle_1267)\n  blob_287.field1 := 123.U\n  blob_287.field2 := true.B\n  \n  io.out := blob_287\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1268 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1268 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1268)\n  })\n  \n  val blob_853 = Wire(new MyBundle_1268)\n  blob_853.field1 := 123.U\n  blob_853.field2 := true.B\n  \n  io.out := blob_853\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1269 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_1269 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1269)\n  })\n  \n  val blob_941 = Wire(new MyBundle_1269)\n  blob_941.field1 := 123.U\n  blob_941.field2 := true.B\n  \n  io.out := blob_941\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_1271 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_1272 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1274 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_807'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_1275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_807'\n  val v_807 = Reg(SInt(25.W))\n  \n  \n  v_807 := 0.U.asTypeOf(v_807)\n  \n\n  io.out := v_807\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1276 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1277 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1278 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1279 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1281 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1280 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1280 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1280)\n  })\n  \n  val blob_412 = Wire(new MyBundle_1280)\n  blob_412.field1 := 123.U\n  blob_412.field2 := true.B\n  \n  io.out := blob_412\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_1283 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_1284 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_940'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_940'\n  val v_940 = Reg(UInt(28.W))\n  \n  \n  v_940 := 0.U.asTypeOf(v_940)\n  \n\n  io.out := v_940\n}"}
{"instruction": "Implement a module performing bitwise AND on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_1286 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1287 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1287 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1287)\n  })\n  \n  val blob_634 = Wire(new MyBundle_1287)\n  blob_634.field1 := 123.U\n  blob_634.field2 := true.B\n  \n  io.out := blob_634\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1288 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_1289 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(20.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_872 = Wire(Vec(6, UInt(20.W)))\n  \n  for (i <- 0 until 6) {\n    vec_872(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_872\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_1290 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_760'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_1291 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_760'\n  val v_760 = Reg(UInt(16.W))\n  \n  \n  v_760 := 0.U.asTypeOf(v_760)\n  \n\n  io.out := v_760\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_1292 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(13.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_546 = Wire(Vec(4, UInt(13.W)))\n  \n  for (i <- 0 until 4) {\n    vec_546(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_546\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1294 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1294)\n  })\n  \n  val blob_663 = Wire(new MyBundle_1294)\n  blob_663.field1 := 123.U\n  blob_663.field2 := true.B\n  \n  io.out := blob_663\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_1293 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1295 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_407 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_407(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_407\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1296 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1296 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1296)\n  })\n  \n  val blob_161 = Wire(new MyBundle_1296)\n  blob_161.field1 := 123.U\n  blob_161.field2 := true.B\n  \n  io.out := blob_161\n}"}
{"instruction": "Implement a module performing subtraction on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_1297 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_829 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_829(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_829\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1299 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_1300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_803 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_803(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_803\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1301 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1302 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1304 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_1303 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_707 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_707(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_707\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1305 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1306 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_386 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_386(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_386\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1307 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1308 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_456'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_1309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_456'\n  val v_456 = Reg(UInt(7.W))\n  \n  \n  v_456 := 0.U.asTypeOf(v_456)\n  \n\n  io.out := v_456\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_190'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1310 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_190'\n  val v_190 = Wire(UInt(32.W))\n  \n  \n  v_190 := 0.U.asTypeOf(v_190)\n  \n\n  io.out := v_190\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1311 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1312 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1312 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1312)\n  })\n  \n  val blob_338 = Wire(new MyBundle_1312)\n  blob_338.field1 := 123.U\n  blob_338.field2 := true.B\n  \n  io.out := blob_338\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1313 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_593 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_593(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_593\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_1314 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_1316 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1315 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_1317 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_1318 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1319 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_598 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_598(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_598\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1320 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_733 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_733(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_733\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1323 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1323 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1323)\n  })\n  \n  val blob_970 = Wire(new MyBundle_1323)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Implement a module performing bitwise OR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_1324 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_729 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_729(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_729\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1326 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_134 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_134(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_134\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1327 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_137 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_137(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_137\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_918 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_918(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_918\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_730'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_1329 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_730'\n  val v_730 = Reg(SInt(26.W))\n  \n  \n  v_730 := 0.U.asTypeOf(v_730)\n  \n\n  io.out := v_730\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_682'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_1330 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_682'\n  val v_682 = Wire(SInt(2.W))\n  \n  \n  v_682 := 0.U.asTypeOf(v_682)\n  \n\n  io.out := v_682\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1331 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1331 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1331)\n  })\n  \n  val blob_664 = Wire(new MyBundle_1331)\n  blob_664.field1 := 123.U\n  blob_664.field2 := true.B\n  \n  io.out := blob_664\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1334 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_1334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1334)\n  })\n  \n  val blob_207 = Wire(new MyBundle_1334)\n  blob_207.field1 := 123.U\n  blob_207.field2 := true.B\n  \n  io.out := blob_207\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1333 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1335 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1335 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1335)\n  })\n  \n  val blob_405 = Wire(new MyBundle_1335)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_1337 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1338 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_759 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_759(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_759\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1339 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_348 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_348(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_348\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1340 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_700 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_700(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_700\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1341 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1341)\n  })\n  \n  val blob_704 = Wire(new MyBundle_1341)\n  blob_704.field1 := 123.U\n  blob_704.field2 := true.B\n  \n  io.out := blob_704\n}"}
{"instruction": "Define a 17-bit UInt Wire named 'v_137'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1342 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Wire named 'v_137'\n  val v_137 = Wire(UInt(17.W))\n  \n  \n  v_137 := 0.U.asTypeOf(v_137)\n  \n\n  io.out := v_137\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1343 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_1343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1343)\n  })\n  \n  val blob_845 = Wire(new MyBundle_1343)\n  blob_845.field1 := 123.U\n  blob_845.field2 := true.B\n  \n  io.out := blob_845\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_1344 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1345 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1345)\n  })\n  \n  val blob_286 = Wire(new MyBundle_1345)\n  blob_286.field1 := 123.U\n  blob_286.field2 := true.B\n  \n  io.out := blob_286\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_1346 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1347 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1347)\n  })\n  \n  val blob_934 = Wire(new MyBundle_1347)\n  blob_934.field1 := 123.U\n  blob_934.field2 := true.B\n  \n  io.out := blob_934\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1348 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1349 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_1349 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1349)\n  })\n  \n  val blob_874 = Wire(new MyBundle_1349)\n  blob_874.field1 := 123.U\n  blob_874.field2 := true.B\n  \n  io.out := blob_874\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1351 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1352 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1352)\n  })\n  \n  val blob_221 = Wire(new MyBundle_1352)\n  blob_221.field1 := 123.U\n  blob_221.field2 := true.B\n  \n  io.out := blob_221\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_992 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_992(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_992\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_467 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_467(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_467\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1355 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1355 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1355)\n  })\n  \n  val blob_774 = Wire(new MyBundle_1355)\n  blob_774.field1 := 123.U\n  blob_774.field2 := true.B\n  \n  io.out := blob_774\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1356 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1356 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1356)\n  })\n  \n  val blob_274 = Wire(new MyBundle_1356)\n  blob_274.field1 := 123.U\n  blob_274.field2 := true.B\n  \n  io.out := blob_274\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1357 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1359 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1360 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_969 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_969(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_969\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1361 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_770 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_770(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_770\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1362 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1363 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1363)\n  })\n  \n  val blob_455 = Wire(new MyBundle_1363)\n  blob_455.field1 := 123.U\n  blob_455.field2 := true.B\n  \n  io.out := blob_455\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1364 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1364)\n  })\n  \n  val blob_278 = Wire(new MyBundle_1364)\n  blob_278.field1 := 123.U\n  blob_278.field2 := true.B\n  \n  io.out := blob_278\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1365 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_1365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1365)\n  })\n  \n  val blob_152 = Wire(new MyBundle_1365)\n  blob_152.field1 := 123.U\n  blob_152.field2 := true.B\n  \n  io.out := blob_152\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1366 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_1367 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_149'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_1368 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_149'\n  val v_149 = Reg(UInt(11.W))\n  \n  \n  v_149 := 0.U.asTypeOf(v_149)\n  \n\n  io.out := v_149\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1370 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1369 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1369)\n  })\n  \n  val blob_217 = Wire(new MyBundle_1369)\n  blob_217.field1 := 123.U\n  blob_217.field2 := true.B\n  \n  io.out := blob_217\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1371 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_1372 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1373 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_1373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1373)\n  })\n  \n  val blob_701 = Wire(new MyBundle_1373)\n  blob_701.field1 := 123.U\n  blob_701.field2 := true.B\n  \n  io.out := blob_701\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_334 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_334(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_334\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1379 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1379)\n  })\n  \n  val blob_815 = Wire(new MyBundle_1379)\n  blob_815.field1 := 123.U\n  blob_815.field2 := true.B\n  \n  io.out := blob_815\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1378 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_236 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_236(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_236\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1377 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1377)\n  })\n  \n  val blob_449 = Wire(new MyBundle_1377)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_863 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_863(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_863\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1381 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_923 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_923(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_923\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_1382 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1383 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1383)\n  })\n  \n  val blob_827 = Wire(new MyBundle_1383)\n  blob_827.field1 := 123.U\n  blob_827.field2 := true.B\n  \n  io.out := blob_827\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_157 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_157(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_157\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1386 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1385 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1387 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1387 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1387)\n  })\n  \n  val blob_117 = Wire(new MyBundle_1387)\n  blob_117.field1 := 123.U\n  blob_117.field2 := true.B\n  \n  io.out := blob_117\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1388 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1388)\n  })\n  \n  val blob_891 = Wire(new MyBundle_1388)\n  blob_891.field1 := 123.U\n  blob_891.field2 := true.B\n  \n  io.out := blob_891\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_1389 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_486 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_486(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_486\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1391 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1395 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1395 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1395)\n  })\n  \n  val blob_244 = Wire(new MyBundle_1395)\n  blob_244.field1 := 123.U\n  blob_244.field2 := true.B\n  \n  io.out := blob_244\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_1393 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_1394 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_308 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_308(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_308\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1396 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1396 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1396)\n  })\n  \n  val blob_621 = Wire(new MyBundle_1396)\n  blob_621.field1 := 123.U\n  blob_621.field2 := true.B\n  \n  io.out := blob_621\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1397 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1398 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_187 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_187(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_187\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1399 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_1400 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_368 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_368(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_368\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1402 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_762 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_762(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_762\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1401 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1401)\n  })\n  \n  val blob_961 = Wire(new MyBundle_1401)\n  blob_961.field1 := 123.U\n  blob_961.field2 := true.B\n  \n  io.out := blob_961\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1404 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_1404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1404)\n  })\n  \n  val blob_486 = Wire(new MyBundle_1404)\n  blob_486.field1 := 123.U\n  blob_486.field2 := true.B\n  \n  io.out := blob_486\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1405 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_1405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1405)\n  })\n  \n  val blob_214 = Wire(new MyBundle_1405)\n  blob_214.field1 := 123.U\n  blob_214.field2 := true.B\n  \n  io.out := blob_214\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_1406 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_108'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_1407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_108'\n  val v_108 = Reg(SInt(20.W))\n  \n  \n  v_108 := 0.U.asTypeOf(v_108)\n  \n\n  io.out := v_108\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_843 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_843(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_843\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_1409 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1410 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_1412 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1413 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1414 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1414 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1414)\n  })\n  \n  val blob_537 = Wire(new MyBundle_1414)\n  blob_537.field1 := 123.U\n  blob_537.field2 := true.B\n  \n  io.out := blob_537\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_1415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_152 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_152(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_152\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_494'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1416 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_494'\n  val v_494 = Wire(SInt(27.W))\n  \n  \n  v_494 := 0.U.asTypeOf(v_494)\n  \n\n  io.out := v_494\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1418 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_997 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_997(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_997\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_936'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_1417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_936'\n  val v_936 = Wire(UInt(19.W))\n  \n  \n  v_936 := 0.U.asTypeOf(v_936)\n  \n\n  io.out := v_936\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_166 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_166(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_166\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_561 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_561(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_1421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_800 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_800(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_800\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1422 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_1422 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1422)\n  })\n  \n  val blob_861 = Wire(new MyBundle_1422)\n  blob_861.field1 := 123.U\n  blob_861.field2 := true.B\n  \n  io.out := blob_861\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1423 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_1423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1423)\n  })\n  \n  val blob_843 = Wire(new MyBundle_1423)\n  blob_843.field1 := 123.U\n  blob_843.field2 := true.B\n  \n  io.out := blob_843\n}"}
{"instruction": "Implement a module performing bitwise OR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_1424 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1425 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_960 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_960(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_960\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1426 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1426 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1426)\n  })\n  \n  val blob_400 = Wire(new MyBundle_1426)\n  blob_400.field1 := 123.U\n  blob_400.field2 := true.B\n  \n  io.out := blob_400\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1427 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_1428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_304 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_304(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_304\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_298 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_298(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1430 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1430 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1430)\n  })\n  \n  val blob_395 = Wire(new MyBundle_1430)\n  blob_395.field1 := 123.U\n  blob_395.field2 := true.B\n  \n  io.out := blob_395\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1431 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_1431 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1431)\n  })\n  \n  val blob_695 = Wire(new MyBundle_1431)\n  blob_695.field1 := 123.U\n  blob_695.field2 := true.B\n  \n  io.out := blob_695\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_1432 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_698'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_1433 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_698'\n  val v_698 = Reg(SInt(31.W))\n  \n  \n  v_698 := 0.U.asTypeOf(v_698)\n  \n\n  io.out := v_698\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1434 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1435 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_604 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_604(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_604\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1437 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_109 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_109(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_109\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_1439 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1440 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_452 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_452(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_452\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_947'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_1441 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_947'\n  val v_947 = Wire(SInt(12.W))\n  \n  \n  v_947 := 0.U.asTypeOf(v_947)\n  \n\n  io.out := v_947\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1442 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1443 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_1443 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1443)\n  })\n  \n  val blob_166 = Wire(new MyBundle_1443)\n  blob_166.field1 := 123.U\n  blob_166.field2 := true.B\n  \n  io.out := blob_166\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1444 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1444)\n  })\n  \n  val blob_765 = Wire(new MyBundle_1444)\n  blob_765.field1 := 123.U\n  blob_765.field2 := true.B\n  \n  io.out := blob_765\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_1446 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_1447 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1450 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_1451 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1452 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_736 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_736(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_736\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1453 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1454 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1455 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1456 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1457 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_993'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_1458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_993'\n  val v_993 = Wire(SInt(17.W))\n  \n  \n  v_993 := 0.U.asTypeOf(v_993)\n  \n\n  io.out := v_993\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_890'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_1459 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_890'\n  val v_890 = Reg(SInt(10.W))\n  \n  \n  v_890 := 0.U.asTypeOf(v_890)\n  \n\n  io.out := v_890\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1460 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1461 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1461 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1461)\n  })\n  \n  val blob_537 = Wire(new MyBundle_1461)\n  blob_537.field1 := 123.U\n  blob_537.field2 := true.B\n  \n  io.out := blob_537\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_1463 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1464 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_751 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_751(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_751\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_969'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_1465 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_969'\n  val v_969 = Reg(SInt(24.W))\n  \n  \n  v_969 := 0.U.asTypeOf(v_969)\n  \n\n  io.out := v_969\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1466 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_877 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_877(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_877\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_967'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_1468 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_967'\n  val v_967 = Reg(SInt(26.W))\n  \n  \n  v_967 := 0.U.asTypeOf(v_967)\n  \n\n  io.out := v_967\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1469 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1469 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1469)\n  })\n  \n  val blob_163 = Wire(new MyBundle_1469)\n  blob_163.field1 := 123.U\n  blob_163.field2 := true.B\n  \n  io.out := blob_163\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1470 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_1472 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_409'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_1471 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_409'\n  val v_409 = Wire(SInt(13.W))\n  \n  \n  v_409 := 0.U.asTypeOf(v_409)\n  \n\n  io.out := v_409\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_700'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_1473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_700'\n  val v_700 = Reg(SInt(3.W))\n  \n  \n  v_700 := 0.U.asTypeOf(v_700)\n  \n\n  io.out := v_700\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1474 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1475 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1477 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1478 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1476 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_1479 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1480 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_1481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_401 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_401(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_401\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_1482 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_1483 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_1484 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_1485 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_957'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1486 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_957'\n  val v_957 = Wire(UInt(18.W))\n  \n  \n  v_957 := 0.U.asTypeOf(v_957)\n  \n\n  io.out := v_957\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_390'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1487 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_390'\n  val v_390 = Wire(UInt(25.W))\n  \n  \n  v_390 := 0.U.asTypeOf(v_390)\n  \n\n  io.out := v_390\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1488 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_414'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_1489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_414'\n  val v_414 = Wire(SInt(13.W))\n  \n  \n  v_414 := 0.U.asTypeOf(v_414)\n  \n\n  io.out := v_414\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1490 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1491 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1491 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1491)\n  })\n  \n  val blob_612 = Wire(new MyBundle_1491)\n  blob_612.field1 := 123.U\n  blob_612.field2 := true.B\n  \n  io.out := blob_612\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1493 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_844 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_844(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_844\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1492 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1494 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_273 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_273(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_273\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1495 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1495 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1495)\n  })\n  \n  val blob_765 = Wire(new MyBundle_1495)\n  blob_765.field1 := 123.U\n  blob_765.field2 := true.B\n  \n  io.out := blob_765\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1496 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_1497 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_1498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_417 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_417(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_417\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_809'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_1499 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_809'\n  val v_809 = Reg(SInt(22.W))\n  \n  \n  v_809 := 0.U.asTypeOf(v_809)\n  \n\n  io.out := v_809\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_114'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_1501 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_114'\n  val v_114 = Wire(SInt(22.W))\n  \n  \n  v_114 := 0.U.asTypeOf(v_114)\n  \n\n  io.out := v_114\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_1502 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1503 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1503 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1503)\n  })\n  \n  val blob_279 = Wire(new MyBundle_1503)\n  blob_279.field1 := 123.U\n  blob_279.field2 := true.B\n  \n  io.out := blob_279\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1504 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1504 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1504)\n  })\n  \n  val blob_969 = Wire(new MyBundle_1504)\n  blob_969.field1 := 123.U\n  blob_969.field2 := true.B\n  \n  io.out := blob_969\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1505 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_338 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_338(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_338\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_467'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_467'\n  val v_467 = Wire(UInt(26.W))\n  \n  \n  v_467 := 0.U.asTypeOf(v_467)\n  \n\n  io.out := v_467\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1507 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1508 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_1509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_760 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_760(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_760\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1510 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_1512 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1513 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1513 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1513)\n  })\n  \n  val blob_729 = Wire(new MyBundle_1513)\n  blob_729.field1 := 123.U\n  blob_729.field2 := true.B\n  \n  io.out := blob_729\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_795'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_1514 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_795'\n  val v_795 = Wire(SInt(20.W))\n  \n  \n  v_795 := 0.U.asTypeOf(v_795)\n  \n\n  io.out := v_795\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_358 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_358(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_358\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_1516 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_120 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_120(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_120\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1519 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1520 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_190 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_190(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_190\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1523 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_1522 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_544'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_1524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_544'\n  val v_544 = Reg(UInt(13.W))\n  \n  \n  v_544 := 0.U.asTypeOf(v_544)\n  \n\n  io.out := v_544\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_261'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1525 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_261'\n  val v_261 = Reg(SInt(3.W))\n  \n  \n  v_261 := 0.U.asTypeOf(v_261)\n  \n\n  io.out := v_261\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_1526 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_264'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_1527 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_264'\n  val v_264 = Reg(SInt(31.W))\n  \n  \n  v_264 := 0.U.asTypeOf(v_264)\n  \n\n  io.out := v_264\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1528 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1528)\n  })\n  \n  val blob_577 = Wire(new MyBundle_1528)\n  blob_577.field1 := 123.U\n  blob_577.field2 := true.B\n  \n  io.out := blob_577\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_1529 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_1531 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1530 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1532 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1534 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_1534 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1534)\n  })\n  \n  val blob_468 = Wire(new MyBundle_1534)\n  blob_468.field1 := 123.U\n  blob_468.field2 := true.B\n  \n  io.out := blob_468\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_907'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1533 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_907'\n  val v_907 = Wire(UInt(28.W))\n  \n  \n  v_907 := 0.U.asTypeOf(v_907)\n  \n\n  io.out := v_907\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1535 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_1537 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_429'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_1538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_429'\n  val v_429 = Wire(UInt(6.W))\n  \n  \n  v_429 := 0.U.asTypeOf(v_429)\n  \n\n  io.out := v_429\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1539 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(31.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_938 = Wire(Vec(5, UInt(31.W)))\n  \n  for (i <- 0 until 5) {\n    vec_938(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_938\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1540 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1540 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1540)\n  })\n  \n  val blob_388 = Wire(new MyBundle_1540)\n  blob_388.field1 := 123.U\n  blob_388.field2 := true.B\n  \n  io.out := blob_388\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1541 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_1543 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_1544 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_862 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_862(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_862\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_1546 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1547 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1547 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1547)\n  })\n  \n  val blob_747 = Wire(new MyBundle_1547)\n  blob_747.field1 := 123.U\n  blob_747.field2 := true.B\n  \n  io.out := blob_747\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1548 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_1548 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1548)\n  })\n  \n  val blob_221 = Wire(new MyBundle_1548)\n  blob_221.field1 := 123.U\n  blob_221.field2 := true.B\n  \n  io.out := blob_221\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1549 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_1549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1549)\n  })\n  \n  val blob_240 = Wire(new MyBundle_1549)\n  blob_240.field1 := 123.U\n  blob_240.field2 := true.B\n  \n  io.out := blob_240\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1550 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1550 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1550)\n  })\n  \n  val blob_476 = Wire(new MyBundle_1550)\n  blob_476.field1 := 123.U\n  blob_476.field2 := true.B\n  \n  io.out := blob_476\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1552 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_461 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_461(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1551 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1551)\n  })\n  \n  val blob_668 = Wire(new MyBundle_1551)\n  blob_668.field1 := 123.U\n  blob_668.field2 := true.B\n  \n  io.out := blob_668\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_1553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_647 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_647(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_647\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_1554 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_1555 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1556 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_1557 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_185'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1558 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_185'\n  val v_185 = Wire(SInt(27.W))\n  \n  \n  v_185 := 0.U.asTypeOf(v_185)\n  \n\n  io.out := v_185\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1560 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1560)\n  })\n  \n  val blob_167 = Wire(new MyBundle_1560)\n  blob_167.field1 := 123.U\n  blob_167.field2 := true.B\n  \n  io.out := blob_167\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1559 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1559)\n  })\n  \n  val blob_966 = Wire(new MyBundle_1559)\n  blob_966.field1 := 123.U\n  blob_966.field2 := true.B\n  \n  io.out := blob_966\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1561 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1561 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1561)\n  })\n  \n  val blob_672 = Wire(new MyBundle_1561)\n  blob_672.field1 := 123.U\n  blob_672.field2 := true.B\n  \n  io.out := blob_672\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1562 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_743 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_743(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_743\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_1563 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1564 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1567 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_206 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_206(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_206\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1566 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1568 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_731'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1569 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_731'\n  val v_731 = Reg(SInt(16.W))\n  \n  \n  v_731 := 0.U.asTypeOf(v_731)\n  \n\n  io.out := v_731\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1570 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1570 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1570)\n  })\n  \n  val blob_639 = Wire(new MyBundle_1570)\n  blob_639.field1 := 123.U\n  blob_639.field2 := true.B\n  \n  io.out := blob_639\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_938'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_1571 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_938'\n  val v_938 = Wire(SInt(2.W))\n  \n  \n  v_938 := 0.U.asTypeOf(v_938)\n  \n\n  io.out := v_938\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1572 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1572 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1572)\n  })\n  \n  val blob_133 = Wire(new MyBundle_1572)\n  blob_133.field1 := 123.U\n  blob_133.field2 := true.B\n  \n  io.out := blob_133\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_1573 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1574 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_273 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_273(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_273\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1576 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1576)\n  })\n  \n  val blob_795 = Wire(new MyBundle_1576)\n  blob_795.field1 := 123.U\n  blob_795.field2 := true.B\n  \n  io.out := blob_795\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1575 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1575 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1575)\n  })\n  \n  val blob_716 = Wire(new MyBundle_1575)\n  blob_716.field1 := 123.U\n  blob_716.field2 := true.B\n  \n  io.out := blob_716\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1577 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1578 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_1579 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1580 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_1580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1580)\n  })\n  \n  val blob_899 = Wire(new MyBundle_1580)\n  blob_899.field1 := 123.U\n  blob_899.field2 := true.B\n  \n  io.out := blob_899\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1581 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_1581 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1581)\n  })\n  \n  val blob_249 = Wire(new MyBundle_1581)\n  blob_249.field1 := 123.U\n  blob_249.field2 := true.B\n  \n  io.out := blob_249\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1582 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1583 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_1585 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1586 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1587 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1587 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1587)\n  })\n  \n  val blob_734 = Wire(new MyBundle_1587)\n  blob_734.field1 := 123.U\n  blob_734.field2 := true.B\n  \n  io.out := blob_734\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1588 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_123 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_123(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_123\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_1589 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1590 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1590 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1590)\n  })\n  \n  val blob_580 = Wire(new MyBundle_1590)\n  blob_580.field1 := 123.U\n  blob_580.field2 := true.B\n  \n  io.out := blob_580\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_1591 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(6.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_554 = Wire(Vec(8, UInt(6.W)))\n  \n  for (i <- 0 until 8) {\n    vec_554(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_554\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1593 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_1594 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_1595 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_452'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_452'\n  val v_452 = Reg(UInt(24.W))\n  \n  \n  v_452 := 0.U.asTypeOf(v_452)\n  \n\n  io.out := v_452\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_1597 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_1598 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_1599 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1600 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1600 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1600)\n  })\n  \n  val blob_785 = Wire(new MyBundle_1600)\n  blob_785.field1 := 123.U\n  blob_785.field2 := true.B\n  \n  io.out := blob_785\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1601 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1602 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_408 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_408(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_408\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_669'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_1604 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_669'\n  val v_669 = Reg(SInt(15.W))\n  \n  \n  v_669 := 0.U.asTypeOf(v_669)\n  \n\n  io.out := v_669\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1603 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_446 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_446(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_446\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1606 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_1605 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1607 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1607)\n  })\n  \n  val blob_108 = Wire(new MyBundle_1607)\n  blob_108.field1 := 123.U\n  blob_108.field2 := true.B\n  \n  io.out := blob_108\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_595 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_595(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_595\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1609 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1609)\n  })\n  \n  val blob_859 = Wire(new MyBundle_1609)\n  blob_859.field1 := 123.U\n  blob_859.field2 := true.B\n  \n  io.out := blob_859\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_231'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_1610 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_231'\n  val v_231 = Reg(UInt(14.W))\n  \n  \n  v_231 := 0.U.asTypeOf(v_231)\n  \n\n  io.out := v_231\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1611 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1611)\n  })\n  \n  val blob_549 = Wire(new MyBundle_1611)\n  blob_549.field1 := 123.U\n  blob_549.field2 := true.B\n  \n  io.out := blob_549\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1612 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1612 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1612)\n  })\n  \n  val blob_645 = Wire(new MyBundle_1612)\n  blob_645.field1 := 123.U\n  blob_645.field2 := true.B\n  \n  io.out := blob_645\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1613 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_711'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_1615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_711'\n  val v_711 = Wire(SInt(31.W))\n  \n  \n  v_711 := 0.U.asTypeOf(v_711)\n  \n\n  io.out := v_711\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1616 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_1616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1616)\n  })\n  \n  val blob_285 = Wire(new MyBundle_1616)\n  blob_285.field1 := 123.U\n  blob_285.field2 := true.B\n  \n  io.out := blob_285\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1617 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_1618 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_722 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_722(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_722\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1619 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1619 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1619)\n  })\n  \n  val blob_961 = Wire(new MyBundle_1619)\n  blob_961.field1 := 123.U\n  blob_961.field2 := true.B\n  \n  io.out := blob_961\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_1620 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_1621 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleDiff_1622 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_956'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_1624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_956'\n  val v_956 = Reg(UInt(26.W))\n  \n  \n  v_956 := 0.U.asTypeOf(v_956)\n  \n\n  io.out := v_956\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1623 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_871 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_871(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_871\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1627 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1627 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1627)\n  })\n  \n  val blob_412 = Wire(new MyBundle_1627)\n  blob_412.field1 := 123.U\n  blob_412.field2 := true.B\n  \n  io.out := blob_412\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_628'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_1626 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_628'\n  val v_628 = Wire(SInt(19.W))\n  \n  \n  v_628 := 0.U.asTypeOf(v_628)\n  \n\n  io.out := v_628\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1628 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1629 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_1629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1629)\n  })\n  \n  val blob_781 = Wire(new MyBundle_1629)\n  blob_781.field1 := 123.U\n  blob_781.field2 := true.B\n  \n  io.out := blob_781\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_619'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_1630 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_619'\n  val v_619 = Wire(UInt(2.W))\n  \n  \n  v_619 := 0.U.asTypeOf(v_619)\n  \n\n  io.out := v_619\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_682'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_1631 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_682'\n  val v_682 = Reg(UInt(13.W))\n  \n  \n  v_682 := 0.U.asTypeOf(v_682)\n  \n\n  io.out := v_682\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_828'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_1632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_828'\n  val v_828 = Reg(UInt(5.W))\n  \n  \n  v_828 := 0.U.asTypeOf(v_828)\n  \n\n  io.out := v_828\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1635 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_801 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_801(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_801\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_1636 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_277'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_277'\n  val v_277 = Reg(SInt(29.W))\n  \n  \n  v_277 := 0.U.asTypeOf(v_277)\n  \n\n  io.out := v_277\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_130 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_130(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_130\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1638 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1638 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1638)\n  })\n  \n  val blob_862 = Wire(new MyBundle_1638)\n  blob_862.field1 := 123.U\n  blob_862.field2 := true.B\n  \n  io.out := blob_862\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_430'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_1641 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_430'\n  val v_430 = Reg(SInt(17.W))\n  \n  \n  v_430 := 0.U.asTypeOf(v_430)\n  \n\n  io.out := v_430\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_1640 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1642 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_1642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1642)\n  })\n  \n  val blob_687 = Wire(new MyBundle_1642)\n  blob_687.field1 := 123.U\n  blob_687.field2 := true.B\n  \n  io.out := blob_687\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_646 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_646(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_646\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_1644 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1645 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1646 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1647 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1647 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1647)\n  })\n  \n  val blob_802 = Wire(new MyBundle_1647)\n  blob_802.field1 := 123.U\n  blob_802.field2 := true.B\n  \n  io.out := blob_802\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1648 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1648)\n  })\n  \n  val blob_659 = Wire(new MyBundle_1648)\n  blob_659.field1 := 123.U\n  blob_659.field2 := true.B\n  \n  io.out := blob_659\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_421 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_421(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_421\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_168 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_168(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_168\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1651 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1652 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1653 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1654 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_859 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_859(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_859\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1657 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_742 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_742(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_742\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_446 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_446(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_446\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1656 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1656 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1656)\n  })\n  \n  val blob_618 = Wire(new MyBundle_1656)\n  blob_618.field1 := 123.U\n  blob_618.field2 := true.B\n  \n  io.out := blob_618\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1658 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(22.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_884 = Wire(Vec(4, UInt(22.W)))\n  \n  for (i <- 0 until 4) {\n    vec_884(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_884\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_1659 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_1660 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_555'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_1662 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_555'\n  val v_555 = Reg(SInt(2.W))\n  \n  \n  v_555 := 0.U.asTypeOf(v_555)\n  \n\n  io.out := v_555\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1661 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_1661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1661)\n  })\n  \n  val blob_338 = Wire(new MyBundle_1661)\n  blob_338.field1 := 123.U\n  blob_338.field2 := true.B\n  \n  io.out := blob_338\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1663 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1663 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1663)\n  })\n  \n  val blob_791 = Wire(new MyBundle_1663)\n  blob_791.field1 := 123.U\n  blob_791.field2 := true.B\n  \n  io.out := blob_791\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1665 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_952 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_952(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_952\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_376 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_376(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_376\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1667 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_1667 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1667)\n  })\n  \n  val blob_326 = Wire(new MyBundle_1667)\n  blob_326.field1 := 123.U\n  blob_326.field2 := true.B\n  \n  io.out := blob_326\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_1668 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_590 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_590(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_590\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1669 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1669)\n  })\n  \n  val blob_877 = Wire(new MyBundle_1669)\n  blob_877.field1 := 123.U\n  blob_877.field2 := true.B\n  \n  io.out := blob_877\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1670 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_723'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_1671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_723'\n  val v_723 = Reg(UInt(32.W))\n  \n  \n  v_723 := 0.U.asTypeOf(v_723)\n  \n\n  io.out := v_723\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_568'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_1672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_568'\n  val v_568 = Reg(SInt(22.W))\n  \n  \n  v_568 := 0.U.asTypeOf(v_568)\n  \n\n  io.out := v_568\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1673 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1673 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1673)\n  })\n  \n  val blob_228 = Wire(new MyBundle_1673)\n  blob_228.field1 := 123.U\n  blob_228.field2 := true.B\n  \n  io.out := blob_228\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1674 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1674)\n  })\n  \n  val blob_161 = Wire(new MyBundle_1674)\n  blob_161.field1 := 123.U\n  blob_161.field2 := true.B\n  \n  io.out := blob_161\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1675 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1676 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1676 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1676)\n  })\n  \n  val blob_599 = Wire(new MyBundle_1676)\n  blob_599.field1 := 123.U\n  blob_599.field2 := true.B\n  \n  io.out := blob_599\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1678 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1678 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1678)\n  })\n  \n  val blob_580 = Wire(new MyBundle_1678)\n  blob_580.field1 := 123.U\n  blob_580.field2 := true.B\n  \n  io.out := blob_580\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1677 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1677)\n  })\n  \n  val blob_783 = Wire(new MyBundle_1677)\n  blob_783.field1 := 123.U\n  blob_783.field2 := true.B\n  \n  io.out := blob_783\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1679 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1679 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1679)\n  })\n  \n  val blob_214 = Wire(new MyBundle_1679)\n  blob_214.field1 := 123.U\n  blob_214.field2 := true.B\n  \n  io.out := blob_214\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1680 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_189 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_189(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_189\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1681 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1682 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_1683 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_1684 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_1685 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 15-bit SInt Wire named 'v_210'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Wire named 'v_210'\n  val v_210 = Wire(SInt(15.W))\n  \n  \n  v_210 := 0.U.asTypeOf(v_210)\n  \n\n  io.out := v_210\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_1686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_223 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_223(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_223\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1689 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_651 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_651(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_651\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1691 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1692 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_1693 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1694 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_567'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_1695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_567'\n  val v_567 = Reg(UInt(20.W))\n  \n  \n  v_567 := 0.U.asTypeOf(v_567)\n  \n\n  io.out := v_567\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1696 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1696)\n  })\n  \n  val blob_381 = Wire(new MyBundle_1696)\n  blob_381.field1 := 123.U\n  blob_381.field2 := true.B\n  \n  io.out := blob_381\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_1698 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_1699 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_285 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_285(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_285\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1700 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_967'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_1701 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_967'\n  val v_967 = Reg(UInt(16.W))\n  \n  \n  v_967 := 0.U.asTypeOf(v_967)\n  \n\n  io.out := v_967\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1702 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_615 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_615(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_615\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_115'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1703 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_115'\n  val v_115 = Wire(SInt(4.W))\n  \n  \n  v_115 := 0.U.asTypeOf(v_115)\n  \n\n  io.out := v_115\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1704 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_617'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_1705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_617'\n  val v_617 = Wire(SInt(29.W))\n  \n  \n  v_617 := 0.U.asTypeOf(v_617)\n  \n\n  io.out := v_617\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1706 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_1706 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1706)\n  })\n  \n  val blob_262 = Wire(new MyBundle_1706)\n  blob_262.field1 := 123.U\n  blob_262.field2 := true.B\n  \n  io.out := blob_262\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1708 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_1707 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_1709 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_600 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_600(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_600\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1711 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1711 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1711)\n  })\n  \n  val blob_909 = Wire(new MyBundle_1711)\n  blob_909.field1 := 123.U\n  blob_909.field2 := true.B\n  \n  io.out := blob_909\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_1712 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_1713 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1714 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_1715 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1717 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1717 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1717)\n  })\n  \n  val blob_822 = Wire(new MyBundle_1717)\n  blob_822.field1 := 123.U\n  blob_822.field2 := true.B\n  \n  io.out := blob_822\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1716 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1716)\n  })\n  \n  val blob_744 = Wire(new MyBundle_1716)\n  blob_744.field1 := 123.U\n  blob_744.field2 := true.B\n  \n  io.out := blob_744\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_1718 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_1719 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1720 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1721 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_1721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1721)\n  })\n  \n  val blob_366 = Wire(new MyBundle_1721)\n  blob_366.field1 := 123.U\n  blob_366.field2 := true.B\n  \n  io.out := blob_366\n}"}
{"instruction": "Implement a module performing subtraction on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_1722 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_293 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_293(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_293\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1725 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1725 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1725)\n  })\n  \n  val blob_688 = Wire(new MyBundle_1725)\n  blob_688.field1 := 123.U\n  blob_688.field2 := true.B\n  \n  io.out := blob_688\n}"}
{"instruction": "Implement a module performing subtraction on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_1726 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_1728 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_1729 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1730 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_580'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_1731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_580'\n  val v_580 = Reg(UInt(8.W))\n  \n  \n  v_580 := 0.U.asTypeOf(v_580)\n  \n\n  io.out := v_580\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_1732 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_1733 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_860 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_860(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_860\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1734 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_656 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_656(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_656\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_1736 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_1737 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_1738 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_240 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_240(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_240\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_552'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_1741 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_552'\n  val v_552 = Wire(UInt(12.W))\n  \n  \n  v_552 := 0.U.asTypeOf(v_552)\n  \n\n  io.out := v_552\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_1742 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_453 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_453(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_453\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1744 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_412'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_412'\n  val v_412 = Wire(SInt(31.W))\n  \n  \n  v_412 := 0.U.asTypeOf(v_412)\n  \n\n  io.out := v_412\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_1747 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 29-bit UInt Wire named 'v_982'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_1748 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Wire named 'v_982'\n  val v_982 = Wire(UInt(29.W))\n  \n  \n  v_982 := 0.U.asTypeOf(v_982)\n  \n\n  io.out := v_982\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_1749 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1750 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1751 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1752 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_183 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_183(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_183\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1753 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_223 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_223(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_223\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_335 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_335(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_335\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_700 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_700(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_700\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_1756 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1757 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_615'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_1758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_615'\n  val v_615 = Reg(UInt(24.W))\n  \n  \n  v_615 := 0.U.asTypeOf(v_615)\n  \n\n  io.out := v_615\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1759 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_1762 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1760 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_610 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_610(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_610\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1761 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_1763 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1764 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1767 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1770 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1769 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_969 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_969(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_969\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1768 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_1768 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1768)\n  })\n  \n  val blob_849 = Wire(new MyBundle_1768)\n  blob_849.field1 := 123.U\n  blob_849.field2 := true.B\n  \n  io.out := blob_849\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1773 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_325 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_325(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_325\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1772 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1772)\n  })\n  \n  val blob_423 = Wire(new MyBundle_1772)\n  blob_423.field1 := 123.U\n  blob_423.field2 := true.B\n  \n  io.out := blob_423\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1774 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_1774 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1774)\n  })\n  \n  val blob_687 = Wire(new MyBundle_1774)\n  blob_687.field1 := 123.U\n  blob_687.field2 := true.B\n  \n  io.out := blob_687\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1775 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_258 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_258(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_258\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_1776 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_859'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_859'\n  val v_859 = Wire(SInt(11.W))\n  \n  \n  v_859 := 0.U.asTypeOf(v_859)\n  \n\n  io.out := v_859\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_1781 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_191'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_1779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_191'\n  val v_191 = Reg(UInt(5.W))\n  \n  \n  v_191 := 0.U.asTypeOf(v_191)\n  \n\n  io.out := v_191\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1780 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_1780 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1780)\n  })\n  \n  val blob_151 = Wire(new MyBundle_1780)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1782 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_1782 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1782)\n  })\n  \n  val blob_837 = Wire(new MyBundle_1782)\n  blob_837.field1 := 123.U\n  blob_837.field2 := true.B\n  \n  io.out := blob_837\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_900'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_1783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_900'\n  val v_900 = Reg(SInt(2.W))\n  \n  \n  v_900 := 0.U.asTypeOf(v_900)\n  \n\n  io.out := v_900\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_323 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_323(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_323\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1785 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 2-bit UInt Reg named 'v_915'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_1786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Reg named 'v_915'\n  val v_915 = Reg(UInt(2.W))\n  \n  \n  v_915 := 0.U.asTypeOf(v_915)\n  \n\n  io.out := v_915\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_1788 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1787 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_317 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_317(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_317\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1789 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_341 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_341(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_341\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1791 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_1791 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1791)\n  })\n  \n  val blob_486 = Wire(new MyBundle_1791)\n  blob_486.field1 := 123.U\n  blob_486.field2 := true.B\n  \n  io.out := blob_486\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_1792 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_947'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_1793 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_947'\n  val v_947 = Reg(UInt(5.W))\n  \n  \n  v_947 := 0.U.asTypeOf(v_947)\n  \n\n  io.out := v_947\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_1797 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_1796 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1795 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_1799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_932 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_932(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_932\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_146'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_146'\n  val v_146 = Wire(SInt(9.W))\n  \n  \n  v_146 := 0.U.asTypeOf(v_146)\n  \n\n  io.out := v_146\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_1801 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_1802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_784 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_784(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_784\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_859'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_1805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_859'\n  val v_859 = Wire(SInt(9.W))\n  \n  \n  v_859 := 0.U.asTypeOf(v_859)\n  \n\n  io.out := v_859\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_137'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_137'\n  val v_137 = Wire(SInt(21.W))\n  \n  \n  v_137 := 0.U.asTypeOf(v_137)\n  \n\n  io.out := v_137\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_1806 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_560 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_560(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_560\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_1807 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_1808 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1809 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1809 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1809)\n  })\n  \n  val blob_218 = Wire(new MyBundle_1809)\n  blob_218.field1 := 123.U\n  blob_218.field2 := true.B\n  \n  io.out := blob_218\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1810 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1810)\n  })\n  \n  val blob_573 = Wire(new MyBundle_1810)\n  blob_573.field1 := 123.U\n  blob_573.field2 := true.B\n  \n  io.out := blob_573\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_490'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_490'\n  val v_490 = Wire(SInt(14.W))\n  \n  \n  v_490 := 0.U.asTypeOf(v_490)\n  \n\n  io.out := v_490\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1813 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_1813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1813)\n  })\n  \n  val blob_843 = Wire(new MyBundle_1813)\n  blob_843.field1 := 123.U\n  blob_843.field2 := true.B\n  \n  io.out := blob_843\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1812 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1812)\n  })\n  \n  val blob_754 = Wire(new MyBundle_1812)\n  blob_754.field1 := 123.U\n  blob_754.field2 := true.B\n  \n  io.out := blob_754\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_1814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_618 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_618(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_618\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_1815 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_521 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_521(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_521\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_297'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_1817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_297'\n  val v_297 = Reg(UInt(18.W))\n  \n  \n  v_297 := 0.U.asTypeOf(v_297)\n  \n\n  io.out := v_297\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_900'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_1818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_900'\n  val v_900 = Reg(UInt(30.W))\n  \n  \n  v_900 := 0.U.asTypeOf(v_900)\n  \n\n  io.out := v_900\n}"}
{"instruction": "Implement a module performing subtraction on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_1819 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1820 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1820)\n  })\n  \n  val blob_991 = Wire(new MyBundle_1820)\n  blob_991.field1 := 123.U\n  blob_991.field2 := true.B\n  \n  io.out := blob_991\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1821 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_1822 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_1823 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_805'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_1824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_805'\n  val v_805 = Reg(SInt(9.W))\n  \n  \n  v_805 := 0.U.asTypeOf(v_805)\n  \n\n  io.out := v_805\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1825 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1825)\n  })\n  \n  val blob_231 = Wire(new MyBundle_1825)\n  blob_231.field1 := 123.U\n  blob_231.field2 := true.B\n  \n  io.out := blob_231\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1826 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_553 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_553(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_553\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_1827 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1828 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1828 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1828)\n  })\n  \n  val blob_518 = Wire(new MyBundle_1828)\n  blob_518.field1 := 123.U\n  blob_518.field2 := true.B\n  \n  io.out := blob_518\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1829 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_1829 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1829)\n  })\n  \n  val blob_368 = Wire(new MyBundle_1829)\n  blob_368.field1 := 123.U\n  blob_368.field2 := true.B\n  \n  io.out := blob_368\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1830 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1830 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1830)\n  })\n  \n  val blob_184 = Wire(new MyBundle_1830)\n  blob_184.field1 := 123.U\n  blob_184.field2 := true.B\n  \n  io.out := blob_184\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1831 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_1831 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1831)\n  })\n  \n  val blob_683 = Wire(new MyBundle_1831)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1832 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_657 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_657(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_657\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1833 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_1834 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1835 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_1836 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_1837 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_798 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_798(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_798\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1838 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_1839 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_1841 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1842 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1843 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_772 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_772(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_772\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_1844 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_1845 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_1846 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_720'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_1847 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_720'\n  val v_720 = Reg(SInt(23.W))\n  \n  \n  v_720 := 0.U.asTypeOf(v_720)\n  \n\n  io.out := v_720\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1848 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_1849 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_149 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_149(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_149\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1850 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1851 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_208 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_208(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_208\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_1852 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1853 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1854 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_1855 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_1856 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_487'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_1857 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_487'\n  val v_487 = Wire(SInt(18.W))\n  \n  \n  v_487 := 0.U.asTypeOf(v_487)\n  \n\n  io.out := v_487\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_1859 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_573'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_1860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_573'\n  val v_573 = Wire(SInt(14.W))\n  \n  \n  v_573 := 0.U.asTypeOf(v_573)\n  \n\n  io.out := v_573\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1862 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_1862 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1862)\n  })\n  \n  val blob_207 = Wire(new MyBundle_1862)\n  blob_207.field1 := 123.U\n  blob_207.field2 := true.B\n  \n  io.out := blob_207\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1861 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(18.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_498 = Wire(Vec(8, UInt(18.W)))\n  \n  for (i <- 0 until 8) {\n    vec_498(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_498\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1863 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1864 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1864 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1864)\n  })\n  \n  val blob_185 = Wire(new MyBundle_1864)\n  blob_185.field1 := 123.U\n  blob_185.field2 := true.B\n  \n  io.out := blob_185\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_1865 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_1866 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_946 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_946(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_946\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1867 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_1867 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1867)\n  })\n  \n  val blob_692 = Wire(new MyBundle_1867)\n  blob_692.field1 := 123.U\n  blob_692.field2 := true.B\n  \n  io.out := blob_692\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_1868 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_172 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_172(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_172\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_1870 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_1869 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_688 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_688(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_688\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_1872 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_1871 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_216'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_1874 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_216'\n  val v_216 = Reg(SInt(29.W))\n  \n  \n  v_216 := 0.U.asTypeOf(v_216)\n  \n\n  io.out := v_216\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_999'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_1873 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_999'\n  val v_999 = Reg(UInt(7.W))\n  \n  \n  v_999 := 0.U.asTypeOf(v_999)\n  \n\n  io.out := v_999\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1875 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_1875 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1875)\n  })\n  \n  val blob_141 = Wire(new MyBundle_1875)\n  blob_141.field1 := 123.U\n  blob_141.field2 := true.B\n  \n  io.out := blob_141\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_1876 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1877 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1878 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_1878 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1878)\n  })\n  \n  val blob_210 = Wire(new MyBundle_1878)\n  blob_210.field1 := 123.U\n  blob_210.field2 := true.B\n  \n  io.out := blob_210\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1881 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_1881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1881)\n  })\n  \n  val blob_121 = Wire(new MyBundle_1881)\n  blob_121.field1 := 123.U\n  blob_121.field2 := true.B\n  \n  io.out := blob_121\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1880 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_252 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_252(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_252\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_1879 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_131 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_131(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_131\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_1883 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_1884 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_1885 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1886 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_1887 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_457'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_1888 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_457'\n  val v_457 = Reg(SInt(26.W))\n  \n  \n  v_457 := 0.U.asTypeOf(v_457)\n  \n\n  io.out := v_457\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_1889 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_613'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_1890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_613'\n  val v_613 = Wire(UInt(30.W))\n  \n  \n  v_613 := 0.U.asTypeOf(v_613)\n  \n\n  io.out := v_613\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_1891 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_1892 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_1894 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1893 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1893 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1893)\n  })\n  \n  val blob_834 = Wire(new MyBundle_1893)\n  blob_834.field1 := 123.U\n  blob_834.field2 := true.B\n  \n  io.out := blob_834\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_1895 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1897 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_1897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1897)\n  })\n  \n  val blob_588 = Wire(new MyBundle_1897)\n  blob_588.field1 := 123.U\n  blob_588.field2 := true.B\n  \n  io.out := blob_588\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_1898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_846 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_846(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_846\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_1899 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1900 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1901 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1901 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1901)\n  })\n  \n  val blob_814 = Wire(new MyBundle_1901)\n  blob_814.field1 := 123.U\n  blob_814.field2 := true.B\n  \n  io.out := blob_814\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1904 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_1904 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1904)\n  })\n  \n  val blob_468 = Wire(new MyBundle_1904)\n  blob_468.field1 := 123.U\n  blob_468.field2 := true.B\n  \n  io.out := blob_468\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_1902 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_850 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_850(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_850\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1905 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_1907 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_1908 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_1909 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_1910 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1911 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1913 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_1914 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_1916 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_1917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_747 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_747(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_747\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_786'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_1918 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_786'\n  val v_786 = Reg(SInt(2.W))\n  \n  \n  v_786 := 0.U.asTypeOf(v_786)\n  \n\n  io.out := v_786\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1919 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_1919 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1919)\n  })\n  \n  val blob_201 = Wire(new MyBundle_1919)\n  blob_201.field1 := 123.U\n  blob_201.field2 := true.B\n  \n  io.out := blob_201\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_1920 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_922 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_922(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_922\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_1922 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1923 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_1924 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_1925 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_690 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_690(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_690\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_863'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_1926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_863'\n  val v_863 = Wire(UInt(13.W))\n  \n  \n  v_863 := 0.U.asTypeOf(v_863)\n  \n\n  io.out := v_863\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1928 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1927 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_375'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_1930 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_375'\n  val v_375 = Wire(SInt(20.W))\n  \n  \n  v_375 := 0.U.asTypeOf(v_375)\n  \n\n  io.out := v_375\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_1929 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_1931 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_1932 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1933 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1933 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1933)\n  })\n  \n  val blob_941 = Wire(new MyBundle_1933)\n  blob_941.field1 := 123.U\n  blob_941.field2 := true.B\n  \n  io.out := blob_941\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_198 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_198(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_198\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_883'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1935 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_883'\n  val v_883 = Wire(SInt(11.W))\n  \n  \n  v_883 := 0.U.asTypeOf(v_883)\n  \n\n  io.out := v_883\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1939 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_1939 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1939)\n  })\n  \n  val blob_604 = Wire(new MyBundle_1939)\n  blob_604.field1 := 123.U\n  blob_604.field2 := true.B\n  \n  io.out := blob_604\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_1937 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_1938 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_547 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_547(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_547\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_590'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_1944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_590'\n  val v_590 = Wire(UInt(16.W))\n  \n  \n  v_590 := 0.U.asTypeOf(v_590)\n  \n\n  io.out := v_590\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_1943 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_507 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_507(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_507\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_636'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_1947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_636'\n  val v_636 = Reg(UInt(25.W))\n  \n  \n  v_636 := 0.U.asTypeOf(v_636)\n  \n\n  io.out := v_636\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_1945 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_1948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_524 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_524(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_524\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_1949 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_1950 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_844'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_1951 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_844'\n  val v_844 = Reg(UInt(18.W))\n  \n  \n  v_844 := 0.U.asTypeOf(v_844)\n  \n\n  io.out := v_844\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_1952 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_1953 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_1955 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_1956 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_1957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_943 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_943(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_943\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_1958 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1959 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_1959 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1959)\n  })\n  \n  val blob_847 = Wire(new MyBundle_1959)\n  blob_847.field1 := 123.U\n  blob_847.field2 := true.B\n  \n  io.out := blob_847\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_1960 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_505 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_505(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_505\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_1961 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_1962 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_1964 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_832 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_832(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_832\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1965 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_1965 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1965)\n  })\n  \n  val blob_430 = Wire(new MyBundle_1965)\n  blob_430.field1 := 123.U\n  blob_430.field2 := true.B\n  \n  io.out := blob_430\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_1966 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_1969 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_315'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_1968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_315'\n  val v_315 = Wire(UInt(6.W))\n  \n  \n  v_315 := 0.U.asTypeOf(v_315)\n  \n\n  io.out := v_315\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_1970 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_574 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_574(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_574\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_1971 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_1972 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_1974 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_1975 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_1977 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_1976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_502 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_502(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_502\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_567'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_1978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_567'\n  val v_567 = Reg(UInt(14.W))\n  \n  \n  v_567 := 0.U.asTypeOf(v_567)\n  \n\n  io.out := v_567\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_1979 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_241 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_241(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_241\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_1980 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_884 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_884(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_884\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_1981 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_1982 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1983 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_1983 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1983)\n  })\n  \n  val blob_333 = Wire(new MyBundle_1983)\n  blob_333.field1 := 123.U\n  blob_333.field2 := true.B\n  \n  io.out := blob_333\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_1984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_994 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_994(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_994\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1985 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_1985 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1985)\n  })\n  \n  val blob_245 = Wire(new MyBundle_1985)\n  blob_245.field1 := 123.U\n  blob_245.field2 := true.B\n  \n  io.out := blob_245\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_851'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_1986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_851'\n  val v_851 = Reg(UInt(8.W))\n  \n  \n  v_851 := 0.U.asTypeOf(v_851)\n  \n\n  io.out := v_851\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_1987 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1988 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_1988 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1988)\n  })\n  \n  val blob_564 = Wire(new MyBundle_1988)\n  blob_564.field1 := 123.U\n  blob_564.field2 := true.B\n  \n  io.out := blob_564\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_1989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_440 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_440(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_440\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_1990 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_1993 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_1992 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1991 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_1991 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1991)\n  })\n  \n  val blob_157 = Wire(new MyBundle_1991)\n  blob_157.field1 := 123.U\n  blob_157.field2 := true.B\n  \n  io.out := blob_157\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_1995 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(23.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_525 = Wire(Vec(3, UInt(23.W)))\n  \n  for (i <- 0 until 3) {\n    vec_525(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_525\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_1996 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1997 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_1997 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1997)\n  })\n  \n  val blob_174 = Wire(new MyBundle_1997)\n  blob_174.field1 := 123.U\n  blob_174.field2 := true.B\n  \n  io.out := blob_174\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_1998 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_1998 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_1998)\n  })\n  \n  val blob_656 = Wire(new MyBundle_1998)\n  blob_656.field1 := 123.U\n  blob_656.field2 := true.B\n  \n  io.out := blob_656\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_1999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_801 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_801(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_801\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_2000 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2002 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_612 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_612(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_612\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_2001 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2003 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_2004 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_2005 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2006 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2006)\n  })\n  \n  val blob_895 = Wire(new MyBundle_2006)\n  blob_895.field1 := 123.U\n  blob_895.field2 := true.B\n  \n  io.out := blob_895\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2007 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2010 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_2008 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_764 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_764(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_764\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2009 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2009)\n  })\n  \n  val blob_801 = Wire(new MyBundle_2009)\n  blob_801.field1 := 123.U\n  blob_801.field2 := true.B\n  \n  io.out := blob_801\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2011 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_781 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_781(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_781\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2012 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2012 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2012)\n  })\n  \n  val blob_447 = Wire(new MyBundle_2012)\n  blob_447.field1 := 123.U\n  blob_447.field2 := true.B\n  \n  io.out := blob_447\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_2013 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(24.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_909 = Wire(Vec(4, UInt(24.W)))\n  \n  for (i <- 0 until 4) {\n    vec_909(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_909\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2015 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_414 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_414(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_414\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2017 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2017 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2017)\n  })\n  \n  val blob_488 = Wire(new MyBundle_2017)\n  blob_488.field1 := 123.U\n  blob_488.field2 := true.B\n  \n  io.out := blob_488\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_2016 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_469'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_2018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_469'\n  val v_469 = Wire(UInt(7.W))\n  \n  \n  v_469 := 0.U.asTypeOf(v_469)\n  \n\n  io.out := v_469\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2019 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2019 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2019)\n  })\n  \n  val blob_819 = Wire(new MyBundle_2019)\n  blob_819.field1 := 123.U\n  blob_819.field2 := true.B\n  \n  io.out := blob_819\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_2020 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2021 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_296 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_296(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_296\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_2022 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_2023 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_2024 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_743 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_743(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_743\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_2026 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2027 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_261 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_261(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_261\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_2028 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2029 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2029 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2029)\n  })\n  \n  val blob_791 = Wire(new MyBundle_2029)\n  blob_791.field1 := 123.U\n  blob_791.field2 := true.B\n  \n  io.out := blob_791\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_599 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_599(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_599\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_2031 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2032 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_2033 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2034 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2035 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_2035 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2035)\n  })\n  \n  val blob_402 = Wire(new MyBundle_2035)\n  blob_402.field1 := 123.U\n  blob_402.field2 := true.B\n  \n  io.out := blob_402\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2037 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2037 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2037)\n  })\n  \n  val blob_576 = Wire(new MyBundle_2037)\n  blob_576.field1 := 123.U\n  blob_576.field2 := true.B\n  \n  io.out := blob_576\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2038 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_2039 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2041 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_378 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_378(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_378\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_2042 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_2043 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2040 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_364 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_364(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_364\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2045 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2045 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2045)\n  })\n  \n  val blob_553 = Wire(new MyBundle_2045)\n  blob_553.field1 := 123.U\n  blob_553.field2 := true.B\n  \n  io.out := blob_553\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2046 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2046 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2046)\n  })\n  \n  val blob_913 = Wire(new MyBundle_2046)\n  blob_913.field1 := 123.U\n  blob_913.field2 := true.B\n  \n  io.out := blob_913\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_2047 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_2048 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_2049 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_323'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2050 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_323'\n  val v_323 = Wire(UInt(13.W))\n  \n  \n  v_323 := 0.U.asTypeOf(v_323)\n  \n\n  io.out := v_323\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_2052 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_2051 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2053 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2053 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2053)\n  })\n  \n  val blob_935 = Wire(new MyBundle_2053)\n  blob_935.field1 := 123.U\n  blob_935.field2 := true.B\n  \n  io.out := blob_935\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2054 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2055 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2055)\n  })\n  \n  val blob_409 = Wire(new MyBundle_2055)\n  blob_409.field1 := 123.U\n  blob_409.field2 := true.B\n  \n  io.out := blob_409\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_2056 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_530'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_2058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_530'\n  val v_530 = Wire(UInt(26.W))\n  \n  \n  v_530 := 0.U.asTypeOf(v_530)\n  \n\n  io.out := v_530\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2057 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2057 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2057)\n  })\n  \n  val blob_381 = Wire(new MyBundle_2057)\n  blob_381.field1 := 123.U\n  blob_381.field2 := true.B\n  \n  io.out := blob_381\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_2059 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2060 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2060)\n  })\n  \n  val blob_817 = Wire(new MyBundle_2060)\n  blob_817.field1 := 123.U\n  blob_817.field2 := true.B\n  \n  io.out := blob_817\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_2061 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(20.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_152 = Wire(Vec(7, UInt(20.W)))\n  \n  for (i <- 0 until 7) {\n    vec_152(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_152\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2062 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2063 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_2064 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2067 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2067)\n  })\n  \n  val blob_639 = Wire(new MyBundle_2067)\n  blob_639.field1 := 123.U\n  blob_639.field2 := true.B\n  \n  io.out := blob_639\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_2066 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 15-bit UInt Wire named 'v_883'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_2068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Wire named 'v_883'\n  val v_883 = Wire(UInt(15.W))\n  \n  \n  v_883 := 0.U.asTypeOf(v_883)\n  \n\n  io.out := v_883\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2065 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_644 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_644(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_644\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2070 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_303 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_303(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_303\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_2072 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_191 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_191(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_191\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2074 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2074)\n  })\n  \n  val blob_631 = Wire(new MyBundle_2074)\n  blob_631.field1 := 123.U\n  blob_631.field2 := true.B\n  \n  io.out := blob_631\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_2075 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2077 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2078 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_674 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_674(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_674\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_817'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_2080 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_817'\n  val v_817 = Reg(SInt(26.W))\n  \n  \n  v_817 := 0.U.asTypeOf(v_817)\n  \n\n  io.out := v_817\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2079 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2079 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2079)\n  })\n  \n  val blob_790 = Wire(new MyBundle_2079)\n  blob_790.field1 := 123.U\n  blob_790.field2 := true.B\n  \n  io.out := blob_790\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_2081 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_612 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_612(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_612\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_930'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_2082 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_930'\n  val v_930 = Wire(SInt(22.W))\n  \n  \n  v_930 := 0.U.asTypeOf(v_930)\n  \n\n  io.out := v_930\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_2084 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2083 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_441 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_441(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_441\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2085 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2087 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2087 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2087)\n  })\n  \n  val blob_509 = Wire(new MyBundle_2087)\n  blob_509.field1 := 123.U\n  blob_509.field2 := true.B\n  \n  io.out := blob_509\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_916'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_2089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_916'\n  val v_916 = Wire(SInt(4.W))\n  \n  \n  v_916 := 0.U.asTypeOf(v_916)\n  \n\n  io.out := v_916\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_2090 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_2091 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2093 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2093)\n  })\n  \n  val blob_391 = Wire(new MyBundle_2093)\n  blob_391.field1 := 123.U\n  blob_391.field2 := true.B\n  \n  io.out := blob_391\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2094 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_870 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_870(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_870\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2096 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_335 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_335(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_335\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2097 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2097 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2097)\n  })\n  \n  val blob_266 = Wire(new MyBundle_2097)\n  blob_266.field1 := 123.U\n  blob_266.field2 := true.B\n  \n  io.out := blob_266\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_779'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_2098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_779'\n  val v_779 = Wire(UInt(13.W))\n  \n  \n  v_779 := 0.U.asTypeOf(v_779)\n  \n\n  io.out := v_779\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_563'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_2100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_563'\n  val v_563 = Wire(SInt(6.W))\n  \n  \n  v_563 := 0.U.asTypeOf(v_563)\n  \n\n  io.out := v_563\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2101 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2103 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2103)\n  })\n  \n  val blob_992 = Wire(new MyBundle_2103)\n  blob_992.field1 := 123.U\n  blob_992.field2 := true.B\n  \n  io.out := blob_992\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_2104 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_2105 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2106 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2106 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2106)\n  })\n  \n  val blob_800 = Wire(new MyBundle_2106)\n  blob_800.field1 := 123.U\n  blob_800.field2 := true.B\n  \n  io.out := blob_800\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2107 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_582'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_2108 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_582'\n  val v_582 = Wire(UInt(13.W))\n  \n  \n  v_582 := 0.U.asTypeOf(v_582)\n  \n\n  io.out := v_582\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2109 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_367'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_2110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_367'\n  val v_367 = Reg(SInt(3.W))\n  \n  \n  v_367 := 0.U.asTypeOf(v_367)\n  \n\n  io.out := v_367\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2111 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2111 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2111)\n  })\n  \n  val blob_622 = Wire(new MyBundle_2111)\n  blob_622.field1 := 123.U\n  blob_622.field2 := true.B\n  \n  io.out := blob_622\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_2112 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_823 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_823(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_823\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_2114 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2115 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_735 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_735(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_735\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2116 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2116 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2116)\n  })\n  \n  val blob_332 = Wire(new MyBundle_2116)\n  blob_332.field1 := 123.U\n  blob_332.field2 := true.B\n  \n  io.out := blob_332\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_2117 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_2118 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2119 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2122 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2122)\n  })\n  \n  val blob_665 = Wire(new MyBundle_2122)\n  blob_665.field1 := 123.U\n  blob_665.field2 := true.B\n  \n  io.out := blob_665\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2123 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_2123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2123)\n  })\n  \n  val blob_366 = Wire(new MyBundle_2123)\n  blob_366.field1 := 123.U\n  blob_366.field2 := true.B\n  \n  io.out := blob_366\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2124 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2124)\n  })\n  \n  val blob_619 = Wire(new MyBundle_2124)\n  blob_619.field1 := 123.U\n  blob_619.field2 := true.B\n  \n  io.out := blob_619\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_2125 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_187'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2126 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_187'\n  val v_187 = Reg(UInt(13.W))\n  \n  \n  v_187 := 0.U.asTypeOf(v_187)\n  \n\n  io.out := v_187\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_2128 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2127 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_126 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_126(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_126\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2129 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2129 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2129)\n  })\n  \n  val blob_754 = Wire(new MyBundle_2129)\n  blob_754.field1 := 123.U\n  blob_754.field2 := true.B\n  \n  io.out := blob_754\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2130 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2131 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_347'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_2132 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_347'\n  val v_347 = Wire(SInt(5.W))\n  \n  \n  v_347 := 0.U.asTypeOf(v_347)\n  \n\n  io.out := v_347\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2134 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2134 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2134)\n  })\n  \n  val blob_272 = Wire(new MyBundle_2134)\n  blob_272.field1 := 123.U\n  blob_272.field2 := true.B\n  \n  io.out := blob_272\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2133 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_355 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_355(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_355\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2135 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2135)\n  })\n  \n  val blob_948 = Wire(new MyBundle_2135)\n  blob_948.field1 := 123.U\n  blob_948.field2 := true.B\n  \n  io.out := blob_948\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2136 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2136)\n  })\n  \n  val blob_335 = Wire(new MyBundle_2136)\n  blob_335.field1 := 123.U\n  blob_335.field2 := true.B\n  \n  io.out := blob_335\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_2137 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_234 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_234(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_234\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2138 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_205'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_2140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_205'\n  val v_205 = Reg(SInt(28.W))\n  \n  \n  v_205 := 0.U.asTypeOf(v_205)\n  \n\n  io.out := v_205\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2139 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2141 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2141)\n  })\n  \n  val blob_348 = Wire(new MyBundle_2141)\n  blob_348.field1 := 123.U\n  blob_348.field2 := true.B\n  \n  io.out := blob_348\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_856'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_2142 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_856'\n  val v_856 = Wire(UInt(30.W))\n  \n  \n  v_856 := 0.U.asTypeOf(v_856)\n  \n\n  io.out := v_856\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_267'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_2143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_267'\n  val v_267 = Wire(UInt(24.W))\n  \n  \n  v_267 := 0.U.asTypeOf(v_267)\n  \n\n  io.out := v_267\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_2144 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_2145 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_2146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_729 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_729(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_729\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2148 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2148 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2148)\n  })\n  \n  val blob_522 = Wire(new MyBundle_2148)\n  blob_522.field1 := 123.U\n  blob_522.field2 := true.B\n  \n  io.out := blob_522\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2147 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_2149 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_916 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_916(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_916\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_2151 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(27.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_266 = Wire(Vec(5, UInt(27.W)))\n  \n  for (i <- 0 until 5) {\n    vec_266(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_266\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2152 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_911 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_911(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_911\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_2153 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_2154 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2155 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2156 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_2156 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2156)\n  })\n  \n  val blob_644 = Wire(new MyBundle_2156)\n  blob_644.field1 := 123.U\n  blob_644.field2 := true.B\n  \n  io.out := blob_644\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_821'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_821'\n  val v_821 = Reg(UInt(31.W))\n  \n  \n  v_821 := 0.U.asTypeOf(v_821)\n  \n\n  io.out := v_821\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_219'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_2158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_219'\n  val v_219 = Reg(SInt(29.W))\n  \n  \n  v_219 := 0.U.asTypeOf(v_219)\n  \n\n  io.out := v_219\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_377'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_2159 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_377'\n  val v_377 = Wire(SInt(25.W))\n  \n  \n  v_377 := 0.U.asTypeOf(v_377)\n  \n\n  io.out := v_377\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_2160 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2161 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2162 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2163 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2163 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2163)\n  })\n  \n  val blob_991 = Wire(new MyBundle_2163)\n  blob_991.field1 := 123.U\n  blob_991.field2 := true.B\n  \n  io.out := blob_991\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2164 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_456 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_456(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_456\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_257 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_257(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_257\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2166 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2166 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2166)\n  })\n  \n  val blob_726 = Wire(new MyBundle_2166)\n  blob_726.field1 := 123.U\n  blob_726.field2 := true.B\n  \n  io.out := blob_726\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2167 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2167 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2167)\n  })\n  \n  val blob_498 = Wire(new MyBundle_2167)\n  blob_498.field1 := 123.U\n  blob_498.field2 := true.B\n  \n  io.out := blob_498\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2168 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_641 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_641(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_641\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_729'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_2170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_729'\n  val v_729 = Wire(UInt(24.W))\n  \n  \n  v_729 := 0.U.asTypeOf(v_729)\n  \n\n  io.out := v_729\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2172 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2171 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2171 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2171)\n  })\n  \n  val blob_975 = Wire(new MyBundle_2171)\n  blob_975.field1 := 123.U\n  blob_975.field2 := true.B\n  \n  io.out := blob_975\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2173 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2174 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2174 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2174)\n  })\n  \n  val blob_500 = Wire(new MyBundle_2174)\n  blob_500.field1 := 123.U\n  blob_500.field2 := true.B\n  \n  io.out := blob_500\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2175 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_907 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_907(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_907\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_2176 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_2177 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2178 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_2179 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2180 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2181 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2182 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_2183 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_2184 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2185 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_2186 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_2187 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_2188 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_540'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2189 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_540'\n  val v_540 = Reg(SInt(28.W))\n  \n  \n  v_540 := 0.U.asTypeOf(v_540)\n  \n\n  io.out := v_540\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2190 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2191 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_2191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2191)\n  })\n  \n  val blob_441 = Wire(new MyBundle_2191)\n  blob_441.field1 := 123.U\n  blob_441.field2 := true.B\n  \n  io.out := blob_441\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2192 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2194 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_490 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_490(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_490\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2195 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_992'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_2196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_992'\n  val v_992 = Reg(UInt(26.W))\n  \n  \n  v_992 := 0.U.asTypeOf(v_992)\n  \n\n  io.out := v_992\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_284'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_2197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_284'\n  val v_284 = Wire(UInt(30.W))\n  \n  \n  v_284 := 0.U.asTypeOf(v_284)\n  \n\n  io.out := v_284\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_2198 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2200 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(22.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_810 = Wire(Vec(6, UInt(22.W)))\n  \n  for (i <- 0 until 6) {\n    vec_810(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_810\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2201 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2201 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2201)\n  })\n  \n  val blob_257 = Wire(new MyBundle_2201)\n  blob_257.field1 := 123.U\n  blob_257.field2 := true.B\n  \n  io.out := blob_257\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2202 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_2202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2202)\n  })\n  \n  val blob_718 = Wire(new MyBundle_2202)\n  blob_718.field1 := 123.U\n  blob_718.field2 := true.B\n  \n  io.out := blob_718\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_171 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_171(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_171\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_786 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_786(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_786\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2205 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_492 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_492(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_492\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleDiff_2206 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_2207 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2208 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2208 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2208)\n  })\n  \n  val blob_687 = Wire(new MyBundle_2208)\n  blob_687.field1 := 123.U\n  blob_687.field2 := true.B\n  \n  io.out := blob_687\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_982 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_982(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_982\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2210 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_2210 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2210)\n  })\n  \n  val blob_177 = Wire(new MyBundle_2210)\n  blob_177.field1 := 123.U\n  blob_177.field2 := true.B\n  \n  io.out := blob_177\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_2211 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2212 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_2213 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_618 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_618(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_618\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2216 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_357 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_357(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_357\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2217 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_321 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_321(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_321\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2218 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2218 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2218)\n  })\n  \n  val blob_754 = Wire(new MyBundle_2218)\n  blob_754.field1 := 123.U\n  blob_754.field2 := true.B\n  \n  io.out := blob_754\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2219 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2220 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2220)\n  })\n  \n  val blob_133 = Wire(new MyBundle_2220)\n  blob_133.field1 := 123.U\n  blob_133.field2 := true.B\n  \n  io.out := blob_133\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_2221 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2222 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2222 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2222)\n  })\n  \n  val blob_564 = Wire(new MyBundle_2222)\n  blob_564.field1 := 123.U\n  blob_564.field2 := true.B\n  \n  io.out := blob_564\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2223 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_174 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_174(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_174\n}"}
{"instruction": "Define a 15-bit UInt Wire named 'v_521'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_2224 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Wire named 'v_521'\n  val v_521 = Wire(UInt(15.W))\n  \n  \n  v_521 := 0.U.asTypeOf(v_521)\n  \n\n  io.out := v_521\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2226 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_587 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_587(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_587\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_2227 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2228 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2228 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2228)\n  })\n  \n  val blob_411 = Wire(new MyBundle_2228)\n  blob_411.field1 := 123.U\n  blob_411.field2 := true.B\n  \n  io.out := blob_411\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2229 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_630'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2230 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_630'\n  val v_630 = Reg(SInt(23.W))\n  \n  \n  v_630 := 0.U.asTypeOf(v_630)\n  \n\n  io.out := v_630\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2231 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2231 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2231)\n  })\n  \n  val blob_111 = Wire(new MyBundle_2231)\n  blob_111.field1 := 123.U\n  blob_111.field2 := true.B\n  \n  io.out := blob_111\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2232 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2233 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_899 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_899(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_899\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2234 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2234)\n  })\n  \n  val blob_911 = Wire(new MyBundle_2234)\n  blob_911.field1 := 123.U\n  blob_911.field2 := true.B\n  \n  io.out := blob_911\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2235 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2236 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2236 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2236)\n  })\n  \n  val blob_764 = Wire(new MyBundle_2236)\n  blob_764.field1 := 123.U\n  blob_764.field2 := true.B\n  \n  io.out := blob_764\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2237 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_2238 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2239 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2239 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2239)\n  })\n  \n  val blob_361 = Wire(new MyBundle_2239)\n  blob_361.field1 := 123.U\n  blob_361.field2 := true.B\n  \n  io.out := blob_361\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2240 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2240)\n  })\n  \n  val blob_491 = Wire(new MyBundle_2240)\n  blob_491.field1 := 123.U\n  blob_491.field2 := true.B\n  \n  io.out := blob_491\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2241 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2241)\n  })\n  \n  val blob_127 = Wire(new MyBundle_2241)\n  blob_127.field1 := 123.U\n  blob_127.field2 := true.B\n  \n  io.out := blob_127\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_2242 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_2243 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2245 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_2244 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2246 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_598 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_598(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_598\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_2248 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_618 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_618(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_618\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_577 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_577(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_577\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2250 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_2251 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_113 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_113(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_113\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2252 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2252)\n  })\n  \n  val blob_683 = Wire(new MyBundle_2252)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_2253 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2254 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2254 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2254)\n  })\n  \n  val blob_779 = Wire(new MyBundle_2254)\n  blob_779.field1 := 123.U\n  blob_779.field2 := true.B\n  \n  io.out := blob_779\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2256 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_702 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_702(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_702\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_821'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_2258 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_821'\n  val v_821 = Wire(SInt(25.W))\n  \n  \n  v_821 := 0.U.asTypeOf(v_821)\n  \n\n  io.out := v_821\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2259 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2260 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_764 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_764(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_764\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_2262 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_636 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_636(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_636\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2261 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2263 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2263 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2263)\n  })\n  \n  val blob_879 = Wire(new MyBundle_2263)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_2264 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_2265 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_617 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_617(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_617\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(22.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_909 = Wire(Vec(2, UInt(22.W)))\n  \n  for (i <- 0 until 2) {\n    vec_909(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_909\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_443'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_2268 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_443'\n  val v_443 = Reg(UInt(13.W))\n  \n  \n  v_443 := 0.U.asTypeOf(v_443)\n  \n\n  io.out := v_443\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_2269 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2270 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_200'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2271 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_200'\n  val v_200 = Reg(UInt(10.W))\n  \n  \n  v_200 := 0.U.asTypeOf(v_200)\n  \n\n  io.out := v_200\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_2272 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2273 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2273)\n  })\n  \n  val blob_760 = Wire(new MyBundle_2273)\n  blob_760.field1 := 123.U\n  blob_760.field2 := true.B\n  \n  io.out := blob_760\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_2274 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2275 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2275)\n  })\n  \n  val blob_974 = Wire(new MyBundle_2275)\n  blob_974.field1 := 123.U\n  blob_974.field2 := true.B\n  \n  io.out := blob_974\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_2278 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2276 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_226 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_226(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2277 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2279 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_2279 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2279)\n  })\n  \n  val blob_367 = Wire(new MyBundle_2279)\n  blob_367.field1 := 123.U\n  blob_367.field2 := true.B\n  \n  io.out := blob_367\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2280 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2281 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2282 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_690 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_690(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_690\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_2283 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2284 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_441'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_2286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_441'\n  val v_441 = Reg(UInt(17.W))\n  \n  \n  v_441 := 0.U.asTypeOf(v_441)\n  \n\n  io.out := v_441\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(10.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_695 = Wire(Vec(5, UInt(10.W)))\n  \n  for (i <- 0 until 5) {\n    vec_695(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_695\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_2287 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2288 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2288 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2288)\n  })\n  \n  val blob_662 = Wire(new MyBundle_2288)\n  blob_662.field1 := 123.U\n  blob_662.field2 := true.B\n  \n  io.out := blob_662\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_2290 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2291 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2291 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2291)\n  })\n  \n  val blob_244 = Wire(new MyBundle_2291)\n  blob_244.field1 := 123.U\n  blob_244.field2 := true.B\n  \n  io.out := blob_244\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2292 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2293 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_719 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_719(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_719\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_946'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_2296 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_946'\n  val v_946 = Reg(UInt(8.W))\n  \n  \n  v_946 := 0.U.asTypeOf(v_946)\n  \n\n  io.out := v_946\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2295 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2295 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2295)\n  })\n  \n  val blob_538 = Wire(new MyBundle_2295)\n  blob_538.field1 := 123.U\n  blob_538.field2 := true.B\n  \n  io.out := blob_538\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2297 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_105 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_105(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_105\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2299 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2299 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2299)\n  })\n  \n  val blob_881 = Wire(new MyBundle_2299)\n  blob_881.field1 := 123.U\n  blob_881.field2 := true.B\n  \n  io.out := blob_881\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_315'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_2300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_315'\n  val v_315 = Wire(SInt(12.W))\n  \n  \n  v_315 := 0.U.asTypeOf(v_315)\n  \n\n  io.out := v_315\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_133'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_2301 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_133'\n  val v_133 = Reg(UInt(24.W))\n  \n  \n  v_133 := 0.U.asTypeOf(v_133)\n  \n\n  io.out := v_133\n}"}
{"instruction": "Implement a module performing addition on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_2302 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_2303 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2304 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_847 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_847(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_847\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2305 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2305 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2305)\n  })\n  \n  val blob_171 = Wire(new MyBundle_2305)\n  blob_171.field1 := 123.U\n  blob_171.field2 := true.B\n  \n  io.out := blob_171\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_2306 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2307 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_461 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_461(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2308 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(19.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_100 = Wire(Vec(7, UInt(19.W)))\n  \n  for (i <- 0 until 7) {\n    vec_100(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_100\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_722'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_2309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_722'\n  val v_722 = Wire(SInt(8.W))\n  \n  \n  v_722 := 0.U.asTypeOf(v_722)\n  \n\n  io.out := v_722\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2310 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2311 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_357 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_357(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_357\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_2312 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_735'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_2313 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_735'\n  val v_735 = Reg(UInt(14.W))\n  \n  \n  v_735 := 0.U.asTypeOf(v_735)\n  \n\n  io.out := v_735\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_2314 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2315 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_458 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_458(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_458\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_824'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_2316 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_824'\n  val v_824 = Reg(SInt(23.W))\n  \n  \n  v_824 := 0.U.asTypeOf(v_824)\n  \n\n  io.out := v_824\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2317 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2317 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2317)\n  })\n  \n  val blob_842 = Wire(new MyBundle_2317)\n  blob_842.field1 := 123.U\n  blob_842.field2 := true.B\n  \n  io.out := blob_842\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2318 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2318 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2318)\n  })\n  \n  val blob_705 = Wire(new MyBundle_2318)\n  blob_705.field1 := 123.U\n  blob_705.field2 := true.B\n  \n  io.out := blob_705\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_356'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_2320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_356'\n  val v_356 = Reg(SInt(16.W))\n  \n  \n  v_356 := 0.U.asTypeOf(v_356)\n  \n\n  io.out := v_356\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_2321 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2322 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_131 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_131(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_131\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_2323 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_2324 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2325 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2325)\n  })\n  \n  val blob_915 = Wire(new MyBundle_2325)\n  blob_915.field1 := 123.U\n  blob_915.field2 := true.B\n  \n  io.out := blob_915\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_117'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_2326 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_117'\n  val v_117 = Wire(SInt(11.W))\n  \n  \n  v_117 := 0.U.asTypeOf(v_117)\n  \n\n  io.out := v_117\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2327 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2328 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2328)\n  })\n  \n  val blob_919 = Wire(new MyBundle_2328)\n  blob_919.field1 := 123.U\n  blob_919.field2 := true.B\n  \n  io.out := blob_919\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_2329 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_2330 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_2331 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2332 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_234'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_2333 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_234'\n  val v_234 = Wire(SInt(7.W))\n  \n  \n  v_234 := 0.U.asTypeOf(v_234)\n  \n\n  io.out := v_234\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2334 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2334)\n  })\n  \n  val blob_173 = Wire(new MyBundle_2334)\n  blob_173.field1 := 123.U\n  blob_173.field2 := true.B\n  \n  io.out := blob_173\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_2335 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_2336 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2337 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2337 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2337)\n  })\n  \n  val blob_417 = Wire(new MyBundle_2337)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2338 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2339 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2340 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_342 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_342(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_342\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_446 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_446(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_446\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2342 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2344 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_2345 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_860 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_860(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_860\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2346 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_281 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_281(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_281\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_997'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_2348 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_997'\n  val v_997 = Reg(SInt(30.W))\n  \n  \n  v_997 := 0.U.asTypeOf(v_997)\n  \n\n  io.out := v_997\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_2349 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2350 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2350 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2350)\n  })\n  \n  val blob_153 = Wire(new MyBundle_2350)\n  blob_153.field1 := 123.U\n  blob_153.field2 := true.B\n  \n  io.out := blob_153\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2351 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_675 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_675(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_675\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_625'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_2353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_625'\n  val v_625 = Wire(UInt(22.W))\n  \n  \n  v_625 := 0.U.asTypeOf(v_625)\n  \n\n  io.out := v_625\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_276 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_276(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_276\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_2354 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_2355 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_994 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_994(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_994\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2356 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_2357 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2359 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_2358 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_2361 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2360 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_2362 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_448 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_448(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_448\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_2365 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2366 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_686'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_686'\n  val v_686 = Reg(UInt(4.W))\n  \n  \n  v_686 := 0.U.asTypeOf(v_686)\n  \n\n  io.out := v_686\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_2368 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2367 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2370 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_751 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_751(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_751\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_2372 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2373 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2373)\n  })\n  \n  val blob_136 = Wire(new MyBundle_2373)\n  blob_136.field1 := 123.U\n  blob_136.field2 := true.B\n  \n  io.out := blob_136\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_2376 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2375 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_2375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2375)\n  })\n  \n  val blob_193 = Wire(new MyBundle_2375)\n  blob_193.field1 := 123.U\n  blob_193.field2 := true.B\n  \n  io.out := blob_193\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_892 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_892(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_892\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_2378 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_293'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_2379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_293'\n  val v_293 = Wire(UInt(16.W))\n  \n  \n  v_293 := 0.U.asTypeOf(v_293)\n  \n\n  io.out := v_293\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_396'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_2381 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_396'\n  val v_396 = Wire(SInt(19.W))\n  \n  \n  v_396 := 0.U.asTypeOf(v_396)\n  \n\n  io.out := v_396\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2382 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_945 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_945(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_945\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2384 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2384)\n  })\n  \n  val blob_498 = Wire(new MyBundle_2384)\n  blob_498.field1 := 123.U\n  blob_498.field2 := true.B\n  \n  io.out := blob_498\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2385 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2386 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_357 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_357(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_357\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2387 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_885'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_2388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_885'\n  val v_885 = Wire(SInt(24.W))\n  \n  \n  v_885 := 0.U.asTypeOf(v_885)\n  \n\n  io.out := v_885\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_2389 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_583 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_583(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_583\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_2391 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_2392 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2393 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_2394 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2395 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2396 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(10.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_353 = Wire(Vec(5, UInt(10.W)))\n  \n  for (i <- 0 until 5) {\n    vec_353(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_353\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_664 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_664(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_664\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_280'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_2399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_280'\n  val v_280 = Reg(SInt(25.W))\n  \n  \n  v_280 := 0.U.asTypeOf(v_280)\n  \n\n  io.out := v_280\n}"}
{"instruction": "Implement a module performing bitwise AND on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_2400 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2401 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2401)\n  })\n  \n  val blob_251 = Wire(new MyBundle_2401)\n  blob_251.field1 := 123.U\n  blob_251.field2 := true.B\n  \n  io.out := blob_251\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2403 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2402 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_893 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_893(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_893\n}"}
{"instruction": "Implement a module performing addition on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_2404 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2405 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2406 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_736 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_736(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_736\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2409 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_2407 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2408 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2408)\n  })\n  \n  val blob_931 = Wire(new MyBundle_2408)\n  blob_931.field1 := 123.U\n  blob_931.field2 := true.B\n  \n  io.out := blob_931\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2410 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_2410 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2410)\n  })\n  \n  val blob_449 = Wire(new MyBundle_2410)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2411 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_411 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_411(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_411\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_228'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_2412 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_228'\n  val v_228 = Reg(UInt(24.W))\n  \n  \n  v_228 := 0.U.asTypeOf(v_228)\n  \n\n  io.out := v_228\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2413 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_325'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_2414 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_325'\n  val v_325 = Wire(UInt(25.W))\n  \n  \n  v_325 := 0.U.asTypeOf(v_325)\n  \n\n  io.out := v_325\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_491'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_2415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_491'\n  val v_491 = Reg(UInt(11.W))\n  \n  \n  v_491 := 0.U.asTypeOf(v_491)\n  \n\n  io.out := v_491\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2416 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_2417 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_2418 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_930 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_930(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_930\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2420 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_970 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_970(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_970\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2425 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_741 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_741(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_741\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_481'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_2424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_481'\n  val v_481 = Wire(SInt(14.W))\n  \n  \n  v_481 := 0.U.asTypeOf(v_481)\n  \n\n  io.out := v_481\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_959'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2427 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_959'\n  val v_959 = Wire(UInt(3.W))\n  \n  \n  v_959 := 0.U.asTypeOf(v_959)\n  \n\n  io.out := v_959\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_2428 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_883'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_2429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_883'\n  val v_883 = Reg(SInt(3.W))\n  \n  \n  v_883 := 0.U.asTypeOf(v_883)\n  \n\n  io.out := v_883\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_608'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_2430 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_608'\n  val v_608 = Reg(SInt(28.W))\n  \n  \n  v_608 := 0.U.asTypeOf(v_608)\n  \n\n  io.out := v_608\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2431 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2433 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_2433 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2433)\n  })\n  \n  val blob_182 = Wire(new MyBundle_2433)\n  blob_182.field1 := 123.U\n  blob_182.field2 := true.B\n  \n  io.out := blob_182\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2434 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_920 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_920(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_920\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2435 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_630 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_630(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_630\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2436 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2436 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2436)\n  })\n  \n  val blob_447 = Wire(new MyBundle_2436)\n  blob_447.field1 := 123.U\n  blob_447.field2 := true.B\n  \n  io.out := blob_447\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_238 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_238(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_238\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2438 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2438)\n  })\n  \n  val blob_352 = Wire(new MyBundle_2438)\n  blob_352.field1 := 123.U\n  blob_352.field2 := true.B\n  \n  io.out := blob_352\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_138'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_138'\n  val v_138 = Wire(UInt(20.W))\n  \n  \n  v_138 := 0.U.asTypeOf(v_138)\n  \n\n  io.out := v_138\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2440 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_272 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_272(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_272\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2441 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_583 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_583(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_583\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2443 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2443 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2443)\n  })\n  \n  val blob_190 = Wire(new MyBundle_2443)\n  blob_190.field1 := 123.U\n  blob_190.field2 := true.B\n  \n  io.out := blob_190\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_529 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_529(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_529\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2445 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_2446 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_2447 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_850 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_850(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_850\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2449 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2450 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2451 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2451)\n  })\n  \n  val blob_484 = Wire(new MyBundle_2451)\n  blob_484.field1 := 123.U\n  blob_484.field2 := true.B\n  \n  io.out := blob_484\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2452 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_705 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_705(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_705\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_539'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_2453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_539'\n  val v_539 = Reg(UInt(28.W))\n  \n  \n  v_539 := 0.U.asTypeOf(v_539)\n  \n\n  io.out := v_539\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2455 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2454 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_891 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_891(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_891\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_295'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_2457 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_295'\n  val v_295 = Wire(UInt(2.W))\n  \n  \n  v_295 := 0.U.asTypeOf(v_295)\n  \n\n  io.out := v_295\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2456 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2458 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_2458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2458)\n  })\n  \n  val blob_417 = Wire(new MyBundle_2458)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_2460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(22.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_828 = Wire(Vec(3, UInt(22.W)))\n  \n  for (i <- 0 until 3) {\n    vec_828(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_828\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_2461 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_151'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_2462 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_151'\n  val v_151 = Wire(UInt(18.W))\n  \n  \n  v_151 := 0.U.asTypeOf(v_151)\n  \n\n  io.out := v_151\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_2463 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2464 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2465 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2465 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2465)\n  })\n  \n  val blob_618 = Wire(new MyBundle_2465)\n  blob_618.field1 := 123.U\n  blob_618.field2 := true.B\n  \n  io.out := blob_618\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2466 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2466)\n  })\n  \n  val blob_319 = Wire(new MyBundle_2466)\n  blob_319.field1 := 123.U\n  blob_319.field2 := true.B\n  \n  io.out := blob_319\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2467 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_2467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2467)\n  })\n  \n  val blob_789 = Wire(new MyBundle_2467)\n  blob_789.field1 := 123.U\n  blob_789.field2 := true.B\n  \n  io.out := blob_789\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_2468 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_2470 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_266'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_2471 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_266'\n  val v_266 = Wire(SInt(4.W))\n  \n  \n  v_266 := 0.U.asTypeOf(v_266)\n  \n\n  io.out := v_266\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2472 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2473 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_2473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2473)\n  })\n  \n  val blob_308 = Wire(new MyBundle_2473)\n  blob_308.field1 := 123.U\n  blob_308.field2 := true.B\n  \n  io.out := blob_308\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_2474 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_2475 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2476 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2476 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2476)\n  })\n  \n  val blob_873 = Wire(new MyBundle_2476)\n  blob_873.field1 := 123.U\n  blob_873.field2 := true.B\n  \n  io.out := blob_873\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2477 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(31.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_330 = Wire(Vec(5, UInt(31.W)))\n  \n  for (i <- 0 until 5) {\n    vec_330(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_330\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_198'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_2479 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_198'\n  val v_198 = Reg(SInt(25.W))\n  \n  \n  v_198 := 0.U.asTypeOf(v_198)\n  \n\n  io.out := v_198\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2480 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2482 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2482 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2482)\n  })\n  \n  val blob_116 = Wire(new MyBundle_2482)\n  blob_116.field1 := 123.U\n  blob_116.field2 := true.B\n  \n  io.out := blob_116\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2483 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_2484 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2485 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2485 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2485)\n  })\n  \n  val blob_737 = Wire(new MyBundle_2485)\n  blob_737.field1 := 123.U\n  blob_737.field2 := true.B\n  \n  io.out := blob_737\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2487 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2487 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2487)\n  })\n  \n  val blob_268 = Wire(new MyBundle_2487)\n  blob_268.field1 := 123.U\n  blob_268.field2 := true.B\n  \n  io.out := blob_268\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2488 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_431 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_431(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_431\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_2489 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2490 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2492 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2492 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2492)\n  })\n  \n  val blob_208 = Wire(new MyBundle_2492)\n  blob_208.field1 := 123.U\n  blob_208.field2 := true.B\n  \n  io.out := blob_208\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_2493 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2494 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2494 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2494)\n  })\n  \n  val blob_867 = Wire(new MyBundle_2494)\n  blob_867.field1 := 123.U\n  blob_867.field2 := true.B\n  \n  io.out := blob_867\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_2495 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2496 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2496)\n  })\n  \n  val blob_592 = Wire(new MyBundle_2496)\n  blob_592.field1 := 123.U\n  blob_592.field2 := true.B\n  \n  io.out := blob_592\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2497 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2498 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_2499 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2500 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2501 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_2502 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing addition on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_2503 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2504 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2505 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_867 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_867(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_867\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(7.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_775 = Wire(Vec(6, UInt(7.W)))\n  \n  for (i <- 0 until 6) {\n    vec_775(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_775\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2507 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2508 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2509 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2509)\n  })\n  \n  val blob_272 = Wire(new MyBundle_2509)\n  blob_272.field1 := 123.U\n  blob_272.field2 := true.B\n  \n  io.out := blob_272\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(7.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_923 = Wire(Vec(4, UInt(7.W)))\n  \n  for (i <- 0 until 4) {\n    vec_923(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_923\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2511 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_177'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2512 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_177'\n  val v_177 = Reg(SInt(14.W))\n  \n  \n  v_177 := 0.U.asTypeOf(v_177)\n  \n\n  io.out := v_177\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2513 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2514 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_2515 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_644 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_644(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_644\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_2517 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_566 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_566(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_566\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_2519 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2520 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2520)\n  })\n  \n  val blob_256 = Wire(new MyBundle_2520)\n  blob_256.field1 := 123.U\n  blob_256.field2 := true.B\n  \n  io.out := blob_256\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2522 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2522 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2522)\n  })\n  \n  val blob_392 = Wire(new MyBundle_2522)\n  blob_392.field1 := 123.U\n  blob_392.field2 := true.B\n  \n  io.out := blob_392\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_2524 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_2525 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_2526 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_407'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_2527 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_407'\n  val v_407 = Wire(UInt(27.W))\n  \n  \n  v_407 := 0.U.asTypeOf(v_407)\n  \n\n  io.out := v_407\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_561 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_561(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2529 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2529 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2529)\n  })\n  \n  val blob_324 = Wire(new MyBundle_2529)\n  blob_324.field1 := 123.U\n  blob_324.field2 := true.B\n  \n  io.out := blob_324\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2531 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2530 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2530)\n  })\n  \n  val blob_454 = Wire(new MyBundle_2530)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2533 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_993'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_2534 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_993'\n  val v_993 = Reg(UInt(29.W))\n  \n  \n  v_993 := 0.U.asTypeOf(v_993)\n  \n\n  io.out := v_993\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_2535 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2537 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2539 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2539 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2539)\n  })\n  \n  val blob_247 = Wire(new MyBundle_2539)\n  blob_247.field1 := 123.U\n  blob_247.field2 := true.B\n  \n  io.out := blob_247\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2538 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_2538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2538)\n  })\n  \n  val blob_727 = Wire(new MyBundle_2538)\n  blob_727.field1 := 123.U\n  blob_727.field2 := true.B\n  \n  io.out := blob_727\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_2540 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_2541 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_2542 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2543 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(7.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_292 = Wire(Vec(5, UInt(7.W)))\n  \n  for (i <- 0 until 5) {\n    vec_292(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_292\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2544 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2544 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2544)\n  })\n  \n  val blob_975 = Wire(new MyBundle_2544)\n  blob_975.field1 := 123.U\n  blob_975.field2 := true.B\n  \n  io.out := blob_975\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_733 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_733(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_733\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_255'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_2546 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_255'\n  val v_255 = Wire(UInt(25.W))\n  \n  \n  v_255 := 0.U.asTypeOf(v_255)\n  \n\n  io.out := v_255\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_2547 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2548 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_799'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_2549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_799'\n  val v_799 = Reg(UInt(25.W))\n  \n  \n  v_799 := 0.U.asTypeOf(v_799)\n  \n\n  io.out := v_799\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_2550 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(12.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_772 = Wire(Vec(5, UInt(12.W)))\n  \n  for (i <- 0 until 5) {\n    vec_772(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_772\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2552 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2551 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_629'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_2553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_629'\n  val v_629 = Reg(SInt(4.W))\n  \n  \n  v_629 := 0.U.asTypeOf(v_629)\n  \n\n  io.out := v_629\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2555 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2557 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_416 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_416(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_416\n}"}
{"instruction": "Implement a module performing bitwise AND on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_2558 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_2559 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2560 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2560)\n  })\n  \n  val blob_237 = Wire(new MyBundle_2560)\n  blob_237.field1 := 123.U\n  blob_237.field2 := true.B\n  \n  io.out := blob_237\n}"}
{"instruction": "Define a 15-bit UInt Reg named 'v_352'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_2561 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Reg named 'v_352'\n  val v_352 = Reg(UInt(15.W))\n  \n  \n  v_352 := 0.U.asTypeOf(v_352)\n  \n\n  io.out := v_352\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2562 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2562 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2562)\n  })\n  \n  val blob_278 = Wire(new MyBundle_2562)\n  blob_278.field1 := 123.U\n  blob_278.field2 := true.B\n  \n  io.out := blob_278\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2563 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_2564 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_2565 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(25.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_518 = Wire(Vec(3, UInt(25.W)))\n  \n  for (i <- 0 until 3) {\n    vec_518(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_518\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2566 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2566 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2566)\n  })\n  \n  val blob_492 = Wire(new MyBundle_2566)\n  blob_492.field1 := 123.U\n  blob_492.field2 := true.B\n  \n  io.out := blob_492\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2567 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_186 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_186(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_186\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_2568 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2569 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_2569 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2569)\n  })\n  \n  val blob_353 = Wire(new MyBundle_2569)\n  blob_353.field1 := 123.U\n  blob_353.field2 := true.B\n  \n  io.out := blob_353\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2571 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2570 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_213'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_2572 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_213'\n  val v_213 = Wire(UInt(18.W))\n  \n  \n  v_213 := 0.U.asTypeOf(v_213)\n  \n\n  io.out := v_213\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_2573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_350 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_350(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_350\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_2574 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_943 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_943(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_943\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2575 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_216 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_216(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_216\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_829'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_2577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_829'\n  val v_829 = Wire(SInt(30.W))\n  \n  \n  v_829 := 0.U.asTypeOf(v_829)\n  \n\n  io.out := v_829\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2579 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2578 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2578 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2578)\n  })\n  \n  val blob_277 = Wire(new MyBundle_2578)\n  blob_277.field1 := 123.U\n  blob_277.field2 := true.B\n  \n  io.out := blob_277\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_498 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_498(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_498\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_689'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_2581 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_689'\n  val v_689 = Reg(UInt(23.W))\n  \n  \n  v_689 := 0.U.asTypeOf(v_689)\n  \n\n  io.out := v_689\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2582 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2583 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_361 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_361(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_361\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2584 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_228 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_228(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_228\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_618'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_2585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_618'\n  val v_618 = Reg(SInt(23.W))\n  \n  \n  v_618 := 0.U.asTypeOf(v_618)\n  \n\n  io.out := v_618\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2587 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2587 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2587)\n  })\n  \n  val blob_462 = Wire(new MyBundle_2587)\n  blob_462.field1 := 123.U\n  blob_462.field2 := true.B\n  \n  io.out := blob_462\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_2586 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2588 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_637 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_637(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_637\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2589 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2589 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2589)\n  })\n  \n  val blob_625 = Wire(new MyBundle_2589)\n  blob_625.field1 := 123.U\n  blob_625.field2 := true.B\n  \n  io.out := blob_625\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2590 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2591 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2591 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2591)\n  })\n  \n  val blob_508 = Wire(new MyBundle_2591)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_835 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_835(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_835\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2594 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_314'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_2593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_314'\n  val v_314 = Reg(UInt(19.W))\n  \n  \n  v_314 := 0.U.asTypeOf(v_314)\n  \n\n  io.out := v_314\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2595 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_641 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_641(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_641\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2596 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2596)\n  })\n  \n  val blob_683 = Wire(new MyBundle_2596)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_960'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_2598 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_960'\n  val v_960 = Reg(SInt(16.W))\n  \n  \n  v_960 := 0.U.asTypeOf(v_960)\n  \n\n  io.out := v_960\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_553'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_2599 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_553'\n  val v_553 = Wire(UInt(21.W))\n  \n  \n  v_553 := 0.U.asTypeOf(v_553)\n  \n\n  io.out := v_553\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2600 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2600 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2600)\n  })\n  \n  val blob_405 = Wire(new MyBundle_2600)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2601 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2601 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2601)\n  })\n  \n  val blob_213 = Wire(new MyBundle_2601)\n  blob_213.field1 := 123.U\n  blob_213.field2 := true.B\n  \n  io.out := blob_213\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_2603 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2602 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2604 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2605 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2605 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2605)\n  })\n  \n  val blob_837 = Wire(new MyBundle_2605)\n  blob_837.field1 := 123.U\n  blob_837.field2 := true.B\n  \n  io.out := blob_837\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_2606 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2607 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_358 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_358(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_358\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_397'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_2609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_397'\n  val v_397 = Wire(SInt(28.W))\n  \n  \n  v_397 := 0.U.asTypeOf(v_397)\n  \n\n  io.out := v_397\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2610 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_104 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_104(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_104\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2612 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_2613 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2614 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2615 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_2615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2615)\n  })\n  \n  val blob_352 = Wire(new MyBundle_2615)\n  blob_352.field1 := 123.U\n  blob_352.field2 := true.B\n  \n  io.out := blob_352\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2616 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2616)\n  })\n  \n  val blob_921 = Wire(new MyBundle_2616)\n  blob_921.field1 := 123.U\n  blob_921.field2 := true.B\n  \n  io.out := blob_921\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_2617 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2618 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_929 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_929(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_929\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2619 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_2620 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2621 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_2622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_134 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_134(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_134\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_2623 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_166 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_166(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_166\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_2625 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_2626 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_2627 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_2628 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_2629 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_2630 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2631 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_962'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_2633 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_962'\n  val v_962 = Wire(SInt(14.W))\n  \n  \n  v_962 := 0.U.asTypeOf(v_962)\n  \n\n  io.out := v_962\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2632 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_2635 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_2634 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2636 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_2639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_655 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_655(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_655\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2641 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2644 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2644 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2644)\n  })\n  \n  val blob_757 = Wire(new MyBundle_2644)\n  blob_757.field1 := 123.U\n  blob_757.field2 := true.B\n  \n  io.out := blob_757\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2642 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2642)\n  })\n  \n  val blob_440 = Wire(new MyBundle_2642)\n  blob_440.field1 := 123.U\n  blob_440.field2 := true.B\n  \n  io.out := blob_440\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_266 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_266(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_266\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2645 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2646 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2646 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2646)\n  })\n  \n  val blob_458 = Wire(new MyBundle_2646)\n  blob_458.field1 := 123.U\n  blob_458.field2 := true.B\n  \n  io.out := blob_458\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_2647 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_2648 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_2652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_903 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_903(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_903\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2650 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_338'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_2653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_338'\n  val v_338 = Wire(SInt(4.W))\n  \n  \n  v_338 := 0.U.asTypeOf(v_338)\n  \n\n  io.out := v_338\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2651 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_2651 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2651)\n  })\n  \n  val blob_668 = Wire(new MyBundle_2651)\n  blob_668.field1 := 123.U\n  blob_668.field2 := true.B\n  \n  io.out := blob_668\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2649 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_2649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2649)\n  })\n  \n  val blob_740 = Wire(new MyBundle_2649)\n  blob_740.field1 := 123.U\n  blob_740.field2 := true.B\n  \n  io.out := blob_740\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_584'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_2655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_584'\n  val v_584 = Reg(UInt(19.W))\n  \n  \n  v_584 := 0.U.asTypeOf(v_584)\n  \n\n  io.out := v_584\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2656 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_366'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2657 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_366'\n  val v_366 = Wire(UInt(22.W))\n  \n  \n  v_366 := 0.U.asTypeOf(v_366)\n  \n\n  io.out := v_366\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2659 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_2659 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2659)\n  })\n  \n  val blob_540 = Wire(new MyBundle_2659)\n  blob_540.field1 := 123.U\n  blob_540.field2 := true.B\n  \n  io.out := blob_540\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2660 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_412 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_412(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_412\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_2658 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_721'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_2662 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_721'\n  val v_721 = Reg(UInt(5.W))\n  \n  \n  v_721 := 0.U.asTypeOf(v_721)\n  \n\n  io.out := v_721\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2663 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_347 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_347(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_347\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2664 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_437 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_437(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_437\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2665 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_2669 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2667 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_801 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_801(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_801\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_2668 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_2670 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2671 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2672 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2672)\n  })\n  \n  val blob_423 = Wire(new MyBundle_2672)\n  blob_423.field1 := 123.U\n  blob_423.field2 := true.B\n  \n  io.out := blob_423\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_2673 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_181'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_181'\n  val v_181 = Reg(SInt(15.W))\n  \n  \n  v_181 := 0.U.asTypeOf(v_181)\n  \n\n  io.out := v_181\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2675 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2676 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2676 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2676)\n  })\n  \n  val blob_441 = Wire(new MyBundle_2676)\n  blob_441.field1 := 123.U\n  blob_441.field2 := true.B\n  \n  io.out := blob_441\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(4.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_468 = Wire(Vec(8, UInt(4.W)))\n  \n  for (i <- 0 until 8) {\n    vec_468(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_468\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2678 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_837'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_2679 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_837'\n  val v_837 = Wire(UInt(20.W))\n  \n  \n  v_837 := 0.U.asTypeOf(v_837)\n  \n\n  io.out := v_837\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2680 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_366'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2681 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_366'\n  val v_366 = Reg(SInt(7.W))\n  \n  \n  v_366 := 0.U.asTypeOf(v_366)\n  \n\n  io.out := v_366\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2683 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2683 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2683)\n  })\n  \n  val blob_766 = Wire(new MyBundle_2683)\n  blob_766.field1 := 123.U\n  blob_766.field2 := true.B\n  \n  io.out := blob_766\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_2682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_576 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_576(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_576\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2684 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_968 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_968(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_968\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_318'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_2685 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_318'\n  val v_318 = Wire(UInt(22.W))\n  \n  \n  v_318 := 0.U.asTypeOf(v_318)\n  \n\n  io.out := v_318\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2686 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_2686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2686)\n  })\n  \n  val blob_632 = Wire(new MyBundle_2686)\n  blob_632.field1 := 123.U\n  blob_632.field2 := true.B\n  \n  io.out := blob_632\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2688 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2689 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_901 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_901(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_901\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2690 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_458 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_458(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_458\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2691 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2692 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_244 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_244(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_244\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2693 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2693 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2693)\n  })\n  \n  val blob_229 = Wire(new MyBundle_2693)\n  blob_229.field1 := 123.U\n  blob_229.field2 := true.B\n  \n  io.out := blob_229\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2694 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2694)\n  })\n  \n  val blob_865 = Wire(new MyBundle_2694)\n  blob_865.field1 := 123.U\n  blob_865.field2 := true.B\n  \n  io.out := blob_865\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2695 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_2695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2695)\n  })\n  \n  val blob_119 = Wire(new MyBundle_2695)\n  blob_119.field1 := 123.U\n  blob_119.field2 := true.B\n  \n  io.out := blob_119\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_937'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_2696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_937'\n  val v_937 = Reg(SInt(7.W))\n  \n  \n  v_937 := 0.U.asTypeOf(v_937)\n  \n\n  io.out := v_937\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2697 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2698 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_774 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_774(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_774\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2700 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_286 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_286(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_286\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_2699 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_2701 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2703 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_841'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_2705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_841'\n  val v_841 = Wire(UInt(28.W))\n  \n  \n  v_841 := 0.U.asTypeOf(v_841)\n  \n\n  io.out := v_841\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2706 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2706 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2706)\n  })\n  \n  val blob_914 = Wire(new MyBundle_2706)\n  blob_914.field1 := 123.U\n  blob_914.field2 := true.B\n  \n  io.out := blob_914\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_262'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_2709 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_262'\n  val v_262 = Wire(SInt(31.W))\n  \n  \n  v_262 := 0.U.asTypeOf(v_262)\n  \n\n  io.out := v_262\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2707 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2708 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_526'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_2710 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_526'\n  val v_526 = Reg(UInt(13.W))\n  \n  \n  v_526 := 0.U.asTypeOf(v_526)\n  \n\n  io.out := v_526\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2711 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2712 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_172 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_172(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_172\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2713 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_317 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_317(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_317\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2714 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2716 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2715 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2717 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_871'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_2718 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_871'\n  val v_871 = Reg(SInt(15.W))\n  \n  \n  v_871 := 0.U.asTypeOf(v_871)\n  \n\n  io.out := v_871\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2720 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2720 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2720)\n  })\n  \n  val blob_813 = Wire(new MyBundle_2720)\n  blob_813.field1 := 123.U\n  blob_813.field2 := true.B\n  \n  io.out := blob_813\n}"}
{"instruction": "Implement a module performing bitwise OR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_2721 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_669'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_2722 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_669'\n  val v_669 = Wire(UInt(23.W))\n  \n  \n  v_669 := 0.U.asTypeOf(v_669)\n  \n\n  io.out := v_669\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_577'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_2723 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_577'\n  val v_577 = Wire(UInt(4.W))\n  \n  \n  v_577 := 0.U.asTypeOf(v_577)\n  \n\n  io.out := v_577\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_616'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_2724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_616'\n  val v_616 = Wire(UInt(16.W))\n  \n  \n  v_616 := 0.U.asTypeOf(v_616)\n  \n\n  io.out := v_616\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2725 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_756 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_756(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_756\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_877'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_2727 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_877'\n  val v_877 = Reg(UInt(8.W))\n  \n  \n  v_877 := 0.U.asTypeOf(v_877)\n  \n\n  io.out := v_877\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2726 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2726 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2726)\n  })\n  \n  val blob_428 = Wire(new MyBundle_2726)\n  blob_428.field1 := 123.U\n  blob_428.field2 := true.B\n  \n  io.out := blob_428\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_2728 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_2729 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_647 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_647(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_647\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2730 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_2732 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_2731 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_941'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2733 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_941'\n  val v_941 = Reg(SInt(27.W))\n  \n  \n  v_941 := 0.U.asTypeOf(v_941)\n  \n\n  io.out := v_941\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2734 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_421 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_421(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_421\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2735 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_2735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2735)\n  })\n  \n  val blob_110 = Wire(new MyBundle_2735)\n  blob_110.field1 := 123.U\n  blob_110.field2 := true.B\n  \n  io.out := blob_110\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_2736 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2737 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_2738 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_816 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_816(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_816\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2740 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_2739 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2743 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2743)\n  })\n  \n  val blob_908 = Wire(new MyBundle_2743)\n  blob_908.field1 := 123.U\n  blob_908.field2 := true.B\n  \n  io.out := blob_908\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2742 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2742)\n  })\n  \n  val blob_936 = Wire(new MyBundle_2742)\n  blob_936.field1 := 123.U\n  blob_936.field2 := true.B\n  \n  io.out := blob_936\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2744 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_808'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_2745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_808'\n  val v_808 = Wire(UInt(10.W))\n  \n  \n  v_808 := 0.U.asTypeOf(v_808)\n  \n\n  io.out := v_808\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_161 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_161(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_161\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2747 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2747 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2747)\n  })\n  \n  val blob_855 = Wire(new MyBundle_2747)\n  blob_855.field1 := 123.U\n  blob_855.field2 := true.B\n  \n  io.out := blob_855\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_527'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_2750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_527'\n  val v_527 = Reg(UInt(25.W))\n  \n  \n  v_527 := 0.U.asTypeOf(v_527)\n  \n\n  io.out := v_527\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2751 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_2749 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_2752 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 10-bit SInt Wire named 'v_471'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_2753 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Wire named 'v_471'\n  val v_471 = Wire(SInt(10.W))\n  \n  \n  v_471 := 0.U.asTypeOf(v_471)\n  \n\n  io.out := v_471\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2754 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2754)\n  })\n  \n  val blob_828 = Wire(new MyBundle_2754)\n  blob_828.field1 := 123.U\n  blob_828.field2 := true.B\n  \n  io.out := blob_828\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2755 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2755)\n  })\n  \n  val blob_921 = Wire(new MyBundle_2755)\n  blob_921.field1 := 123.U\n  blob_921.field2 := true.B\n  \n  io.out := blob_921\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_2756 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2759 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2757 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_914'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_2758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_914'\n  val v_914 = Reg(UInt(14.W))\n  \n  \n  v_914 := 0.U.asTypeOf(v_914)\n  \n\n  io.out := v_914\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2761 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_2762 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2763 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2764 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2765 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2765)\n  })\n  \n  val blob_349 = Wire(new MyBundle_2765)\n  blob_349.field1 := 123.U\n  blob_349.field2 := true.B\n  \n  io.out := blob_349\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_672'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_2768 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_672'\n  val v_672 = Reg(SInt(23.W))\n  \n  \n  v_672 := 0.U.asTypeOf(v_672)\n  \n\n  io.out := v_672\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2766 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2766 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2766)\n  })\n  \n  val blob_816 = Wire(new MyBundle_2766)\n  blob_816.field1 := 123.U\n  blob_816.field2 := true.B\n  \n  io.out := blob_816\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_2767 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2769 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2770 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_524 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_524(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_524\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_2772 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_2775 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_630'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_630'\n  val v_630 = Reg(SInt(24.W))\n  \n  \n  v_630 := 0.U.asTypeOf(v_630)\n  \n\n  io.out := v_630\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2776 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2776)\n  })\n  \n  val blob_625 = Wire(new MyBundle_2776)\n  blob_625.field1 := 123.U\n  blob_625.field2 := true.B\n  \n  io.out := blob_625\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2778 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2778 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2778)\n  })\n  \n  val blob_908 = Wire(new MyBundle_2778)\n  blob_908.field1 := 123.U\n  blob_908.field2 := true.B\n  \n  io.out := blob_908\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2777 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2779 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2779)\n  })\n  \n  val blob_559 = Wire(new MyBundle_2779)\n  blob_559.field1 := 123.U\n  blob_559.field2 := true.B\n  \n  io.out := blob_559\n}"}
{"instruction": "Implement a module performing bitwise AND on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_2781 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_2782 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_871 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_871(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_871\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_515 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_515(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_515\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_2785 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_2787 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2786 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2786)\n  })\n  \n  val blob_550 = Wire(new MyBundle_2786)\n  blob_550.field1 := 123.U\n  blob_550.field2 := true.B\n  \n  io.out := blob_550\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_945'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_2788 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_945'\n  val v_945 = Wire(UInt(16.W))\n  \n  \n  v_945 := 0.U.asTypeOf(v_945)\n  \n\n  io.out := v_945\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_147 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_147(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_147\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_2792 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_2791 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2793 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_728 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_728(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_728\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2794 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2794 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2794)\n  })\n  \n  val blob_759 = Wire(new MyBundle_2794)\n  blob_759.field1 := 123.U\n  blob_759.field2 := true.B\n  \n  io.out := blob_759\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_2795 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_324'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2796 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_324'\n  val v_324 = Wire(SInt(2.W))\n  \n  \n  v_324 := 0.U.asTypeOf(v_324)\n  \n\n  io.out := v_324\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2797 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_2797 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2797)\n  })\n  \n  val blob_372 = Wire(new MyBundle_2797)\n  blob_372.field1 := 123.U\n  blob_372.field2 := true.B\n  \n  io.out := blob_372\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_684'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_2799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_684'\n  val v_684 = Wire(UInt(6.W))\n  \n  \n  v_684 := 0.U.asTypeOf(v_684)\n  \n\n  io.out := v_684\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_105 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_105(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_105\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_2798 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_497 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_497(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_497\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2801 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_583 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_583(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_583\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2802 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2802)\n  })\n  \n  val blob_664 = Wire(new MyBundle_2802)\n  blob_664.field1 := 123.U\n  blob_664.field2 := true.B\n  \n  io.out := blob_664\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2803 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2803 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2803)\n  })\n  \n  val blob_243 = Wire(new MyBundle_2803)\n  blob_243.field1 := 123.U\n  blob_243.field2 := true.B\n  \n  io.out := blob_243\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_155 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_155(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_155\n}"}
{"instruction": "Implement a module performing addition on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_2805 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2808 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_2808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2808)\n  })\n  \n  val blob_185 = Wire(new MyBundle_2808)\n  blob_185.field1 := 123.U\n  blob_185.field2 := true.B\n  \n  io.out := blob_185\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2807 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2807 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2807)\n  })\n  \n  val blob_336 = Wire(new MyBundle_2807)\n  blob_336.field1 := 123.U\n  blob_336.field2 := true.B\n  \n  io.out := blob_336\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2806 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2810 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2810)\n  })\n  \n  val blob_335 = Wire(new MyBundle_2810)\n  blob_335.field1 := 123.U\n  blob_335.field2 := true.B\n  \n  io.out := blob_335\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2811 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_2811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2811)\n  })\n  \n  val blob_358 = Wire(new MyBundle_2811)\n  blob_358.field1 := 123.U\n  blob_358.field2 := true.B\n  \n  io.out := blob_358\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_2812 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2813 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_2813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2813)\n  })\n  \n  val blob_671 = Wire(new MyBundle_2813)\n  blob_671.field1 := 123.U\n  blob_671.field2 := true.B\n  \n  io.out := blob_671\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2814 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_2816 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2815 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_704 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_704(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_704\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_153'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_153'\n  val v_153 = Reg(UInt(19.W))\n  \n  \n  v_153 := 0.U.asTypeOf(v_153)\n  \n\n  io.out := v_153\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_122'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_2818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_122'\n  val v_122 = Wire(SInt(7.W))\n  \n  \n  v_122 := 0.U.asTypeOf(v_122)\n  \n\n  io.out := v_122\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_2819 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2820 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_2820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2820)\n  })\n  \n  val blob_120 = Wire(new MyBundle_2820)\n  blob_120.field1 := 123.U\n  blob_120.field2 := true.B\n  \n  io.out := blob_120\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2821 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2823 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2822 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_218 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_218(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_218\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_188 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_188(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_188\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_2825 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_2828 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_2826 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_826'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_2827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_826'\n  val v_826 = Reg(SInt(12.W))\n  \n  \n  v_826 := 0.U.asTypeOf(v_826)\n  \n\n  io.out := v_826\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_319'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_2829 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_319'\n  val v_319 = Reg(SInt(23.W))\n  \n  \n  v_319 := 0.U.asTypeOf(v_319)\n  \n\n  io.out := v_319\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_2830 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2831 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2831 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2831)\n  })\n  \n  val blob_373 = Wire(new MyBundle_2831)\n  blob_373.field1 := 123.U\n  blob_373.field2 := true.B\n  \n  io.out := blob_373\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2832 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_776 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_776(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_776\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_2833 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2834 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_2835 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2836 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2836 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2836)\n  })\n  \n  val blob_678 = Wire(new MyBundle_2836)\n  blob_678.field1 := 123.U\n  blob_678.field2 := true.B\n  \n  io.out := blob_678\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_766'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2837 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_766'\n  val v_766 = Wire(SInt(25.W))\n  \n  \n  v_766 := 0.U.asTypeOf(v_766)\n  \n\n  io.out := v_766\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2838 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_985 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_985(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_985\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_2839 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2840 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2841 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_359 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_359(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_359\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2842 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_2843 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_2845 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_192 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_192(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_192\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_2844 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_935 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_935(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_935\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2848 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2848 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2848)\n  })\n  \n  val blob_128 = Wire(new MyBundle_2848)\n  blob_128.field1 := 123.U\n  blob_128.field2 := true.B\n  \n  io.out := blob_128\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_2846 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_570 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_570(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_570\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_2847 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_2849 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_2850 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_2851 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_698 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_698(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_698\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_675'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_2852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_675'\n  val v_675 = Reg(SInt(9.W))\n  \n  \n  v_675 := 0.U.asTypeOf(v_675)\n  \n\n  io.out := v_675\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_2853 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_2855 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_194 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_194(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_194\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_588'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_2856 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_588'\n  val v_588 = Wire(SInt(25.W))\n  \n  \n  v_588 := 0.U.asTypeOf(v_588)\n  \n\n  io.out := v_588\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2857 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_2857 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2857)\n  })\n  \n  val blob_477 = Wire(new MyBundle_2857)\n  blob_477.field1 := 123.U\n  blob_477.field2 := true.B\n  \n  io.out := blob_477\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2858 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2858 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2858)\n  })\n  \n  val blob_186 = Wire(new MyBundle_2858)\n  blob_186.field1 := 123.U\n  blob_186.field2 := true.B\n  \n  io.out := blob_186\n}"}
{"instruction": "Implement a module performing bitwise OR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_2859 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2860 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2860)\n  })\n  \n  val blob_699 = Wire(new MyBundle_2860)\n  blob_699.field1 := 123.U\n  blob_699.field2 := true.B\n  \n  io.out := blob_699\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2861 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2862 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2862 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2862)\n  })\n  \n  val blob_189 = Wire(new MyBundle_2862)\n  blob_189.field1 := 123.U\n  blob_189.field2 := true.B\n  \n  io.out := blob_189\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_246 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_246(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_246\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2864 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2864 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2864)\n  })\n  \n  val blob_991 = Wire(new MyBundle_2864)\n  blob_991.field1 := 123.U\n  blob_991.field2 := true.B\n  \n  io.out := blob_991\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_2865 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_2866 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_2867 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2868 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2870 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_2869 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_121'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_2872 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_121'\n  val v_121 = Reg(UInt(29.W))\n  \n  \n  v_121 := 0.U.asTypeOf(v_121)\n  \n\n  io.out := v_121\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2871 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2873 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2873 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2873)\n  })\n  \n  val blob_206 = Wire(new MyBundle_2873)\n  blob_206.field1 := 123.U\n  blob_206.field2 := true.B\n  \n  io.out := blob_206\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2874 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_2874 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2874)\n  })\n  \n  val blob_804 = Wire(new MyBundle_2874)\n  blob_804.field1 := 123.U\n  blob_804.field2 := true.B\n  \n  io.out := blob_804\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_2875 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2878 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_2878 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2878)\n  })\n  \n  val blob_667 = Wire(new MyBundle_2878)\n  blob_667.field1 := 123.U\n  blob_667.field2 := true.B\n  \n  io.out := blob_667\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2877 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_758 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_758(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_758\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_2880 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_938 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_938(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_938\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_551'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_2883 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_551'\n  val v_551 = Reg(UInt(22.W))\n  \n  \n  v_551 := 0.U.asTypeOf(v_551)\n  \n\n  io.out := v_551\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2882 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_2882 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2882)\n  })\n  \n  val blob_617 = Wire(new MyBundle_2882)\n  blob_617.field1 := 123.U\n  blob_617.field2 := true.B\n  \n  io.out := blob_617\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_2884 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2885 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2885 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2885)\n  })\n  \n  val blob_986 = Wire(new MyBundle_2885)\n  blob_986.field1 := 123.U\n  blob_986.field2 := true.B\n  \n  io.out := blob_986\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_361'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_2886 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_361'\n  val v_361 = Reg(SInt(9.W))\n  \n  \n  v_361 := 0.U.asTypeOf(v_361)\n  \n\n  io.out := v_361\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2887 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_494 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_494(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_494\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2888 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_726 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_726(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_726\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_2889 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2890 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_2890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2890)\n  })\n  \n  val blob_542 = Wire(new MyBundle_2890)\n  blob_542.field1 := 123.U\n  blob_542.field2 := true.B\n  \n  io.out := blob_542\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2892 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2892 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2892)\n  })\n  \n  val blob_847 = Wire(new MyBundle_2892)\n  blob_847.field1 := 123.U\n  blob_847.field2 := true.B\n  \n  io.out := blob_847\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2893 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_2893 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2893)\n  })\n  \n  val blob_609 = Wire(new MyBundle_2893)\n  blob_609.field1 := 123.U\n  blob_609.field2 := true.B\n  \n  io.out := blob_609\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2895 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2895 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2895)\n  })\n  \n  val blob_258 = Wire(new MyBundle_2895)\n  blob_258.field1 := 123.U\n  blob_258.field2 := true.B\n  \n  io.out := blob_258\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2896 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2897 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2897)\n  })\n  \n  val blob_368 = Wire(new MyBundle_2897)\n  blob_368.field1 := 123.U\n  blob_368.field2 := true.B\n  \n  io.out := blob_368\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_2898 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_2899 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_540 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_540(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_540\n}"}
{"instruction": "Define a 15-bit UInt Wire named 'v_165'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_2900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Wire named 'v_165'\n  val v_165 = Wire(UInt(15.W))\n  \n  \n  v_165 := 0.U.asTypeOf(v_165)\n  \n\n  io.out := v_165\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_2901 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(23.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_426 = Wire(Vec(3, UInt(23.W)))\n  \n  for (i <- 0 until 3) {\n    vec_426(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_426\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2902 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_2903 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_393'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_2904 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_393'\n  val v_393 = Reg(SInt(18.W))\n  \n  \n  v_393 := 0.U.asTypeOf(v_393)\n  \n\n  io.out := v_393\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_854'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2905 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_854'\n  val v_854 = Reg(UInt(5.W))\n  \n  \n  v_854 := 0.U.asTypeOf(v_854)\n  \n\n  io.out := v_854\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_695'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_2906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_695'\n  val v_695 = Wire(SInt(22.W))\n  \n  \n  v_695 := 0.U.asTypeOf(v_695)\n  \n\n  io.out := v_695\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2907 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_2909 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2910 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2910 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2910)\n  })\n  \n  val blob_269 = Wire(new MyBundle_2910)\n  blob_269.field1 := 123.U\n  blob_269.field2 := true.B\n  \n  io.out := blob_269\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2908 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_2908 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2908)\n  })\n  \n  val blob_807 = Wire(new MyBundle_2908)\n  blob_807.field1 := 123.U\n  blob_807.field2 := true.B\n  \n  io.out := blob_807\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_248'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_2913 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_248'\n  val v_248 = Reg(UInt(18.W))\n  \n  \n  v_248 := 0.U.asTypeOf(v_248)\n  \n\n  io.out := v_248\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_2911 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_953 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_953(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_953\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2912 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_957'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_2914 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_957'\n  val v_957 = Wire(SInt(30.W))\n  \n  \n  v_957 := 0.U.asTypeOf(v_957)\n  \n\n  io.out := v_957\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2915 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_613 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_613(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_613\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_747'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_2916 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_747'\n  val v_747 = Wire(SInt(30.W))\n  \n  \n  v_747 := 0.U.asTypeOf(v_747)\n  \n\n  io.out := v_747\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_101 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_101(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_101\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_2918 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_2919 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2920 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_2920 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2920)\n  })\n  \n  val blob_136 = Wire(new MyBundle_2920)\n  blob_136.field1 := 123.U\n  blob_136.field2 := true.B\n  \n  io.out := blob_136\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_2921 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2922 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_2922 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2922)\n  })\n  \n  val blob_115 = Wire(new MyBundle_2922)\n  blob_115.field1 := 123.U\n  blob_115.field2 := true.B\n  \n  io.out := blob_115\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2923 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_675 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_675(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_675\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_2926 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_2925 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_2927 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_2929 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_2928 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2930 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_2930 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2930)\n  })\n  \n  val blob_563 = Wire(new MyBundle_2930)\n  blob_563.field1 := 123.U\n  blob_563.field2 := true.B\n  \n  io.out := blob_563\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_366'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_2931 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_366'\n  val v_366 = Wire(SInt(4.W))\n  \n  \n  v_366 := 0.U.asTypeOf(v_366)\n  \n\n  io.out := v_366\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2932 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_2932 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2932)\n  })\n  \n  val blob_676 = Wire(new MyBundle_2932)\n  blob_676.field1 := 123.U\n  blob_676.field2 := true.B\n  \n  io.out := blob_676\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_2934 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_2933 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_2936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_219 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_219(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_219\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2935 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(13.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_626 = Wire(Vec(4, UInt(13.W)))\n  \n  for (i <- 0 until 4) {\n    vec_626(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_626\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_2937 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_185'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_2938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_185'\n  val v_185 = Reg(SInt(4.W))\n  \n  \n  v_185 := 0.U.asTypeOf(v_185)\n  \n\n  io.out := v_185\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_2940 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2939 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_2939 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2939)\n  })\n  \n  val blob_234 = Wire(new MyBundle_2939)\n  blob_234.field1 := 123.U\n  blob_234.field2 := true.B\n  \n  io.out := blob_234\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_2942 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_2941 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_171 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_171(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_171\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_2943 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_2944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_528 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_528(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_528\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2945 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_429 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_429(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_429\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_2947 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_2948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_135 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_135(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_135\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_2950 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2952 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2952 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2952)\n  })\n  \n  val blob_768 = Wire(new MyBundle_2952)\n  blob_768.field1 := 123.U\n  blob_768.field2 := true.B\n  \n  io.out := blob_768\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_2953 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_531 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_531(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_531\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_2954 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_2955 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_2956 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_2957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_320 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_320(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_320\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_2958 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2959 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_2959 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2959)\n  })\n  \n  val blob_453 = Wire(new MyBundle_2959)\n  blob_453.field1 := 123.U\n  blob_453.field2 := true.B\n  \n  io.out := blob_453\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_2960 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_655'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_2961 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_655'\n  val v_655 = Wire(UInt(5.W))\n  \n  \n  v_655 := 0.U.asTypeOf(v_655)\n  \n\n  io.out := v_655\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_2963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_714 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_714(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_714\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_997'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_2964 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_997'\n  val v_997 = Reg(SInt(25.W))\n  \n  \n  v_997 := 0.U.asTypeOf(v_997)\n  \n\n  io.out := v_997\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_2966 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_623'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_2968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_623'\n  val v_623 = Reg(SInt(3.W))\n  \n  \n  v_623 := 0.U.asTypeOf(v_623)\n  \n\n  io.out := v_623\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_2967 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_570 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_570(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_570\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2969 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_331 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_331(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_331\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2970 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_2970 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2970)\n  })\n  \n  val blob_874 = Wire(new MyBundle_2970)\n  blob_874.field1 := 123.U\n  blob_874.field2 := true.B\n  \n  io.out := blob_874\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_617'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_2971 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_617'\n  val v_617 = Reg(SInt(11.W))\n  \n  \n  v_617 := 0.U.asTypeOf(v_617)\n  \n\n  io.out := v_617\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_2972 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2973 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_2973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2973)\n  })\n  \n  val blob_361 = Wire(new MyBundle_2973)\n  blob_361.field1 := 123.U\n  blob_361.field2 := true.B\n  \n  io.out := blob_361\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_2974 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_2975 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2976 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_629'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_2978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_629'\n  val v_629 = Wire(SInt(17.W))\n  \n  \n  v_629 := 0.U.asTypeOf(v_629)\n  \n\n  io.out := v_629\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_2977 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_657 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_657(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_657\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_2979 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_334'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_2981 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_334'\n  val v_334 = Reg(SInt(9.W))\n  \n  \n  v_334 := 0.U.asTypeOf(v_334)\n  \n\n  io.out := v_334\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_2982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(18.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_853 = Wire(Vec(5, UInt(18.W)))\n  \n  for (i <- 0 until 5) {\n    vec_853(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_853\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2983 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2984 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_2984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2984)\n  })\n  \n  val blob_563 = Wire(new MyBundle_2984)\n  blob_563.field1 := 123.U\n  blob_563.field2 := true.B\n  \n  io.out := blob_563\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_2985 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_2986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_125 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_125(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_125\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_2987 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_2988 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_452 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_452(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_452\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_2989 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_2990 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_553'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_2991 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_553'\n  val v_553 = Wire(SInt(12.W))\n  \n  \n  v_553 := 0.U.asTypeOf(v_553)\n  \n\n  io.out := v_553\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_2992 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_2993 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_2994 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_2994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_2994)\n  })\n  \n  val blob_770 = Wire(new MyBundle_2994)\n  blob_770.field1 := 123.U\n  blob_770.field2 := true.B\n  \n  io.out := blob_770\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_2995 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_2996 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_2997 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_874 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_874(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_874\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_2998 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_432 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_432(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_432\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_731'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_2999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_731'\n  val v_731 = Wire(SInt(18.W))\n  \n  \n  v_731 := 0.U.asTypeOf(v_731)\n  \n\n  io.out := v_731\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3000 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3000 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3000)\n  })\n  \n  val blob_623 = Wire(new MyBundle_3000)\n  blob_623.field1 := 123.U\n  blob_623.field2 := true.B\n  \n  io.out := blob_623\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3002 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_529 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_529(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_529\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3001 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_644'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_3003 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_644'\n  val v_644 = Reg(SInt(15.W))\n  \n  \n  v_644 := 0.U.asTypeOf(v_644)\n  \n\n  io.out := v_644\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3004 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_3005 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3006 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3006)\n  })\n  \n  val blob_293 = Wire(new MyBundle_3006)\n  blob_293.field1 := 123.U\n  blob_293.field2 := true.B\n  \n  io.out := blob_293\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3008 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3008 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3008)\n  })\n  \n  val blob_244 = Wire(new MyBundle_3008)\n  blob_244.field1 := 123.U\n  blob_244.field2 := true.B\n  \n  io.out := blob_244\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3007 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_3007 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3007)\n  })\n  \n  val blob_744 = Wire(new MyBundle_3007)\n  blob_744.field1 := 123.U\n  blob_744.field2 := true.B\n  \n  io.out := blob_744\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_3009 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3010 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_392 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_392(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_392\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_165'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3013 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_165'\n  val v_165 = Reg(UInt(12.W))\n  \n  \n  v_165 := 0.U.asTypeOf(v_165)\n  \n\n  io.out := v_165\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_3015 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3017 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_718 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_718(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_718\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_3016 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_3018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(23.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_156 = Wire(Vec(3, UInt(23.W)))\n  \n  for (i <- 0 until 3) {\n    vec_156(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_156\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_3019 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_3021 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3022 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_343'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_3023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_343'\n  val v_343 = Reg(UInt(10.W))\n  \n  \n  v_343 := 0.U.asTypeOf(v_343)\n  \n\n  io.out := v_343\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_911'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_3024 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_911'\n  val v_911 = Reg(UInt(29.W))\n  \n  \n  v_911 := 0.U.asTypeOf(v_911)\n  \n\n  io.out := v_911\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3025 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3025)\n  })\n  \n  val blob_712 = Wire(new MyBundle_3025)\n  blob_712.field1 := 123.U\n  blob_712.field2 := true.B\n  \n  io.out := blob_712\n}"}
{"instruction": "Define a 32-bit SInt Wire named 'v_252'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_3026 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Wire named 'v_252'\n  val v_252 = Wire(SInt(32.W))\n  \n  \n  v_252 := 0.U.asTypeOf(v_252)\n  \n\n  io.out := v_252\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3027 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_3028 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3029 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3029 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3029)\n  })\n  \n  val blob_942 = Wire(new MyBundle_3029)\n  blob_942.field1 := 123.U\n  blob_942.field2 := true.B\n  \n  io.out := blob_942\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3030 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_3030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3030)\n  })\n  \n  val blob_570 = Wire(new MyBundle_3030)\n  blob_570.field1 := 123.U\n  blob_570.field2 := true.B\n  \n  io.out := blob_570\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_530'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_3031 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_530'\n  val v_530 = Wire(SInt(22.W))\n  \n  \n  v_530 := 0.U.asTypeOf(v_530)\n  \n\n  io.out := v_530\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3033 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3034 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3034)\n  })\n  \n  val blob_449 = Wire(new MyBundle_3034)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3032 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3032 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3032)\n  })\n  \n  val blob_598 = Wire(new MyBundle_3032)\n  blob_598.field1 := 123.U\n  blob_598.field2 := true.B\n  \n  io.out := blob_598\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3035 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3035 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3035)\n  })\n  \n  val blob_285 = Wire(new MyBundle_3035)\n  blob_285.field1 := 123.U\n  blob_285.field2 := true.B\n  \n  io.out := blob_285\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3036 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3037 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3037 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3037)\n  })\n  \n  val blob_937 = Wire(new MyBundle_3037)\n  blob_937.field1 := 123.U\n  blob_937.field2 := true.B\n  \n  io.out := blob_937\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_3038 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_3040 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3039 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3041 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_731 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_731(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_731\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3043 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3043 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3043)\n  })\n  \n  val blob_100 = Wire(new MyBundle_3043)\n  blob_100.field1 := 123.U\n  blob_100.field2 := true.B\n  \n  io.out := blob_100\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3042 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_3044 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3045 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_572'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_3046 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_572'\n  val v_572 = Reg(SInt(20.W))\n  \n  \n  v_572 := 0.U.asTypeOf(v_572)\n  \n\n  io.out := v_572\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3048 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3047 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_519 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_519(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_519\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3049 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3049 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3049)\n  })\n  \n  val blob_569 = Wire(new MyBundle_3049)\n  blob_569.field1 := 123.U\n  blob_569.field2 := true.B\n  \n  io.out := blob_569\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3050 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3050 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3050)\n  })\n  \n  val blob_864 = Wire(new MyBundle_3050)\n  blob_864.field1 := 123.U\n  blob_864.field2 := true.B\n  \n  io.out := blob_864\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3052 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_352 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_352(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_352\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3054 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3053 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3056 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_794 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_794(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_794\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3057 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_983 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_983(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_983\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3058 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_147'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_3059 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_147'\n  val v_147 = Wire(UInt(32.W))\n  \n  \n  v_147 := 0.U.asTypeOf(v_147)\n  \n\n  io.out := v_147\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_711'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_3060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_711'\n  val v_711 = Reg(UInt(18.W))\n  \n  \n  v_711 := 0.U.asTypeOf(v_711)\n  \n\n  io.out := v_711\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_3061 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_527'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_3062 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_527'\n  val v_527 = Wire(UInt(14.W))\n  \n  \n  v_527 := 0.U.asTypeOf(v_527)\n  \n\n  io.out := v_527\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3063 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3063 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3063)\n  })\n  \n  val blob_931 = Wire(new MyBundle_3063)\n  blob_931.field1 := 123.U\n  blob_931.field2 := true.B\n  \n  io.out := blob_931\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3064 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3067 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3067)\n  })\n  \n  val blob_159 = Wire(new MyBundle_3067)\n  blob_159.field1 := 123.U\n  blob_159.field2 := true.B\n  \n  io.out := blob_159\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3065 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3065 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3065)\n  })\n  \n  val blob_252 = Wire(new MyBundle_3065)\n  blob_252.field1 := 123.U\n  blob_252.field2 := true.B\n  \n  io.out := blob_252\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3066 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_311 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_311(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_311\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_682 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_682(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_682\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_3070 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_658 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_658(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_658\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_186'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_3071 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_186'\n  val v_186 = Wire(UInt(25.W))\n  \n  \n  v_186 := 0.U.asTypeOf(v_186)\n  \n\n  io.out := v_186\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_3072 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3075 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3075 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3075)\n  })\n  \n  val blob_839 = Wire(new MyBundle_3075)\n  blob_839.field1 := 123.U\n  blob_839.field2 := true.B\n  \n  io.out := blob_839\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_337 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_337(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_337\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3074 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3074)\n  })\n  \n  val blob_682 = Wire(new MyBundle_3074)\n  blob_682.field1 := 123.U\n  blob_682.field2 := true.B\n  \n  io.out := blob_682\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_3076 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_444 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_444(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_444\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3078 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_696 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_696(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_696\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_248'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_3079 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_248'\n  val v_248 = Reg(UInt(3.W))\n  \n  \n  v_248 := 0.U.asTypeOf(v_248)\n  \n\n  io.out := v_248\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3080 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3081 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_862 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_862(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_862\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3083 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_706 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_706(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_706\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_3084 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_616 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_616(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_616\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_355'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_3085 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_355'\n  val v_355 = Reg(UInt(31.W))\n  \n  \n  v_355 := 0.U.asTypeOf(v_355)\n  \n\n  io.out := v_355\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3086 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_924 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_924(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_924\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_3087 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3088 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_3089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_726 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_726(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_726\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_402'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_3091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_402'\n  val v_402 = Wire(SInt(20.W))\n  \n  \n  v_402 := 0.U.asTypeOf(v_402)\n  \n\n  io.out := v_402\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3092 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3092 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3092)\n  })\n  \n  val blob_999 = Wire(new MyBundle_3092)\n  blob_999.field1 := 123.U\n  blob_999.field2 := true.B\n  \n  io.out := blob_999\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3093 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3093)\n  })\n  \n  val blob_558 = Wire(new MyBundle_3093)\n  blob_558.field1 := 123.U\n  blob_558.field2 := true.B\n  \n  io.out := blob_558\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3094 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3094 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3094)\n  })\n  \n  val blob_497 = Wire(new MyBundle_3094)\n  blob_497.field1 := 123.U\n  blob_497.field2 := true.B\n  \n  io.out := blob_497\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3095 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3095)\n  })\n  \n  val blob_525 = Wire(new MyBundle_3095)\n  blob_525.field1 := 123.U\n  blob_525.field2 := true.B\n  \n  io.out := blob_525\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3096 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_121 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_121(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_121\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3097 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_3098 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3100 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_3100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3100)\n  })\n  \n  val blob_196 = Wire(new MyBundle_3100)\n  blob_196.field1 := 123.U\n  blob_196.field2 := true.B\n  \n  io.out := blob_196\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_508'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_3101 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_508'\n  val v_508 = Wire(UInt(13.W))\n  \n  \n  v_508 := 0.U.asTypeOf(v_508)\n  \n\n  io.out := v_508\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3102 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3102 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3102)\n  })\n  \n  val blob_539 = Wire(new MyBundle_3102)\n  blob_539.field1 := 123.U\n  blob_539.field2 := true.B\n  \n  io.out := blob_539\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3103 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3103)\n  })\n  \n  val blob_456 = Wire(new MyBundle_3103)\n  blob_456.field1 := 123.U\n  blob_456.field2 := true.B\n  \n  io.out := blob_456\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3104 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_3106 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3105 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3105 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3105)\n  })\n  \n  val blob_791 = Wire(new MyBundle_3105)\n  blob_791.field1 := 123.U\n  blob_791.field2 := true.B\n  \n  io.out := blob_791\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3107 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3107 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3107)\n  })\n  \n  val blob_563 = Wire(new MyBundle_3107)\n  blob_563.field1 := 123.U\n  blob_563.field2 := true.B\n  \n  io.out := blob_563\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3108 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_288 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_288(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_288\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3109 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3110 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3110)\n  })\n  \n  val blob_405 = Wire(new MyBundle_3110)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_3111 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3114 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleDiff_3113 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_213'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3115 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_213'\n  val v_213 = Wire(SInt(17.W))\n  \n  \n  v_213 := 0.U.asTypeOf(v_213)\n  \n\n  io.out := v_213\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3116 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_3117 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3118 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_711 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_711(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_711\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_439'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_3119 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_439'\n  val v_439 = Reg(UInt(24.W))\n  \n  \n  v_439 := 0.U.asTypeOf(v_439)\n  \n\n  io.out := v_439\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_3120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_665 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_665(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_665\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3121 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_899 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_899(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_899\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_883 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_883(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_883\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_258 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_258(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_258\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3125 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3125 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3125)\n  })\n  \n  val blob_845 = Wire(new MyBundle_3125)\n  blob_845.field1 := 123.U\n  blob_845.field2 := true.B\n  \n  io.out := blob_845\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_3126 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3127 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_195 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_195(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_195\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3128 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3128 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3128)\n  })\n  \n  val blob_555 = Wire(new MyBundle_3128)\n  blob_555.field1 := 123.U\n  blob_555.field2 := true.B\n  \n  io.out := blob_555\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_3129 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_3130 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3131 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3132 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_336'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_3135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_336'\n  val v_336 = Wire(SInt(4.W))\n  \n  \n  v_336 := 0.U.asTypeOf(v_336)\n  \n\n  io.out := v_336\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3136 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3136)\n  })\n  \n  val blob_909 = Wire(new MyBundle_3136)\n  blob_909.field1 := 123.U\n  blob_909.field2 := true.B\n  \n  io.out := blob_909\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_3137 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3138 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_404 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_404(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_404\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3139 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_213 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_213(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_213\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_849 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_849(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_849\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_3141 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_3142 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_994 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_994(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_994\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_680'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_3143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_680'\n  val v_680 = Wire(UInt(11.W))\n  \n  \n  v_680 := 0.U.asTypeOf(v_680)\n  \n\n  io.out := v_680\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3144 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3144)\n  })\n  \n  val blob_210 = Wire(new MyBundle_3144)\n  blob_210.field1 := 123.U\n  blob_210.field2 := true.B\n  \n  io.out := blob_210\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_3145 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_3147 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3146 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3146)\n  })\n  \n  val blob_441 = Wire(new MyBundle_3146)\n  blob_441.field1 := 123.U\n  blob_441.field2 := true.B\n  \n  io.out := blob_441\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_858 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_858(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_858\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3148 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_806 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_806(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_806\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_103'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_103'\n  val v_103 = Wire(UInt(20.W))\n  \n  \n  v_103 := 0.U.asTypeOf(v_103)\n  \n\n  io.out := v_103\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3151 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_3152 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_3153 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3155 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3154 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3154 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3154)\n  })\n  \n  val blob_982 = Wire(new MyBundle_3154)\n  blob_982.field1 := 123.U\n  blob_982.field2 := true.B\n  \n  io.out := blob_982\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3156 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_3156 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3156)\n  })\n  \n  val blob_219 = Wire(new MyBundle_3156)\n  blob_219.field1 := 123.U\n  blob_219.field2 := true.B\n  \n  io.out := blob_219\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_3157 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_965'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_3158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_965'\n  val v_965 = Reg(SInt(15.W))\n  \n  \n  v_965 := 0.U.asTypeOf(v_965)\n  \n\n  io.out := v_965\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3159 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3159 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3159)\n  })\n  \n  val blob_160 = Wire(new MyBundle_3159)\n  blob_160.field1 := 123.U\n  blob_160.field2 := true.B\n  \n  io.out := blob_160\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_3160 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_3161 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3162 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3162)\n  })\n  \n  val blob_471 = Wire(new MyBundle_3162)\n  blob_471.field1 := 123.U\n  blob_471.field2 := true.B\n  \n  io.out := blob_471\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3163 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_893 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_893(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_893\n}"}
{"instruction": "Implement a module performing subtraction on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_3164 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_3165 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3166 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_165'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3167 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_165'\n  val v_165 = Reg(UInt(20.W))\n  \n  \n  v_165 := 0.U.asTypeOf(v_165)\n  \n\n  io.out := v_165\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_3168 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3169 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3169 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3169)\n  })\n  \n  val blob_554 = Wire(new MyBundle_3169)\n  blob_554.field1 := 123.U\n  blob_554.field2 := true.B\n  \n  io.out := blob_554\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3170 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3171 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_458 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_458(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_458\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_3172 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_3173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_561 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_561(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_3174 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3176 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_3177 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_3178 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_3179 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_3180 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3181 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3181 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3181)\n  })\n  \n  val blob_518 = Wire(new MyBundle_3181)\n  blob_518.field1 := 123.U\n  blob_518.field2 := true.B\n  \n  io.out := blob_518\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_824 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_824(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_824\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3183 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3183 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3183)\n  })\n  \n  val blob_554 = Wire(new MyBundle_3183)\n  blob_554.field1 := 123.U\n  blob_554.field2 := true.B\n  \n  io.out := blob_554\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_3184 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_3185 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_857'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_3188 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_857'\n  val v_857 = Wire(SInt(5.W))\n  \n  \n  v_857 := 0.U.asTypeOf(v_857)\n  \n\n  io.out := v_857\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_3189 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3190 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3191 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3192 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_3195 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_3196 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_3197 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3199 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3199 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3199)\n  })\n  \n  val blob_712 = Wire(new MyBundle_3199)\n  blob_712.field1 := 123.U\n  blob_712.field2 := true.B\n  \n  io.out := blob_712\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3198 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_542 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_542(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_542\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3200 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_3200 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3200)\n  })\n  \n  val blob_191 = Wire(new MyBundle_3200)\n  blob_191.field1 := 123.U\n  blob_191.field2 := true.B\n  \n  io.out := blob_191\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_838'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_3201 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_838'\n  val v_838 = Wire(SInt(23.W))\n  \n  \n  v_838 := 0.U.asTypeOf(v_838)\n  \n\n  io.out := v_838\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3202 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3202)\n  })\n  \n  val blob_178 = Wire(new MyBundle_3202)\n  blob_178.field1 := 123.U\n  blob_178.field2 := true.B\n  \n  io.out := blob_178\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3203 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3203)\n  })\n  \n  val blob_708 = Wire(new MyBundle_3203)\n  blob_708.field1 := 123.U\n  blob_708.field2 := true.B\n  \n  io.out := blob_708\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3204 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3204)\n  })\n  \n  val blob_931 = Wire(new MyBundle_3204)\n  blob_931.field1 := 123.U\n  blob_931.field2 := true.B\n  \n  io.out := blob_931\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3206 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_3207 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_3205 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3208 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3210 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_513 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_513(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_513\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(10.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_709 = Wire(Vec(5, UInt(10.W)))\n  \n  for (i <- 0 until 5) {\n    vec_709(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_709\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_3211 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3212 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_3213 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3214 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3214 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3214)\n  })\n  \n  val blob_740 = Wire(new MyBundle_3214)\n  blob_740.field1 := 123.U\n  blob_740.field2 := true.B\n  \n  io.out := blob_740\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_340 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_340(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_340\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_3216 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_3218 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3217 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3220 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3220)\n  })\n  \n  val blob_376 = Wire(new MyBundle_3220)\n  blob_376.field1 := 123.U\n  blob_376.field2 := true.B\n  \n  io.out := blob_376\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3221 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3221 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3221)\n  })\n  \n  val blob_163 = Wire(new MyBundle_3221)\n  blob_163.field1 := 123.U\n  blob_163.field2 := true.B\n  \n  io.out := blob_163\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_3222 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_3223 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_3224 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3226 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3226 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3226)\n  })\n  \n  val blob_359 = Wire(new MyBundle_3226)\n  blob_359.field1 := 123.U\n  blob_359.field2 := true.B\n  \n  io.out := blob_359\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3225 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3225 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3225)\n  })\n  \n  val blob_926 = Wire(new MyBundle_3225)\n  blob_926.field1 := 123.U\n  blob_926.field2 := true.B\n  \n  io.out := blob_926\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_890'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_3229 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_890'\n  val v_890 = Reg(SInt(14.W))\n  \n  \n  v_890 := 0.U.asTypeOf(v_890)\n  \n\n  io.out := v_890\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_3228 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_3230 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3231 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3232 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_201 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_201(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_201\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3234 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3234)\n  })\n  \n  val blob_300 = Wire(new MyBundle_3234)\n  blob_300.field1 := 123.U\n  blob_300.field2 := true.B\n  \n  io.out := blob_300\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3233 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_3235 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_732'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_3237 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_732'\n  val v_732 = Reg(SInt(10.W))\n  \n  \n  v_732 := 0.U.asTypeOf(v_732)\n  \n\n  io.out := v_732\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_3236 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3239 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3239 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3239)\n  })\n  \n  val blob_694 = Wire(new MyBundle_3239)\n  blob_694.field1 := 123.U\n  blob_694.field2 := true.B\n  \n  io.out := blob_694\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3238 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_736 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_736(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_736\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3243 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_861'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_3244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_861'\n  val v_861 = Wire(SInt(3.W))\n  \n  \n  v_861 := 0.U.asTypeOf(v_861)\n  \n\n  io.out := v_861\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_526'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_3245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_526'\n  val v_526 = Wire(SInt(14.W))\n  \n  \n  v_526 := 0.U.asTypeOf(v_526)\n  \n\n  io.out := v_526\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_3246 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_503 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_503(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_503\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_3248 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_3249 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3250 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_3251 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_312'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_3252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_312'\n  val v_312 = Wire(SInt(28.W))\n  \n  \n  v_312 := 0.U.asTypeOf(v_312)\n  \n\n  io.out := v_312\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3253 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3253)\n  })\n  \n  val blob_888 = Wire(new MyBundle_3253)\n  blob_888.field1 := 123.U\n  blob_888.field2 := true.B\n  \n  io.out := blob_888\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_684'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3254 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_684'\n  val v_684 = Wire(UInt(23.W))\n  \n  \n  v_684 := 0.U.asTypeOf(v_684)\n  \n\n  io.out := v_684\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_463'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_3255 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_463'\n  val v_463 = Wire(SInt(29.W))\n  \n  \n  v_463 := 0.U.asTypeOf(v_463)\n  \n\n  io.out := v_463\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_584'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_3256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_584'\n  val v_584 = Reg(SInt(21.W))\n  \n  \n  v_584 := 0.U.asTypeOf(v_584)\n  \n\n  io.out := v_584\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3257 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3257)\n  })\n  \n  val blob_789 = Wire(new MyBundle_3257)\n  blob_789.field1 := 123.U\n  blob_789.field2 := true.B\n  \n  io.out := blob_789\n}"}
{"instruction": "Implement a module performing addition on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_3259 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_3258 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_837'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_3261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_837'\n  val v_837 = Reg(SInt(11.W))\n  \n  \n  v_837 := 0.U.asTypeOf(v_837)\n  \n\n  io.out := v_837\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3262 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit SInt Wire named 'v_251'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_3263 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Wire named 'v_251'\n  val v_251 = Wire(SInt(10.W))\n  \n  \n  v_251 := 0.U.asTypeOf(v_251)\n  \n\n  io.out := v_251\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_3264 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_733 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_733(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_733\n}"}
{"instruction": "Define a 9-bit UInt Wire named 'v_295'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_3265 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Wire named 'v_295'\n  val v_295 = Wire(UInt(9.W))\n  \n  \n  v_295 := 0.U.asTypeOf(v_295)\n  \n\n  io.out := v_295\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3267 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3267)\n  })\n  \n  val blob_869 = Wire(new MyBundle_3267)\n  blob_869.field1 := 123.U\n  blob_869.field2 := true.B\n  \n  io.out := blob_869\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3266 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3268 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_311 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_311(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_311\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3270 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3272 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3272 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3272)\n  })\n  \n  val blob_819 = Wire(new MyBundle_3272)\n  blob_819.field1 := 123.U\n  blob_819.field2 := true.B\n  \n  io.out := blob_819\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3271 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3273 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3275 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3275)\n  })\n  \n  val blob_461 = Wire(new MyBundle_3275)\n  blob_461.field1 := 123.U\n  blob_461.field2 := true.B\n  \n  io.out := blob_461\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_904'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_3276 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_904'\n  val v_904 = Wire(UInt(21.W))\n  \n  \n  v_904 := 0.U.asTypeOf(v_904)\n  \n\n  io.out := v_904\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_3277 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_474 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_474(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_474\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3278 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_117 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_117(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_117\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_903'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_3279 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_903'\n  val v_903 = Reg(UInt(21.W))\n  \n  \n  v_903 := 0.U.asTypeOf(v_903)\n  \n\n  io.out := v_903\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_3281 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(11.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_152 = Wire(Vec(8, UInt(11.W)))\n  \n  for (i <- 0 until 8) {\n    vec_152(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_152\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3280 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_3283 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3284 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_3284 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3284)\n  })\n  \n  val blob_822 = Wire(new MyBundle_3284)\n  blob_822.field1 := 123.U\n  blob_822.field2 := true.B\n  \n  io.out := blob_822\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_3285 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_486'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_486'\n  val v_486 = Wire(UInt(27.W))\n  \n  \n  v_486 := 0.U.asTypeOf(v_486)\n  \n\n  io.out := v_486\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_765'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_3287 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_765'\n  val v_765 = Reg(SInt(23.W))\n  \n  \n  v_765 := 0.U.asTypeOf(v_765)\n  \n\n  io.out := v_765\n}"}
{"instruction": "Implement a module performing subtraction on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_3289 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_3288 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3290 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_568 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_568(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_568\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_3291 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3292 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3292 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3292)\n  })\n  \n  val blob_702 = Wire(new MyBundle_3292)\n  blob_702.field1 := 123.U\n  blob_702.field2 := true.B\n  \n  io.out := blob_702\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3293 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_943 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_943(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_943\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_3294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_196 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_196(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_196\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3295 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_3296 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3297 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_3297 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3297)\n  })\n  \n  val blob_402 = Wire(new MyBundle_3297)\n  blob_402.field1 := 123.U\n  blob_402.field2 := true.B\n  \n  io.out := blob_402\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_892'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_3298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_892'\n  val v_892 = Wire(SInt(24.W))\n  \n  \n  v_892 := 0.U.asTypeOf(v_892)\n  \n\n  io.out := v_892\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3300 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3301 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3302 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3303 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3303 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3303)\n  })\n  \n  val blob_867 = Wire(new MyBundle_3303)\n  blob_867.field1 := 123.U\n  blob_867.field2 := true.B\n  \n  io.out := blob_867\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_3306 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_3307 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3308 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3308 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3308)\n  })\n  \n  val blob_341 = Wire(new MyBundle_3308)\n  blob_341.field1 := 123.U\n  blob_341.field2 := true.B\n  \n  io.out := blob_341\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3309 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_3310 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3311 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3312 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_3314 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_145 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_145(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_145\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3315 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3316 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3317 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(11.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_516 = Wire(Vec(8, UInt(11.W)))\n  \n  for (i <- 0 until 8) {\n    vec_516(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_516\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3318 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3318 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3318)\n  })\n  \n  val blob_332 = Wire(new MyBundle_3318)\n  blob_332.field1 := 123.U\n  blob_332.field2 := true.B\n  \n  io.out := blob_332\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3319 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_3319 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3319)\n  })\n  \n  val blob_327 = Wire(new MyBundle_3319)\n  blob_327.field1 := 123.U\n  blob_327.field2 := true.B\n  \n  io.out := blob_327\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_289 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_289(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_289\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_3321 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3322 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3323 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_544 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_544(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_544\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_3324 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_3325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_490 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_490(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_490\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_3327 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3328 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3329 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_3330 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3331 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3332 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_292 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_292(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_292\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_453'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_3333 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_453'\n  val v_453 = Reg(UInt(16.W))\n  \n  \n  v_453 := 0.U.asTypeOf(v_453)\n  \n\n  io.out := v_453\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_3334 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3335 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_370 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_370(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_370\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3336 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3336)\n  })\n  \n  val blob_264 = Wire(new MyBundle_3336)\n  blob_264.field1 := 123.U\n  blob_264.field2 := true.B\n  \n  io.out := blob_264\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_3337 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3338 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3338 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3338)\n  })\n  \n  val blob_533 = Wire(new MyBundle_3338)\n  blob_533.field1 := 123.U\n  blob_533.field2 := true.B\n  \n  io.out := blob_533\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_3339 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_3340 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3341 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3341)\n  })\n  \n  val blob_223 = Wire(new MyBundle_3341)\n  blob_223.field1 := 123.U\n  blob_223.field2 := true.B\n  \n  io.out := blob_223\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3342 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_161'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_161'\n  val v_161 = Reg(UInt(32.W))\n  \n  \n  v_161 := 0.U.asTypeOf(v_161)\n  \n\n  io.out := v_161\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_3344 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_3345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_116 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_116(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_116\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_597'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_597'\n  val v_597 = Wire(UInt(10.W))\n  \n  \n  v_597 := 0.U.asTypeOf(v_597)\n  \n\n  io.out := v_597\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3348 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_116 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_116(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_116\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3349 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_222 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_222(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_222\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_443'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_3353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_443'\n  val v_443 = Reg(UInt(11.W))\n  \n  \n  v_443 := 0.U.asTypeOf(v_443)\n  \n\n  io.out := v_443\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3351 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_3352 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3354 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3354)\n  })\n  \n  val blob_803 = Wire(new MyBundle_3354)\n  blob_803.field1 := 123.U\n  blob_803.field2 := true.B\n  \n  io.out := blob_803\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_3355 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_202'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_3356 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_202'\n  val v_202 = Wire(SInt(30.W))\n  \n  \n  v_202 := 0.U.asTypeOf(v_202)\n  \n\n  io.out := v_202\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3357 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3357)\n  })\n  \n  val blob_439 = Wire(new MyBundle_3357)\n  blob_439.field1 := 123.U\n  blob_439.field2 := true.B\n  \n  io.out := blob_439\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3358 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3359 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_3359 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3359)\n  })\n  \n  val blob_421 = Wire(new MyBundle_3359)\n  blob_421.field1 := 123.U\n  blob_421.field2 := true.B\n  \n  io.out := blob_421\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_3361 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_938 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_938(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_938\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3360 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3360 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3360)\n  })\n  \n  val blob_621 = Wire(new MyBundle_3360)\n  blob_621.field1 := 123.U\n  blob_621.field2 := true.B\n  \n  io.out := blob_621\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3362 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 9-bit UInt Wire named 'v_196'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Wire named 'v_196'\n  val v_196 = Wire(UInt(9.W))\n  \n  \n  v_196 := 0.U.asTypeOf(v_196)\n  \n\n  io.out := v_196\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3364 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_3365 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3366 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_315'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_3369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_315'\n  val v_315 = Reg(SInt(23.W))\n  \n  \n  v_315 := 0.U.asTypeOf(v_315)\n  \n\n  io.out := v_315\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3368 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3370 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_737'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_3371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_737'\n  val v_737 = Wire(UInt(3.W))\n  \n  \n  v_737 := 0.U.asTypeOf(v_737)\n  \n\n  io.out := v_737\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3372 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_3372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3372)\n  })\n  \n  val blob_485 = Wire(new MyBundle_3372)\n  blob_485.field1 := 123.U\n  blob_485.field2 := true.B\n  \n  io.out := blob_485\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_3373 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_3374 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3375 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3375)\n  })\n  \n  val blob_439 = Wire(new MyBundle_3375)\n  blob_439.field1 := 123.U\n  blob_439.field2 := true.B\n  \n  io.out := blob_439\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3376 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3377 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3377)\n  })\n  \n  val blob_155 = Wire(new MyBundle_3377)\n  blob_155.field1 := 123.U\n  blob_155.field2 := true.B\n  \n  io.out := blob_155\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3378 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3378 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3378)\n  })\n  \n  val blob_929 = Wire(new MyBundle_3378)\n  blob_929.field1 := 123.U\n  blob_929.field2 := true.B\n  \n  io.out := blob_929\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_3379 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_428'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_3380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_428'\n  val v_428 = Wire(UInt(13.W))\n  \n  \n  v_428 := 0.U.asTypeOf(v_428)\n  \n\n  io.out := v_428\n}"}
{"instruction": "Implement a module performing subtraction on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_3381 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3382 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_237 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_237(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_237\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_632 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_632(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_632\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_3386 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3387 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3387 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3387)\n  })\n  \n  val blob_692 = Wire(new MyBundle_3387)\n  blob_692.field1 := 123.U\n  blob_692.field2 := true.B\n  \n  io.out := blob_692\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3388 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3389 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3391 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3391)\n  })\n  \n  val blob_120 = Wire(new MyBundle_3391)\n  blob_120.field1 := 123.U\n  blob_120.field2 := true.B\n  \n  io.out := blob_120\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3390 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3392 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3392 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3392)\n  })\n  \n  val blob_178 = Wire(new MyBundle_3392)\n  blob_178.field1 := 123.U\n  blob_178.field2 := true.B\n  \n  io.out := blob_178\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_3393 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3394 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_333 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_333(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_333\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3395 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3396 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3397 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3397)\n  })\n  \n  val blob_930 = Wire(new MyBundle_3397)\n  blob_930.field1 := 123.U\n  blob_930.field2 := true.B\n  \n  io.out := blob_930\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3398 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(30.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_506 = Wire(Vec(7, UInt(30.W)))\n  \n  for (i <- 0 until 7) {\n    vec_506(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3399 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3399)\n  })\n  \n  val blob_508 = Wire(new MyBundle_3399)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3400 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_644 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_644(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_644\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3401 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3402 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3403 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3403 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3403)\n  })\n  \n  val blob_735 = Wire(new MyBundle_3403)\n  blob_735.field1 := 123.U\n  blob_735.field2 := true.B\n  \n  io.out := blob_735\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3404 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3404)\n  })\n  \n  val blob_194 = Wire(new MyBundle_3404)\n  blob_194.field1 := 123.U\n  blob_194.field2 := true.B\n  \n  io.out := blob_194\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_3405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_772 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_772(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_772\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3406 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3407 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3407)\n  })\n  \n  val blob_403 = Wire(new MyBundle_3407)\n  blob_403.field1 := 123.U\n  blob_403.field2 := true.B\n  \n  io.out := blob_403\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_3408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_529 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_529(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_529\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_604'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_3409 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_604'\n  val v_604 = Reg(UInt(21.W))\n  \n  \n  v_604 := 0.U.asTypeOf(v_604)\n  \n\n  io.out := v_604\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3410 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3410 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3410)\n  })\n  \n  val blob_552 = Wire(new MyBundle_3410)\n  blob_552.field1 := 123.U\n  blob_552.field2 := true.B\n  \n  io.out := blob_552\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3411 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3411 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3411)\n  })\n  \n  val blob_720 = Wire(new MyBundle_3411)\n  blob_720.field1 := 123.U\n  blob_720.field2 := true.B\n  \n  io.out := blob_720\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_459'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3412 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_459'\n  val v_459 = Reg(SInt(26.W))\n  \n  \n  v_459 := 0.U.asTypeOf(v_459)\n  \n\n  io.out := v_459\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3413 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_3414 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_154 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_154(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_154\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3416 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_502 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_502(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_502\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_3417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_654 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_654(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_654\n}"}
{"instruction": "Define a 17-bit UInt Wire named 'v_246'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_3419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Wire named 'v_246'\n  val v_246 = Wire(UInt(17.W))\n  \n  \n  v_246 := 0.U.asTypeOf(v_246)\n  \n\n  io.out := v_246\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_3420 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_561 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_561(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_817 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_817(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_817\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_3427 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3428 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_778'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_3429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_778'\n  val v_778 = Reg(SInt(10.W))\n  \n  \n  v_778 := 0.U.asTypeOf(v_778)\n  \n\n  io.out := v_778\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_3431 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_484 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_484(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_484\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_141 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_141(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_141\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3433 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3433 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3433)\n  })\n  \n  val blob_265 = Wire(new MyBundle_3433)\n  blob_265.field1 := 123.U\n  blob_265.field2 := true.B\n  \n  io.out := blob_265\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_232'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_3434 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_232'\n  val v_232 = Wire(SInt(14.W))\n  \n  \n  v_232 := 0.U.asTypeOf(v_232)\n  \n\n  io.out := v_232\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3436 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_3437 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3438 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3438)\n  })\n  \n  val blob_557 = Wire(new MyBundle_3438)\n  blob_557.field1 := 123.U\n  blob_557.field2 := true.B\n  \n  io.out := blob_557\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_244'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_3439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_244'\n  val v_244 = Reg(SInt(2.W))\n  \n  \n  v_244 := 0.U.asTypeOf(v_244)\n  \n\n  io.out := v_244\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_651'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3440 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_651'\n  val v_651 = Wire(SInt(6.W))\n  \n  \n  v_651 := 0.U.asTypeOf(v_651)\n  \n\n  io.out := v_651\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_3441 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3442 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3443 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3443 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3443)\n  })\n  \n  val blob_768 = Wire(new MyBundle_3443)\n  blob_768.field1 := 123.U\n  blob_768.field2 := true.B\n  \n  io.out := blob_768\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_104 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_104(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_104\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3445 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3445 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3445)\n  })\n  \n  val blob_617 = Wire(new MyBundle_3445)\n  blob_617.field1 := 123.U\n  blob_617.field2 := true.B\n  \n  io.out := blob_617\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3446 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3447 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3447 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3447)\n  })\n  \n  val blob_284 = Wire(new MyBundle_3447)\n  blob_284.field1 := 123.U\n  blob_284.field2 := true.B\n  \n  io.out := blob_284\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3448 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_3449 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_3450 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_452'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_3451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_452'\n  val v_452 = Wire(SInt(17.W))\n  \n  \n  v_452 := 0.U.asTypeOf(v_452)\n  \n\n  io.out := v_452\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3452 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_352 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_352(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_352\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_707'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_3453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_707'\n  val v_707 = Wire(SInt(13.W))\n  \n  \n  v_707 := 0.U.asTypeOf(v_707)\n  \n\n  io.out := v_707\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_620'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_3454 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_620'\n  val v_620 = Wire(SInt(19.W))\n  \n  \n  v_620 := 0.U.asTypeOf(v_620)\n  \n\n  io.out := v_620\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3455 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_593'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_3456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_593'\n  val v_593 = Reg(UInt(18.W))\n  \n  \n  v_593 := 0.U.asTypeOf(v_593)\n  \n\n  io.out := v_593\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3457 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3458 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3458)\n  })\n  \n  val blob_692 = Wire(new MyBundle_3458)\n  blob_692.field1 := 123.U\n  blob_692.field2 := true.B\n  \n  io.out := blob_692\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_3459 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3460 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3460)\n  })\n  \n  val blob_521 = Wire(new MyBundle_3460)\n  blob_521.field1 := 123.U\n  blob_521.field2 := true.B\n  \n  io.out := blob_521\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3461 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_3462 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3464 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_3464 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3464)\n  })\n  \n  val blob_292 = Wire(new MyBundle_3464)\n  blob_292.field1 := 123.U\n  blob_292.field2 := true.B\n  \n  io.out := blob_292\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3463 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_344 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_344(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_344\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_3465 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3466 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3467 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3467)\n  })\n  \n  val blob_194 = Wire(new MyBundle_3467)\n  blob_194.field1 := 123.U\n  blob_194.field2 := true.B\n  \n  io.out := blob_194\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_3468 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_779'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_3469 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_779'\n  val v_779 = Wire(SInt(18.W))\n  \n  \n  v_779 := 0.U.asTypeOf(v_779)\n  \n\n  io.out := v_779\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_369 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_369(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_369\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_195'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3471 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_195'\n  val v_195 = Reg(SInt(2.W))\n  \n  \n  v_195 := 0.U.asTypeOf(v_195)\n  \n\n  io.out := v_195\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3472 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3472 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3472)\n  })\n  \n  val blob_831 = Wire(new MyBundle_3472)\n  blob_831.field1 := 123.U\n  blob_831.field2 := true.B\n  \n  io.out := blob_831\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3473 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3473)\n  })\n  \n  val blob_629 = Wire(new MyBundle_3473)\n  blob_629.field1 := 123.U\n  blob_629.field2 := true.B\n  \n  io.out := blob_629\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3474 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3474 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3474)\n  })\n  \n  val blob_757 = Wire(new MyBundle_3474)\n  blob_757.field1 := 123.U\n  blob_757.field2 := true.B\n  \n  io.out := blob_757\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_3475 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3476 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3476 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3476)\n  })\n  \n  val blob_326 = Wire(new MyBundle_3476)\n  blob_326.field1 := 123.U\n  blob_326.field2 := true.B\n  \n  io.out := blob_326\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_3477 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_169'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_3478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_169'\n  val v_169 = Reg(SInt(12.W))\n  \n  \n  v_169 := 0.U.asTypeOf(v_169)\n  \n\n  io.out := v_169\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3479 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_3480 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3481 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3482 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_3484 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_3485 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3486 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_3487 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_3488 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_462 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_462(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_462\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_3490 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_279 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_279(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_279\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_3491 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3492 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_168 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_168(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_168\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3493 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3494 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3495 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_329 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_329(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_329\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3497 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_750 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_750(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_750\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_3499 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3498 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3498)\n  })\n  \n  val blob_120 = Wire(new MyBundle_3498)\n  blob_120.field1 := 123.U\n  blob_120.field2 := true.B\n  \n  io.out := blob_120\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3500 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3501 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_793 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_793(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_793\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3502 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3503 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3503 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3503)\n  })\n  \n  val blob_173 = Wire(new MyBundle_3503)\n  blob_173.field1 := 123.U\n  blob_173.field2 := true.B\n  \n  io.out := blob_173\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3504 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_3505 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_284'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_3507 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_284'\n  val v_284 = Wire(SInt(2.W))\n  \n  \n  v_284 := 0.U.asTypeOf(v_284)\n  \n\n  io.out := v_284\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3506 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3506)\n  })\n  \n  val blob_997 = Wire(new MyBundle_3506)\n  blob_997.field1 := 123.U\n  blob_997.field2 := true.B\n  \n  io.out := blob_997\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3508 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_399'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_3509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_399'\n  val v_399 = Reg(SInt(8.W))\n  \n  \n  v_399 := 0.U.asTypeOf(v_399)\n  \n\n  io.out := v_399\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3510 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3511 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3512 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3512 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3512)\n  })\n  \n  val blob_232 = Wire(new MyBundle_3512)\n  blob_232.field1 := 123.U\n  blob_232.field2 := true.B\n  \n  io.out := blob_232\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3513 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3513 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3513)\n  })\n  \n  val blob_901 = Wire(new MyBundle_3513)\n  blob_901.field1 := 123.U\n  blob_901.field2 := true.B\n  \n  io.out := blob_901\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_276'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_3514 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_276'\n  val v_276 = Reg(UInt(5.W))\n  \n  \n  v_276 := 0.U.asTypeOf(v_276)\n  \n\n  io.out := v_276\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_499 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_499(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_499\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_3516 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3517 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_928 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_928(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_928\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3518 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_3518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3518)\n  })\n  \n  val blob_789 = Wire(new MyBundle_3518)\n  blob_789.field1 := 123.U\n  blob_789.field2 := true.B\n  \n  io.out := blob_789\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3519 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3520 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3520)\n  })\n  \n  val blob_209 = Wire(new MyBundle_3520)\n  blob_209.field1 := 123.U\n  blob_209.field2 := true.B\n  \n  io.out := blob_209\n}"}
{"instruction": "Implement a module performing bitwise AND on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_3523 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_921'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_3522 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_921'\n  val v_921 = Wire(SInt(24.W))\n  \n  \n  v_921 := 0.U.asTypeOf(v_921)\n  \n\n  io.out := v_921\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_425'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_3524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_425'\n  val v_425 = Reg(UInt(23.W))\n  \n  \n  v_425 := 0.U.asTypeOf(v_425)\n  \n\n  io.out := v_425\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_3525 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3526 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_853 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_853(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_853\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_3527 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3528 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3528)\n  })\n  \n  val blob_774 = Wire(new MyBundle_3528)\n  blob_774.field1 := 123.U\n  blob_774.field2 := true.B\n  \n  io.out := blob_774\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_219'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_3529 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_219'\n  val v_219 = Wire(SInt(19.W))\n  \n  \n  v_219 := 0.U.asTypeOf(v_219)\n  \n\n  io.out := v_219\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_3530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_761 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_761(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_761\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_3531 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_413 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_413(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_413\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_3532 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_3533 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_3534 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3535 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3535 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3535)\n  })\n  \n  val blob_476 = Wire(new MyBundle_3535)\n  blob_476.field1 := 123.U\n  blob_476.field2 := true.B\n  \n  io.out := blob_476\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_269'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_3536 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_269'\n  val v_269 = Reg(UInt(8.W))\n  \n  \n  v_269 := 0.U.asTypeOf(v_269)\n  \n\n  io.out := v_269\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3537 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_309 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_309(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_309\n}"}
{"instruction": "Implement a module performing subtraction on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_3538 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3541 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3542 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3542 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3542)\n  })\n  \n  val blob_429 = Wire(new MyBundle_3542)\n  blob_429.field1 := 123.U\n  blob_429.field2 := true.B\n  \n  io.out := blob_429\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3543 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(13.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_729 = Wire(Vec(4, UInt(13.W)))\n  \n  for (i <- 0 until 4) {\n    vec_729(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_729\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3544 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(22.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_457 = Wire(Vec(3, UInt(22.W)))\n  \n  for (i <- 0 until 3) {\n    vec_457(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_457\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3545 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3545)\n  })\n  \n  val blob_976 = Wire(new MyBundle_3545)\n  blob_976.field1 := 123.U\n  blob_976.field2 := true.B\n  \n  io.out := blob_976\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3546 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3546 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3546)\n  })\n  \n  val blob_679 = Wire(new MyBundle_3546)\n  blob_679.field1 := 123.U\n  blob_679.field2 := true.B\n  \n  io.out := blob_679\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3547 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3548 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_3549 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3550 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_331'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_3551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_331'\n  val v_331 = Reg(UInt(22.W))\n  \n  \n  v_331 := 0.U.asTypeOf(v_331)\n  \n\n  io.out := v_331\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_3552 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_3554 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_488 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_488(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_488\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_650'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_3555 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_650'\n  val v_650 = Wire(SInt(14.W))\n  \n  \n  v_650 := 0.U.asTypeOf(v_650)\n  \n\n  io.out := v_650\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_3556 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3557 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_238 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_238(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_238\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_3558 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_3560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_634 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_634(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_634\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_433'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_3563 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_433'\n  val v_433 = Reg(SInt(2.W))\n  \n  \n  v_433 := 0.U.asTypeOf(v_433)\n  \n\n  io.out := v_433\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3562 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3564 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3564 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3564)\n  })\n  \n  val blob_768 = Wire(new MyBundle_3564)\n  blob_768.field1 := 123.U\n  blob_768.field2 := true.B\n  \n  io.out := blob_768\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3565 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_3565 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3565)\n  })\n  \n  val blob_743 = Wire(new MyBundle_3565)\n  blob_743.field1 := 123.U\n  blob_743.field2 := true.B\n  \n  io.out := blob_743\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3566 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3566 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3566)\n  })\n  \n  val blob_985 = Wire(new MyBundle_3566)\n  blob_985.field1 := 123.U\n  blob_985.field2 := true.B\n  \n  io.out := blob_985\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_3567 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_3568 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3569 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3569 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3569)\n  })\n  \n  val blob_985 = Wire(new MyBundle_3569)\n  blob_985.field1 := 123.U\n  blob_985.field2 := true.B\n  \n  io.out := blob_985\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3570 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_665 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_665(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_665\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_3571 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3573 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3573)\n  })\n  \n  val blob_505 = Wire(new MyBundle_3573)\n  blob_505.field1 := 123.U\n  blob_505.field2 := true.B\n  \n  io.out := blob_505\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_3574 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3576 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3576)\n  })\n  \n  val blob_868 = Wire(new MyBundle_3576)\n  blob_868.field1 := 123.U\n  blob_868.field2 := true.B\n  \n  io.out := blob_868\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3577 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3578 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3578 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3578)\n  })\n  \n  val blob_604 = Wire(new MyBundle_3578)\n  blob_604.field1 := 123.U\n  blob_604.field2 := true.B\n  \n  io.out := blob_604\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3579 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3579 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3579)\n  })\n  \n  val blob_126 = Wire(new MyBundle_3579)\n  blob_126.field1 := 123.U\n  blob_126.field2 := true.B\n  \n  io.out := blob_126\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_3580 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3581 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_3582 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_355 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_355(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_355\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3583 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_316 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_316(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_316\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_3584 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_147 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_147(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_147\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_113'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_3586 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_113'\n  val v_113 = Wire(UInt(4.W))\n  \n  \n  v_113 := 0.U.asTypeOf(v_113)\n  \n\n  io.out := v_113\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_3587 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_3588 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_362 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_362(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_362\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_3589 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3590 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3590 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3590)\n  })\n  \n  val blob_257 = Wire(new MyBundle_3590)\n  blob_257.field1 := 123.U\n  blob_257.field2 := true.B\n  \n  io.out := blob_257\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3591 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(11.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_972 = Wire(Vec(5, UInt(11.W)))\n  \n  for (i <- 0 until 5) {\n    vec_972(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_972\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3592 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3592)\n  })\n  \n  val blob_464 = Wire(new MyBundle_3592)\n  blob_464.field1 := 123.U\n  blob_464.field2 := true.B\n  \n  io.out := blob_464\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_3593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_699 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_699(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_699\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_3594 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_3595 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_296 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_296(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_296\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_3599 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_735'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3601 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_735'\n  val v_735 = Wire(UInt(23.W))\n  \n  \n  v_735 := 0.U.asTypeOf(v_735)\n  \n\n  io.out := v_735\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3602 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_3604 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3603 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_904 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_904(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_904\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_3605 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_653'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_3606 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_653'\n  val v_653 = Reg(UInt(31.W))\n  \n  \n  v_653 := 0.U.asTypeOf(v_653)\n  \n\n  io.out := v_653\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_380 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_380(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_380\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_566'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_3608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_566'\n  val v_566 = Reg(UInt(30.W))\n  \n  \n  v_566 := 0.U.asTypeOf(v_566)\n  \n\n  io.out := v_566\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_3609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_705 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_705(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_705\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_676'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_3610 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_676'\n  val v_676 = Reg(SInt(3.W))\n  \n  \n  v_676 := 0.U.asTypeOf(v_676)\n  \n\n  io.out := v_676\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_3612 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3611 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3611)\n  })\n  \n  val blob_503 = Wire(new MyBundle_3611)\n  blob_503.field1 := 123.U\n  blob_503.field2 := true.B\n  \n  io.out := blob_503\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3613 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3614 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_3614 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3614)\n  })\n  \n  val blob_949 = Wire(new MyBundle_3614)\n  blob_949.field1 := 123.U\n  blob_949.field2 := true.B\n  \n  io.out := blob_949\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_223'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_3615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_223'\n  val v_223 = Reg(UInt(3.W))\n  \n  \n  v_223 := 0.U.asTypeOf(v_223)\n  \n\n  io.out := v_223\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_983'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_3616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_983'\n  val v_983 = Wire(UInt(6.W))\n  \n  \n  v_983 := 0.U.asTypeOf(v_983)\n  \n\n  io.out := v_983\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3617 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3618 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3619 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3620 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3621 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3621 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3621)\n  })\n  \n  val blob_377 = Wire(new MyBundle_3621)\n  blob_377.field1 := 123.U\n  blob_377.field2 := true.B\n  \n  io.out := blob_377\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_693'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_3622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_693'\n  val v_693 = Reg(UInt(28.W))\n  \n  \n  v_693 := 0.U.asTypeOf(v_693)\n  \n\n  io.out := v_693\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_3623 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_597 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_597(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_597\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_936'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_3625 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_936'\n  val v_936 = Wire(SInt(27.W))\n  \n  \n  v_936 := 0.U.asTypeOf(v_936)\n  \n\n  io.out := v_936\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_3626 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_580'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_3627 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_580'\n  val v_580 = Reg(UInt(29.W))\n  \n  \n  v_580 := 0.U.asTypeOf(v_580)\n  \n\n  io.out := v_580\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3628 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3628 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3628)\n  })\n  \n  val blob_129 = Wire(new MyBundle_3628)\n  blob_129.field1 := 123.U\n  blob_129.field2 := true.B\n  \n  io.out := blob_129\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_860 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_860(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_860\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3631 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_3632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_714 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_714(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_714\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_3633 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_3635 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3634 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3636 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_719 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_719(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_719\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_895 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_895(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_895\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_3638 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_710 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_710(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_710\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3640 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_3641 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_289 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_289(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_289\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_3642 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_548'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_3644 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_548'\n  val v_548 = Wire(UInt(26.W))\n  \n  \n  v_548 := 0.U.asTypeOf(v_548)\n  \n\n  io.out := v_548\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_289 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_289(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_289\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3645 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_3646 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_354'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_3648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_354'\n  val v_354 = Reg(UInt(25.W))\n  \n  \n  v_354 := 0.U.asTypeOf(v_354)\n  \n\n  io.out := v_354\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_831'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_3649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_831'\n  val v_831 = Reg(SInt(11.W))\n  \n  \n  v_831 := 0.U.asTypeOf(v_831)\n  \n\n  io.out := v_831\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3650 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_3652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_267 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_267(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_267\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_194 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_194(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_194\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3651 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_394'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_3654 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_394'\n  val v_394 = Reg(SInt(32.W))\n  \n  \n  v_394 := 0.U.asTypeOf(v_394)\n  \n\n  io.out := v_394\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3655 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3656 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3656 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3656)\n  })\n  \n  val blob_970 = Wire(new MyBundle_3656)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3657 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_913 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_913(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_913\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3658 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3658 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3658)\n  })\n  \n  val blob_953 = Wire(new MyBundle_3658)\n  blob_953.field1 := 123.U\n  blob_953.field2 := true.B\n  \n  io.out := blob_953\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3659 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3659 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3659)\n  })\n  \n  val blob_453 = Wire(new MyBundle_3659)\n  blob_453.field1 := 123.U\n  blob_453.field2 := true.B\n  \n  io.out := blob_453\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3661 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3660 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(11.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_287 = Wire(Vec(5, UInt(11.W)))\n  \n  for (i <- 0 until 5) {\n    vec_287(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_287\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_3662 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_3663 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3664 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_3665 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3666 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3666)\n  })\n  \n  val blob_787 = Wire(new MyBundle_3666)\n  blob_787.field1 := 123.U\n  blob_787.field2 := true.B\n  \n  io.out := blob_787\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3667 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3668 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3668 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3668)\n  })\n  \n  val blob_816 = Wire(new MyBundle_3668)\n  blob_816.field1 := 123.U\n  blob_816.field2 := true.B\n  \n  io.out := blob_816\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_722'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_3669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_722'\n  val v_722 = Reg(UInt(14.W))\n  \n  \n  v_722 := 0.U.asTypeOf(v_722)\n  \n\n  io.out := v_722\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_3670 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_446 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_446(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_446\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(7.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_672 = Wire(Vec(6, UInt(7.W)))\n  \n  for (i <- 0 until 6) {\n    vec_672(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_672\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_646'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_3673 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_646'\n  val v_646 = Wire(UInt(8.W))\n  \n  \n  v_646 := 0.U.asTypeOf(v_646)\n  \n\n  io.out := v_646\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_3674 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_3677 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_3675 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3678 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_497 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_497(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_497\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_3679 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3680 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_3680 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3680)\n  })\n  \n  val blob_888 = Wire(new MyBundle_3680)\n  blob_888.field1 := 123.U\n  blob_888.field2 := true.B\n  \n  io.out := blob_888\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_3681 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_461 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_461(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_3683 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_139 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_139(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_139\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_3684 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3685 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_3686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_572 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_572(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_572\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3687 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3687)\n  })\n  \n  val blob_742 = Wire(new MyBundle_3687)\n  blob_742.field1 := 123.U\n  blob_742.field2 := true.B\n  \n  io.out := blob_742\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_3688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_308 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_308(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_308\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3689 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3690 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_3691 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3692 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_3692 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3692)\n  })\n  \n  val blob_235 = Wire(new MyBundle_3692)\n  blob_235.field1 := 123.U\n  blob_235.field2 := true.B\n  \n  io.out := blob_235\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3693 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_698 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_698(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_698\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_523'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_3695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_523'\n  val v_523 = Wire(UInt(8.W))\n  \n  \n  v_523 := 0.U.asTypeOf(v_523)\n  \n\n  io.out := v_523\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_872'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_872'\n  val v_872 = Reg(SInt(11.W))\n  \n  \n  v_872 := 0.U.asTypeOf(v_872)\n  \n\n  io.out := v_872\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3697 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_3697 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3697)\n  })\n  \n  val blob_949 = Wire(new MyBundle_3697)\n  blob_949.field1 := 123.U\n  blob_949.field2 := true.B\n  \n  io.out := blob_949\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_710'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_3698 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_710'\n  val v_710 = Wire(UInt(24.W))\n  \n  \n  v_710 := 0.U.asTypeOf(v_710)\n  \n\n  io.out := v_710\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3699 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_3699 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3699)\n  })\n  \n  val blob_828 = Wire(new MyBundle_3699)\n  blob_828.field1 := 123.U\n  blob_828.field2 := true.B\n  \n  io.out := blob_828\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_805'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_3701 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_805'\n  val v_805 = Reg(SInt(7.W))\n  \n  \n  v_805 := 0.U.asTypeOf(v_805)\n  \n\n  io.out := v_805\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3702 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3702 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3702)\n  })\n  \n  val blob_232 = Wire(new MyBundle_3702)\n  blob_232.field1 := 123.U\n  blob_232.field2 := true.B\n  \n  io.out := blob_232\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3703 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_141 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_141(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_141\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_3704 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_324 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_324(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_324\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3706 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_476 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_476(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_476\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_360 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_360(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_360\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3707 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_3707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3707)\n  })\n  \n  val blob_717 = Wire(new MyBundle_3707)\n  blob_717.field1 := 123.U\n  blob_717.field2 := true.B\n  \n  io.out := blob_717\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3708 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_452 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_452(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_452\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_3709 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3710 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_430 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_430(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_430\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3711 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_539 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_539(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_539\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3712 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_3714 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_299 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_299(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_299\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3713 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3713 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3713)\n  })\n  \n  val blob_527 = Wire(new MyBundle_3713)\n  blob_527.field1 := 123.U\n  blob_527.field2 := true.B\n  \n  io.out := blob_527\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3716 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3716)\n  })\n  \n  val blob_613 = Wire(new MyBundle_3716)\n  blob_613.field1 := 123.U\n  blob_613.field2 := true.B\n  \n  io.out := blob_613\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_3717 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3718 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3718 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3718)\n  })\n  \n  val blob_641 = Wire(new MyBundle_3718)\n  blob_641.field1 := 123.U\n  blob_641.field2 := true.B\n  \n  io.out := blob_641\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_508'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_3719 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_508'\n  val v_508 = Reg(UInt(25.W))\n  \n  \n  v_508 := 0.U.asTypeOf(v_508)\n  \n\n  io.out := v_508\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3720 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_186 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_186(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_186\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_710'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_3721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_710'\n  val v_710 = Wire(SInt(13.W))\n  \n  \n  v_710 := 0.U.asTypeOf(v_710)\n  \n\n  io.out := v_710\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3722 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_716 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_716(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_716\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_219'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_3723 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_219'\n  val v_219 = Wire(SInt(29.W))\n  \n  \n  v_219 := 0.U.asTypeOf(v_219)\n  \n\n  io.out := v_219\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3724 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3727 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3728 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3728)\n  })\n  \n  val blob_861 = Wire(new MyBundle_3728)\n  blob_861.field1 := 123.U\n  blob_861.field2 := true.B\n  \n  io.out := blob_861\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_485'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_3729 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_485'\n  val v_485 = Wire(SInt(4.W))\n  \n  \n  v_485 := 0.U.asTypeOf(v_485)\n  \n\n  io.out := v_485\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_3730 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_932'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_3732 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_932'\n  val v_932 = Wire(SInt(6.W))\n  \n  \n  v_932 := 0.U.asTypeOf(v_932)\n  \n\n  io.out := v_932\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3733 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3733 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3733)\n  })\n  \n  val blob_252 = Wire(new MyBundle_3733)\n  blob_252.field1 := 123.U\n  blob_252.field2 := true.B\n  \n  io.out := blob_252\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3734 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_195'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_3735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_195'\n  val v_195 = Wire(SInt(21.W))\n  \n  \n  v_195 := 0.U.asTypeOf(v_195)\n  \n\n  io.out := v_195\n}"}
{"instruction": "Implement a module performing bitwise AND on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_3736 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3737 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_3737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3737)\n  })\n  \n  val blob_415 = Wire(new MyBundle_3737)\n  blob_415.field1 := 123.U\n  blob_415.field2 := true.B\n  \n  io.out := blob_415\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_3738 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_790 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_790(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_790\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_3740 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3741 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_520'\n  val v_520 = Reg(UInt(27.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_3742 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_3743 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_3744 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_3745 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_3746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_186 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_186(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_186\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3747 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3749 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3749 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3749)\n  })\n  \n  val blob_384 = Wire(new MyBundle_3749)\n  blob_384.field1 := 123.U\n  blob_384.field2 := true.B\n  \n  io.out := blob_384\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3750 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3750)\n  })\n  \n  val blob_943 = Wire(new MyBundle_3750)\n  blob_943.field1 := 123.U\n  blob_943.field2 := true.B\n  \n  io.out := blob_943\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_3751 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3752 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3754 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3754)\n  })\n  \n  val blob_525 = Wire(new MyBundle_3754)\n  blob_525.field1 := 123.U\n  blob_525.field2 := true.B\n  \n  io.out := blob_525\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_3755 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3757 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_688'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_3758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_688'\n  val v_688 = Wire(UInt(30.W))\n  \n  \n  v_688 := 0.U.asTypeOf(v_688)\n  \n\n  io.out := v_688\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3759 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_3760 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_3761 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_3762 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_3763 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3764 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_413 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_413(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_413\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_3765 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_3766 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_985 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_985(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_985\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_966'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_3767 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_966'\n  val v_966 = Wire(SInt(25.W))\n  \n  \n  v_966 := 0.U.asTypeOf(v_966)\n  \n\n  io.out := v_966\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3768 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3769 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_417 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_417(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_417\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3771 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3771)\n  })\n  \n  val blob_177 = Wire(new MyBundle_3771)\n  blob_177.field1 := 123.U\n  blob_177.field2 := true.B\n  \n  io.out := blob_177\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3770 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3770 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3770)\n  })\n  \n  val blob_100 = Wire(new MyBundle_3770)\n  blob_100.field1 := 123.U\n  blob_100.field2 := true.B\n  \n  io.out := blob_100\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_3772 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_272 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_272(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_272\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3774 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3774 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3774)\n  })\n  \n  val blob_830 = Wire(new MyBundle_3774)\n  blob_830.field1 := 123.U\n  blob_830.field2 := true.B\n  \n  io.out := blob_830\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3775 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_783 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_783(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_783\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3776 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3776)\n  })\n  \n  val blob_814 = Wire(new MyBundle_3776)\n  blob_814.field1 := 123.U\n  blob_814.field2 := true.B\n  \n  io.out := blob_814\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_114 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_114(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_114\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3778 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_680 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_680(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_680\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(7.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_123 = Wire(Vec(4, UInt(7.W)))\n  \n  for (i <- 0 until 4) {\n    vec_123(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_123\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_3780 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_3781 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_781 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_781(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_781\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3782 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_540 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_540(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_540\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_3783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_354 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_354(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_354\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3784 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3785 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_3786 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_896'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_3787 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_896'\n  val v_896 = Wire(UInt(11.W))\n  \n  \n  v_896 := 0.U.asTypeOf(v_896)\n  \n\n  io.out := v_896\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_3788 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3789 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3789)\n  })\n  \n  val blob_601 = Wire(new MyBundle_3789)\n  blob_601.field1 := 123.U\n  blob_601.field2 := true.B\n  \n  io.out := blob_601\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3790 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3790)\n  })\n  \n  val blob_964 = Wire(new MyBundle_3790)\n  blob_964.field1 := 123.U\n  blob_964.field2 := true.B\n  \n  io.out := blob_964\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_3791 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3792 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_3793 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_3794 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3796 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_129 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_129(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_129\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3795 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_613'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_3797 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_613'\n  val v_613 = Wire(UInt(12.W))\n  \n  \n  v_613 := 0.U.asTypeOf(v_613)\n  \n\n  io.out := v_613\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_3799 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_758 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_758(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_758\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3801 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3801 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3801)\n  })\n  \n  val blob_957 = Wire(new MyBundle_3801)\n  blob_957.field1 := 123.U\n  blob_957.field2 := true.B\n  \n  io.out := blob_957\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_3802 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3804 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_952'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_3805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_952'\n  val v_952 = Wire(UInt(32.W))\n  \n  \n  v_952 := 0.U.asTypeOf(v_952)\n  \n\n  io.out := v_952\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3806 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_270 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_270(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_270\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3807 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_158 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_158(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_158\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3809 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_843 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_843(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_843\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_3811 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3813 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3814 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_3814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3814)\n  })\n  \n  val blob_439 = Wire(new MyBundle_3814)\n  blob_439.field1 := 123.U\n  blob_439.field2 := true.B\n  \n  io.out := blob_439\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3815 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_817 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_817(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_817\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_3816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_520'\n  val v_520 = Wire(SInt(19.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_3817 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_355 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_355(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_355\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3819 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_3820 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3821 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3821 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3821)\n  })\n  \n  val blob_605 = Wire(new MyBundle_3821)\n  blob_605.field1 := 123.U\n  blob_605.field2 := true.B\n  \n  io.out := blob_605\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_3822 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3823 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3824 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3824)\n  })\n  \n  val blob_846 = Wire(new MyBundle_3824)\n  blob_846.field1 := 123.U\n  blob_846.field2 := true.B\n  \n  io.out := blob_846\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3825 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_3825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3825)\n  })\n  \n  val blob_767 = Wire(new MyBundle_3825)\n  blob_767.field1 := 123.U\n  blob_767.field2 := true.B\n  \n  io.out := blob_767\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_3826 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3827 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3828 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_3829 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_3830 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3831 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3832 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_690 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_690(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_690\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3833 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3833 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3833)\n  })\n  \n  val blob_447 = Wire(new MyBundle_3833)\n  blob_447.field1 := 123.U\n  blob_447.field2 := true.B\n  \n  io.out := blob_447\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_654'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_3834 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_654'\n  val v_654 = Wire(SInt(11.W))\n  \n  \n  v_654 := 0.U.asTypeOf(v_654)\n  \n\n  io.out := v_654\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_3835 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_3836 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3837 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_3838 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3839 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_3840 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_890 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_890(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_890\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3843 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_3843 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3843)\n  })\n  \n  val blob_392 = Wire(new MyBundle_3843)\n  blob_392.field1 := 123.U\n  blob_392.field2 := true.B\n  \n  io.out := blob_392\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3842 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_286 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_286(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_286\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_138'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_3844 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_138'\n  val v_138 = Wire(UInt(5.W))\n  \n  \n  v_138 := 0.U.asTypeOf(v_138)\n  \n\n  io.out := v_138\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3845 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_563 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_563(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_563\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3846 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_117 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_117(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_117\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_245'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_3847 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_245'\n  val v_245 = Wire(SInt(29.W))\n  \n  \n  v_245 := 0.U.asTypeOf(v_245)\n  \n\n  io.out := v_245\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3848 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_3848 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3848)\n  })\n  \n  val blob_408 = Wire(new MyBundle_3848)\n  blob_408.field1 := 123.U\n  blob_408.field2 := true.B\n  \n  io.out := blob_408\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3849 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3849 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3849)\n  })\n  \n  val blob_708 = Wire(new MyBundle_3849)\n  blob_708.field1 := 123.U\n  blob_708.field2 := true.B\n  \n  io.out := blob_708\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_3851 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3850 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_3852 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3854 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3854 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3854)\n  })\n  \n  val blob_296 = Wire(new MyBundle_3854)\n  blob_296.field1 := 123.U\n  blob_296.field2 := true.B\n  \n  io.out := blob_296\n}"}
{"instruction": "Implement a module performing addition on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_3856 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_684'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_3855 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_684'\n  val v_684 = Reg(SInt(27.W))\n  \n  \n  v_684 := 0.U.asTypeOf(v_684)\n  \n\n  io.out := v_684\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3857 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_3857 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3857)\n  })\n  \n  val blob_545 = Wire(new MyBundle_3857)\n  blob_545.field1 := 123.U\n  blob_545.field2 := true.B\n  \n  io.out := blob_545\n}"}
{"instruction": "Implement a module performing subtraction on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_3858 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_236 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_236(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_236\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3859 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_909 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_909(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_909\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_754'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_3861 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_754'\n  val v_754 = Wire(UInt(11.W))\n  \n  \n  v_754 := 0.U.asTypeOf(v_754)\n  \n\n  io.out := v_754\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_106'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_3864 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_106'\n  val v_106 = Reg(UInt(26.W))\n  \n  \n  v_106 := 0.U.asTypeOf(v_106)\n  \n\n  io.out := v_106\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3865 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3866 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_489 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_489(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_489\n}"}
{"instruction": "Implement a module performing bitwise AND on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_3867 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3868 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_876 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_876(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_876\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3869 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3869 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3869)\n  })\n  \n  val blob_294 = Wire(new MyBundle_3869)\n  blob_294.field1 := 123.U\n  blob_294.field2 := true.B\n  \n  io.out := blob_294\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3870 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_3870 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3870)\n  })\n  \n  val blob_894 = Wire(new MyBundle_3870)\n  blob_894.field1 := 123.U\n  blob_894.field2 := true.B\n  \n  io.out := blob_894\n}"}
{"instruction": "Implement a module performing subtraction on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_3871 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_3872 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_3873 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3875 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_543 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_543(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_543\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3876 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_3876 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3876)\n  })\n  \n  val blob_879 = Wire(new MyBundle_3876)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3877 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_787'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_3878 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_787'\n  val v_787 = Wire(UInt(5.W))\n  \n  \n  v_787 := 0.U.asTypeOf(v_787)\n  \n\n  io.out := v_787\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_3879 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_3880 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_175 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_175(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_175\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_3881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_884 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_884(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_884\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_3882 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_805 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_805(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_805\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_786'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_3883 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_786'\n  val v_786 = Wire(SInt(13.W))\n  \n  \n  v_786 := 0.U.asTypeOf(v_786)\n  \n\n  io.out := v_786\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_3884 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_761 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_761(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_761\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3885 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_3885 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3885)\n  })\n  \n  val blob_673 = Wire(new MyBundle_3885)\n  blob_673.field1 := 123.U\n  blob_673.field2 := true.B\n  \n  io.out := blob_673\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_392'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_3887 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_392'\n  val v_392 = Wire(UInt(18.W))\n  \n  \n  v_392 := 0.U.asTypeOf(v_392)\n  \n\n  io.out := v_392\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3888 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3888 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3888)\n  })\n  \n  val blob_787 = Wire(new MyBundle_3888)\n  blob_787.field1 := 123.U\n  blob_787.field2 := true.B\n  \n  io.out := blob_787\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_3889 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_880 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_880(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_880\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3890 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_3890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3890)\n  })\n  \n  val blob_685 = Wire(new MyBundle_3890)\n  blob_685.field1 := 123.U\n  blob_685.field2 := true.B\n  \n  io.out := blob_685\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3891 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_615'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_3892 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_615'\n  val v_615 = Reg(UInt(8.W))\n  \n  \n  v_615 := 0.U.asTypeOf(v_615)\n  \n\n  io.out := v_615\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_3893 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3897 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_3896 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_118 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_118(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_118\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_3899 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_485'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_485'\n  val v_485 = Reg(UInt(28.W))\n  \n  \n  v_485 := 0.U.asTypeOf(v_485)\n  \n\n  io.out := v_485\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_3901 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_737'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_3902 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_737'\n  val v_737 = Reg(UInt(19.W))\n  \n  \n  v_737 := 0.U.asTypeOf(v_737)\n  \n\n  io.out := v_737\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_777'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_3903 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_777'\n  val v_777 = Wire(UInt(13.W))\n  \n  \n  v_777 := 0.U.asTypeOf(v_777)\n  \n\n  io.out := v_777\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3904 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_3905 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_3906 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_3907 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3909 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_3909 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3909)\n  })\n  \n  val blob_683 = Wire(new MyBundle_3909)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_3908 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3910 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_3911 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3912 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_489 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_489(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_489\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_3913 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_3914 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3915 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3917 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3917)\n  })\n  \n  val blob_828 = Wire(new MyBundle_3917)\n  blob_828.field1 := 123.U\n  blob_828.field2 := true.B\n  \n  io.out := blob_828\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_3916 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_3918 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_705 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_705(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_705\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_362'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_3919 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_362'\n  val v_362 = Reg(SInt(27.W))\n  \n  \n  v_362 := 0.U.asTypeOf(v_362)\n  \n\n  io.out := v_362\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3920 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_3920 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3920)\n  })\n  \n  val blob_530 = Wire(new MyBundle_3920)\n  blob_530.field1 := 123.U\n  blob_530.field2 := true.B\n  \n  io.out := blob_530\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_3921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_579 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_579(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_579\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_3923 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_3924 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_270 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_270(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_270\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_3925 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_515 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_515(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_515\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_3927 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_785 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_785(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_785\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_3928 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_3930 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_756 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_756(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_756\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3932 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_717 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_717(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_717\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3933 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_298 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_298(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3935 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3936 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_3937 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_624 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_624(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_624\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_157 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_157(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_157\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_3939 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3940 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_3940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3940)\n  })\n  \n  val blob_421 = Wire(new MyBundle_3940)\n  blob_421.field1 := 123.U\n  blob_421.field2 := true.B\n  \n  io.out := blob_421\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3941 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_3941 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3941)\n  })\n  \n  val blob_874 = Wire(new MyBundle_3941)\n  blob_874.field1 := 123.U\n  blob_874.field2 := true.B\n  \n  io.out := blob_874\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_3942 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_3943 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3944 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_3944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3944)\n  })\n  \n  val blob_499 = Wire(new MyBundle_3944)\n  blob_499.field1 := 123.U\n  blob_499.field2 := true.B\n  \n  io.out := blob_499\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3945 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_3947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_611 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_611(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_611\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_3949 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_3951 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_361 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_361(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_361\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_3953 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_3952 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_317'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_3954 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_317'\n  val v_317 = Wire(UInt(14.W))\n  \n  \n  v_317 := 0.U.asTypeOf(v_317)\n  \n\n  io.out := v_317\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_3955 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_3957 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3956 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_441 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_441(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_441\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_3959 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_3960 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_103 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_103(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_103\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_3961 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_113 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_113(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_113\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_3962 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_3963 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_3965 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3966 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_3966 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3966)\n  })\n  \n  val blob_520 = Wire(new MyBundle_3966)\n  blob_520.field1 := 123.U\n  blob_520.field2 := true.B\n  \n  io.out := blob_520\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_3967 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3968 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_3968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3968)\n  })\n  \n  val blob_271 = Wire(new MyBundle_3968)\n  blob_271.field1 := 123.U\n  blob_271.field2 := true.B\n  \n  io.out := blob_271\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_3969 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_371 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_371(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_371\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3970 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_3970 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3970)\n  })\n  \n  val blob_869 = Wire(new MyBundle_3970)\n  blob_869.field1 := 123.U\n  blob_869.field2 := true.B\n  \n  io.out := blob_869\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_3972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_277 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_277(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_277\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_3973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_343 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_343(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_343\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_196'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_3974 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_196'\n  val v_196 = Wire(UInt(26.W))\n  \n  \n  v_196 := 0.U.asTypeOf(v_196)\n  \n\n  io.out := v_196\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_799'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_3976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_799'\n  val v_799 = Reg(SInt(8.W))\n  \n  \n  v_799 := 0.U.asTypeOf(v_799)\n  \n\n  io.out := v_799\n}"}
{"instruction": "Implement a module performing bitwise OR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_3977 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_3978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_726 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_726(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_726\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_3979 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_534'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_3980 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_534'\n  val v_534 = Reg(UInt(21.W))\n  \n  \n  v_534 := 0.U.asTypeOf(v_534)\n  \n\n  io.out := v_534\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_3981 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_279 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_279(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_279\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_3982 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_3983 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3984 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_3984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3984)\n  })\n  \n  val blob_306 = Wire(new MyBundle_3984)\n  blob_306.field1 := 123.U\n  blob_306.field2 := true.B\n  \n  io.out := blob_306\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_3985 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_3987 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_819 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_819(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_819\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_3988 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_3989 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_3990 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_201'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_3992 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_201'\n  val v_201 = Reg(SInt(21.W))\n  \n  \n  v_201 := 0.U.asTypeOf(v_201)\n  \n\n  io.out := v_201\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_3994 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_689'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_3993 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_689'\n  val v_689 = Wire(UInt(23.W))\n  \n  \n  v_689 := 0.U.asTypeOf(v_689)\n  \n\n  io.out := v_689\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_679'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_3995 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_679'\n  val v_679 = Wire(UInt(31.W))\n  \n  \n  v_679 := 0.U.asTypeOf(v_679)\n  \n\n  io.out := v_679\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_3997 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3996 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_3996 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3996)\n  })\n  \n  val blob_627 = Wire(new MyBundle_3996)\n  blob_627.field1 := 123.U\n  blob_627.field2 := true.B\n  \n  io.out := blob_627\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3998 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_3998 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3998)\n  })\n  \n  val blob_678 = Wire(new MyBundle_3998)\n  blob_678.field1 := 123.U\n  blob_678.field2 := true.B\n  \n  io.out := blob_678\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_3999 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_3999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_3999)\n  })\n  \n  val blob_957 = Wire(new MyBundle_3999)\n  blob_957.field1 := 123.U\n  blob_957.field2 := true.B\n  \n  io.out := blob_957\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4000 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_4001 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4002 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4002 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4002)\n  })\n  \n  val blob_994 = Wire(new MyBundle_4002)\n  blob_994.field1 := 123.U\n  blob_994.field2 := true.B\n  \n  io.out := blob_994\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_4003 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_4005 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4004 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_506 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_506(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_888 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_888(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_888\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4007 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_406 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_406(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_406\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_4008 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_4009 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_4010 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_558 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_558(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_558\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4011 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4013 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4012 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_250 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_250(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_250\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_621 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_621(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_621\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_4015 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4016 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_4017 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_811 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_811(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_811\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_4018 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_4020 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4021 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_477 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_477(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_477\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_4022 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_733'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_733'\n  val v_733 = Reg(SInt(6.W))\n  \n  \n  v_733 := 0.U.asTypeOf(v_733)\n  \n\n  io.out := v_733\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_4024 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4026 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_224 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_224(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_224\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4025 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4025)\n  })\n  \n  val blob_333 = Wire(new MyBundle_4025)\n  blob_333.field1 := 123.U\n  blob_333.field2 := true.B\n  \n  io.out := blob_333\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_4027 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4028 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4028 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4028)\n  })\n  \n  val blob_707 = Wire(new MyBundle_4028)\n  blob_707.field1 := 123.U\n  blob_707.field2 := true.B\n  \n  io.out := blob_707\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_4029 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4031 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_517 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_517(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_517\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4032 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_4032 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4032)\n  })\n  \n  val blob_799 = Wire(new MyBundle_4032)\n  blob_799.field1 := 123.U\n  blob_799.field2 := true.B\n  \n  io.out := blob_799\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4033 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_633 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_633(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_633\n}"}
{"instruction": "Define a 32-bit SInt Wire named 'v_630'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_4034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Wire named 'v_630'\n  val v_630 = Wire(SInt(32.W))\n  \n  \n  v_630 := 0.U.asTypeOf(v_630)\n  \n\n  io.out := v_630\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4035 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_463 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_463(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_463\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_4036 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_923'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4037 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_923'\n  val v_923 = Reg(SInt(5.W))\n  \n  \n  v_923 := 0.U.asTypeOf(v_923)\n  \n\n  io.out := v_923\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_4039 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_443'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_4038 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_443'\n  val v_443 = Reg(UInt(25.W))\n  \n  \n  v_443 := 0.U.asTypeOf(v_443)\n  \n\n  io.out := v_443\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_751'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4042 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_751'\n  val v_751 = Wire(UInt(19.W))\n  \n  \n  v_751 := 0.U.asTypeOf(v_751)\n  \n\n  io.out := v_751\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_4043 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4044 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_715 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_715(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_715\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_4045 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4046 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4047 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_345 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_345(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_345\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_4048 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_247'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_4049 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_247'\n  val v_247 = Reg(UInt(9.W))\n  \n  \n  v_247 := 0.U.asTypeOf(v_247)\n  \n\n  io.out := v_247\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_4050 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_189'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_4051 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_189'\n  val v_189 = Reg(SInt(17.W))\n  \n  \n  v_189 := 0.U.asTypeOf(v_189)\n  \n\n  io.out := v_189\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4052 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_255 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_255(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_255\n}"}
{"instruction": "Implement a module performing subtraction on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_4053 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_300'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_4054 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_300'\n  val v_300 = Reg(SInt(13.W))\n  \n  \n  v_300 := 0.U.asTypeOf(v_300)\n  \n\n  io.out := v_300\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_176 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_176(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_176\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4056 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4057 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_523'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_4058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_523'\n  val v_523 = Reg(UInt(26.W))\n  \n  \n  v_523 := 0.U.asTypeOf(v_523)\n  \n\n  io.out := v_523\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_4059 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4061 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4060 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4060)\n  })\n  \n  val blob_997 = Wire(new MyBundle_4060)\n  blob_997.field1 := 123.U\n  blob_997.field2 := true.B\n  \n  io.out := blob_997\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4062 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_482 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_482(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_482\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_4063 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_685'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_4064 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_685'\n  val v_685 = Wire(UInt(3.W))\n  \n  \n  v_685 := 0.U.asTypeOf(v_685)\n  \n\n  io.out := v_685\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4065 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4066 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4066 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4066)\n  })\n  \n  val blob_166 = Wire(new MyBundle_4066)\n  blob_166.field1 := 123.U\n  blob_166.field2 := true.B\n  \n  io.out := blob_166\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_4067 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4068 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4068)\n  })\n  \n  val blob_780 = Wire(new MyBundle_4068)\n  blob_780.field1 := 123.U\n  blob_780.field2 := true.B\n  \n  io.out := blob_780\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_154 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_154(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_154\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4070 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_4071 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_279 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_279(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_279\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4072 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_339 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_339(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_339\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_216 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_216(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_216\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4074 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_4075 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_440'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_4077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_440'\n  val v_440 = Reg(SInt(9.W))\n  \n  \n  v_440 := 0.U.asTypeOf(v_440)\n  \n\n  io.out := v_440\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4076 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_226'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4078 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_226'\n  val v_226 = Reg(UInt(26.W))\n  \n  \n  v_226 := 0.U.asTypeOf(v_226)\n  \n\n  io.out := v_226\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_4079 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_4080 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4081 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4082 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_692'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_4083 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_692'\n  val v_692 = Reg(UInt(5.W))\n  \n  \n  v_692 := 0.U.asTypeOf(v_692)\n  \n\n  io.out := v_692\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_4085 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_4084 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_4086 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_4087 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_4088 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_952 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_952(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_952\n}"}
{"instruction": "Define a 6-bit UInt Reg named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_4090 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Reg named 'v_520'\n  val v_520 = Reg(UInt(6.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_235'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_4091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_235'\n  val v_235 = Wire(UInt(13.W))\n  \n  \n  v_235 := 0.U.asTypeOf(v_235)\n  \n\n  io.out := v_235\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4092 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_849 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_849(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_849\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4093 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4093)\n  })\n  \n  val blob_764 = Wire(new MyBundle_4093)\n  blob_764.field1 := 123.U\n  blob_764.field2 := true.B\n  \n  io.out := blob_764\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_4094 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4095 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4096 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_4097 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4098 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4098)\n  })\n  \n  val blob_227 = Wire(new MyBundle_4098)\n  blob_227.field1 := 123.U\n  blob_227.field2 := true.B\n  \n  io.out := blob_227\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_144'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4099 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_144'\n  val v_144 = Wire(SInt(12.W))\n  \n  \n  v_144 := 0.U.asTypeOf(v_144)\n  \n\n  io.out := v_144\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4101 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_477'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_4100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_477'\n  val v_477 = Reg(SInt(28.W))\n  \n  \n  v_477 := 0.U.asTypeOf(v_477)\n  \n\n  io.out := v_477\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4102 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_253 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_253(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_253\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_209 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_209(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_209\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4104 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(10.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_402 = Wire(Vec(5, UInt(10.W)))\n  \n  for (i <- 0 until 5) {\n    vec_402(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_402\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4105 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_853 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_853(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_853\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_4106 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4107 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_573 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_573(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_573\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4109 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_407 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_407(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_407\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4110 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4110)\n  })\n  \n  val blob_593 = Wire(new MyBundle_4110)\n  blob_593.field1 := 123.U\n  blob_593.field2 := true.B\n  \n  io.out := blob_593\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4111 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_145 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_145(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_145\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_4112 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_219'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_4113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_219'\n  val v_219 = Reg(SInt(10.W))\n  \n  \n  v_219 := 0.U.asTypeOf(v_219)\n  \n\n  io.out := v_219\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4114 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_914 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_914(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_914\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_4115 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_4116 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4117 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_294 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_294(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_294\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_4118 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_312'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_4119 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_312'\n  val v_312 = Wire(UInt(4.W))\n  \n  \n  v_312 := 0.U.asTypeOf(v_312)\n  \n\n  io.out := v_312\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_841 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_841(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_841\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4121 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_4122 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_947 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_947(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_947\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_501 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_501(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_501\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_4125 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4126 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4128 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_305 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_305(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_305\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4129 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4129 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4129)\n  })\n  \n  val blob_201 = Wire(new MyBundle_4129)\n  blob_201.field1 := 123.U\n  blob_201.field2 := true.B\n  \n  io.out := blob_201\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_4130 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4132 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4131 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4131 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4131)\n  })\n  \n  val blob_488 = Wire(new MyBundle_4131)\n  blob_488.field1 := 123.U\n  blob_488.field2 := true.B\n  \n  io.out := blob_488\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4133 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4133 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4133)\n  })\n  \n  val blob_318 = Wire(new MyBundle_4133)\n  blob_318.field1 := 123.U\n  blob_318.field2 := true.B\n  \n  io.out := blob_318\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_676'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_4135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_676'\n  val v_676 = Reg(SInt(20.W))\n  \n  \n  v_676 := 0.U.asTypeOf(v_676)\n  \n\n  io.out := v_676\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_935'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_935'\n  val v_935 = Wire(SInt(31.W))\n  \n  \n  v_935 := 0.U.asTypeOf(v_935)\n  \n\n  io.out := v_935\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4137 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4137 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4137)\n  })\n  \n  val blob_764 = Wire(new MyBundle_4137)\n  blob_764.field1 := 123.U\n  blob_764.field2 := true.B\n  \n  io.out := blob_764\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4138 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_991 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_991(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_991\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_235'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_4140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_235'\n  val v_235 = Reg(UInt(3.W))\n  \n  \n  v_235 := 0.U.asTypeOf(v_235)\n  \n\n  io.out := v_235\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4139 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4141 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4141)\n  })\n  \n  val blob_344 = Wire(new MyBundle_4141)\n  blob_344.field1 := 123.U\n  blob_344.field2 := true.B\n  \n  io.out := blob_344\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_949'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_4142 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_949'\n  val v_949 = Reg(SInt(17.W))\n  \n  \n  v_949 := 0.U.asTypeOf(v_949)\n  \n\n  io.out := v_949\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4143 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_738 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_738(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_738\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4145 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4145 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4145)\n  })\n  \n  val blob_890 = Wire(new MyBundle_4145)\n  blob_890.field1 := 123.U\n  blob_890.field2 := true.B\n  \n  io.out := blob_890\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4146 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_181 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_181(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_181\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4148 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4149 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4149)\n  })\n  \n  val blob_503 = Wire(new MyBundle_4149)\n  blob_503.field1 := 123.U\n  blob_503.field2 := true.B\n  \n  io.out := blob_503\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_747 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_747(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_747\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4151 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4151 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4151)\n  })\n  \n  val blob_900 = Wire(new MyBundle_4151)\n  blob_900.field1 := 123.U\n  blob_900.field2 := true.B\n  \n  io.out := blob_900\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4152 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4153 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_539 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_539(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_539\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4154 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4155 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4155)\n  })\n  \n  val blob_584 = Wire(new MyBundle_4155)\n  blob_584.field1 := 123.U\n  blob_584.field2 := true.B\n  \n  io.out := blob_584\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_4156 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_141 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_141(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_141\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4158 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4158)\n  })\n  \n  val blob_392 = Wire(new MyBundle_4158)\n  blob_392.field1 := 123.U\n  blob_392.field2 := true.B\n  \n  io.out := blob_392\n}"}
{"instruction": "Implement a module performing subtraction on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_4159 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_461'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4160 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_461'\n  val v_461 = Reg(SInt(21.W))\n  \n  \n  v_461 := 0.U.asTypeOf(v_461)\n  \n\n  io.out := v_461\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4161 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_884 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_884(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_884\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_876 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_876(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_876\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_907'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4163 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_907'\n  val v_907 = Wire(SInt(8.W))\n  \n  \n  v_907 := 0.U.asTypeOf(v_907)\n  \n\n  io.out := v_907\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4164 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_578 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_578(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_578\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_656 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_656(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_656\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_4166 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4167 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_810 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_810(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_810\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_4168 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4169 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4169 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4169)\n  })\n  \n  val blob_143 = Wire(new MyBundle_4169)\n  blob_143.field1 := 123.U\n  blob_143.field2 := true.B\n  \n  io.out := blob_143\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_247 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_247(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_247\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_280'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4171 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_280'\n  val v_280 = Reg(SInt(20.W))\n  \n  \n  v_280 := 0.U.asTypeOf(v_280)\n  \n\n  io.out := v_280\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4172 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_194 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_194(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_194\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4174 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4174 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4174)\n  })\n  \n  val blob_789 = Wire(new MyBundle_4174)\n  blob_789.field1 := 123.U\n  blob_789.field2 := true.B\n  \n  io.out := blob_789\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4176 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4175 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_748 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_748(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_748\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4177 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4178 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_418'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_4179 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_418'\n  val v_418 = Wire(SInt(29.W))\n  \n  \n  v_418 := 0.U.asTypeOf(v_418)\n  \n\n  io.out := v_418\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_4180 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4181 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_236'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_4182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_236'\n  val v_236 = Reg(SInt(5.W))\n  \n  \n  v_236 := 0.U.asTypeOf(v_236)\n  \n\n  io.out := v_236\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_992'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_4183 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_992'\n  val v_992 = Wire(UInt(19.W))\n  \n  \n  v_992 := 0.U.asTypeOf(v_992)\n  \n\n  io.out := v_992\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_4184 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4185 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4185)\n  })\n  \n  val blob_651 = Wire(new MyBundle_4185)\n  blob_651.field1 := 123.U\n  blob_651.field2 := true.B\n  \n  io.out := blob_651\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4186 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_451 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_451(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_451\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4188 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_474 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_474(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_474\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4187 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_782 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_782(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_782\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_4189 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4190 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_4190 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4190)\n  })\n  \n  val blob_990 = Wire(new MyBundle_4190)\n  blob_990.field1 := 123.U\n  blob_990.field2 := true.B\n  \n  io.out := blob_990\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_678 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_678(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_678\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4193 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4194 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_643 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_643(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_643\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4195 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4196 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_402'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_4197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_402'\n  val v_402 = Reg(UInt(19.W))\n  \n  \n  v_402 := 0.U.asTypeOf(v_402)\n  \n\n  io.out := v_402\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4199 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_4199 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4199)\n  })\n  \n  val blob_574 = Wire(new MyBundle_4199)\n  blob_574.field1 := 123.U\n  blob_574.field2 := true.B\n  \n  io.out := blob_574\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_4198 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_406 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_406(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_406\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4201 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4201 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4201)\n  })\n  \n  val blob_107 = Wire(new MyBundle_4201)\n  blob_107.field1 := 123.U\n  blob_107.field2 := true.B\n  \n  io.out := blob_107\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4202 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_770 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_770(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_770\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4204 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4204)\n  })\n  \n  val blob_756 = Wire(new MyBundle_4204)\n  blob_756.field1 := 123.U\n  blob_756.field2 := true.B\n  \n  io.out := blob_756\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_4205 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_4207 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_4208 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_4209 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_4210 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_4211 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_4213 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4212 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4214 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_656 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_656(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_656\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4215 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4215)\n  })\n  \n  val blob_734 = Wire(new MyBundle_4215)\n  blob_734.field1 := 123.U\n  blob_734.field2 := true.B\n  \n  io.out := blob_734\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_4216 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_4217 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4218 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_724 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_724(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_724\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4220 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4220)\n  })\n  \n  val blob_554 = Wire(new MyBundle_4220)\n  blob_554.field1 := 123.U\n  blob_554.field2 := true.B\n  \n  io.out := blob_554\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4219 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4219 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4219)\n  })\n  \n  val blob_651 = Wire(new MyBundle_4219)\n  blob_651.field1 := 123.U\n  blob_651.field2 := true.B\n  \n  io.out := blob_651\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_4221 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_989'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4222 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_989'\n  val v_989 = Reg(UInt(7.W))\n  \n  \n  v_989 := 0.U.asTypeOf(v_989)\n  \n\n  io.out := v_989\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_4224 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4223 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_4223 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4223)\n  })\n  \n  val blob_837 = Wire(new MyBundle_4223)\n  blob_837.field1 := 123.U\n  blob_837.field2 := true.B\n  \n  io.out := blob_837\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4225 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(12.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_425 = Wire(Vec(5, UInt(12.W)))\n  \n  for (i <- 0 until 5) {\n    vec_425(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_425\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4226 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_4227 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4229 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4228 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4228 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4228)\n  })\n  \n  val blob_597 = Wire(new MyBundle_4228)\n  blob_597.field1 := 123.U\n  blob_597.field2 := true.B\n  \n  io.out := blob_597\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_4230 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4231 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_442'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_4232 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_442'\n  val v_442 = Wire(SInt(21.W))\n  \n  \n  v_442 := 0.U.asTypeOf(v_442)\n  \n\n  io.out := v_442\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_714'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_4233 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_714'\n  val v_714 = Reg(UInt(27.W))\n  \n  \n  v_714 := 0.U.asTypeOf(v_714)\n  \n\n  io.out := v_714\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_961'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_4234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_961'\n  val v_961 = Reg(UInt(23.W))\n  \n  \n  v_961 := 0.U.asTypeOf(v_961)\n  \n\n  io.out := v_961\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4235 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4235)\n  })\n  \n  val blob_624 = Wire(new MyBundle_4235)\n  blob_624.field1 := 123.U\n  blob_624.field2 := true.B\n  \n  io.out := blob_624\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4237 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4237 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4237)\n  })\n  \n  val blob_937 = Wire(new MyBundle_4237)\n  blob_937.field1 := 123.U\n  blob_937.field2 := true.B\n  \n  io.out := blob_937\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4236 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 15-bit UInt Wire named 'v_889'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_4238 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Wire named 'v_889'\n  val v_889 = Wire(UInt(15.W))\n  \n  \n  v_889 := 0.U.asTypeOf(v_889)\n  \n\n  io.out := v_889\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_4239 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_118 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_118(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_118\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_298'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_4241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_298'\n  val v_298 = Reg(UInt(26.W))\n  \n  \n  v_298 := 0.U.asTypeOf(v_298)\n  \n\n  io.out := v_298\n}"}
{"instruction": "Define a 15-bit UInt Reg named 'v_957'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4242 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Reg named 'v_957'\n  val v_957 = Reg(UInt(15.W))\n  \n  \n  v_957 := 0.U.asTypeOf(v_957)\n  \n\n  io.out := v_957\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_627'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_4243 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_627'\n  val v_627 = Wire(UInt(6.W))\n  \n  \n  v_627 := 0.U.asTypeOf(v_627)\n  \n\n  io.out := v_627\n}"}
{"instruction": "Define a 6-bit UInt Reg named 'v_654'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_4245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Reg named 'v_654'\n  val v_654 = Reg(UInt(6.W))\n  \n  \n  v_654 := 0.U.asTypeOf(v_654)\n  \n\n  io.out := v_654\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_976'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_4244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_976'\n  val v_976 = Wire(SInt(19.W))\n  \n  \n  v_976 := 0.U.asTypeOf(v_976)\n  \n\n  io.out := v_976\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_4246 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_4247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(30.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_600 = Wire(Vec(7, UInt(30.W)))\n  \n  for (i <- 0 until 7) {\n    vec_600(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_600\n}"}
{"instruction": "Implement a module performing addition on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_4248 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_608 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_608(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_608\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_4250 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4251 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4251 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4251)\n  })\n  \n  val blob_240 = Wire(new MyBundle_4251)\n  blob_240.field1 := 123.U\n  blob_240.field2 := true.B\n  \n  io.out := blob_240\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4252 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4252)\n  })\n  \n  val blob_345 = Wire(new MyBundle_4252)\n  blob_345.field1 := 123.U\n  blob_345.field2 := true.B\n  \n  io.out := blob_345\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_122 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_122(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_122\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_4254 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_4255 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_4256 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_204'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_204'\n  val v_204 = Reg(UInt(16.W))\n  \n  \n  v_204 := 0.U.asTypeOf(v_204)\n  \n\n  io.out := v_204\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_343'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4258 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_343'\n  val v_343 = Wire(UInt(19.W))\n  \n  \n  v_343 := 0.U.asTypeOf(v_343)\n  \n\n  io.out := v_343\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4259 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_521 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_521(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_521\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4261 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_4260 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4262 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4262 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4262)\n  })\n  \n  val blob_978 = Wire(new MyBundle_4262)\n  blob_978.field1 := 123.U\n  blob_978.field2 := true.B\n  \n  io.out := blob_978\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4263 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4264 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4264 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4264)\n  })\n  \n  val blob_209 = Wire(new MyBundle_4264)\n  blob_209.field1 := 123.U\n  blob_209.field2 := true.B\n  \n  io.out := blob_209\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4265 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_459 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_459(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_459\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_591'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_4266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_591'\n  val v_591 = Wire(SInt(6.W))\n  \n  \n  v_591 := 0.U.asTypeOf(v_591)\n  \n\n  io.out := v_591\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_559'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_559'\n  val v_559 = Wire(UInt(20.W))\n  \n  \n  v_559 := 0.U.asTypeOf(v_559)\n  \n\n  io.out := v_559\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_4268 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4269 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_4270 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4271 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4271 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4271)\n  })\n  \n  val blob_654 = Wire(new MyBundle_4271)\n  blob_654.field1 := 123.U\n  blob_654.field2 := true.B\n  \n  io.out := blob_654\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_4272 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4273 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4274 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_340'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_340'\n  val v_340 = Reg(UInt(8.W))\n  \n  \n  v_340 := 0.U.asTypeOf(v_340)\n  \n\n  io.out := v_340\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_4277 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4276 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4278 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4279 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(19.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_720 = Wire(Vec(7, UInt(19.W)))\n  \n  for (i <- 0 until 7) {\n    vec_720(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_720\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4280 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_538 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_538(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_538\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4281 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_4283 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4284 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4285 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4285)\n  })\n  \n  val blob_894 = Wire(new MyBundle_4285)\n  blob_894.field1 := 123.U\n  blob_894.field2 := true.B\n  \n  io.out := blob_894\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_366 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_366(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_366\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_4288 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_4289 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4290 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_888 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_888(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_888\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_4291 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4292 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_917'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_4294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_917'\n  val v_917 = Wire(UInt(22.W))\n  \n  \n  v_917 := 0.U.asTypeOf(v_917)\n  \n\n  io.out := v_917\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4293 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4295 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4295 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4295)\n  })\n  \n  val blob_925 = Wire(new MyBundle_4295)\n  blob_925.field1 := 123.U\n  blob_925.field2 := true.B\n  \n  io.out := blob_925\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4298 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_780'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4297 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_780'\n  val v_780 = Reg(SInt(21.W))\n  \n  \n  v_780 := 0.U.asTypeOf(v_780)\n  \n\n  io.out := v_780\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4299 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(20.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_153 = Wire(Vec(7, UInt(20.W)))\n  \n  for (i <- 0 until 7) {\n    vec_153(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_153\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_225'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_4300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_225'\n  val v_225 = Wire(UInt(24.W))\n  \n  \n  v_225 := 0.U.asTypeOf(v_225)\n  \n\n  io.out := v_225\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4301 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4302 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_563 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_563(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_563\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4303 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4304 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4305 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_4305 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4305)\n  })\n  \n  val blob_979 = Wire(new MyBundle_4305)\n  blob_979.field1 := 123.U\n  blob_979.field2 := true.B\n  \n  io.out := blob_979\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_4306 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_4308 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_800 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_800(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_800\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4309 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4309)\n  })\n  \n  val blob_523 = Wire(new MyBundle_4309)\n  blob_523.field1 := 123.U\n  blob_523.field2 := true.B\n  \n  io.out := blob_523\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_207'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_4310 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_207'\n  val v_207 = Wire(UInt(20.W))\n  \n  \n  v_207 := 0.U.asTypeOf(v_207)\n  \n\n  io.out := v_207\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4311 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4311 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4311)\n  })\n  \n  val blob_231 = Wire(new MyBundle_4311)\n  blob_231.field1 := 123.U\n  blob_231.field2 := true.B\n  \n  io.out := blob_231\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4315 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4315 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4315)\n  })\n  \n  val blob_893 = Wire(new MyBundle_4315)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4316 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_876 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_876(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_876\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4317 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4320 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_4320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4320)\n  })\n  \n  val blob_617 = Wire(new MyBundle_4320)\n  blob_617.field1 := 123.U\n  blob_617.field2 := true.B\n  \n  io.out := blob_617\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4318 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4319 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4322 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_594 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_594(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_594\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_568 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_568(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_568\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4323 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_124 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_124(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_124\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4324 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_4326 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_4325 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_4327 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4328 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4328)\n  })\n  \n  val blob_988 = Wire(new MyBundle_4328)\n  blob_988.field1 := 123.U\n  blob_988.field2 := true.B\n  \n  io.out := blob_988\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_4329 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4331 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_381'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_4332 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_381'\n  val v_381 = Wire(SInt(7.W))\n  \n  \n  v_381 := 0.U.asTypeOf(v_381)\n  \n\n  io.out := v_381\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_4333 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4335 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_4336 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_4334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_203 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_203(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_203\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4338 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4337 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_508 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_508(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_508\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4339 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_324'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_4340 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_324'\n  val v_324 = Reg(SInt(25.W))\n  \n  \n  v_324 := 0.U.asTypeOf(v_324)\n  \n\n  io.out := v_324\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4341 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4341)\n  })\n  \n  val blob_163 = Wire(new MyBundle_4341)\n  blob_163.field1 := 123.U\n  blob_163.field2 := true.B\n  \n  io.out := blob_163\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_4343 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4342 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4342 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4342)\n  })\n  \n  val blob_337 = Wire(new MyBundle_4342)\n  blob_337.field1 := 123.U\n  blob_337.field2 := true.B\n  \n  io.out := blob_337\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4344 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_275 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_275(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_275\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_505'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_4345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_505'\n  val v_505 = Wire(SInt(19.W))\n  \n  \n  v_505 := 0.U.asTypeOf(v_505)\n  \n\n  io.out := v_505\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4346 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_4346 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4346)\n  })\n  \n  val blob_161 = Wire(new MyBundle_4346)\n  blob_161.field1 := 123.U\n  blob_161.field2 := true.B\n  \n  io.out := blob_161\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_290'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_290'\n  val v_290 = Reg(UInt(10.W))\n  \n  \n  v_290 := 0.U.asTypeOf(v_290)\n  \n\n  io.out := v_290\n}"}
{"instruction": "Implement a module performing bitwise OR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_4348 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_4350 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4351 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_630'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_4354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_630'\n  val v_630 = Reg(SInt(21.W))\n  \n  \n  v_630 := 0.U.asTypeOf(v_630)\n  \n\n  io.out := v_630\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_685 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_685(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_685\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_370'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_4355 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_370'\n  val v_370 = Reg(SInt(10.W))\n  \n  \n  v_370 := 0.U.asTypeOf(v_370)\n  \n\n  io.out := v_370\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_4356 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_521 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_521(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_521\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_4358 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_885'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_4359 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_885'\n  val v_885 = Wire(SInt(30.W))\n  \n  \n  v_885 := 0.U.asTypeOf(v_885)\n  \n\n  io.out := v_885\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_439'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4361 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_439'\n  val v_439 = Wire(SInt(17.W))\n  \n  \n  v_439 := 0.U.asTypeOf(v_439)\n  \n\n  io.out := v_439\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4360 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_432'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4362 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_432'\n  val v_432 = Reg(UInt(19.W))\n  \n  \n  v_432 := 0.U.asTypeOf(v_432)\n  \n\n  io.out := v_432\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_550 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_550(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_550\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_986 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_986(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_986\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4366 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_877 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_877(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_877\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_190 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_190(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_190\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4367 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_4369 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_4370 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4371 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4371)\n  })\n  \n  val blob_460 = Wire(new MyBundle_4371)\n  blob_460.field1 := 123.U\n  blob_460.field2 := true.B\n  \n  io.out := blob_460\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4373 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4373)\n  })\n  \n  val blob_593 = Wire(new MyBundle_4373)\n  blob_593.field1 := 123.U\n  blob_593.field2 := true.B\n  \n  io.out := blob_593\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_991'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_4374 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_991'\n  val v_991 = Wire(SInt(6.W))\n  \n  \n  v_991 := 0.U.asTypeOf(v_991)\n  \n\n  io.out := v_991\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_4375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_683 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_683(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_683\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4376 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_114 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_114(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_114\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4378 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4378 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4378)\n  })\n  \n  val blob_593 = Wire(new MyBundle_4378)\n  blob_593.field1 := 123.U\n  blob_593.field2 := true.B\n  \n  io.out := blob_593\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_265'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_265'\n  val v_265 = Wire(SInt(31.W))\n  \n  \n  v_265 := 0.U.asTypeOf(v_265)\n  \n\n  io.out := v_265\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_4379 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4380 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4380)\n  })\n  \n  val blob_615 = Wire(new MyBundle_4380)\n  blob_615.field1 := 123.U\n  blob_615.field2 := true.B\n  \n  io.out := blob_615\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4381 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_4382 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_678 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_678(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_678\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4383 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_4383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4383)\n  })\n  \n  val blob_100 = Wire(new MyBundle_4383)\n  blob_100.field1 := 123.U\n  blob_100.field2 := true.B\n  \n  io.out := blob_100\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4384 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4386 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4386 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4386)\n  })\n  \n  val blob_879 = Wire(new MyBundle_4386)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4385 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_969 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_969(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_969\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_401'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_4387 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_401'\n  val v_401 = Wire(SInt(6.W))\n  \n  \n  v_401 := 0.U.asTypeOf(v_401)\n  \n\n  io.out := v_401\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4388 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4388)\n  })\n  \n  val blob_481 = Wire(new MyBundle_4388)\n  blob_481.field1 := 123.U\n  blob_481.field2 := true.B\n  \n  io.out := blob_481\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_969'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_4389 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_969'\n  val v_969 = Wire(SInt(30.W))\n  \n  \n  v_969 := 0.U.asTypeOf(v_969)\n  \n\n  io.out := v_969\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_4392 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4390 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_4391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_291 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_291(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_291\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4394 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_983 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_983(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_983\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_4393 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_4395 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4396 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(4.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_938 = Wire(Vec(8, UInt(4.W)))\n  \n  for (i <- 0 until 8) {\n    vec_938(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_938\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_978'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_4399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_978'\n  val v_978 = Reg(SInt(11.W))\n  \n  \n  v_978 := 0.U.asTypeOf(v_978)\n  \n\n  io.out := v_978\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4398 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_588 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_588(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_588\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4400 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_4401 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_4402 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4404 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4404)\n  })\n  \n  val blob_180 = Wire(new MyBundle_4404)\n  blob_180.field1 := 123.U\n  blob_180.field2 := true.B\n  \n  io.out := blob_180\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_4405 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_180 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_180(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_180\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_4408 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_4409 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_992'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4410 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_992'\n  val v_992 = Reg(UInt(25.W))\n  \n  \n  v_992 := 0.U.asTypeOf(v_992)\n  \n\n  io.out := v_992\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4413 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4413 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4413)\n  })\n  \n  val blob_757 = Wire(new MyBundle_4413)\n  blob_757.field1 := 123.U\n  blob_757.field2 := true.B\n  \n  io.out := blob_757\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4414 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_845 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_845(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_845\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_757'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_757'\n  val v_757 = Reg(SInt(19.W))\n  \n  \n  v_757 := 0.U.asTypeOf(v_757)\n  \n\n  io.out := v_757\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4416 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4417 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4417)\n  })\n  \n  val blob_780 = Wire(new MyBundle_4417)\n  blob_780.field1 := 123.U\n  blob_780.field2 := true.B\n  \n  io.out := blob_780\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4418 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4419 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_4419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4419)\n  })\n  \n  val blob_405 = Wire(new MyBundle_4419)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4420 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4420)\n  })\n  \n  val blob_511 = Wire(new MyBundle_4420)\n  blob_511.field1 := 123.U\n  blob_511.field2 := true.B\n  \n  io.out := blob_511\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_417 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_417(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_417\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4423 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4423)\n  })\n  \n  val blob_780 = Wire(new MyBundle_4423)\n  blob_780.field1 := 123.U\n  blob_780.field2 := true.B\n  \n  io.out := blob_780\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4422 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_4424 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4425 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4425 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4425)\n  })\n  \n  val blob_346 = Wire(new MyBundle_4425)\n  blob_346.field1 := 123.U\n  blob_346.field2 := true.B\n  \n  io.out := blob_346\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4427 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4427 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4427)\n  })\n  \n  val blob_834 = Wire(new MyBundle_4427)\n  blob_834.field1 := 123.U\n  blob_834.field2 := true.B\n  \n  io.out := blob_834\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4426 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4428 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4428)\n  })\n  \n  val blob_548 = Wire(new MyBundle_4428)\n  blob_548.field1 := 123.U\n  blob_548.field2 := true.B\n  \n  io.out := blob_548\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4429 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4430 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_4431 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4432 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4432)\n  })\n  \n  val blob_290 = Wire(new MyBundle_4432)\n  blob_290.field1 := 123.U\n  blob_290.field2 := true.B\n  \n  io.out := blob_290\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_4433 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4435 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_4435 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4435)\n  })\n  \n  val blob_964 = Wire(new MyBundle_4435)\n  blob_964.field1 := 123.U\n  blob_964.field2 := true.B\n  \n  io.out := blob_964\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4434 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_512 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_512(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_512\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_362'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4436 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_362'\n  val v_362 = Wire(SInt(12.W))\n  \n  \n  v_362 := 0.U.asTypeOf(v_362)\n  \n\n  io.out := v_362\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_972'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_972'\n  val v_972 = Wire(SInt(16.W))\n  \n  \n  v_972 := 0.U.asTypeOf(v_972)\n  \n\n  io.out := v_972\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4438 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4439 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4440 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_638'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_4441 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_638'\n  val v_638 = Reg(SInt(24.W))\n  \n  \n  v_638 := 0.U.asTypeOf(v_638)\n  \n\n  io.out := v_638\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4442 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_866 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_866(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_866\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4443 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_781 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_781(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_781\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_951'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_951'\n  val v_951 = Reg(UInt(4.W))\n  \n  \n  v_951 := 0.U.asTypeOf(v_951)\n  \n\n  io.out := v_951\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4445 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4446 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4446 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4446)\n  })\n  \n  val blob_376 = Wire(new MyBundle_4446)\n  blob_376.field1 := 123.U\n  blob_376.field2 := true.B\n  \n  io.out := blob_376\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_4447 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_4449 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4448 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_4448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4448)\n  })\n  \n  val blob_892 = Wire(new MyBundle_4448)\n  blob_892.field1 := 123.U\n  blob_892.field2 := true.B\n  \n  io.out := blob_892\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4450 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4450 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4450)\n  })\n  \n  val blob_739 = Wire(new MyBundle_4450)\n  blob_739.field1 := 123.U\n  blob_739.field2 := true.B\n  \n  io.out := blob_739\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4451 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4451)\n  })\n  \n  val blob_943 = Wire(new MyBundle_4451)\n  blob_943.field1 := 123.U\n  blob_943.field2 := true.B\n  \n  io.out := blob_943\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_4453 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_4454 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_588'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_4456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_588'\n  val v_588 = Reg(UInt(17.W))\n  \n  \n  v_588 := 0.U.asTypeOf(v_588)\n  \n\n  io.out := v_588\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_4455 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4457 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(26.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_660 = Wire(Vec(2, UInt(26.W)))\n  \n  for (i <- 0 until 2) {\n    vec_660(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_660\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_155'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_4460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_155'\n  val v_155 = Reg(UInt(4.W))\n  \n  \n  v_155 := 0.U.asTypeOf(v_155)\n  \n\n  io.out := v_155\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(12.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_651 = Wire(Vec(5, UInt(12.W)))\n  \n  for (i <- 0 until 5) {\n    vec_651(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_651\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_937'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_4459 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_937'\n  val v_937 = Reg(UInt(26.W))\n  \n  \n  v_937 := 0.U.asTypeOf(v_937)\n  \n\n  io.out := v_937\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4461 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4462 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_4462 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4462)\n  })\n  \n  val blob_484 = Wire(new MyBundle_4462)\n  blob_484.field1 := 123.U\n  blob_484.field2 := true.B\n  \n  io.out := blob_484\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_244'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4463 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_244'\n  val v_244 = Reg(SInt(32.W))\n  \n  \n  v_244 := 0.U.asTypeOf(v_244)\n  \n\n  io.out := v_244\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4465 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4465 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4465)\n  })\n  \n  val blob_336 = Wire(new MyBundle_4465)\n  blob_336.field1 := 123.U\n  blob_336.field2 := true.B\n  \n  io.out := blob_336\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_4466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_884 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_884(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_884\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4468 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_4468 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4468)\n  })\n  \n  val blob_982 = Wire(new MyBundle_4468)\n  blob_982.field1 := 123.U\n  blob_982.field2 := true.B\n  \n  io.out := blob_982\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_617 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_617(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_617\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(6.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_152 = Wire(Vec(8, UInt(6.W)))\n  \n  for (i <- 0 until 8) {\n    vec_152(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_152\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4471 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_4472 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4473 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_4473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4473)\n  })\n  \n  val blob_869 = Wire(new MyBundle_4473)\n  blob_869.field1 := 123.U\n  blob_869.field2 := true.B\n  \n  io.out := blob_869\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_4475 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_791'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_4476 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_791'\n  val v_791 = Wire(UInt(20.W))\n  \n  \n  v_791 := 0.U.asTypeOf(v_791)\n  \n\n  io.out := v_791\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4474 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_944 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_944(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_944\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_916'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4477 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_916'\n  val v_916 = Reg(UInt(30.W))\n  \n  \n  v_916 := 0.U.asTypeOf(v_916)\n  \n\n  io.out := v_916\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4478 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4478)\n  })\n  \n  val blob_621 = Wire(new MyBundle_4478)\n  blob_621.field1 := 123.U\n  blob_621.field2 := true.B\n  \n  io.out := blob_621\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_271'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_4479 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_271'\n  val v_271 = Reg(UInt(17.W))\n  \n  \n  v_271 := 0.U.asTypeOf(v_271)\n  \n\n  io.out := v_271\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_4480 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4481 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_4481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4481)\n  })\n  \n  val blob_887 = Wire(new MyBundle_4481)\n  blob_887.field1 := 123.U\n  blob_887.field2 := true.B\n  \n  io.out := blob_887\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4484 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4484 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4484)\n  })\n  \n  val blob_211 = Wire(new MyBundle_4484)\n  blob_211.field1 := 123.U\n  blob_211.field2 := true.B\n  \n  io.out := blob_211\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4483 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4483 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4483)\n  })\n  \n  val blob_397 = Wire(new MyBundle_4483)\n  blob_397.field1 := 123.U\n  blob_397.field2 := true.B\n  \n  io.out := blob_397\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_984'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_4482 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_984'\n  val v_984 = Wire(UInt(12.W))\n  \n  \n  v_984 := 0.U.asTypeOf(v_984)\n  \n\n  io.out := v_984\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4485 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_4485 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4485)\n  })\n  \n  val blob_123 = Wire(new MyBundle_4485)\n  blob_123.field1 := 123.U\n  blob_123.field2 := true.B\n  \n  io.out := blob_123\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_999'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_4486 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_999'\n  val v_999 = Reg(SInt(22.W))\n  \n  \n  v_999 := 0.U.asTypeOf(v_999)\n  \n\n  io.out := v_999\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_4487 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_376'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_4488 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_376'\n  val v_376 = Wire(SInt(27.W))\n  \n  \n  v_376 := 0.U.asTypeOf(v_376)\n  \n\n  io.out := v_376\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_4489 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4492 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4492 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4492)\n  })\n  \n  val blob_828 = Wire(new MyBundle_4492)\n  blob_828.field1 := 123.U\n  blob_828.field2 := true.B\n  \n  io.out := blob_828\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4491 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_124 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_124(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_124\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4490 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_4490 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4490)\n  })\n  \n  val blob_271 = Wire(new MyBundle_4490)\n  blob_271.field1 := 123.U\n  blob_271.field2 := true.B\n  \n  io.out := blob_271\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4493 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_356 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_356(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_356\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4494 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(17.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_492 = Wire(Vec(7, UInt(17.W)))\n  \n  for (i <- 0 until 7) {\n    vec_492(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_492\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_454'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_4495 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_454'\n  val v_454 = Wire(UInt(18.W))\n  \n  \n  v_454 := 0.U.asTypeOf(v_454)\n  \n\n  io.out := v_454\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4496 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4496)\n  })\n  \n  val blob_838 = Wire(new MyBundle_4496)\n  blob_838.field1 := 123.U\n  blob_838.field2 := true.B\n  \n  io.out := blob_838\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_222'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_4497 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_222'\n  val v_222 = Reg(UInt(22.W))\n  \n  \n  v_222 := 0.U.asTypeOf(v_222)\n  \n\n  io.out := v_222\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4498 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4499 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_686 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_686(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_686\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4500 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_510 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_510(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_510\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_4501 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_375'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_4502 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_375'\n  val v_375 = Wire(SInt(19.W))\n  \n  \n  v_375 := 0.U.asTypeOf(v_375)\n  \n\n  io.out := v_375\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_242'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4503 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_242'\n  val v_242 = Reg(UInt(4.W))\n  \n  \n  v_242 := 0.U.asTypeOf(v_242)\n  \n\n  io.out := v_242\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4504 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4504 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4504)\n  })\n  \n  val blob_154 = Wire(new MyBundle_4504)\n  blob_154.field1 := 123.U\n  blob_154.field2 := true.B\n  \n  io.out := blob_154\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_4506 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_744'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_4505 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_744'\n  val v_744 = Reg(UInt(14.W))\n  \n  \n  v_744 := 0.U.asTypeOf(v_744)\n  \n\n  io.out := v_744\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_4507 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_225'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_4509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_225'\n  val v_225 = Reg(SInt(4.W))\n  \n  \n  v_225 := 0.U.asTypeOf(v_225)\n  \n\n  io.out := v_225\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_4510 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_4511 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_4512 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4513 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_4513 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4513)\n  })\n  \n  val blob_855 = Wire(new MyBundle_4513)\n  blob_855.field1 := 123.U\n  blob_855.field2 := true.B\n  \n  io.out := blob_855\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_4514 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_773 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_773(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_773\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_4515 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_659 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_659(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_659\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_619'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_4517 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_619'\n  val v_619 = Wire(UInt(24.W))\n  \n  \n  v_619 := 0.U.asTypeOf(v_619)\n  \n\n  io.out := v_619\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4518 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4518)\n  })\n  \n  val blob_138 = Wire(new MyBundle_4518)\n  blob_138.field1 := 123.U\n  blob_138.field2 := true.B\n  \n  io.out := blob_138\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_533'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_533'\n  val v_533 = Wire(UInt(23.W))\n  \n  \n  v_533 := 0.U.asTypeOf(v_533)\n  \n\n  io.out := v_533\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_524 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_524(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_524\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_146'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_4523 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_146'\n  val v_146 = Reg(UInt(7.W))\n  \n  \n  v_146 := 0.U.asTypeOf(v_146)\n  \n\n  io.out := v_146\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_4524 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_4522 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4526 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_4527 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_210 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_210(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_210\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4530 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4530)\n  })\n  \n  val blob_964 = Wire(new MyBundle_4530)\n  blob_964.field1 := 123.U\n  blob_964.field2 := true.B\n  \n  io.out := blob_964\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_369'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_4531 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_369'\n  val v_369 = Wire(SInt(22.W))\n  \n  \n  v_369 := 0.U.asTypeOf(v_369)\n  \n\n  io.out := v_369\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4533 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_4533 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4533)\n  })\n  \n  val blob_737 = Wire(new MyBundle_4533)\n  blob_737.field1 := 123.U\n  blob_737.field2 := true.B\n  \n  io.out := blob_737\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_498'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_4532 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_498'\n  val v_498 = Wire(UInt(26.W))\n  \n  \n  v_498 := 0.U.asTypeOf(v_498)\n  \n\n  io.out := v_498\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_4534 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_741 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_741(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_741\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_4535 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_979 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_979(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_979\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_4536 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_4537 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4538 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4540 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_4540 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4540)\n  })\n  \n  val blob_565 = Wire(new MyBundle_4540)\n  blob_565.field1 := 123.U\n  blob_565.field2 := true.B\n  \n  io.out := blob_565\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4539 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4541 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4542 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4543 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_783 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_783(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_783\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4544 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_321'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_4545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_321'\n  val v_321 = Reg(SInt(6.W))\n  \n  \n  v_321 := 0.U.asTypeOf(v_321)\n  \n\n  io.out := v_321\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4548 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4548 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4548)\n  })\n  \n  val blob_646 = Wire(new MyBundle_4548)\n  blob_646.field1 := 123.U\n  blob_646.field2 := true.B\n  \n  io.out := blob_646\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4549 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4549)\n  })\n  \n  val blob_426 = Wire(new MyBundle_4549)\n  blob_426.field1 := 123.U\n  blob_426.field2 := true.B\n  \n  io.out := blob_426\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4550 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4550 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4550)\n  })\n  \n  val blob_430 = Wire(new MyBundle_4550)\n  blob_430.field1 := 123.U\n  blob_430.field2 := true.B\n  \n  io.out := blob_430\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_726 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_726(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_726\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4552 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4552 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4552)\n  })\n  \n  val blob_312 = Wire(new MyBundle_4552)\n  blob_312.field1 := 123.U\n  blob_312.field2 := true.B\n  \n  io.out := blob_312\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4553 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4553)\n  })\n  \n  val blob_721 = Wire(new MyBundle_4553)\n  blob_721.field1 := 123.U\n  blob_721.field2 := true.B\n  \n  io.out := blob_721\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4555 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(30.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_788 = Wire(Vec(7, UInt(30.W)))\n  \n  for (i <- 0 until 7) {\n    vec_788(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_788\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_373'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_4557 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_373'\n  val v_373 = Reg(SInt(26.W))\n  \n  \n  v_373 := 0.U.asTypeOf(v_373)\n  \n\n  io.out := v_373\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4556 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_265 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_265(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_265\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_708'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_4559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_708'\n  val v_708 = Wire(UInt(31.W))\n  \n  \n  v_708 := 0.U.asTypeOf(v_708)\n  \n\n  io.out := v_708\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_4558 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_4560 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_4561 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4562 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_500 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_500(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_500\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_545'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_4563 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_545'\n  val v_545 = Wire(SInt(23.W))\n  \n  \n  v_545 := 0.U.asTypeOf(v_545)\n  \n\n  io.out := v_545\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_4564 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_801'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_4565 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_801'\n  val v_801 = Wire(UInt(28.W))\n  \n  \n  v_801 := 0.U.asTypeOf(v_801)\n  \n\n  io.out := v_801\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4566 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4566 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4566)\n  })\n  \n  val blob_200 = Wire(new MyBundle_4566)\n  blob_200.field1 := 123.U\n  blob_200.field2 := true.B\n  \n  io.out := blob_200\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4567 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_600 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_600(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_600\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4568 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_835'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_4569 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_835'\n  val v_835 = Reg(UInt(18.W))\n  \n  \n  v_835 := 0.U.asTypeOf(v_835)\n  \n\n  io.out := v_835\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_4570 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_4571 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_878 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_878(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_878\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_4572 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_426'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_4574 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_426'\n  val v_426 = Reg(UInt(12.W))\n  \n  \n  v_426 := 0.U.asTypeOf(v_426)\n  \n\n  io.out := v_426\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_187'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4575 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_187'\n  val v_187 = Wire(UInt(24.W))\n  \n  \n  v_187 := 0.U.asTypeOf(v_187)\n  \n\n  io.out := v_187\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4576 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4576)\n  })\n  \n  val blob_833 = Wire(new MyBundle_4576)\n  blob_833.field1 := 123.U\n  blob_833.field2 := true.B\n  \n  io.out := blob_833\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4577 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_4578 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_145'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_4579 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_145'\n  val v_145 = Reg(SInt(19.W))\n  \n  \n  v_145 := 0.U.asTypeOf(v_145)\n  \n\n  io.out := v_145\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_4580 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_4581 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4582 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_4582 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4582)\n  })\n  \n  val blob_334 = Wire(new MyBundle_4582)\n  blob_334.field1 := 123.U\n  blob_334.field2 := true.B\n  \n  io.out := blob_334\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_649'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_4583 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_649'\n  val v_649 = Wire(SInt(13.W))\n  \n  \n  v_649 := 0.U.asTypeOf(v_649)\n  \n\n  io.out := v_649\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4584 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_230 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_230(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_230\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_956'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_956'\n  val v_956 = Wire(UInt(8.W))\n  \n  \n  v_956 := 0.U.asTypeOf(v_956)\n  \n\n  io.out := v_956\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4587 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4588 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4589 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_4590 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_4591 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4592 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4592)\n  })\n  \n  val blob_823 = Wire(new MyBundle_4592)\n  blob_823.field1 := 123.U\n  blob_823.field2 := true.B\n  \n  io.out := blob_823\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_358'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_4593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_358'\n  val v_358 = Wire(SInt(30.W))\n  \n  \n  v_358 := 0.U.asTypeOf(v_358)\n  \n\n  io.out := v_358\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_579'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_4594 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_579'\n  val v_579 = Wire(UInt(21.W))\n  \n  \n  v_579 := 0.U.asTypeOf(v_579)\n  \n\n  io.out := v_579\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4595 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_855 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_855(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_855\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4596 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4596)\n  })\n  \n  val blob_561 = Wire(new MyBundle_4596)\n  blob_561.field1 := 123.U\n  blob_561.field2 := true.B\n  \n  io.out := blob_561\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4597 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_703'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4598 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_703'\n  val v_703 = Wire(UInt(7.W))\n  \n  \n  v_703 := 0.U.asTypeOf(v_703)\n  \n\n  io.out := v_703\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_4601 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_4599 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_4600 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4602 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_801 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_801(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_801\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4604 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_4604 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4604)\n  })\n  \n  val blob_446 = Wire(new MyBundle_4604)\n  blob_446.field1 := 123.U\n  blob_446.field2 := true.B\n  \n  io.out := blob_446\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4605 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4605 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4605)\n  })\n  \n  val blob_712 = Wire(new MyBundle_4605)\n  blob_712.field1 := 123.U\n  blob_712.field2 := true.B\n  \n  io.out := blob_712\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_4606 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_323 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_323(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_323\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_159'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_4609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_159'\n  val v_159 = Wire(UInt(4.W))\n  \n  \n  v_159 := 0.U.asTypeOf(v_159)\n  \n\n  io.out := v_159\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_4610 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4611 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_4611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4611)\n  })\n  \n  val blob_516 = Wire(new MyBundle_4611)\n  blob_516.field1 := 123.U\n  blob_516.field2 := true.B\n  \n  io.out := blob_516\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_498'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_4613 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_498'\n  val v_498 = Reg(SInt(18.W))\n  \n  \n  v_498 := 0.U.asTypeOf(v_498)\n  \n\n  io.out := v_498\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4612 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_455 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_455(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_455\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_4614 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(22.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_362 = Wire(Vec(2, UInt(22.W)))\n  \n  for (i <- 0 until 2) {\n    vec_362(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_362\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_4616 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_4618 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4617 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4617 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4617)\n  })\n  \n  val blob_433 = Wire(new MyBundle_4617)\n  blob_433.field1 := 123.U\n  blob_433.field2 := true.B\n  \n  io.out := blob_433\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4619 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_328 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_328(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_328\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_4620 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_359 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_359(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_359\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_604'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_4622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_604'\n  val v_604 = Reg(SInt(12.W))\n  \n  \n  v_604 := 0.U.asTypeOf(v_604)\n  \n\n  io.out := v_604\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4623 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_4624 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4625 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_638'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_4626 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_638'\n  val v_638 = Wire(UInt(5.W))\n  \n  \n  v_638 := 0.U.asTypeOf(v_638)\n  \n\n  io.out := v_638\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_4627 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_972'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4628 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_972'\n  val v_972 = Reg(UInt(30.W))\n  \n  \n  v_972 := 0.U.asTypeOf(v_972)\n  \n\n  io.out := v_972\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_451 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_451(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_451\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_4630 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_4631 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_782 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_782(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_782\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_4633 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_206 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_206(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_206\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_4635 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4636 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4636 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4636)\n  })\n  \n  val blob_425 = Wire(new MyBundle_4636)\n  blob_425.field1 := 123.U\n  blob_425.field2 := true.B\n  \n  io.out := blob_425\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4634 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_230 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_230(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_230\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_457 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_457(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_457\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4638 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4638 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4638)\n  })\n  \n  val blob_810 = Wire(new MyBundle_4638)\n  blob_810.field1 := 123.U\n  blob_810.field2 := true.B\n  \n  io.out := blob_810\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4639 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4640 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_494 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_494(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_494\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4642 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4642)\n  })\n  \n  val blob_694 = Wire(new MyBundle_4642)\n  blob_694.field1 := 123.U\n  blob_694.field2 := true.B\n  \n  io.out := blob_694\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4644 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_4643 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4645 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4645 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4645)\n  })\n  \n  val blob_453 = Wire(new MyBundle_4645)\n  blob_453.field1 := 123.U\n  blob_453.field2 := true.B\n  \n  io.out := blob_453\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4646 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4646 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4646)\n  })\n  \n  val blob_697 = Wire(new MyBundle_4646)\n  blob_697.field1 := 123.U\n  blob_697.field2 := true.B\n  \n  io.out := blob_697\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_881'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_4647 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_881'\n  val v_881 = Reg(SInt(7.W))\n  \n  \n  v_881 := 0.U.asTypeOf(v_881)\n  \n\n  io.out := v_881\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_356'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_4648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_356'\n  val v_356 = Wire(SInt(25.W))\n  \n  \n  v_356 := 0.U.asTypeOf(v_356)\n  \n\n  io.out := v_356\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4650 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4651 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4652 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4652)\n  })\n  \n  val blob_733 = Wire(new MyBundle_4652)\n  blob_733.field1 := 123.U\n  blob_733.field2 := true.B\n  \n  io.out := blob_733\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_589'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_589'\n  val v_589 = Wire(UInt(24.W))\n  \n  \n  v_589 := 0.U.asTypeOf(v_589)\n  \n\n  io.out := v_589\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_4654 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4655 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4655)\n  })\n  \n  val blob_317 = Wire(new MyBundle_4655)\n  blob_317.field1 := 123.U\n  blob_317.field2 := true.B\n  \n  io.out := blob_317\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_4656 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_4657 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_4658 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4659 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4659 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4659)\n  })\n  \n  val blob_576 = Wire(new MyBundle_4659)\n  blob_576.field1 := 123.U\n  blob_576.field2 := true.B\n  \n  io.out := blob_576\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_4661 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_4663 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4665 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4665 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4665)\n  })\n  \n  val blob_220 = Wire(new MyBundle_4665)\n  blob_220.field1 := 123.U\n  blob_220.field2 := true.B\n  \n  io.out := blob_220\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4666 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4666)\n  })\n  \n  val blob_465 = Wire(new MyBundle_4666)\n  blob_465.field1 := 123.U\n  blob_465.field2 := true.B\n  \n  io.out := blob_465\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4668 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4668 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4668)\n  })\n  \n  val blob_767 = Wire(new MyBundle_4668)\n  blob_767.field1 := 123.U\n  blob_767.field2 := true.B\n  \n  io.out := blob_767\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4667 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_216 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_216(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_216\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4670 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_500 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_500(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_500\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4671 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_4672 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_4673 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4674 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4675 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_452 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_452(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_452\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_4678 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4677 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4677)\n  })\n  \n  val blob_818 = Wire(new MyBundle_4677)\n  blob_818.field1 := 123.U\n  blob_818.field2 := true.B\n  \n  io.out := blob_818\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_4679 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_4681 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_571 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_571(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_571\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_4683 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4684 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_164'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_4685 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_164'\n  val v_164 = Wire(SInt(9.W))\n  \n  \n  v_164 := 0.U.asTypeOf(v_164)\n  \n\n  io.out := v_164\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_373 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_373(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_373\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4687 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4688 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4688)\n  })\n  \n  val blob_391 = Wire(new MyBundle_4688)\n  blob_391.field1 := 123.U\n  blob_391.field2 := true.B\n  \n  io.out := blob_391\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_4689 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_4690 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_4691 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_4692 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4693 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_157 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_157(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_157\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_4694 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_997 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_997(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_997\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_4696 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4697 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_372 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_372(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_372\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4698 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_4698 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4698)\n  })\n  \n  val blob_366 = Wire(new MyBundle_4698)\n  blob_366.field1 := 123.U\n  blob_366.field2 := true.B\n  \n  io.out := blob_366\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_4699 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_947'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_4700 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_947'\n  val v_947 = Reg(UInt(8.W))\n  \n  \n  v_947 := 0.U.asTypeOf(v_947)\n  \n\n  io.out := v_947\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4702 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4701 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_197 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_197(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_197\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_4703 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_4704 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4705 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4705)\n  })\n  \n  val blob_283 = Wire(new MyBundle_4705)\n  blob_283.field1 := 123.U\n  blob_283.field2 := true.B\n  \n  io.out := blob_283\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_4706 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4707 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4707)\n  })\n  \n  val blob_417 = Wire(new MyBundle_4707)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_719'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4708 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_719'\n  val v_719 = Reg(SInt(20.W))\n  \n  \n  v_719 := 0.U.asTypeOf(v_719)\n  \n\n  io.out := v_719\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_4709 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_4710 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_4711 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4712 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_716 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_716(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_716\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_4713 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_4714 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4715 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_819 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_819(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_819\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4716 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_467'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_4717 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_467'\n  val v_467 = Wire(SInt(30.W))\n  \n  \n  v_467 := 0.U.asTypeOf(v_467)\n  \n\n  io.out := v_467\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_607'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_4718 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_607'\n  val v_607 = Reg(SInt(18.W))\n  \n  \n  v_607 := 0.U.asTypeOf(v_607)\n  \n\n  io.out := v_607\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_943'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_4719 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_943'\n  val v_943 = Wire(SInt(3.W))\n  \n  \n  v_943 := 0.U.asTypeOf(v_943)\n  \n\n  io.out := v_943\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_4720 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_465'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_465'\n  val v_465 = Reg(SInt(14.W))\n  \n  \n  v_465 := 0.U.asTypeOf(v_465)\n  \n\n  io.out := v_465\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_4722 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_4723 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_737'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_4724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_737'\n  val v_737 = Reg(SInt(15.W))\n  \n  \n  v_737 := 0.U.asTypeOf(v_737)\n  \n\n  io.out := v_737\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_4725 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4726 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_285'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_4728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_285'\n  val v_285 = Wire(UInt(5.W))\n  \n  \n  v_285 := 0.U.asTypeOf(v_285)\n  \n\n  io.out := v_285\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4727 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4727 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4727)\n  })\n  \n  val blob_479 = Wire(new MyBundle_4727)\n  blob_479.field1 := 123.U\n  blob_479.field2 := true.B\n  \n  io.out := blob_479\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4729 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4729 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4729)\n  })\n  \n  val blob_738 = Wire(new MyBundle_4729)\n  blob_738.field1 := 123.U\n  blob_738.field2 := true.B\n  \n  io.out := blob_738\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4730 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_4730 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4730)\n  })\n  \n  val blob_813 = Wire(new MyBundle_4730)\n  blob_813.field1 := 123.U\n  blob_813.field2 := true.B\n  \n  io.out := blob_813\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_4732 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_652'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_4731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_652'\n  val v_652 = Wire(UInt(27.W))\n  \n  \n  v_652 := 0.U.asTypeOf(v_652)\n  \n\n  io.out := v_652\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4733 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_4734 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4735 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_437'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_4737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_437'\n  val v_437 = Reg(UInt(20.W))\n  \n  \n  v_437 := 0.U.asTypeOf(v_437)\n  \n\n  io.out := v_437\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_4738 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_580'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_4739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_580'\n  val v_580 = Wire(SInt(7.W))\n  \n  \n  v_580 := 0.U.asTypeOf(v_580)\n  \n\n  io.out := v_580\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4740 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_242 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_242(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_242\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_889'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_4741 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_889'\n  val v_889 = Reg(UInt(18.W))\n  \n  \n  v_889 := 0.U.asTypeOf(v_889)\n  \n\n  io.out := v_889\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4742 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4742)\n  })\n  \n  val blob_470 = Wire(new MyBundle_4742)\n  blob_470.field1 := 123.U\n  blob_470.field2 := true.B\n  \n  io.out := blob_470\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_662 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_662(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_662\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4744 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_4744 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4744)\n  })\n  \n  val blob_423 = Wire(new MyBundle_4744)\n  blob_423.field1 := 123.U\n  blob_423.field2 := true.B\n  \n  io.out := blob_423\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_986'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_4746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_986'\n  val v_986 = Wire(SInt(6.W))\n  \n  \n  v_986 := 0.U.asTypeOf(v_986)\n  \n\n  io.out := v_986\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_4745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_226 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_226(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_4747 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_4748 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4749 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4750 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_4751 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_4752 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_785'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_4753 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_785'\n  val v_785 = Wire(SInt(11.W))\n  \n  \n  v_785 := 0.U.asTypeOf(v_785)\n  \n\n  io.out := v_785\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_623 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_623(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_623\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4755 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4755)\n  })\n  \n  val blob_664 = Wire(new MyBundle_4755)\n  blob_664.field1 := 123.U\n  blob_664.field2 := true.B\n  \n  io.out := blob_664\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4756 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_351 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_351(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_351\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_146'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_4757 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_146'\n  val v_146 = Wire(UInt(2.W))\n  \n  \n  v_146 := 0.U.asTypeOf(v_146)\n  \n\n  io.out := v_146\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_788'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_788'\n  val v_788 = Wire(UInt(14.W))\n  \n  \n  v_788 := 0.U.asTypeOf(v_788)\n  \n\n  io.out := v_788\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4759 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4759 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4759)\n  })\n  \n  val blob_187 = Wire(new MyBundle_4759)\n  blob_187.field1 := 123.U\n  blob_187.field2 := true.B\n  \n  io.out := blob_187\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4760 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_358'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_4763 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_358'\n  val v_358 = Wire(SInt(20.W))\n  \n  \n  v_358 := 0.U.asTypeOf(v_358)\n  \n\n  io.out := v_358\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_4764 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_506 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_506(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_4766 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_4767 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4768 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_348'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4769 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_348'\n  val v_348 = Reg(SInt(14.W))\n  \n  \n  v_348 := 0.U.asTypeOf(v_348)\n  \n\n  io.out := v_348\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4770 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_4770 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4770)\n  })\n  \n  val blob_747 = Wire(new MyBundle_4770)\n  blob_747.field1 := 123.U\n  blob_747.field2 := true.B\n  \n  io.out := blob_747\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4771 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4771)\n  })\n  \n  val blob_900 = Wire(new MyBundle_4771)\n  blob_900.field1 := 123.U\n  blob_900.field2 := true.B\n  \n  io.out := blob_900\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_886 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_886(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_886\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_4774 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_442 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_442(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_442\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_4775 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_166'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_4776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_166'\n  val v_166 = Reg(UInt(7.W))\n  \n  \n  v_166 := 0.U.asTypeOf(v_166)\n  \n\n  io.out := v_166\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_767 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_767(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_767\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_4778 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4779 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_4779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4779)\n  })\n  \n  val blob_924 = Wire(new MyBundle_4779)\n  blob_924.field1 := 123.U\n  blob_924.field2 := true.B\n  \n  io.out := blob_924\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4780 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_4780 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4780)\n  })\n  \n  val blob_616 = Wire(new MyBundle_4780)\n  blob_616.field1 := 123.U\n  blob_616.field2 := true.B\n  \n  io.out := blob_616\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_609'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_4781 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_609'\n  val v_609 = Wire(SInt(31.W))\n  \n  \n  v_609 := 0.U.asTypeOf(v_609)\n  \n\n  io.out := v_609\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_4782 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4783 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_4783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4783)\n  })\n  \n  val blob_340 = Wire(new MyBundle_4783)\n  blob_340.field1 := 123.U\n  blob_340.field2 := true.B\n  \n  io.out := blob_340\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_439 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_439(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_439\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4786 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4786)\n  })\n  \n  val blob_630 = Wire(new MyBundle_4786)\n  blob_630.field1 := 123.U\n  blob_630.field2 := true.B\n  \n  io.out := blob_630\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4785 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4785)\n  })\n  \n  val blob_636 = Wire(new MyBundle_4785)\n  blob_636.field1 := 123.U\n  blob_636.field2 := true.B\n  \n  io.out := blob_636\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_538'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4787 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_538'\n  val v_538 = Wire(SInt(4.W))\n  \n  \n  v_538 := 0.U.asTypeOf(v_538)\n  \n\n  io.out := v_538\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4788 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_890 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_890(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_890\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4789 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4789)\n  })\n  \n  val blob_266 = Wire(new MyBundle_4789)\n  blob_266.field1 := 123.U\n  blob_266.field2 := true.B\n  \n  io.out := blob_266\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_4791 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_4792 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_496'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_4793 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_496'\n  val v_496 = Wire(UInt(22.W))\n  \n  \n  v_496 := 0.U.asTypeOf(v_496)\n  \n\n  io.out := v_496\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4794 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_4794 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4794)\n  })\n  \n  val blob_437 = Wire(new MyBundle_4794)\n  blob_437.field1 := 123.U\n  blob_437.field2 := true.B\n  \n  io.out := blob_437\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4795 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_605 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_605(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_605\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_832'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_4796 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_832'\n  val v_832 = Reg(UInt(13.W))\n  \n  \n  v_832 := 0.U.asTypeOf(v_832)\n  \n\n  io.out := v_832\n}"}
{"instruction": "Implement a module performing bitwise OR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_4798 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_185'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_4799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_185'\n  val v_185 = Wire(UInt(4.W))\n  \n  \n  v_185 := 0.U.asTypeOf(v_185)\n  \n\n  io.out := v_185\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_4800 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_4801 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_239 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_239(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_239\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4803 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4803 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4803)\n  })\n  \n  val blob_970 = Wire(new MyBundle_4803)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4804 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_4804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4804)\n  })\n  \n  val blob_557 = Wire(new MyBundle_4804)\n  blob_557.field1 := 123.U\n  blob_557.field2 := true.B\n  \n  io.out := blob_557\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_740'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_740'\n  val v_740 = Reg(SInt(16.W))\n  \n  \n  v_740 := 0.U.asTypeOf(v_740)\n  \n\n  io.out := v_740\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_747'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4806 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_747'\n  val v_747 = Wire(SInt(8.W))\n  \n  \n  v_747 := 0.U.asTypeOf(v_747)\n  \n\n  io.out := v_747\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4807 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_377'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_377'\n  val v_377 = Wire(SInt(5.W))\n  \n  \n  v_377 := 0.U.asTypeOf(v_377)\n  \n\n  io.out := v_377\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4809 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_357 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_357(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_357\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_4810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_670 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_670(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_264'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_264'\n  val v_264 = Wire(UInt(23.W))\n  \n  \n  v_264 := 0.U.asTypeOf(v_264)\n  \n\n  io.out := v_264\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_447'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_447'\n  val v_447 = Wire(UInt(31.W))\n  \n  \n  v_447 := 0.U.asTypeOf(v_447)\n  \n\n  io.out := v_447\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_539'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_539'\n  val v_539 = Reg(UInt(29.W))\n  \n  \n  v_539 := 0.U.asTypeOf(v_539)\n  \n\n  io.out := v_539\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_602 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_602(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_602\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4815 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_232 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_232(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_232\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4816 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_4816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4816)\n  })\n  \n  val blob_921 = Wire(new MyBundle_4816)\n  blob_921.field1 := 123.U\n  blob_921.field2 := true.B\n  \n  io.out := blob_921\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4817 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_4818 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4819 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_4820 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4821 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_4821 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4821)\n  })\n  \n  val blob_318 = Wire(new MyBundle_4821)\n  blob_318.field1 := 123.U\n  blob_318.field2 := true.B\n  \n  io.out := blob_318\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_4822 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4823 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_226 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_226(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4824 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_124'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_4825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_124'\n  val v_124 = Reg(UInt(24.W))\n  \n  \n  v_124 := 0.U.asTypeOf(v_124)\n  \n\n  io.out := v_124\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4826 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(20.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_701 = Wire(Vec(6, UInt(20.W)))\n  \n  for (i <- 0 until 6) {\n    vec_701(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_701\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4828 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4829 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_4830 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_4831 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4832 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4833 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4834 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4835 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_4835 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4835)\n  })\n  \n  val blob_268 = Wire(new MyBundle_4835)\n  blob_268.field1 := 123.U\n  blob_268.field2 := true.B\n  \n  io.out := blob_268\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4836 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_4837 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4838 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_538'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_4839 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_538'\n  val v_538 = Wire(UInt(18.W))\n  \n  \n  v_538 := 0.U.asTypeOf(v_538)\n  \n\n  io.out := v_538\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_4840 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_971'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_4841 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_971'\n  val v_971 = Reg(UInt(12.W))\n  \n  \n  v_971 := 0.U.asTypeOf(v_971)\n  \n\n  io.out := v_971\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_4842 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4843 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_832'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4844 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_832'\n  val v_832 = Reg(UInt(10.W))\n  \n  \n  v_832 := 0.U.asTypeOf(v_832)\n  \n\n  io.out := v_832\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4845 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4845 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4845)\n  })\n  \n  val blob_928 = Wire(new MyBundle_4845)\n  blob_928.field1 := 123.U\n  blob_928.field2 := true.B\n  \n  io.out := blob_928\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4846 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4847 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_4848 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4849 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4849 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4849)\n  })\n  \n  val blob_176 = Wire(new MyBundle_4849)\n  blob_176.field1 := 123.U\n  blob_176.field2 := true.B\n  \n  io.out := blob_176\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4850 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_728 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_728(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_728\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4851 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4852 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4852)\n  })\n  \n  val blob_411 = Wire(new MyBundle_4852)\n  blob_411.field1 := 123.U\n  blob_411.field2 := true.B\n  \n  io.out := blob_411\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_4853 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_688'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_4854 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_688'\n  val v_688 = Reg(SInt(9.W))\n  \n  \n  v_688 := 0.U.asTypeOf(v_688)\n  \n\n  io.out := v_688\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4855 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_609 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_609(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_609\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_555'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_4856 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_555'\n  val v_555 = Wire(UInt(28.W))\n  \n  \n  v_555 := 0.U.asTypeOf(v_555)\n  \n\n  io.out := v_555\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_839'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_4857 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_839'\n  val v_839 = Reg(UInt(7.W))\n  \n  \n  v_839 := 0.U.asTypeOf(v_839)\n  \n\n  io.out := v_839\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4858 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_4859 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4860 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4861 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_825 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_825(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_825\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4862 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4863 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4863)\n  })\n  \n  val blob_172 = Wire(new MyBundle_4863)\n  blob_172.field1 := 123.U\n  blob_172.field2 := true.B\n  \n  io.out := blob_172\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4864 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4864 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4864)\n  })\n  \n  val blob_810 = Wire(new MyBundle_4864)\n  blob_810.field1 := 123.U\n  blob_810.field2 := true.B\n  \n  io.out := blob_810\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_4865 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_4866 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_883 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_883(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_883\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4869 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_834 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_834(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_834\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_4870 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_4872 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_4871 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4873 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_4874 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_395 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_395(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_395\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4876 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_4876 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4876)\n  })\n  \n  val blob_859 = Wire(new MyBundle_4876)\n  blob_859.field1 := 123.U\n  blob_859.field2 := true.B\n  \n  io.out := blob_859\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_4875 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_790'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4877 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_790'\n  val v_790 = Wire(UInt(31.W))\n  \n  \n  v_790 := 0.U.asTypeOf(v_790)\n  \n\n  io.out := v_790\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4878 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_4879 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4880 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_384 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_384(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_384\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_4882 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_4883 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4884 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_452 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_452(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_452\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_4885 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4886 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_4886 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4886)\n  })\n  \n  val blob_623 = Wire(new MyBundle_4886)\n  blob_623.field1 := 123.U\n  blob_623.field2 := true.B\n  \n  io.out := blob_623\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4888 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_4888 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4888)\n  })\n  \n  val blob_678 = Wire(new MyBundle_4888)\n  blob_678.field1 := 123.U\n  blob_678.field2 := true.B\n  \n  io.out := blob_678\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4889 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_4890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_709 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_709(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_709\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_4892 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_104 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_104(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_104\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4893 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_228 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_228(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_228\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_447'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_4895 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_447'\n  val v_447 = Wire(SInt(7.W))\n  \n  \n  v_447 := 0.U.asTypeOf(v_447)\n  \n\n  io.out := v_447\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4894 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_4894 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4894)\n  })\n  \n  val blob_712 = Wire(new MyBundle_4894)\n  blob_712.field1 := 123.U\n  blob_712.field2 := true.B\n  \n  io.out := blob_712\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_885'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_4896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_885'\n  val v_885 = Wire(UInt(16.W))\n  \n  \n  v_885 := 0.U.asTypeOf(v_885)\n  \n\n  io.out := v_885\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4897 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4897)\n  })\n  \n  val blob_832 = Wire(new MyBundle_4897)\n  blob_832.field1 := 123.U\n  blob_832.field2 := true.B\n  \n  io.out := blob_832\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4898 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4898)\n  })\n  \n  val blob_454 = Wire(new MyBundle_4898)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4899 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4899 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4899)\n  })\n  \n  val blob_287 = Wire(new MyBundle_4899)\n  blob_287.field1 := 123.U\n  blob_287.field2 := true.B\n  \n  io.out := blob_287\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4900 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4900)\n  })\n  \n  val blob_346 = Wire(new MyBundle_4900)\n  blob_346.field1 := 123.U\n  blob_346.field2 := true.B\n  \n  io.out := blob_346\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_4901 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_173'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_4902 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_173'\n  val v_173 = Wire(UInt(6.W))\n  \n  \n  v_173 := 0.U.asTypeOf(v_173)\n  \n\n  io.out := v_173\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4903 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_4903 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4903)\n  })\n  \n  val blob_120 = Wire(new MyBundle_4903)\n  blob_120.field1 := 123.U\n  blob_120.field2 := true.B\n  \n  io.out := blob_120\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_4905 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_627 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_627(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_627\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4907 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_516 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_516(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_516\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_314'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_4908 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_314'\n  val v_314 = Reg(SInt(18.W))\n  \n  \n  v_314 := 0.U.asTypeOf(v_314)\n  \n\n  io.out := v_314\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_4909 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4910 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_336 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_336(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_336\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4911 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_4911 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4911)\n  })\n  \n  val blob_642 = Wire(new MyBundle_4911)\n  blob_642.field1 := 123.U\n  blob_642.field2 := true.B\n  \n  io.out := blob_642\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_4912 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_723'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_4913 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_723'\n  val v_723 = Reg(UInt(22.W))\n  \n  \n  v_723 := 0.U.asTypeOf(v_723)\n  \n\n  io.out := v_723\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_4914 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_4915 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4916 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_4917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_617 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_617(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_617\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_4918 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_4920 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4919 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_632 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_632(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_632\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_4921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_709 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_709(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_709\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_787'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_4922 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_787'\n  val v_787 = Wire(UInt(4.W))\n  \n  \n  v_787 := 0.U.asTypeOf(v_787)\n  \n\n  io.out := v_787\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4923 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_4923 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4923)\n  })\n  \n  val blob_608 = Wire(new MyBundle_4923)\n  blob_608.field1 := 123.U\n  blob_608.field2 := true.B\n  \n  io.out := blob_608\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_4925 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_282'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_4926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_282'\n  val v_282 = Reg(UInt(24.W))\n  \n  \n  v_282 := 0.U.asTypeOf(v_282)\n  \n\n  io.out := v_282\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_4927 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4928 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(31.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_976 = Wire(Vec(5, UInt(31.W)))\n  \n  for (i <- 0 until 5) {\n    vec_976(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_976\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4929 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_4929 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4929)\n  })\n  \n  val blob_984 = Wire(new MyBundle_4929)\n  blob_984.field1 := 123.U\n  blob_984.field2 := true.B\n  \n  io.out := blob_984\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4930 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_820 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_820(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_820\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4931 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_737'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_4932 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_737'\n  val v_737 = Wire(UInt(31.W))\n  \n  \n  v_737 := 0.U.asTypeOf(v_737)\n  \n\n  io.out := v_737\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4934 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_102 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_102(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_102\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_4935 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_332 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_332(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_332\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_539'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_4936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_539'\n  val v_539 = Reg(SInt(9.W))\n  \n  \n  v_539 := 0.U.asTypeOf(v_539)\n  \n\n  io.out := v_539\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_4937 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_876 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_876(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_876\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4938 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_4938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4938)\n  })\n  \n  val blob_282 = Wire(new MyBundle_4938)\n  blob_282.field1 := 123.U\n  blob_282.field2 := true.B\n  \n  io.out := blob_282\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4939 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_125 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_125(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_125\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4941 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4942 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_4943 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_4944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_304 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_304(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_304\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_4945 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_613 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_613(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_613\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_4946 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_217 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_217(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_217\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_4947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_504 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_504(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_504\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4948 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_4948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4948)\n  })\n  \n  val blob_882 = Wire(new MyBundle_4948)\n  blob_882.field1 := 123.U\n  blob_882.field2 := true.B\n  \n  io.out := blob_882\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_4949 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_818'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_4951 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_818'\n  val v_818 = Wire(SInt(17.W))\n  \n  \n  v_818 := 0.U.asTypeOf(v_818)\n  \n\n  io.out := v_818\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4952 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_4952 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4952)\n  })\n  \n  val blob_661 = Wire(new MyBundle_4952)\n  blob_661.field1 := 123.U\n  blob_661.field2 := true.B\n  \n  io.out := blob_661\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_4953 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4955 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4955 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4955)\n  })\n  \n  val blob_388 = Wire(new MyBundle_4955)\n  blob_388.field1 := 123.U\n  blob_388.field2 := true.B\n  \n  io.out := blob_388\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4954 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_4954 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4954)\n  })\n  \n  val blob_601 = Wire(new MyBundle_4954)\n  blob_601.field1 := 123.U\n  blob_601.field2 := true.B\n  \n  io.out := blob_601\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4956 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_289 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_289(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_289\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4957 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_4957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4957)\n  })\n  \n  val blob_627 = Wire(new MyBundle_4957)\n  blob_627.field1 := 123.U\n  blob_627.field2 := true.B\n  \n  io.out := blob_627\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_4958 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_4959 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4960 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_419 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_419(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_419\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4961 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_4962 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4963 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_4963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4963)\n  })\n  \n  val blob_333 = Wire(new MyBundle_4963)\n  blob_333.field1 := 123.U\n  blob_333.field2 := true.B\n  \n  io.out := blob_333\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_4964 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_991 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_991(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_991\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_4965 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_936 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_936(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_936\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_4966 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_4967 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_943 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_943(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_943\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_772'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_772'\n  val v_772 = Reg(UInt(14.W))\n  \n  \n  v_772 := 0.U.asTypeOf(v_772)\n  \n\n  io.out := v_772\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4969 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_4970 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_4971 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_549'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_4972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_549'\n  val v_549 = Wire(UInt(20.W))\n  \n  \n  v_549 := 0.U.asTypeOf(v_549)\n  \n\n  io.out := v_549\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4973 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4973)\n  })\n  \n  val blob_181 = Wire(new MyBundle_4973)\n  blob_181.field1 := 123.U\n  blob_181.field2 := true.B\n  \n  io.out := blob_181\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_4974 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_674 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_674(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_674\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_4975 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_539'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_4976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_539'\n  val v_539 = Wire(SInt(19.W))\n  \n  \n  v_539 := 0.U.asTypeOf(v_539)\n  \n\n  io.out := v_539\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4978 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_4978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4978)\n  })\n  \n  val blob_970 = Wire(new MyBundle_4978)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_4977 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4979 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_4980 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_4981 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_704 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_704(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_704\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_4983 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_869 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_869(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_869\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_962'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_4984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_962'\n  val v_962 = Reg(UInt(10.W))\n  \n  \n  v_962 := 0.U.asTypeOf(v_962)\n  \n\n  io.out := v_962\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_4985 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_4986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(31.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_545 = Wire(Vec(5, UInt(31.W)))\n  \n  for (i <- 0 until 5) {\n    vec_545(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_545\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_4987 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_381 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_381(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_381\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_288'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_4988 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_288'\n  val v_288 = Wire(UInt(23.W))\n  \n  \n  v_288 := 0.U.asTypeOf(v_288)\n  \n\n  io.out := v_288\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_781'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_4989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_781'\n  val v_781 = Wire(UInt(20.W))\n  \n  \n  v_781 := 0.U.asTypeOf(v_781)\n  \n\n  io.out := v_781\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4990 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_4990 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4990)\n  })\n  \n  val blob_965 = Wire(new MyBundle_4990)\n  blob_965.field1 := 123.U\n  blob_965.field2 := true.B\n  \n  io.out := blob_965\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4991 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_4991 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4991)\n  })\n  \n  val blob_396 = Wire(new MyBundle_4991)\n  blob_396.field1 := 123.U\n  blob_396.field2 := true.B\n  \n  io.out := blob_396\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_748'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_4992 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_748'\n  val v_748 = Reg(SInt(16.W))\n  \n  \n  v_748 := 0.U.asTypeOf(v_748)\n  \n\n  io.out := v_748\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_4993 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_4995 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_4994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_438 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_438(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_438\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_4996 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_4996 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_4996)\n  })\n  \n  val blob_948 = Wire(new MyBundle_4996)\n  blob_948.field1 := 123.U\n  blob_948.field2 := true.B\n  \n  io.out := blob_948\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_4998 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_5000 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_4999 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_5002 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5004 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5005 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_363 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_363(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_363\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5007 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_394 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_394(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_394\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5008 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5008 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5008)\n  })\n  \n  val blob_422 = Wire(new MyBundle_5008)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_5010 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_148'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_5009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_148'\n  val v_148 = Reg(UInt(12.W))\n  \n  \n  v_148 := 0.U.asTypeOf(v_148)\n  \n\n  io.out := v_148\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5011 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5012 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_776 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_776(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_776\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5013 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(10.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_633 = Wire(Vec(5, UInt(10.W)))\n  \n  for (i <- 0 until 5) {\n    vec_633(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_633\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_5015 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_5016 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_145 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_145(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_145\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_982 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_982(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_982\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5020 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5020 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5020)\n  })\n  \n  val blob_150 = Wire(new MyBundle_5020)\n  blob_150.field1 := 123.U\n  blob_150.field2 := true.B\n  \n  io.out := blob_150\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5019 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_475 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_475(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_475\n}"}
{"instruction": "Implement a module performing subtraction on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_5022 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5021 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5021 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5021)\n  })\n  \n  val blob_770 = Wire(new MyBundle_5021)\n  blob_770.field1 := 123.U\n  blob_770.field2 := true.B\n  \n  io.out := blob_770\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_5023 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5024 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5024 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5024)\n  })\n  \n  val blob_346 = Wire(new MyBundle_5024)\n  blob_346.field1 := 123.U\n  blob_346.field2 := true.B\n  \n  io.out := blob_346\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_5025 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5026 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_5026 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5026)\n  })\n  \n  val blob_919 = Wire(new MyBundle_5026)\n  blob_919.field1 := 123.U\n  blob_919.field2 := true.B\n  \n  io.out := blob_919\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5028 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5028 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5028)\n  })\n  \n  val blob_224 = Wire(new MyBundle_5028)\n  blob_224.field1 := 123.U\n  blob_224.field2 := true.B\n  \n  io.out := blob_224\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_5030 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5027 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5027 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5027)\n  })\n  \n  val blob_819 = Wire(new MyBundle_5027)\n  blob_819.field1 := 123.U\n  blob_819.field2 := true.B\n  \n  io.out := blob_819\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_5029 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5031 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5032 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5033 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5034 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5034)\n  })\n  \n  val blob_802 = Wire(new MyBundle_5034)\n  blob_802.field1 := 123.U\n  blob_802.field2 := true.B\n  \n  io.out := blob_802\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5038 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_125 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_125(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_125\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_5036 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5035 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5037 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_5039 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5040 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5040 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5040)\n  })\n  \n  val blob_329 = Wire(new MyBundle_5040)\n  blob_329.field1 := 123.U\n  blob_329.field2 := true.B\n  \n  io.out := blob_329\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5041 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_5044 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5045 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5045 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5045)\n  })\n  \n  val blob_692 = Wire(new MyBundle_5045)\n  blob_692.field1 := 123.U\n  blob_692.field2 := true.B\n  \n  io.out := blob_692\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_5043 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_388 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_388(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_388\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_5046 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_5047 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_950'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_5048 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_950'\n  val v_950 = Reg(UInt(31.W))\n  \n  \n  v_950 := 0.U.asTypeOf(v_950)\n  \n\n  io.out := v_950\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_5049 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5050 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5052 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5052 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5052)\n  })\n  \n  val blob_577 = Wire(new MyBundle_5052)\n  blob_577.field1 := 123.U\n  blob_577.field2 := true.B\n  \n  io.out := blob_577\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_5051 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5054 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5053 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(26.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_728 = Wire(Vec(2, UInt(26.W)))\n  \n  for (i <- 0 until 2) {\n    vec_728(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_728\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_765 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_765(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_765\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5056 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5057 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5057 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5057)\n  })\n  \n  val blob_311 = Wire(new MyBundle_5057)\n  blob_311.field1 := 123.U\n  blob_311.field2 := true.B\n  \n  io.out := blob_311\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5058 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5058)\n  })\n  \n  val blob_192 = Wire(new MyBundle_5058)\n  blob_192.field1 := 123.U\n  blob_192.field2 := true.B\n  \n  io.out := blob_192\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_979'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_5060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_979'\n  val v_979 = Reg(SInt(24.W))\n  \n  \n  v_979 := 0.U.asTypeOf(v_979)\n  \n\n  io.out := v_979\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_390'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_5059 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_390'\n  val v_390 = Reg(SInt(25.W))\n  \n  \n  v_390 := 0.U.asTypeOf(v_390)\n  \n\n  io.out := v_390\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5062 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5061 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5063 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5063 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5063)\n  })\n  \n  val blob_733 = Wire(new MyBundle_5063)\n  blob_733.field1 := 123.U\n  blob_733.field2 := true.B\n  \n  io.out := blob_733\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_5064 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5065 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(20.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_278 = Wire(Vec(6, UInt(20.W)))\n  \n  for (i <- 0 until 6) {\n    vec_278(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_278\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5066 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_5067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_727 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_727(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_727\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5068 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5068)\n  })\n  \n  val blob_168 = Wire(new MyBundle_5068)\n  blob_168.field1 := 123.U\n  blob_168.field2 := true.B\n  \n  io.out := blob_168\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5069 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5069)\n  })\n  \n  val blob_536 = Wire(new MyBundle_5069)\n  blob_536.field1 := 123.U\n  blob_536.field2 := true.B\n  \n  io.out := blob_536\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5070 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5071 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_663 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_663(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_663\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_5072 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_407 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_407(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_407\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5074 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5074)\n  })\n  \n  val blob_239 = Wire(new MyBundle_5074)\n  blob_239.field1 := 123.U\n  blob_239.field2 := true.B\n  \n  io.out := blob_239\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5075 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_959'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_5076 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_959'\n  val v_959 = Wire(UInt(28.W))\n  \n  \n  v_959 := 0.U.asTypeOf(v_959)\n  \n\n  io.out := v_959\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5077 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5077)\n  })\n  \n  val blob_518 = Wire(new MyBundle_5077)\n  blob_518.field1 := 123.U\n  blob_518.field2 := true.B\n  \n  io.out := blob_518\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_5079 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_5080 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_472'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_5081 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_472'\n  val v_472 = Wire(UInt(16.W))\n  \n  \n  v_472 := 0.U.asTypeOf(v_472)\n  \n\n  io.out := v_472\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5082 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5083 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_785 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_785(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_785\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_774'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5084 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_774'\n  val v_774 = Wire(UInt(26.W))\n  \n  \n  v_774 := 0.U.asTypeOf(v_774)\n  \n\n  io.out := v_774\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5085 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_459 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_459(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_459\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5086 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_876 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_876(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_876\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5087 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_171 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_171(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_171\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5088 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_240 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_240(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_240\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5089 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5089)\n  })\n  \n  val blob_785 = Wire(new MyBundle_5089)\n  blob_785.field1 := 123.U\n  blob_785.field2 := true.B\n  \n  io.out := blob_785\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5090 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_232 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_232(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_232\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5092 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_234 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_234(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_234\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_593'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_5093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_593'\n  val v_593 = Reg(UInt(18.W))\n  \n  \n  v_593 := 0.U.asTypeOf(v_593)\n  \n\n  io.out := v_593\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5094 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_295 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_295(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_295\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_317'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_5095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_317'\n  val v_317 = Reg(UInt(28.W))\n  \n  \n  v_317 := 0.U.asTypeOf(v_317)\n  \n\n  io.out := v_317\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5096 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_440 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_440(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_440\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_5097 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_5098 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_5099 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5100 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5100)\n  })\n  \n  val blob_992 = Wire(new MyBundle_5100)\n  blob_992.field1 := 123.U\n  blob_992.field2 := true.B\n  \n  io.out := blob_992\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_5101 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_5102 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5103 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5103)\n  })\n  \n  val blob_408 = Wire(new MyBundle_5103)\n  blob_408.field1 := 123.U\n  blob_408.field2 := true.B\n  \n  io.out := blob_408\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_5104 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5105 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_169 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_169(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_169\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_5106 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5107 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5107 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5107)\n  })\n  \n  val blob_715 = Wire(new MyBundle_5107)\n  blob_715.field1 := 123.U\n  blob_715.field2 := true.B\n  \n  io.out := blob_715\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_398'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_5108 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_398'\n  val v_398 = Reg(UInt(23.W))\n  \n  \n  v_398 := 0.U.asTypeOf(v_398)\n  \n\n  io.out := v_398\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5109 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5110 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5110)\n  })\n  \n  val blob_768 = Wire(new MyBundle_5110)\n  blob_768.field1 := 123.U\n  blob_768.field2 := true.B\n  \n  io.out := blob_768\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5112 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(17.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_565 = Wire(Vec(7, UInt(17.W)))\n  \n  for (i <- 0 until 7) {\n    vec_565(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_565\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_270'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_5113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_270'\n  val v_270 = Reg(UInt(20.W))\n  \n  \n  v_270 := 0.U.asTypeOf(v_270)\n  \n\n  io.out := v_270\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_109'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_5114 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_109'\n  val v_109 = Wire(UInt(5.W))\n  \n  \n  v_109 := 0.U.asTypeOf(v_109)\n  \n\n  io.out := v_109\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_5115 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5116 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_5117 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_324'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_5120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_324'\n  val v_324 = Reg(UInt(29.W))\n  \n  \n  v_324 := 0.U.asTypeOf(v_324)\n  \n\n  io.out := v_324\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_5121 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5122 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5122)\n  })\n  \n  val blob_890 = Wire(new MyBundle_5122)\n  blob_890.field1 := 123.U\n  blob_890.field2 := true.B\n  \n  io.out := blob_890\n}"}
{"instruction": "Implement a module performing bitwise AND on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_5124 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5125 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_305 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_305(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_305\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_5126 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5127 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5129 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5128 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_145 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_145(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_145\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_397'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_5130 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_397'\n  val v_397 = Wire(UInt(23.W))\n  \n  \n  v_397 := 0.U.asTypeOf(v_397)\n  \n\n  io.out := v_397\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5131 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5131 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5131)\n  })\n  \n  val blob_775 = Wire(new MyBundle_5131)\n  blob_775.field1 := 123.U\n  blob_775.field2 := true.B\n  \n  io.out := blob_775\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_5132 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5133 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_709 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_709(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_709\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_5135 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5134 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_179 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_179(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_179\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5137 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5136 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5138 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_865 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_865(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_865\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_984'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_5139 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_984'\n  val v_984 = Reg(SInt(15.W))\n  \n  \n  v_984 := 0.U.asTypeOf(v_984)\n  \n\n  io.out := v_984\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5140 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_5143 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5142 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5144 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5144)\n  })\n  \n  val blob_641 = Wire(new MyBundle_5144)\n  blob_641.field1 := 123.U\n  blob_641.field2 := true.B\n  \n  io.out := blob_641\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_5145 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_5146 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5147 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5147)\n  })\n  \n  val blob_514 = Wire(new MyBundle_5147)\n  blob_514.field1 := 123.U\n  blob_514.field2 := true.B\n  \n  io.out := blob_514\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5148 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5149 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_5149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5149)\n  })\n  \n  val blob_958 = Wire(new MyBundle_5149)\n  blob_958.field1 := 123.U\n  blob_958.field2 := true.B\n  \n  io.out := blob_958\n}"}
{"instruction": "Implement a module performing bitwise OR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_5150 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_5151 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5152 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5152 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5152)\n  })\n  \n  val blob_803 = Wire(new MyBundle_5152)\n  blob_803.field1 := 123.U\n  blob_803.field2 := true.B\n  \n  io.out := blob_803\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5154 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5155 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5155)\n  })\n  \n  val blob_143 = Wire(new MyBundle_5155)\n  blob_143.field1 := 123.U\n  blob_143.field2 := true.B\n  \n  io.out := blob_143\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5156 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5156 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5156)\n  })\n  \n  val blob_787 = Wire(new MyBundle_5156)\n  blob_787.field1 := 123.U\n  blob_787.field2 := true.B\n  \n  io.out := blob_787\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_505'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_5157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_505'\n  val v_505 = Reg(SInt(5.W))\n  \n  \n  v_505 := 0.U.asTypeOf(v_505)\n  \n\n  io.out := v_505\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(22.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_251 = Wire(Vec(3, UInt(22.W)))\n  \n  for (i <- 0 until 3) {\n    vec_251(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_251\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5159 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_378 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_378(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_378\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_5160 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5161 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5162 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5162)\n  })\n  \n  val blob_654 = Wire(new MyBundle_5162)\n  blob_654.field1 := 123.U\n  blob_654.field2 := true.B\n  \n  io.out := blob_654\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5163 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5163 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5163)\n  })\n  \n  val blob_927 = Wire(new MyBundle_5163)\n  blob_927.field1 := 123.U\n  blob_927.field2 := true.B\n  \n  io.out := blob_927\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5164 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5164 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5164)\n  })\n  \n  val blob_528 = Wire(new MyBundle_5164)\n  blob_528.field1 := 123.U\n  blob_528.field2 := true.B\n  \n  io.out := blob_528\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_5165 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_5166 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_194 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_194(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_194\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5167 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5168 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_180'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_5169 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_180'\n  val v_180 = Reg(SInt(19.W))\n  \n  \n  v_180 := 0.U.asTypeOf(v_180)\n  \n\n  io.out := v_180\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5170 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5170)\n  })\n  \n  val blob_782 = Wire(new MyBundle_5170)\n  blob_782.field1 := 123.U\n  blob_782.field2 := true.B\n  \n  io.out := blob_782\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_5171 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5174 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5174 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5174)\n  })\n  \n  val blob_386 = Wire(new MyBundle_5174)\n  blob_386.field1 := 123.U\n  blob_386.field2 := true.B\n  \n  io.out := blob_386\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5172 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5175 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_463 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_463(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_463\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_5176 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_5177 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_392'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_5178 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_392'\n  val v_392 = Reg(SInt(15.W))\n  \n  \n  v_392 := 0.U.asTypeOf(v_392)\n  \n\n  io.out := v_392\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_641'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_5179 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_641'\n  val v_641 = Reg(SInt(24.W))\n  \n  \n  v_641 := 0.U.asTypeOf(v_641)\n  \n\n  io.out := v_641\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_330'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_5180 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_330'\n  val v_330 = Wire(SInt(27.W))\n  \n  \n  v_330 := 0.U.asTypeOf(v_330)\n  \n\n  io.out := v_330\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_145 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_145(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_145\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5181 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_5183 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_5184 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5185 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5185)\n  })\n  \n  val blob_619 = Wire(new MyBundle_5185)\n  blob_619.field1 := 123.U\n  blob_619.field2 := true.B\n  \n  io.out := blob_619\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5186 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5186 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5186)\n  })\n  \n  val blob_496 = Wire(new MyBundle_5186)\n  blob_496.field1 := 123.U\n  blob_496.field2 := true.B\n  \n  io.out := blob_496\n}"}
{"instruction": "Implement a module performing bitwise OR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_5187 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5189 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5189 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5189)\n  })\n  \n  val blob_531 = Wire(new MyBundle_5189)\n  blob_531.field1 := 123.U\n  blob_531.field2 := true.B\n  \n  io.out := blob_531\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5190 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5190 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5190)\n  })\n  \n  val blob_478 = Wire(new MyBundle_5190)\n  blob_478.field1 := 123.U\n  blob_478.field2 := true.B\n  \n  io.out := blob_478\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5191 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_5191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5191)\n  })\n  \n  val blob_163 = Wire(new MyBundle_5191)\n  blob_163.field1 := 123.U\n  blob_163.field2 := true.B\n  \n  io.out := blob_163\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5192 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_5193 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5194 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(26.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_979 = Wire(Vec(2, UInt(26.W)))\n  \n  for (i <- 0 until 2) {\n    vec_979(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_979\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5195 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_932 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_932(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_932\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_846 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_846(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_846\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5198 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5198 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5198)\n  })\n  \n  val blob_328 = Wire(new MyBundle_5198)\n  blob_328.field1 := 123.U\n  blob_328.field2 := true.B\n  \n  io.out := blob_328\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5199 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(7.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_939 = Wire(Vec(4, UInt(7.W)))\n  \n  for (i <- 0 until 4) {\n    vec_939(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_939\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5200 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_794 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_794(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_794\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_5201 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_892'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_5202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_892'\n  val v_892 = Wire(UInt(13.W))\n  \n  \n  v_892 := 0.U.asTypeOf(v_892)\n  \n\n  io.out := v_892\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5203 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5203)\n  })\n  \n  val blob_264 = Wire(new MyBundle_5203)\n  blob_264.field1 := 123.U\n  blob_264.field2 := true.B\n  \n  io.out := blob_264\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_867'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_5204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_867'\n  val v_867 = Wire(UInt(14.W))\n  \n  \n  v_867 := 0.U.asTypeOf(v_867)\n  \n\n  io.out := v_867\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5205 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5205 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5205)\n  })\n  \n  val blob_779 = Wire(new MyBundle_5205)\n  blob_779.field1 := 123.U\n  blob_779.field2 := true.B\n  \n  io.out := blob_779\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5206 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5206 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5206)\n  })\n  \n  val blob_359 = Wire(new MyBundle_5206)\n  blob_359.field1 := 123.U\n  blob_359.field2 := true.B\n  \n  io.out := blob_359\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5207 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_154 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_154(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_154\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_5210 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5211 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_909 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_909(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_909\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5212 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_5213 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_5215 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_5214 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5216 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_228 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_228(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_228\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_5217 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5218 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5219 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_647 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_647(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_647\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_579 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_579(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_579\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_5221 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5223 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_126 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_126(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_126\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5222 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(24.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_249 = Wire(Vec(4, UInt(24.W)))\n  \n  for (i <- 0 until 4) {\n    vec_249(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_249\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_887'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_5224 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_887'\n  val v_887 = Wire(UInt(31.W))\n  \n  \n  v_887 := 0.U.asTypeOf(v_887)\n  \n\n  io.out := v_887\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_5225 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5226 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5226 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5226)\n  })\n  \n  val blob_422 = Wire(new MyBundle_5226)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5227 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_764 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_764(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_764\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_617'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_5229 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_617'\n  val v_617 = Wire(UInt(32.W))\n  \n  \n  v_617 := 0.U.asTypeOf(v_617)\n  \n\n  io.out := v_617\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_5230 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5231 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5232 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_313 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_313(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_313\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5233 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_855 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_855(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_855\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5234 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5235 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5235)\n  })\n  \n  val blob_537 = Wire(new MyBundle_5235)\n  blob_537.field1 := 123.U\n  blob_537.field2 := true.B\n  \n  io.out := blob_537\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5236 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5236 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5236)\n  })\n  \n  val blob_700 = Wire(new MyBundle_5236)\n  blob_700.field1 := 123.U\n  blob_700.field2 := true.B\n  \n  io.out := blob_700\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_597'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_5237 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_597'\n  val v_597 = Wire(UInt(8.W))\n  \n  \n  v_597 := 0.U.asTypeOf(v_597)\n  \n\n  io.out := v_597\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5239 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5239 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5239)\n  })\n  \n  val blob_682 = Wire(new MyBundle_5239)\n  blob_682.field1 := 123.U\n  blob_682.field2 := true.B\n  \n  io.out := blob_682\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_5238 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5240 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_799 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_799(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_799\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_5242 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_5243 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_258'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_5244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_258'\n  val v_258 = Reg(UInt(3.W))\n  \n  \n  v_258 := 0.U.asTypeOf(v_258)\n  \n\n  io.out := v_258\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_5245 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5246 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5247 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5247)\n  })\n  \n  val blob_471 = Wire(new MyBundle_5247)\n  blob_471.field1 := 123.U\n  blob_471.field2 := true.B\n  \n  io.out := blob_471\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_795'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_5248 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_795'\n  val v_795 = Reg(UInt(26.W))\n  \n  \n  v_795 := 0.U.asTypeOf(v_795)\n  \n\n  io.out := v_795\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_772 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_772(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_772\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5250 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5251 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5251 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5251)\n  })\n  \n  val blob_717 = Wire(new MyBundle_5251)\n  blob_717.field1 := 123.U\n  blob_717.field2 := true.B\n  \n  io.out := blob_717\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_522 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_522(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_522\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_121'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_121'\n  val v_121 = Wire(UInt(13.W))\n  \n  \n  v_121 := 0.U.asTypeOf(v_121)\n  \n\n  io.out := v_121\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5254 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_423 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_423(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_423\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_484'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5255 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_484'\n  val v_484 = Wire(SInt(28.W))\n  \n  \n  v_484 := 0.U.asTypeOf(v_484)\n  \n\n  io.out := v_484\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_5256 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_5257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_662 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_662(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_662\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_5259 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_266 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_266(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_266\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5260 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_366 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_366(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_366\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_610'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_5261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_610'\n  val v_610 = Reg(UInt(10.W))\n  \n  \n  v_610 := 0.U.asTypeOf(v_610)\n  \n\n  io.out := v_610\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_5263 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_5262 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5264 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_235 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_235(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_235\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5265 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_231 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_231(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_231\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_421'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_5266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_421'\n  val v_421 = Wire(SInt(24.W))\n  \n  \n  v_421 := 0.U.asTypeOf(v_421)\n  \n\n  io.out := v_421\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_978'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_978'\n  val v_978 = Wire(SInt(27.W))\n  \n  \n  v_978 := 0.U.asTypeOf(v_978)\n  \n\n  io.out := v_978\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_588'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_5268 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_588'\n  val v_588 = Reg(UInt(17.W))\n  \n  \n  v_588 := 0.U.asTypeOf(v_588)\n  \n\n  io.out := v_588\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5270 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5270 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5270)\n  })\n  \n  val blob_115 = Wire(new MyBundle_5270)\n  blob_115.field1 := 123.U\n  blob_115.field2 := true.B\n  \n  io.out := blob_115\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_5269 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5271 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5271 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5271)\n  })\n  \n  val blob_904 = Wire(new MyBundle_5271)\n  blob_904.field1 := 123.U\n  blob_904.field2 := true.B\n  \n  io.out := blob_904\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5273 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5273)\n  })\n  \n  val blob_148 = Wire(new MyBundle_5273)\n  blob_148.field1 := 123.U\n  blob_148.field2 := true.B\n  \n  io.out := blob_148\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_5274 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5276 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_430 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_430(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_430\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_5278 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_5279 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5281 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_279 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_279(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_279\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_5282 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5283 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5283 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5283)\n  })\n  \n  val blob_335 = Wire(new MyBundle_5283)\n  blob_335.field1 := 123.U\n  blob_335.field2 := true.B\n  \n  io.out := blob_335\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_266 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_266(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_266\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5286 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5286)\n  })\n  \n  val blob_130 = Wire(new MyBundle_5286)\n  blob_130.field1 := 123.U\n  blob_130.field2 := true.B\n  \n  io.out := blob_130\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5288 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_5289 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5290 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5290 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5290)\n  })\n  \n  val blob_646 = Wire(new MyBundle_5290)\n  blob_646.field1 := 123.U\n  blob_646.field2 := true.B\n  \n  io.out := blob_646\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5291 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5292 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_5293 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_5294 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5295 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5296 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5297 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5297 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5297)\n  })\n  \n  val blob_683 = Wire(new MyBundle_5297)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5298 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_5299 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5301 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5301 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5301)\n  })\n  \n  val blob_565 = Wire(new MyBundle_5301)\n  blob_565.field1 := 123.U\n  blob_565.field2 := true.B\n  \n  io.out := blob_565\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_340'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_5302 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_340'\n  val v_340 = Reg(SInt(7.W))\n  \n  \n  v_340 := 0.U.asTypeOf(v_340)\n  \n\n  io.out := v_340\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5303 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_815 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_815(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_815\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5304 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_5306 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_114 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_114(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_114\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5307 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5308 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5308 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5308)\n  })\n  \n  val blob_948 = Wire(new MyBundle_5308)\n  blob_948.field1 := 123.U\n  blob_948.field2 := true.B\n  \n  io.out := blob_948\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_5309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_346 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_346(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_346\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_5310 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_621 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_621(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_621\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5311 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_617 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_617(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_617\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5312 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5312 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5312)\n  })\n  \n  val blob_651 = Wire(new MyBundle_5312)\n  blob_651.field1 := 123.U\n  blob_651.field2 := true.B\n  \n  io.out := blob_651\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_422'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5313 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_422'\n  val v_422 = Wire(UInt(2.W))\n  \n  \n  v_422 := 0.U.asTypeOf(v_422)\n  \n\n  io.out := v_422\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5314 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5314 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5314)\n  })\n  \n  val blob_729 = Wire(new MyBundle_5314)\n  blob_729.field1 := 123.U\n  blob_729.field2 := true.B\n  \n  io.out := blob_729\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_5315 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5317 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5319 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5318 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5318 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5318)\n  })\n  \n  val blob_765 = Wire(new MyBundle_5318)\n  blob_765.field1 := 123.U\n  blob_765.field2 := true.B\n  \n  io.out := blob_765\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5320 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_323 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_323(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_323\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_5322 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5323 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5323 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5323)\n  })\n  \n  val blob_613 = Wire(new MyBundle_5323)\n  blob_613.field1 := 123.U\n  blob_613.field2 := true.B\n  \n  io.out := blob_613\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5324 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5324 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5324)\n  })\n  \n  val blob_730 = Wire(new MyBundle_5324)\n  blob_730.field1 := 123.U\n  blob_730.field2 := true.B\n  \n  io.out := blob_730\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5325 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_5327 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(17.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_641 = Wire(Vec(7, UInt(17.W)))\n  \n  for (i <- 0 until 7) {\n    vec_641(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_641\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_507'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_5328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_507'\n  val v_507 = Reg(UInt(32.W))\n  \n  \n  v_507 := 0.U.asTypeOf(v_507)\n  \n\n  io.out := v_507\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_5329 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5330 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5330 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5330)\n  })\n  \n  val blob_970 = Wire(new MyBundle_5330)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5331 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5331 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5331)\n  })\n  \n  val blob_893 = Wire(new MyBundle_5331)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_200'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_5333 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_200'\n  val v_200 = Wire(UInt(8.W))\n  \n  \n  v_200 := 0.U.asTypeOf(v_200)\n  \n\n  io.out := v_200\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_5334 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_5335 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5336 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5337 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_5339 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_5340 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5341 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5341)\n  })\n  \n  val blob_269 = Wire(new MyBundle_5341)\n  blob_269.field1 := 123.U\n  blob_269.field2 := true.B\n  \n  io.out := blob_269\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5342 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5344 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(23.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_383 = Wire(Vec(3, UInt(23.W)))\n  \n  for (i <- 0 until 3) {\n    vec_383(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_383\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_770'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_5345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_770'\n  val v_770 = Wire(UInt(19.W))\n  \n  \n  v_770 := 0.U.asTypeOf(v_770)\n  \n\n  io.out := v_770\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5346 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5346 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5346)\n  })\n  \n  val blob_342 = Wire(new MyBundle_5346)\n  blob_342.field1 := 123.U\n  blob_342.field2 := true.B\n  \n  io.out := blob_342\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5348 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5348 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5348)\n  })\n  \n  val blob_956 = Wire(new MyBundle_5348)\n  blob_956.field1 := 123.U\n  blob_956.field2 := true.B\n  \n  io.out := blob_956\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5349 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5349 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5349)\n  })\n  \n  val blob_594 = Wire(new MyBundle_5349)\n  blob_594.field1 := 123.U\n  blob_594.field2 := true.B\n  \n  io.out := blob_594\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_5350 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_807 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_807(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_807\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_924'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_5353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_924'\n  val v_924 = Reg(SInt(19.W))\n  \n  \n  v_924 := 0.U.asTypeOf(v_924)\n  \n\n  io.out := v_924\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5354 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5354)\n  })\n  \n  val blob_541 = Wire(new MyBundle_5354)\n  blob_541.field1 := 123.U\n  blob_541.field2 := true.B\n  \n  io.out := blob_541\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5355 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_5356 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5357 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5357)\n  })\n  \n  val blob_817 = Wire(new MyBundle_5357)\n  blob_817.field1 := 123.U\n  blob_817.field2 := true.B\n  \n  io.out := blob_817\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5358 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5359 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5359 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5359)\n  })\n  \n  val blob_218 = Wire(new MyBundle_5359)\n  blob_218.field1 := 123.U\n  blob_218.field2 := true.B\n  \n  io.out := blob_218\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5361 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5360 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5362 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5363 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_747 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_747(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_747\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_384 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_384(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_384\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5367 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5367 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5367)\n  })\n  \n  val blob_554 = Wire(new MyBundle_5367)\n  blob_554.field1 := 123.U\n  blob_554.field2 := true.B\n  \n  io.out := blob_554\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_187'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_187'\n  val v_187 = Wire(SInt(5.W))\n  \n  \n  v_187 := 0.U.asTypeOf(v_187)\n  \n\n  io.out := v_187\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_5368 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5370 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5371 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5372 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5372)\n  })\n  \n  val blob_833 = Wire(new MyBundle_5372)\n  blob_833.field1 := 123.U\n  blob_833.field2 := true.B\n  \n  io.out := blob_833\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_867 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_867(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_867\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_277'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5374 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_277'\n  val v_277 = Wire(UInt(23.W))\n  \n  \n  v_277 := 0.U.asTypeOf(v_277)\n  \n\n  io.out := v_277\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5375 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5375)\n  })\n  \n  val blob_752 = Wire(new MyBundle_5375)\n  blob_752.field1 := 123.U\n  blob_752.field2 := true.B\n  \n  io.out := blob_752\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_5377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_606 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_606(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_606\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5376 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5379 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5379)\n  })\n  \n  val blob_920 = Wire(new MyBundle_5379)\n  blob_920.field1 := 123.U\n  blob_920.field2 := true.B\n  \n  io.out := blob_920\n}"}
{"instruction": "Implement a module performing bitwise AND on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_5378 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5380 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5380)\n  })\n  \n  val blob_501 = Wire(new MyBundle_5380)\n  blob_501.field1 := 123.U\n  blob_501.field2 := true.B\n  \n  io.out := blob_501\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5381 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5382 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5382 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5382)\n  })\n  \n  val blob_458 = Wire(new MyBundle_5382)\n  blob_458.field1 := 123.U\n  blob_458.field2 := true.B\n  \n  io.out := blob_458\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_750'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_5383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_750'\n  val v_750 = Reg(UInt(14.W))\n  \n  \n  v_750 := 0.U.asTypeOf(v_750)\n  \n\n  io.out := v_750\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5384 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5384)\n  })\n  \n  val blob_361 = Wire(new MyBundle_5384)\n  blob_361.field1 := 123.U\n  blob_361.field2 := true.B\n  \n  io.out := blob_361\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5385 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_182 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_182(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_182\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5387 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_488 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_488(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_488\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5386 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_5388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_887 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_887(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_887\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5389 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5389 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5389)\n  })\n  \n  val blob_738 = Wire(new MyBundle_5389)\n  blob_738.field1 := 123.U\n  blob_738.field2 := true.B\n  \n  io.out := blob_738\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_5390 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5391 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5391)\n  })\n  \n  val blob_910 = Wire(new MyBundle_5391)\n  blob_910.field1 := 123.U\n  blob_910.field2 := true.B\n  \n  io.out := blob_910\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5393 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5393 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5393)\n  })\n  \n  val blob_326 = Wire(new MyBundle_5393)\n  blob_326.field1 := 123.U\n  blob_326.field2 := true.B\n  \n  io.out := blob_326\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5392 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5392 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5392)\n  })\n  \n  val blob_968 = Wire(new MyBundle_5392)\n  blob_968.field1 := 123.U\n  blob_968.field2 := true.B\n  \n  io.out := blob_968\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5395 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5395 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5395)\n  })\n  \n  val blob_728 = Wire(new MyBundle_5395)\n  blob_728.field1 := 123.U\n  blob_728.field2 := true.B\n  \n  io.out := blob_728\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5394 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5394 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5394)\n  })\n  \n  val blob_848 = Wire(new MyBundle_5394)\n  blob_848.field1 := 123.U\n  blob_848.field2 := true.B\n  \n  io.out := blob_848\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_235'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_5396 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_235'\n  val v_235 = Reg(UInt(21.W))\n  \n  \n  v_235 := 0.U.asTypeOf(v_235)\n  \n\n  io.out := v_235\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5397 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5397)\n  })\n  \n  val blob_668 = Wire(new MyBundle_5397)\n  blob_668.field1 := 123.U\n  blob_668.field2 := true.B\n  \n  io.out := blob_668\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_5398 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5399 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5399)\n  })\n  \n  val blob_635 = Wire(new MyBundle_5399)\n  blob_635.field1 := 123.U\n  blob_635.field2 := true.B\n  \n  io.out := blob_635\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_5400 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_253'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_5401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_253'\n  val v_253 = Wire(SInt(4.W))\n  \n  \n  v_253 := 0.U.asTypeOf(v_253)\n  \n\n  io.out := v_253\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_5402 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_778'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_5403 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_778'\n  val v_778 = Wire(SInt(30.W))\n  \n  \n  v_778 := 0.U.asTypeOf(v_778)\n  \n\n  io.out := v_778\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_5405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_824 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_824(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_824\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5406 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5406 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5406)\n  })\n  \n  val blob_689 = Wire(new MyBundle_5406)\n  blob_689.field1 := 123.U\n  blob_689.field2 := true.B\n  \n  io.out := blob_689\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_208 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_208(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_208\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5408 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5408)\n  })\n  \n  val blob_684 = Wire(new MyBundle_5408)\n  blob_684.field1 := 123.U\n  blob_684.field2 := true.B\n  \n  io.out := blob_684\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_5410 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5411 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5413 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_5415 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_692'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_5416 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_692'\n  val v_692 = Reg(UInt(10.W))\n  \n  \n  v_692 := 0.U.asTypeOf(v_692)\n  \n\n  io.out := v_692\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_220 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_220(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_220\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5418 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_567 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_567(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_567\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5421 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_5422 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_573 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_573(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_573\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_5425 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_713 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_713(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_713\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_5426 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(18.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_150 = Wire(Vec(5, UInt(18.W)))\n  \n  for (i <- 0 until 5) {\n    vec_150(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_150\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5427 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_902'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_5428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_902'\n  val v_902 = Wire(UInt(6.W))\n  \n  \n  v_902 := 0.U.asTypeOf(v_902)\n  \n\n  io.out := v_902\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_654'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_5429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_654'\n  val v_654 = Wire(SInt(24.W))\n  \n  \n  v_654 := 0.U.asTypeOf(v_654)\n  \n\n  io.out := v_654\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5430 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5430 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5430)\n  })\n  \n  val blob_332 = Wire(new MyBundle_5430)\n  blob_332.field1 := 123.U\n  blob_332.field2 := true.B\n  \n  io.out := blob_332\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5431 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5432 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5432)\n  })\n  \n  val blob_504 = Wire(new MyBundle_5432)\n  blob_504.field1 := 123.U\n  blob_504.field2 := true.B\n  \n  io.out := blob_504\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5433 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5433 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5433)\n  })\n  \n  val blob_677 = Wire(new MyBundle_5433)\n  blob_677.field1 := 123.U\n  blob_677.field2 := true.B\n  \n  io.out := blob_677\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5434 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5434 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5434)\n  })\n  \n  val blob_105 = Wire(new MyBundle_5434)\n  blob_105.field1 := 123.U\n  blob_105.field2 := true.B\n  \n  io.out := blob_105\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5435 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_5436 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5437 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5437)\n  })\n  \n  val blob_204 = Wire(new MyBundle_5437)\n  blob_204.field1 := 123.U\n  blob_204.field2 := true.B\n  \n  io.out := blob_204\n}"}
{"instruction": "Define a 6-bit UInt Reg named 'v_295'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_5438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Reg named 'v_295'\n  val v_295 = Reg(UInt(6.W))\n  \n  \n  v_295 := 0.U.asTypeOf(v_295)\n  \n\n  io.out := v_295\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_442'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_442'\n  val v_442 = Wire(UInt(10.W))\n  \n  \n  v_442 := 0.U.asTypeOf(v_442)\n  \n\n  io.out := v_442\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5441 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_295 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_295(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_295\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5440 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_5443 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5444 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5444)\n  })\n  \n  val blob_313 = Wire(new MyBundle_5444)\n  blob_313.field1 := 123.U\n  blob_313.field2 := true.B\n  \n  io.out := blob_313\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5445 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_954'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5446 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_954'\n  val v_954 = Wire(SInt(9.W))\n  \n  \n  v_954 := 0.U.asTypeOf(v_954)\n  \n\n  io.out := v_954\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_870'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_5447 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_870'\n  val v_870 = Reg(SInt(16.W))\n  \n  \n  v_870 := 0.U.asTypeOf(v_870)\n  \n\n  io.out := v_870\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5448 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5448)\n  })\n  \n  val blob_754 = Wire(new MyBundle_5448)\n  blob_754.field1 := 123.U\n  blob_754.field2 := true.B\n  \n  io.out := blob_754\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5449 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_197'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5450 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_197'\n  val v_197 = Wire(SInt(9.W))\n  \n  \n  v_197 := 0.U.asTypeOf(v_197)\n  \n\n  io.out := v_197\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_5451 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_5452 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5454 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5455 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5456 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5456)\n  })\n  \n  val blob_699 = Wire(new MyBundle_5456)\n  blob_699.field1 := 123.U\n  blob_699.field2 := true.B\n  \n  io.out := blob_699\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5457 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_956'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5459 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_956'\n  val v_956 = Wire(SInt(23.W))\n  \n  \n  v_956 := 0.U.asTypeOf(v_956)\n  \n\n  io.out := v_956\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_105 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_105(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_105\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5461 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_313 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_313(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_313\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5462 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5463 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_566 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_566(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_566\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5464 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5464 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5464)\n  })\n  \n  val blob_495 = Wire(new MyBundle_5464)\n  blob_495.field1 := 123.U\n  blob_495.field2 := true.B\n  \n  io.out := blob_495\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_5465 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5466 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5466)\n  })\n  \n  val blob_574 = Wire(new MyBundle_5466)\n  blob_574.field1 := 123.U\n  blob_574.field2 := true.B\n  \n  io.out := blob_574\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_341 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_341(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_341\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5468 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5469 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_248 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_248(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_248\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5471 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_395 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_395(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_395\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5472 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_155'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_155'\n  val v_155 = Wire(UInt(32.W))\n  \n  \n  v_155 := 0.U.asTypeOf(v_155)\n  \n\n  io.out := v_155\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5474 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5475 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5475 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5475)\n  })\n  \n  val blob_393 = Wire(new MyBundle_5475)\n  blob_393.field1 := 123.U\n  blob_393.field2 := true.B\n  \n  io.out := blob_393\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_5476 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_5478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_630 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_630(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_630\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_5479 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5480 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5481 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_5482 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_5483 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5484 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_5485 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_625'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_5486 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_625'\n  val v_625 = Reg(UInt(19.W))\n  \n  \n  v_625 := 0.U.asTypeOf(v_625)\n  \n\n  io.out := v_625\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5487 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5487 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5487)\n  })\n  \n  val blob_454 = Wire(new MyBundle_5487)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5488 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5490 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_800'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_5491 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_800'\n  val v_800 = Reg(SInt(28.W))\n  \n  \n  v_800 := 0.U.asTypeOf(v_800)\n  \n\n  io.out := v_800\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_919'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_5493 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_919'\n  val v_919 = Reg(SInt(26.W))\n  \n  \n  v_919 := 0.U.asTypeOf(v_919)\n  \n\n  io.out := v_919\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5494 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_5495 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_5496 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5497 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5498 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5498)\n  })\n  \n  val blob_140 = Wire(new MyBundle_5498)\n  blob_140.field1 := 123.U\n  blob_140.field2 := true.B\n  \n  io.out := blob_140\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_5499 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5500 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5501 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_351 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_351(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_351\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5502 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5503 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5503 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5503)\n  })\n  \n  val blob_158 = Wire(new MyBundle_5503)\n  blob_158.field1 := 123.U\n  blob_158.field2 := true.B\n  \n  io.out := blob_158\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5505 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_5507 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5508 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5509 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_819'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_5510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_819'\n  val v_819 = Wire(SInt(11.W))\n  \n  \n  v_819 := 0.U.asTypeOf(v_819)\n  \n\n  io.out := v_819\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_5512 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_369'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_5511 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_369'\n  val v_369 = Wire(SInt(30.W))\n  \n  \n  v_369 := 0.U.asTypeOf(v_369)\n  \n\n  io.out := v_369\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_5513 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_204 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_204(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_204\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_5515 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5516 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5516)\n  })\n  \n  val blob_774 = Wire(new MyBundle_5516)\n  blob_774.field1 := 123.U\n  blob_774.field2 := true.B\n  \n  io.out := blob_774\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_5517 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_5519 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_998 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_998(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_998\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5520 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5521 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5521)\n  })\n  \n  val blob_285 = Wire(new MyBundle_5521)\n  blob_285.field1 := 123.U\n  blob_285.field2 := true.B\n  \n  io.out := blob_285\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5522 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_5522 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5522)\n  })\n  \n  val blob_974 = Wire(new MyBundle_5522)\n  blob_974.field1 := 123.U\n  blob_974.field2 := true.B\n  \n  io.out := blob_974\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5523 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_458 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_458(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_458\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_391'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_5524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_391'\n  val v_391 = Wire(UInt(26.W))\n  \n  \n  v_391 := 0.U.asTypeOf(v_391)\n  \n\n  io.out := v_391\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5525 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_312 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_312(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_312\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5526 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5526 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5526)\n  })\n  \n  val blob_777 = Wire(new MyBundle_5526)\n  blob_777.field1 := 123.U\n  blob_777.field2 := true.B\n  \n  io.out := blob_777\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_418 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_418(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_418\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5527 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5527 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5527)\n  })\n  \n  val blob_748 = Wire(new MyBundle_5527)\n  blob_748.field1 := 123.U\n  blob_748.field2 := true.B\n  \n  io.out := blob_748\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_5529 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_5530 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_842'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_5531 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_842'\n  val v_842 = Reg(UInt(28.W))\n  \n  \n  v_842 := 0.U.asTypeOf(v_842)\n  \n\n  io.out := v_842\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5532 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5532 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5532)\n  })\n  \n  val blob_426 = Wire(new MyBundle_5532)\n  blob_426.field1 := 123.U\n  blob_426.field2 := true.B\n  \n  io.out := blob_426\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_5533 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_5534 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_869'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_5535 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_869'\n  val v_869 = Reg(UInt(26.W))\n  \n  \n  v_869 := 0.U.asTypeOf(v_869)\n  \n\n  io.out := v_869\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5536 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_592 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_592(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_592\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_5537 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5538 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5538)\n  })\n  \n  val blob_999 = Wire(new MyBundle_5538)\n  blob_999.field1 := 123.U\n  blob_999.field2 := true.B\n  \n  io.out := blob_999\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5539 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_5540 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5541 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_886 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_886(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_886\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5542 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5544 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5544 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5544)\n  })\n  \n  val blob_422 = Wire(new MyBundle_5544)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Implement a module performing bitwise AND on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_5545 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5546 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_178 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_178(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_178\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5547 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_886 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_886(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_886\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5548 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5550 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5549 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5549)\n  })\n  \n  val blob_716 = Wire(new MyBundle_5549)\n  blob_716.field1 := 123.U\n  blob_716.field2 := true.B\n  \n  io.out := blob_716\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_788 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_788(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_788\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5552 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5552 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5552)\n  })\n  \n  val blob_814 = Wire(new MyBundle_5552)\n  blob_814.field1 := 123.U\n  blob_814.field2 := true.B\n  \n  io.out := blob_814\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_5553 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_5555 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_5556 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_323'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_5559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_323'\n  val v_323 = Wire(SInt(26.W))\n  \n  \n  v_323 := 0.U.asTypeOf(v_323)\n  \n\n  io.out := v_323\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_5560 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_5561 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5562 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5563 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5563 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5563)\n  })\n  \n  val blob_790 = Wire(new MyBundle_5563)\n  blob_790.field1 := 123.U\n  blob_790.field2 := true.B\n  \n  io.out := blob_790\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5565 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_270'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_5564 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_270'\n  val v_270 = Wire(UInt(24.W))\n  \n  \n  v_270 := 0.U.asTypeOf(v_270)\n  \n\n  io.out := v_270\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_5566 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5567 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5568 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_404 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_404(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_404\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5569 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_233 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_233(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_233\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_5570 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_450'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_5571 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_450'\n  val v_450 = Reg(SInt(14.W))\n  \n  \n  v_450 := 0.U.asTypeOf(v_450)\n  \n\n  io.out := v_450\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5572 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5572 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5572)\n  })\n  \n  val blob_401 = Wire(new MyBundle_5572)\n  blob_401.field1 := 123.U\n  blob_401.field2 := true.B\n  \n  io.out := blob_401\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_188 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_188(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_188\n}"}
{"instruction": "Implement a module performing bitwise AND on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_5574 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_835'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_5575 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_835'\n  val v_835 = Reg(SInt(17.W))\n  \n  \n  v_835 := 0.U.asTypeOf(v_835)\n  \n\n  io.out := v_835\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_766 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_766(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_766\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5577 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5577)\n  })\n  \n  val blob_896 = Wire(new MyBundle_5577)\n  blob_896.field1 := 123.U\n  blob_896.field2 := true.B\n  \n  io.out := blob_896\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5578 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5578 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5578)\n  })\n  \n  val blob_879 = Wire(new MyBundle_5578)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_5579 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_5582 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_5580 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5581 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_5583 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5584 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5584 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5584)\n  })\n  \n  val blob_160 = Wire(new MyBundle_5584)\n  blob_160.field1 := 123.U\n  blob_160.field2 := true.B\n  \n  io.out := blob_160\n}"}
{"instruction": "Implement a module performing bitwise AND on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_5585 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5586 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5587 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_212 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_212(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_212\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_608'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_5589 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_608'\n  val v_608 = Wire(UInt(31.W))\n  \n  \n  v_608 := 0.U.asTypeOf(v_608)\n  \n\n  io.out := v_608\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5588 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_5588 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5588)\n  })\n  \n  val blob_461 = Wire(new MyBundle_5588)\n  blob_461.field1 := 123.U\n  blob_461.field2 := true.B\n  \n  io.out := blob_461\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_5591 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_763 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_763(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_763\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_452 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_452(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_452\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5594 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_630'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_5595 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_630'\n  val v_630 = Reg(UInt(16.W))\n  \n  \n  v_630 := 0.U.asTypeOf(v_630)\n  \n\n  io.out := v_630\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_5596 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_956'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5597 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_956'\n  val v_956 = Wire(UInt(24.W))\n  \n  \n  v_956 := 0.U.asTypeOf(v_956)\n  \n\n  io.out := v_956\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5598 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_521 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_521(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_521\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5599 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5599 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5599)\n  })\n  \n  val blob_283 = Wire(new MyBundle_5599)\n  blob_283.field1 := 123.U\n  blob_283.field2 := true.B\n  \n  io.out := blob_283\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5600 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5601 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5601 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5601)\n  })\n  \n  val blob_635 = Wire(new MyBundle_5601)\n  blob_635.field1 := 123.U\n  blob_635.field2 := true.B\n  \n  io.out := blob_635\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_5602 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5603 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5603 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5603)\n  })\n  \n  val blob_847 = Wire(new MyBundle_5603)\n  blob_847.field1 := 123.U\n  blob_847.field2 := true.B\n  \n  io.out := blob_847\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5604 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_5606 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_521 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_521(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_521\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5605 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_822 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_822(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_822\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_691 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_691(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_691\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_639 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_639(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_639\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5609 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5610 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5610 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5610)\n  })\n  \n  val blob_411 = Wire(new MyBundle_5610)\n  blob_411.field1 := 123.U\n  blob_411.field2 := true.B\n  \n  io.out := blob_411\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_5611 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5612 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_248 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_248(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_248\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5614 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_194 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_194(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_194\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_5615 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_233 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_233(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_233\n}"}
{"instruction": "Implement a module performing bitwise AND on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_5617 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_5618 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5620 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5621 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_5622 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_5623 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5624 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5624)\n  })\n  \n  val blob_998 = Wire(new MyBundle_5624)\n  blob_998.field1 := 123.U\n  blob_998.field2 := true.B\n  \n  io.out := blob_998\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5625 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5626 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_221 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_221(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_221\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5627 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5627 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5627)\n  })\n  \n  val blob_619 = Wire(new MyBundle_5627)\n  blob_619.field1 := 123.U\n  blob_619.field2 := true.B\n  \n  io.out := blob_619\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5628 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5628 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5628)\n  })\n  \n  val blob_551 = Wire(new MyBundle_5628)\n  blob_551.field1 := 123.U\n  blob_551.field2 := true.B\n  \n  io.out := blob_551\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5629 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5629)\n  })\n  \n  val blob_411 = Wire(new MyBundle_5629)\n  blob_411.field1 := 123.U\n  blob_411.field2 := true.B\n  \n  io.out := blob_411\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5630 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5631 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5631 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5631)\n  })\n  \n  val blob_306 = Wire(new MyBundle_5631)\n  blob_306.field1 := 123.U\n  blob_306.field2 := true.B\n  \n  io.out := blob_306\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_396 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_396(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_396\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_927'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_5633 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_927'\n  val v_927 = Wire(UInt(25.W))\n  \n  \n  v_927 := 0.U.asTypeOf(v_927)\n  \n\n  io.out := v_927\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5634 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5635 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5635 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5635)\n  })\n  \n  val blob_735 = Wire(new MyBundle_5635)\n  blob_735.field1 := 123.U\n  blob_735.field2 := true.B\n  \n  io.out := blob_735\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5636 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5637 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5637)\n  })\n  \n  val blob_675 = Wire(new MyBundle_5637)\n  blob_675.field1 := 123.U\n  blob_675.field2 := true.B\n  \n  io.out := blob_675\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_5638 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_5639 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5640 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5640 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5640)\n  })\n  \n  val blob_961 = Wire(new MyBundle_5640)\n  blob_961.field1 := 123.U\n  blob_961.field2 := true.B\n  \n  io.out := blob_961\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5641 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5641 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5641)\n  })\n  \n  val blob_340 = Wire(new MyBundle_5641)\n  blob_340.field1 := 123.U\n  blob_340.field2 := true.B\n  \n  io.out := blob_340\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_5642 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5643 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_5644 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_707'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_5645 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_707'\n  val v_707 = Reg(SInt(19.W))\n  \n  \n  v_707 := 0.U.asTypeOf(v_707)\n  \n\n  io.out := v_707\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_740'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_5646 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_740'\n  val v_740 = Wire(SInt(5.W))\n  \n  \n  v_740 := 0.U.asTypeOf(v_740)\n  \n\n  io.out := v_740\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_5647 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_545'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_5648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_545'\n  val v_545 = Reg(UInt(21.W))\n  \n  \n  v_545 := 0.U.asTypeOf(v_545)\n  \n\n  io.out := v_545\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_5650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_128 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_128(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_128\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(22.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_180 = Wire(Vec(4, UInt(22.W)))\n  \n  for (i <- 0 until 4) {\n    vec_180(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_180\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5651 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5651 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5651)\n  })\n  \n  val blob_183 = Wire(new MyBundle_5651)\n  blob_183.field1 := 123.U\n  blob_183.field2 := true.B\n  \n  io.out := blob_183\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_5652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_760 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_760(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_760\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_686'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_5653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_686'\n  val v_686 = Reg(UInt(9.W))\n  \n  \n  v_686 := 0.U.asTypeOf(v_686)\n  \n\n  io.out := v_686\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5654 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5655 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_5655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5655)\n  })\n  \n  val blob_286 = Wire(new MyBundle_5655)\n  blob_286.field1 := 123.U\n  blob_286.field2 := true.B\n  \n  io.out := blob_286\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_5656 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5657 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5657 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5657)\n  })\n  \n  val blob_892 = Wire(new MyBundle_5657)\n  blob_892.field1 := 123.U\n  blob_892.field2 := true.B\n  \n  io.out := blob_892\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5658 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_5659 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5660 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_444'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_5661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_444'\n  val v_444 = Reg(UInt(20.W))\n  \n  \n  v_444 := 0.U.asTypeOf(v_444)\n  \n\n  io.out := v_444\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_5662 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_5663 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_907 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_907(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_907\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_314'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_5664 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_314'\n  val v_314 = Reg(SInt(32.W))\n  \n  \n  v_314 := 0.U.asTypeOf(v_314)\n  \n\n  io.out := v_314\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5665 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_580'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_5666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_580'\n  val v_580 = Reg(UInt(29.W))\n  \n  \n  v_580 := 0.U.asTypeOf(v_580)\n  \n\n  io.out := v_580\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_5667 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5668 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5670 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_499 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_499(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_499\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_5671 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5672 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5672)\n  })\n  \n  val blob_546 = Wire(new MyBundle_5672)\n  blob_546.field1 := 123.U\n  blob_546.field2 := true.B\n  \n  io.out := blob_546\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_5673 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_969 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_969(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_969\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_592'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_5674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_592'\n  val v_592 = Reg(SInt(24.W))\n  \n  \n  v_592 := 0.U.asTypeOf(v_592)\n  \n\n  io.out := v_592\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5675 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5675 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5675)\n  })\n  \n  val blob_614 = Wire(new MyBundle_5675)\n  blob_614.field1 := 123.U\n  blob_614.field2 := true.B\n  \n  io.out := blob_614\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_5676 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_903'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_5678 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_903'\n  val v_903 = Reg(SInt(12.W))\n  \n  \n  v_903 := 0.U.asTypeOf(v_903)\n  \n\n  io.out := v_903\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_570'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_5679 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_570'\n  val v_570 = Reg(SInt(6.W))\n  \n  \n  v_570 := 0.U.asTypeOf(v_570)\n  \n\n  io.out := v_570\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_5680 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5681 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_237 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_237(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_237\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_206 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_206(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_206\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5683 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_591 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_591(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_591\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5684 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5685 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_614 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_614(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_614\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5686 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5687 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_5688 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5689 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5690 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_860 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_860(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_860\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5691 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_760 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_760(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_760\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5692 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_5693 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_330'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_330'\n  val v_330 = Wire(UInt(26.W))\n  \n  \n  v_330 := 0.U.asTypeOf(v_330)\n  \n\n  io.out := v_330\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_5695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_439 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_439(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_439\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_5696 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5697 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5697 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5697)\n  })\n  \n  val blob_521 = Wire(new MyBundle_5697)\n  blob_521.field1 := 123.U\n  blob_521.field2 := true.B\n  \n  io.out := blob_521\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5698 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_218 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_218(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_218\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_5699 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_232 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_232(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_232\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_5700 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5702 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_343 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_343(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_343\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5701 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5703 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_5703 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5703)\n  })\n  \n  val blob_430 = Wire(new MyBundle_5703)\n  blob_430.field1 := 123.U\n  blob_430.field2 := true.B\n  \n  io.out := blob_430\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5704 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5705 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_5706 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5707 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_5707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5707)\n  })\n  \n  val blob_361 = Wire(new MyBundle_5707)\n  blob_361.field1 := 123.U\n  blob_361.field2 := true.B\n  \n  io.out := blob_361\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5708 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5710 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_5709 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_5711 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_5712 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(17.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_951 = Wire(Vec(7, UInt(17.W)))\n  \n  for (i <- 0 until 7) {\n    vec_951(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_951\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_5713 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5714 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5714 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5714)\n  })\n  \n  val blob_163 = Wire(new MyBundle_5714)\n  blob_163.field1 := 123.U\n  blob_163.field2 := true.B\n  \n  io.out := blob_163\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5715 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5716 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5716)\n  })\n  \n  val blob_224 = Wire(new MyBundle_5716)\n  blob_224.field1 := 123.U\n  blob_224.field2 := true.B\n  \n  io.out := blob_224\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_5718 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_919 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_919(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_919\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_5717 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_5719 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_238 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_238(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_238\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_169'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_5720 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_169'\n  val v_169 = Wire(UInt(14.W))\n  \n  \n  v_169 := 0.U.asTypeOf(v_169)\n  \n\n  io.out := v_169\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5721 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5721)\n  })\n  \n  val blob_973 = Wire(new MyBundle_5721)\n  blob_973.field1 := 123.U\n  blob_973.field2 := true.B\n  \n  io.out := blob_973\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5723 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5724 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5724)\n  })\n  \n  val blob_314 = Wire(new MyBundle_5724)\n  blob_314.field1 := 123.U\n  blob_314.field2 := true.B\n  \n  io.out := blob_314\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5725 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5726 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5727 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5727 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5727)\n  })\n  \n  val blob_528 = Wire(new MyBundle_5727)\n  blob_528.field1 := 123.U\n  blob_528.field2 := true.B\n  \n  io.out := blob_528\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_5729 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5728 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5728)\n  })\n  \n  val blob_296 = Wire(new MyBundle_5728)\n  blob_296.field1 := 123.U\n  blob_296.field2 := true.B\n  \n  io.out := blob_296\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_837'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_5730 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_837'\n  val v_837 = Reg(UInt(23.W))\n  \n  \n  v_837 := 0.U.asTypeOf(v_837)\n  \n\n  io.out := v_837\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_5731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_376 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_376(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_376\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5733 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5734 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_597 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_597(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_597\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5735 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5736 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5736 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5736)\n  })\n  \n  val blob_694 = Wire(new MyBundle_5736)\n  blob_694.field1 := 123.U\n  blob_694.field2 := true.B\n  \n  io.out := blob_694\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5737 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_5737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5737)\n  })\n  \n  val blob_552 = Wire(new MyBundle_5737)\n  blob_552.field1 := 123.U\n  blob_552.field2 := true.B\n  \n  io.out := blob_552\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_5738 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_5739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_399 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_399(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_399\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_5740 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_5741 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5742 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5742)\n  })\n  \n  val blob_510 = Wire(new MyBundle_5742)\n  blob_510.field1 := 123.U\n  blob_510.field2 := true.B\n  \n  io.out := blob_510\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5743 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_918'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5744 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_918'\n  val v_918 = Wire(SInt(7.W))\n  \n  \n  v_918 := 0.U.asTypeOf(v_918)\n  \n\n  io.out := v_918\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5746 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_5745 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5747 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_657'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_5748 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_657'\n  val v_657 = Reg(SInt(28.W))\n  \n  \n  v_657 := 0.U.asTypeOf(v_657)\n  \n\n  io.out := v_657\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_650'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_5749 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_650'\n  val v_650 = Reg(SInt(13.W))\n  \n  \n  v_650 := 0.U.asTypeOf(v_650)\n  \n\n  io.out := v_650\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5750 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5750)\n  })\n  \n  val blob_226 = Wire(new MyBundle_5750)\n  blob_226.field1 := 123.U\n  blob_226.field2 := true.B\n  \n  io.out := blob_226\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5751 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5752 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5753 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5753 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5753)\n  })\n  \n  val blob_581 = Wire(new MyBundle_5753)\n  blob_581.field1 := 123.U\n  blob_581.field2 := true.B\n  \n  io.out := blob_581\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_325'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_5754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_325'\n  val v_325 = Reg(SInt(30.W))\n  \n  \n  v_325 := 0.U.asTypeOf(v_325)\n  \n\n  io.out := v_325\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5755 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5755)\n  })\n  \n  val blob_156 = Wire(new MyBundle_5755)\n  blob_156.field1 := 123.U\n  blob_156.field2 := true.B\n  \n  io.out := blob_156\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5756 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_142 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_142(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_142\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5757 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_380 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_380(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_380\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5761 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5761 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5761)\n  })\n  \n  val blob_485 = Wire(new MyBundle_5761)\n  blob_485.field1 := 123.U\n  blob_485.field2 := true.B\n  \n  io.out := blob_485\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_5760 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_684 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_684(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_684\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5763 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_5762 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5764 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_794 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_794(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_794\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_5765 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5766 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_707 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_707(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_707\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5767 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_5768 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 15-bit UInt Wire named 'v_635'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_5770 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Wire named 'v_635'\n  val v_635 = Wire(UInt(15.W))\n  \n  \n  v_635 := 0.U.asTypeOf(v_635)\n  \n\n  io.out := v_635\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_5769 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_663'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_5771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_663'\n  val v_663 = Reg(UInt(10.W))\n  \n  \n  v_663 := 0.U.asTypeOf(v_663)\n  \n\n  io.out := v_663\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_5772 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5774 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_445 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_445(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_445\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_509'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5775 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_509'\n  val v_509 = Wire(SInt(3.W))\n  \n  \n  v_509 := 0.U.asTypeOf(v_509)\n  \n\n  io.out := v_509\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_139 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_139(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_139\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_594 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_594(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_594\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_5778 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_779 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_779(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_779\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_514'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_5780 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_514'\n  val v_514 = Reg(SInt(19.W))\n  \n  \n  v_514 := 0.U.asTypeOf(v_514)\n  \n\n  io.out := v_514\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_975'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5782 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_975'\n  val v_975 = Wire(UInt(5.W))\n  \n  \n  v_975 := 0.U.asTypeOf(v_975)\n  \n\n  io.out := v_975\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5781 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5781 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5781)\n  })\n  \n  val blob_565 = Wire(new MyBundle_5781)\n  blob_565.field1 := 123.U\n  blob_565.field2 := true.B\n  \n  io.out := blob_565\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5783 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_5783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5783)\n  })\n  \n  val blob_600 = Wire(new MyBundle_5783)\n  blob_600.field1 := 123.U\n  blob_600.field2 := true.B\n  \n  io.out := blob_600\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5785 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5785)\n  })\n  \n  val blob_616 = Wire(new MyBundle_5785)\n  blob_616.field1 := 123.U\n  blob_616.field2 := true.B\n  \n  io.out := blob_616\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5786 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_5787 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5790 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_5789 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5791 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_5792 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_5793 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5794 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_5794 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5794)\n  })\n  \n  val blob_648 = Wire(new MyBundle_5794)\n  blob_648.field1 := 123.U\n  blob_648.field2 := true.B\n  \n  io.out := blob_648\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_710'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_5796 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_710'\n  val v_710 = Reg(SInt(4.W))\n  \n  \n  v_710 := 0.U.asTypeOf(v_710)\n  \n\n  io.out := v_710\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_5795 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5797 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5797 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5797)\n  })\n  \n  val blob_911 = Wire(new MyBundle_5797)\n  blob_911.field1 := 123.U\n  blob_911.field2 := true.B\n  \n  io.out := blob_911\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_764 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_764(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_764\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_5798 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_593 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_593(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_593\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5800 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5800)\n  })\n  \n  val blob_590 = Wire(new MyBundle_5800)\n  blob_590.field1 := 123.U\n  blob_590.field2 := true.B\n  \n  io.out := blob_590\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5801 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_739 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_739(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_739\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_297'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_5802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_297'\n  val v_297 = Reg(UInt(14.W))\n  \n  \n  v_297 := 0.U.asTypeOf(v_297)\n  \n\n  io.out := v_297\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5804 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5804)\n  })\n  \n  val blob_330 = Wire(new MyBundle_5804)\n  blob_330.field1 := 123.U\n  blob_330.field2 := true.B\n  \n  io.out := blob_330\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_5803 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5805 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5805)\n  })\n  \n  val blob_782 = Wire(new MyBundle_5805)\n  blob_782.field1 := 123.U\n  blob_782.field2 := true.B\n  \n  io.out := blob_782\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5807 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5806 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5806 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5806)\n  })\n  \n  val blob_749 = Wire(new MyBundle_5806)\n  blob_749.field1 := 123.U\n  blob_749.field2 := true.B\n  \n  io.out := blob_749\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5808 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_5808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5808)\n  })\n  \n  val blob_805 = Wire(new MyBundle_5808)\n  blob_805.field1 := 123.U\n  blob_805.field2 := true.B\n  \n  io.out := blob_805\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5809 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_5810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_411 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_411(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_411\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_5812 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_746'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_5811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_746'\n  val v_746 = Wire(UInt(24.W))\n  \n  \n  v_746 := 0.U.asTypeOf(v_746)\n  \n\n  io.out := v_746\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_5813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(3.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_114 = Wire(Vec(6, UInt(3.W)))\n  \n  for (i <- 0 until 6) {\n    vec_114(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_114\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5815 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_5814 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_554'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_554'\n  val v_554 = Wire(SInt(7.W))\n  \n  \n  v_554 := 0.U.asTypeOf(v_554)\n  \n\n  io.out := v_554\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_105'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_5817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_105'\n  val v_105 = Reg(UInt(20.W))\n  \n  \n  v_105 := 0.U.asTypeOf(v_105)\n  \n\n  io.out := v_105\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_5818 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_5819 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_802'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_5820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_802'\n  val v_802 = Reg(UInt(27.W))\n  \n  \n  v_802 := 0.U.asTypeOf(v_802)\n  \n\n  io.out := v_802\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5821 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_5821 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5821)\n  })\n  \n  val blob_900 = Wire(new MyBundle_5821)\n  blob_900.field1 := 123.U\n  blob_900.field2 := true.B\n  \n  io.out := blob_900\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_499'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_5823 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_499'\n  val v_499 = Reg(UInt(21.W))\n  \n  \n  v_499 := 0.U.asTypeOf(v_499)\n  \n\n  io.out := v_499\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_5822 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5824 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5824)\n  })\n  \n  val blob_702 = Wire(new MyBundle_5824)\n  blob_702.field1 := 123.U\n  blob_702.field2 := true.B\n  \n  io.out := blob_702\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5825 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_531'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_5826 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_531'\n  val v_531 = Reg(SInt(16.W))\n  \n  \n  v_531 := 0.U.asTypeOf(v_531)\n  \n\n  io.out := v_531\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5828 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_817 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_817(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_817\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_5829 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_620 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_620(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_620\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_5827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(23.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_218 = Wire(Vec(3, UInt(23.W)))\n  \n  for (i <- 0 until 3) {\n    vec_218(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_218\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5831 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5830 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5833 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5833 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5833)\n  })\n  \n  val blob_591 = Wire(new MyBundle_5833)\n  blob_591.field1 := 123.U\n  blob_591.field2 := true.B\n  \n  io.out := blob_591\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5834 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_178'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_5835 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_178'\n  val v_178 = Reg(UInt(31.W))\n  \n  \n  v_178 := 0.U.asTypeOf(v_178)\n  \n\n  io.out := v_178\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5836 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_5836 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5836)\n  })\n  \n  val blob_261 = Wire(new MyBundle_5836)\n  blob_261.field1 := 123.U\n  blob_261.field2 := true.B\n  \n  io.out := blob_261\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5837 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5837 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5837)\n  })\n  \n  val blob_866 = Wire(new MyBundle_5837)\n  blob_866.field1 := 123.U\n  blob_866.field2 := true.B\n  \n  io.out := blob_866\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5838 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_435 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_435(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_435\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5839 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5840 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_280 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_280(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_280\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_825'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_5841 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_825'\n  val v_825 = Wire(SInt(14.W))\n  \n  \n  v_825 := 0.U.asTypeOf(v_825)\n  \n\n  io.out := v_825\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_5842 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(21.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_259 = Wire(Vec(8, UInt(21.W)))\n  \n  for (i <- 0 until 8) {\n    vec_259(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_259\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5844 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5843 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5845 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5846 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5847 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5847 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5847)\n  })\n  \n  val blob_542 = Wire(new MyBundle_5847)\n  blob_542.field1 := 123.U\n  blob_542.field2 := true.B\n  \n  io.out := blob_542\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5848 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5848 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5848)\n  })\n  \n  val blob_290 = Wire(new MyBundle_5848)\n  blob_290.field1 := 123.U\n  blob_290.field2 := true.B\n  \n  io.out := blob_290\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_5849 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_5850 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_231'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_5852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_231'\n  val v_231 = Reg(SInt(18.W))\n  \n  \n  v_231 := 0.U.asTypeOf(v_231)\n  \n\n  io.out := v_231\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_781'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_5853 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_781'\n  val v_781 = Reg(SInt(4.W))\n  \n  \n  v_781 := 0.U.asTypeOf(v_781)\n  \n\n  io.out := v_781\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_5854 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5855 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5855 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5855)\n  })\n  \n  val blob_134 = Wire(new MyBundle_5855)\n  blob_134.field1 := 123.U\n  blob_134.field2 := true.B\n  \n  io.out := blob_134\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5856 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_374 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_374(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_374\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5857 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_5858 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_365 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_365(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_365\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5859 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5859 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5859)\n  })\n  \n  val blob_451 = Wire(new MyBundle_5859)\n  blob_451.field1 := 123.U\n  blob_451.field2 := true.B\n  \n  io.out := blob_451\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5861 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5861 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5861)\n  })\n  \n  val blob_132 = Wire(new MyBundle_5861)\n  blob_132.field1 := 123.U\n  blob_132.field2 := true.B\n  \n  io.out := blob_132\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_912 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_912(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_912\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_5862 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_5863 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_5864 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5865 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_5866 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_5867 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5869 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5869 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5869)\n  })\n  \n  val blob_590 = Wire(new MyBundle_5869)\n  blob_590.field1 := 123.U\n  blob_590.field2 := true.B\n  \n  io.out := blob_590\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5870 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5868 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_5871 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_581'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5872 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_581'\n  val v_581 = Wire(UInt(21.W))\n  \n  \n  v_581 := 0.U.asTypeOf(v_581)\n  \n\n  io.out := v_581\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5873 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5873 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5873)\n  })\n  \n  val blob_803 = Wire(new MyBundle_5873)\n  blob_803.field1 := 123.U\n  blob_803.field2 := true.B\n  \n  io.out := blob_803\n}"}
{"instruction": "Implement a module performing subtraction on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_5874 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5875 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5876 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5876 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5876)\n  })\n  \n  val blob_857 = Wire(new MyBundle_5876)\n  blob_857.field1 := 123.U\n  blob_857.field2 := true.B\n  \n  io.out := blob_857\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_770'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5877 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_770'\n  val v_770 = Wire(SInt(17.W))\n  \n  \n  v_770 := 0.U.asTypeOf(v_770)\n  \n\n  io.out := v_770\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_5878 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5879 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5879 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5879)\n  })\n  \n  val blob_170 = Wire(new MyBundle_5879)\n  blob_170.field1 := 123.U\n  blob_170.field2 := true.B\n  \n  io.out := blob_170\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5881 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5881)\n  })\n  \n  val blob_945 = Wire(new MyBundle_5881)\n  blob_945.field1 := 123.U\n  blob_945.field2 := true.B\n  \n  io.out := blob_945\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_5882 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5883 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_5883 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5883)\n  })\n  \n  val blob_454 = Wire(new MyBundle_5883)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5884 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5884 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5884)\n  })\n  \n  val blob_912 = Wire(new MyBundle_5884)\n  blob_912.field1 := 123.U\n  blob_912.field2 := true.B\n  \n  io.out := blob_912\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5885 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5886 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5886 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5886)\n  })\n  \n  val blob_633 = Wire(new MyBundle_5886)\n  blob_633.field1 := 123.U\n  blob_633.field2 := true.B\n  \n  io.out := blob_633\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5887 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_5887 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5887)\n  })\n  \n  val blob_590 = Wire(new MyBundle_5887)\n  blob_590.field1 := 123.U\n  blob_590.field2 := true.B\n  \n  io.out := blob_590\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5888 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5889 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_5890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_461 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_461(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_5891 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5892 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_5893 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5895 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5895 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5895)\n  })\n  \n  val blob_276 = Wire(new MyBundle_5895)\n  blob_276.field1 := 123.U\n  blob_276.field2 := true.B\n  \n  io.out := blob_276\n}"}
{"instruction": "Define a 9-bit UInt Wire named 'v_893'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_5894 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Wire named 'v_893'\n  val v_893 = Wire(UInt(9.W))\n  \n  \n  v_893 := 0.U.asTypeOf(v_893)\n  \n\n  io.out := v_893\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5896 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_5896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5896)\n  })\n  \n  val blob_307 = Wire(new MyBundle_5896)\n  blob_307.field1 := 123.U\n  blob_307.field2 := true.B\n  \n  io.out := blob_307\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_5897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(7.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_191 = Wire(Vec(5, UInt(7.W)))\n  \n  for (i <- 0 until 5) {\n    vec_191(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_191\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_443'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_5898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_443'\n  val v_443 = Wire(SInt(4.W))\n  \n  \n  v_443 := 0.U.asTypeOf(v_443)\n  \n\n  io.out := v_443\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_5899 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5900 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_5900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5900)\n  })\n  \n  val blob_978 = Wire(new MyBundle_5900)\n  blob_978.field1 := 123.U\n  blob_978.field2 := true.B\n  \n  io.out := blob_978\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5903 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_5903 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5903)\n  })\n  \n  val blob_822 = Wire(new MyBundle_5903)\n  blob_822.field1 := 123.U\n  blob_822.field2 := true.B\n  \n  io.out := blob_822\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_5902 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5904 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_795 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_795(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_795\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_5905 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5906 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5906)\n  })\n  \n  val blob_591 = Wire(new MyBundle_5906)\n  blob_591.field1 := 123.U\n  blob_591.field2 := true.B\n  \n  io.out := blob_591\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_5907 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_5908 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_491'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_5909 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_491'\n  val v_491 = Reg(SInt(15.W))\n  \n  \n  v_491 := 0.U.asTypeOf(v_491)\n  \n\n  io.out := v_491\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5911 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5911 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5911)\n  })\n  \n  val blob_902 = Wire(new MyBundle_5911)\n  blob_902.field1 := 123.U\n  blob_902.field2 := true.B\n  \n  io.out := blob_902\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_122'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_5910 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_122'\n  val v_122 = Wire(UInt(5.W))\n  \n  \n  v_122 := 0.U.asTypeOf(v_122)\n  \n\n  io.out := v_122\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_5912 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5913 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_192 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_192(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_192\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5915 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_907 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_907(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_907\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_5916 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5917 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_5918 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_754 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_754(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_754\n}"}
{"instruction": "Implement a module performing bitwise AND on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_5919 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_5920 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_807 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_807(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_807\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5921 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5921)\n  })\n  \n  val blob_151 = Wire(new MyBundle_5921)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_5922 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_5923 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_5925 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_720'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_5924 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_720'\n  val v_720 = Wire(UInt(3.W))\n  \n  \n  v_720 := 0.U.asTypeOf(v_720)\n  \n\n  io.out := v_720\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5926 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_5928 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_891 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_891(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_891\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_5929 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_5930 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_5931 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_5932 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_5933 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_762 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_762(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_762\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5934 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_139 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_139(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_139\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_5936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_386 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_386(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_386\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_5935 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_448 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_448(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_448\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_5938 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5937 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_5937 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5937)\n  })\n  \n  val blob_773 = Wire(new MyBundle_5937)\n  blob_773.field1 := 123.U\n  blob_773.field2 := true.B\n  \n  io.out := blob_773\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_216'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_216'\n  val v_216 = Wire(SInt(24.W))\n  \n  \n  v_216 := 0.U.asTypeOf(v_216)\n  \n\n  io.out := v_216\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_5939 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(28.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_696 = Wire(Vec(2, UInt(28.W)))\n  \n  for (i <- 0 until 2) {\n    vec_696(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_696\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5942 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_5942 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5942)\n  })\n  \n  val blob_753 = Wire(new MyBundle_5942)\n  blob_753.field1 := 123.U\n  blob_753.field2 := true.B\n  \n  io.out := blob_753\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_5941 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_949'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_5943 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_949'\n  val v_949 = Wire(UInt(12.W))\n  \n  \n  v_949 := 0.U.asTypeOf(v_949)\n  \n\n  io.out := v_949\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5944 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_5944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5944)\n  })\n  \n  val blob_924 = Wire(new MyBundle_5944)\n  blob_924.field1 := 123.U\n  blob_924.field2 := true.B\n  \n  io.out := blob_924\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_5945 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_346'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_5946 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_346'\n  val v_346 = Wire(UInt(12.W))\n  \n  \n  v_346 := 0.U.asTypeOf(v_346)\n  \n\n  io.out := v_346\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5947 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_5947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5947)\n  })\n  \n  val blob_769 = Wire(new MyBundle_5947)\n  blob_769.field1 := 123.U\n  blob_769.field2 := true.B\n  \n  io.out := blob_769\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_680'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_5948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_680'\n  val v_680 = Reg(SInt(30.W))\n  \n  \n  v_680 := 0.U.asTypeOf(v_680)\n  \n\n  io.out := v_680\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_5949 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5950 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_255 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_255(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_255\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_5951 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_5952 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_5953 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5954 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_866 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_866(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_866\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_5955 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_5956 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_178'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_5957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_178'\n  val v_178 = Reg(SInt(24.W))\n  \n  \n  v_178 := 0.U.asTypeOf(v_178)\n  \n\n  io.out := v_178\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_5958 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_208'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_5959 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_208'\n  val v_208 = Wire(UInt(21.W))\n  \n  \n  v_208 := 0.U.asTypeOf(v_208)\n  \n\n  io.out := v_208\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_5961 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_401'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_5963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_401'\n  val v_401 = Reg(UInt(18.W))\n  \n  \n  v_401 := 0.U.asTypeOf(v_401)\n  \n\n  io.out := v_401\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5964 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_5964 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5964)\n  })\n  \n  val blob_762 = Wire(new MyBundle_5964)\n  blob_762.field1 := 123.U\n  blob_762.field2 := true.B\n  \n  io.out := blob_762\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_5965 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5966 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_5966 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5966)\n  })\n  \n  val blob_456 = Wire(new MyBundle_5966)\n  blob_456.field1 := 123.U\n  blob_456.field2 := true.B\n  \n  io.out := blob_456\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_5968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_281 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_281(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_281\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_5967 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_5969 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_272 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_272(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_272\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_5970 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_483'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_5971 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_483'\n  val v_483 = Wire(SInt(26.W))\n  \n  \n  v_483 := 0.U.asTypeOf(v_483)\n  \n\n  io.out := v_483\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5972 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_5972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5972)\n  })\n  \n  val blob_354 = Wire(new MyBundle_5972)\n  blob_354.field1 := 123.U\n  blob_354.field2 := true.B\n  \n  io.out := blob_354\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5973 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_5973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5973)\n  })\n  \n  val blob_639 = Wire(new MyBundle_5973)\n  blob_639.field1 := 123.U\n  blob_639.field2 := true.B\n  \n  io.out := blob_639\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_5974 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5975 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5975 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5975)\n  })\n  \n  val blob_390 = Wire(new MyBundle_5975)\n  blob_390.field1 := 123.U\n  blob_390.field2 := true.B\n  \n  io.out := blob_390\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5976 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_5976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5976)\n  })\n  \n  val blob_654 = Wire(new MyBundle_5976)\n  blob_654.field1 := 123.U\n  blob_654.field2 := true.B\n  \n  io.out := blob_654\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_5977 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_245 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_245(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_245\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5978 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_5978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5978)\n  })\n  \n  val blob_861 = Wire(new MyBundle_5978)\n  blob_861.field1 := 123.U\n  blob_861.field2 := true.B\n  \n  io.out := blob_861\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_5979 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_5980 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_5981 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5982 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_5982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5982)\n  })\n  \n  val blob_878 = Wire(new MyBundle_5982)\n  blob_878.field1 := 123.U\n  blob_878.field2 := true.B\n  \n  io.out := blob_878\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_5983 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_151'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_5984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_151'\n  val v_151 = Reg(UInt(22.W))\n  \n  \n  v_151 := 0.U.asTypeOf(v_151)\n  \n\n  io.out := v_151\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_5985 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_5986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_362 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_362(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_362\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_5987 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_880 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_880(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_880\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5988 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_792 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_792(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_792\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_5989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_684 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_684(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_684\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_5990 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_5992 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5991 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_5991 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5991)\n  })\n  \n  val blob_158 = Wire(new MyBundle_5991)\n  blob_158.field1 := 123.U\n  blob_158.field2 := true.B\n  \n  io.out := blob_158\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_5993 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_171'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_5994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_171'\n  val v_171 = Wire(UInt(5.W))\n  \n  \n  v_171 := 0.U.asTypeOf(v_171)\n  \n\n  io.out := v_171\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5996 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_5996 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5996)\n  })\n  \n  val blob_765 = Wire(new MyBundle_5996)\n  blob_765.field1 := 123.U\n  blob_765.field2 := true.B\n  \n  io.out := blob_765\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_5997 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_674 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_674(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_674\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_5999 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_5999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_5999)\n  })\n  \n  val blob_180 = Wire(new MyBundle_5999)\n  blob_180.field1 := 123.U\n  blob_180.field2 := true.B\n  \n  io.out := blob_180\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_5998 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_620 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_620(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_620\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_6000 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6002 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_163'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_6003 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_163'\n  val v_163 = Wire(UInt(21.W))\n  \n  \n  v_163 := 0.U.asTypeOf(v_163)\n  \n\n  io.out := v_163\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6004 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_932'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_932'\n  val v_932 = Reg(UInt(12.W))\n  \n  \n  v_932 := 0.U.asTypeOf(v_932)\n  \n\n  io.out := v_932\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6005 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_392 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_392(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_392\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6008 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_357'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_6007 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_357'\n  val v_357 = Wire(SInt(17.W))\n  \n  \n  v_357 := 0.U.asTypeOf(v_357)\n  \n\n  io.out := v_357\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_6009 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6010 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_6010 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6010)\n  })\n  \n  val blob_838 = Wire(new MyBundle_6010)\n  blob_838.field1 := 123.U\n  blob_838.field2 := true.B\n  \n  io.out := blob_838\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6011 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_462 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_462(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_462\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_6012 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_6014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_383 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_383(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_383\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_6013 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6015 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6016 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(20.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_921 = Wire(Vec(7, UInt(20.W)))\n  \n  for (i <- 0 until 7) {\n    vec_921(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_921\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_6017 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_547'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_6018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_547'\n  val v_547 = Wire(UInt(14.W))\n  \n  \n  v_547 := 0.U.asTypeOf(v_547)\n  \n\n  io.out := v_547\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_6021 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6022 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_183 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_183(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_183\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6024 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6024 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6024)\n  })\n  \n  val blob_432 = Wire(new MyBundle_6024)\n  blob_432.field1 := 123.U\n  blob_432.field2 := true.B\n  \n  io.out := blob_432\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6023 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_6023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6023)\n  })\n  \n  val blob_336 = Wire(new MyBundle_6023)\n  blob_336.field1 := 123.U\n  blob_336.field2 := true.B\n  \n  io.out := blob_336\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_6025 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6026 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_6026 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6026)\n  })\n  \n  val blob_845 = Wire(new MyBundle_6026)\n  blob_845.field1 := 123.U\n  blob_845.field2 := true.B\n  \n  io.out := blob_845\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_708'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_6027 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_708'\n  val v_708 = Wire(SInt(7.W))\n  \n  \n  v_708 := 0.U.asTypeOf(v_708)\n  \n\n  io.out := v_708\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_707'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_6028 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_707'\n  val v_707 = Reg(UInt(14.W))\n  \n  \n  v_707 := 0.U.asTypeOf(v_707)\n  \n\n  io.out := v_707\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6029 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_6030 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6031 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6033 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6033 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6033)\n  })\n  \n  val blob_953 = Wire(new MyBundle_6033)\n  blob_953.field1 := 123.U\n  blob_953.field2 := true.B\n  \n  io.out := blob_953\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6032 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_127'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_127'\n  val v_127 = Reg(UInt(8.W))\n  \n  \n  v_127 := 0.U.asTypeOf(v_127)\n  \n\n  io.out := v_127\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_6035 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_6036 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6037 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_520 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_520(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_520\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6038 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_767 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_767(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_767\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_6039 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_742 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_742(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_742\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6041 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6040 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_279 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_279(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_279\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_6043 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6044 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6046 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6046 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6046)\n  })\n  \n  val blob_661 = Wire(new MyBundle_6046)\n  blob_661.field1 := 123.U\n  blob_661.field2 := true.B\n  \n  io.out := blob_661\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_6047 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6048 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_172 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_172(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_172\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_635'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_6050 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_635'\n  val v_635 = Wire(UInt(4.W))\n  \n  \n  v_635 := 0.U.asTypeOf(v_635)\n  \n\n  io.out := v_635\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6049 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6051 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_891'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_6053 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_891'\n  val v_891 = Wire(SInt(14.W))\n  \n  \n  v_891 := 0.U.asTypeOf(v_891)\n  \n\n  io.out := v_891\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6054 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6054 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6054)\n  })\n  \n  val blob_371 = Wire(new MyBundle_6054)\n  blob_371.field1 := 123.U\n  blob_371.field2 := true.B\n  \n  io.out := blob_371\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_195'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_195'\n  val v_195 = Wire(UInt(3.W))\n  \n  \n  v_195 := 0.U.asTypeOf(v_195)\n  \n\n  io.out := v_195\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_6057 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_397'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_6056 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_397'\n  val v_397 = Wire(SInt(7.W))\n  \n  \n  v_397 := 0.U.asTypeOf(v_397)\n  \n\n  io.out := v_397\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6058 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6059 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_625 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_625(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_625\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_6061 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_6062 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_6065 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6064 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_635'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_635'\n  val v_635 = Wire(UInt(12.W))\n  \n  \n  v_635 := 0.U.asTypeOf(v_635)\n  \n\n  io.out := v_635\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6068 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_6068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6068)\n  })\n  \n  val blob_405 = Wire(new MyBundle_6068)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_757'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_6070 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_757'\n  val v_757 = Wire(SInt(6.W))\n  \n  \n  v_757 := 0.U.asTypeOf(v_757)\n  \n\n  io.out := v_757\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_6072 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_6071 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_754'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_6073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_754'\n  val v_754 = Reg(SInt(10.W))\n  \n  \n  v_754 := 0.U.asTypeOf(v_754)\n  \n\n  io.out := v_754\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_6074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(17.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_603 = Wire(Vec(3, UInt(17.W)))\n  \n  for (i <- 0 until 3) {\n    vec_603(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_603\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_894'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_6076 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_894'\n  val v_894 = Reg(SInt(12.W))\n  \n  \n  v_894 := 0.U.asTypeOf(v_894)\n  \n\n  io.out := v_894\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6075 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_818 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_818(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_818\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_6077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_202 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_202(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_202\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6078 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6078 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6078)\n  })\n  \n  val blob_583 = Wire(new MyBundle_6078)\n  blob_583.field1 := 123.U\n  blob_583.field2 := true.B\n  \n  io.out := blob_583\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6080 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_6080 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6080)\n  })\n  \n  val blob_128 = Wire(new MyBundle_6080)\n  blob_128.field1 := 123.U\n  blob_128.field2 := true.B\n  \n  io.out := blob_128\n}"}
{"instruction": "Implement a module performing subtraction on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_6079 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6082 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6082 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6082)\n  })\n  \n  val blob_496 = Wire(new MyBundle_6082)\n  blob_496.field1 := 123.U\n  blob_496.field2 := true.B\n  \n  io.out := blob_496\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_104'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_6084 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_104'\n  val v_104 = Reg(UInt(32.W))\n  \n  \n  v_104 := 0.U.asTypeOf(v_104)\n  \n\n  io.out := v_104\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_6083 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6085 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(4.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_687 = Wire(Vec(8, UInt(4.W)))\n  \n  for (i <- 0 until 8) {\n    vec_687(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_687\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_6087 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6088 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_6088 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6088)\n  })\n  \n  val blob_194 = Wire(new MyBundle_6088)\n  blob_194.field1 := 123.U\n  blob_194.field2 := true.B\n  \n  io.out := blob_194\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(7.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_333 = Wire(Vec(4, UInt(7.W)))\n  \n  for (i <- 0 until 4) {\n    vec_333(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_333\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6090 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_6091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_352 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_352(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_352\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6092 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6092 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6092)\n  })\n  \n  val blob_673 = Wire(new MyBundle_6092)\n  blob_673.field1 := 123.U\n  blob_673.field2 := true.B\n  \n  io.out := blob_673\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_6093 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_6094 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6096 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6095 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6095)\n  })\n  \n  val blob_173 = Wire(new MyBundle_6095)\n  blob_173.field1 := 123.U\n  blob_173.field2 := true.B\n  \n  io.out := blob_173\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6097 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6097 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6097)\n  })\n  \n  val blob_369 = Wire(new MyBundle_6097)\n  blob_369.field1 := 123.U\n  blob_369.field2 := true.B\n  \n  io.out := blob_369\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_939 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_939(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_939\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_6099 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_6100 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6101 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6102 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_575 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_575(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_575\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6104 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6104 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6104)\n  })\n  \n  val blob_280 = Wire(new MyBundle_6104)\n  blob_280.field1 := 123.U\n  blob_280.field2 := true.B\n  \n  io.out := blob_280\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6103 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6103)\n  })\n  \n  val blob_981 = Wire(new MyBundle_6103)\n  blob_981.field1 := 123.U\n  blob_981.field2 := true.B\n  \n  io.out := blob_981\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6106 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6107 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6107 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6107)\n  })\n  \n  val blob_535 = Wire(new MyBundle_6107)\n  blob_535.field1 := 123.U\n  blob_535.field2 := true.B\n  \n  io.out := blob_535\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_6108 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_6109 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_157 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_157(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_157\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_668'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_6112 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_668'\n  val v_668 = Wire(SInt(18.W))\n  \n  \n  v_668 := 0.U.asTypeOf(v_668)\n  \n\n  io.out := v_668\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_6113 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6114 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6114 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6114)\n  })\n  \n  val blob_340 = Wire(new MyBundle_6114)\n  blob_340.field1 := 123.U\n  blob_340.field2 := true.B\n  \n  io.out := blob_340\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_6115 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6116 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_6116 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6116)\n  })\n  \n  val blob_629 = Wire(new MyBundle_6116)\n  blob_629.field1 := 123.U\n  blob_629.field2 := true.B\n  \n  io.out := blob_629\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6117 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_6117 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6117)\n  })\n  \n  val blob_203 = Wire(new MyBundle_6117)\n  blob_203.field1 := 123.U\n  blob_203.field2 := true.B\n  \n  io.out := blob_203\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6119 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6119 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6119)\n  })\n  \n  val blob_202 = Wire(new MyBundle_6119)\n  blob_202.field1 := 123.U\n  blob_202.field2 := true.B\n  \n  io.out := blob_202\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6118 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6120 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_6121 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_585 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_585(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_585\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_101 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_101(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_101\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6124 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6124)\n  })\n  \n  val blob_741 = Wire(new MyBundle_6124)\n  blob_741.field1 := 123.U\n  blob_741.field2 := true.B\n  \n  io.out := blob_741\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_6123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(21.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_904 = Wire(Vec(8, UInt(21.W)))\n  \n  for (i <- 0 until 8) {\n    vec_904(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_904\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_391'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_6125 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_391'\n  val v_391 = Reg(SInt(22.W))\n  \n  \n  v_391 := 0.U.asTypeOf(v_391)\n  \n\n  io.out := v_391\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6126 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_634 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_634(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_634\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6127 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_6128 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6129 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_635 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_635(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_635\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6130 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6131 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6131 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6131)\n  })\n  \n  val blob_147 = Wire(new MyBundle_6131)\n  blob_147.field1 := 123.U\n  blob_147.field2 := true.B\n  \n  io.out := blob_147\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6132 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(26.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_268 = Wire(Vec(2, UInt(26.W)))\n  \n  for (i <- 0 until 2) {\n    vec_268(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_268\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_6133 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(22.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_159 = Wire(Vec(3, UInt(22.W)))\n  \n  for (i <- 0 until 3) {\n    vec_159(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_159\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6134 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6136 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6136)\n  })\n  \n  val blob_399 = Wire(new MyBundle_6136)\n  blob_399.field1 := 123.U\n  blob_399.field2 := true.B\n  \n  io.out := blob_399\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_202'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_6137 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_202'\n  val v_202 = Wire(SInt(17.W))\n  \n  \n  v_202 := 0.U.asTypeOf(v_202)\n  \n\n  io.out := v_202\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6139 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6139 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6139)\n  })\n  \n  val blob_322 = Wire(new MyBundle_6139)\n  blob_322.field1 := 123.U\n  blob_322.field2 := true.B\n  \n  io.out := blob_322\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_821 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_821(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_821\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_709'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_6143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_709'\n  val v_709 = Wire(SInt(16.W))\n  \n  \n  v_709 := 0.U.asTypeOf(v_709)\n  \n\n  io.out := v_709\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_287'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_6141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_287'\n  val v_287 = Wire(UInt(32.W))\n  \n  \n  v_287 := 0.U.asTypeOf(v_287)\n  \n\n  io.out := v_287\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_6142 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6146 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_6144 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6145 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_170'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_6147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_170'\n  val v_170 = Reg(SInt(14.W))\n  \n  \n  v_170 := 0.U.asTypeOf(v_170)\n  \n\n  io.out := v_170\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_6148 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_6150 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_903'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_6151 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_903'\n  val v_903 = Wire(UInt(27.W))\n  \n  \n  v_903 := 0.U.asTypeOf(v_903)\n  \n\n  io.out := v_903\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6153 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_6152 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_593 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_593(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_593\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_6154 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6155 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6155)\n  })\n  \n  val blob_804 = Wire(new MyBundle_6155)\n  blob_804.field1 := 123.U\n  blob_804.field2 := true.B\n  \n  io.out := blob_804\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6156 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6156 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6156)\n  })\n  \n  val blob_400 = Wire(new MyBundle_6156)\n  blob_400.field1 := 123.U\n  blob_400.field2 := true.B\n  \n  io.out := blob_400\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_6157 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_6158 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6159 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(22.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_493 = Wire(Vec(6, UInt(22.W)))\n  \n  for (i <- 0 until 6) {\n    vec_493(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_493\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6161 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(27.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_668 = Wire(Vec(5, UInt(27.W)))\n  \n  for (i <- 0 until 5) {\n    vec_668(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_668\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_498'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_6163 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_498'\n  val v_498 = Reg(UInt(27.W))\n  \n  \n  v_498 := 0.U.asTypeOf(v_498)\n  \n\n  io.out := v_498\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_770 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_770(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_770\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_6164 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6166 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6166 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6166)\n  })\n  \n  val blob_984 = Wire(new MyBundle_6166)\n  blob_984.field1 := 123.U\n  blob_984.field2 := true.B\n  \n  io.out := blob_984\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6167 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_6168 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6170 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6170)\n  })\n  \n  val blob_489 = Wire(new MyBundle_6170)\n  blob_489.field1 := 123.U\n  blob_489.field2 := true.B\n  \n  io.out := blob_489\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_873'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_6172 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_873'\n  val v_873 = Reg(SInt(29.W))\n  \n  \n  v_873 := 0.U.asTypeOf(v_873)\n  \n\n  io.out := v_873\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_771'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_6173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_771'\n  val v_771 = Reg(UInt(28.W))\n  \n  \n  v_771 := 0.U.asTypeOf(v_771)\n  \n\n  io.out := v_771\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6171 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_6174 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_460'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_6175 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_460'\n  val v_460 = Wire(SInt(30.W))\n  \n  \n  v_460 := 0.U.asTypeOf(v_460)\n  \n\n  io.out := v_460\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_6177 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_378'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_6176 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_378'\n  val v_378 = Reg(SInt(26.W))\n  \n  \n  v_378 := 0.U.asTypeOf(v_378)\n  \n\n  io.out := v_378\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6178 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6180 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_670 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_670(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6179 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6181 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_738 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_738(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_738\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_6183 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_6185 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_6184 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6186 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_532 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_532(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_532\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6188 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_6187 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_550'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_6189 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_550'\n  val v_550 = Reg(SInt(31.W))\n  \n  \n  v_550 := 0.U.asTypeOf(v_550)\n  \n\n  io.out := v_550\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6190 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_359'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_6191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_359'\n  val v_359 = Reg(UInt(23.W))\n  \n  \n  v_359 := 0.U.asTypeOf(v_359)\n  \n\n  io.out := v_359\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_129 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_129(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_129\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6193 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6194 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6194 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6194)\n  })\n  \n  val blob_684 = Wire(new MyBundle_6194)\n  blob_684.field1 := 123.U\n  blob_684.field2 := true.B\n  \n  io.out := blob_684\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_602'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_6195 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_602'\n  val v_602 = Reg(SInt(14.W))\n  \n  \n  v_602 := 0.U.asTypeOf(v_602)\n  \n\n  io.out := v_602\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_601 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_601(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_601\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_6198 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6199 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(12.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_148 = Wire(Vec(5, UInt(12.W)))\n  \n  for (i <- 0 until 5) {\n    vec_148(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_148\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_6201 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6200 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_958 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_958(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_958\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_6203 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_6204 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_6205 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6206 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6206 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6206)\n  })\n  \n  val blob_446 = Wire(new MyBundle_6206)\n  blob_446.field1 := 123.U\n  blob_446.field2 := true.B\n  \n  io.out := blob_446\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_6207 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_492 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_492(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_492\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_300'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_6208 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_300'\n  val v_300 = Wire(UInt(19.W))\n  \n  \n  v_300 := 0.U.asTypeOf(v_300)\n  \n\n  io.out := v_300\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_6210 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6211 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_6212 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6213 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_239 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_239(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_239\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_6214 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6215 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6215)\n  })\n  \n  val blob_841 = Wire(new MyBundle_6215)\n  blob_841.field1 := 123.U\n  blob_841.field2 := true.B\n  \n  io.out := blob_841\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6216 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_633 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_633(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_633\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6217 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_876'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_6218 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_876'\n  val v_876 = Reg(UInt(3.W))\n  \n  \n  v_876 := 0.U.asTypeOf(v_876)\n  \n\n  io.out := v_876\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6219 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(26.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_451 = Wire(Vec(2, UInt(26.W)))\n  \n  for (i <- 0 until 2) {\n    vec_451(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_451\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6221 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_164 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_164(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_164\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6222 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_366'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6223 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_366'\n  val v_366 = Wire(UInt(8.W))\n  \n  \n  v_366 := 0.U.asTypeOf(v_366)\n  \n\n  io.out := v_366\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6224 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6224 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6224)\n  })\n  \n  val blob_576 = Wire(new MyBundle_6224)\n  blob_576.field1 := 123.U\n  blob_576.field2 := true.B\n  \n  io.out := blob_576\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6225 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6226 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_6226 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6226)\n  })\n  \n  val blob_652 = Wire(new MyBundle_6226)\n  blob_652.field1 := 123.U\n  blob_652.field2 := true.B\n  \n  io.out := blob_652\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_6227 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6228 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_846 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_846(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_846\n}"}
{"instruction": "Implement a module performing addition on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_6229 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6231 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6231 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6231)\n  })\n  \n  val blob_824 = Wire(new MyBundle_6231)\n  blob_824.field1 := 123.U\n  blob_824.field2 := true.B\n  \n  io.out := blob_824\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6230 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_787 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_787(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_787\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6233 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6234 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_227 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_227(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_227\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_6236 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_991'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6237 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_991'\n  val v_991 = Wire(SInt(22.W))\n  \n  \n  v_991 := 0.U.asTypeOf(v_991)\n  \n\n  io.out := v_991\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_6238 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_380 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_380(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_380\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6240 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_6240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6240)\n  })\n  \n  val blob_212 = Wire(new MyBundle_6240)\n  blob_212.field1 := 123.U\n  blob_212.field2 := true.B\n  \n  io.out := blob_212\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6241 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6244 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6244)\n  })\n  \n  val blob_491 = Wire(new MyBundle_6244)\n  blob_491.field1 := 123.U\n  blob_491.field2 := true.B\n  \n  io.out := blob_491\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_668 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_668(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_668\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6246 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_494'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_6248 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_494'\n  val v_494 = Wire(UInt(31.W))\n  \n  \n  v_494 := 0.U.asTypeOf(v_494)\n  \n\n  io.out := v_494\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_384'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_6249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_384'\n  val v_384 = Wire(SInt(25.W))\n  \n  \n  v_384 := 0.U.asTypeOf(v_384)\n  \n\n  io.out := v_384\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6250 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_159 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_159(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_159\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6251 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6251 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6251)\n  })\n  \n  val blob_556 = Wire(new MyBundle_6251)\n  blob_556.field1 := 123.U\n  blob_556.field2 := true.B\n  \n  io.out := blob_556\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6252 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_6252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6252)\n  })\n  \n  val blob_398 = Wire(new MyBundle_6252)\n  blob_398.field1 := 123.U\n  blob_398.field2 := true.B\n  \n  io.out := blob_398\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_809 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_809(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_809\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_554'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_6254 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_554'\n  val v_554 = Reg(SInt(27.W))\n  \n  \n  v_554 := 0.U.asTypeOf(v_554)\n  \n\n  io.out := v_554\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6255 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_427 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_427(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_427\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6256 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6256)\n  })\n  \n  val blob_462 = Wire(new MyBundle_6256)\n  blob_462.field1 := 123.U\n  blob_462.field2 := true.B\n  \n  io.out := blob_462\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6258 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_712 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_712(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_712\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_900'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6259 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_900'\n  val v_900 = Reg(SInt(14.W))\n  \n  \n  v_900 := 0.U.asTypeOf(v_900)\n  \n\n  io.out := v_900\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6260 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6261 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_6261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6261)\n  })\n  \n  val blob_213 = Wire(new MyBundle_6261)\n  blob_213.field1 := 123.U\n  blob_213.field2 := true.B\n  \n  io.out := blob_213\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6262 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_6262 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6262)\n  })\n  \n  val blob_798 = Wire(new MyBundle_6262)\n  blob_798.field1 := 123.U\n  blob_798.field2 := true.B\n  \n  io.out := blob_798\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6263 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6263 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6263)\n  })\n  \n  val blob_152 = Wire(new MyBundle_6263)\n  blob_152.field1 := 123.U\n  blob_152.field2 := true.B\n  \n  io.out := blob_152\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6264 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6265 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_201'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_6266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_201'\n  val v_201 = Wire(UInt(5.W))\n  \n  \n  v_201 := 0.U.asTypeOf(v_201)\n  \n\n  io.out := v_201\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_6267 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_6268 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6269 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_6270 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_956'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_6273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_956'\n  val v_956 = Wire(SInt(9.W))\n  \n  \n  v_956 := 0.U.asTypeOf(v_956)\n  \n\n  io.out := v_956\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6272 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6272 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6272)\n  })\n  \n  val blob_289 = Wire(new MyBundle_6272)\n  blob_289.field1 := 123.U\n  blob_289.field2 := true.B\n  \n  io.out := blob_289\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_156'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_6274 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_156'\n  val v_156 = Wire(UInt(25.W))\n  \n  \n  v_156 := 0.U.asTypeOf(v_156)\n  \n\n  io.out := v_156\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6275 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_6278 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6279 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_386'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_6280 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_386'\n  val v_386 = Reg(UInt(12.W))\n  \n  \n  v_386 := 0.U.asTypeOf(v_386)\n  \n\n  io.out := v_386\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_250'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6281 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_250'\n  val v_250 = Reg(SInt(22.W))\n  \n  \n  v_250 := 0.U.asTypeOf(v_250)\n  \n\n  io.out := v_250\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_6282 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_550'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6283 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_550'\n  val v_550 = Wire(SInt(26.W))\n  \n  \n  v_550 := 0.U.asTypeOf(v_550)\n  \n\n  io.out := v_550\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6284 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_626 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_626(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_626\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_606'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_6285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_606'\n  val v_606 = Wire(SInt(4.W))\n  \n  \n  v_606 := 0.U.asTypeOf(v_606)\n  \n\n  io.out := v_606\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6286 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_6287 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6288 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6288 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6288)\n  })\n  \n  val blob_933 = Wire(new MyBundle_6288)\n  blob_933.field1 := 123.U\n  blob_933.field2 := true.B\n  \n  io.out := blob_933\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_6289 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6290 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6290 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6290)\n  })\n  \n  val blob_104 = Wire(new MyBundle_6290)\n  blob_104.field1 := 123.U\n  blob_104.field2 := true.B\n  \n  io.out := blob_104\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6291 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_6292 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_6293 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_312 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_312(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_312\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_6295 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_458 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_458(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_458\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_6297 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6298 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6298)\n  })\n  \n  val blob_721 = Wire(new MyBundle_6298)\n  blob_721.field1 := 123.U\n  blob_721.field2 := true.B\n  \n  io.out := blob_721\n}"}
{"instruction": "Implement a module performing bitwise OR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_6299 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6300 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6300)\n  })\n  \n  val blob_184 = Wire(new MyBundle_6300)\n  blob_184.field1 := 123.U\n  blob_184.field2 := true.B\n  \n  io.out := blob_184\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6301 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_437'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_6302 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_437'\n  val v_437 = Reg(SInt(16.W))\n  \n  \n  v_437 := 0.U.asTypeOf(v_437)\n  \n\n  io.out := v_437\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6303 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_6303 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6303)\n  })\n  \n  val blob_719 = Wire(new MyBundle_6303)\n  blob_719.field1 := 123.U\n  blob_719.field2 := true.B\n  \n  io.out := blob_719\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6304 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_855 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_855(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_855\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6305 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_6306 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_222'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_6307 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_222'\n  val v_222 = Wire(UInt(12.W))\n  \n  \n  v_222 := 0.U.asTypeOf(v_222)\n  \n\n  io.out := v_222\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_6308 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_272 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_272(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_272\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_6309 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_591'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_6312 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_591'\n  val v_591 = Reg(SInt(21.W))\n  \n  \n  v_591 := 0.U.asTypeOf(v_591)\n  \n\n  io.out := v_591\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_6314 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_6315 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6316 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(31.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_823 = Wire(Vec(5, UInt(31.W)))\n  \n  for (i <- 0 until 5) {\n    vec_823(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_823\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6317 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_551 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_551(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_551\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6319 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6318 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_116 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_116(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_116\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6320 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_885'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_6321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_885'\n  val v_885 = Reg(SInt(7.W))\n  \n  \n  v_885 := 0.U.asTypeOf(v_885)\n  \n\n  io.out := v_885\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6322 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6322 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6322)\n  })\n  \n  val blob_518 = Wire(new MyBundle_6322)\n  blob_518.field1 := 123.U\n  blob_518.field2 := true.B\n  \n  io.out := blob_518\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6324 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6325 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6325)\n  })\n  \n  val blob_954 = Wire(new MyBundle_6325)\n  blob_954.field1 := 123.U\n  blob_954.field2 := true.B\n  \n  io.out := blob_954\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6326 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6326 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6326)\n  })\n  \n  val blob_141 = Wire(new MyBundle_6326)\n  blob_141.field1 := 123.U\n  blob_141.field2 := true.B\n  \n  io.out := blob_141\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_6327 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_117 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_117(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_117\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6328 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_186'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_6329 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_186'\n  val v_186 = Reg(UInt(10.W))\n  \n  \n  v_186 := 0.U.asTypeOf(v_186)\n  \n\n  io.out := v_186\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_250'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_6330 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_250'\n  val v_250 = Wire(UInt(4.W))\n  \n  \n  v_250 := 0.U.asTypeOf(v_250)\n  \n\n  io.out := v_250\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_6331 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_6332 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6333 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6333 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6333)\n  })\n  \n  val blob_358 = Wire(new MyBundle_6333)\n  blob_358.field1 := 123.U\n  blob_358.field2 := true.B\n  \n  io.out := blob_358\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_6334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_525 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_525(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_525\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6335 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_323 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_323(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_323\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_621'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_621'\n  val v_621 = Wire(SInt(9.W))\n  \n  \n  v_621 := 0.U.asTypeOf(v_621)\n  \n\n  io.out := v_621\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6337 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6337 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6337)\n  })\n  \n  val blob_116 = Wire(new MyBundle_6337)\n  blob_116.field1 := 123.U\n  blob_116.field2 := true.B\n  \n  io.out := blob_116\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6338 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_676 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_676(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_676\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_785'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_6339 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_785'\n  val v_785 = Wire(SInt(28.W))\n  \n  \n  v_785 := 0.U.asTypeOf(v_785)\n  \n\n  io.out := v_785\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_6340 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_420 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_420(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_420\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_6342 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_913 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_913(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_913\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_576 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_576(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_576\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_6344 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6347 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_6348 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_6349 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_6351 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6350 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6350 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6350)\n  })\n  \n  val blob_289 = Wire(new MyBundle_6350)\n  blob_289.field1 := 123.U\n  blob_289.field2 := true.B\n  \n  io.out := blob_289\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6352 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6352)\n  })\n  \n  val blob_433 = Wire(new MyBundle_6352)\n  blob_433.field1 := 123.U\n  blob_433.field2 := true.B\n  \n  io.out := blob_433\n}"}
{"instruction": "Implement a module performing addition on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_6354 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_828'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_6353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_828'\n  val v_828 = Wire(UInt(19.W))\n  \n  \n  v_828 := 0.U.asTypeOf(v_828)\n  \n\n  io.out := v_828\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6355 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6356 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_951 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_951(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_951\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_6357 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6359 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_6358 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_6360 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_6362 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6361 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(15.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_704 = Wire(Vec(4, UInt(15.W)))\n  \n  for (i <- 0 until 4) {\n    vec_704(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_704\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(18.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_214 = Wire(Vec(8, UInt(18.W)))\n  \n  for (i <- 0 until 8) {\n    vec_214(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_214\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6365 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6365)\n  })\n  \n  val blob_399 = Wire(new MyBundle_6365)\n  blob_399.field1 := 123.U\n  blob_399.field2 := true.B\n  \n  io.out := blob_399\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_105'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_6366 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_105'\n  val v_105 = Wire(UInt(16.W))\n  \n  \n  v_105 := 0.U.asTypeOf(v_105)\n  \n\n  io.out := v_105\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6367 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_6368 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6370 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6370 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6370)\n  })\n  \n  val blob_817 = Wire(new MyBundle_6370)\n  blob_817.field1 := 123.U\n  blob_817.field2 := true.B\n  \n  io.out := blob_817\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_875 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_875(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_875\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_6371 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_6372 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6373 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6374 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_701 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_701(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_701\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_409 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_409(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_409\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6377 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_6378 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6379 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6379)\n  })\n  \n  val blob_623 = Wire(new MyBundle_6379)\n  blob_623.field1 := 123.U\n  blob_623.field2 := true.B\n  \n  io.out := blob_623\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_969'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_969'\n  val v_969 = Reg(UInt(16.W))\n  \n  \n  v_969 := 0.U.asTypeOf(v_969)\n  \n\n  io.out := v_969\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_249'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6381 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_249'\n  val v_249 = Reg(SInt(13.W))\n  \n  \n  v_249 := 0.U.asTypeOf(v_249)\n  \n\n  io.out := v_249\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6382 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6382 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6382)\n  })\n  \n  val blob_175 = Wire(new MyBundle_6382)\n  blob_175.field1 := 123.U\n  blob_175.field2 := true.B\n  \n  io.out := blob_175\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6383 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_6385 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6386 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6386 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6386)\n  })\n  \n  val blob_610 = Wire(new MyBundle_6386)\n  blob_610.field1 := 123.U\n  blob_610.field2 := true.B\n  \n  io.out := blob_610\n}"}
{"instruction": "Implement a module performing bitwise OR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_6387 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6388 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_6390 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6389 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_6392 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_919 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_919(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_919\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_220 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_220(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_220\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_895'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_6394 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_895'\n  val v_895 = Wire(UInt(3.W))\n  \n  \n  v_895 := 0.U.asTypeOf(v_895)\n  \n\n  io.out := v_895\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6395 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_137 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_137(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_137\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_6398 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6396 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6397 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6399 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_6399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6399)\n  })\n  \n  val blob_971 = Wire(new MyBundle_6399)\n  blob_971.field1 := 123.U\n  blob_971.field2 := true.B\n  \n  io.out := blob_971\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_360'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6400 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_360'\n  val v_360 = Reg(SInt(21.W))\n  \n  \n  v_360 := 0.U.asTypeOf(v_360)\n  \n\n  io.out := v_360\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6401 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6401)\n  })\n  \n  val blob_326 = Wire(new MyBundle_6401)\n  blob_326.field1 := 123.U\n  blob_326.field2 := true.B\n  \n  io.out := blob_326\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6402 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6402 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6402)\n  })\n  \n  val blob_250 = Wire(new MyBundle_6402)\n  blob_250.field1 := 123.U\n  blob_250.field2 := true.B\n  \n  io.out := blob_250\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6404 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6405 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6405)\n  })\n  \n  val blob_134 = Wire(new MyBundle_6405)\n  blob_134.field1 := 123.U\n  blob_134.field2 := true.B\n  \n  io.out := blob_134\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_6406 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_283 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_283(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_283\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6409 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6410 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6410 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6410)\n  })\n  \n  val blob_154 = Wire(new MyBundle_6410)\n  blob_154.field1 := 123.U\n  blob_154.field2 := true.B\n  \n  io.out := blob_154\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_970'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_6411 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_970'\n  val v_970 = Wire(SInt(26.W))\n  \n  \n  v_970 := 0.U.asTypeOf(v_970)\n  \n\n  io.out := v_970\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6412 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_6412 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6412)\n  })\n  \n  val blob_312 = Wire(new MyBundle_6412)\n  blob_312.field1 := 123.U\n  blob_312.field2 := true.B\n  \n  io.out := blob_312\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6413 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_895 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_895(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_895\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_6415 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6414 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6414 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6414)\n  })\n  \n  val blob_697 = Wire(new MyBundle_6414)\n  blob_697.field1 := 123.U\n  blob_697.field2 := true.B\n  \n  io.out := blob_697\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6418 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6418 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6418)\n  })\n  \n  val blob_261 = Wire(new MyBundle_6418)\n  blob_261.field1 := 123.U\n  blob_261.field2 := true.B\n  \n  io.out := blob_261\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6417 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_6416 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_146'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_6419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_146'\n  val v_146 = Reg(SInt(27.W))\n  \n  \n  v_146 := 0.U.asTypeOf(v_146)\n  \n\n  io.out := v_146\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_814'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_6420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_814'\n  val v_814 = Wire(UInt(30.W))\n  \n  \n  v_814 := 0.U.asTypeOf(v_814)\n  \n\n  io.out := v_814\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6421 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6421)\n  })\n  \n  val blob_649 = Wire(new MyBundle_6421)\n  blob_649.field1 := 123.U\n  blob_649.field2 := true.B\n  \n  io.out := blob_649\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6422 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6422 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6422)\n  })\n  \n  val blob_880 = Wire(new MyBundle_6422)\n  blob_880.field1 := 123.U\n  blob_880.field2 := true.B\n  \n  io.out := blob_880\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_6423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_247 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_247(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_247\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_876'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_6424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_876'\n  val v_876 = Reg(UInt(5.W))\n  \n  \n  v_876 := 0.U.asTypeOf(v_876)\n  \n\n  io.out := v_876\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6426 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_670 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_670(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6425 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6425 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6425)\n  })\n  \n  val blob_524 = Wire(new MyBundle_6425)\n  blob_524.field1 := 123.U\n  blob_524.field2 := true.B\n  \n  io.out := blob_524\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6427 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6427 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6427)\n  })\n  \n  val blob_114 = Wire(new MyBundle_6427)\n  blob_114.field1 := 123.U\n  blob_114.field2 := true.B\n  \n  io.out := blob_114\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_552 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_552(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_552\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_741'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_6429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_741'\n  val v_741 = Reg(UInt(8.W))\n  \n  \n  v_741 := 0.U.asTypeOf(v_741)\n  \n\n  io.out := v_741\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6430 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6430 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6430)\n  })\n  \n  val blob_508 = Wire(new MyBundle_6430)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_6433 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6432 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6432)\n  })\n  \n  val blob_229 = Wire(new MyBundle_6432)\n  blob_229.field1 := 123.U\n  blob_229.field2 := true.B\n  \n  io.out := blob_229\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6434 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_542 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_542(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_542\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6435 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_552 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_552(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_552\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_622'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_6438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_622'\n  val v_622 = Wire(UInt(4.W))\n  \n  \n  v_622 := 0.U.asTypeOf(v_622)\n  \n\n  io.out := v_622\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6439 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6441 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6440 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_179 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_179(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_179\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6443 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6442 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_6444 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6446 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_6446 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6446)\n  })\n  \n  val blob_169 = Wire(new MyBundle_6446)\n  blob_169.field1 := 123.U\n  blob_169.field2 := true.B\n  \n  io.out := blob_169\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6447 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_764 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_764(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_764\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_335'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_6448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_335'\n  val v_335 = Reg(SInt(4.W))\n  \n  \n  v_335 := 0.U.asTypeOf(v_335)\n  \n\n  io.out := v_335\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6449 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(29.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_923 = Wire(Vec(2, UInt(29.W)))\n  \n  for (i <- 0 until 2) {\n    vec_923(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_923\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_695'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6450 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_695'\n  val v_695 = Wire(UInt(25.W))\n  \n  \n  v_695 := 0.U.asTypeOf(v_695)\n  \n\n  io.out := v_695\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_339 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_339(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_339\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6452 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_6452 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6452)\n  })\n  \n  val blob_849 = Wire(new MyBundle_6452)\n  blob_849.field1 := 123.U\n  blob_849.field2 := true.B\n  \n  io.out := blob_849\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6453 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_6453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6453)\n  })\n  \n  val blob_374 = Wire(new MyBundle_6453)\n  blob_374.field1 := 123.U\n  blob_374.field2 := true.B\n  \n  io.out := blob_374\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_6454 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6455 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_6455 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6455)\n  })\n  \n  val blob_151 = Wire(new MyBundle_6455)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6457 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6457 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6457)\n  })\n  \n  val blob_508 = Wire(new MyBundle_6457)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6458 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6458)\n  })\n  \n  val blob_465 = Wire(new MyBundle_6458)\n  blob_465.field1 := 123.U\n  blob_465.field2 := true.B\n  \n  io.out := blob_465\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6459 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6459 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6459)\n  })\n  \n  val blob_697 = Wire(new MyBundle_6459)\n  blob_697.field1 := 123.U\n  blob_697.field2 := true.B\n  \n  io.out := blob_697\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_982'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_6460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_982'\n  val v_982 = Reg(SInt(27.W))\n  \n  \n  v_982 := 0.U.asTypeOf(v_982)\n  \n\n  io.out := v_982\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_6461 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6462 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6462 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6462)\n  })\n  \n  val blob_671 = Wire(new MyBundle_6462)\n  blob_671.field1 := 123.U\n  blob_671.field2 := true.B\n  \n  io.out := blob_671\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_6463 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_6466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_317 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_317(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_317\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6465 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6467 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_6467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6467)\n  })\n  \n  val blob_190 = Wire(new MyBundle_6467)\n  blob_190.field1 := 123.U\n  blob_190.field2 := true.B\n  \n  io.out := blob_190\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6468 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6468 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6468)\n  })\n  \n  val blob_759 = Wire(new MyBundle_6468)\n  blob_759.field1 := 123.U\n  blob_759.field2 := true.B\n  \n  io.out := blob_759\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6469 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_304 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_304(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_304\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_6471 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6472 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6472 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6472)\n  })\n  \n  val blob_717 = Wire(new MyBundle_6472)\n  blob_717.field1 := 123.U\n  blob_717.field2 := true.B\n  \n  io.out := blob_717\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_6474 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_279'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_6473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_279'\n  val v_279 = Reg(SInt(17.W))\n  \n  \n  v_279 := 0.U.asTypeOf(v_279)\n  \n\n  io.out := v_279\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6475 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_706 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_706(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_706\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_6476 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_554 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_554(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_554\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_6479 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_784'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_6480 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_784'\n  val v_784 = Reg(UInt(13.W))\n  \n  \n  v_784 := 0.U.asTypeOf(v_784)\n  \n\n  io.out := v_784\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_6482 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_6481 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6483 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6483 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6483)\n  })\n  \n  val blob_614 = Wire(new MyBundle_6483)\n  blob_614.field1 := 123.U\n  blob_614.field2 := true.B\n  \n  io.out := blob_614\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6484 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_557 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_557(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_557\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6485 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_6485 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6485)\n  })\n  \n  val blob_493 = Wire(new MyBundle_6485)\n  blob_493.field1 := 123.U\n  blob_493.field2 := true.B\n  \n  io.out := blob_493\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6486 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6487 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6488 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_6491 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_445 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_445(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_445\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6490 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_6492 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_158 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_158(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_158\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6494 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(12.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_182 = Wire(Vec(4, UInt(12.W)))\n  \n  for (i <- 0 until 4) {\n    vec_182(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_182\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6495 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6495 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6495)\n  })\n  \n  val blob_228 = Wire(new MyBundle_6495)\n  blob_228.field1 := 123.U\n  blob_228.field2 := true.B\n  \n  io.out := blob_228\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6496 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6498 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6498)\n  })\n  \n  val blob_171 = Wire(new MyBundle_6498)\n  blob_171.field1 := 123.U\n  blob_171.field2 := true.B\n  \n  io.out := blob_171\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6497 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_273 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_273(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_273\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6500 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_778 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_778(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_778\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6501 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_6502 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_6503 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_6504 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_6505 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6506 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6506)\n  })\n  \n  val blob_811 = Wire(new MyBundle_6506)\n  blob_811.field1 := 123.U\n  blob_811.field2 := true.B\n  \n  io.out := blob_811\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_6507 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6508 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_167'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_6509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_167'\n  val v_167 = Wire(SInt(2.W))\n  \n  \n  v_167 := 0.U.asTypeOf(v_167)\n  \n\n  io.out := v_167\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6511 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_602 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_602(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_602\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_6510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_514 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_514(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_514\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6512 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_662 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_662(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_662\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6513 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6514 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_717 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_717(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_717\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6515 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_6515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6515)\n  })\n  \n  val blob_602 = Wire(new MyBundle_6515)\n  blob_602.field1 := 123.U\n  blob_602.field2 := true.B\n  \n  io.out := blob_602\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_199 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_199(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_199\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_403'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_6517 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_403'\n  val v_403 = Reg(SInt(7.W))\n  \n  \n  v_403 := 0.U.asTypeOf(v_403)\n  \n\n  io.out := v_403\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_6519 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_755 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_755(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_755\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_6520 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_6523 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_6524 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6522 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6525 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_376 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_376(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_376\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6526 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_223 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_223(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_223\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_6527 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_646'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_6528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_646'\n  val v_646 = Wire(UInt(5.W))\n  \n  \n  v_646 := 0.U.asTypeOf(v_646)\n  \n\n  io.out := v_646\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6529 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_6529 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6529)\n  })\n  \n  val blob_891 = Wire(new MyBundle_6529)\n  blob_891.field1 := 123.U\n  blob_891.field2 := true.B\n  \n  io.out := blob_891\n}"}
{"instruction": "Implement a module performing bitwise OR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_6532 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_461 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_461(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_6531 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_6533 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_6534 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6535 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_370 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_370(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_370\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6536 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_670 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_670(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6537 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_6540 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_948 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_948(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_948\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_6541 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_6542 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6543 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6544 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(30.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_147 = Wire(Vec(7, UInt(30.W)))\n  \n  for (i <- 0 until 7) {\n    vec_147(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_147\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6546 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6545 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6545)\n  })\n  \n  val blob_862 = Wire(new MyBundle_6545)\n  blob_862.field1 := 123.U\n  blob_862.field2 := true.B\n  \n  io.out := blob_862\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6547 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_6549 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_6550 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_6551 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_6552 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6553 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_6555 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6554 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_237 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_237(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_237\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_6556 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6557 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6558 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_476 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_476(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_476\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_962 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_962(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_962\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_6560 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_855'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_6563 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_855'\n  val v_855 = Reg(SInt(27.W))\n  \n  \n  v_855 := 0.U.asTypeOf(v_855)\n  \n\n  io.out := v_855\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6561 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_6562 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_6564 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_6565 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6566 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6567 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_371 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_371(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_371\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_6569 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6568 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_573 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_573(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_573\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6571 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_6570 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_956 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_956(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_956\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6574 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_6574 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6574)\n  })\n  \n  val blob_893 = Wire(new MyBundle_6574)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_401'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_6578 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_401'\n  val v_401 = Reg(SInt(28.W))\n  \n  \n  v_401 := 0.U.asTypeOf(v_401)\n  \n\n  io.out := v_401\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_6579 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6577 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6577)\n  })\n  \n  val blob_783 = Wire(new MyBundle_6577)\n  blob_783.field1 := 123.U\n  blob_783.field2 := true.B\n  \n  io.out := blob_783\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6580 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_6580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6580)\n  })\n  \n  val blob_607 = Wire(new MyBundle_6580)\n  blob_607.field1 := 123.U\n  blob_607.field2 := true.B\n  \n  io.out := blob_607\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_137'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_6581 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_137'\n  val v_137 = Reg(SInt(23.W))\n  \n  \n  v_137 := 0.U.asTypeOf(v_137)\n  \n\n  io.out := v_137\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6582 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6583 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_6584 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_6585 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6586 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_712 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_712(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_712\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_946'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_6587 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_946'\n  val v_946 = Wire(UInt(28.W))\n  \n  \n  v_946 := 0.U.asTypeOf(v_946)\n  \n\n  io.out := v_946\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6588 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_6589 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6590 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_6590 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6590)\n  })\n  \n  val blob_334 = Wire(new MyBundle_6590)\n  blob_334.field1 := 123.U\n  blob_334.field2 := true.B\n  \n  io.out := blob_334\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6591 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_384 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_384(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_384\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_6592 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_115'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_6593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_115'\n  val v_115 = Wire(UInt(16.W))\n  \n  \n  v_115 := 0.U.asTypeOf(v_115)\n  \n\n  io.out := v_115\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_549'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_6596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_549'\n  val v_549 = Reg(UInt(27.W))\n  \n  \n  v_549 := 0.U.asTypeOf(v_549)\n  \n\n  io.out := v_549\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_300'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_6595 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_300'\n  val v_300 = Reg(SInt(14.W))\n  \n  \n  v_300 := 0.U.asTypeOf(v_300)\n  \n\n  io.out := v_300\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6594 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_241 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_241(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_241\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6597 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_6598 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_6599 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_693'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_6600 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_693'\n  val v_693 = Wire(SInt(13.W))\n  \n  \n  v_693 := 0.U.asTypeOf(v_693)\n  \n\n  io.out := v_693\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_6601 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_481'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_6603 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_481'\n  val v_481 = Reg(UInt(24.W))\n  \n  \n  v_481 := 0.U.asTypeOf(v_481)\n  \n\n  io.out := v_481\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6604 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6604 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6604)\n  })\n  \n  val blob_119 = Wire(new MyBundle_6604)\n  blob_119.field1 := 123.U\n  blob_119.field2 := true.B\n  \n  io.out := blob_119\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_6605 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6607 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_6606 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(29.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_242 = Wire(Vec(2, UInt(29.W)))\n  \n  for (i <- 0 until 2) {\n    vec_242(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_242\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_496'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_496'\n  val v_496 = Wire(UInt(14.W))\n  \n  \n  v_496 := 0.U.asTypeOf(v_496)\n  \n\n  io.out := v_496\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_6609 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_944'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_6611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_944'\n  val v_944 = Wire(UInt(10.W))\n  \n  \n  v_944 := 0.U.asTypeOf(v_944)\n  \n\n  io.out := v_944\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_6610 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_768'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_6612 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_768'\n  val v_768 = Reg(UInt(20.W))\n  \n  \n  v_768 := 0.U.asTypeOf(v_768)\n  \n\n  io.out := v_768\n}"}
{"instruction": "Implement a module performing bitwise AND on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_6613 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6614 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(11.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_513 = Wire(Vec(8, UInt(11.W)))\n  \n  for (i <- 0 until 8) {\n    vec_513(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_513\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6615 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6615)\n  })\n  \n  val blob_522 = Wire(new MyBundle_6615)\n  blob_522.field1 := 123.U\n  blob_522.field2 := true.B\n  \n  io.out := blob_522\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6616 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6617 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_6618 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_6619 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6620 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_6620 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6620)\n  })\n  \n  val blob_396 = Wire(new MyBundle_6620)\n  blob_396.field1 := 123.U\n  blob_396.field2 := true.B\n  \n  io.out := blob_396\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_6621 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_514'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_6622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_514'\n  val v_514 = Reg(SInt(13.W))\n  \n  \n  v_514 := 0.U.asTypeOf(v_514)\n  \n\n  io.out := v_514\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6623 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6624 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6625 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(27.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_273 = Wire(Vec(3, UInt(27.W)))\n  \n  for (i <- 0 until 3) {\n    vec_273(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_273\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_6627 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_6626 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_6631 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6630 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_6630 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6630)\n  })\n  \n  val blob_226 = Wire(new MyBundle_6630)\n  blob_226.field1 := 123.U\n  blob_226.field2 := true.B\n  \n  io.out := blob_226\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_829 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_829(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_829\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6634 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6635 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_899 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_899(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_899\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_6636 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_790 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_790(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_790\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_541 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_541(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_541\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6638 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_755 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_755(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_755\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6640 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_375 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_375(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_375\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_6641 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6642 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_6642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6642)\n  })\n  \n  val blob_940 = Wire(new MyBundle_6642)\n  blob_940.field1 := 123.U\n  blob_940.field2 := true.B\n  \n  io.out := blob_940\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6643 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_447'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_6644 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_447'\n  val v_447 = Reg(UInt(9.W))\n  \n  \n  v_447 := 0.U.asTypeOf(v_447)\n  \n\n  io.out := v_447\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6645 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_514 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_514(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_514\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_6647 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_6648 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6649 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_6649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6649)\n  })\n  \n  val blob_956 = Wire(new MyBundle_6649)\n  blob_956.field1 := 123.U\n  blob_956.field2 := true.B\n  \n  io.out := blob_956\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6650 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6650)\n  })\n  \n  val blob_150 = Wire(new MyBundle_6650)\n  blob_150.field1 := 123.U\n  blob_150.field2 := true.B\n  \n  io.out := blob_150\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6651 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6652 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6652)\n  })\n  \n  val blob_208 = Wire(new MyBundle_6652)\n  blob_208.field1 := 123.U\n  blob_208.field2 := true.B\n  \n  io.out := blob_208\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(21.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_322 = Wire(Vec(8, UInt(21.W)))\n  \n  for (i <- 0 until 8) {\n    vec_322(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_322\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6654 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_6654 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6654)\n  })\n  \n  val blob_713 = Wire(new MyBundle_6654)\n  blob_713.field1 := 123.U\n  blob_713.field2 := true.B\n  \n  io.out := blob_713\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_698 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_698(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_698\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6656 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6657 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6657 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6657)\n  })\n  \n  val blob_118 = Wire(new MyBundle_6657)\n  blob_118.field1 := 123.U\n  blob_118.field2 := true.B\n  \n  io.out := blob_118\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6658 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6658 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6658)\n  })\n  \n  val blob_595 = Wire(new MyBundle_6658)\n  blob_595.field1 := 123.U\n  blob_595.field2 := true.B\n  \n  io.out := blob_595\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_6659 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_6661 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6662 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6662 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6662)\n  })\n  \n  val blob_776 = Wire(new MyBundle_6662)\n  blob_776.field1 := 123.U\n  blob_776.field2 := true.B\n  \n  io.out := blob_776\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6663 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6663 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6663)\n  })\n  \n  val blob_467 = Wire(new MyBundle_6663)\n  blob_467.field1 := 123.U\n  blob_467.field2 := true.B\n  \n  io.out := blob_467\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6664 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_6664 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6664)\n  })\n  \n  val blob_752 = Wire(new MyBundle_6664)\n  blob_752.field1 := 123.U\n  blob_752.field2 := true.B\n  \n  io.out := blob_752\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_652'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_6665 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_652'\n  val v_652 = Reg(UInt(22.W))\n  \n  \n  v_652 := 0.U.asTypeOf(v_652)\n  \n\n  io.out := v_652\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_6668 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_521 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_521(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_521\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_749'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_6670 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_749'\n  val v_749 = Wire(UInt(7.W))\n  \n  \n  v_749 := 0.U.asTypeOf(v_749)\n  \n\n  io.out := v_749\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6671 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_926'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_6673 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_926'\n  val v_926 = Reg(UInt(10.W))\n  \n  \n  v_926 := 0.U.asTypeOf(v_926)\n  \n\n  io.out := v_926\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_398'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_6674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_398'\n  val v_398 = Reg(SInt(12.W))\n  \n  \n  v_398 := 0.U.asTypeOf(v_398)\n  \n\n  io.out := v_398\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6675 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6675 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6675)\n  })\n  \n  val blob_438 = Wire(new MyBundle_6675)\n  blob_438.field1 := 123.U\n  blob_438.field2 := true.B\n  \n  io.out := blob_438\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6677 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6678 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_703 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_703(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_703\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6679 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_169 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_169(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_169\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_6680 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_6681 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_659'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_6682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_659'\n  val v_659 = Reg(SInt(5.W))\n  \n  \n  v_659 := 0.U.asTypeOf(v_659)\n  \n\n  io.out := v_659\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_6683 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6684 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6684 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6684)\n  })\n  \n  val blob_974 = Wire(new MyBundle_6684)\n  blob_974.field1 := 123.U\n  blob_974.field2 := true.B\n  \n  io.out := blob_974\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_6685 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_899 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_899(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_899\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_606 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_606(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_606\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_924 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_924(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_924\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_6688 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_551'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_6690 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_551'\n  val v_551 = Reg(SInt(10.W))\n  \n  \n  v_551 := 0.U.asTypeOf(v_551)\n  \n\n  io.out := v_551\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6691 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6692 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_6693 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_714 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_714(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_714\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6696 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6695 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6695)\n  })\n  \n  val blob_177 = Wire(new MyBundle_6695)\n  blob_177.field1 := 123.U\n  blob_177.field2 := true.B\n  \n  io.out := blob_177\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_6697 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6698 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_6698 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6698)\n  })\n  \n  val blob_855 = Wire(new MyBundle_6698)\n  blob_855.field1 := 123.U\n  blob_855.field2 := true.B\n  \n  io.out := blob_855\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_6699 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6700 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_882 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_882(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_882\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_6701 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_6702 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_6704 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_6703 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_293'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_6707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_293'\n  val v_293 = Reg(SInt(17.W))\n  \n  \n  v_293 := 0.U.asTypeOf(v_293)\n  \n\n  io.out := v_293\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6706 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6708 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_6710 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6711 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6712 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6713 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_456 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_456(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_456\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_6715 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6714 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6714 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6714)\n  })\n  \n  val blob_649 = Wire(new MyBundle_6714)\n  blob_649.field1 := 123.U\n  blob_649.field2 := true.B\n  \n  io.out := blob_649\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6716 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_6716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6716)\n  })\n  \n  val blob_879 = Wire(new MyBundle_6716)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_6718 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_6719 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6720 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_6721 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6723 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_295 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_295(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_295\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6724 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_6724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6724)\n  })\n  \n  val blob_527 = Wire(new MyBundle_6724)\n  blob_527.field1 := 123.U\n  blob_527.field2 := true.B\n  \n  io.out := blob_527\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_834'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_6725 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_834'\n  val v_834 = Reg(SInt(29.W))\n  \n  \n  v_834 := 0.U.asTypeOf(v_834)\n  \n\n  io.out := v_834\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_6727 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_6728 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6729 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_605 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_605(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_605\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_203'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_6731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_203'\n  val v_203 = Reg(SInt(19.W))\n  \n  \n  v_203 := 0.U.asTypeOf(v_203)\n  \n\n  io.out := v_203\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6732 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_975 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_975(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_975\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_6733 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6734 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6735 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6735)\n  })\n  \n  val blob_811 = Wire(new MyBundle_6735)\n  blob_811.field1 := 123.U\n  blob_811.field2 := true.B\n  \n  io.out := blob_811\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6736 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_6737 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6738 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(20.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_632 = Wire(Vec(7, UInt(20.W)))\n  \n  for (i <- 0 until 7) {\n    vec_632(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_632\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_6739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_852 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_852(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_852\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6740 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_994 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_994(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_994\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6741 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_497 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_497(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_497\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_128 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_128(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_128\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_538 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_538(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_538\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_844 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_844(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_844\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6748 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6747 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6749 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_6749 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6749)\n  })\n  \n  val blob_865 = Wire(new MyBundle_6749)\n  blob_865.field1 := 123.U\n  blob_865.field2 := true.B\n  \n  io.out := blob_865\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_908 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_908(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_908\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6752 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6752 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6752)\n  })\n  \n  val blob_560 = Wire(new MyBundle_6752)\n  blob_560.field1 := 123.U\n  blob_560.field2 := true.B\n  \n  io.out := blob_560\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_6753 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_6754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_502 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_502(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_502\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_584'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_6756 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_584'\n  val v_584 = Wire(SInt(6.W))\n  \n  \n  v_584 := 0.U.asTypeOf(v_584)\n  \n\n  io.out := v_584\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_422 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_422(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_422\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_988'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_6757 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_988'\n  val v_988 = Reg(UInt(18.W))\n  \n  \n  v_988 := 0.U.asTypeOf(v_988)\n  \n\n  io.out := v_988\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6758 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6758)\n  })\n  \n  val blob_484 = Wire(new MyBundle_6758)\n  blob_484.field1 := 123.U\n  blob_484.field2 := true.B\n  \n  io.out := blob_484\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6759 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(11.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_295 = Wire(Vec(5, UInt(11.W)))\n  \n  for (i <- 0 until 5) {\n    vec_295(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_295\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_6760 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_6761 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_6762 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_380'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_6763 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_380'\n  val v_380 = Wire(SInt(18.W))\n  \n  \n  v_380 := 0.U.asTypeOf(v_380)\n  \n\n  io.out := v_380\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_885 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_885(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_885\n}"}
{"instruction": "Implement a module performing bitwise OR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_6766 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6767 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_862 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_862(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_862\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6768 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_6769 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_429'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_6770 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_429'\n  val v_429 = Reg(UInt(28.W))\n  \n  \n  v_429 := 0.U.asTypeOf(v_429)\n  \n\n  io.out := v_429\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_357 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_357(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_357\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_6772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_520'\n  val v_520 = Reg(SInt(15.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_6773 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6774 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_747 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_747(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_747\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6776 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6777 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6778 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6778 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6778)\n  })\n  \n  val blob_773 = Wire(new MyBundle_6778)\n  blob_773.field1 := 123.U\n  blob_773.field2 := true.B\n  \n  io.out := blob_773\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6779 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6779)\n  })\n  \n  val blob_976 = Wire(new MyBundle_6779)\n  blob_976.field1 := 123.U\n  blob_976.field2 := true.B\n  \n  io.out := blob_976\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6780 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6781 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_936 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_936(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_936\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_6782 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(6.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_411 = Wire(Vec(8, UInt(6.W)))\n  \n  for (i <- 0 until 8) {\n    vec_411(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_411\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6785 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_6785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6785)\n  })\n  \n  val blob_696 = Wire(new MyBundle_6785)\n  blob_696.field1 := 123.U\n  blob_696.field2 := true.B\n  \n  io.out := blob_696\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_6786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(18.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_398 = Wire(Vec(5, UInt(18.W)))\n  \n  for (i <- 0 until 5) {\n    vec_398(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_398\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6787 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_372'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_6789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_372'\n  val v_372 = Wire(SInt(30.W))\n  \n  \n  v_372 := 0.U.asTypeOf(v_372)\n  \n\n  io.out := v_372\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_6788 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 15-bit UInt Reg named 'v_609'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_6791 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Reg named 'v_609'\n  val v_609 = Reg(UInt(15.W))\n  \n  \n  v_609 := 0.U.asTypeOf(v_609)\n  \n\n  io.out := v_609\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6790 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6790)\n  })\n  \n  val blob_568 = Wire(new MyBundle_6790)\n  blob_568.field1 := 123.U\n  blob_568.field2 := true.B\n  \n  io.out := blob_568\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6792 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_230 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_230(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_230\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_6793 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_6794 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6795 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_566'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_6796 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_566'\n  val v_566 = Wire(UInt(14.W))\n  \n  \n  v_566 := 0.U.asTypeOf(v_566)\n  \n\n  io.out := v_566\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_890'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_6797 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_890'\n  val v_890 = Wire(UInt(23.W))\n  \n  \n  v_890 := 0.U.asTypeOf(v_890)\n  \n\n  io.out := v_890\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_6798 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_930 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_930(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_930\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6799 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_177'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_6801 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_177'\n  val v_177 = Reg(SInt(31.W))\n  \n  \n  v_177 := 0.U.asTypeOf(v_177)\n  \n\n  io.out := v_177\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_6800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_992 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_992(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_992\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_112 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_112(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_112\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_938'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_6804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_938'\n  val v_938 = Wire(UInt(25.W))\n  \n  \n  v_938 := 0.U.asTypeOf(v_938)\n  \n\n  io.out := v_938\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_6805 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_6806 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_6807 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_994 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_994(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_994\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_6809 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6810 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_337'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_6811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_337'\n  val v_337 = Reg(UInt(32.W))\n  \n  \n  v_337 := 0.U.asTypeOf(v_337)\n  \n\n  io.out := v_337\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6812 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6813 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_6814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_249 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_249(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_249\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_174'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_6815 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_174'\n  val v_174 = Reg(UInt(24.W))\n  \n  \n  v_174 := 0.U.asTypeOf(v_174)\n  \n\n  io.out := v_174\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6816 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6816)\n  })\n  \n  val blob_973 = Wire(new MyBundle_6816)\n  blob_973.field1 := 123.U\n  blob_973.field2 := true.B\n  \n  io.out := blob_973\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_139 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_139(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_139\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_6819 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6820 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6820)\n  })\n  \n  val blob_785 = Wire(new MyBundle_6820)\n  blob_785.field1 := 123.U\n  blob_785.field2 := true.B\n  \n  io.out := blob_785\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6821 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(7.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_170 = Wire(Vec(4, UInt(7.W)))\n  \n  for (i <- 0 until 4) {\n    vec_170(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_170\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_6822 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6824 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_6824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6824)\n  })\n  \n  val blob_275 = Wire(new MyBundle_6824)\n  blob_275.field1 := 123.U\n  blob_275.field2 := true.B\n  \n  io.out := blob_275\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_6826 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_6825 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6827 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_6827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6827)\n  })\n  \n  val blob_548 = Wire(new MyBundle_6827)\n  blob_548.field1 := 123.U\n  blob_548.field2 := true.B\n  \n  io.out := blob_548\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_255'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_6828 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_255'\n  val v_255 = Wire(SInt(24.W))\n  \n  \n  v_255 := 0.U.asTypeOf(v_255)\n  \n\n  io.out := v_255\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_6829 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6830 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6831 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_186 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_186(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_186\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6832 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6832 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6832)\n  })\n  \n  val blob_911 = Wire(new MyBundle_6832)\n  blob_911.field1 := 123.U\n  blob_911.field2 := true.B\n  \n  io.out := blob_911\n}"}
{"instruction": "Implement a module performing bitwise AND on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_6833 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6834 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6834 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6834)\n  })\n  \n  val blob_256 = Wire(new MyBundle_6834)\n  blob_256.field1 := 123.U\n  blob_256.field2 := true.B\n  \n  io.out := blob_256\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_862'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_6835 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_862'\n  val v_862 = Wire(UInt(5.W))\n  \n  \n  v_862 := 0.U.asTypeOf(v_862)\n  \n\n  io.out := v_862\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6836 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6837 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_670 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_670(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_788'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_6838 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_788'\n  val v_788 = Wire(UInt(4.W))\n  \n  \n  v_788 := 0.U.asTypeOf(v_788)\n  \n\n  io.out := v_788\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6839 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_343 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_343(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_343\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6840 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_161 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_161(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_161\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_6841 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_671 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_671(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_671\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6842 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6842 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6842)\n  })\n  \n  val blob_542 = Wire(new MyBundle_6842)\n  blob_542.field1 := 123.U\n  blob_542.field2 := true.B\n  \n  io.out := blob_542\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6843 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6843 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6843)\n  })\n  \n  val blob_934 = Wire(new MyBundle_6843)\n  blob_934.field1 := 123.U\n  blob_934.field2 := true.B\n  \n  io.out := blob_934\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_6844 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_6845 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_6846 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_6847 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_6848 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6849 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_6850 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_536 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_536(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_536\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_716'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_6852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_716'\n  val v_716 = Wire(UInt(26.W))\n  \n  \n  v_716 := 0.U.asTypeOf(v_716)\n  \n\n  io.out := v_716\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_6853 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_6855 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(11.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_396 = Wire(Vec(7, UInt(11.W)))\n  \n  for (i <- 0 until 7) {\n    vec_396(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_396\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_6856 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6857 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6857 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6857)\n  })\n  \n  val blob_124 = Wire(new MyBundle_6857)\n  blob_124.field1 := 123.U\n  blob_124.field2 := true.B\n  \n  io.out := blob_124\n}"}
{"instruction": "Define a 17-bit UInt Wire named 'v_618'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_6858 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Wire named 'v_618'\n  val v_618 = Wire(UInt(17.W))\n  \n  \n  v_618 := 0.U.asTypeOf(v_618)\n  \n\n  io.out := v_618\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6859 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6859 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6859)\n  })\n  \n  val blob_689 = Wire(new MyBundle_6859)\n  blob_689.field1 := 123.U\n  blob_689.field2 := true.B\n  \n  io.out := blob_689\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6860 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6860)\n  })\n  \n  val blob_285 = Wire(new MyBundle_6860)\n  blob_285.field1 := 123.U\n  blob_285.field2 := true.B\n  \n  io.out := blob_285\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6861 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6862 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6862 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6862)\n  })\n  \n  val blob_983 = Wire(new MyBundle_6862)\n  blob_983.field1 := 123.U\n  blob_983.field2 := true.B\n  \n  io.out := blob_983\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_6863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_732 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_732(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_732\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_6864 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_6866 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6865 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6865 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6865)\n  })\n  \n  val blob_975 = Wire(new MyBundle_6865)\n  blob_975.field1 := 123.U\n  blob_975.field2 := true.B\n  \n  io.out := blob_975\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6867 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6867 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6867)\n  })\n  \n  val blob_715 = Wire(new MyBundle_6867)\n  blob_715.field1 := 123.U\n  blob_715.field2 := true.B\n  \n  io.out := blob_715\n}"}
{"instruction": "Implement a module performing bitwise AND on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_6868 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_909'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_6869 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_909'\n  val v_909 = Reg(SInt(23.W))\n  \n  \n  v_909 := 0.U.asTypeOf(v_909)\n  \n\n  io.out := v_909\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6870 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6870 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6870)\n  })\n  \n  val blob_522 = Wire(new MyBundle_6870)\n  blob_522.field1 := 123.U\n  blob_522.field2 := true.B\n  \n  io.out := blob_522\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_6871 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_6872 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_143'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_6873 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_143'\n  val v_143 = Wire(SInt(9.W))\n  \n  \n  v_143 := 0.U.asTypeOf(v_143)\n  \n\n  io.out := v_143\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_6874 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_6875 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_6876 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6877 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_6878 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6879 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_959 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_959(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_959\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6880 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_6880 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6880)\n  })\n  \n  val blob_279 = Wire(new MyBundle_6880)\n  blob_279.field1 := 123.U\n  blob_279.field2 := true.B\n  \n  io.out := blob_279\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6881 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_6881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6881)\n  })\n  \n  val blob_118 = Wire(new MyBundle_6881)\n  blob_118.field1 := 123.U\n  blob_118.field2 := true.B\n  \n  io.out := blob_118\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_6882 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6883 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_322 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_322(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_322\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6884 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6884 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6884)\n  })\n  \n  val blob_376 = Wire(new MyBundle_6884)\n  blob_376.field1 := 123.U\n  blob_376.field2 := true.B\n  \n  io.out := blob_376\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6885 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6885 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6885)\n  })\n  \n  val blob_627 = Wire(new MyBundle_6885)\n  blob_627.field1 := 123.U\n  blob_627.field2 := true.B\n  \n  io.out := blob_627\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_6886 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_6887 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_160 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_160(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_160\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_137'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_6888 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_137'\n  val v_137 = Reg(SInt(11.W))\n  \n  \n  v_137 := 0.U.asTypeOf(v_137)\n  \n\n  io.out := v_137\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_6889 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_778 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_778(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_778\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_6891 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_6892 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 15-bit UInt Wire named 'v_914'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_6893 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Wire named 'v_914'\n  val v_914 = Wire(UInt(15.W))\n  \n  \n  v_914 := 0.U.asTypeOf(v_914)\n  \n\n  io.out := v_914\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6894 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6894 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6894)\n  })\n  \n  val blob_112 = Wire(new MyBundle_6894)\n  blob_112.field1 := 123.U\n  blob_112.field2 := true.B\n  \n  io.out := blob_112\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6895 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_613 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_613(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_613\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6896 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6896)\n  })\n  \n  val blob_368 = Wire(new MyBundle_6896)\n  blob_368.field1 := 123.U\n  blob_368.field2 := true.B\n  \n  io.out := blob_368\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6898 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_6898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6898)\n  })\n  \n  val blob_531 = Wire(new MyBundle_6898)\n  blob_531.field1 := 123.U\n  blob_531.field2 := true.B\n  \n  io.out := blob_531\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_6897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_738 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_738(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_738\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_6899 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_788'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_6900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_788'\n  val v_788 = Wire(UInt(11.W))\n  \n  \n  v_788 := 0.U.asTypeOf(v_788)\n  \n\n  io.out := v_788\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6901 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6901 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6901)\n  })\n  \n  val blob_206 = Wire(new MyBundle_6901)\n  blob_206.field1 := 123.U\n  blob_206.field2 := true.B\n  \n  io.out := blob_206\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6902 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6904 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6904 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6904)\n  })\n  \n  val blob_171 = Wire(new MyBundle_6904)\n  blob_171.field1 := 123.U\n  blob_171.field2 := true.B\n  \n  io.out := blob_171\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6906 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_6906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6906)\n  })\n  \n  val blob_553 = Wire(new MyBundle_6906)\n  blob_553.field1 := 123.U\n  blob_553.field2 := true.B\n  \n  io.out := blob_553\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_6905 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_675 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_675(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_675\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_6907 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6909 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_6909 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6909)\n  })\n  \n  val blob_577 = Wire(new MyBundle_6909)\n  blob_577.field1 := 123.U\n  blob_577.field2 := true.B\n  \n  io.out := blob_577\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6911 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_6911 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6911)\n  })\n  \n  val blob_766 = Wire(new MyBundle_6911)\n  blob_766.field1 := 123.U\n  blob_766.field2 := true.B\n  \n  io.out := blob_766\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_6910 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_475'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_6912 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_475'\n  val v_475 = Reg(SInt(25.W))\n  \n  \n  v_475 := 0.U.asTypeOf(v_475)\n  \n\n  io.out := v_475\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_6913 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_6915 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_6916 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_474 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_474(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_474\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6914 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_593 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_593(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_593\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_6917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_338 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_338(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_338\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_6918 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_163 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_163(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_163\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6919 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_6920 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6921 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_585'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_6922 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_585'\n  val v_585 = Reg(SInt(32.W))\n  \n  \n  v_585 := 0.U.asTypeOf(v_585)\n  \n\n  io.out := v_585\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_6924 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6923 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6925 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_6927 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6926 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_6926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6926)\n  })\n  \n  val blob_335 = Wire(new MyBundle_6926)\n  blob_335.field1 := 123.U\n  blob_335.field2 := true.B\n  \n  io.out := blob_335\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6928 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_846 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_846(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_846\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6929 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_6929 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6929)\n  })\n  \n  val blob_867 = Wire(new MyBundle_6929)\n  blob_867.field1 := 123.U\n  blob_867.field2 := true.B\n  \n  io.out := blob_867\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_6930 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_841 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_841(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_841\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6931 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6931 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6931)\n  })\n  \n  val blob_388 = Wire(new MyBundle_6931)\n  blob_388.field1 := 123.U\n  blob_388.field2 := true.B\n  \n  io.out := blob_388\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6932 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_6932 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6932)\n  })\n  \n  val blob_816 = Wire(new MyBundle_6932)\n  blob_816.field1 := 123.U\n  blob_816.field2 := true.B\n  \n  io.out := blob_816\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_6935 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_6934 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6933 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_174 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_174(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_174\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_6936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_956 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_956(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_956\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_6937 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_6939 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_6940 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6938 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6938)\n  })\n  \n  val blob_520 = Wire(new MyBundle_6938)\n  blob_520.field1 := 123.U\n  blob_520.field2 := true.B\n  \n  io.out := blob_520\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_6943 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6942 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_6942 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6942)\n  })\n  \n  val blob_601 = Wire(new MyBundle_6942)\n  blob_601.field1 := 123.U\n  blob_601.field2 := true.B\n  \n  io.out := blob_601\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6944 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6944)\n  })\n  \n  val blob_499 = Wire(new MyBundle_6944)\n  blob_499.field1 := 123.U\n  blob_499.field2 := true.B\n  \n  io.out := blob_499\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_6945 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_780 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_780(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_780\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6947 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_6946 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_318 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_318(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_318\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_6948 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6949 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_6949 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6949)\n  })\n  \n  val blob_480 = Wire(new MyBundle_6949)\n  blob_480.field1 := 123.U\n  blob_480.field2 := true.B\n  \n  io.out := blob_480\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6951 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_6951 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6951)\n  })\n  \n  val blob_954 = Wire(new MyBundle_6951)\n  blob_954.field1 := 123.U\n  blob_954.field2 := true.B\n  \n  io.out := blob_954\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_6953 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_6954 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(21.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_952 = Wire(Vec(8, UInt(21.W)))\n  \n  for (i <- 0 until 8) {\n    vec_952(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_952\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_986'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_6955 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_986'\n  val v_986 = Wire(UInt(13.W))\n  \n  \n  v_986 := 0.U.asTypeOf(v_986)\n  \n\n  io.out := v_986\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_6956 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6957 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_6957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6957)\n  })\n  \n  val blob_913 = Wire(new MyBundle_6957)\n  blob_913.field1 := 123.U\n  blob_913.field2 := true.B\n  \n  io.out := blob_913\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6959 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6959 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6959)\n  })\n  \n  val blob_548 = Wire(new MyBundle_6959)\n  blob_548.field1 := 123.U\n  blob_548.field2 := true.B\n  \n  io.out := blob_548\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6960 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_6960 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6960)\n  })\n  \n  val blob_519 = Wire(new MyBundle_6960)\n  blob_519.field1 := 123.U\n  blob_519.field2 := true.B\n  \n  io.out := blob_519\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6961 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6961 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6961)\n  })\n  \n  val blob_123 = Wire(new MyBundle_6961)\n  blob_123.field1 := 123.U\n  blob_123.field2 := true.B\n  \n  io.out := blob_123\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6962 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_400 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_400(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_400\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6963 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_6963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6963)\n  })\n  \n  val blob_799 = Wire(new MyBundle_6963)\n  blob_799.field1 := 123.U\n  blob_799.field2 := true.B\n  \n  io.out := blob_799\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_6964 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_6966 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(7.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_304 = Wire(Vec(5, UInt(7.W)))\n  \n  for (i <- 0 until 5) {\n    vec_304(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_304\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6965 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_6965 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6965)\n  })\n  \n  val blob_495 = Wire(new MyBundle_6965)\n  blob_495.field1 := 123.U\n  blob_495.field2 := true.B\n  \n  io.out := blob_495\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_209'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_6967 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_209'\n  val v_209 = Reg(UInt(9.W))\n  \n  \n  v_209 := 0.U.asTypeOf(v_209)\n  \n\n  io.out := v_209\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6968 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_6968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6968)\n  })\n  \n  val blob_341 = Wire(new MyBundle_6968)\n  blob_341.field1 := 123.U\n  blob_341.field2 := true.B\n  \n  io.out := blob_341\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_6970 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_6969 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_6974 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_6971 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_6972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_668 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_668(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_668\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6973 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6973)\n  })\n  \n  val blob_490 = Wire(new MyBundle_6973)\n  blob_490.field1 := 123.U\n  blob_490.field2 := true.B\n  \n  io.out := blob_490\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_6975 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_924 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_924(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_924\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_6976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_971 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_971(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_971\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_169'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_6977 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_169'\n  val v_169 = Wire(UInt(13.W))\n  \n  \n  v_169 := 0.U.asTypeOf(v_169)\n  \n\n  io.out := v_169\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_6978 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6979 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_6979 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6979)\n  })\n  \n  val blob_837 = Wire(new MyBundle_6979)\n  blob_837.field1 := 123.U\n  blob_837.field2 := true.B\n  \n  io.out := blob_837\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6980 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_6980 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6980)\n  })\n  \n  val blob_773 = Wire(new MyBundle_6980)\n  blob_773.field1 := 123.U\n  blob_773.field2 := true.B\n  \n  io.out := blob_773\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_6981 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_6982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_771 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_771(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_771\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_6984 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_808'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_6985 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_808'\n  val v_808 = Reg(SInt(32.W))\n  \n  \n  v_808 := 0.U.asTypeOf(v_808)\n  \n\n  io.out := v_808\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_6986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_624 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_624(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_624\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_6987 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_6989 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_345'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_6990 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_345'\n  val v_345 = Wire(UInt(26.W))\n  \n  \n  v_345 := 0.U.asTypeOf(v_345)\n  \n\n  io.out := v_345\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_6991 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_736'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_6988 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_736'\n  val v_736 = Reg(UInt(32.W))\n  \n  \n  v_736 := 0.U.asTypeOf(v_736)\n  \n\n  io.out := v_736\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6992 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_6992 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6992)\n  })\n  \n  val blob_399 = Wire(new MyBundle_6992)\n  blob_399.field1 := 123.U\n  blob_399.field2 := true.B\n  \n  io.out := blob_399\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_743'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_6993 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_743'\n  val v_743 = Reg(SInt(20.W))\n  \n  \n  v_743 := 0.U.asTypeOf(v_743)\n  \n\n  io.out := v_743\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_6994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_140 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_140(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_140\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6995 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_6995 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6995)\n  })\n  \n  val blob_654 = Wire(new MyBundle_6995)\n  blob_654.field1 := 123.U\n  blob_654.field2 := true.B\n  \n  io.out := blob_654\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_603'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_6996 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_603'\n  val v_603 = Wire(SInt(3.W))\n  \n  \n  v_603 := 0.U.asTypeOf(v_603)\n  \n\n  io.out := v_603\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6998 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_6998 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6998)\n  })\n  \n  val blob_769 = Wire(new MyBundle_6998)\n  blob_769.field1 := 123.U\n  blob_769.field2 := true.B\n  \n  io.out := blob_769\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_6997 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_6997 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_6997)\n  })\n  \n  val blob_636 = Wire(new MyBundle_6997)\n  blob_636.field1 := 123.U\n  blob_636.field2 := true.B\n  \n  io.out := blob_636\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_6999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_397 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_397(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_397\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7000 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_822 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_822(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_822\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_848'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_7001 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_848'\n  val v_848 = Wire(SInt(24.W))\n  \n  \n  v_848 := 0.U.asTypeOf(v_848)\n  \n\n  io.out := v_848\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7002 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7003 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7007 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7005 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_7005 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7005)\n  })\n  \n  val blob_970 = Wire(new MyBundle_7005)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7004 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7006 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7006)\n  })\n  \n  val blob_428 = Wire(new MyBundle_7006)\n  blob_428.field1 := 123.U\n  blob_428.field2 := true.B\n  \n  io.out := blob_428\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_470'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_7008 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_470'\n  val v_470 = Wire(SInt(30.W))\n  \n  \n  v_470 := 0.U.asTypeOf(v_470)\n  \n\n  io.out := v_470\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7009 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_7009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7009)\n  })\n  \n  val blob_280 = Wire(new MyBundle_7009)\n  blob_280.field1 := 123.U\n  blob_280.field2 := true.B\n  \n  io.out := blob_280\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7010 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7010 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7010)\n  })\n  \n  val blob_922 = Wire(new MyBundle_7010)\n  blob_922.field1 := 123.U\n  blob_922.field2 := true.B\n  \n  io.out := blob_922\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_590'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_7011 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_590'\n  val v_590 = Reg(UInt(17.W))\n  \n  \n  v_590 := 0.U.asTypeOf(v_590)\n  \n\n  io.out := v_590\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7012 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_370 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_370(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_370\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7013 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7014 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7014)\n  })\n  \n  val blob_572 = Wire(new MyBundle_7014)\n  blob_572.field1 := 123.U\n  blob_572.field2 := true.B\n  \n  io.out := blob_572\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_7015 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7016 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_489 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_489(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_489\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_7017 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7018 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7018)\n  })\n  \n  val blob_212 = Wire(new MyBundle_7018)\n  blob_212.field1 := 123.U\n  blob_212.field2 := true.B\n  \n  io.out := blob_212\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7019 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_185'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_7020 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_185'\n  val v_185 = Wire(SInt(29.W))\n  \n  \n  v_185 := 0.U.asTypeOf(v_185)\n  \n\n  io.out := v_185\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_477'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_7021 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_477'\n  val v_477 = Wire(UInt(14.W))\n  \n  \n  v_477 := 0.U.asTypeOf(v_477)\n  \n\n  io.out := v_477\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_7022 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_945 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_945(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_945\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7023 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7023)\n  })\n  \n  val blob_151 = Wire(new MyBundle_7023)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_7024 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_831'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_7025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_831'\n  val v_831 = Reg(SInt(22.W))\n  \n  \n  v_831 := 0.U.asTypeOf(v_831)\n  \n\n  io.out := v_831\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_7026 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7027 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_198 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_198(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_198\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_7029 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_7030 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7028 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7028 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7028)\n  })\n  \n  val blob_135 = Wire(new MyBundle_7028)\n  blob_135.field1 := 123.U\n  blob_135.field2 := true.B\n  \n  io.out := blob_135\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7031 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7031 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7031)\n  })\n  \n  val blob_936 = Wire(new MyBundle_7031)\n  blob_936.field1 := 123.U\n  blob_936.field2 := true.B\n  \n  io.out := blob_936\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7032 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7032 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7032)\n  })\n  \n  val blob_971 = Wire(new MyBundle_7032)\n  blob_971.field1 := 123.U\n  blob_971.field2 := true.B\n  \n  io.out := blob_971\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7033 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(18.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_910 = Wire(Vec(2, UInt(18.W)))\n  \n  for (i <- 0 until 2) {\n    vec_910(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_910\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_7034 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7035 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_7037 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 5-bit SInt Wire named 'v_705'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_7038 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Wire named 'v_705'\n  val v_705 = Wire(SInt(5.W))\n  \n  \n  v_705 := 0.U.asTypeOf(v_705)\n  \n\n  io.out := v_705\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7039 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_460 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_460(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_460\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7040 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_696 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_696(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_696\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_7041 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_7042 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7043 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_797 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_797(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_797\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_935'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_7044 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_935'\n  val v_935 = Reg(SInt(14.W))\n  \n  \n  v_935 := 0.U.asTypeOf(v_935)\n  \n\n  io.out := v_935\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7045 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_490 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_490(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_490\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_720'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_7047 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_720'\n  val v_720 = Reg(UInt(3.W))\n  \n  \n  v_720 := 0.U.asTypeOf(v_720)\n  \n\n  io.out := v_720\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_7046 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7048 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7049 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7050 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_743 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_743(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_743\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7051 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_757 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_757(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_757\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_386'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_7052 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_386'\n  val v_386 = Wire(SInt(31.W))\n  \n  \n  v_386 := 0.U.asTypeOf(v_386)\n  \n\n  io.out := v_386\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_7053 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_501'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7054 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_501'\n  val v_501 = Wire(UInt(18.W))\n  \n  \n  v_501 := 0.U.asTypeOf(v_501)\n  \n\n  io.out := v_501\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7056 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_7055 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_7057 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_374'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_374'\n  val v_374 = Reg(UInt(19.W))\n  \n  \n  v_374 := 0.U.asTypeOf(v_374)\n  \n\n  io.out := v_374\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7060 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_7060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7060)\n  })\n  \n  val blob_214 = Wire(new MyBundle_7060)\n  blob_214.field1 := 123.U\n  blob_214.field2 := true.B\n  \n  io.out := blob_214\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7063 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_169 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_169(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_169\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7064 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7064 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7064)\n  })\n  \n  val blob_508 = Wire(new MyBundle_7064)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_489'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_7065 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_489'\n  val v_489 = Wire(UInt(8.W))\n  \n  \n  v_489 := 0.U.asTypeOf(v_489)\n  \n\n  io.out := v_489\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7066 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_893 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_893(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_893\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_7068 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7069 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7069)\n  })\n  \n  val blob_259 = Wire(new MyBundle_7069)\n  blob_259.field1 := 123.U\n  blob_259.field2 := true.B\n  \n  io.out := blob_259\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7070 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_645'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7071 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_645'\n  val v_645 = Reg(SInt(26.W))\n  \n  \n  v_645 := 0.U.asTypeOf(v_645)\n  \n\n  io.out := v_645\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7072 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7072 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7072)\n  })\n  \n  val blob_667 = Wire(new MyBundle_7072)\n  blob_667.field1 := 123.U\n  blob_667.field2 := true.B\n  \n  io.out := blob_667\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7073 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_899 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_899(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_899\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_7074 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_7075 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_7076 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_514 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_514(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_514\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7078 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_7078 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7078)\n  })\n  \n  val blob_144 = Wire(new MyBundle_7078)\n  blob_144.field1 := 123.U\n  blob_144.field2 := true.B\n  \n  io.out := blob_144\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7077 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7077)\n  })\n  \n  val blob_129 = Wire(new MyBundle_7077)\n  blob_129.field1 := 123.U\n  blob_129.field2 := true.B\n  \n  io.out := blob_129\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7079 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7079 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7079)\n  })\n  \n  val blob_309 = Wire(new MyBundle_7079)\n  blob_309.field1 := 123.U\n  blob_309.field2 := true.B\n  \n  io.out := blob_309\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_880'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_7080 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_880'\n  val v_880 = Wire(UInt(12.W))\n  \n  \n  v_880 := 0.U.asTypeOf(v_880)\n  \n\n  io.out := v_880\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_7081 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7082 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7083 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_7085 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7086 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_795 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_795(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_795\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_788'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_7087 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_788'\n  val v_788 = Reg(SInt(32.W))\n  \n  \n  v_788 := 0.U.asTypeOf(v_788)\n  \n\n  io.out := v_788\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7088 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7088 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7088)\n  })\n  \n  val blob_810 = Wire(new MyBundle_7088)\n  blob_810.field1 := 123.U\n  blob_810.field2 := true.B\n  \n  io.out := blob_810\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_7089 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_968'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_7090 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_968'\n  val v_968 = Reg(UInt(30.W))\n  \n  \n  v_968 := 0.U.asTypeOf(v_968)\n  \n\n  io.out := v_968\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_7091 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7092 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_165 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_165(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_165\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_7095 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_110 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_110(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_110\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7094 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_995 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_995(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_995\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_7096 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_7097 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_7098 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7099 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_715 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_715(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_715\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7100 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7100)\n  })\n  \n  val blob_179 = Wire(new MyBundle_7100)\n  blob_179.field1 := 123.U\n  blob_179.field2 := true.B\n  \n  io.out := blob_179\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_258'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_7101 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_258'\n  val v_258 = Reg(SInt(12.W))\n  \n  \n  v_258 := 0.U.asTypeOf(v_258)\n  \n\n  io.out := v_258\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_793'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_7102 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_793'\n  val v_793 = Wire(UInt(32.W))\n  \n  \n  v_793 := 0.U.asTypeOf(v_793)\n  \n\n  io.out := v_793\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7103 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7103)\n  })\n  \n  val blob_595 = Wire(new MyBundle_7103)\n  blob_595.field1 := 123.U\n  blob_595.field2 := true.B\n  \n  io.out := blob_595\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_7104 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_7105 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7106 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_7108 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_7107 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_666'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_7109 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_666'\n  val v_666 = Reg(SInt(30.W))\n  \n  \n  v_666 := 0.U.asTypeOf(v_666)\n  \n\n  io.out := v_666\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_355 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_355(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_355\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_7111 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_802 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_802(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_802\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7112 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_309 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_309(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_309\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7113 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7113)\n  })\n  \n  val blob_909 = Wire(new MyBundle_7113)\n  blob_909.field1 := 123.U\n  blob_909.field2 := true.B\n  \n  io.out := blob_909\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7115 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7116 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7117 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7117 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7117)\n  })\n  \n  val blob_633 = Wire(new MyBundle_7117)\n  blob_633.field1 := 123.U\n  blob_633.field2 := true.B\n  \n  io.out := blob_633\n}"}
{"instruction": "Define a 17-bit UInt Wire named 'v_346'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7118 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Wire named 'v_346'\n  val v_346 = Wire(UInt(17.W))\n  \n  \n  v_346 := 0.U.asTypeOf(v_346)\n  \n\n  io.out := v_346\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_321 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_321(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_321\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7119 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_7121 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7122 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7122)\n  })\n  \n  val blob_733 = Wire(new MyBundle_7122)\n  blob_733.field1 := 123.U\n  blob_733.field2 := true.B\n  \n  io.out := blob_733\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7124 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7125 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7127 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7127 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7127)\n  })\n  \n  val blob_438 = Wire(new MyBundle_7127)\n  blob_438.field1 := 123.U\n  blob_438.field2 := true.B\n  \n  io.out := blob_438\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_924'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_7128 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_924'\n  val v_924 = Wire(SInt(13.W))\n  \n  \n  v_924 := 0.U.asTypeOf(v_924)\n  \n\n  io.out := v_924\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7126 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_7129 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7130 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7130 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7130)\n  })\n  \n  val blob_590 = Wire(new MyBundle_7130)\n  blob_590.field1 := 123.U\n  blob_590.field2 := true.B\n  \n  io.out := blob_590\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_7131 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_7132 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_7133 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_7136 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_7134 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7135 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7135)\n  })\n  \n  val blob_967 = Wire(new MyBundle_7135)\n  blob_967.field1 := 123.U\n  blob_967.field2 := true.B\n  \n  io.out := blob_967\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_7137 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7138 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7138 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7138)\n  })\n  \n  val blob_156 = Wire(new MyBundle_7138)\n  blob_156.field1 := 123.U\n  blob_156.field2 := true.B\n  \n  io.out := blob_156\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7139 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_293 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_293(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_293\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_585'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_7140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_585'\n  val v_585 = Reg(UInt(11.W))\n  \n  \n  v_585 := 0.U.asTypeOf(v_585)\n  \n\n  io.out := v_585\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_642 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_642(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_642\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7143 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7143)\n  })\n  \n  val blob_893 = Wire(new MyBundle_7143)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7142 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7142 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7142)\n  })\n  \n  val blob_810 = Wire(new MyBundle_7142)\n  blob_810.field1 := 123.U\n  blob_810.field2 := true.B\n  \n  io.out := blob_810\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7144 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7144)\n  })\n  \n  val blob_160 = Wire(new MyBundle_7144)\n  blob_160.field1 := 123.U\n  blob_160.field2 := true.B\n  \n  io.out := blob_160\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_312'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_7146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_312'\n  val v_312 = Wire(UInt(21.W))\n  \n  \n  v_312 := 0.U.asTypeOf(v_312)\n  \n\n  io.out := v_312\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7147 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_7147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7147)\n  })\n  \n  val blob_386 = Wire(new MyBundle_7147)\n  blob_386.field1 := 123.U\n  blob_386.field2 := true.B\n  \n  io.out := blob_386\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_7148 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_7149 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_282'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_282'\n  val v_282 = Reg(SInt(30.W))\n  \n  \n  v_282 := 0.U.asTypeOf(v_282)\n  \n\n  io.out := v_282\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7151 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7151 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7151)\n  })\n  \n  val blob_196 = Wire(new MyBundle_7151)\n  blob_196.field1 := 123.U\n  blob_196.field2 := true.B\n  \n  io.out := blob_196\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7153 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7152 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_997 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_997(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_997\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7154 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_226 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_226(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_180'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_180'\n  val v_180 = Wire(UInt(30.W))\n  \n  \n  v_180 := 0.U.asTypeOf(v_180)\n  \n\n  io.out := v_180\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_7156 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_207'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_7157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_207'\n  val v_207 = Reg(SInt(14.W))\n  \n  \n  v_207 := 0.U.asTypeOf(v_207)\n  \n\n  io.out := v_207\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_7159 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7158 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7158)\n  })\n  \n  val blob_633 = Wire(new MyBundle_7158)\n  blob_633.field1 := 123.U\n  blob_633.field2 := true.B\n  \n  io.out := blob_633\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7161 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7160 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_895 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_895(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_895\n}"}
{"instruction": "Implement a module performing bitwise AND on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_7163 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_7164 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7165 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7165)\n  })\n  \n  val blob_661 = Wire(new MyBundle_7165)\n  blob_661.field1 := 123.U\n  blob_661.field2 := true.B\n  \n  io.out := blob_661\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_7168 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7166 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7167 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_231 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_231(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_231\n}"}
{"instruction": "Define a 28-bit UInt Wire named 'v_555'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_7169 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Wire named 'v_555'\n  val v_555 = Wire(UInt(28.W))\n  \n  \n  v_555 := 0.U.asTypeOf(v_555)\n  \n\n  io.out := v_555\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7170 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7170)\n  })\n  \n  val blob_688 = Wire(new MyBundle_7170)\n  blob_688.field1 := 123.U\n  blob_688.field2 := true.B\n  \n  io.out := blob_688\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_7172 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_131'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_7173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_131'\n  val v_131 = Wire(UInt(24.W))\n  \n  \n  v_131 := 0.U.asTypeOf(v_131)\n  \n\n  io.out := v_131\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7174 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7174 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7174)\n  })\n  \n  val blob_543 = Wire(new MyBundle_7174)\n  blob_543.field1 := 123.U\n  blob_543.field2 := true.B\n  \n  io.out := blob_543\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_538'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_7175 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_538'\n  val v_538 = Reg(UInt(29.W))\n  \n  \n  v_538 := 0.U.asTypeOf(v_538)\n  \n\n  io.out := v_538\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7176 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_855 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_855(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_855\n}"}
{"instruction": "Define a 10-bit SInt Wire named 'v_844'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7177 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Wire named 'v_844'\n  val v_844 = Wire(SInt(10.W))\n  \n  \n  v_844 := 0.U.asTypeOf(v_844)\n  \n\n  io.out := v_844\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7179 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_995 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_995(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_995\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7178 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_359 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_359(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_359\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7180 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7180 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7180)\n  })\n  \n  val blob_351 = Wire(new MyBundle_7180)\n  blob_351.field1 := 123.U\n  blob_351.field2 := true.B\n  \n  io.out := blob_351\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7182 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_7182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7182)\n  })\n  \n  val blob_140 = Wire(new MyBundle_7182)\n  blob_140.field1 := 123.U\n  blob_140.field2 := true.B\n  \n  io.out := blob_140\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7184 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_877'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_7185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_877'\n  val v_877 = Reg(UInt(13.W))\n  \n  \n  v_877 := 0.U.asTypeOf(v_877)\n  \n\n  io.out := v_877\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7183 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_7183 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7183)\n  })\n  \n  val blob_349 = Wire(new MyBundle_7183)\n  blob_349.field1 := 123.U\n  blob_349.field2 := true.B\n  \n  io.out := blob_349\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_7186 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7187 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_697 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_697(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_697\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7188 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_7189 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7190 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7192 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7192)\n  })\n  \n  val blob_333 = Wire(new MyBundle_7192)\n  blob_333.field1 := 123.U\n  blob_333.field2 := true.B\n  \n  io.out := blob_333\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_126 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_126(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_126\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7193 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7193 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7193)\n  })\n  \n  val blob_221 = Wire(new MyBundle_7193)\n  blob_221.field1 := 123.U\n  blob_221.field2 := true.B\n  \n  io.out := blob_221\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_209'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_7195 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_209'\n  val v_209 = Reg(SInt(13.W))\n  \n  \n  v_209 := 0.U.asTypeOf(v_209)\n  \n\n  io.out := v_209\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7196 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_7197 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_833'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_7198 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_833'\n  val v_833 = Reg(UInt(30.W))\n  \n  \n  v_833 := 0.U.asTypeOf(v_833)\n  \n\n  io.out := v_833\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_571'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_7201 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_571'\n  val v_571 = Wire(SInt(19.W))\n  \n  \n  v_571 := 0.U.asTypeOf(v_571)\n  \n\n  io.out := v_571\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7199 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7202 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7202)\n  })\n  \n  val blob_782 = Wire(new MyBundle_7202)\n  blob_782.field1 := 123.U\n  blob_782.field2 := true.B\n  \n  io.out := blob_782\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7200 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_777 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_777(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_777\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7203 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7204 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7205 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7206 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7209 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_7209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7209)\n  })\n  \n  val blob_770 = Wire(new MyBundle_7209)\n  blob_770.field1 := 123.U\n  blob_770.field2 := true.B\n  \n  io.out := blob_770\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7207 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_851 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_851(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_851\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7208 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7208 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7208)\n  })\n  \n  val blob_608 = Wire(new MyBundle_7208)\n  blob_608.field1 := 123.U\n  blob_608.field2 := true.B\n  \n  io.out := blob_608\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7210 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_808 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_808(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_808\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7211 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7211 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7211)\n  })\n  \n  val blob_236 = Wire(new MyBundle_7211)\n  blob_236.field1 := 123.U\n  blob_236.field2 := true.B\n  \n  io.out := blob_236\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7212 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7213 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7213 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7213)\n  })\n  \n  val blob_401 = Wire(new MyBundle_7213)\n  blob_401.field1 := 123.U\n  blob_401.field2 := true.B\n  \n  io.out := blob_401\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7214 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(30.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_126 = Wire(Vec(7, UInt(30.W)))\n  \n  for (i <- 0 until 7) {\n    vec_126(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_126\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7216 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_913 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_913(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_913\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7217 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_464 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_464(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_464\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_7218 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7219 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7219 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7219)\n  })\n  \n  val blob_120 = Wire(new MyBundle_7219)\n  blob_120.field1 := 123.U\n  blob_120.field2 := true.B\n  \n  io.out := blob_120\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_7220 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7221 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_747 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_747(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_747\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_7222 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_7223 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_582 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_582(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_582\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_7225 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_7224 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_7227 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_7228 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_7229 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7230 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7230 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7230)\n  })\n  \n  val blob_164 = Wire(new MyBundle_7230)\n  blob_164.field1 := 123.U\n  blob_164.field2 := true.B\n  \n  io.out := blob_164\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7231 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7232 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(14.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_923 = Wire(Vec(4, UInt(14.W)))\n  \n  for (i <- 0 until 4) {\n    vec_923(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_923\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_7233 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_788 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_788(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_788\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7236 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_7236 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7236)\n  })\n  \n  val blob_800 = Wire(new MyBundle_7236)\n  blob_800.field1 := 123.U\n  blob_800.field2 := true.B\n  \n  io.out := blob_800\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_7237 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_7238 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_7239 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7240 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7240)\n  })\n  \n  val blob_994 = Wire(new MyBundle_7240)\n  blob_994.field1 := 123.U\n  blob_994.field2 := true.B\n  \n  io.out := blob_994\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_373'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_7241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_373'\n  val v_373 = Reg(UInt(16.W))\n  \n  \n  v_373 := 0.U.asTypeOf(v_373)\n  \n\n  io.out := v_373\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7242 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_836 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_836(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_836\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7243 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_535 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_535(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_535\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_928 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_928(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_928\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_7246 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_781 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_781(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_781\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7247 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Reg named 'v_529'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_7249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Reg named 'v_529'\n  val v_529 = Reg(UInt(12.W))\n  \n  \n  v_529 := 0.U.asTypeOf(v_529)\n  \n\n  io.out := v_529\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7248 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7250 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7250 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7250)\n  })\n  \n  val blob_128 = Wire(new MyBundle_7250)\n  blob_128.field1 := 123.U\n  blob_128.field2 := true.B\n  \n  io.out := blob_128\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_7251 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_616'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_7252 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_616'\n  val v_616 = Wire(SInt(21.W))\n  \n  \n  v_616 := 0.U.asTypeOf(v_616)\n  \n\n  io.out := v_616\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_522 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_522(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_522\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_7254 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7255 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_540 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_540(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_540\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_7256 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_510 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_510(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_510\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7258 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_237 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_237(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_237\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7259 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7259 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7259)\n  })\n  \n  val blob_732 = Wire(new MyBundle_7259)\n  blob_732.field1 := 123.U\n  blob_732.field2 := true.B\n  \n  io.out := blob_732\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_908'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_7260 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_908'\n  val v_908 = Reg(SInt(3.W))\n  \n  \n  v_908 := 0.U.asTypeOf(v_908)\n  \n\n  io.out := v_908\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_7262 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7261 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7261)\n  })\n  \n  val blob_755 = Wire(new MyBundle_7261)\n  blob_755.field1 := 123.U\n  blob_755.field2 := true.B\n  \n  io.out := blob_755\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_7263 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7264 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7264 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7264)\n  })\n  \n  val blob_979 = Wire(new MyBundle_7264)\n  blob_979.field1 := 123.U\n  blob_979.field2 := true.B\n  \n  io.out := blob_979\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7266 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7268 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7269 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_939'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_7270 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_939'\n  val v_939 = Wire(UInt(2.W))\n  \n  \n  v_939 := 0.U.asTypeOf(v_939)\n  \n\n  io.out := v_939\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7271 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7271 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7271)\n  })\n  \n  val blob_155 = Wire(new MyBundle_7271)\n  blob_155.field1 := 123.U\n  blob_155.field2 := true.B\n  \n  io.out := blob_155\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_899'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7272 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_899'\n  val v_899 = Reg(UInt(18.W))\n  \n  \n  v_899 := 0.U.asTypeOf(v_899)\n  \n\n  io.out := v_899\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_837 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_837(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_837\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7274 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_811 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_811(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_811\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_7275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_912 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_912(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_912\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_7276 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7277 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7278 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_7278 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7278)\n  })\n  \n  val blob_811 = Wire(new MyBundle_7278)\n  blob_811.field1 := 123.U\n  blob_811.field2 := true.B\n  \n  io.out := blob_811\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_276'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_7279 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_276'\n  val v_276 = Wire(SInt(23.W))\n  \n  \n  v_276 := 0.U.asTypeOf(v_276)\n  \n\n  io.out := v_276\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7280 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7281 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7283 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7283 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7283)\n  })\n  \n  val blob_693 = Wire(new MyBundle_7283)\n  blob_693.field1 := 123.U\n  blob_693.field2 := true.B\n  \n  io.out := blob_693\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_7282 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(3.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_290 = Wire(Vec(4, UInt(3.W)))\n  \n  for (i <- 0 until 4) {\n    vec_290(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_290\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_757'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7288 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_757'\n  val v_757 = Wire(SInt(25.W))\n  \n  \n  v_757 := 0.U.asTypeOf(v_757)\n  \n\n  io.out := v_757\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_111'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_7287 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_111'\n  val v_111 = Wire(SInt(6.W))\n  \n  \n  v_111 := 0.U.asTypeOf(v_111)\n  \n\n  io.out := v_111\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7289 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_979 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_979(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_979\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_834'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_7290 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_834'\n  val v_834 = Reg(SInt(12.W))\n  \n  \n  v_834 := 0.U.asTypeOf(v_834)\n  \n\n  io.out := v_834\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7291 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7292 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_836 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_836(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_836\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_7293 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7294 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7295 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7295 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7295)\n  })\n  \n  val blob_940 = Wire(new MyBundle_7295)\n  blob_940.field1 := 123.U\n  blob_940.field2 := true.B\n  \n  io.out := blob_940\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_7297 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7296 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_463'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_7298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_463'\n  val v_463 = Wire(SInt(16.W))\n  \n  \n  v_463 := 0.U.asTypeOf(v_463)\n  \n\n  io.out := v_463\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_7300 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_319'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_7301 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_319'\n  val v_319 = Wire(SInt(7.W))\n  \n  \n  v_319 := 0.U.asTypeOf(v_319)\n  \n\n  io.out := v_319\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7302 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_902 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_902(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_902\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7303 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7305 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_182 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_182(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_182\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7304 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_554 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_554(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_554\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7307 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7307 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7307)\n  })\n  \n  val blob_151 = Wire(new MyBundle_7307)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_7308 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7309 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7311 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_943 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_943(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_943\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_7314 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7313 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7315 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7315 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7315)\n  })\n  \n  val blob_916 = Wire(new MyBundle_7315)\n  blob_916.field1 := 123.U\n  blob_916.field2 := true.B\n  \n  io.out := blob_916\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7316 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7316 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7316)\n  })\n  \n  val blob_858 = Wire(new MyBundle_7316)\n  blob_858.field1 := 123.U\n  blob_858.field2 := true.B\n  \n  io.out := blob_858\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7317 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_670 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_670(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_7318 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7319 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7319 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7319)\n  })\n  \n  val blob_729 = Wire(new MyBundle_7319)\n  blob_729.field1 := 123.U\n  blob_729.field2 := true.B\n  \n  io.out := blob_729\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7320 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7320)\n  })\n  \n  val blob_747 = Wire(new MyBundle_7320)\n  blob_747.field1 := 123.U\n  blob_747.field2 := true.B\n  \n  io.out := blob_747\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_762'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_762'\n  val v_762 = Reg(UInt(11.W))\n  \n  \n  v_762 := 0.U.asTypeOf(v_762)\n  \n\n  io.out := v_762\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7322 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_7322 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7322)\n  })\n  \n  val blob_200 = Wire(new MyBundle_7322)\n  blob_200.field1 := 123.U\n  blob_200.field2 := true.B\n  \n  io.out := blob_200\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7323 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7323 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7323)\n  })\n  \n  val blob_956 = Wire(new MyBundle_7323)\n  blob_956.field1 := 123.U\n  blob_956.field2 := true.B\n  \n  io.out := blob_956\n}"}
{"instruction": "Implement a module performing bitwise OR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_7324 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_7325 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7326 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_930 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_930(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_930\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_174'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7327 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_174'\n  val v_174 = Wire(UInt(14.W))\n  \n  \n  v_174 := 0.U.asTypeOf(v_174)\n  \n\n  io.out := v_174\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7328 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_7330 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7329 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7331 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_950 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_950(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_950\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_727 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_727(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_727\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_934'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_934'\n  val v_934 = Wire(SInt(31.W))\n  \n  \n  v_934 := 0.U.asTypeOf(v_934)\n  \n\n  io.out := v_934\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7337 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7338 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7338 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7338)\n  })\n  \n  val blob_209 = Wire(new MyBundle_7338)\n  blob_209.field1 := 123.U\n  blob_209.field2 := true.B\n  \n  io.out := blob_209\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_7339 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7340 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7340 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7340)\n  })\n  \n  val blob_567 = Wire(new MyBundle_7340)\n  blob_567.field1 := 123.U\n  blob_567.field2 := true.B\n  \n  io.out := blob_567\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7341 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7341)\n  })\n  \n  val blob_334 = Wire(new MyBundle_7341)\n  blob_334.field1 := 123.U\n  blob_334.field2 := true.B\n  \n  io.out := blob_334\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_226'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_7342 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_226'\n  val v_226 = Reg(SInt(19.W))\n  \n  \n  v_226 := 0.U.asTypeOf(v_226)\n  \n\n  io.out := v_226\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7343 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_776'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_7344 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_776'\n  val v_776 = Wire(SInt(23.W))\n  \n  \n  v_776 := 0.U.asTypeOf(v_776)\n  \n\n  io.out := v_776\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_7345 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7346 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7346 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7346)\n  })\n  \n  val blob_980 = Wire(new MyBundle_7346)\n  blob_980.field1 := 123.U\n  blob_980.field2 := true.B\n  \n  io.out := blob_980\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7349 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_734 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_734(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_734\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7350 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7350 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7350)\n  })\n  \n  val blob_521 = Wire(new MyBundle_7350)\n  blob_521.field1 := 123.U\n  blob_521.field2 := true.B\n  \n  io.out := blob_521\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_993'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7351 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_993'\n  val v_993 = Wire(SInt(26.W))\n  \n  \n  v_993 := 0.U.asTypeOf(v_993)\n  \n\n  io.out := v_993\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7352 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_7354 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7355 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_419 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_419(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_419\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_939'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_7356 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_939'\n  val v_939 = Reg(SInt(19.W))\n  \n  \n  v_939 := 0.U.asTypeOf(v_939)\n  \n\n  io.out := v_939\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7357 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_7357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7357)\n  })\n  \n  val blob_454 = Wire(new MyBundle_7357)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7358 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7360 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_967 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_967(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_967\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7359 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_328 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_328(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_328\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_7361 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7362 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(7.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_967 = Wire(Vec(5, UInt(7.W)))\n  \n  for (i <- 0 until 5) {\n    vec_967(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_967\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7365 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7365)\n  })\n  \n  val blob_500 = Wire(new MyBundle_7365)\n  blob_500.field1 := 123.U\n  blob_500.field2 := true.B\n  \n  io.out := blob_500\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7366 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_989'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_7367 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_989'\n  val v_989 = Reg(SInt(14.W))\n  \n  \n  v_989 := 0.U.asTypeOf(v_989)\n  \n\n  io.out := v_989\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_7368 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_974 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_974(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_974\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7370 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7370 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7370)\n  })\n  \n  val blob_477 = Wire(new MyBundle_7370)\n  blob_477.field1 := 123.U\n  blob_477.field2 := true.B\n  \n  io.out := blob_477\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_774 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_774(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_774\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_218'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_7372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_218'\n  val v_218 = Reg(SInt(24.W))\n  \n  \n  v_218 := 0.U.asTypeOf(v_218)\n  \n\n  io.out := v_218\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_7373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_390 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_390(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_390\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7374 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7374 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7374)\n  })\n  \n  val blob_457 = Wire(new MyBundle_7374)\n  blob_457.field1 := 123.U\n  blob_457.field2 := true.B\n  \n  io.out := blob_457\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_967 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_967(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_967\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7376 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_136 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_136(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_136\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7377 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7377 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7377)\n  })\n  \n  val blob_422 = Wire(new MyBundle_7377)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_7379 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_268'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_7378 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_268'\n  val v_268 = Wire(SInt(3.W))\n  \n  \n  v_268 := 0.U.asTypeOf(v_268)\n  \n\n  io.out := v_268\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7380 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_7381 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7382 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_7382 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7382)\n  })\n  \n  val blob_555 = Wire(new MyBundle_7382)\n  blob_555.field1 := 123.U\n  blob_555.field2 := true.B\n  \n  io.out := blob_555\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_7383 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7385 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7385 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7385)\n  })\n  \n  val blob_191 = Wire(new MyBundle_7385)\n  blob_191.field1 := 123.U\n  blob_191.field2 := true.B\n  \n  io.out := blob_191\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7384 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7384)\n  })\n  \n  val blob_510 = Wire(new MyBundle_7384)\n  blob_510.field1 := 123.U\n  blob_510.field2 := true.B\n  \n  io.out := blob_510\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7386 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_667 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_667(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_667\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7387 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_677 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_677(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_677\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_7388 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7389 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_247 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_247(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_247\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7390 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7390)\n  })\n  \n  val blob_283 = Wire(new MyBundle_7390)\n  blob_283.field1 := 123.U\n  blob_283.field2 := true.B\n  \n  io.out := blob_283\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_7391 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7392 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_7393 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7394 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_393 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_393(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_393\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7395 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_421 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_421(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_421\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_607'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_7396 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_607'\n  val v_607 = Reg(UInt(22.W))\n  \n  \n  v_607 := 0.U.asTypeOf(v_607)\n  \n\n  io.out := v_607\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_214 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_214(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_214\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7398 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_698 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_698(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_698\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_7399 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_7400 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7401 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_7401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7401)\n  })\n  \n  val blob_897 = Wire(new MyBundle_7401)\n  blob_897.field1 := 123.U\n  blob_897.field2 := true.B\n  \n  io.out := blob_897\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_7402 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7403 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7403 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7403)\n  })\n  \n  val blob_152 = Wire(new MyBundle_7403)\n  blob_152.field1 := 123.U\n  blob_152.field2 := true.B\n  \n  io.out := blob_152\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_948'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_7404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_948'\n  val v_948 = Reg(SInt(26.W))\n  \n  \n  v_948 := 0.U.asTypeOf(v_948)\n  \n\n  io.out := v_948\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7405 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_7405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7405)\n  })\n  \n  val blob_709 = Wire(new MyBundle_7405)\n  blob_709.field1 := 123.U\n  blob_709.field2 := true.B\n  \n  io.out := blob_709\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7406 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_534 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_534(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_534\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7407 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7407)\n  })\n  \n  val blob_713 = Wire(new MyBundle_7407)\n  blob_713.field1 := 123.U\n  blob_713.field2 := true.B\n  \n  io.out := blob_713\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7410 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_741'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_7408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_741'\n  val v_741 = Wire(UInt(24.W))\n  \n  \n  v_741 := 0.U.asTypeOf(v_741)\n  \n\n  io.out := v_741\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7409 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_369 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_369(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_369\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7411 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_726 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_726(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_726\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7412 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7413 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7414 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_577 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_577(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_577\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7415 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_542'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_7416 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_542'\n  val v_542 = Wire(SInt(21.W))\n  \n  \n  v_542 := 0.U.asTypeOf(v_542)\n  \n\n  io.out := v_542\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7418 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7417 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7417)\n  })\n  \n  val blob_273 = Wire(new MyBundle_7417)\n  blob_273.field1 := 123.U\n  blob_273.field2 := true.B\n  \n  io.out := blob_273\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_7419 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7420 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7420)\n  })\n  \n  val blob_830 = Wire(new MyBundle_7420)\n  blob_830.field1 := 123.U\n  blob_830.field2 := true.B\n  \n  io.out := blob_830\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_121'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7421 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_121'\n  val v_121 = Wire(SInt(20.W))\n  \n  \n  v_121 := 0.U.asTypeOf(v_121)\n  \n\n  io.out := v_121\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_933'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_7423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_933'\n  val v_933 = Reg(SInt(29.W))\n  \n  \n  v_933 := 0.U.asTypeOf(v_933)\n  \n\n  io.out := v_933\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7425 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7424 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7426 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7426 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7426)\n  })\n  \n  val blob_862 = Wire(new MyBundle_7426)\n  blob_862.field1 := 123.U\n  blob_862.field2 := true.B\n  \n  io.out := blob_862\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_584'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_7427 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_584'\n  val v_584 = Reg(SInt(8.W))\n  \n  \n  v_584 := 0.U.asTypeOf(v_584)\n  \n\n  io.out := v_584\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_7428 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7429 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7430 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_7431 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7433 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_843 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_843(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_843\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7434 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_7434 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7434)\n  })\n  \n  val blob_666 = Wire(new MyBundle_7434)\n  blob_666.field1 := 123.U\n  blob_666.field2 := true.B\n  \n  io.out := blob_666\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_723 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_723(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_723\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_7435 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7436 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_7437 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_7438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_152 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_152(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_152\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_959 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_959(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_959\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_7440 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7441 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7442 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7442 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7442)\n  })\n  \n  val blob_652 = Wire(new MyBundle_7442)\n  blob_652.field1 := 123.U\n  blob_652.field2 := true.B\n  \n  io.out := blob_652\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7443 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(28.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_451 = Wire(Vec(7, UInt(28.W)))\n  \n  for (i <- 0 until 7) {\n    vec_451(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_451\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_7444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_836 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_836(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_836\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_7445 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_486'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_7447 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_486'\n  val v_486 = Wire(SInt(2.W))\n  \n  \n  v_486 := 0.U.asTypeOf(v_486)\n  \n\n  io.out := v_486\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_632'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_632'\n  val v_632 = Wire(UInt(5.W))\n  \n  \n  v_632 := 0.U.asTypeOf(v_632)\n  \n\n  io.out := v_632\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_7449 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_7452 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_442'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_7450 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_442'\n  val v_442 = Reg(UInt(7.W))\n  \n  \n  v_442 := 0.U.asTypeOf(v_442)\n  \n\n  io.out := v_442\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7451 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7451)\n  })\n  \n  val blob_862 = Wire(new MyBundle_7451)\n  blob_862.field1 := 123.U\n  blob_862.field2 := true.B\n  \n  io.out := blob_862\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_895'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_7453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_895'\n  val v_895 = Reg(UInt(20.W))\n  \n  \n  v_895 := 0.U.asTypeOf(v_895)\n  \n\n  io.out := v_895\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7454 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_368'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_7456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_368'\n  val v_368 = Reg(UInt(22.W))\n  \n  \n  v_368 := 0.U.asTypeOf(v_368)\n  \n\n  io.out := v_368\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7457 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7457 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7457)\n  })\n  \n  val blob_276 = Wire(new MyBundle_7457)\n  blob_276.field1 := 123.U\n  blob_276.field2 := true.B\n  \n  io.out := blob_276\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7459 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_7458 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_7460 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7461 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_992 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_992(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_992\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7462 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_7463 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_7464 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_7465 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7468 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_7467 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7469 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7469 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7469)\n  })\n  \n  val blob_104 = Wire(new MyBundle_7469)\n  blob_104.field1 := 123.U\n  blob_104.field2 := true.B\n  \n  io.out := blob_104\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7466 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7470 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7470)\n  })\n  \n  val blob_432 = Wire(new MyBundle_7470)\n  blob_432.field1 := 123.U\n  blob_432.field2 := true.B\n  \n  io.out := blob_432\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7471 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_7473 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_7477 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7475 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_868'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7474 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_868'\n  val v_868 = Reg(SInt(23.W))\n  \n  \n  v_868 := 0.U.asTypeOf(v_868)\n  \n\n  io.out := v_868\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7478 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7479 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_853 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_853(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_853\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_7480 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_646 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_646(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_646\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7482 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_7484 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7483 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7483 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7483)\n  })\n  \n  val blob_422 = Wire(new MyBundle_7483)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_7485 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7486 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7487 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_528 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_528(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_528\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_681'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_7489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_681'\n  val v_681 = Reg(SInt(25.W))\n  \n  \n  v_681 := 0.U.asTypeOf(v_681)\n  \n\n  io.out := v_681\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7490 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7490 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7490)\n  })\n  \n  val blob_813 = Wire(new MyBundle_7490)\n  blob_813.field1 := 123.U\n  blob_813.field2 := true.B\n  \n  io.out := blob_813\n}"}
{"instruction": "Define a 6-bit UInt Reg named 'v_956'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_7493 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Reg named 'v_956'\n  val v_956 = Reg(UInt(6.W))\n  \n  \n  v_956 := 0.U.asTypeOf(v_956)\n  \n\n  io.out := v_956\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7492 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_956 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_956(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_956\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7491 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7491 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7491)\n  })\n  \n  val blob_958 = Wire(new MyBundle_7491)\n  blob_958.field1 := 123.U\n  blob_958.field2 := true.B\n  \n  io.out := blob_958\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_7494 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_774 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_774(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_774\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7497 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7497 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7497)\n  })\n  \n  val blob_607 = Wire(new MyBundle_7497)\n  blob_607.field1 := 123.U\n  blob_607.field2 := true.B\n  \n  io.out := blob_607\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7498 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7498)\n  })\n  \n  val blob_279 = Wire(new MyBundle_7498)\n  blob_279.field1 := 123.U\n  blob_279.field2 := true.B\n  \n  io.out := blob_279\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7499 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7499 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7499)\n  })\n  \n  val blob_364 = Wire(new MyBundle_7499)\n  blob_364.field1 := 123.U\n  blob_364.field2 := true.B\n  \n  io.out := blob_364\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7500 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7502 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_7503 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7504 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_669 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_669(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_669\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_7505 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7506 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_7506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7506)\n  })\n  \n  val blob_361 = Wire(new MyBundle_7506)\n  blob_361.field1 := 123.U\n  blob_361.field2 := true.B\n  \n  io.out := blob_361\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7507 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_7507 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7507)\n  })\n  \n  val blob_254 = Wire(new MyBundle_7507)\n  blob_254.field1 := 123.U\n  blob_254.field2 := true.B\n  \n  io.out := blob_254\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7509 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_437 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_437(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_437\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7511 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_7512 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_7513 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_843'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7514 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_843'\n  val v_843 = Reg(UInt(26.W))\n  \n  \n  v_843 := 0.U.asTypeOf(v_843)\n  \n\n  io.out := v_843\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7515 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7515)\n  })\n  \n  val blob_882 = Wire(new MyBundle_7515)\n  blob_882.field1 := 123.U\n  blob_882.field2 := true.B\n  \n  io.out := blob_882\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7516 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7516)\n  })\n  \n  val blob_842 = Wire(new MyBundle_7516)\n  blob_842.field1 := 123.U\n  blob_842.field2 := true.B\n  \n  io.out := blob_842\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7517 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7517 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7517)\n  })\n  \n  val blob_370 = Wire(new MyBundle_7517)\n  blob_370.field1 := 123.U\n  blob_370.field2 := true.B\n  \n  io.out := blob_370\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_343 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_343(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_343\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_7519 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7520 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7520)\n  })\n  \n  val blob_363 = Wire(new MyBundle_7520)\n  blob_363.field1 := 123.U\n  blob_363.field2 := true.B\n  \n  io.out := blob_363\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7521 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7521)\n  })\n  \n  val blob_936 = Wire(new MyBundle_7521)\n  blob_936.field1 := 123.U\n  blob_936.field2 := true.B\n  \n  io.out := blob_936\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_7522 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_679 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_679(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_679\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7523 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7523 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7523)\n  })\n  \n  val blob_934 = Wire(new MyBundle_7523)\n  blob_934.field1 := 123.U\n  blob_934.field2 := true.B\n  \n  io.out := blob_934\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7524 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7524)\n  })\n  \n  val blob_828 = Wire(new MyBundle_7524)\n  blob_828.field1 := 123.U\n  blob_828.field2 := true.B\n  \n  io.out := blob_828\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7525 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_769 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_769(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_769\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_7527 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_851'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_7528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_851'\n  val v_851 = Reg(UInt(31.W))\n  \n  \n  v_851 := 0.U.asTypeOf(v_851)\n  \n\n  io.out := v_851\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_7529 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_7531 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_175'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_7530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_175'\n  val v_175 = Wire(SInt(7.W))\n  \n  \n  v_175 := 0.U.asTypeOf(v_175)\n  \n\n  io.out := v_175\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7532 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7533 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_529 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_529(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_529\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7534 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_7534 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7534)\n  })\n  \n  val blob_769 = Wire(new MyBundle_7534)\n  blob_769.field1 := 123.U\n  blob_769.field2 := true.B\n  \n  io.out := blob_769\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7535 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7535 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7535)\n  })\n  \n  val blob_198 = Wire(new MyBundle_7535)\n  blob_198.field1 := 123.U\n  blob_198.field2 := true.B\n  \n  io.out := blob_198\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_524'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_7537 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_524'\n  val v_524 = Wire(UInt(18.W))\n  \n  \n  v_524 := 0.U.asTypeOf(v_524)\n  \n\n  io.out := v_524\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7539 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7539 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7539)\n  })\n  \n  val blob_701 = Wire(new MyBundle_7539)\n  blob_701.field1 := 123.U\n  blob_701.field2 := true.B\n  \n  io.out := blob_701\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_7540 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7538 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7538)\n  })\n  \n  val blob_146 = Wire(new MyBundle_7538)\n  blob_146.field1 := 123.U\n  blob_146.field2 := true.B\n  \n  io.out := blob_146\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_7541 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_7542 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_478'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_7543 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_478'\n  val v_478 = Reg(SInt(32.W))\n  \n  \n  v_478 := 0.U.asTypeOf(v_478)\n  \n\n  io.out := v_478\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7544 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7545 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7546 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_719 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_719(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_719\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7547 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7547 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7547)\n  })\n  \n  val blob_896 = Wire(new MyBundle_7547)\n  blob_896.field1 := 123.U\n  blob_896.field2 := true.B\n  \n  io.out := blob_896\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7549 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7550 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7550 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7550)\n  })\n  \n  val blob_775 = Wire(new MyBundle_7550)\n  blob_775.field1 := 123.U\n  blob_775.field2 := true.B\n  \n  io.out := blob_775\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7551 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7551)\n  })\n  \n  val blob_144 = Wire(new MyBundle_7551)\n  blob_144.field1 := 123.U\n  blob_144.field2 := true.B\n  \n  io.out := blob_144\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7552 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_7554 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7555 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7555 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7555)\n  })\n  \n  val blob_844 = Wire(new MyBundle_7555)\n  blob_844.field1 := 123.U\n  blob_844.field2 := true.B\n  \n  io.out := blob_844\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_132'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_7556 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_132'\n  val v_132 = Wire(SInt(4.W))\n  \n  \n  v_132 := 0.U.asTypeOf(v_132)\n  \n\n  io.out := v_132\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7557 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7557 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7557)\n  })\n  \n  val blob_437 = Wire(new MyBundle_7557)\n  blob_437.field1 := 123.U\n  blob_437.field2 := true.B\n  \n  io.out := blob_437\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7559 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7559)\n  })\n  \n  val blob_767 = Wire(new MyBundle_7559)\n  blob_767.field1 := 123.U\n  blob_767.field2 := true.B\n  \n  io.out := blob_767\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7558 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_728 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_728(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_728\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7560 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_7560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7560)\n  })\n  \n  val blob_971 = Wire(new MyBundle_7560)\n  blob_971.field1 := 123.U\n  blob_971.field2 := true.B\n  \n  io.out := blob_971\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_7561 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7562 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_178 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_178(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_178\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7563 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_755'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_7564 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_755'\n  val v_755 = Wire(UInt(22.W))\n  \n  \n  v_755 := 0.U.asTypeOf(v_755)\n  \n\n  io.out := v_755\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_7565 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_7566 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7567 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7567 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7567)\n  })\n  \n  val blob_638 = Wire(new MyBundle_7567)\n  blob_638.field1 := 123.U\n  blob_638.field2 := true.B\n  \n  io.out := blob_638\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7568 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7570 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7571 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_902 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_902(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_902\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_326'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_7572 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_326'\n  val v_326 = Reg(SInt(10.W))\n  \n  \n  v_326 := 0.U.asTypeOf(v_326)\n  \n\n  io.out := v_326\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMinus_7573 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_327'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7575 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_327'\n  val v_327 = Reg(SInt(11.W))\n  \n  \n  v_327 := 0.U.asTypeOf(v_327)\n  \n\n  io.out := v_327\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7574 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_282 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_282(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_282\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_7576 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_298 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_298(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7578 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_499 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_499(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_499\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_7579 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_7580 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_7581 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_7583 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_918'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_7582 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_918'\n  val v_918 = Reg(SInt(14.W))\n  \n  \n  v_918 := 0.U.asTypeOf(v_918)\n  \n\n  io.out := v_918\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_7584 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_564 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_564(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_564\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7586 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_726'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_7587 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_726'\n  val v_726 = Wire(SInt(18.W))\n  \n  \n  v_726 := 0.U.asTypeOf(v_726)\n  \n\n  io.out := v_726\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_7588 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7589 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_7589 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7589)\n  })\n  \n  val blob_735 = Wire(new MyBundle_7589)\n  blob_735.field1 := 123.U\n  blob_735.field2 := true.B\n  \n  io.out := blob_735\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7590 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7590 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7590)\n  })\n  \n  val blob_502 = Wire(new MyBundle_7590)\n  blob_502.field1 := 123.U\n  blob_502.field2 := true.B\n  \n  io.out := blob_502\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7592 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_7591 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_7593 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_7594 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_911'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_7596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_911'\n  val v_911 = Reg(UInt(16.W))\n  \n  \n  v_911 := 0.U.asTypeOf(v_911)\n  \n\n  io.out := v_911\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_7597 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_7598 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_7599 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_7601 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7602 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7602 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7602)\n  })\n  \n  val blob_781 = Wire(new MyBundle_7602)\n  blob_781.field1 := 123.U\n  blob_781.field2 := true.B\n  \n  io.out := blob_781\n}"}
{"instruction": "Implement a module performing subtraction on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_7603 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_7604 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_7605 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_7606 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7607 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7607)\n  })\n  \n  val blob_561 = Wire(new MyBundle_7607)\n  blob_561.field1 := 123.U\n  blob_561.field2 := true.B\n  \n  io.out := blob_561\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7608 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_7608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7608)\n  })\n  \n  val blob_748 = Wire(new MyBundle_7608)\n  blob_748.field1 := 123.U\n  blob_748.field2 := true.B\n  \n  io.out := blob_748\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_306 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_306(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_306\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7610 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_112 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_112(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_112\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_855 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_855(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_855\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_7613 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_7614 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7615 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7615)\n  })\n  \n  val blob_179 = Wire(new MyBundle_7615)\n  blob_179.field1 := 123.U\n  blob_179.field2 := true.B\n  \n  io.out := blob_179\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_7616 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7617 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_329'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_7618 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_329'\n  val v_329 = Reg(UInt(27.W))\n  \n  \n  v_329 := 0.U.asTypeOf(v_329)\n  \n\n  io.out := v_329\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7620 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7620 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7620)\n  })\n  \n  val blob_947 = Wire(new MyBundle_7620)\n  blob_947.field1 := 123.U\n  blob_947.field2 := true.B\n  \n  io.out := blob_947\n}"}
{"instruction": "Implement a module performing subtraction on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_7621 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7622 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7622)\n  })\n  \n  val blob_776 = Wire(new MyBundle_7622)\n  blob_776.field1 := 123.U\n  blob_776.field2 := true.B\n  \n  io.out := blob_776\n}"}
{"instruction": "Implement a module performing subtraction on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_7623 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_7624 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_7625 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7626 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_7627 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_7628 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7629 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7630 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_7630 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7630)\n  })\n  \n  val blob_663 = Wire(new MyBundle_7630)\n  blob_663.field1 := 123.U\n  blob_663.field2 := true.B\n  \n  io.out := blob_663\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_7631 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_517 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_517(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_517\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7633 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7634 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_460 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_460(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_460\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7635 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7635 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7635)\n  })\n  \n  val blob_181 = Wire(new MyBundle_7635)\n  blob_181.field1 := 123.U\n  blob_181.field2 := true.B\n  \n  io.out := blob_181\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_537'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7636 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_537'\n  val v_537 = Wire(SInt(8.W))\n  \n  \n  v_537 := 0.U.asTypeOf(v_537)\n  \n\n  io.out := v_537\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_151'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_7637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_151'\n  val v_151 = Wire(SInt(26.W))\n  \n  \n  v_151 := 0.U.asTypeOf(v_151)\n  \n\n  io.out := v_151\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_114'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_7638 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_114'\n  val v_114 = Reg(SInt(26.W))\n  \n  \n  v_114 := 0.U.asTypeOf(v_114)\n  \n\n  io.out := v_114\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_402 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_402(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_402\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7640 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7641 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_7642 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_927'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_7643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_927'\n  val v_927 = Reg(UInt(21.W))\n  \n  \n  v_927 := 0.U.asTypeOf(v_927)\n  \n\n  io.out := v_927\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_7644 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7645 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7646 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_809 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_809(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_809\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7647 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_225 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_225(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_225\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_342 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_342(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_342\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_7650 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_7652 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_7651 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7653 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7655 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7655)\n  })\n  \n  val blob_483 = Wire(new MyBundle_7655)\n  blob_483.field1 := 123.U\n  blob_483.field2 := true.B\n  \n  io.out := blob_483\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7654 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7654 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7654)\n  })\n  \n  val blob_813 = Wire(new MyBundle_7654)\n  blob_813.field1 := 123.U\n  blob_813.field2 := true.B\n  \n  io.out := blob_813\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_7656 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_7657 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_7658 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7660 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7660 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7660)\n  })\n  \n  val blob_255 = Wire(new MyBundle_7660)\n  blob_255.field1 := 123.U\n  blob_255.field2 := true.B\n  \n  io.out := blob_255\n}"}
{"instruction": "Define a 10-bit SInt Wire named 'v_249'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_7659 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Wire named 'v_249'\n  val v_249 = Wire(SInt(10.W))\n  \n  \n  v_249 := 0.U.asTypeOf(v_249)\n  \n\n  io.out := v_249\n}"}
{"instruction": "Implement a module performing addition on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_7661 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_7662 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7663 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_893 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_893(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_893\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7665 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_648 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_648(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_648\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_395 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_395(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_395\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7667 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_551 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_551(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_551\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7670 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_472 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_472(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_472\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_502'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_502'\n  val v_502 = Wire(UInt(21.W))\n  \n  \n  v_502 := 0.U.asTypeOf(v_502)\n  \n\n  io.out := v_502\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_397'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_7672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_397'\n  val v_397 = Wire(UInt(27.W))\n  \n  \n  v_397 := 0.U.asTypeOf(v_397)\n  \n\n  io.out := v_397\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_7673 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_7674 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_7675 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_7676 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7677 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7677)\n  })\n  \n  val blob_521 = Wire(new MyBundle_7677)\n  blob_521.field1 := 123.U\n  blob_521.field2 := true.B\n  \n  io.out := blob_521\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7678 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_315 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_315(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_315\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_7679 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_418 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_418(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_418\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_754'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_7680 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_754'\n  val v_754 = Reg(UInt(21.W))\n  \n  \n  v_754 := 0.U.asTypeOf(v_754)\n  \n\n  io.out := v_754\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7681 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_153 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_153(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_153\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7683 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7683 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7683)\n  })\n  \n  val blob_651 = Wire(new MyBundle_7683)\n  blob_651.field1 := 123.U\n  blob_651.field2 := true.B\n  \n  io.out := blob_651\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_978 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_978(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_978\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_7684 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_7685 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_7686 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7687 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7687)\n  })\n  \n  val blob_260 = Wire(new MyBundle_7687)\n  blob_260.field1 := 123.U\n  blob_260.field2 := true.B\n  \n  io.out := blob_260\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_241 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_241(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_241\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_324'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7689 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_324'\n  val v_324 = Wire(UInt(32.W))\n  \n  \n  v_324 := 0.U.asTypeOf(v_324)\n  \n\n  io.out := v_324\n}"}
{"instruction": "Implement a module performing subtraction on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_7691 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_7690 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_629'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_7692 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_629'\n  val v_629 = Wire(UInt(26.W))\n  \n  \n  v_629 := 0.U.asTypeOf(v_629)\n  \n\n  io.out := v_629\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_7693 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_7695 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7696 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7697 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_7698 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_7699 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7700 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_222 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_222(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_222\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7701 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_211 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_211(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_211\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_7703 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_7704 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_7706 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_594 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_594(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_594\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_7708 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_7709 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_7710 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_230'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_7711 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_230'\n  val v_230 = Wire(UInt(4.W))\n  \n  \n  v_230 := 0.U.asTypeOf(v_230)\n  \n\n  io.out := v_230\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7712 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7712 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7712)\n  })\n  \n  val blob_158 = Wire(new MyBundle_7712)\n  blob_158.field1 := 123.U\n  blob_158.field2 := true.B\n  \n  io.out := blob_158\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7713 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_7713 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7713)\n  })\n  \n  val blob_163 = Wire(new MyBundle_7713)\n  blob_163.field1 := 123.U\n  blob_163.field2 := true.B\n  \n  io.out := blob_163\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7714 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(26.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_303 = Wire(Vec(2, UInt(26.W)))\n  \n  for (i <- 0 until 2) {\n    vec_303(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_303\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_809'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7715 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_809'\n  val v_809 = Reg(SInt(9.W))\n  \n  \n  v_809 := 0.U.asTypeOf(v_809)\n  \n\n  io.out := v_809\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7717 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_416 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_416(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_416\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7718 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7719 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7721 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_7722 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_7723 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_348'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_7724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_348'\n  val v_348 = Reg(SInt(18.W))\n  \n  \n  v_348 := 0.U.asTypeOf(v_348)\n  \n\n  io.out := v_348\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7725 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_755 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_755(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_755\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_449'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7727 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_449'\n  val v_449 = Wire(UInt(21.W))\n  \n  \n  v_449 := 0.U.asTypeOf(v_449)\n  \n\n  io.out := v_449\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_7726 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_239 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_239(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_239\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7728 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_7728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7728)\n  })\n  \n  val blob_852 = Wire(new MyBundle_7728)\n  blob_852.field1 := 123.U\n  blob_852.field2 := true.B\n  \n  io.out := blob_852\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_479'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_7729 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_479'\n  val v_479 = Reg(SInt(22.W))\n  \n  \n  v_479 := 0.U.asTypeOf(v_479)\n  \n\n  io.out := v_479\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_544'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7730 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_544'\n  val v_544 = Reg(SInt(18.W))\n  \n  \n  v_544 := 0.U.asTypeOf(v_544)\n  \n\n  io.out := v_544\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_7731 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_7732 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_7733 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_7735 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7734 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_718 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_718(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_718\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7736 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7737 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7737)\n  })\n  \n  val blob_880 = Wire(new MyBundle_7737)\n  blob_880.field1 := 123.U\n  blob_880.field2 := true.B\n  \n  io.out := blob_880\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7738 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(27.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_986 = Wire(Vec(5, UInt(27.W)))\n  \n  for (i <- 0 until 5) {\n    vec_986(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_986\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7740 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_7741 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_301 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_301(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_301\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7742 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_7744 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_519 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_519(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_519\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_7747 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7746 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7748 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(10.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_217 = Wire(Vec(8, UInt(10.W)))\n  \n  for (i <- 0 until 8) {\n    vec_217(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_217\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7749 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_938 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_938(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_938\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7751 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7751 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7751)\n  })\n  \n  val blob_333 = Wire(new MyBundle_7751)\n  blob_333.field1 := 123.U\n  blob_333.field2 := true.B\n  \n  io.out := blob_333\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_7752 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_7753 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7754 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 3-bit UInt Reg named 'v_815'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_7755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Reg named 'v_815'\n  val v_815 = Reg(UInt(3.W))\n  \n  \n  v_815 := 0.U.asTypeOf(v_815)\n  \n\n  io.out := v_815\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7756 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_7757 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_7758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_261 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_261(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_261\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7759 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7759 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7759)\n  })\n  \n  val blob_189 = Wire(new MyBundle_7759)\n  blob_189.field1 := 123.U\n  blob_189.field2 := true.B\n  \n  io.out := blob_189\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7760 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_591 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_591(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_591\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7761 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_379 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_379(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_379\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_7763 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_139'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_7764 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_139'\n  val v_139 = Wire(UInt(23.W))\n  \n  \n  v_139 := 0.U.asTypeOf(v_139)\n  \n\n  io.out := v_139\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_7765 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7766 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_855'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7767 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_855'\n  val v_855 = Reg(SInt(32.W))\n  \n  \n  v_855 := 0.U.asTypeOf(v_855)\n  \n\n  io.out := v_855\n}"}
{"instruction": "Implement a module performing addition on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_7769 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7770 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7770 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7770)\n  })\n  \n  val blob_852 = Wire(new MyBundle_7770)\n  blob_852.field1 := 123.U\n  blob_852.field2 := true.B\n  \n  io.out := blob_852\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7772 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7772)\n  })\n  \n  val blob_331 = Wire(new MyBundle_7772)\n  blob_331.field1 := 123.U\n  blob_331.field2 := true.B\n  \n  io.out := blob_331\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_221 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_221(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_221\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7773 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_7773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7773)\n  })\n  \n  val blob_607 = Wire(new MyBundle_7773)\n  blob_607.field1 := 123.U\n  blob_607.field2 := true.B\n  \n  io.out := blob_607\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7775 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_418'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_7776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_418'\n  val v_418 = Wire(SInt(24.W))\n  \n  \n  v_418 := 0.U.asTypeOf(v_418)\n  \n\n  io.out := v_418\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7774 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7774 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7774)\n  })\n  \n  val blob_236 = Wire(new MyBundle_7774)\n  blob_236.field1 := 123.U\n  blob_236.field2 := true.B\n  \n  io.out := blob_236\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_7778 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_7777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_724 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_724(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_724\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_7779 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7780 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_7781 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_469 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_469(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_469\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_7782 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7784 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_7783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_580 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_580(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_580\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_164'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_7785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_164'\n  val v_164 = Reg(UInt(13.W))\n  \n  \n  v_164 := 0.U.asTypeOf(v_164)\n  \n\n  io.out := v_164\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7786 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_7786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7786)\n  })\n  \n  val blob_182 = Wire(new MyBundle_7786)\n  blob_182.field1 := 123.U\n  blob_182.field2 := true.B\n  \n  io.out := blob_182\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_7787 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_762'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7788 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_762'\n  val v_762 = Wire(SInt(17.W))\n  \n  \n  v_762 := 0.U.asTypeOf(v_762)\n  \n\n  io.out := v_762\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_695'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_7789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_695'\n  val v_695 = Wire(UInt(31.W))\n  \n  \n  v_695 := 0.U.asTypeOf(v_695)\n  \n\n  io.out := v_695\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_442'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_7791 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_442'\n  val v_442 = Reg(SInt(26.W))\n  \n  \n  v_442 := 0.U.asTypeOf(v_442)\n  \n\n  io.out := v_442\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_7790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_618 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_618(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_618\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7792 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 27-bit SInt Wire named 'v_964'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_7794 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Wire named 'v_964'\n  val v_964 = Wire(SInt(27.W))\n  \n  \n  v_964 := 0.U.asTypeOf(v_964)\n  \n\n  io.out := v_964\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_7793 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7795 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_7796 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_7797 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7798 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7798 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7798)\n  })\n  \n  val blob_218 = Wire(new MyBundle_7798)\n  blob_218.field1 := 123.U\n  blob_218.field2 := true.B\n  \n  io.out := blob_218\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7800 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_439 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_439(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_439\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7799 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7799)\n  })\n  \n  val blob_375 = Wire(new MyBundle_7799)\n  blob_375.field1 := 123.U\n  blob_375.field2 := true.B\n  \n  io.out := blob_375\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_835'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_7801 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_835'\n  val v_835 = Reg(UInt(20.W))\n  \n  \n  v_835 := 0.U.asTypeOf(v_835)\n  \n\n  io.out := v_835\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7802 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7802 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7802)\n  })\n  \n  val blob_567 = Wire(new MyBundle_7802)\n  blob_567.field1 := 123.U\n  blob_567.field2 := true.B\n  \n  io.out := blob_567\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_7803 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7804 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_916 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_916(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_916\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7807 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(3.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_262 = Wire(Vec(3, UInt(3.W)))\n  \n  for (i <- 0 until 3) {\n    vec_262(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_262\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_7806 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_7808 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_496'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_7810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_496'\n  val v_496 = Reg(SInt(7.W))\n  \n  \n  v_496 := 0.U.asTypeOf(v_496)\n  \n\n  io.out := v_496\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7811 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7812 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7812)\n  })\n  \n  val blob_427 = Wire(new MyBundle_7812)\n  blob_427.field1 := 123.U\n  blob_427.field2 := true.B\n  \n  io.out := blob_427\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7813 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7813)\n  })\n  \n  val blob_219 = Wire(new MyBundle_7813)\n  blob_219.field1 := 123.U\n  blob_219.field2 := true.B\n  \n  io.out := blob_219\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_7815 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_365'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_7814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_365'\n  val v_365 = Reg(SInt(10.W))\n  \n  \n  v_365 := 0.U.asTypeOf(v_365)\n  \n\n  io.out := v_365\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7816 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7816)\n  })\n  \n  val blob_341 = Wire(new MyBundle_7816)\n  blob_341.field1 := 123.U\n  blob_341.field2 := true.B\n  \n  io.out := blob_341\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_212'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_7817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_212'\n  val v_212 = Wire(SInt(17.W))\n  \n  \n  v_212 := 0.U.asTypeOf(v_212)\n  \n\n  io.out := v_212\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_347'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_7818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_347'\n  val v_347 = Reg(UInt(29.W))\n  \n  \n  v_347 := 0.U.asTypeOf(v_347)\n  \n\n  io.out := v_347\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7819 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7820 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7820)\n  })\n  \n  val blob_746 = Wire(new MyBundle_7820)\n  blob_746.field1 := 123.U\n  blob_746.field2 := true.B\n  \n  io.out := blob_746\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_7822 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7823 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7823 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7823)\n  })\n  \n  val blob_750 = Wire(new MyBundle_7823)\n  blob_750.field1 := 123.U\n  blob_750.field2 := true.B\n  \n  io.out := blob_750\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_715 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_715(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_715\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_7825 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7826 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_7826 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7826)\n  })\n  \n  val blob_766 = Wire(new MyBundle_7826)\n  blob_766.field1 := 123.U\n  blob_766.field2 := true.B\n  \n  io.out := blob_766\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_259 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_259(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_259\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_7829 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7830 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7830 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7830)\n  })\n  \n  val blob_307 = Wire(new MyBundle_7830)\n  blob_307.field1 := 123.U\n  blob_307.field2 := true.B\n  \n  io.out := blob_307\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_792'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7831 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_792'\n  val v_792 = Reg(SInt(20.W))\n  \n  \n  v_792 := 0.U.asTypeOf(v_792)\n  \n\n  io.out := v_792\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_7832 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_7833 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7834 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_7834 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7834)\n  })\n  \n  val blob_685 = Wire(new MyBundle_7834)\n  blob_685.field1 := 123.U\n  blob_685.field2 := true.B\n  \n  io.out := blob_685\n}"}
{"instruction": "Implement a module performing addition on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_7835 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_790'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_7837 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_790'\n  val v_790 = Reg(SInt(16.W))\n  \n  \n  v_790 := 0.U.asTypeOf(v_790)\n  \n\n  io.out := v_790\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7838 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7838 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7838)\n  })\n  \n  val blob_133 = Wire(new MyBundle_7838)\n  blob_133.field1 := 123.U\n  blob_133.field2 := true.B\n  \n  io.out := blob_133\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_7839 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7840 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_513 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_513(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_513\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_7841 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_7843 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_7845 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7846 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_358 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_358(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_358\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_7847 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_689 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_689(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_689\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7848 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_736 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_736(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_736\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_7849 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_455'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_7850 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_455'\n  val v_455 = Reg(SInt(24.W))\n  \n  \n  v_455 := 0.U.asTypeOf(v_455)\n  \n\n  io.out := v_455\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7851 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(15.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_793 = Wire(Vec(4, UInt(15.W)))\n  \n  for (i <- 0 until 4) {\n    vec_793(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_793\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(22.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_894 = Wire(Vec(3, UInt(22.W)))\n  \n  for (i <- 0 until 3) {\n    vec_894(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_894\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7853 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7853 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7853)\n  })\n  \n  val blob_850 = Wire(new MyBundle_7853)\n  blob_850.field1 := 123.U\n  blob_850.field2 := true.B\n  \n  io.out := blob_850\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7854 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7854 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7854)\n  })\n  \n  val blob_923 = Wire(new MyBundle_7854)\n  blob_923.field1 := 123.U\n  blob_923.field2 := true.B\n  \n  io.out := blob_923\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_7855 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_7857 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7858 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_603 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_603(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_603\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7859 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_935 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_935(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_935\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_515'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_7861 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_515'\n  val v_515 = Reg(SInt(19.W))\n  \n  \n  v_515 := 0.U.asTypeOf(v_515)\n  \n\n  io.out := v_515\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7862 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_182 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_182(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_182\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_999 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_999(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_999\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7864 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_7864 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7864)\n  })\n  \n  val blob_378 = Wire(new MyBundle_7864)\n  blob_378.field1 := 123.U\n  blob_378.field2 := true.B\n  \n  io.out := blob_378\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7866 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7865 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7867 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_290 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_290(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_290\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7868 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_996 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_996(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_996\n}"}
{"instruction": "Implement a module performing bitwise AND on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_7869 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_579'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_7871 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_579'\n  val v_579 = Reg(SInt(21.W))\n  \n  \n  v_579 := 0.U.asTypeOf(v_579)\n  \n\n  io.out := v_579\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7872 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7872 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7872)\n  })\n  \n  val blob_753 = Wire(new MyBundle_7872)\n  blob_753.field1 := 123.U\n  blob_753.field2 := true.B\n  \n  io.out := blob_753\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7873 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7873 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7873)\n  })\n  \n  val blob_240 = Wire(new MyBundle_7873)\n  blob_240.field1 := 123.U\n  blob_240.field2 := true.B\n  \n  io.out := blob_240\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_7874 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7875 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_7875 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7875)\n  })\n  \n  val blob_837 = Wire(new MyBundle_7875)\n  blob_837.field1 := 123.U\n  blob_837.field2 := true.B\n  \n  io.out := blob_837\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_7876 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_694 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_694(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_694\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_7877 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_7878 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_951 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_951(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_951\n}"}
{"instruction": "Implement a module performing subtraction on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_7879 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimplePlus_7882 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_7881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_262 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_262(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_262\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7883 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(32.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_921 = Wire(Vec(8, UInt(32.W)))\n  \n  for (i <- 0 until 8) {\n    vec_921(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_921\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7884 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7884 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7884)\n  })\n  \n  val blob_550 = Wire(new MyBundle_7884)\n  blob_550.field1 := 123.U\n  blob_550.field2 := true.B\n  \n  io.out := blob_550\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_7886 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_7887 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_7888 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_472 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_472(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_472\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7889 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(6.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_788 = Wire(Vec(8, UInt(6.W)))\n  \n  for (i <- 0 until 8) {\n    vec_788(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_788\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_881'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_7891 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_881'\n  val v_881 = Wire(SInt(23.W))\n  \n  \n  v_881 := 0.U.asTypeOf(v_881)\n  \n\n  io.out := v_881\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7890 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7890)\n  })\n  \n  val blob_719 = Wire(new MyBundle_7890)\n  blob_719.field1 := 123.U\n  blob_719.field2 := true.B\n  \n  io.out := blob_719\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_7892 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7893 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_7894 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_7895 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_622'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_7896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_622'\n  val v_622 = Wire(UInt(22.W))\n  \n  \n  v_622 := 0.U.asTypeOf(v_622)\n  \n\n  io.out := v_622\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_7897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(27.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_801 = Wire(Vec(5, UInt(27.W)))\n  \n  for (i <- 0 until 5) {\n    vec_801(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_801\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_7898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_964 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_964(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_964\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7899 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(7.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_179 = Wire(Vec(6, UInt(7.W)))\n  \n  for (i <- 0 until 6) {\n    vec_179(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_179\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_7900 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7901 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_196 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_196(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_196\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_7902 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_7903 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_7904 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_749'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_7906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_749'\n  val v_749 = Wire(SInt(17.W))\n  \n  \n  v_749 := 0.U.asTypeOf(v_749)\n  \n\n  io.out := v_749\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7905 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_991 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_991(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_991\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_7907 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_7908 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_838 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_838(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_838\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_7909 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_308 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_308(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_308\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_7910 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_7911 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7912 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7914 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_877 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_877(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_877\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7913 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_7913 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7913)\n  })\n  \n  val blob_796 = Wire(new MyBundle_7913)\n  blob_796.field1 := 123.U\n  blob_796.field2 := true.B\n  \n  io.out := blob_796\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_7915 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7916 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_933 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_933(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_933\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7917 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_7917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7917)\n  })\n  \n  val blob_167 = Wire(new MyBundle_7917)\n  blob_167.field1 := 123.U\n  blob_167.field2 := true.B\n  \n  io.out := blob_167\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_7918 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_7919 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_460 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_460(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_460\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_7920 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_687 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_687(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_687\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_7921 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_7922 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7923 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7923 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7923)\n  })\n  \n  val blob_286 = Wire(new MyBundle_7923)\n  blob_286.field1 := 123.U\n  blob_286.field2 := true.B\n  \n  io.out := blob_286\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7924 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_908 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_908(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_908\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7925 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7926 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7926)\n  })\n  \n  val blob_866 = Wire(new MyBundle_7926)\n  blob_866.field1 := 123.U\n  blob_866.field2 := true.B\n  \n  io.out := blob_866\n}"}
{"instruction": "Implement a module performing bitwise OR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_7927 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_7928 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_7929 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7930 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_7930 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7930)\n  })\n  \n  val blob_928 = Wire(new MyBundle_7930)\n  blob_928.field1 := 123.U\n  blob_928.field2 := true.B\n  \n  io.out := blob_928\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7931 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_7931 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7931)\n  })\n  \n  val blob_879 = Wire(new MyBundle_7931)\n  blob_879.field1 := 123.U\n  blob_879.field2 := true.B\n  \n  io.out := blob_879\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7932 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_7933 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_7934 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_270 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_270(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_270\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_7935 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7937 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_7937 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7937)\n  })\n  \n  val blob_865 = Wire(new MyBundle_7937)\n  blob_865.field1 := 123.U\n  blob_865.field2 := true.B\n  \n  io.out := blob_865\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_889 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_889(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_889\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7939 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_583 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_583(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_583\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7940 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_7940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7940)\n  })\n  \n  val blob_123 = Wire(new MyBundle_7940)\n  blob_123.field1 := 123.U\n  blob_123.field2 := true.B\n  \n  io.out := blob_123\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_7941 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_623'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_7942 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_623'\n  val v_623 = Reg(UInt(29.W))\n  \n  \n  v_623 := 0.U.asTypeOf(v_623)\n  \n\n  io.out := v_623\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_621'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_7943 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_621'\n  val v_621 = Wire(SInt(23.W))\n  \n  \n  v_621 := 0.U.asTypeOf(v_621)\n  \n\n  io.out := v_621\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_856 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_856(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_856\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_7945 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7946 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_7947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_146 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_146(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_146\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_7948 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7949 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7949 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7949)\n  })\n  \n  val blob_772 = Wire(new MyBundle_7949)\n  blob_772.field1 := 123.U\n  blob_772.field2 := true.B\n  \n  io.out := blob_772\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_7950 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_732 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_732(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_732\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_7951 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_382 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_382(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_382\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_7952 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7953 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7953 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7953)\n  })\n  \n  val blob_814 = Wire(new MyBundle_7953)\n  blob_814.field1 := 123.U\n  blob_814.field2 := true.B\n  \n  io.out := blob_814\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7954 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7954 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7954)\n  })\n  \n  val blob_361 = Wire(new MyBundle_7954)\n  blob_361.field1 := 123.U\n  blob_361.field2 := true.B\n  \n  io.out := blob_361\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7955 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7955 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7955)\n  })\n  \n  val blob_642 = Wire(new MyBundle_7955)\n  blob_642.field1 := 123.U\n  blob_642.field2 := true.B\n  \n  io.out := blob_642\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_7956 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_151 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_151(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_151\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7957 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_7957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7957)\n  })\n  \n  val blob_320 = Wire(new MyBundle_7957)\n  blob_320.field1 := 123.U\n  blob_320.field2 := true.B\n  \n  io.out := blob_320\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_7959 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7960 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7960 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7960)\n  })\n  \n  val blob_114 = Wire(new MyBundle_7960)\n  blob_114.field1 := 123.U\n  blob_114.field2 := true.B\n  \n  io.out := blob_114\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7961 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_7961 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7961)\n  })\n  \n  val blob_553 = Wire(new MyBundle_7961)\n  blob_553.field1 := 123.U\n  blob_553.field2 := true.B\n  \n  io.out := blob_553\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_7962 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7963 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7963)\n  })\n  \n  val blob_653 = Wire(new MyBundle_7963)\n  blob_653.field1 := 123.U\n  blob_653.field2 := true.B\n  \n  io.out := blob_653\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_927'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_7966 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_927'\n  val v_927 = Reg(UInt(23.W))\n  \n  \n  v_927 := 0.U.asTypeOf(v_927)\n  \n\n  io.out := v_927\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7964 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7964 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7964)\n  })\n  \n  val blob_181 = Wire(new MyBundle_7964)\n  blob_181.field1 := 123.U\n  blob_181.field2 := true.B\n  \n  io.out := blob_181\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_7965 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_7967 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_7968 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7969 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_7970 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7971 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_7971 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7971)\n  })\n  \n  val blob_276 = Wire(new MyBundle_7971)\n  blob_276.field1 := 123.U\n  blob_276.field2 := true.B\n  \n  io.out := blob_276\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7972 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7972)\n  })\n  \n  val blob_196 = Wire(new MyBundle_7972)\n  blob_196.field1 := 123.U\n  blob_196.field2 := true.B\n  \n  io.out := blob_196\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_7973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_124 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_124(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_124\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_7974 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_7975 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_7976 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7977 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_7977 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7977)\n  })\n  \n  val blob_608 = Wire(new MyBundle_7977)\n  blob_608.field1 := 123.U\n  blob_608.field2 := true.B\n  \n  io.out := blob_608\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_7978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_543 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_543(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_543\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_7979 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_447 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_447(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_447\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_7980 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_901 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_901(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_901\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_356'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_7981 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_356'\n  val v_356 = Reg(SInt(26.W))\n  \n  \n  v_356 := 0.U.asTypeOf(v_356)\n  \n\n  io.out := v_356\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_7982 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7984 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_7984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7984)\n  })\n  \n  val blob_861 = Wire(new MyBundle_7984)\n  blob_861.field1 := 123.U\n  blob_861.field2 := true.B\n  \n  io.out := blob_861\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_7983 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_839 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_839(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_839\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSum_7986 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_7985 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_318 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_318(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_318\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7987 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_7987 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7987)\n  })\n  \n  val blob_443 = Wire(new MyBundle_7987)\n  blob_443.field1 := 123.U\n  blob_443.field2 := true.B\n  \n  io.out := blob_443\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_7988 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_7990 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7989 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_7989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7989)\n  })\n  \n  val blob_205 = Wire(new MyBundle_7989)\n  blob_205.field1 := 123.U\n  blob_205.field2 := true.B\n  \n  io.out := blob_205\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7991 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_7991 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7991)\n  })\n  \n  val blob_695 = Wire(new MyBundle_7991)\n  blob_695.field1 := 123.U\n  blob_695.field2 := true.B\n  \n  io.out := blob_695\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_7992 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_667 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_667(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_667\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7993 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_7993 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7993)\n  })\n  \n  val blob_947 = Wire(new MyBundle_7993)\n  blob_947.field1 := 123.U\n  blob_947.field2 := true.B\n  \n  io.out := blob_947\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_7994 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_7995 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_7995 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_7995)\n  })\n  \n  val blob_936 = Wire(new MyBundle_7995)\n  blob_936.field1 := 123.U\n  blob_936.field2 := true.B\n  \n  io.out := blob_936\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_7996 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_7998 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_7997 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_289'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_8000 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_289'\n  val v_289 = Wire(UInt(2.W))\n  \n  \n  v_289 := 0.U.asTypeOf(v_289)\n  \n\n  io.out := v_289\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8002 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_729 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_729(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_729\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8001 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 22-bit SInt Reg named 'v_485'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_8003 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Reg named 'v_485'\n  val v_485 = Reg(SInt(22.W))\n  \n  \n  v_485 := 0.U.asTypeOf(v_485)\n  \n\n  io.out := v_485\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8004 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_905 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_905(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_905\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8005 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8005 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8005)\n  })\n  \n  val blob_254 = Wire(new MyBundle_8005)\n  blob_254.field1 := 123.U\n  blob_254.field2 := true.B\n  \n  io.out := blob_254\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8007 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_291 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_291(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_291\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8006 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8006)\n  })\n  \n  val blob_465 = Wire(new MyBundle_8006)\n  blob_465.field1 := 123.U\n  blob_465.field2 := true.B\n  \n  io.out := blob_465\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8008 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_630 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_630(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_630\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8010 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8010 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8010)\n  })\n  \n  val blob_311 = Wire(new MyBundle_8010)\n  blob_311.field1 := 123.U\n  blob_311.field2 := true.B\n  \n  io.out := blob_311\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8011 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8011 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8011)\n  })\n  \n  val blob_600 = Wire(new MyBundle_8011)\n  blob_600.field1 := 123.U\n  blob_600.field2 := true.B\n  \n  io.out := blob_600\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_8012 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_8013 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_8015 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_856 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_856(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_856\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8016 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8017 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_594 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_594(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_594\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_547'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_8019 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_547'\n  val v_547 = Reg(SInt(2.W))\n  \n  \n  v_547 := 0.U.asTypeOf(v_547)\n  \n\n  io.out := v_547\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_8021 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_589 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_589(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_589\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_676'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_676'\n  val v_676 = Reg(UInt(5.W))\n  \n  \n  v_676 := 0.U.asTypeOf(v_676)\n  \n\n  io.out := v_676\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8022 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_919 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_919(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_919\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8024 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_882 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_882(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_882\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8026 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8026 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8026)\n  })\n  \n  val blob_410 = Wire(new MyBundle_8026)\n  blob_410.field1 := 123.U\n  blob_410.field2 := true.B\n  \n  io.out := blob_410\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8027 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_395 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_395(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_395\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8028 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_633 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_633(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_633\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_8029 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 6-bit SInt Wire named 'v_542'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_8030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Wire named 'v_542'\n  val v_542 = Wire(SInt(6.W))\n  \n  \n  v_542 := 0.U.asTypeOf(v_542)\n  \n\n  io.out := v_542\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8031 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_707'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_8032 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_707'\n  val v_707 = Wire(SInt(13.W))\n  \n  \n  v_707 := 0.U.asTypeOf(v_707)\n  \n\n  io.out := v_707\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8033 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8033 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8033)\n  })\n  \n  val blob_722 = Wire(new MyBundle_8033)\n  blob_722.field1 := 123.U\n  blob_722.field2 := true.B\n  \n  io.out := blob_722\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_238 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_238(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_238\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8035 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_8036 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_8037 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8038 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_304 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_304(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_304\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8039 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_145'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8040 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_145'\n  val v_145 = Reg(SInt(21.W))\n  \n  \n  v_145 := 0.U.asTypeOf(v_145)\n  \n\n  io.out := v_145\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_8042 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8043 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_886 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_886(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_886\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_847'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_8045 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_847'\n  val v_847 = Wire(UInt(2.W))\n  \n  \n  v_847 := 0.U.asTypeOf(v_847)\n  \n\n  io.out := v_847\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_137'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_8046 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_137'\n  val v_137 = Reg(SInt(18.W))\n  \n  \n  v_137 := 0.U.asTypeOf(v_137)\n  \n\n  io.out := v_137\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8047 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8047 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8047)\n  })\n  \n  val blob_261 = Wire(new MyBundle_8047)\n  blob_261.field1 := 123.U\n  blob_261.field2 := true.B\n  \n  io.out := blob_261\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8048 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8049 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_8050 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_8051 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_8053 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_738'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_8054 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_738'\n  val v_738 = Reg(UInt(26.W))\n  \n  \n  v_738 := 0.U.asTypeOf(v_738)\n  \n\n  io.out := v_738\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_168'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_8055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_168'\n  val v_168 = Wire(UInt(23.W))\n  \n  \n  v_168 := 0.U.asTypeOf(v_168)\n  \n\n  io.out := v_168\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8056 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_8057 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8058 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8058)\n  })\n  \n  val blob_716 = Wire(new MyBundle_8058)\n  blob_716.field1 := 123.U\n  blob_716.field2 := true.B\n  \n  io.out := blob_716\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8059 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8059 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8059)\n  })\n  \n  val blob_463 = Wire(new MyBundle_8059)\n  blob_463.field1 := 123.U\n  blob_463.field2 := true.B\n  \n  io.out := blob_463\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8060 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_743 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_743(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_743\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8062 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_865 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_865(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_865\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8064 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8064 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8064)\n  })\n  \n  val blob_781 = Wire(new MyBundle_8064)\n  blob_781.field1 := 123.U\n  blob_781.field2 := true.B\n  \n  io.out := blob_781\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_8063 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8065 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_324 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_324(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_324\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8066 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_8067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(15.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_641 = Wire(Vec(4, UInt(15.W)))\n  \n  for (i <- 0 until 4) {\n    vec_641(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_641\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8068 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8069 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8070 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8072 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8072 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8072)\n  })\n  \n  val blob_423 = Wire(new MyBundle_8072)\n  blob_423.field1 := 123.U\n  blob_423.field2 := true.B\n  \n  io.out := blob_423\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8073 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8074 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8074)\n  })\n  \n  val blob_574 = Wire(new MyBundle_8074)\n  blob_574.field1 := 123.U\n  blob_574.field2 := true.B\n  \n  io.out := blob_574\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_776'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_8076 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_776'\n  val v_776 = Reg(UInt(21.W))\n  \n  \n  v_776 := 0.U.asTypeOf(v_776)\n  \n\n  io.out := v_776\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8075 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_455 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_455(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_455\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(11.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_844 = Wire(Vec(5, UInt(11.W)))\n  \n  for (i <- 0 until 5) {\n    vec_844(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_844\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8079 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(30.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_112 = Wire(Vec(7, UInt(30.W)))\n  \n  for (i <- 0 until 7) {\n    vec_112(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_112\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_8080 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8081 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_525 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_525(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_525\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8082 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8082 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8082)\n  })\n  \n  val blob_813 = Wire(new MyBundle_8082)\n  blob_813.field1 := 123.U\n  blob_813.field2 := true.B\n  \n  io.out := blob_813\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_673'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_8083 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_673'\n  val v_673 = Wire(UInt(2.W))\n  \n  \n  v_673 := 0.U.asTypeOf(v_673)\n  \n\n  io.out := v_673\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8085 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_828 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_828(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_828\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8084 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_998 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_998(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_998\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8086 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_895 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_895(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_895\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8087 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8088 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_8090 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_139'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_8091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_139'\n  val v_139 = Wire(UInt(30.W))\n  \n  \n  v_139 := 0.U.asTypeOf(v_139)\n  \n\n  io.out := v_139\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8092 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8093 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8093)\n  })\n  \n  val blob_352 = Wire(new MyBundle_8093)\n  blob_352.field1 := 123.U\n  blob_352.field2 := true.B\n  \n  io.out := blob_352\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8094 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_902'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_8096 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_902'\n  val v_902 = Wire(SInt(21.W))\n  \n  \n  v_902 := 0.U.asTypeOf(v_902)\n  \n\n  io.out := v_902\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8095 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8095)\n  })\n  \n  val blob_724 = Wire(new MyBundle_8095)\n  blob_724.field1 := 123.U\n  blob_724.field2 := true.B\n  \n  io.out := blob_724\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8097 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8097 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8097)\n  })\n  \n  val blob_807 = Wire(new MyBundle_8097)\n  blob_807.field1 := 123.U\n  blob_807.field2 := true.B\n  \n  io.out := blob_807\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_414 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_414(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_414\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8099 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8099 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8099)\n  })\n  \n  val blob_601 = Wire(new MyBundle_8099)\n  blob_601.field1 := 123.U\n  blob_601.field2 := true.B\n  \n  io.out := blob_601\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_961'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_8101 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_961'\n  val v_961 = Wire(SInt(18.W))\n  \n  \n  v_961 := 0.U.asTypeOf(v_961)\n  \n\n  io.out := v_961\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8100 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8100)\n  })\n  \n  val blob_566 = Wire(new MyBundle_8100)\n  blob_566.field1 := 123.U\n  blob_566.field2 := true.B\n  \n  io.out := blob_566\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_8102 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_226 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_226(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8104 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_241 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_241(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_241\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_285'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8105 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_285'\n  val v_285 = Reg(SInt(17.W))\n  \n  \n  v_285 := 0.U.asTypeOf(v_285)\n  \n\n  io.out := v_285\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8106 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8106 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8106)\n  })\n  \n  val blob_601 = Wire(new MyBundle_8106)\n  blob_601.field1 := 123.U\n  blob_601.field2 := true.B\n  \n  io.out := blob_601\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_8107 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(14.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_527 = Wire(Vec(2, UInt(14.W)))\n  \n  for (i <- 0 until 2) {\n    vec_527(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_527\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_8109 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_8108 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8110 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8112 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_8112 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8112)\n  })\n  \n  val blob_315 = Wire(new MyBundle_8112)\n  blob_315.field1 := 123.U\n  blob_315.field2 := true.B\n  \n  io.out := blob_315\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_8113 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8114 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8114 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8114)\n  })\n  \n  val blob_164 = Wire(new MyBundle_8114)\n  blob_164.field1 := 123.U\n  blob_164.field2 := true.B\n  \n  io.out := blob_164\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_158'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_8116 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_158'\n  val v_158 = Reg(SInt(4.W))\n  \n  \n  v_158 := 0.U.asTypeOf(v_158)\n  \n\n  io.out := v_158\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8117 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8117 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8117)\n  })\n  \n  val blob_236 = Wire(new MyBundle_8117)\n  blob_236.field1 := 123.U\n  blob_236.field2 := true.B\n  \n  io.out := blob_236\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_923'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_8119 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_923'\n  val v_923 = Wire(SInt(18.W))\n  \n  \n  v_923 := 0.U.asTypeOf(v_923)\n  \n\n  io.out := v_923\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8118 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_958 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_958(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_958\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8120 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_561 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_561(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8122 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8122)\n  })\n  \n  val blob_158 = Wire(new MyBundle_8122)\n  blob_158.field1 := 123.U\n  blob_158.field2 := true.B\n  \n  io.out := blob_158\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_353 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_353(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_353\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_8124 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8125 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_8125 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8125)\n  })\n  \n  val blob_181 = Wire(new MyBundle_8125)\n  blob_181.field1 := 123.U\n  blob_181.field2 := true.B\n  \n  io.out := blob_181\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_203'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8126 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_203'\n  val v_203 = Reg(SInt(26.W))\n  \n  \n  v_203 := 0.U.asTypeOf(v_203)\n  \n\n  io.out := v_203\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_837'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_8127 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_837'\n  val v_837 = Reg(SInt(10.W))\n  \n  \n  v_837 := 0.U.asTypeOf(v_837)\n  \n\n  io.out := v_837\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_8128 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_267'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8129 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_267'\n  val v_267 = Reg(UInt(25.W))\n  \n  \n  v_267 := 0.U.asTypeOf(v_267)\n  \n\n  io.out := v_267\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8130 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_553 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_553(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_553\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_8131 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_185 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_185(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_185\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8132 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_309 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_309(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_309\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8133 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8133 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8133)\n  })\n  \n  val blob_469 = Wire(new MyBundle_8133)\n  blob_469.field1 := 123.U\n  blob_469.field2 := true.B\n  \n  io.out := blob_469\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8134 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8134 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8134)\n  })\n  \n  val blob_135 = Wire(new MyBundle_8134)\n  blob_135.field1 := 123.U\n  blob_135.field2 := true.B\n  \n  io.out := blob_135\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8135 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8135)\n  })\n  \n  val blob_345 = Wire(new MyBundle_8135)\n  blob_345.field1 := 123.U\n  blob_345.field2 := true.B\n  \n  io.out := blob_345\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8137 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8136 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_8139 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_173'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_8140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_173'\n  val v_173 = Reg(SInt(8.W))\n  \n  \n  v_173 := 0.U.asTypeOf(v_173)\n  \n\n  io.out := v_173\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8141 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_8143 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_8142 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_8144 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_8145 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_709 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_709(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_709\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8148 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_671 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_671(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_671\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8150 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8152 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_8153 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_8155 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8156 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_8159 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8157 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8158 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8158)\n  })\n  \n  val blob_630 = Wire(new MyBundle_8158)\n  blob_630.field1 := 123.U\n  blob_630.field2 := true.B\n  \n  io.out := blob_630\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8160 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8161 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_853 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_853(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_853\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8162 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8162)\n  })\n  \n  val blob_580 = Wire(new MyBundle_8162)\n  blob_580.field1 := 123.U\n  blob_580.field2 := true.B\n  \n  io.out := blob_580\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_8163 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_8164 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8165 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8165 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8165)\n  })\n  \n  val blob_222 = Wire(new MyBundle_8165)\n  blob_222.field1 := 123.U\n  blob_222.field2 := true.B\n  \n  io.out := blob_222\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_8167 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_8166 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8169 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8170 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_323 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_323(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_323\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8172 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8173 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8173)\n  })\n  \n  val blob_114 = Wire(new MyBundle_8173)\n  blob_114.field1 := 123.U\n  blob_114.field2 := true.B\n  \n  io.out := blob_114\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_8174 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8176 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_402'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_8177 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_402'\n  val v_402 = Reg(SInt(17.W))\n  \n  \n  v_402 := 0.U.asTypeOf(v_402)\n  \n\n  io.out := v_402\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8179 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_802 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_802(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_802\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8180 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_8181 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8183 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8183 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8183)\n  })\n  \n  val blob_840 = Wire(new MyBundle_8183)\n  blob_840.field1 := 123.U\n  blob_840.field2 := true.B\n  \n  io.out := blob_840\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_577 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_577(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_577\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_8184 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_8186 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8185 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8185)\n  })\n  \n  val blob_967 = Wire(new MyBundle_8185)\n  blob_967.field1 := 123.U\n  blob_967.field2 := true.B\n  \n  io.out := blob_967\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_8187 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_8188 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_558'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_8190 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_558'\n  val v_558 = Wire(SInt(16.W))\n  \n  \n  v_558 := 0.U.asTypeOf(v_558)\n  \n\n  io.out := v_558\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_8191 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_8192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(23.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_414 = Wire(Vec(7, UInt(23.W)))\n  \n  for (i <- 0 until 7) {\n    vec_414(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_414\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_8193 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8195 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_8195 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8195)\n  })\n  \n  val blob_862 = Wire(new MyBundle_8195)\n  blob_862.field1 := 123.U\n  blob_862.field2 := true.B\n  \n  io.out := blob_862\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_660 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_660(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_660\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8197 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_862 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_862(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_862\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8198 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_8199 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8201 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8202 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_239'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_8203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_239'\n  val v_239 = Reg(UInt(16.W))\n  \n  \n  v_239 := 0.U.asTypeOf(v_239)\n  \n\n  io.out := v_239\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8204 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8204)\n  })\n  \n  val blob_719 = Wire(new MyBundle_8204)\n  blob_719.field1 := 123.U\n  blob_719.field2 := true.B\n  \n  io.out := blob_719\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_8205 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_8206 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8207 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_246 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_246(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_246\n}"}
{"instruction": "Implement a module performing bitwise AND on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_8208 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_931 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_931(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_931\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8210 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8210 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8210)\n  })\n  \n  val blob_557 = Wire(new MyBundle_8210)\n  blob_557.field1 := 123.U\n  blob_557.field2 := true.B\n  \n  io.out := blob_557\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8211 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_8212 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8213 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_8214 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8215 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8215 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8215)\n  })\n  \n  val blob_752 = Wire(new MyBundle_8215)\n  blob_752.field1 := 123.U\n  blob_752.field2 := true.B\n  \n  io.out := blob_752\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_8216 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8217 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_326 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_326(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_326\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8218 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8219 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_190 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_190(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_190\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8221 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_934'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_934'\n  val v_934 = Reg(UInt(21.W))\n  \n  \n  v_934 := 0.U.asTypeOf(v_934)\n  \n\n  io.out := v_934\n}"}
{"instruction": "Define a 29-bit SInt Reg named 'v_942'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8222 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Reg named 'v_942'\n  val v_942 = Reg(SInt(29.W))\n  \n  \n  v_942 := 0.U.asTypeOf(v_942)\n  \n\n  io.out := v_942\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8223 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_8226 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8227 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8227 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8227)\n  })\n  \n  val blob_299 = Wire(new MyBundle_8227)\n  blob_299.field1 := 123.U\n  blob_299.field2 := true.B\n  \n  io.out := blob_299\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8228 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8230 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(22.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_598 = Wire(Vec(2, UInt(22.W)))\n  \n  for (i <- 0 until 2) {\n    vec_598(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_598\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_8229 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_8231 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_8233 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_138'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_8234 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_138'\n  val v_138 = Wire(UInt(10.W))\n  \n  \n  v_138 := 0.U.asTypeOf(v_138)\n  \n\n  io.out := v_138\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8235 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8235)\n  })\n  \n  val blob_320 = Wire(new MyBundle_8235)\n  blob_320.field1 := 123.U\n  blob_320.field2 := true.B\n  \n  io.out := blob_320\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8236 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_714 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_714(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_714\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8237 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8237 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8237)\n  })\n  \n  val blob_257 = Wire(new MyBundle_8237)\n  blob_257.field1 := 123.U\n  blob_257.field2 := true.B\n  \n  io.out := blob_257\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8239 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_802'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_802'\n  val v_802 = Reg(SInt(31.W))\n  \n  \n  v_802 := 0.U.asTypeOf(v_802)\n  \n\n  io.out := v_802\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_167 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_167(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_167\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_8242 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_8243 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_445'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_8244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_445'\n  val v_445 = Reg(SInt(14.W))\n  \n  \n  v_445 := 0.U.asTypeOf(v_445)\n  \n\n  io.out := v_445\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8245 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8246 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_789 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_789(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_789\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8247 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_756 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_756(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_756\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8248 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_862'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_8249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_862'\n  val v_862 = Reg(SInt(28.W))\n  \n  \n  v_862 := 0.U.asTypeOf(v_862)\n  \n\n  io.out := v_862\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_752'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_8250 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_752'\n  val v_752 = Reg(SInt(18.W))\n  \n  \n  v_752 := 0.U.asTypeOf(v_752)\n  \n\n  io.out := v_752\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8251 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_8252 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_8253 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8255 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8255 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8255)\n  })\n  \n  val blob_599 = Wire(new MyBundle_8255)\n  blob_599.field1 := 123.U\n  blob_599.field2 := true.B\n  \n  io.out := blob_599\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8256 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8256)\n  })\n  \n  val blob_319 = Wire(new MyBundle_8256)\n  blob_319.field1 := 123.U\n  blob_319.field2 := true.B\n  \n  io.out := blob_319\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8257 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8257)\n  })\n  \n  val blob_691 = Wire(new MyBundle_8257)\n  blob_691.field1 := 123.U\n  blob_691.field2 := true.B\n  \n  io.out := blob_691\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8258 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8258 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8258)\n  })\n  \n  val blob_324 = Wire(new MyBundle_8258)\n  blob_324.field1 := 123.U\n  blob_324.field2 := true.B\n  \n  io.out := blob_324\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8259 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_963 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_963(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_963\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8262 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8262 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8262)\n  })\n  \n  val blob_271 = Wire(new MyBundle_8262)\n  blob_271.field1 := 123.U\n  blob_271.field2 := true.B\n  \n  io.out := blob_271\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8263 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 4-bit SInt Reg named 'v_584'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_8265 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Reg named 'v_584'\n  val v_584 = Reg(SInt(4.W))\n  \n  \n  v_584 := 0.U.asTypeOf(v_584)\n  \n\n  io.out := v_584\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_385'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_8266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_385'\n  val v_385 = Wire(UInt(2.W))\n  \n  \n  v_385 := 0.U.asTypeOf(v_385)\n  \n\n  io.out := v_385\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8267 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8267)\n  })\n  \n  val blob_799 = Wire(new MyBundle_8267)\n  blob_799.field1 := 123.U\n  blob_799.field2 := true.B\n  \n  io.out := blob_799\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8268 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8269 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8269 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8269)\n  })\n  \n  val blob_606 = Wire(new MyBundle_8269)\n  blob_606.field1 := 123.U\n  blob_606.field2 := true.B\n  \n  io.out := blob_606\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_102'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_8270 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_102'\n  val v_102 = Reg(UInt(26.W))\n  \n  \n  v_102 := 0.U.asTypeOf(v_102)\n  \n\n  io.out := v_102\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8271 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(26.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_440 = Wire(Vec(7, UInt(26.W)))\n  \n  for (i <- 0 until 7) {\n    vec_440(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_440\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_8273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_837 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_837(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_837\n}"}
{"instruction": "Implement a module performing bitwise AND on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_8272 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8274 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8274 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8274)\n  })\n  \n  val blob_940 = Wire(new MyBundle_8274)\n  blob_940.field1 := 123.U\n  blob_940.field2 := true.B\n  \n  io.out := blob_940\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8275 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_462'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_8276 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_462'\n  val v_462 = Wire(SInt(16.W))\n  \n  \n  v_462 := 0.U.asTypeOf(v_462)\n  \n\n  io.out := v_462\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_586'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_8277 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_586'\n  val v_586 = Reg(UInt(7.W))\n  \n  \n  v_586 := 0.U.asTypeOf(v_586)\n  \n\n  io.out := v_586\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_8278 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8279 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8280 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_8281 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8282 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_225 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_225(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_225\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8283 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8283 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8283)\n  })\n  \n  val blob_784 = Wire(new MyBundle_8283)\n  blob_784.field1 := 123.U\n  blob_784.field2 := true.B\n  \n  io.out := blob_784\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8284 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8284 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8284)\n  })\n  \n  val blob_975 = Wire(new MyBundle_8284)\n  blob_975.field1 := 123.U\n  blob_975.field2 := true.B\n  \n  io.out := blob_975\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8285 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8286 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8286)\n  })\n  \n  val blob_911 = Wire(new MyBundle_8286)\n  blob_911.field1 := 123.U\n  blob_911.field2 := true.B\n  \n  io.out := blob_911\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_8287 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_8288 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_8289 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_8290 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_474'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_8291 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_474'\n  val v_474 = Wire(UInt(18.W))\n  \n  \n  v_474 := 0.U.asTypeOf(v_474)\n  \n\n  io.out := v_474\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8292 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_718 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_718(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_718\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8293 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_716'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_8294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_716'\n  val v_716 = Reg(UInt(20.W))\n  \n  \n  v_716 := 0.U.asTypeOf(v_716)\n  \n\n  io.out := v_716\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_8295 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_186 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_186(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_186\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_8296 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8297 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(27.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_751 = Wire(Vec(5, UInt(27.W)))\n  \n  for (i <- 0 until 5) {\n    vec_751(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_751\n}"}
{"instruction": "Define a 29-bit UInt Wire named 'v_452'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_8298 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Wire named 'v_452'\n  val v_452 = Wire(UInt(29.W))\n  \n  \n  v_452 := 0.U.asTypeOf(v_452)\n  \n\n  io.out := v_452\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_8299 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8300 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_8300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8300)\n  })\n  \n  val blob_473 = Wire(new MyBundle_8300)\n  blob_473.field1 := 123.U\n  blob_473.field2 := true.B\n  \n  io.out := blob_473\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8302 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8301 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8301 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8301)\n  })\n  \n  val blob_416 = Wire(new MyBundle_8301)\n  blob_416.field1 := 123.U\n  blob_416.field2 := true.B\n  \n  io.out := blob_416\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_876'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_8303 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_876'\n  val v_876 = Wire(UInt(30.W))\n  \n  \n  v_876 := 0.U.asTypeOf(v_876)\n  \n\n  io.out := v_876\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8304 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_814'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_8305 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_814'\n  val v_814 = Wire(SInt(11.W))\n  \n  \n  v_814 := 0.U.asTypeOf(v_814)\n  \n\n  io.out := v_814\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8306 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_352 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_352(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_352\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_8307 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_8308 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8309 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_615'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_8310 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_615'\n  val v_615 = Wire(SInt(16.W))\n  \n  \n  v_615 := 0.U.asTypeOf(v_615)\n  \n\n  io.out := v_615\n}"}
{"instruction": "Implement a module performing addition on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_8311 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8312 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8312 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8312)\n  })\n  \n  val blob_907 = Wire(new MyBundle_8312)\n  blob_907.field1 := 123.U\n  blob_907.field2 := true.B\n  \n  io.out := blob_907\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8313 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_856 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_856(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_856\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_8314 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8315 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8315 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8315)\n  })\n  \n  val blob_343 = Wire(new MyBundle_8315)\n  blob_343.field1 := 123.U\n  blob_343.field2 := true.B\n  \n  io.out := blob_343\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_8317 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8319 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_638 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_638(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_638\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_8322 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_182'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_182'\n  val v_182 = Reg(SInt(20.W))\n  \n  \n  v_182 := 0.U.asTypeOf(v_182)\n  \n\n  io.out := v_182\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8323 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_8324 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_648 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_648(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_648\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_8325 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_8326 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(31.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_482 = Wire(Vec(5, UInt(31.W)))\n  \n  for (i <- 0 until 5) {\n    vec_482(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_482\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8327 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_497 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_497(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_497\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_423'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_8328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_423'\n  val v_423 = Reg(UInt(18.W))\n  \n  \n  v_423 := 0.U.asTypeOf(v_423)\n  \n\n  io.out := v_423\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8329 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8330 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8330 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8330)\n  })\n  \n  val blob_909 = Wire(new MyBundle_8330)\n  blob_909.field1 := 123.U\n  blob_909.field2 := true.B\n  \n  io.out := blob_909\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8331 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8331 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8331)\n  })\n  \n  val blob_576 = Wire(new MyBundle_8331)\n  blob_576.field1 := 123.U\n  blob_576.field2 := true.B\n  \n  io.out := blob_576\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8332 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(7.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_999 = Wire(Vec(5, UInt(7.W)))\n  \n  for (i <- 0 until 5) {\n    vec_999(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_999\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8334 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8334)\n  })\n  \n  val blob_216 = Wire(new MyBundle_8334)\n  blob_216.field1 := 123.U\n  blob_216.field2 := true.B\n  \n  io.out := blob_216\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8335 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_8336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_554 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_554(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_554\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8338 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_515 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_515(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_515\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_8339 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8340 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_823'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_8341 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_823'\n  val v_823 = Wire(UInt(32.W))\n  \n  \n  v_823 := 0.U.asTypeOf(v_823)\n  \n\n  io.out := v_823\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_8342 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8343 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8344 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(3.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_898 = Wire(Vec(6, UInt(3.W)))\n  \n  for (i <- 0 until 6) {\n    vec_898(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_898\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8345 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_8345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8345)\n  })\n  \n  val blob_977 = Wire(new MyBundle_8345)\n  blob_977.field1 := 123.U\n  blob_977.field2 := true.B\n  \n  io.out := blob_977\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_8346 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8347 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8347)\n  })\n  \n  val blob_587 = Wire(new MyBundle_8347)\n  blob_587.field1 := 123.U\n  blob_587.field2 := true.B\n  \n  io.out := blob_587\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_8348 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8349 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_8351 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_8352 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_795'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_8353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_795'\n  val v_795 = Wire(UInt(8.W))\n  \n  \n  v_795 := 0.U.asTypeOf(v_795)\n  \n\n  io.out := v_795\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_973 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_973(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_973\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8356 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_675 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_675(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_675\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_238'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_238'\n  val v_238 = Reg(UInt(5.W))\n  \n  \n  v_238 := 0.U.asTypeOf(v_238)\n  \n\n  io.out := v_238\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8358 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8359 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8360 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_691 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_691(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_691\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_8361 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_8362 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_8363 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_964'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_8364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_964'\n  val v_964 = Reg(SInt(12.W))\n  \n  \n  v_964 := 0.U.asTypeOf(v_964)\n  \n\n  io.out := v_964\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8365 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8365)\n  })\n  \n  val blob_750 = Wire(new MyBundle_8365)\n  blob_750.field1 := 123.U\n  blob_750.field2 := true.B\n  \n  io.out := blob_750\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8366 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_628 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_628(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_628\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_486'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8367 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_486'\n  val v_486 = Reg(SInt(20.W))\n  \n  \n  v_486 := 0.U.asTypeOf(v_486)\n  \n\n  io.out := v_486\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8368 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8368 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8368)\n  })\n  \n  val blob_258 = Wire(new MyBundle_8368)\n  blob_258.field1 := 123.U\n  blob_258.field2 := true.B\n  \n  io.out := blob_258\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8369 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8369)\n  })\n  \n  val blob_893 = Wire(new MyBundle_8369)\n  blob_893.field1 := 123.U\n  blob_893.field2 := true.B\n  \n  io.out := blob_893\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8370 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8371 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8371)\n  })\n  \n  val blob_212 = Wire(new MyBundle_8371)\n  blob_212.field1 := 123.U\n  blob_212.field2 := true.B\n  \n  io.out := blob_212\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_794'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_8372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_794'\n  val v_794 = Wire(SInt(8.W))\n  \n  \n  v_794 := 0.U.asTypeOf(v_794)\n  \n\n  io.out := v_794\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8373 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_8374 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8375 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8375)\n  })\n  \n  val blob_929 = Wire(new MyBundle_8375)\n  blob_929.field1 := 123.U\n  blob_929.field2 := true.B\n  \n  io.out := blob_929\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8376 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_8378 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_8379 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8380 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_8380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8380)\n  })\n  \n  val blob_506 = Wire(new MyBundle_8380)\n  blob_506.field1 := 123.U\n  blob_506.field2 := true.B\n  \n  io.out := blob_506\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8381 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8382 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_8383 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8384 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_8384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8384)\n  })\n  \n  val blob_574 = Wire(new MyBundle_8384)\n  blob_574.field1 := 123.U\n  blob_574.field2 := true.B\n  \n  io.out := blob_574\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8385 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_8387 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8388 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_8388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8388)\n  })\n  \n  val blob_779 = Wire(new MyBundle_8388)\n  blob_779.field1 := 123.U\n  blob_779.field2 := true.B\n  \n  io.out := blob_779\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8390 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8390)\n  })\n  \n  val blob_802 = Wire(new MyBundle_8390)\n  blob_802.field1 := 123.U\n  blob_802.field2 := true.B\n  \n  io.out := blob_802\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_8391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_361 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_361(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_361\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8393 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_8393 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8393)\n  })\n  \n  val blob_736 = Wire(new MyBundle_8393)\n  blob_736.field1 := 123.U\n  blob_736.field2 := true.B\n  \n  io.out := blob_736\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_8392 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8394 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8395 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8396 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8396 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8396)\n  })\n  \n  val blob_429 = Wire(new MyBundle_8396)\n  blob_429.field1 := 123.U\n  blob_429.field2 := true.B\n  \n  io.out := blob_429\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_516 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_516(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_516\n}"}
{"instruction": "Implement a module performing bitwise AND on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_8398 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_631'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8399 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_631'\n  val v_631 = Reg(SInt(31.W))\n  \n  \n  v_631 := 0.U.asTypeOf(v_631)\n  \n\n  io.out := v_631\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8400 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8402 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_897 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_897(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_897\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8403 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8403 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8403)\n  })\n  \n  val blob_935 = Wire(new MyBundle_8403)\n  blob_935.field1 := 123.U\n  blob_935.field2 := true.B\n  \n  io.out := blob_935\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8404 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8404)\n  })\n  \n  val blob_514 = Wire(new MyBundle_8404)\n  blob_514.field1 := 123.U\n  blob_514.field2 := true.B\n  \n  io.out := blob_514\n}"}
{"instruction": "Define a 32-bit SInt Wire named 'v_959'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_8405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Wire named 'v_959'\n  val v_959 = Wire(SInt(32.W))\n  \n  \n  v_959 := 0.U.asTypeOf(v_959)\n  \n\n  io.out := v_959\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8406 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_501 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_501(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_501\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_726 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_726(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_726\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8409 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8411 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8411 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8411)\n  })\n  \n  val blob_899 = Wire(new MyBundle_8411)\n  blob_899.field1 := 123.U\n  blob_899.field2 := true.B\n  \n  io.out := blob_899\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8412 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_8412 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8412)\n  })\n  \n  val blob_408 = Wire(new MyBundle_8412)\n  blob_408.field1 := 123.U\n  blob_408.field2 := true.B\n  \n  io.out := blob_408\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8413 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8414 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8416 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8416 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8416)\n  })\n  \n  val blob_475 = Wire(new MyBundle_8416)\n  blob_475.field1 := 123.U\n  blob_475.field2 := true.B\n  \n  io.out := blob_475\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8417 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8417)\n  })\n  \n  val blob_112 = Wire(new MyBundle_8417)\n  blob_112.field1 := 123.U\n  blob_112.field2 := true.B\n  \n  io.out := blob_112\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8418 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8418 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8418)\n  })\n  \n  val blob_249 = Wire(new MyBundle_8418)\n  blob_249.field1 := 123.U\n  blob_249.field2 := true.B\n  \n  io.out := blob_249\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8419 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8419)\n  })\n  \n  val blob_607 = Wire(new MyBundle_8419)\n  blob_607.field1 := 123.U\n  blob_607.field2 := true.B\n  \n  io.out := blob_607\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_773'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_8420 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_773'\n  val v_773 = Reg(UInt(25.W))\n  \n  \n  v_773 := 0.U.asTypeOf(v_773)\n  \n\n  io.out := v_773\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8421 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_457'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_8422 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_457'\n  val v_457 = Reg(UInt(27.W))\n  \n  \n  v_457 := 0.U.asTypeOf(v_457)\n  \n\n  io.out := v_457\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8423 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8423 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8423)\n  })\n  \n  val blob_467 = Wire(new MyBundle_8423)\n  blob_467.field1 := 123.U\n  blob_467.field2 := true.B\n  \n  io.out := blob_467\n}"}
{"instruction": "Define a 27-bit SInt Reg named 'v_371'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_8424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(27.W))\n  })\n  // Task: Define a SInt Reg named 'v_371'\n  val v_371 = Reg(SInt(27.W))\n  \n  \n  v_371 := 0.U.asTypeOf(v_371)\n  \n\n  io.out := v_371\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_8425 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_8426 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_8427 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_838 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_838(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_838\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8428 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8428)\n  })\n  \n  val blob_256 = Wire(new MyBundle_8428)\n  blob_256.field1 := 123.U\n  blob_256.field2 := true.B\n  \n  io.out := blob_256\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_510 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_510(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_510\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_8430 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_831 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_831(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_831\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8431 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_817'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_8432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_817'\n  val v_817 = Wire(SInt(23.W))\n  \n  \n  v_817 := 0.U.asTypeOf(v_817)\n  \n\n  io.out := v_817\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_8434 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8435 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_189'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_8436 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_189'\n  val v_189 = Reg(UInt(16.W))\n  \n  \n  v_189 := 0.U.asTypeOf(v_189)\n  \n\n  io.out := v_189\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8440 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8440 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8440)\n  })\n  \n  val blob_828 = Wire(new MyBundle_8440)\n  blob_828.field1 := 123.U\n  blob_828.field2 := true.B\n  \n  io.out := blob_828\n}"}
{"instruction": "Define a 29-bit UInt Wire named 'v_443'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_8441 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Wire named 'v_443'\n  val v_443 = Wire(UInt(29.W))\n  \n  \n  v_443 := 0.U.asTypeOf(v_443)\n  \n\n  io.out := v_443\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8443 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8442 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8442 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8442)\n  })\n  \n  val blob_918 = Wire(new MyBundle_8442)\n  blob_918.field1 := 123.U\n  blob_918.field2 := true.B\n  \n  io.out := blob_918\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8444 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8444 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8444)\n  })\n  \n  val blob_902 = Wire(new MyBundle_8444)\n  blob_902.field1 := 123.U\n  blob_902.field2 := true.B\n  \n  io.out := blob_902\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8445 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_996 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_996(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_996\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8446 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8446 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8446)\n  })\n  \n  val blob_285 = Wire(new MyBundle_8446)\n  blob_285.field1 := 123.U\n  blob_285.field2 := true.B\n  \n  io.out := blob_285\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8447 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_556 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_556(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_556\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_219 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_219(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_219\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_8449 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_8450 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_8451 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8452 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_140'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_140'\n  val v_140 = Reg(UInt(31.W))\n  \n  \n  v_140 := 0.U.asTypeOf(v_140)\n  \n\n  io.out := v_140\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8454 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8455 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_8456 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8457 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8458 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8458)\n  })\n  \n  val blob_620 = Wire(new MyBundle_8458)\n  blob_620.field1 := 123.U\n  blob_620.field2 := true.B\n  \n  io.out := blob_620\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_463'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_8459 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_463'\n  val v_463 = Wire(UInt(31.W))\n  \n  \n  v_463 := 0.U.asTypeOf(v_463)\n  \n\n  io.out := v_463\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_8461 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_245 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_245(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_245\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8460 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8460)\n  })\n  \n  val blob_521 = Wire(new MyBundle_8460)\n  blob_521.field1 := 123.U\n  blob_521.field2 := true.B\n  \n  io.out := blob_521\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_8463 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_877 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_877(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_877\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8464 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_448 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_448(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_448\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8465 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_293 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_293(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_293\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_8466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_920 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_920(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_920\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_8467 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_736 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_736(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_736\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8468 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8468 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8468)\n  })\n  \n  val blob_950 = Wire(new MyBundle_8468)\n  blob_950.field1 := 123.U\n  blob_950.field2 := true.B\n  \n  io.out := blob_950\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8470 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_672 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_672(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_672\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8469 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_8469 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8469)\n  })\n  \n  val blob_445 = Wire(new MyBundle_8469)\n  blob_445.field1 := 123.U\n  blob_445.field2 := true.B\n  \n  io.out := blob_445\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_8471 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_8472 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8473 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_8473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8473)\n  })\n  \n  val blob_766 = Wire(new MyBundle_8473)\n  blob_766.field1 := 123.U\n  blob_766.field2 := true.B\n  \n  io.out := blob_766\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_876'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_8474 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_876'\n  val v_876 = Wire(UInt(10.W))\n  \n  \n  v_876 := 0.U.asTypeOf(v_876)\n  \n\n  io.out := v_876\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8475 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8475 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8475)\n  })\n  \n  val blob_840 = Wire(new MyBundle_8475)\n  blob_840.field1 := 123.U\n  blob_840.field2 := true.B\n  \n  io.out := blob_840\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8476 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_125 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_125(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_125\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_8477 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_749 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_749(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_749\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8479 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8479 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8479)\n  })\n  \n  val blob_168 = Wire(new MyBundle_8479)\n  blob_168.field1 := 123.U\n  blob_168.field2 := true.B\n  \n  io.out := blob_168\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8480 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_878 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_878(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_878\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8481 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8481)\n  })\n  \n  val blob_110 = Wire(new MyBundle_8481)\n  blob_110.field1 := 123.U\n  blob_110.field2 := true.B\n  \n  io.out := blob_110\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8482 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_828 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_828(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_828\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_174'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8483 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_174'\n  val v_174 = Reg(UInt(8.W))\n  \n  \n  v_174 := 0.U.asTypeOf(v_174)\n  \n\n  io.out := v_174\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_8484 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_810 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_810(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_810\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8485 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8485 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8485)\n  })\n  \n  val blob_284 = Wire(new MyBundle_8485)\n  blob_284.field1 := 123.U\n  blob_284.field2 := true.B\n  \n  io.out := blob_284\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_8486 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_985'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_8488 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_985'\n  val v_985 = Reg(UInt(21.W))\n  \n  \n  v_985 := 0.U.asTypeOf(v_985)\n  \n\n  io.out := v_985\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8489 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8489)\n  })\n  \n  val blob_608 = Wire(new MyBundle_8489)\n  blob_608.field1 := 123.U\n  blob_608.field2 := true.B\n  \n  io.out := blob_608\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_8491 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_8492 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8493 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8494 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_8495 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_260 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_260(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_260\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8497 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_997 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_997(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_997\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_8498 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_625'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_8499 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_625'\n  val v_625 = Wire(SInt(3.W))\n  \n  \n  v_625 := 0.U.asTypeOf(v_625)\n  \n\n  io.out := v_625\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_8500 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8501 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_231 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_231(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_231\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_8502 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8503 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8503 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8503)\n  })\n  \n  val blob_880 = Wire(new MyBundle_8503)\n  blob_880.field1 := 123.U\n  blob_880.field2 := true.B\n  \n  io.out := blob_880\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_542'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_8505 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_542'\n  val v_542 = Wire(UInt(25.W))\n  \n  \n  v_542 := 0.U.asTypeOf(v_542)\n  \n\n  io.out := v_542\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_385'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_8506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_385'\n  val v_385 = Wire(UInt(32.W))\n  \n  \n  v_385 := 0.U.asTypeOf(v_385)\n  \n\n  io.out := v_385\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8507 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_731 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_731(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_731\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8508 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8508 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8508)\n  })\n  \n  val blob_932 = Wire(new MyBundle_8508)\n  blob_932.field1 := 123.U\n  blob_932.field2 := true.B\n  \n  io.out := blob_932\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8509 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8509)\n  })\n  \n  val blob_377 = Wire(new MyBundle_8509)\n  blob_377.field1 := 123.U\n  blob_377.field2 := true.B\n  \n  io.out := blob_377\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8510 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8510)\n  })\n  \n  val blob_237 = Wire(new MyBundle_8510)\n  blob_237.field1 := 123.U\n  blob_237.field2 := true.B\n  \n  io.out := blob_237\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8511 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_8512 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8513 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8514 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_8515 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(16.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_891 = Wire(Vec(3, UInt(16.W)))\n  \n  for (i <- 0 until 3) {\n    vec_891(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_891\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8517 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8519 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8518 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_8520 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8521 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8521)\n  })\n  \n  val blob_710 = Wire(new MyBundle_8521)\n  blob_710.field1 := 123.U\n  blob_710.field2 := true.B\n  \n  io.out := blob_710\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_8522 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8523 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_8526 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_8525 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_199 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_199(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_199\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_597'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_8527 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_597'\n  val v_597 = Reg(SInt(2.W))\n  \n  \n  v_597 := 0.U.asTypeOf(v_597)\n  \n\n  io.out := v_597\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_382 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_382(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_382\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8528 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8528)\n  })\n  \n  val blob_428 = Wire(new MyBundle_8528)\n  blob_428.field1 := 123.U\n  blob_428.field2 := true.B\n  \n  io.out := blob_428\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8529 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8529 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8529)\n  })\n  \n  val blob_641 = Wire(new MyBundle_8529)\n  blob_641.field1 := 123.U\n  blob_641.field2 := true.B\n  \n  io.out := blob_641\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8530 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8530)\n  })\n  \n  val blob_697 = Wire(new MyBundle_8530)\n  blob_697.field1 := 123.U\n  blob_697.field2 := true.B\n  \n  io.out := blob_697\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_8532 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8533 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8535 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_8534 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_499'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_8536 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_499'\n  val v_499 = Reg(UInt(16.W))\n  \n  \n  v_499 := 0.U.asTypeOf(v_499)\n  \n\n  io.out := v_499\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8537 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(18.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_703 = Wire(Vec(5, UInt(18.W)))\n  \n  for (i <- 0 until 5) {\n    vec_703(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_703\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8539 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_8538 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_8540 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8542 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_131 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_131(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_131\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_8544 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_516 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_516(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_516\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8547 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_8546 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_384'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_8548 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_384'\n  val v_384 = Wire(UInt(20.W))\n  \n  \n  v_384 := 0.U.asTypeOf(v_384)\n  \n\n  io.out := v_384\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8549 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8549)\n  })\n  \n  val blob_663 = Wire(new MyBundle_8549)\n  blob_663.field1 := 123.U\n  blob_663.field2 := true.B\n  \n  io.out := blob_663\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_8550 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8551 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_8552 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_8553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_535 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_535(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_535\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8554 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(5.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_140 = Wire(Vec(3, UInt(5.W)))\n  \n  for (i <- 0 until 3) {\n    vec_140(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_140\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8555 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_416 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_416(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_416\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8556 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8556 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8556)\n  })\n  \n  val blob_771 = Wire(new MyBundle_8556)\n  blob_771.field1 := 123.U\n  blob_771.field2 := true.B\n  \n  io.out := blob_771\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8558 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8558 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8558)\n  })\n  \n  val blob_405 = Wire(new MyBundle_8558)\n  blob_405.field1 := 123.U\n  blob_405.field2 := true.B\n  \n  io.out := blob_405\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_647'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8559 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_647'\n  val v_647 = Reg(UInt(10.W))\n  \n  \n  v_647 := 0.U.asTypeOf(v_647)\n  \n\n  io.out := v_647\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8560 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8560)\n  })\n  \n  val blob_304 = Wire(new MyBundle_8560)\n  blob_304.field1 := 123.U\n  blob_304.field2 := true.B\n  \n  io.out := blob_304\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8561 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_8561 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8561)\n  })\n  \n  val blob_103 = Wire(new MyBundle_8561)\n  blob_103.field1 := 123.U\n  blob_103.field2 := true.B\n  \n  io.out := blob_103\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8562 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8562 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8562)\n  })\n  \n  val blob_728 = Wire(new MyBundle_8562)\n  blob_728.field1 := 123.U\n  blob_728.field2 := true.B\n  \n  io.out := blob_728\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_8564 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8563 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8563 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8563)\n  })\n  \n  val blob_179 = Wire(new MyBundle_8563)\n  blob_179.field1 := 123.U\n  blob_179.field2 := true.B\n  \n  io.out := blob_179\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_8565 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8566 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8566 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8566)\n  })\n  \n  val blob_608 = Wire(new MyBundle_8566)\n  blob_608.field1 := 123.U\n  blob_608.field2 := true.B\n  \n  io.out := blob_608\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8567 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_505'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8568 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_505'\n  val v_505 = Reg(SInt(8.W))\n  \n  \n  v_505 := 0.U.asTypeOf(v_505)\n  \n\n  io.out := v_505\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_8569 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8570 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8571 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_663 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_663(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_663\n}"}
{"instruction": "Define a 10-bit UInt Reg named 'v_149'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Reg named 'v_149'\n  val v_149 = Reg(UInt(10.W))\n  \n  \n  v_149 := 0.U.asTypeOf(v_149)\n  \n\n  io.out := v_149\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_8572 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8574 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8575 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8575 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8575)\n  })\n  \n  val blob_668 = Wire(new MyBundle_8575)\n  blob_668.field1 := 123.U\n  blob_668.field2 := true.B\n  \n  io.out := blob_668\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8576 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8576)\n  })\n  \n  val blob_233 = Wire(new MyBundle_8576)\n  blob_233.field1 := 123.U\n  blob_233.field2 := true.B\n  \n  io.out := blob_233\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8577 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8577)\n  })\n  \n  val blob_708 = Wire(new MyBundle_8577)\n  blob_708.field1 := 123.U\n  blob_708.field2 := true.B\n  \n  io.out := blob_708\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8578 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8580 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8580)\n  })\n  \n  val blob_759 = Wire(new MyBundle_8580)\n  blob_759.field1 := 123.U\n  blob_759.field2 := true.B\n  \n  io.out := blob_759\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8581 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8582 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8582 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8582)\n  })\n  \n  val blob_722 = Wire(new MyBundle_8582)\n  blob_722.field1 := 123.U\n  blob_722.field2 := true.B\n  \n  io.out := blob_722\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8583 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8583 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8583)\n  })\n  \n  val blob_458 = Wire(new MyBundle_8583)\n  blob_458.field1 := 123.U\n  blob_458.field2 := true.B\n  \n  io.out := blob_458\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8584 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8584 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8584)\n  })\n  \n  val blob_372 = Wire(new MyBundle_8584)\n  blob_372.field1 := 123.U\n  blob_372.field2 := true.B\n  \n  io.out := blob_372\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(10.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_210 = Wire(Vec(2, UInt(10.W)))\n  \n  for (i <- 0 until 2) {\n    vec_210(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_210\n}"}
{"instruction": "Implement a module performing bitwise OR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_8586 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_881'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_8587 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_881'\n  val v_881 = Reg(UInt(4.W))\n  \n  \n  v_881 := 0.U.asTypeOf(v_881)\n  \n\n  io.out := v_881\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_134'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_8588 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_134'\n  val v_134 = Reg(SInt(6.W))\n  \n  \n  v_134 := 0.U.asTypeOf(v_134)\n  \n\n  io.out := v_134\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_8589 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_8590 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_483'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_8592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_483'\n  val v_483 = Wire(SInt(19.W))\n  \n  \n  v_483 := 0.U.asTypeOf(v_483)\n  \n\n  io.out := v_483\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8595 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_585 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_585(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_585\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_8594 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8596 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8596)\n  })\n  \n  val blob_941 = Wire(new MyBundle_8596)\n  blob_941.field1 := 123.U\n  blob_941.field2 := true.B\n  \n  io.out := blob_941\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8597 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_341 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_341(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_341\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_8598 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8599 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_238 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_238(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_238\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_8600 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8601 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_561 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_561(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8603 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8602 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_8602 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8602)\n  })\n  \n  val blob_950 = Wire(new MyBundle_8602)\n  blob_950.field1 := 123.U\n  blob_950.field2 := true.B\n  \n  io.out := blob_950\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_8606 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8604 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(9.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_722 = Wire(Vec(5, UInt(9.W)))\n  \n  for (i <- 0 until 5) {\n    vec_722(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_722\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8605 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_915 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_915(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_915\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8607 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8607)\n  })\n  \n  val blob_918 = Wire(new MyBundle_8607)\n  blob_918.field1 := 123.U\n  blob_918.field2 := true.B\n  \n  io.out := blob_918\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8608 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8608 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8608)\n  })\n  \n  val blob_452 = Wire(new MyBundle_8608)\n  blob_452.field1 := 123.U\n  blob_452.field2 := true.B\n  \n  io.out := blob_452\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_993'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_8609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_993'\n  val v_993 = Wire(SInt(28.W))\n  \n  \n  v_993 := 0.U.asTypeOf(v_993)\n  \n\n  io.out := v_993\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_8611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_516 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_516(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_516\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8610 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_766 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_766(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_766\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8612 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_8613 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_8614 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_8616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_737 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_737(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_737\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8617 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(20.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_877 = Wire(Vec(7, UInt(20.W)))\n  \n  for (i <- 0 until 7) {\n    vec_877(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_877\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8618 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(6.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_941 = Wire(Vec(2, UInt(6.W)))\n  \n  for (i <- 0 until 2) {\n    vec_941(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_941\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_114'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8619 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_114'\n  val v_114 = Reg(SInt(18.W))\n  \n  \n  v_114 := 0.U.asTypeOf(v_114)\n  \n\n  io.out := v_114\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8620 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8622 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8622)\n  })\n  \n  val blob_508 = Wire(new MyBundle_8622)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8623 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8623 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8623)\n  })\n  \n  val blob_540 = Wire(new MyBundle_8623)\n  blob_540.field1 := 123.U\n  blob_540.field2 := true.B\n  \n  io.out := blob_540\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_700'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_8624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_700'\n  val v_700 = Reg(UInt(7.W))\n  \n  \n  v_700 := 0.U.asTypeOf(v_700)\n  \n\n  io.out := v_700\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8625 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8625 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8625)\n  })\n  \n  val blob_274 = Wire(new MyBundle_8625)\n  blob_274.field1 := 123.U\n  blob_274.field2 := true.B\n  \n  io.out := blob_274\n}"}
{"instruction": "Implement a module performing addition on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_8626 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8627 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_233 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_233(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_233\n}"}
{"instruction": "Implement a module performing subtraction on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_8628 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(27.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_762 = Wire(Vec(7, UInt(27.W)))\n  \n  for (i <- 0 until 7) {\n    vec_762(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_762\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8630 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8631 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8632 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8633 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8634 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_8635 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8636 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8637 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8638 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_8639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_881 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_881(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_881\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8640 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_706'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_8641 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_706'\n  val v_706 = Reg(UInt(18.W))\n  \n  \n  v_706 := 0.U.asTypeOf(v_706)\n  \n\n  io.out := v_706\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_8642 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_8644 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(13.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_541 = Wire(Vec(4, UInt(13.W)))\n  \n  for (i <- 0 until 4) {\n    vec_541(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_541\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8643 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8645 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8645 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8645)\n  })\n  \n  val blob_906 = Wire(new MyBundle_8645)\n  blob_906.field1 := 123.U\n  blob_906.field2 := true.B\n  \n  io.out := blob_906\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8646 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8647 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8647 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8647)\n  })\n  \n  val blob_568 = Wire(new MyBundle_8647)\n  blob_568.field1 := 123.U\n  blob_568.field2 := true.B\n  \n  io.out := blob_568\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_617'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_8649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_617'\n  val v_617 = Wire(UInt(7.W))\n  \n  \n  v_617 := 0.U.asTypeOf(v_617)\n  \n\n  io.out := v_617\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_385 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_385(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_385\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_384'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_8651 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_384'\n  val v_384 = Wire(UInt(25.W))\n  \n  \n  v_384 := 0.U.asTypeOf(v_384)\n  \n\n  io.out := v_384\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8652 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8652)\n  })\n  \n  val blob_447 = Wire(new MyBundle_8652)\n  blob_447.field1 := 123.U\n  blob_447.field2 := true.B\n  \n  io.out := blob_447\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8653 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_8654 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_927'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_8655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_927'\n  val v_927 = Wire(SInt(26.W))\n  \n  \n  v_927 := 0.U.asTypeOf(v_927)\n  \n\n  io.out := v_927\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8656 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8656 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8656)\n  })\n  \n  val blob_679 = Wire(new MyBundle_8656)\n  blob_679.field1 := 123.U\n  blob_679.field2 := true.B\n  \n  io.out := blob_679\n}"}
{"instruction": "Implement a module performing subtraction on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_8657 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8658 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8658 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8658)\n  })\n  \n  val blob_533 = Wire(new MyBundle_8658)\n  blob_533.field1 := 123.U\n  blob_533.field2 := true.B\n  \n  io.out := blob_533\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8660 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8660 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8660)\n  })\n  \n  val blob_217 = Wire(new MyBundle_8660)\n  blob_217.field1 := 123.U\n  blob_217.field2 := true.B\n  \n  io.out := blob_217\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8663 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_8662 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_8661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_863 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_863(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_863\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8664 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8664 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8664)\n  })\n  \n  val blob_596 = Wire(new MyBundle_8664)\n  blob_596.field1 := 123.U\n  blob_596.field2 := true.B\n  \n  io.out := blob_596\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8665 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_280 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_280(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_280\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8666 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_679 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_679(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_679\n}"}
{"instruction": "Define a 18-bit SInt Wire named 'v_674'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_8667 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Wire named 'v_674'\n  val v_674 = Wire(SInt(18.W))\n  \n  \n  v_674 := 0.U.asTypeOf(v_674)\n  \n\n  io.out := v_674\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_351'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_8668 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_351'\n  val v_351 = Wire(UInt(24.W))\n  \n  \n  v_351 := 0.U.asTypeOf(v_351)\n  \n\n  io.out := v_351\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8670 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_795 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_795(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_795\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8671 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8671)\n  })\n  \n  val blob_556 = Wire(new MyBundle_8671)\n  blob_556.field1 := 123.U\n  blob_556.field2 := true.B\n  \n  io.out := blob_556\n}"}
{"instruction": "Define a 22-bit UInt Wire named 'v_451'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_8672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Wire named 'v_451'\n  val v_451 = Wire(UInt(22.W))\n  \n  \n  v_451 := 0.U.asTypeOf(v_451)\n  \n\n  io.out := v_451\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8674 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8674)\n  })\n  \n  val blob_942 = Wire(new MyBundle_8674)\n  blob_942.field1 := 123.U\n  blob_942.field2 := true.B\n  \n  io.out := blob_942\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8675 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8675 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8675)\n  })\n  \n  val blob_805 = Wire(new MyBundle_8675)\n  blob_805.field1 := 123.U\n  blob_805.field2 := true.B\n  \n  io.out := blob_805\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8676 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_634 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_634(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_634\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8677 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8677)\n  })\n  \n  val blob_578 = Wire(new MyBundle_8677)\n  blob_578.field1 := 123.U\n  blob_578.field2 := true.B\n  \n  io.out := blob_578\n}"}
{"instruction": "Implement a module performing bitwise AND on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_8679 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_8681 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_997 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_997(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_997\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_271'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_8683 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_271'\n  val v_271 = Reg(UInt(27.W))\n  \n  \n  v_271 := 0.U.asTypeOf(v_271)\n  \n\n  io.out := v_271\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_8684 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8685 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_8686 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_847 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_847(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_847\n}"}
{"instruction": "Implement a module performing bitwise AND on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_8689 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_8690 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8691 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_308 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_308(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_308\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8693 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8693 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8693)\n  })\n  \n  val blob_263 = Wire(new MyBundle_8693)\n  blob_263.field1 := 123.U\n  blob_263.field2 := true.B\n  \n  io.out := blob_263\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_8694 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8696 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8696)\n  })\n  \n  val blob_859 = Wire(new MyBundle_8696)\n  blob_859.field1 := 123.U\n  blob_859.field2 := true.B\n  \n  io.out := blob_859\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_573'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_573'\n  val v_573 = Reg(UInt(7.W))\n  \n  \n  v_573 := 0.U.asTypeOf(v_573)\n  \n\n  io.out := v_573\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_8697 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_8698 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(23.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_886 = Wire(Vec(4, UInt(23.W)))\n  \n  for (i <- 0 until 4) {\n    vec_886(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_886\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_8699 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_8700 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_8701 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_182'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8702 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_182'\n  val v_182 = Reg(UInt(5.W))\n  \n  \n  v_182 := 0.U.asTypeOf(v_182)\n  \n\n  io.out := v_182\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_595'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_8703 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_595'\n  val v_595 = Wire(SInt(28.W))\n  \n  \n  v_595 := 0.U.asTypeOf(v_595)\n  \n\n  io.out := v_595\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8704 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8704 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8704)\n  })\n  \n  val blob_188 = Wire(new MyBundle_8704)\n  blob_188.field1 := 123.U\n  blob_188.field2 := true.B\n  \n  io.out := blob_188\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(24.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_818 = Wire(Vec(8, UInt(24.W)))\n  \n  for (i <- 0 until 8) {\n    vec_818(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_818\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_865'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_8706 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_865'\n  val v_865 = Wire(SInt(13.W))\n  \n  \n  v_865 := 0.U.asTypeOf(v_865)\n  \n\n  io.out := v_865\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8707 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_8710 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_805'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8709 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_805'\n  val v_805 = Reg(SInt(30.W))\n  \n  \n  v_805 := 0.U.asTypeOf(v_805)\n  \n\n  io.out := v_805\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_8708 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(12.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_596 = Wire(Vec(6, UInt(12.W)))\n  \n  for (i <- 0 until 6) {\n    vec_596(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_596\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8711 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8713 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8713 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8713)\n  })\n  \n  val blob_295 = Wire(new MyBundle_8713)\n  blob_295.field1 := 123.U\n  blob_295.field2 := true.B\n  \n  io.out := blob_295\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_8712 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8714 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_420 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_420(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_420\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_8715 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_8717 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8718 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_262 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_262(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_262\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8716 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8719 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8719 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8719)\n  })\n  \n  val blob_215 = Wire(new MyBundle_8719)\n  blob_215.field1 := 123.U\n  blob_215.field2 := true.B\n  \n  io.out := blob_215\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8720 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_710 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_710(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_710\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_8721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_914 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_914(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_914\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8723 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8723 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8723)\n  })\n  \n  val blob_384 = Wire(new MyBundle_8723)\n  blob_384.field1 := 123.U\n  blob_384.field2 := true.B\n  \n  io.out := blob_384\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_8722 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_8724 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8725 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_707'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_8726 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_707'\n  val v_707 = Reg(SInt(9.W))\n  \n  \n  v_707 := 0.U.asTypeOf(v_707)\n  \n\n  io.out := v_707\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8727 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_102 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_102(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_102\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_858'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_8730 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_858'\n  val v_858 = Reg(UInt(25.W))\n  \n  \n  v_858 := 0.U.asTypeOf(v_858)\n  \n\n  io.out := v_858\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_8731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_820 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_820(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_820\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_8732 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_8734 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(2.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_431 = Wire(Vec(7, UInt(2.W)))\n  \n  for (i <- 0 until 7) {\n    vec_431(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_431\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8733 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8733 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8733)\n  })\n  \n  val blob_470 = Wire(new MyBundle_8733)\n  blob_470.field1 := 123.U\n  blob_470.field2 := true.B\n  \n  io.out := blob_470\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_8736 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_938'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_938'\n  val v_938 = Reg(UInt(18.W))\n  \n  \n  v_938 := 0.U.asTypeOf(v_938)\n  \n\n  io.out := v_938\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_700'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_8738 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_700'\n  val v_700 = Wire(UInt(21.W))\n  \n  \n  v_700 := 0.U.asTypeOf(v_700)\n  \n\n  io.out := v_700\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8739 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8739)\n  })\n  \n  val blob_260 = Wire(new MyBundle_8739)\n  blob_260.field1 := 123.U\n  blob_260.field2 := true.B\n  \n  io.out := blob_260\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_8740 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_562 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_562(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_562\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_8741 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_528'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_8742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_528'\n  val v_528 = Reg(UInt(18.W))\n  \n  \n  v_528 := 0.U.asTypeOf(v_528)\n  \n\n  io.out := v_528\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_634 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_634(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_634\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_8744 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8745 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8745)\n  })\n  \n  val blob_810 = Wire(new MyBundle_8745)\n  blob_810.field1 := 123.U\n  blob_810.field2 := true.B\n  \n  io.out := blob_810\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_8746 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_779'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_8747 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_779'\n  val v_779 = Reg(SInt(8.W))\n  \n  \n  v_779 := 0.U.asTypeOf(v_779)\n  \n\n  io.out := v_779\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8748 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_505 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_505(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_505\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8749 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8749 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8749)\n  })\n  \n  val blob_454 = Wire(new MyBundle_8749)\n  blob_454.field1 := 123.U\n  blob_454.field2 := true.B\n  \n  io.out := blob_454\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_755'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_8750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_755'\n  val v_755 = Wire(UInt(32.W))\n  \n  \n  v_755 := 0.U.asTypeOf(v_755)\n  \n\n  io.out := v_755\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8751 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(2.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_242 = Wire(Vec(8, UInt(2.W)))\n  \n  for (i <- 0 until 8) {\n    vec_242(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_242\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8752 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_8752 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8752)\n  })\n  \n  val blob_476 = Wire(new MyBundle_8752)\n  blob_476.field1 := 123.U\n  blob_476.field2 := true.B\n  \n  io.out := blob_476\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_8753 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_326 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_326(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_326\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_8754 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8755 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8756 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8756 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8756)\n  })\n  \n  val blob_905 = Wire(new MyBundle_8756)\n  blob_905.field1 := 123.U\n  blob_905.field2 := true.B\n  \n  io.out := blob_905\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8757 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_251 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_251(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_251\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_8758 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_8760 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8759 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_8759 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8759)\n  })\n  \n  val blob_970 = Wire(new MyBundle_8759)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8761 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(19.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_561 = Wire(Vec(3, UInt(19.W)))\n  \n  for (i <- 0 until 3) {\n    vec_561(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_561\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_8762 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_930'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_8763 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_930'\n  val v_930 = Wire(SInt(30.W))\n  \n  \n  v_930 := 0.U.asTypeOf(v_930)\n  \n\n  io.out := v_930\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_224'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_8764 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_224'\n  val v_224 = Wire(UInt(26.W))\n  \n  \n  v_224 := 0.U.asTypeOf(v_224)\n  \n\n  io.out := v_224\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_857'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_8765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_857'\n  val v_857 = Wire(SInt(23.W))\n  \n  \n  v_857 := 0.U.asTypeOf(v_857)\n  \n\n  io.out := v_857\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8767 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_8768 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8769 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_8769 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8769)\n  })\n  \n  val blob_422 = Wire(new MyBundle_8769)\n  blob_422.field1 := 123.U\n  blob_422.field2 := true.B\n  \n  io.out := blob_422\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8770 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 32-bit UInt Reg named 'v_662'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_8771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Reg named 'v_662'\n  val v_662 = Reg(UInt(32.W))\n  \n  \n  v_662 := 0.U.asTypeOf(v_662)\n  \n\n  io.out := v_662\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8772 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8772)\n  })\n  \n  val blob_494 = Wire(new MyBundle_8772)\n  blob_494.field1 := 123.U\n  blob_494.field2 := true.B\n  \n  io.out := blob_494\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8773 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8773)\n  })\n  \n  val blob_411 = Wire(new MyBundle_8773)\n  blob_411.field1 := 123.U\n  blob_411.field2 := true.B\n  \n  io.out := blob_411\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_8774 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleDiff_8775 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_281 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_281(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_281\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8778 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8779 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8779 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8779)\n  })\n  \n  val blob_917 = Wire(new MyBundle_8779)\n  blob_917.field1 := 123.U\n  blob_917.field2 := true.B\n  \n  io.out := blob_917\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8780 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_945 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_945(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_945\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_8781 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_8782 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_353 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_353(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_353\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8783 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8785 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_8785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8785)\n  })\n  \n  val blob_950 = Wire(new MyBundle_8785)\n  blob_950.field1 := 123.U\n  blob_950.field2 := true.B\n  \n  io.out := blob_950\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8784 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_8784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8784)\n  })\n  \n  val blob_877 = Wire(new MyBundle_8784)\n  blob_877.field1 := 123.U\n  blob_877.field2 := true.B\n  \n  io.out := blob_877\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_8786 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8787 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8789 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_8789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8789)\n  })\n  \n  val blob_881 = Wire(new MyBundle_8789)\n  blob_881.field1 := 123.U\n  blob_881.field2 := true.B\n  \n  io.out := blob_881\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_331'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_8790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_331'\n  val v_331 = Reg(UInt(27.W))\n  \n  \n  v_331 := 0.U.asTypeOf(v_331)\n  \n\n  io.out := v_331\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_8791 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8792 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8792 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8792)\n  })\n  \n  val blob_241 = Wire(new MyBundle_8792)\n  blob_241.field1 := 123.U\n  blob_241.field2 := true.B\n  \n  io.out := blob_241\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_8794 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_8795 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_8796 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_8797 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_675 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_675(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_675\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8798 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_497 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_497(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_497\n}"}
{"instruction": "Implement a module performing bitwise AND on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_8800 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_8801 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_8802 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_8803 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_8804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_142 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_142(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_142\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_8805 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_8807 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8808 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8808)\n  })\n  \n  val blob_795 = Wire(new MyBundle_8808)\n  blob_795.field1 := 123.U\n  blob_795.field2 := true.B\n  \n  io.out := blob_795\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_759'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_8809 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_759'\n  val v_759 = Reg(UInt(29.W))\n  \n  \n  v_759 := 0.U.asTypeOf(v_759)\n  \n\n  io.out := v_759\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8810 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_8811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(5.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_496 = Wire(Vec(7, UInt(5.W)))\n  \n  for (i <- 0 until 7) {\n    vec_496(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_496\n}"}
{"instruction": "Define a 10-bit SInt Reg named 'v_381'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_8812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(10.W))\n  })\n  // Task: Define a SInt Reg named 'v_381'\n  val v_381 = Reg(SInt(10.W))\n  \n  \n  v_381 := 0.U.asTypeOf(v_381)\n  \n\n  io.out := v_381\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8813 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8813 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8813)\n  })\n  \n  val blob_706 = Wire(new MyBundle_8813)\n  blob_706.field1 := 123.U\n  blob_706.field2 := true.B\n  \n  io.out := blob_706\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_614'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_8814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_614'\n  val v_614 = Wire(SInt(26.W))\n  \n  \n  v_614 := 0.U.asTypeOf(v_614)\n  \n\n  io.out := v_614\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_8816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(25.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_216 = Wire(Vec(3, UInt(25.W)))\n  \n  for (i <- 0 until 3) {\n    vec_216(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_216\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_8817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_455 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_455(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_455\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_8818 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8819 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8819 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8819)\n  })\n  \n  val blob_757 = Wire(new MyBundle_8819)\n  blob_757.field1 := 123.U\n  blob_757.field2 := true.B\n  \n  io.out := blob_757\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8822 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_774'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_8820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_774'\n  val v_774 = Reg(UInt(8.W))\n  \n  \n  v_774 := 0.U.asTypeOf(v_774)\n  \n\n  io.out := v_774\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8821 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_380 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_380(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_380\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_8823 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_8824 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_798'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_8825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_798'\n  val v_798 = Reg(SInt(5.W))\n  \n  \n  v_798 := 0.U.asTypeOf(v_798)\n  \n\n  io.out := v_798\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8826 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8826 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8826)\n  })\n  \n  val blob_729 = Wire(new MyBundle_8826)\n  blob_729.field1 := 123.U\n  blob_729.field2 := true.B\n  \n  io.out := blob_729\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_8827 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_272 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_272(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_272\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_8828 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8829 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_8830 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8831 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8831 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8831)\n  })\n  \n  val blob_199 = Wire(new MyBundle_8831)\n  blob_199.field1 := 123.U\n  blob_199.field2 := true.B\n  \n  io.out := blob_199\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_8833 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8832 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_8834 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_844 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_844(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_844\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8836 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_8837 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8838 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_383 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_383(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_383\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8839 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_666 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_666(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_666\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8841 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8841 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8841)\n  })\n  \n  val blob_151 = Wire(new MyBundle_8841)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_716'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_8840 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_716'\n  val v_716 = Reg(SInt(20.W))\n  \n  \n  v_716 := 0.U.asTypeOf(v_716)\n  \n\n  io.out := v_716\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8842 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8843 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8843 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8843)\n  })\n  \n  val blob_263 = Wire(new MyBundle_8843)\n  blob_263.field1 := 123.U\n  blob_263.field2 := true.B\n  \n  io.out := blob_263\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8844 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_8844 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8844)\n  })\n  \n  val blob_841 = Wire(new MyBundle_8844)\n  blob_841.field1 := 123.U\n  blob_841.field2 := true.B\n  \n  io.out := blob_841\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8845 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8845 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8845)\n  })\n  \n  val blob_341 = Wire(new MyBundle_8845)\n  blob_341.field1 := 123.U\n  blob_341.field2 := true.B\n  \n  io.out := blob_341\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8847 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_8848 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8849 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_530 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_530(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_530\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_8850 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_406'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_8852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_406'\n  val v_406 = Wire(UInt(2.W))\n  \n  \n  v_406 := 0.U.asTypeOf(v_406)\n  \n\n  io.out := v_406\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8851 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8851 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8851)\n  })\n  \n  val blob_323 = Wire(new MyBundle_8851)\n  blob_323.field1 := 123.U\n  blob_323.field2 := true.B\n  \n  io.out := blob_323\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_8853 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8855 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_8855 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8855)\n  })\n  \n  val blob_408 = Wire(new MyBundle_8855)\n  blob_408.field1 := 123.U\n  blob_408.field2 := true.B\n  \n  io.out := blob_408\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8856 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8856 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8856)\n  })\n  \n  val blob_770 = Wire(new MyBundle_8856)\n  blob_770.field1 := 123.U\n  blob_770.field2 := true.B\n  \n  io.out := blob_770\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_8857 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8858 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8859 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8859 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8859)\n  })\n  \n  val blob_977 = Wire(new MyBundle_8859)\n  blob_977.field1 := 123.U\n  blob_977.field2 := true.B\n  \n  io.out := blob_977\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8860 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_441 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_441(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_441\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_8862 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_359 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_359(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_359\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8863 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8863)\n  })\n  \n  val blob_111 = Wire(new MyBundle_8863)\n  blob_111.field1 := 123.U\n  blob_111.field2 := true.B\n  \n  io.out := blob_111\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_8864 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_8865 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_8866 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_8867 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_8868 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_744 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_744(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_744\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8869 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8870 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_8870 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8870)\n  })\n  \n  val blob_844 = Wire(new MyBundle_8870)\n  blob_844.field1 := 123.U\n  blob_844.field2 := true.B\n  \n  io.out := blob_844\n}"}
{"instruction": "Define a 29-bit UInt Wire named 'v_472'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_8871 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Wire named 'v_472'\n  val v_472 = Wire(UInt(29.W))\n  \n  \n  v_472 := 0.U.asTypeOf(v_472)\n  \n\n  io.out := v_472\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_8873 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_8872 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8874 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8874 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8874)\n  })\n  \n  val blob_721 = Wire(new MyBundle_8874)\n  blob_721.field1 := 123.U\n  blob_721.field2 := true.B\n  \n  io.out := blob_721\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8876 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8876 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8876)\n  })\n  \n  val blob_119 = Wire(new MyBundle_8876)\n  blob_119.field1 := 123.U\n  blob_119.field2 := true.B\n  \n  io.out := blob_119\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8878 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_8878 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8878)\n  })\n  \n  val blob_528 = Wire(new MyBundle_8878)\n  blob_528.field1 := 123.U\n  blob_528.field2 := true.B\n  \n  io.out := blob_528\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8879 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8881 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_720 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_720(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_720\n}"}
{"instruction": "Implement a module performing addition on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_8882 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_8883 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8885 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8885 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8885)\n  })\n  \n  val blob_491 = Wire(new MyBundle_8885)\n  blob_491.field1 := 123.U\n  blob_491.field2 := true.B\n  \n  io.out := blob_491\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8886 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8887 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_8888 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_8889 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8890 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_8891 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_601 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_601(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_601\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8892 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8893 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8894 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8896 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8896)\n  })\n  \n  val blob_584 = Wire(new MyBundle_8896)\n  blob_584.field1 := 123.U\n  blob_584.field2 := true.B\n  \n  io.out := blob_584\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_8897 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_714 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_714(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_714\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8898 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_8898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8898)\n  })\n  \n  val blob_942 = Wire(new MyBundle_8898)\n  blob_942.field1 := 123.U\n  blob_942.field2 := true.B\n  \n  io.out := blob_942\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8899 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_8899 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8899)\n  })\n  \n  val blob_475 = Wire(new MyBundle_8899)\n  blob_475.field1 := 123.U\n  blob_475.field2 := true.B\n  \n  io.out := blob_475\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_8900 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8901 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_8901 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8901)\n  })\n  \n  val blob_523 = Wire(new MyBundle_8901)\n  blob_523.field1 := 123.U\n  blob_523.field2 := true.B\n  \n  io.out := blob_523\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8902 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_8903 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_908 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_908(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_908\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_930'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_8905 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_930'\n  val v_930 = Reg(SInt(3.W))\n  \n  \n  v_930 := 0.U.asTypeOf(v_930)\n  \n\n  io.out := v_930\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_8904 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_230 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_230(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_230\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8907 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8907 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8907)\n  })\n  \n  val blob_553 = Wire(new MyBundle_8907)\n  blob_553.field1 := 123.U\n  blob_553.field2 := true.B\n  \n  io.out := blob_553\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8909 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8909 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8909)\n  })\n  \n  val blob_202 = Wire(new MyBundle_8909)\n  blob_202.field1 := 123.U\n  blob_202.field2 := true.B\n  \n  io.out := blob_202\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_8910 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8911 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8913 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8913 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8913)\n  })\n  \n  val blob_268 = Wire(new MyBundle_8913)\n  blob_268.field1 := 123.U\n  blob_268.field2 := true.B\n  \n  io.out := blob_268\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8912 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_8912 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8912)\n  })\n  \n  val blob_622 = Wire(new MyBundle_8912)\n  blob_622.field1 := 123.U\n  blob_622.field2 := true.B\n  \n  io.out := blob_622\n}"}
{"instruction": "Implement a module performing bitwise OR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_8914 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8915 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_577 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_577(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_577\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_8916 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_8917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_469 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_469(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_469\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_8921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_171 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_171(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_171\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_510'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_8922 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_510'\n  val v_510 = Wire(UInt(30.W))\n  \n  \n  v_510 := 0.U.asTypeOf(v_510)\n  \n\n  io.out := v_510\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_8923 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8924 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8924 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8924)\n  })\n  \n  val blob_164 = Wire(new MyBundle_8924)\n  blob_164.field1 := 123.U\n  blob_164.field2 := true.B\n  \n  io.out := blob_164\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_829 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_829(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_829\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8925 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8927 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_8928 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_8929 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_8930 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_8931 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8932 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_8932 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8932)\n  })\n  \n  val blob_259 = Wire(new MyBundle_8932)\n  blob_259.field1 := 123.U\n  blob_259.field2 := true.B\n  \n  io.out := blob_259\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_8933 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8934 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_8934 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8934)\n  })\n  \n  val blob_694 = Wire(new MyBundle_8934)\n  blob_694.field1 := 123.U\n  blob_694.field2 := true.B\n  \n  io.out := blob_694\n}"}
{"instruction": "Define a 11-bit SInt Wire named 'v_557'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_8935 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Wire named 'v_557'\n  val v_557 = Wire(SInt(11.W))\n  \n  \n  v_557 := 0.U.asTypeOf(v_557)\n  \n\n  io.out := v_557\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8936 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_8937 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_890 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_890(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_890\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8938 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8938 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8938)\n  })\n  \n  val blob_681 = Wire(new MyBundle_8938)\n  blob_681.field1 := 123.U\n  blob_681.field2 := true.B\n  \n  io.out := blob_681\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_8939 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_137 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_137(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_137\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_8940 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_828 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_828(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_828\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8942 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_8942 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8942)\n  })\n  \n  val blob_337 = Wire(new MyBundle_8942)\n  blob_337.field1 := 123.U\n  blob_337.field2 := true.B\n  \n  io.out := blob_337\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8941 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8941 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8941)\n  })\n  \n  val blob_954 = Wire(new MyBundle_8941)\n  blob_954.field1 := 123.U\n  blob_954.field2 := true.B\n  \n  io.out := blob_954\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8944 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_8944 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8944)\n  })\n  \n  val blob_199 = Wire(new MyBundle_8944)\n  blob_199.field1 := 123.U\n  blob_199.field2 := true.B\n  \n  io.out := blob_199\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_8945 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_467 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_467(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_467\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_8946 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 28-bit SInt Reg named 'v_316'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_8948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Reg named 'v_316'\n  val v_316 = Reg(SInt(28.W))\n  \n  \n  v_316 := 0.U.asTypeOf(v_316)\n  \n\n  io.out := v_316\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_8949 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_8950 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_8952 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_8953 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_178'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_8954 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_178'\n  val v_178 = Wire(SInt(7.W))\n  \n  \n  v_178 := 0.U.asTypeOf(v_178)\n  \n\n  io.out := v_178\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_8955 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_8956 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8957 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_8957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8957)\n  })\n  \n  val blob_167 = Wire(new MyBundle_8957)\n  blob_167.field1 := 123.U\n  blob_167.field2 := true.B\n  \n  io.out := blob_167\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_8958 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_8959 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_8960 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_8961 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_8962 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8964 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_8965 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_441'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_8966 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_441'\n  val v_441 = Reg(UInt(25.W))\n  \n  \n  v_441 := 0.U.asTypeOf(v_441)\n  \n\n  io.out := v_441\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_8967 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_8968 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8969 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_847 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_847(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_847\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_8970 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(27.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_297 = Wire(Vec(4, UInt(27.W)))\n  \n  for (i <- 0 until 4) {\n    vec_297(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_297\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8971 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_8971 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8971)\n  })\n  \n  val blob_139 = Wire(new MyBundle_8971)\n  blob_139.field1 := 123.U\n  blob_139.field2 := true.B\n  \n  io.out := blob_139\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8973 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8973)\n  })\n  \n  val blob_636 = Wire(new MyBundle_8973)\n  blob_636.field1 := 123.U\n  blob_636.field2 := true.B\n  \n  io.out := blob_636\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8975 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_8975 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8975)\n  })\n  \n  val blob_906 = Wire(new MyBundle_8975)\n  blob_906.field1 := 123.U\n  blob_906.field2 := true.B\n  \n  io.out := blob_906\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_8976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(29.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_276 = Wire(Vec(3, UInt(29.W)))\n  \n  for (i <- 0 until 3) {\n    vec_276(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_276\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8977 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_8977 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8977)\n  })\n  \n  val blob_269 = Wire(new MyBundle_8977)\n  blob_269.field1 := 123.U\n  blob_269.field2 := true.B\n  \n  io.out := blob_269\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8978 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8978 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8978)\n  })\n  \n  val blob_128 = Wire(new MyBundle_8978)\n  blob_128.field1 := 123.U\n  blob_128.field2 := true.B\n  \n  io.out := blob_128\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8979 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_8979 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8979)\n  })\n  \n  val blob_197 = Wire(new MyBundle_8979)\n  blob_197.field1 := 123.U\n  blob_197.field2 := true.B\n  \n  io.out := blob_197\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_8980 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_8981 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_142 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_142(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_142\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8982 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_8982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8982)\n  })\n  \n  val blob_803 = Wire(new MyBundle_8982)\n  blob_803.field1 := 123.U\n  blob_803.field2 := true.B\n  \n  io.out := blob_803\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_8983 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_8984 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(25.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_559 = Wire(Vec(7, UInt(25.W)))\n  \n  for (i <- 0 until 7) {\n    vec_559(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_559\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8985 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_8985 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8985)\n  })\n  \n  val blob_966 = Wire(new MyBundle_8985)\n  blob_966.field1 := 123.U\n  blob_966.field2 := true.B\n  \n  io.out := blob_966\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_250'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_8986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_250'\n  val v_250 = Wire(SInt(14.W))\n  \n  \n  v_250 := 0.U.asTypeOf(v_250)\n  \n\n  io.out := v_250\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_8987 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_8988 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_865 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_865(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_865\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_8989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_242 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_242(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_242\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_8990 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_8992 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8993 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_8993 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8993)\n  })\n  \n  val blob_780 = Wire(new MyBundle_8993)\n  blob_780.field1 := 123.U\n  blob_780.field2 := true.B\n  \n  io.out := blob_780\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8994 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_8994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8994)\n  })\n  \n  val blob_978 = Wire(new MyBundle_8994)\n  blob_978.field1 := 123.U\n  blob_978.field2 := true.B\n  \n  io.out := blob_978\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_8995 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicXorGate_8996 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_8997 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_8998 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_8999 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_8999 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_8999)\n  })\n  \n  val blob_141 = Wire(new MyBundle_8999)\n  blob_141.field1 := 123.U\n  blob_141.field2 := true.B\n  \n  io.out := blob_141\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_437'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_9000 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_437'\n  val v_437 = Reg(UInt(9.W))\n  \n  \n  v_437 := 0.U.asTypeOf(v_437)\n  \n\n  io.out := v_437\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_401'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_9001 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_401'\n  val v_401 = Reg(UInt(31.W))\n  \n  \n  v_401 := 0.U.asTypeOf(v_401)\n  \n\n  io.out := v_401\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9003 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9003 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9003)\n  })\n  \n  val blob_280 = Wire(new MyBundle_9003)\n  blob_280.field1 := 123.U\n  blob_280.field2 := true.B\n  \n  io.out := blob_280\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_9005 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_9004 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_902 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_902(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_902\n}"}
{"instruction": "Define a 20-bit SInt Reg named 'v_727'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_9006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Reg named 'v_727'\n  val v_727 = Reg(SInt(20.W))\n  \n  \n  v_727 := 0.U.asTypeOf(v_727)\n  \n\n  io.out := v_727\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9007 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9007 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9007)\n  })\n  \n  val blob_311 = Wire(new MyBundle_9007)\n  blob_311.field1 := 123.U\n  blob_311.field2 := true.B\n  \n  io.out := blob_311\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9008 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_9010 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9009 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9009)\n  })\n  \n  val blob_156 = Wire(new MyBundle_9009)\n  blob_156.field1 := 123.U\n  blob_156.field2 := true.B\n  \n  io.out := blob_156\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_9011 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_783'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_9013 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_783'\n  val v_783 = Wire(SInt(25.W))\n  \n  \n  v_783 := 0.U.asTypeOf(v_783)\n  \n\n  io.out := v_783\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9012 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9012 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9012)\n  })\n  \n  val blob_732 = Wire(new MyBundle_9012)\n  blob_732.field1 := 123.U\n  blob_732.field2 := true.B\n  \n  io.out := blob_732\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(26.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_843 = Wire(Vec(6, UInt(26.W)))\n  \n  for (i <- 0 until 6) {\n    vec_843(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_843\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9015 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9015 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9015)\n  })\n  \n  val blob_238 = Wire(new MyBundle_9015)\n  blob_238.field1 := 123.U\n  blob_238.field2 := true.B\n  \n  io.out := blob_238\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_9016 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_9018 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_520'\n  val v_520 = Wire(UInt(5.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9017 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9019 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9019 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9019)\n  })\n  \n  val blob_196 = Wire(new MyBundle_9019)\n  blob_196.field1 := 123.U\n  blob_196.field2 := true.B\n  \n  io.out := blob_196\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9020 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_488 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_488(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_488\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_9021 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_478'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_9022 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_478'\n  val v_478 = Wire(UInt(4.W))\n  \n  \n  v_478 := 0.U.asTypeOf(v_478)\n  \n\n  io.out := v_478\n}"}
{"instruction": "Implement a module performing bitwise OR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_9023 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_767'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_9024 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_767'\n  val v_767 = Reg(SInt(32.W))\n  \n  \n  v_767 := 0.U.asTypeOf(v_767)\n  \n\n  io.out := v_767\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_9027 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9029 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9028 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 6-bit UInt Wire named 'v_788'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_9030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Wire named 'v_788'\n  val v_788 = Wire(UInt(6.W))\n  \n  \n  v_788 := 0.U.asTypeOf(v_788)\n  \n\n  io.out := v_788\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_247'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_9032 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_247'\n  val v_247 = Reg(UInt(27.W))\n  \n  \n  v_247 := 0.U.asTypeOf(v_247)\n  \n\n  io.out := v_247\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_9033 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9031 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_302'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_9034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_302'\n  val v_302 = Reg(SInt(13.W))\n  \n  \n  v_302 := 0.U.asTypeOf(v_302)\n  \n\n  io.out := v_302\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9036 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9036 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9036)\n  })\n  \n  val blob_142 = Wire(new MyBundle_9036)\n  blob_142.field1 := 123.U\n  blob_142.field2 := true.B\n  \n  io.out := blob_142\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9037 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_707 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_707(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_707\n}"}
{"instruction": "Implement a module performing addition on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_9038 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9039 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9041 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_954 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_954(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_954\n}"}
{"instruction": "Implement a module performing bitwise AND on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_9040 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9043 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(17.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_441 = Wire(Vec(8, UInt(17.W)))\n  \n  for (i <- 0 until 8) {\n    vec_441(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_441\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_9044 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9045 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_154 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_154(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_154\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9046 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9048 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9049 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9050 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 13-bit SInt Reg named 'v_359'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_9051 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Reg named 'v_359'\n  val v_359 = Reg(SInt(13.W))\n  \n  \n  v_359 := 0.U.asTypeOf(v_359)\n  \n\n  io.out := v_359\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_9052 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_125'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_9054 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_125'\n  val v_125 = Reg(UInt(19.W))\n  \n  \n  v_125 := 0.U.asTypeOf(v_125)\n  \n\n  io.out := v_125\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9053 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_656 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_656(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_656\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9056 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9056 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9056)\n  })\n  \n  val blob_466 = Wire(new MyBundle_9056)\n  blob_466.field1 := 123.U\n  blob_466.field2 := true.B\n  \n  io.out := blob_466\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(23.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_620 = Wire(Vec(5, UInt(23.W)))\n  \n  for (i <- 0 until 5) {\n    vec_620(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_620\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9057 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9059 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9059 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9059)\n  })\n  \n  val blob_560 = Wire(new MyBundle_9059)\n  blob_560.field1 := 123.U\n  blob_560.field2 := true.B\n  \n  io.out := blob_560\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_9060 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9062 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9061 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9061 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9061)\n  })\n  \n  val blob_506 = Wire(new MyBundle_9061)\n  blob_506.field1 := 123.U\n  blob_506.field2 := true.B\n  \n  io.out := blob_506\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9064 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_9063 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9065 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(11.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_479 = Wire(Vec(8, UInt(11.W)))\n  \n  for (i <- 0 until 8) {\n    vec_479(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_479\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9066 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_651 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_651(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_651\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_506 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_506(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9068 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(23.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_146 = Wire(Vec(2, UInt(23.W)))\n  \n  for (i <- 0 until 2) {\n    vec_146(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_146\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_9070 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_629 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_629(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_629\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9069 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9069)\n  })\n  \n  val blob_878 = Wire(new MyBundle_9069)\n  blob_878.field1 := 123.U\n  blob_878.field2 := true.B\n  \n  io.out := blob_878\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9071 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9071 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9071)\n  })\n  \n  val blob_752 = Wire(new MyBundle_9071)\n  blob_752.field1 := 123.U\n  blob_752.field2 := true.B\n  \n  io.out := blob_752\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9073 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_9072 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9074 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_620 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_620(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_620\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9075 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_9076 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_9077 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_9080 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_999 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_999(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_999\n}"}
{"instruction": "Implement a module performing subtraction on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_9079 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9081 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_691 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_691(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_691\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9082 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_570 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_570(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_570\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9084 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9085 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9085 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9085)\n  })\n  \n  val blob_234 = Wire(new MyBundle_9085)\n  blob_234.field1 := 123.U\n  blob_234.field2 := true.B\n  \n  io.out := blob_234\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_9086 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing addition on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_9087 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9090 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(29.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_449 = Wire(Vec(2, UInt(29.W)))\n  \n  for (i <- 0 until 2) {\n    vec_449(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_449\n}"}
{"instruction": "Define a 2-bit UInt Wire named 'v_486'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_9088 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Wire named 'v_486'\n  val v_486 = Wire(UInt(2.W))\n  \n  \n  v_486 := 0.U.asTypeOf(v_486)\n  \n\n  io.out := v_486\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9091 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9091)\n  })\n  \n  val blob_369 = Wire(new MyBundle_9091)\n  blob_369.field1 := 123.U\n  blob_369.field2 := true.B\n  \n  io.out := blob_369\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9089 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_9089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9089)\n  })\n  \n  val blob_432 = Wire(new MyBundle_9089)\n  blob_432.field1 := 123.U\n  blob_432.field2 := true.B\n  \n  io.out := blob_432\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_9092 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9093 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_102 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_102(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_102\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9094 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9094 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9094)\n  })\n  \n  val blob_366 = Wire(new MyBundle_9094)\n  blob_366.field1 := 123.U\n  blob_366.field2 := true.B\n  \n  io.out := blob_366\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_9095 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_951'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_9097 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_951'\n  val v_951 = Reg(UInt(26.W))\n  \n  \n  v_951 := 0.U.asTypeOf(v_951)\n  \n\n  io.out := v_951\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_9096 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit SInt Wire named 'v_805'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_9099 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Wire named 'v_805'\n  val v_805 = Wire(SInt(24.W))\n  \n  \n  v_805 := 0.U.asTypeOf(v_805)\n  \n\n  io.out := v_805\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_184 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_184(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_184\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_512'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_9100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_512'\n  val v_512 = Wire(SInt(21.W))\n  \n  \n  v_512 := 0.U.asTypeOf(v_512)\n  \n\n  io.out := v_512\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9101 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_9102 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing addition on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_9103 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_9104 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing addition on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_9107 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9105 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9105 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9105)\n  })\n  \n  val blob_430 = Wire(new MyBundle_9105)\n  blob_430.field1 := 123.U\n  blob_430.field2 := true.B\n  \n  io.out := blob_430\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_9106 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_9108 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9109 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9109 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9109)\n  })\n  \n  val blob_314 = Wire(new MyBundle_9109)\n  blob_314.field1 := 123.U\n  blob_314.field2 := true.B\n  \n  io.out := blob_314\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9110 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9111 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9111 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9111)\n  })\n  \n  val blob_114 = Wire(new MyBundle_9111)\n  blob_114.field1 := 123.U\n  blob_114.field2 := true.B\n  \n  io.out := blob_114\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9112 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_258 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_258(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_258\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_885'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9114 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_885'\n  val v_885 = Wire(UInt(19.W))\n  \n  \n  v_885 := 0.U.asTypeOf(v_885)\n  \n\n  io.out := v_885\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9115 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_221'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_9116 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_221'\n  val v_221 = Reg(SInt(23.W))\n  \n  \n  v_221 := 0.U.asTypeOf(v_221)\n  \n\n  io.out := v_221\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_9117 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9118 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9118 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9118)\n  })\n  \n  val blob_747 = Wire(new MyBundle_9118)\n  blob_747.field1 := 123.U\n  blob_747.field2 := true.B\n  \n  io.out := blob_747\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_9119 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9120 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9121 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9123 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(18.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_343 = Wire(Vec(3, UInt(18.W)))\n  \n  for (i <- 0 until 3) {\n    vec_343(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_343\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9124 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_789 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_789(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_789\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9126 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9126 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9126)\n  })\n  \n  val blob_554 = Wire(new MyBundle_9126)\n  blob_554.field1 := 123.U\n  blob_554.field2 := true.B\n  \n  io.out := blob_554\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9127 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9128 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_9129 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9130 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_491'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_9132 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_491'\n  val v_491 = Wire(UInt(19.W))\n  \n  \n  v_491 := 0.U.asTypeOf(v_491)\n  \n\n  io.out := v_491\n}"}
{"instruction": "Implement a module performing bitwise OR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_9133 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9135 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_9135 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9135)\n  })\n  \n  val blob_840 = Wire(new MyBundle_9135)\n  blob_840.field1 := 123.U\n  blob_840.field2 := true.B\n  \n  io.out := blob_840\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9136 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9136)\n  })\n  \n  val blob_947 = Wire(new MyBundle_9136)\n  blob_947.field1 := 123.U\n  blob_947.field2 := true.B\n  \n  io.out := blob_947\n}"}
{"instruction": "Implement a module performing bitwise OR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_9137 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9134 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(32.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_290 = Wire(Vec(8, UInt(32.W)))\n  \n  for (i <- 0 until 8) {\n    vec_290(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_290\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_221 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_221(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_221\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_931'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_9141 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_931'\n  val v_931 = Wire(SInt(4.W))\n  \n  \n  v_931 := 0.U.asTypeOf(v_931)\n  \n\n  io.out := v_931\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9142 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(14.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_635 = Wire(Vec(5, UInt(14.W)))\n  \n  for (i <- 0 until 5) {\n    vec_635(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_635\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_862 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_862(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_862\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9144 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9146 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9146)\n  })\n  \n  val blob_590 = Wire(new MyBundle_9146)\n  blob_590.field1 := 123.U\n  blob_590.field2 := true.B\n  \n  io.out := blob_590\n}"}
{"instruction": "Implement a module performing bitwise AND on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_9147 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9148 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_282 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_282(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_282\n}"}
{"instruction": "Implement a module performing addition on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAdder_9149 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9151 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_9150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_908 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_908(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_908\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_9154 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9155 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9155)\n  })\n  \n  val blob_701 = Wire(new MyBundle_9155)\n  blob_701.field1 := 123.U\n  blob_701.field2 := true.B\n  \n  io.out := blob_701\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9156 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_9157 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9158 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9158 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9158)\n  })\n  \n  val blob_634 = Wire(new MyBundle_9158)\n  blob_634.field1 := 123.U\n  blob_634.field2 := true.B\n  \n  io.out := blob_634\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9159 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_331 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_331(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_331\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_9160 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_9161 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_516 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_516(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_516\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(12.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_467 = Wire(Vec(5, UInt(12.W)))\n  \n  for (i <- 0 until 5) {\n    vec_467(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_467\n}"}
{"instruction": "Implement a module performing bitwise AND on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_9163 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9164 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_9165 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9166 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_9167 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9169 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9168 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9168 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9168)\n  })\n  \n  val blob_432 = Wire(new MyBundle_9168)\n  blob_432.field1 := 123.U\n  blob_432.field2 := true.B\n  \n  io.out := blob_432\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_9171 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9172 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9172 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9172)\n  })\n  \n  val blob_212 = Wire(new MyBundle_9172)\n  blob_212.field1 := 123.U\n  blob_212.field2 := true.B\n  \n  io.out := blob_212\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9173 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_9173 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9173)\n  })\n  \n  val blob_812 = Wire(new MyBundle_9173)\n  blob_812.field1 := 123.U\n  blob_812.field2 := true.B\n  \n  io.out := blob_812\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9174 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(30.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_200 = Wire(Vec(4, UInt(30.W)))\n  \n  for (i <- 0 until 4) {\n    vec_200(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_200\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_9175 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9176 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_253 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_253(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_253\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_9178 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9177 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_9177 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9177)\n  })\n  \n  val blob_801 = Wire(new MyBundle_9177)\n  blob_801.field1 := 123.U\n  blob_801.field2 := true.B\n  \n  io.out := blob_801\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9179 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9180 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9181 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9181 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9181)\n  })\n  \n  val blob_610 = Wire(new MyBundle_9181)\n  blob_610.field1 := 123.U\n  blob_610.field2 := true.B\n  \n  io.out := blob_610\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9182 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9182 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9182)\n  })\n  \n  val blob_508 = Wire(new MyBundle_9182)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9183 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_247'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_9184 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_247'\n  val v_247 = Wire(UInt(12.W))\n  \n  \n  v_247 := 0.U.asTypeOf(v_247)\n  \n\n  io.out := v_247\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9185 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9185)\n  })\n  \n  val blob_257 = Wire(new MyBundle_9185)\n  blob_257.field1 := 123.U\n  blob_257.field2 := true.B\n  \n  io.out := blob_257\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_9187 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9188 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9189 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9189 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9189)\n  })\n  \n  val blob_822 = Wire(new MyBundle_9189)\n  blob_822.field1 := 123.U\n  blob_822.field2 := true.B\n  \n  io.out := blob_822\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9190 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_508 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_508(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_508\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9193 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9193 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9193)\n  })\n  \n  val blob_992 = Wire(new MyBundle_9193)\n  blob_992.field1 := 123.U\n  blob_992.field2 := true.B\n  \n  io.out := blob_992\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_9194 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_9195 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 19-bit UInt Wire named 'v_262'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_9196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Wire named 'v_262'\n  val v_262 = Wire(UInt(19.W))\n  \n  \n  v_262 := 0.U.asTypeOf(v_262)\n  \n\n  io.out := v_262\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_9197 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_777'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9198 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_777'\n  val v_777 = Wire(UInt(27.W))\n  \n  \n  v_777 := 0.U.asTypeOf(v_777)\n  \n\n  io.out := v_777\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_119'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_9199 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_119'\n  val v_119 = Reg(UInt(19.W))\n  \n  \n  v_119 := 0.U.asTypeOf(v_119)\n  \n\n  io.out := v_119\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_9200 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9201 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9202 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_178'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_9203 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_178'\n  val v_178 = Reg(UInt(30.W))\n  \n  \n  v_178 := 0.U.asTypeOf(v_178)\n  \n\n  io.out := v_178\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9204 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9204)\n  })\n  \n  val blob_178 = Wire(new MyBundle_9204)\n  blob_178.field1 := 123.U\n  blob_178.field2 := true.B\n  \n  io.out := blob_178\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9205 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9205 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9205)\n  })\n  \n  val blob_490 = Wire(new MyBundle_9205)\n  blob_490.field1 := 123.U\n  blob_490.field2 := true.B\n  \n  io.out := blob_490\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_611'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_9206 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_611'\n  val v_611 = Wire(SInt(12.W))\n  \n  \n  v_611 := 0.U.asTypeOf(v_611)\n  \n\n  io.out := v_611\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_9208 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9207 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9211 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9211 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9211)\n  })\n  \n  val blob_525 = Wire(new MyBundle_9211)\n  blob_525.field1 := 123.U\n  blob_525.field2 := true.B\n  \n  io.out := blob_525\n}"}
{"instruction": "Implement a module performing bitwise OR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_9210 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_419'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_9212 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_419'\n  val v_419 = Wire(UInt(20.W))\n  \n  \n  v_419 := 0.U.asTypeOf(v_419)\n  \n\n  io.out := v_419\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9213 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9214 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9215 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_343'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_9217 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_343'\n  val v_343 = Reg(SInt(7.W))\n  \n  \n  v_343 := 0.U.asTypeOf(v_343)\n  \n\n  io.out := v_343\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9216 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9219 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9219 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9219)\n  })\n  \n  val blob_650 = Wire(new MyBundle_9219)\n  blob_650.field1 := 123.U\n  blob_650.field2 := true.B\n  \n  io.out := blob_650\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9218 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9218 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9218)\n  })\n  \n  val blob_774 = Wire(new MyBundle_9218)\n  blob_774.field1 := 123.U\n  blob_774.field2 := true.B\n  \n  io.out := blob_774\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_9220 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9221 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_684 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_684(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_684\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9222 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9224 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(6.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_284 = Wire(Vec(4, UInt(6.W)))\n  \n  for (i <- 0 until 4) {\n    vec_284(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_284\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9225 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9225 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9225)\n  })\n  \n  val blob_612 = Wire(new MyBundle_9225)\n  blob_612.field1 := 123.U\n  blob_612.field2 := true.B\n  \n  io.out := blob_612\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_9227 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_9226 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9228 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_9229 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9230 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(3.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_861 = Wire(Vec(5, UInt(3.W)))\n  \n  for (i <- 0 until 5) {\n    vec_861(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_861\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_675'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_9231 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_675'\n  val v_675 = Reg(UInt(23.W))\n  \n  \n  v_675 := 0.U.asTypeOf(v_675)\n  \n\n  io.out := v_675\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9232 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9232 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9232)\n  })\n  \n  val blob_544 = Wire(new MyBundle_9232)\n  blob_544.field1 := 123.U\n  blob_544.field2 := true.B\n  \n  io.out := blob_544\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_9233 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_9234 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_243 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_243(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_243\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_9236 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9237 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9238 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit UInt Wire named 'v_545'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_9239 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Wire named 'v_545'\n  val v_545 = Wire(UInt(18.W))\n  \n  \n  v_545 := 0.U.asTypeOf(v_545)\n  \n\n  io.out := v_545\n}"}
{"instruction": "Define a 31-bit UInt Wire named 'v_250'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_9240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Wire named 'v_250'\n  val v_250 = Wire(UInt(31.W))\n  \n  \n  v_250 := 0.U.asTypeOf(v_250)\n  \n\n  io.out := v_250\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(9.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_594 = Wire(Vec(2, UInt(9.W)))\n  \n  for (i <- 0 until 2) {\n    vec_594(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_594\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_9243 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9244 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(8.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_290 = Wire(Vec(4, UInt(8.W)))\n  \n  for (i <- 0 until 4) {\n    vec_290(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_290\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9245 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_158 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_158(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_158\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9246 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_440 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_440(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_440\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_9247 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9248 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_307 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_307(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_307\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9249 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9249)\n  })\n  \n  val blob_234 = Wire(new MyBundle_9249)\n  blob_234.field1 := 123.U\n  blob_234.field2 := true.B\n  \n  io.out := blob_234\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9250 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(2.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_717 = Wire(Vec(3, UInt(2.W)))\n  \n  for (i <- 0 until 3) {\n    vec_717(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_717\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9251 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_103 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_103(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_103\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicOrGate_9252 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_838'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_9253 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_838'\n  val v_838 = Reg(SInt(16.W))\n  \n  \n  v_838 := 0.U.asTypeOf(v_838)\n  \n\n  io.out := v_838\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_9254 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9255 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9255 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9255)\n  })\n  \n  val blob_452 = Wire(new MyBundle_9255)\n  blob_452.field1 := 123.U\n  blob_452.field2 := true.B\n  \n  io.out := blob_452\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9256 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9256)\n  })\n  \n  val blob_940 = Wire(new MyBundle_9256)\n  blob_940.field1 := 123.U\n  blob_940.field2 := true.B\n  \n  io.out := blob_940\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_181'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_9257 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_181'\n  val v_181 = Wire(SInt(4.W))\n  \n  \n  v_181 := 0.U.asTypeOf(v_181)\n  \n\n  io.out := v_181\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9258 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_9259 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9260 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9261 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9261)\n  })\n  \n  val blob_153 = Wire(new MyBundle_9261)\n  blob_153.field1 := 123.U\n  blob_153.field2 := true.B\n  \n  io.out := blob_153\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_9262 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_9263 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9265 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9265 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9265)\n  })\n  \n  val blob_838 = Wire(new MyBundle_9265)\n  blob_838.field1 := 123.U\n  blob_838.field2 := true.B\n  \n  io.out := blob_838\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9266 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9266)\n  })\n  \n  val blob_189 = Wire(new MyBundle_9266)\n  blob_189.field1 := 123.U\n  blob_189.field2 := true.B\n  \n  io.out := blob_189\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_213'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntWire_9267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_213'\n  val v_213 = Wire(SInt(21.W))\n  \n  \n  v_213 := 0.U.asTypeOf(v_213)\n  \n\n  io.out := v_213\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_9269 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_9271 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9272 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9273 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9273)\n  })\n  \n  val blob_975 = Wire(new MyBundle_9273)\n  blob_975.field1 := 123.U\n  blob_975.field2 := true.B\n  \n  io.out := blob_975\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9274 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9275 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9275 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9275)\n  })\n  \n  val blob_231 = Wire(new MyBundle_9275)\n  blob_231.field1 := 123.U\n  blob_231.field2 := true.B\n  \n  io.out := blob_231\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9276 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9277 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9278 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9279 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_234'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_9280 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_234'\n  val v_234 = Wire(UInt(24.W))\n  \n  \n  v_234 := 0.U.asTypeOf(v_234)\n  \n\n  io.out := v_234\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9281 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9281 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9281)\n  })\n  \n  val blob_720 = Wire(new MyBundle_9281)\n  blob_720.field1 := 123.U\n  blob_720.field2 := true.B\n  \n  io.out := blob_720\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_9282 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_9283 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_9284 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_469 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_469(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_469\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_9286 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9287 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_322 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_322(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_322\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9288 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9289 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9290 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9291 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9291 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9291)\n  })\n  \n  val blob_233 = Wire(new MyBundle_9291)\n  blob_233.field1 := 123.U\n  blob_233.field2 := true.B\n  \n  io.out := blob_233\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9292 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9292 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9292)\n  })\n  \n  val blob_773 = Wire(new MyBundle_9292)\n  blob_773.field1 := 123.U\n  blob_773.field2 := true.B\n  \n  io.out := blob_773\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9293 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_160'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_9294 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_160'\n  val v_160 = Wire(UInt(16.W))\n  \n  \n  v_160 := 0.U.asTypeOf(v_160)\n  \n\n  io.out := v_160\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_9295 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9296 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9296 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9296)\n  })\n  \n  val blob_883 = Wire(new MyBundle_9296)\n  blob_883.field1 := 123.U\n  blob_883.field2 := true.B\n  \n  io.out := blob_883\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9297 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9298 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_9299 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 19-bit SInt Wire named 'v_768'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Wire named 'v_768'\n  val v_768 = Wire(SInt(19.W))\n  \n  \n  v_768 := 0.U.asTypeOf(v_768)\n  \n\n  io.out := v_768\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9301 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9301 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9301)\n  })\n  \n  val blob_765 = Wire(new MyBundle_9301)\n  blob_765.field1 := 123.U\n  blob_765.field2 := true.B\n  \n  io.out := blob_765\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9302 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9302 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9302)\n  })\n  \n  val blob_201 = Wire(new MyBundle_9302)\n  blob_201.field1 := 123.U\n  blob_201.field2 := true.B\n  \n  io.out := blob_201\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9303 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9303 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9303)\n  })\n  \n  val blob_752 = Wire(new MyBundle_9303)\n  blob_752.field1 := 123.U\n  blob_752.field2 := true.B\n  \n  io.out := blob_752\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_9304 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9306 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9307 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9307 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9307)\n  })\n  \n  val blob_222 = Wire(new MyBundle_9307)\n  blob_222.field1 := 123.U\n  blob_222.field2 := true.B\n  \n  io.out := blob_222\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_9308 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_506'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_9309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_506'\n  val v_506 = Wire(UInt(11.W))\n  \n  \n  v_506 := 0.U.asTypeOf(v_506)\n  \n\n  io.out := v_506\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9311 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9311 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9311)\n  })\n  \n  val blob_299 = Wire(new MyBundle_9311)\n  blob_299.field1 := 123.U\n  blob_299.field2 := true.B\n  \n  io.out := blob_299\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9310 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(13.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_196 = Wire(Vec(8, UInt(13.W)))\n  \n  for (i <- 0 until 8) {\n    vec_196(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_196\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9312 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9315 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9315 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9315)\n  })\n  \n  val blob_292 = Wire(new MyBundle_9315)\n  blob_292.field1 := 123.U\n  blob_292.field2 := true.B\n  \n  io.out := blob_292\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9314 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9316 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_9317 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_9318 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9320 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9320)\n  })\n  \n  val blob_688 = Wire(new MyBundle_9320)\n  blob_688.field1 := 123.U\n  blob_688.field2 := true.B\n  \n  io.out := blob_688\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9319 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9319 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9319)\n  })\n  \n  val blob_671 = Wire(new MyBundle_9319)\n  blob_671.field1 := 123.U\n  blob_671.field2 := true.B\n  \n  io.out := blob_671\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9321 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9321 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9321)\n  })\n  \n  val blob_501 = Wire(new MyBundle_9321)\n  blob_501.field1 := 123.U\n  blob_501.field2 := true.B\n  \n  io.out := blob_501\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_969'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_9323 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_969'\n  val v_969 = Reg(SInt(26.W))\n  \n  \n  v_969 := 0.U.asTypeOf(v_969)\n  \n\n  io.out := v_969\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_9322 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_708'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_9324 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_708'\n  val v_708 = Reg(UInt(16.W))\n  \n  \n  v_708 := 0.U.asTypeOf(v_708)\n  \n\n  io.out := v_708\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(13.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_298 = Wire(Vec(7, UInt(13.W)))\n  \n  for (i <- 0 until 7) {\n    vec_298(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_9326 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_9328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_964 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_964(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_964\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_9327 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9329 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_160 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_160(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_160\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9331 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9330 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9330 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9330)\n  })\n  \n  val blob_774 = Wire(new MyBundle_9330)\n  blob_774.field1 := 123.U\n  blob_774.field2 := true.B\n  \n  io.out := blob_774\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_9332 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9333 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_511 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_511(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_511\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9334 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(25.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_691 = Wire(Vec(8, UInt(25.W)))\n  \n  for (i <- 0 until 8) {\n    vec_691(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_691\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9337 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_9338 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_9339 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_378 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_378(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_378\n}"}
{"instruction": "Define a 2-bit UInt Reg named 'v_104'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_9340 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Reg named 'v_104'\n  val v_104 = Reg(UInt(2.W))\n  \n  \n  v_104 := 0.U.asTypeOf(v_104)\n  \n\n  io.out := v_104\n}"}
{"instruction": "Implement a module performing bitwise AND on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_9341 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9342 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_953 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_953(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_953\n}"}
{"instruction": "Define a 17-bit SInt Reg named 'v_760'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_9343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Reg named 'v_760'\n  val v_760 = Reg(SInt(17.W))\n  \n  \n  v_760 := 0.U.asTypeOf(v_760)\n  \n\n  io.out := v_760\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9344 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_200 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_200(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_200\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(29.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_911 = Wire(Vec(4, UInt(29.W)))\n  \n  for (i <- 0 until 4) {\n    vec_911(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_911\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9346 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9346 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9346)\n  })\n  \n  val blob_764 = Wire(new MyBundle_9346)\n  blob_764.field1 := 123.U\n  blob_764.field2 := true.B\n  \n  io.out := blob_764\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9347 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9347)\n  })\n  \n  val blob_992 = Wire(new MyBundle_9347)\n  blob_992.field1 := 123.U\n  blob_992.field2 := true.B\n  \n  io.out := blob_992\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_9348 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9349 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9349 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9349)\n  })\n  \n  val blob_843 = Wire(new MyBundle_9349)\n  blob_843.field1 := 123.U\n  blob_843.field2 := true.B\n  \n  io.out := blob_843\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_9350 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_9351 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_570 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_570(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_570\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9353 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9353)\n  })\n  \n  val blob_557 = Wire(new MyBundle_9353)\n  blob_557.field1 := 123.U\n  blob_557.field2 := true.B\n  \n  io.out := blob_557\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_781 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_781(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_781\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9355 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9355 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9355)\n  })\n  \n  val blob_491 = Wire(new MyBundle_9355)\n  blob_491.field1 := 123.U\n  blob_491.field2 := true.B\n  \n  io.out := blob_491\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_9356 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(7.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_874 = Wire(Vec(4, UInt(7.W)))\n  \n  for (i <- 0 until 4) {\n    vec_874(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_874\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_902'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_9358 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_902'\n  val v_902 = Reg(UInt(18.W))\n  \n  \n  v_902 := 0.U.asTypeOf(v_902)\n  \n\n  io.out := v_902\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_9359 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_9360 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_650 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_650(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_650\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_990'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_9361 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_990'\n  val v_990 = Reg(SInt(14.W))\n  \n  \n  v_990 := 0.U.asTypeOf(v_990)\n  \n\n  io.out := v_990\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9362 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9362 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9362)\n  })\n  \n  val blob_546 = Wire(new MyBundle_9362)\n  blob_546.field1 := 123.U\n  blob_546.field2 := true.B\n  \n  io.out := blob_546\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_946'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_9363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_946'\n  val v_946 = Wire(UInt(26.W))\n  \n  \n  v_946 := 0.U.asTypeOf(v_946)\n  \n\n  io.out := v_946\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_9364 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9365 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9366 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9366 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9366)\n  })\n  \n  val blob_988 = Wire(new MyBundle_9366)\n  blob_988.field1 := 123.U\n  blob_988.field2 := true.B\n  \n  io.out := blob_988\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_989'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_9367 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_989'\n  val v_989 = Reg(SInt(31.W))\n  \n  \n  v_989 := 0.U.asTypeOf(v_989)\n  \n\n  io.out := v_989\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9368 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9368 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9368)\n  })\n  \n  val blob_727 = Wire(new MyBundle_9368)\n  blob_727.field1 := 123.U\n  blob_727.field2 := true.B\n  \n  io.out := blob_727\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9369 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9369 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9369)\n  })\n  \n  val blob_960 = Wire(new MyBundle_9369)\n  blob_960.field1 := 123.U\n  blob_960.field2 := true.B\n  \n  io.out := blob_960\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9370 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9370 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9370)\n  })\n  \n  val blob_363 = Wire(new MyBundle_9370)\n  blob_363.field1 := 123.U\n  blob_363.field2 := true.B\n  \n  io.out := blob_363\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9371 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_820 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_820(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_820\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9372 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9372)\n  })\n  \n  val blob_267 = Wire(new MyBundle_9372)\n  blob_267.field1 := 123.U\n  blob_267.field2 := true.B\n  \n  io.out := blob_267\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9373 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9374 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_799 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_799(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_799\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9375 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9375 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9375)\n  })\n  \n  val blob_721 = Wire(new MyBundle_9375)\n  blob_721.field1 := 123.U\n  blob_721.field2 := true.B\n  \n  io.out := blob_721\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9376 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9376 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9376)\n  })\n  \n  val blob_955 = Wire(new MyBundle_9376)\n  blob_955.field1 := 123.U\n  blob_955.field2 := true.B\n  \n  io.out := blob_955\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9377 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9379 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9379)\n  })\n  \n  val blob_989 = Wire(new MyBundle_9379)\n  blob_989.field1 := 123.U\n  blob_989.field2 := true.B\n  \n  io.out := blob_989\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_9378 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_430'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_9380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_430'\n  val v_430 = Reg(SInt(19.W))\n  \n  \n  v_430 := 0.U.asTypeOf(v_430)\n  \n\n  io.out := v_430\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_698'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_9382 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_698'\n  val v_698 = Wire(UInt(23.W))\n  \n  \n  v_698 := 0.U.asTypeOf(v_698)\n  \n\n  io.out := v_698\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9383 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9383 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9383)\n  })\n  \n  val blob_218 = Wire(new MyBundle_9383)\n  blob_218.field1 := 123.U\n  blob_218.field2 := true.B\n  \n  io.out := blob_218\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(11.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_310 = Wire(Vec(6, UInt(11.W)))\n  \n  for (i <- 0 until 6) {\n    vec_310(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_310\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_843'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_9385 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_843'\n  val v_843 = Wire(UInt(5.W))\n  \n  \n  v_843 := 0.U.asTypeOf(v_843)\n  \n\n  io.out := v_843\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9387 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9387 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9387)\n  })\n  \n  val blob_552 = Wire(new MyBundle_9387)\n  blob_552.field1 := 123.U\n  blob_552.field2 := true.B\n  \n  io.out := blob_552\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9386 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9386 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9386)\n  })\n  \n  val blob_407 = Wire(new MyBundle_9386)\n  blob_407.field1 := 123.U\n  blob_407.field2 := true.B\n  \n  io.out := blob_407\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_647 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_647(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_647\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_9389 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9390 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9390)\n  })\n  \n  val blob_603 = Wire(new MyBundle_9390)\n  blob_603.field1 := 123.U\n  blob_603.field2 := true.B\n  \n  io.out := blob_603\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_9391 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9392 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9392 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9392)\n  })\n  \n  val blob_698 = Wire(new MyBundle_9392)\n  blob_698.field1 := 123.U\n  blob_698.field2 := true.B\n  \n  io.out := blob_698\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_9393 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9394 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9395 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_106 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_106(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_106\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9397 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_771 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_771(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_771\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_9398 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9399 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_9400 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_237'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_9401 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_237'\n  val v_237 = Reg(SInt(3.W))\n  \n  \n  v_237 := 0.U.asTypeOf(v_237)\n  \n\n  io.out := v_237\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9403 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9402 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9402 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9402)\n  })\n  \n  val blob_220 = Wire(new MyBundle_9402)\n  blob_220.field1 := 123.U\n  blob_220.field2 := true.B\n  \n  io.out := blob_220\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9404 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_9405 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_9406 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9407 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9407)\n  })\n  \n  val blob_934 = Wire(new MyBundle_9407)\n  blob_934.field1 := 123.U\n  blob_934.field2 := true.B\n  \n  io.out := blob_934\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9409 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9409 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9409)\n  })\n  \n  val blob_993 = Wire(new MyBundle_9409)\n  blob_993.field1 := 123.U\n  blob_993.field2 := true.B\n  \n  io.out := blob_993\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_9410 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9412 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9412 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9412)\n  })\n  \n  val blob_987 = Wire(new MyBundle_9412)\n  blob_987.field1 := 123.U\n  blob_987.field2 := true.B\n  \n  io.out := blob_987\n}"}
{"instruction": "Implement a module performing addition on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_9413 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_9414 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(16.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_715 = Wire(Vec(5, UInt(16.W)))\n  \n  for (i <- 0 until 5) {\n    vec_715(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_715\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9416 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9416 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9416)\n  })\n  \n  val blob_332 = Wire(new MyBundle_9416)\n  blob_332.field1 := 123.U\n  blob_332.field2 := true.B\n  \n  io.out := blob_332\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_403 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_403(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_403\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9418 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9418 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9418)\n  })\n  \n  val blob_244 = Wire(new MyBundle_9418)\n  blob_244.field1 := 123.U\n  blob_244.field2 := true.B\n  \n  io.out := blob_244\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9419 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_935 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_935(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_935\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9420 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9421 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9422 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9422 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9422)\n  })\n  \n  val blob_151 = Wire(new MyBundle_9422)\n  blob_151.field1 := 123.U\n  blob_151.field2 := true.B\n  \n  io.out := blob_151\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_9424 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_9423 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_9426 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9425 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(9.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_711 = Wire(Vec(3, UInt(9.W)))\n  \n  for (i <- 0 until 3) {\n    vec_711(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_711\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9427 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9428 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9428)\n  })\n  \n  val blob_622 = Wire(new MyBundle_9428)\n  blob_622.field1 := 123.U\n  blob_622.field2 := true.B\n  \n  io.out := blob_622\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_9429 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9430 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9431 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9431 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9431)\n  })\n  \n  val blob_266 = Wire(new MyBundle_9431)\n  blob_266.field1 := 123.U\n  blob_266.field2 := true.B\n  \n  io.out := blob_266\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_100'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_100'\n  val v_100 = Wire(UInt(5.W))\n  \n  \n  v_100 := 0.U.asTypeOf(v_100)\n  \n\n  io.out := v_100\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_9434 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9436 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_9435 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_197 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_197(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_197\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_862 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_862(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_862\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_165 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_165(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_165\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9440 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9441 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9441 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9441)\n  })\n  \n  val blob_340 = Wire(new MyBundle_9441)\n  blob_340.field1 := 123.U\n  blob_340.field2 := true.B\n  \n  io.out := blob_340\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9442 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(7.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_248 = Wire(Vec(8, UInt(7.W)))\n  \n  for (i <- 0 until 8) {\n    vec_248(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_248\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_9443 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9444 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_957'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_9445 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_957'\n  val v_957 = Reg(UInt(16.W))\n  \n  \n  v_957 := 0.U.asTypeOf(v_957)\n  \n\n  io.out := v_957\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9446 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9447 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_9448 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_819'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_9449 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_819'\n  val v_819 = Reg(UInt(18.W))\n  \n  \n  v_819 := 0.U.asTypeOf(v_819)\n  \n\n  io.out := v_819\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_9450 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_943 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_943(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_943\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_9451 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9453 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9453)\n  })\n  \n  val blob_496 = Wire(new MyBundle_9453)\n  blob_496.field1 := 123.U\n  blob_496.field2 := true.B\n  \n  io.out := blob_496\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_9454 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_9455 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9457 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9457 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9457)\n  })\n  \n  val blob_657 = Wire(new MyBundle_9457)\n  blob_657.field1 := 123.U\n  blob_657.field2 := true.B\n  \n  io.out := blob_657\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_628 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_628(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_628\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9458 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_9459 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 3-bit UInt Wire named 'v_218'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_9460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(3.W))\n  })\n  // Task: Define a UInt Wire named 'v_218'\n  val v_218 = Wire(UInt(3.W))\n  \n  \n  v_218 := 0.U.asTypeOf(v_218)\n  \n\n  io.out := v_218\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9461 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9461 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9461)\n  })\n  \n  val blob_535 = Wire(new MyBundle_9461)\n  blob_535.field1 := 123.U\n  blob_535.field2 := true.B\n  \n  io.out := blob_535\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_9462 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9463 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9464 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9464 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9464)\n  })\n  \n  val blob_312 = Wire(new MyBundle_9464)\n  blob_312.field1 := 123.U\n  blob_312.field2 := true.B\n  \n  io.out := blob_312\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_880'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_9465 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_880'\n  val v_880 = Wire(UInt(14.W))\n  \n  \n  v_880 := 0.U.asTypeOf(v_880)\n  \n\n  io.out := v_880\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_9466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_882 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_882(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_882\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9467 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9468 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_9469 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9470 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_9471 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_9472 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_9475 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_279 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_279(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_279\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9474 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_9474 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9474)\n  })\n  \n  val blob_834 = Wire(new MyBundle_9474)\n  blob_834.field1 := 123.U\n  blob_834.field2 := true.B\n  \n  io.out := blob_834\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_9473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_863 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_863(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_863\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_9476 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9477 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9478 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(12.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_846 = Wire(Vec(2, UInt(12.W)))\n  \n  for (i <- 0 until 2) {\n    vec_846(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_846\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_9479 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(12.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_319 = Wire(Vec(3, UInt(12.W)))\n  \n  for (i <- 0 until 3) {\n    vec_319(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_319\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9480 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9480 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9480)\n  })\n  \n  val blob_673 = Wire(new MyBundle_9480)\n  blob_673.field1 := 123.U\n  blob_673.field2 := true.B\n  \n  io.out := blob_673\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9481 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9481)\n  })\n  \n  val blob_683 = Wire(new MyBundle_9481)\n  blob_683.field1 := 123.U\n  blob_683.field2 := true.B\n  \n  io.out := blob_683\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9482 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(8.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_275 = Wire(Vec(3, UInt(8.W)))\n  \n  for (i <- 0 until 3) {\n    vec_275(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_275\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9483 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(11.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_381 = Wire(Vec(2, UInt(11.W)))\n  \n  for (i <- 0 until 2) {\n    vec_381(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_381\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9484 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9484 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9484)\n  })\n  \n  val blob_932 = Wire(new MyBundle_9484)\n  blob_932.field1 := 123.U\n  blob_932.field2 := true.B\n  \n  io.out := blob_932\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9485 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_9486 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_9487 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_9488 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9490 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_886 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_886(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_886\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9491 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(31.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_587 = Wire(Vec(2, UInt(31.W)))\n  \n  for (i <- 0 until 2) {\n    vec_587(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_587\n}"}
{"instruction": "Implement a module performing subtraction on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_9492 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_9493 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9494 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_547 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_547(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_547\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9495 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9495 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9495)\n  })\n  \n  val blob_972 = Wire(new MyBundle_9495)\n  blob_972.field1 := 123.U\n  blob_972.field2 := true.B\n  \n  io.out := blob_972\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_9496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_494 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_494(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_494\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9497 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9498 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9498 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9498)\n  })\n  \n  val blob_397 = Wire(new MyBundle_9498)\n  blob_397.field1 := 123.U\n  blob_397.field2 := true.B\n  \n  io.out := blob_397\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_556'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_9500 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_556'\n  val v_556 = Reg(UInt(14.W))\n  \n  \n  v_556 := 0.U.asTypeOf(v_556)\n  \n\n  io.out := v_556\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_507'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_9501 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_507'\n  val v_507 = Reg(SInt(14.W))\n  \n  \n  v_507 := 0.U.asTypeOf(v_507)\n  \n\n  io.out := v_507\n}"}
{"instruction": "Implement a module performing addition on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_9503 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9502 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_618 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_618(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_618\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_9504 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9505 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_307'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_9506 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_307'\n  val v_307 = Reg(SInt(8.W))\n  \n  \n  v_307 := 0.U.asTypeOf(v_307)\n  \n\n  io.out := v_307\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9509 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9509 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9509)\n  })\n  \n  val blob_293 = Wire(new MyBundle_9509)\n  blob_293.field1 := 123.U\n  blob_293.field2 := true.B\n  \n  io.out := blob_293\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_9510 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9512 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_9511 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_939'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_9515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_939'\n  val v_939 = Wire(SInt(8.W))\n  \n  \n  v_939 := 0.U.asTypeOf(v_939)\n  \n\n  io.out := v_939\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_930 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_930(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_930\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9517 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9517 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9517)\n  })\n  \n  val blob_547 = Wire(new MyBundle_9517)\n  blob_547.field1 := 123.U\n  blob_547.field2 := true.B\n  \n  io.out := blob_547\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9518 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(18.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_908 = Wire(Vec(6, UInt(18.W)))\n  \n  for (i <- 0 until 6) {\n    vec_908(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_908\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9519 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(19.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_642 = Wire(Vec(5, UInt(19.W)))\n  \n  for (i <- 0 until 5) {\n    vec_642(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_642\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_549 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_549(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_549\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_9521 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(19.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_104 = Wire(Vec(8, UInt(19.W)))\n  \n  for (i <- 0 until 8) {\n    vec_104(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_104\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9522 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9524 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9524)\n  })\n  \n  val blob_255 = Wire(new MyBundle_9524)\n  blob_255.field1 := 123.U\n  blob_255.field2 := true.B\n  \n  io.out := blob_255\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9523 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9523 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9523)\n  })\n  \n  val blob_252 = Wire(new MyBundle_9523)\n  blob_252.field1 := 123.U\n  blob_252.field2 := true.B\n  \n  io.out := blob_252\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9525 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_994'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_9526 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_994'\n  val v_994 = Reg(SInt(8.W))\n  \n  \n  v_994 := 0.U.asTypeOf(v_994)\n  \n\n  io.out := v_994\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9527 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_882 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_882(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_882\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9528 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9528 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9528)\n  })\n  \n  val blob_488 = Wire(new MyBundle_9528)\n  blob_488.field1 := 123.U\n  blob_488.field2 := true.B\n  \n  io.out := blob_488\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_9529 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMask_9530 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9531 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9532 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 5-bit UInt Reg named 'v_254'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_9533 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Reg named 'v_254'\n  val v_254 = Reg(UInt(5.W))\n  \n  \n  v_254 := 0.U.asTypeOf(v_254)\n  \n\n  io.out := v_254\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9534 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9534 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9534)\n  })\n  \n  val blob_963 = Wire(new MyBundle_9534)\n  blob_963.field1 := 123.U\n  blob_963.field2 := true.B\n  \n  io.out := blob_963\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9535 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9536 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(22.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_681 = Wire(Vec(2, UInt(22.W)))\n  \n  for (i <- 0 until 2) {\n    vec_681(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_681\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9538 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9537 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9537 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9537)\n  })\n  \n  val blob_489 = Wire(new MyBundle_9537)\n  blob_489.field1 := 123.U\n  blob_489.field2 := true.B\n  \n  io.out := blob_489\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9539 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_908 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_908(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_908\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_9540 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_9543 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_9544 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9545 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9545)\n  })\n  \n  val blob_633 = Wire(new MyBundle_9545)\n  blob_633.field1 := 123.U\n  blob_633.field2 := true.B\n  \n  io.out := blob_633\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_9546 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_341'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_9549 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_341'\n  val v_341 = Reg(UInt(27.W))\n  \n  \n  v_341 := 0.U.asTypeOf(v_341)\n  \n\n  io.out := v_341\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_9550 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(29.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_690 = Wire(Vec(5, UInt(29.W)))\n  \n  for (i <- 0 until 5) {\n    vec_690(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_690\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9553 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9554 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9554 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9554)\n  })\n  \n  val blob_714 = Wire(new MyBundle_9554)\n  blob_714.field1 := 123.U\n  blob_714.field2 := true.B\n  \n  io.out := blob_714\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9556 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9557 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(32.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_653 = Wire(Vec(3, UInt(32.W)))\n  \n  for (i <- 0 until 3) {\n    vec_653(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_653\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_9558 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_9559 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9560 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_903 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_903(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_903\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_9561 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_319 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_319(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_319\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_9562 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_9563 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 16-bit SInt Wire named 'v_561'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_9564 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Wire named 'v_561'\n  val v_561 = Wire(SInt(16.W))\n  \n  \n  v_561 := 0.U.asTypeOf(v_561)\n  \n\n  io.out := v_561\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9566 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9566 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9566)\n  })\n  \n  val blob_144 = Wire(new MyBundle_9566)\n  blob_144.field1 := 123.U\n  blob_144.field2 := true.B\n  \n  io.out := blob_144\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9568 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_9568 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9568)\n  })\n  \n  val blob_200 = Wire(new MyBundle_9568)\n  blob_200.field1 := 123.U\n  blob_200.field2 := true.B\n  \n  io.out := blob_200\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9569 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventPipeline_9570 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_9571 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_830 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_830(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_830\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_9572 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9573 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9573)\n  })\n  \n  val blob_777 = Wire(new MyBundle_9573)\n  blob_777.field1 := 123.U\n  blob_777.field2 := true.B\n  \n  io.out := blob_777\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9575 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9575 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9575)\n  })\n  \n  val blob_707 = Wire(new MyBundle_9575)\n  blob_707.field1 := 123.U\n  blob_707.field2 := true.B\n  \n  io.out := blob_707\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9576 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9576 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9576)\n  })\n  \n  val blob_735 = Wire(new MyBundle_9576)\n  blob_735.field1 := 123.U\n  blob_735.field2 := true.B\n  \n  io.out := blob_735\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_9578 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9577 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9577)\n  })\n  \n  val blob_135 = Wire(new MyBundle_9577)\n  blob_135.field1 := 123.U\n  blob_135.field2 := true.B\n  \n  io.out := blob_135\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_9579 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9580 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9580)\n  })\n  \n  val blob_234 = Wire(new MyBundle_9580)\n  blob_234.field1 := 123.U\n  blob_234.field2 := true.B\n  \n  io.out := blob_234\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9581 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_420 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_420(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_420\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9582 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9583 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_9584 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_725 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_725(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_725\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9587 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9586 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9588 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_9589 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_828'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_9591 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_828'\n  val v_828 = Reg(SInt(16.W))\n  \n  \n  v_828 := 0.U.asTypeOf(v_828)\n  \n\n  io.out := v_828\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9592 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_9592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9592)\n  })\n  \n  val blob_396 = Wire(new MyBundle_9592)\n  blob_396.field1 := 123.U\n  blob_396.field2 := true.B\n  \n  io.out := blob_396\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9594 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_632 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_632(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_632\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9596 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9595 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9595 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9595)\n  })\n  \n  val blob_496 = Wire(new MyBundle_9595)\n  blob_496.field1 := 123.U\n  blob_496.field2 := true.B\n  \n  io.out := blob_496\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9597 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9597 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9597)\n  })\n  \n  val blob_576 = Wire(new MyBundle_9597)\n  blob_576.field1 := 123.U\n  blob_576.field2 := true.B\n  \n  io.out := blob_576\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9598 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9598 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9598)\n  })\n  \n  val blob_154 = Wire(new MyBundle_9598)\n  blob_154.field1 := 123.U\n  blob_154.field2 := true.B\n  \n  io.out := blob_154\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_967'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_9599 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_967'\n  val v_967 = Reg(SInt(8.W))\n  \n  \n  v_967 := 0.U.asTypeOf(v_967)\n  \n\n  io.out := v_967\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9600 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_9601 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9604 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9603 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9602 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(28.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_335 = Wire(Vec(5, UInt(28.W)))\n  \n  for (i <- 0 until 5) {\n    vec_335(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_335\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_9606 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9605 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9607 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9607)\n  })\n  \n  val blob_795 = Wire(new MyBundle_9607)\n  blob_795.field1 := 123.U\n  blob_795.field2 := true.B\n  \n  io.out := blob_795\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_426'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_9609 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_426'\n  val v_426 = Reg(SInt(30.W))\n  \n  \n  v_426 := 0.U.asTypeOf(v_426)\n  \n\n  io.out := v_426\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_9611 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAdder_9610 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_9612 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_9614 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_563 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_563(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_563\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_9615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_520'\n  val v_520 = Wire(SInt(13.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9616 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9617 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9617 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9617)\n  })\n  \n  val blob_500 = Wire(new MyBundle_9617)\n  blob_500.field1 := 123.U\n  blob_500.field2 := true.B\n  \n  io.out := blob_500\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9618 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9619 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_662 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_662(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_662\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9620 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9621 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_728 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_728(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_728\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_9622 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9623 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9623 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9623)\n  })\n  \n  val blob_681 = Wire(new MyBundle_9623)\n  blob_681.field1 := 123.U\n  blob_681.field2 := true.B\n  \n  io.out := blob_681\n}"}
{"instruction": "Define a 9-bit SInt Wire named 'v_464'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_9624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Wire named 'v_464'\n  val v_464 = Wire(SInt(9.W))\n  \n  \n  v_464 := 0.U.asTypeOf(v_464)\n  \n\n  io.out := v_464\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9625 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_631 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_631(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_631\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_790'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_9627 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_790'\n  val v_790 = Reg(SInt(15.W))\n  \n  \n  v_790 := 0.U.asTypeOf(v_790)\n  \n\n  io.out := v_790\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9626 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9626 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9626)\n  })\n  \n  val blob_119 = Wire(new MyBundle_9626)\n  blob_119.field1 := 123.U\n  blob_119.field2 := true.B\n  \n  io.out := blob_119\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9630 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9630 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9630)\n  })\n  \n  val blob_953 = Wire(new MyBundle_9630)\n  blob_953.field1 := 123.U\n  blob_953.field2 := true.B\n  \n  io.out := blob_953\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9629 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_543 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_543(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_543\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_9631 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9632 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(10.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_359 = Wire(Vec(5, UInt(10.W)))\n  \n  for (i <- 0 until 5) {\n    vec_359(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_359\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_9633 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9634 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_291'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_9636 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_291'\n  val v_291 = Wire(UInt(13.W))\n  \n  \n  v_291 := 0.U.asTypeOf(v_291)\n  \n\n  io.out := v_291\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9635 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(7.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_286 = Wire(Vec(6, UInt(7.W)))\n  \n  for (i <- 0 until 6) {\n    vec_286(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_286\n}"}
{"instruction": "Define a 17-bit UInt Wire named 'v_918'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_9637 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Wire named 'v_918'\n  val v_918 = Wire(UInt(17.W))\n  \n  \n  v_918 := 0.U.asTypeOf(v_918)\n  \n\n  io.out := v_918\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwisePlus_9638 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9639 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_424 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_424(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_424\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_9640 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9641 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9641 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9641)\n  })\n  \n  val blob_910 = Wire(new MyBundle_9641)\n  blob_910.field1 := 123.U\n  blob_910.field2 := true.B\n  \n  io.out := blob_910\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9642 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_9642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9642)\n  })\n  \n  val blob_555 = Wire(new MyBundle_9642)\n  blob_555.field1 := 123.U\n  blob_555.field2 := true.B\n  \n  io.out := blob_555\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(15.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_894 = Wire(Vec(2, UInt(15.W)))\n  \n  for (i <- 0 until 2) {\n    vec_894(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_894\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9644 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_695 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_695(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_695\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_9645 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_9646 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_737'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_9647 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_737'\n  val v_737 = Wire(UInt(11.W))\n  \n  \n  v_737 := 0.U.asTypeOf(v_737)\n  \n\n  io.out := v_737\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9648 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(10.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_476 = Wire(Vec(3, UInt(10.W)))\n  \n  for (i <- 0 until 3) {\n    vec_476(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_476\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_145 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_145(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_145\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_786'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_9650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_786'\n  val v_786 = Wire(UInt(23.W))\n  \n  \n  v_786 := 0.U.asTypeOf(v_786)\n  \n\n  io.out := v_786\n}"}
{"instruction": "Define a 25-bit UInt Wire named 'v_399'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Wire named 'v_399'\n  val v_399 = Wire(UInt(25.W))\n  \n  \n  v_399 := 0.U.asTypeOf(v_399)\n  \n\n  io.out := v_399\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_9651 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_787 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_787(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_787\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9654 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_805 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_805(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_805\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_975 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_975(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_975\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9656 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_690 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_690(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_690\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9658 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(15.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_865 = Wire(Vec(6, UInt(15.W)))\n  \n  for (i <- 0 until 6) {\n    vec_865(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_865\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9660 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_9659 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9661 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9661)\n  })\n  \n  val blob_261 = Wire(new MyBundle_9661)\n  blob_261.field1 := 123.U\n  blob_261.field2 := true.B\n  \n  io.out := blob_261\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9663 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9663 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9663)\n  })\n  \n  val blob_995 = Wire(new MyBundle_9663)\n  blob_995.field1 := 123.U\n  blob_995.field2 := true.B\n  \n  io.out := blob_995\n}"}
{"instruction": "Implement a module performing subtraction on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSubtractor_9664 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_9665 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_9666 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9667 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9667 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9667)\n  })\n  \n  val blob_432 = Wire(new MyBundle_9667)\n  blob_432.field1 := 123.U\n  blob_432.field2 := true.B\n  \n  io.out := blob_432\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_9669 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(24.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_671 = Wire(Vec(7, UInt(24.W)))\n  \n  for (i <- 0 until 7) {\n    vec_671(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_671\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_9668 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9670 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 25-bit SInt Wire named 'v_605'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_9671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Wire named 'v_605'\n  val v_605 = Wire(SInt(25.W))\n  \n  \n  v_605 := 0.U.asTypeOf(v_605)\n  \n\n  io.out := v_605\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_380 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_380(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_380\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_9673 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9674 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9674 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9674)\n  })\n  \n  val blob_956 = Wire(new MyBundle_9674)\n  blob_956.field1 := 123.U\n  blob_956.field2 := true.B\n  \n  io.out := blob_956\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9675 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_701'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_9676 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_701'\n  val v_701 = Reg(UInt(4.W))\n  \n  \n  v_701 := 0.U.asTypeOf(v_701)\n  \n\n  io.out := v_701\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_461 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_461(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_461\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9678 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_9679 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_811'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_9680 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_811'\n  val v_811 = Wire(SInt(23.W))\n  \n  \n  v_811 := 0.U.asTypeOf(v_811)\n  \n\n  io.out := v_811\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9681 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9682 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_232 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_232(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_232\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_9683 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9685 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_916 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_916(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_916\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_9684 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_9686 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_477'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_477'\n  val v_477 = Wire(UInt(23.W))\n  \n  \n  v_477 := 0.U.asTypeOf(v_477)\n  \n\n  io.out := v_477\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(4.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_937 = Wire(Vec(7, UInt(4.W)))\n  \n  for (i <- 0 until 7) {\n    vec_937(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_937\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9689 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(8.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_754 = Wire(Vec(5, UInt(8.W)))\n  \n  for (i <- 0 until 5) {\n    vec_754(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_754\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9690 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_663 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_663(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_663\n}"}
{"instruction": "Implement a module performing addition on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSum_9693 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9692 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(2.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_358 = Wire(Vec(6, UInt(2.W)))\n  \n  for (i <- 0 until 6) {\n    vec_358(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_358\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9694 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9694)\n  })\n  \n  val blob_457 = Wire(new MyBundle_9694)\n  blob_457.field1 := 123.U\n  blob_457.field2 := true.B\n  \n  io.out := blob_457\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9695 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9695)\n  })\n  \n  val blob_499 = Wire(new MyBundle_9695)\n  blob_499.field1 := 123.U\n  blob_499.field2 := true.B\n  \n  io.out := blob_499\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9696 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9696)\n  })\n  \n  val blob_724 = Wire(new MyBundle_9696)\n  blob_724.field1 := 123.U\n  blob_724.field2 := true.B\n  \n  io.out := blob_724\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9697 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(22.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_478 = Wire(Vec(3, UInt(22.W)))\n  \n  for (i <- 0 until 3) {\n    vec_478(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_478\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_431'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_9699 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_431'\n  val v_431 = Reg(UInt(25.W))\n  \n  \n  v_431 := 0.U.asTypeOf(v_431)\n  \n\n  io.out := v_431\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_9700 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_9701 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_498 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_498(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_498\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9702 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_9702 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9702)\n  })\n  \n  val blob_587 = Wire(new MyBundle_9702)\n  blob_587.field1 := 123.U\n  blob_587.field2 := true.B\n  \n  io.out := blob_587\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_9703 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9704 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(25.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_724 = Wire(Vec(4, UInt(25.W)))\n  \n  for (i <- 0 until 4) {\n    vec_724(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_724\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_9706 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9707 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_256'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_9710 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_256'\n  val v_256 = Reg(SInt(3.W))\n  \n  \n  v_256 := 0.U.asTypeOf(v_256)\n  \n\n  io.out := v_256\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9709 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9709 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9709)\n  })\n  \n  val blob_360 = Wire(new MyBundle_9709)\n  blob_360.field1 := 123.U\n  blob_360.field2 := true.B\n  \n  io.out := blob_360\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9708 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_9708 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9708)\n  })\n  \n  val blob_346 = Wire(new MyBundle_9708)\n  blob_346.field1 := 123.U\n  blob_346.field2 := true.B\n  \n  io.out := blob_346\n}"}
{"instruction": "Implement a module performing bitwise AND on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_9711 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9712 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9712 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9712)\n  })\n  \n  val blob_901 = Wire(new MyBundle_9712)\n  blob_901.field1 := 123.U\n  blob_901.field2 := true.B\n  \n  io.out := blob_901\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9713 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9714 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_9715 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9716 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9716)\n  })\n  \n  val blob_783 = Wire(new MyBundle_9716)\n  blob_783.field1 := 123.U\n  blob_783.field2 := true.B\n  \n  io.out := blob_783\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_9718 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9719 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9720 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9721 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_797 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_797(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_797\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_9723 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9724 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9724)\n  })\n  \n  val blob_874 = Wire(new MyBundle_9724)\n  blob_874.field1 := 123.U\n  blob_874.field2 := true.B\n  \n  io.out := blob_874\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9725 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9725 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9725)\n  })\n  \n  val blob_138 = Wire(new MyBundle_9725)\n  blob_138.field1 := 123.U\n  blob_138.field2 := true.B\n  \n  io.out := blob_138\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9726 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9726 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9726)\n  })\n  \n  val blob_223 = Wire(new MyBundle_9726)\n  blob_223.field1 := 123.U\n  blob_223.field2 := true.B\n  \n  io.out := blob_223\n}"}
{"instruction": "Implement a module performing bitwise AND on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_9729 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_996 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_996(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_996\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_9730 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 31-bit UInt Reg named 'v_192'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_9731 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(31.W))\n  })\n  // Task: Define a UInt Reg named 'v_192'\n  val v_192 = Reg(UInt(31.W))\n  \n  \n  v_192 := 0.U.asTypeOf(v_192)\n  \n\n  io.out := v_192\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_9732 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9733 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9733 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9733)\n  })\n  \n  val blob_894 = Wire(new MyBundle_9733)\n  blob_894.field1 := 123.U\n  blob_894.field2 := true.B\n  \n  io.out := blob_894\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_217'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_9734 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_217'\n  val v_217 = Reg(UInt(16.W))\n  \n  \n  v_217 := 0.U.asTypeOf(v_217)\n  \n\n  io.out := v_217\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_934'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_9735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_934'\n  val v_934 = Reg(SInt(30.W))\n  \n  \n  v_934 := 0.U.asTypeOf(v_934)\n  \n\n  io.out := v_934\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_727'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_9736 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_727'\n  val v_727 = Wire(SInt(14.W))\n  \n  \n  v_727 := 0.U.asTypeOf(v_727)\n  \n\n  io.out := v_727\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_9738 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_9739 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9740 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_302 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_302(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_302\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9742 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9742 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9742)\n  })\n  \n  val blob_317 = Wire(new MyBundle_9742)\n  blob_317.field1 := 123.U\n  blob_317.field2 := true.B\n  \n  io.out := blob_317\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_395'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_9744 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_395'\n  val v_395 = Wire(SInt(28.W))\n  \n  \n  v_395 := 0.U.asTypeOf(v_395)\n  \n\n  io.out := v_395\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9743 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9743 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9743)\n  })\n  \n  val blob_436 = Wire(new MyBundle_9743)\n  blob_436.field1 := 123.U\n  blob_436.field2 := true.B\n  \n  io.out := blob_436\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9745 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9745 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9745)\n  })\n  \n  val blob_184 = Wire(new MyBundle_9745)\n  blob_184.field1 := 123.U\n  blob_184.field2 := true.B\n  \n  io.out := blob_184\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_350'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_9746 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_350'\n  val v_350 = Reg(UInt(16.W))\n  \n  \n  v_350 := 0.U.asTypeOf(v_350)\n  \n\n  io.out := v_350\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9748 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(23.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_664 = Wire(Vec(8, UInt(23.W)))\n  \n  for (i <- 0 until 8) {\n    vec_664(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_664\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9749 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(4.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_832 = Wire(Vec(3, UInt(4.W)))\n  \n  for (i <- 0 until 3) {\n    vec_832(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_832\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9751 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9751 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9751)\n  })\n  \n  val blob_949 = Wire(new MyBundle_9751)\n  blob_949.field1 := 123.U\n  blob_949.field2 := true.B\n  \n  io.out := blob_949\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9750 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9750)\n  })\n  \n  val blob_628 = Wire(new MyBundle_9750)\n  blob_628.field1 := 123.U\n  blob_628.field2 := true.B\n  \n  io.out := blob_628\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_216'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_9752 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_216'\n  val v_216 = Reg(SInt(12.W))\n  \n  \n  v_216 := 0.U.asTypeOf(v_216)\n  \n\n  io.out := v_216\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncWatchdog_9753 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9754 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_625 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_625(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_625\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(11.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_403 = Wire(Vec(5, UInt(11.W)))\n  \n  for (i <- 0 until 5) {\n    vec_403(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_403\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_9756 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9757 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9757 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9757)\n  })\n  \n  val blob_217 = Wire(new MyBundle_9757)\n  blob_217.field1 := 123.U\n  blob_217.field2 := true.B\n  \n  io.out := blob_217\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_9759 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_9758 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9760 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9760 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9760)\n  })\n  \n  val blob_997 = Wire(new MyBundle_9760)\n  blob_997.field1 := 123.U\n  blob_997.field2 := true.B\n  \n  io.out := blob_997\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9761 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9761 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9761)\n  })\n  \n  val blob_649 = Wire(new MyBundle_9761)\n  blob_649.field1 := 123.U\n  blob_649.field2 := true.B\n  \n  io.out := blob_649\n}"}
{"instruction": "Define a 2-bit UInt Reg named 'v_450'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_9762 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(2.W))\n  })\n  // Task: Define a UInt Reg named 'v_450'\n  val v_450 = Reg(UInt(2.W))\n  \n  \n  v_450 := 0.U.asTypeOf(v_450)\n  \n\n  io.out := v_450\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_9764 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9765 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9765)\n  })\n  \n  val blob_982 = Wire(new MyBundle_9765)\n  blob_982.field1 := 123.U\n  blob_982.field2 := true.B\n  \n  io.out := blob_982\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_9767 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9768 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMinus_9766 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 32-bit SInt Reg named 'v_980'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_9769 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(32.W))\n  })\n  // Task: Define a SInt Reg named 'v_980'\n  val v_980 = Reg(SInt(32.W))\n  \n  \n  v_980 := 0.U.asTypeOf(v_980)\n  \n\n  io.out := v_980\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9770 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9773 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_164 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_164(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_164\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9774 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(20.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_603 = Wire(Vec(2, UInt(20.W)))\n  \n  for (i <- 0 until 2) {\n    vec_603(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_603\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9776 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9776)\n  })\n  \n  val blob_483 = Wire(new MyBundle_9776)\n  blob_483.field1 := 123.U\n  blob_483.field2 := true.B\n  \n  io.out := blob_483\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9778 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_9778 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9778)\n  })\n  \n  val blob_382 = Wire(new MyBundle_9778)\n  blob_382.field1 := 123.U\n  blob_382.field2 := true.B\n  \n  io.out := blob_382\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9780 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_283 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_283(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_283\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_9781 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_9783 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_9785 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_935'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_9786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_935'\n  val v_935 = Reg(UInt(23.W))\n  \n  \n  v_935 := 0.U.asTypeOf(v_935)\n  \n\n  io.out := v_935\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_689 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_689(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_689\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9787 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9788 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_499 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_499(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_499\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_9790 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_9791 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_654 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_654(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_654\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9793 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9793 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9793)\n  })\n  \n  val blob_908 = Wire(new MyBundle_9793)\n  blob_908.field1 := 123.U\n  blob_908.field2 := true.B\n  \n  io.out := blob_908\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_9792 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_9794 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(25.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_999 = Wire(Vec(5, UInt(25.W)))\n  \n  for (i <- 0 until 5) {\n    vec_999(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_999\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9795 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9796 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9796 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9796)\n  })\n  \n  val blob_191 = Wire(new MyBundle_9796)\n  blob_191.field1 := 123.U\n  blob_191.field2 := true.B\n  \n  io.out := blob_191\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9797 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9798 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9799 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9799)\n  })\n  \n  val blob_232 = Wire(new MyBundle_9799)\n  blob_232.field1 := 123.U\n  blob_232.field2 := true.B\n  \n  io.out := blob_232\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9801 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9802 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_110 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_110(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_110\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_989'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_9805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_989'\n  val v_989 = Wire(UInt(7.W))\n  \n  \n  v_989 := 0.U.asTypeOf(v_989)\n  \n\n  io.out := v_989\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9807 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9807 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9807)\n  })\n  \n  val blob_229 = Wire(new MyBundle_9807)\n  blob_229.field1 := 123.U\n  blob_229.field2 := true.B\n  \n  io.out := blob_229\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9806 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_593 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_593(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_593\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9808 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9808 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9808)\n  })\n  \n  val blob_376 = Wire(new MyBundle_9808)\n  blob_376.field1 := 123.U\n  blob_376.field2 := true.B\n  \n  io.out := blob_376\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9809 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9809 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9809)\n  })\n  \n  val blob_519 = Wire(new MyBundle_9809)\n  blob_519.field1 := 123.U\n  blob_519.field2 := true.B\n  \n  io.out := blob_519\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_823'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_9810 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_823'\n  val v_823 = Reg(SInt(15.W))\n  \n  \n  v_823 := 0.U.asTypeOf(v_823)\n  \n\n  io.out := v_823\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_9812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_121 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_121(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_121\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_9813 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 27-bit UInt Reg named 'v_527'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_9816 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Reg named 'v_527'\n  val v_527 = Reg(UInt(27.W))\n  \n  \n  v_527 := 0.U.asTypeOf(v_527)\n  \n\n  io.out := v_527\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_9814 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_9815 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(31.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_502 = Wire(Vec(4, UInt(31.W)))\n  \n  for (i <- 0 until 4) {\n    vec_502(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_502\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9818 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9818)\n  })\n  \n  val blob_535 = Wire(new MyBundle_9818)\n  blob_535.field1 := 123.U\n  blob_535.field2 := true.B\n  \n  io.out := blob_535\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9820 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_663 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_663(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_663\n}"}
{"instruction": "Implement a module performing addition on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_9821 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_9822 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(13.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_692 = Wire(Vec(5, UInt(13.W)))\n  \n  for (i <- 0 until 5) {\n    vec_692(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_692\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9825 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_9825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9825)\n  })\n  \n  val blob_752 = Wire(new MyBundle_9825)\n  blob_752.field1 := 123.U\n  blob_752.field2 := true.B\n  \n  io.out := blob_752\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_565'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_9824 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_565'\n  val v_565 = Reg(UInt(25.W))\n  \n  \n  v_565 := 0.U.asTypeOf(v_565)\n  \n\n  io.out := v_565\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9826 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_839 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_839(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_839\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_9827 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 11-bit UInt Wire named 'v_104'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_9828 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Wire named 'v_104'\n  val v_104 = Wire(UInt(11.W))\n  \n  \n  v_104 := 0.U.asTypeOf(v_104)\n  \n\n  io.out := v_104\n}"}
{"instruction": "Define a 30-bit UInt Reg named 'v_461'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_9829 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Reg named 'v_461'\n  val v_461 = Reg(UInt(30.W))\n  \n  \n  v_461 := 0.U.asTypeOf(v_461)\n  \n\n  io.out := v_461\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_9830 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(17.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_278 = Wire(Vec(2, UInt(17.W)))\n  \n  for (i <- 0 until 2) {\n    vec_278(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_278\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_9831 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_417'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_9833 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_417'\n  val v_417 = Wire(SInt(14.W))\n  \n  \n  v_417 := 0.U.asTypeOf(v_417)\n  \n\n  io.out := v_417\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_9835 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_300 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_300(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_300\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9836 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_9836 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9836)\n  })\n  \n  val blob_402 = Wire(new MyBundle_9836)\n  blob_402.field1 := 123.U\n  blob_402.field2 := true.B\n  \n  io.out := blob_402\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9837 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9838 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_294 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_294(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_294\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_9839 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9840 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9841 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_825 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_825(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_825\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9842 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_652'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_9843 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_652'\n  val v_652 = Reg(UInt(9.W))\n  \n  \n  v_652 := 0.U.asTypeOf(v_652)\n  \n\n  io.out := v_652\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9844 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_9844 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9844)\n  })\n  \n  val blob_709 = Wire(new MyBundle_9844)\n  blob_709.field1 := 123.U\n  blob_709.field2 := true.B\n  \n  io.out := blob_709\n}"}
{"instruction": "Implement a module performing addition on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_9845 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_9846 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9847 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_627'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_9848 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_627'\n  val v_627 = Reg(UInt(24.W))\n  \n  \n  v_627 := 0.U.asTypeOf(v_627)\n  \n\n  io.out := v_627\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_9849 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(7.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_882 = Wire(Vec(5, UInt(7.W)))\n  \n  for (i <- 0 until 5) {\n    vec_882(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_882\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_9850 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_286 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_286(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_286\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_9851 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_988 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_988(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_988\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9852 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_351 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_351(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_351\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9853 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMerge_9854 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9856 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9856 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9856)\n  })\n  \n  val blob_294 = Wire(new MyBundle_9856)\n  blob_294.field1 := 123.U\n  blob_294.field2 := true.B\n  \n  io.out := blob_294\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9857 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9857 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9857)\n  })\n  \n  val blob_663 = Wire(new MyBundle_9857)\n  blob_663.field1 := 123.U\n  blob_663.field2 := true.B\n  \n  io.out := blob_663\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_9858 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_571'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_9859 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_571'\n  val v_571 = Reg(SInt(19.W))\n  \n  \n  v_571 := 0.U.asTypeOf(v_571)\n  \n\n  io.out := v_571\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_9860 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9861 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_9861 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9861)\n  })\n  \n  val blob_847 = Wire(new MyBundle_9861)\n  blob_847.field1 := 123.U\n  blob_847.field2 := true.B\n  \n  io.out := blob_847\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_9862 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_345 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_345(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_345\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9863 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(16.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_371 = Wire(Vec(6, UInt(16.W)))\n  \n  for (i <- 0 until 6) {\n    vec_371(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_371\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_754'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_9864 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_754'\n  val v_754 = Wire(UInt(5.W))\n  \n  \n  v_754 := 0.U.asTypeOf(v_754)\n  \n\n  io.out := v_754\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_9865 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_9866 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9867 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9867 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9867)\n  })\n  \n  val blob_749 = Wire(new MyBundle_9867)\n  blob_749.field1 := 123.U\n  blob_749.field2 := true.B\n  \n  io.out := blob_749\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9868 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9868 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9868)\n  })\n  \n  val blob_133 = Wire(new MyBundle_9868)\n  blob_133.field1 := 123.U\n  blob_133.field2 := true.B\n  \n  io.out := blob_133\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_9869 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9870 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_517 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_517(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_517\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_9872 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9871 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9871 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9871)\n  })\n  \n  val blob_571 = Wire(new MyBundle_9871)\n  blob_571.field1 := 123.U\n  blob_571.field2 := true.B\n  \n  io.out := blob_571\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_9873 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9875 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_9876 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9877 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(9.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_665 = Wire(Vec(6, UInt(9.W)))\n  \n  for (i <- 0 until 6) {\n    vec_665(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_665\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9879 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9879 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9879)\n  })\n  \n  val blob_804 = Wire(new MyBundle_9879)\n  blob_804.field1 := 123.U\n  blob_804.field2 := true.B\n  \n  io.out := blob_804\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_9878 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_9880 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_115 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_115(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_115\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_469'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_9882 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_469'\n  val v_469 = Wire(UInt(8.W))\n  \n  \n  v_469 := 0.U.asTypeOf(v_469)\n  \n\n  io.out := v_469\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9881 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_9883 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_9884 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9885 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9885 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9885)\n  })\n  \n  val blob_858 = Wire(new MyBundle_9885)\n  blob_858.field1 := 123.U\n  blob_858.field2 := true.B\n  \n  io.out := blob_858\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_9886 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_170 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_170(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_170\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_9887 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 30-bit UInt Wire named 'v_288'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_9889 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(30.W))\n  })\n  // Task: Define a UInt Wire named 'v_288'\n  val v_288 = Wire(UInt(30.W))\n  \n  \n  v_288 := 0.U.asTypeOf(v_288)\n  \n\n  io.out := v_288\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_9888 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9890 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_9890 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9890)\n  })\n  \n  val blob_949 = Wire(new MyBundle_9890)\n  blob_949.field1 := 123.U\n  blob_949.field2 := true.B\n  \n  io.out := blob_949\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_9892 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(21.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_454 = Wire(Vec(2, UInt(21.W)))\n  \n  for (i <- 0 until 2) {\n    vec_454(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_454\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9893 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_311 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_311(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_311\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_9894 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9895 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_9897 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9899 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 7-bit UInt Reg named 'v_699'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_9896 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Reg named 'v_699'\n  val v_699 = Reg(UInt(7.W))\n  \n  \n  v_699 := 0.U.asTypeOf(v_699)\n  \n\n  io.out := v_699\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9898 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(24.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_589 = Wire(Vec(4, UInt(24.W)))\n  \n  for (i <- 0 until 4) {\n    vec_589(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_589\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9900 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9900 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9900)\n  })\n  \n  val blob_996 = Wire(new MyBundle_9900)\n  blob_996.field1 := 123.U\n  blob_996.field2 := true.B\n  \n  io.out := blob_996\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_9901 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9903 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9903 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9903)\n  })\n  \n  val blob_570 = Wire(new MyBundle_9903)\n  blob_570.field1 := 123.U\n  blob_570.field2 := true.B\n  \n  io.out := blob_570\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_9904 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_9902 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(29.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_190 = Wire(Vec(2, UInt(29.W)))\n  \n  for (i <- 0 until 2) {\n    vec_190(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_190\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9905 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_9905 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9905)\n  })\n  \n  val blob_418 = Wire(new MyBundle_9905)\n  blob_418.field1 := 123.U\n  blob_418.field2 := true.B\n  \n  io.out := blob_418\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_9906 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(28.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_245 = Wire(Vec(8, UInt(28.W)))\n  \n  for (i <- 0 until 8) {\n    vec_245(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_245\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_9907 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_972 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_972(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_972\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9908 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9908 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9908)\n  })\n  \n  val blob_822 = Wire(new MyBundle_9908)\n  blob_822.field1 := 123.U\n  blob_822.field2 := true.B\n  \n  io.out := blob_822\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_9909 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_888 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_888(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_888\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9910 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9910 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9910)\n  })\n  \n  val blob_997 = Wire(new MyBundle_9910)\n  blob_997.field1 := 123.U\n  blob_997.field2 := true.B\n  \n  io.out := blob_997\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9912 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_9912 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9912)\n  })\n  \n  val blob_315 = Wire(new MyBundle_9912)\n  blob_315.field1 := 123.U\n  blob_315.field2 := true.B\n  \n  io.out := blob_315\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9911 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_877 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_877(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_877\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_9914 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9913 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_9915 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_497 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_497(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_497\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_9916 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9917 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_9917 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9917)\n  })\n  \n  val blob_994 = Wire(new MyBundle_9917)\n  blob_994.field1 := 123.U\n  blob_994.field2 := true.B\n  \n  io.out := blob_994\n}"}
{"instruction": "Implement a module performing subtraction on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_9918 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9921 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_932 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_932(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_932\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_488'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_9922 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_488'\n  val v_488 = Reg(SInt(30.W))\n  \n  \n  v_488 := 0.U.asTypeOf(v_488)\n  \n\n  io.out := v_488\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9923 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(3.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_796 = Wire(Vec(6, UInt(3.W)))\n  \n  for (i <- 0 until 6) {\n    vec_796(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_796\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9920 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9924 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_9924 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9924)\n  })\n  \n  val blob_526 = Wire(new MyBundle_9924)\n  blob_526.field1 := 123.U\n  blob_526.field2 := true.B\n  \n  io.out := blob_526\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_9926 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_619 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_619(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_619\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_9927 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9931 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_9931 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9931)\n  })\n  \n  val blob_579 = Wire(new MyBundle_9931)\n  blob_579.field1 := 123.U\n  blob_579.field2 := true.B\n  \n  io.out := blob_579\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_276'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_9928 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_276'\n  val v_276 = Reg(SInt(8.W))\n  \n  \n  v_276 := 0.U.asTypeOf(v_276)\n  \n\n  io.out := v_276\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_9930 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9929 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(20.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_818 = Wire(Vec(4, UInt(20.W)))\n  \n  for (i <- 0 until 4) {\n    vec_818(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_818\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_276'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_9932 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_276'\n  val v_276 = Reg(UInt(9.W))\n  \n  \n  v_276 := 0.U.asTypeOf(v_276)\n  \n\n  io.out := v_276\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9933 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_9934 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseDiff_9935 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9936 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_9936 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9936)\n  })\n  \n  val blob_258 = Wire(new MyBundle_9936)\n  blob_258.field1 := 123.U\n  blob_258.field2 := true.B\n  \n  io.out := blob_258\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9939 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseWatchdog_9938 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncBuffer_9937 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_9940 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_362'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_9941 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_362'\n  val v_362 = Wire(UInt(13.W))\n  \n  \n  v_362 := 0.U.asTypeOf(v_362)\n  \n\n  io.out := v_362\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_9942 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9943 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_9943 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9943)\n  })\n  \n  val blob_775 = Wire(new MyBundle_9943)\n  blob_775.field1 := 123.U\n  blob_775.field2 := true.B\n  \n  io.out := blob_775\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_9944 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_9945 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9947 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_9947 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9947)\n  })\n  \n  val blob_984 = Wire(new MyBundle_9947)\n  blob_984.field1 := 123.U\n  blob_984.field2 := true.B\n  \n  io.out := blob_984\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9946 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit SInt Reg named 'v_341'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_9948 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Reg named 'v_341'\n  val v_341 = Reg(SInt(12.W))\n  \n  \n  v_341 := 0.U.asTypeOf(v_341)\n  \n\n  io.out := v_341\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9949 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(10.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_898 = Wire(Vec(4, UInt(10.W)))\n  \n  for (i <- 0 until 4) {\n    vec_898(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_898\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_9950 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventDelayLine_9951 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_9952 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_9954 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_9953 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(6.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_837 = Wire(Vec(8, UInt(6.W)))\n  \n  for (i <- 0 until 8) {\n    vec_837(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_837\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_9955 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9956 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_9957 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(25.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_577 = Wire(Vec(2, UInt(25.W)))\n  \n  for (i <- 0 until 2) {\n    vec_577(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_577\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_9958 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_250 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_250(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_250\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_9959 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_576 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_576(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_576\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9962 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_9962 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9962)\n  })\n  \n  val blob_808 = Wire(new MyBundle_9962)\n  blob_808.field1 := 123.U\n  blob_808.field2 := true.B\n  \n  io.out := blob_808\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_9960 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(13.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_704 = Wire(Vec(6, UInt(13.W)))\n  \n  for (i <- 0 until 6) {\n    vec_704(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_704\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9961 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_9961 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9961)\n  })\n  \n  val blob_782 = Wire(new MyBundle_9961)\n  blob_782.field1 := 123.U\n  blob_782.field2 := true.B\n  \n  io.out := blob_782\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9963 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(32.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_502 = Wire(Vec(7, UInt(32.W)))\n  \n  for (i <- 0 until 7) {\n    vec_502(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_502\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_9964 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9965 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_9965 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9965)\n  })\n  \n  val blob_646 = Wire(new MyBundle_9965)\n  blob_646.field1 := 123.U\n  blob_646.field2 := true.B\n  \n  io.out := blob_646\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_9966 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_9967 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9970 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_9970 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9970)\n  })\n  \n  val blob_300 = Wire(new MyBundle_9970)\n  blob_300.field1 := 123.U\n  blob_300.field2 := true.B\n  \n  io.out := blob_300\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9968 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_9968 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9968)\n  })\n  \n  val blob_465 = Wire(new MyBundle_9968)\n  blob_465.field1 := 123.U\n  blob_465.field2 := true.B\n  \n  io.out := blob_465\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_9969 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_810 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_810(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_810\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_9971 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 4-bit UInt Reg named 'v_742'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_9972 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Reg named 'v_742'\n  val v_742 = Reg(UInt(4.W))\n  \n  \n  v_742 := 0.U.asTypeOf(v_742)\n  \n\n  io.out := v_742\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_9973 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_675 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_675(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_675\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9974 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9974 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9974)\n  })\n  \n  val blob_984 = Wire(new MyBundle_9974)\n  blob_984.field1 := 123.U\n  blob_984.field2 := true.B\n  \n  io.out := blob_984\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_492'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_9975 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_492'\n  val v_492 = Reg(UInt(23.W))\n  \n  \n  v_492 := 0.U.asTypeOf(v_492)\n  \n\n  io.out := v_492\n}"}
{"instruction": "Define a 20-bit UInt Wire named 'v_769'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_9976 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Wire named 'v_769'\n  val v_769 = Wire(UInt(20.W))\n  \n  \n  v_769 := 0.U.asTypeOf(v_769)\n  \n\n  io.out := v_769\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_9977 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_9978 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9979 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_670 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_670(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_670\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_9980 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9981 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_9981 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9981)\n  })\n  \n  val blob_802 = Wire(new MyBundle_9981)\n  blob_802.field1 := 123.U\n  blob_802.field2 := true.B\n  \n  io.out := blob_802\n}"}
{"instruction": "Define a 3-bit SInt Wire named 'v_494'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_9982 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Wire named 'v_494'\n  val v_494 = Wire(SInt(3.W))\n  \n  \n  v_494 := 0.U.asTypeOf(v_494)\n  \n\n  io.out := v_494\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_9983 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_9985 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9987 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_9987 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9987)\n  })\n  \n  val blob_839 = Wire(new MyBundle_9987)\n  blob_839.field1 := 123.U\n  blob_839.field2 := true.B\n  \n  io.out := blob_839\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_193'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_9986 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_193'\n  val v_193 = Reg(UInt(8.W))\n  \n  \n  v_193 := 0.U.asTypeOf(v_193)\n  \n\n  io.out := v_193\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_9988 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 14-bit SInt Wire named 'v_265'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_9989 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Wire named 'v_265'\n  val v_265 = Wire(SInt(14.W))\n  \n  \n  v_265 := 0.U.asTypeOf(v_265)\n  \n\n  io.out := v_265\n}"}
{"instruction": "Implement a module performing bitwise OR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_9990 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_9991 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(28.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_888 = Wire(Vec(3, UInt(28.W)))\n  \n  for (i <- 0 until 3) {\n    vec_888(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_888\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_9992 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 26-bit SInt Wire named 'v_304'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_9993 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Wire named 'v_304'\n  val v_304 = Wire(SInt(26.W))\n  \n  \n  v_304 := 0.U.asTypeOf(v_304)\n  \n\n  io.out := v_304\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_9994 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_9994 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_9994)\n  })\n  \n  val blob_758 = Wire(new MyBundle_9994)\n  blob_758.field1 := 123.U\n  blob_758.field2 := true.B\n  \n  io.out := blob_758\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_9996 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 17-bit UInt Reg named 'v_113'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntReg_9997 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(17.W))\n  })\n  // Task: Define a UInt Reg named 'v_113'\n  val v_113 = Reg(UInt(17.W))\n  \n  \n  v_113 := 0.U.asTypeOf(v_113)\n  \n\n  io.out := v_113\n}"}
{"instruction": "Implement a module performing bitwise AND on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_9999 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_10000 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_120 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_120(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_120\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10001 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10001 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10001)\n  })\n  \n  val blob_727 = Wire(new MyBundle_10001)\n  blob_727.field1 := 123.U\n  blob_727.field2 := true.B\n  \n  io.out := blob_727\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_10002 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_474 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_474(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_474\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_10004 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 16-bit UInt Reg named 'v_468'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_10003 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Reg named 'v_468'\n  val v_468 = Reg(UInt(16.W))\n  \n  \n  v_468 := 0.U.asTypeOf(v_468)\n  \n\n  io.out := v_468\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10005 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10005 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10005)\n  })\n  \n  val blob_649 = Wire(new MyBundle_10005)\n  blob_649.field1 := 123.U\n  blob_649.field2 := true.B\n  \n  io.out := blob_649\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10006 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_389 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_389(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_389\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_10007 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise AND on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAndGate_10008 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 27-bit UInt Wire named 'v_625'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_10009 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(27.W))\n  })\n  // Task: Define a UInt Wire named 'v_625'\n  val v_625 = Wire(UInt(27.W))\n  \n  \n  v_625 := 0.U.asTypeOf(v_625)\n  \n\n  io.out := v_625\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_328'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_10010 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_328'\n  val v_328 = Wire(UInt(7.W))\n  \n  \n  v_328 := 0.U.asTypeOf(v_328)\n  \n\n  io.out := v_328\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10011 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_522 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_522(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_522\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_290'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10012 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_290'\n  val v_290 = Wire(UInt(21.W))\n  \n  \n  v_290 := 0.U.asTypeOf(v_290)\n  \n\n  io.out := v_290\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_10013 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_420 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_420(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_420\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10014 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10014 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10014)\n  })\n  \n  val blob_419 = Wire(new MyBundle_10014)\n  blob_419.field1 := 123.U\n  blob_419.field2 := true.B\n  \n  io.out := blob_419\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10015 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10015 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10015)\n  })\n  \n  val blob_688 = Wire(new MyBundle_10015)\n  blob_688.field1 := 123.U\n  blob_688.field2 := true.B\n  \n  io.out := blob_688\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10017 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10016 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10016 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10016)\n  })\n  \n  val blob_903 = Wire(new MyBundle_10016)\n  blob_903.field1 := 123.U\n  blob_903.field2 := true.B\n  \n  io.out := blob_903\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10018 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleDiff_10020 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10019 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_10021 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_311 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_311(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_311\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_10022 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(16.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_466 = Wire(Vec(7, UInt(16.W)))\n  \n  for (i <- 0 until 7) {\n    vec_466(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_466\n}"}
{"instruction": "Define a 9-bit UInt Wire named 'v_193'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_10023 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Wire named 'v_193'\n  val v_193 = Wire(UInt(9.W))\n  \n  \n  v_193 := 0.U.asTypeOf(v_193)\n  \n\n  io.out := v_193\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_10025 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_186 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_186(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_186\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10024 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_10024 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10024)\n  })\n  \n  val blob_955 = Wire(new MyBundle_10024)\n  blob_955.field1 := 123.U\n  blob_955.field2 := true.B\n  \n  io.out := blob_955\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_10028 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10026 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_10030 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_272 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_272(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_272\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_10031 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_294 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_294(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_294\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_10032 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10034 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_10034 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10034)\n  })\n  \n  val blob_685 = Wire(new MyBundle_10034)\n  blob_685.field1 := 123.U\n  blob_685.field2 := true.B\n  \n  io.out := blob_685\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10033 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10035 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_665 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_665(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_665\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_850'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10037 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_850'\n  val v_850 = Reg(UInt(19.W))\n  \n  \n  v_850 := 0.U.asTypeOf(v_850)\n  \n\n  io.out := v_850\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_262'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_10036 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_262'\n  val v_262 = Reg(SInt(5.W))\n  \n  \n  v_262 := 0.U.asTypeOf(v_262)\n  \n\n  io.out := v_262\n}"}
{"instruction": "Implement a module performing bitwise OR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_10038 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10039 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10039 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10039)\n  })\n  \n  val blob_598 = Wire(new MyBundle_10039)\n  blob_598.field1 := 123.U\n  blob_598.field2 := true.B\n  \n  io.out := blob_598\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10040 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_10041 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10042 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_457 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_457(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_457\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_10044 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10045 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10045 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10045)\n  })\n  \n  val blob_991 = Wire(new MyBundle_10045)\n  blob_991.field1 := 123.U\n  blob_991.field2 := true.B\n  \n  io.out := blob_991\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_10043 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10046 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_536 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_536(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_536\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10047 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(4.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_278 = Wire(Vec(4, UInt(4.W)))\n  \n  for (i <- 0 until 4) {\n    vec_278(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_278\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10048 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10049 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10049 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10049)\n  })\n  \n  val blob_894 = Wire(new MyBundle_10049)\n  blob_894.field1 := 123.U\n  blob_894.field2 := true.B\n  \n  io.out := blob_894\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10052 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10051 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_10051 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10051)\n  })\n  \n  val blob_926 = Wire(new MyBundle_10051)\n  blob_926.field1 := 123.U\n  blob_926.field2 := true.B\n  \n  io.out := blob_926\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_10053 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(11.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_108 = Wire(Vec(8, UInt(11.W)))\n  \n  for (i <- 0 until 8) {\n    vec_108(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_108\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10055 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass TestBundle_10055 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10055)\n  })\n  \n  val blob_747 = Wire(new MyBundle_10055)\n  blob_747.field1 := 123.U\n  blob_747.field2 := true.B\n  \n  io.out := blob_747\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_353'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_10056 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_353'\n  val v_353 = Wire(UInt(26.W))\n  \n  \n  v_353 := 0.U.asTypeOf(v_353)\n  \n\n  io.out := v_353\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_10057 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10058 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(15.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_898 = Wire(Vec(4, UInt(15.W)))\n  \n  for (i <- 0 until 4) {\n    vec_898(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_898\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleBuffer_10060 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10061 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_979 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_979(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_979\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_773'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_10062 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_773'\n  val v_773 = Reg(SInt(31.W))\n  \n  \n  v_773 := 0.U.asTypeOf(v_773)\n  \n\n  io.out := v_773\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10059 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10063 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_630 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_630(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_630\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_10064 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise AND on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_10065 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10066 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(14.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_224 = Wire(Vec(7, UInt(14.W)))\n  \n  for (i <- 0 until 7) {\n    vec_224(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_224\n}"}
{"instruction": "Define a 2-bit SInt Reg named 'v_430'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_10069 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Reg named 'v_430'\n  val v_430 = Reg(SInt(2.W))\n  \n  \n  v_430 := 0.U.asTypeOf(v_430)\n  \n\n  io.out := v_430\n}"}
{"instruction": "Define a 8-bit SInt Wire named 'v_781'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10070 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Wire named 'v_781'\n  val v_781 = Wire(SInt(8.W))\n  \n  \n  v_781 := 0.U.asTypeOf(v_781)\n  \n\n  io.out := v_781\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10067 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_165 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_165(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_165\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10071 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathAndGate_10072 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_10074 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_10073 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_973'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_10075 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_973'\n  val v_973 = Wire(UInt(12.W))\n  \n  \n  v_973 := 0.U.asTypeOf(v_973)\n  \n\n  io.out := v_973\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_10077 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(19.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_639 = Wire(Vec(4, UInt(19.W)))\n  \n  for (i <- 0 until 4) {\n    vec_639(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_639\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10076 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_10078 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise AND on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMask_10080 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10079 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_10079 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10079)\n  })\n  \n  val blob_417 = Wire(new MyBundle_10079)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Define a 10-bit UInt Wire named 'v_149'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_10081 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(10.W))\n  })\n  // Task: Define a UInt Wire named 'v_149'\n  val v_149 = Wire(UInt(10.W))\n  \n  \n  v_149 := 0.U.asTypeOf(v_149)\n  \n\n  io.out := v_149\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10083 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(2.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_154 = Wire(Vec(5, UInt(2.W)))\n  \n  for (i <- 0 until 5) {\n    vec_154(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_154\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_10082 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10084 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10085 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10086 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_10086 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10086)\n  })\n  \n  val blob_781 = Wire(new MyBundle_10086)\n  blob_781.field1 := 123.U\n  blob_781.field2 := true.B\n  \n  io.out := blob_781\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10087 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_10087 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10087)\n  })\n  \n  val blob_662 = Wire(new MyBundle_10087)\n  blob_662.field1 := 123.U\n  blob_662.field2 := true.B\n  \n  io.out := blob_662\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_10088 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(8.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_239 = Wire(Vec(8, UInt(8.W)))\n  \n  for (i <- 0 until 8) {\n    vec_239(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_239\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10089 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10089 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10089)\n  })\n  \n  val blob_479 = Wire(new MyBundle_10089)\n  blob_479.field1 := 123.U\n  blob_479.field2 := true.B\n  \n  io.out := blob_479\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10090 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10090 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10090)\n  })\n  \n  val blob_172 = Wire(new MyBundle_10090)\n  blob_172.field1 := 123.U\n  blob_172.field2 := true.B\n  \n  io.out := blob_172\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10091 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10091 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10091)\n  })\n  \n  val blob_775 = Wire(new MyBundle_10091)\n  blob_775.field1 := 123.U\n  blob_775.field2 := true.B\n  \n  io.out := blob_775\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10092 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10092 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10092)\n  })\n  \n  val blob_609 = Wire(new MyBundle_10092)\n  blob_609.field1 := 123.U\n  blob_609.field2 := true.B\n  \n  io.out := blob_609\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10094 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_623 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_623(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_623\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_10093 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10095 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(31.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_554 = Wire(Vec(6, UInt(31.W)))\n  \n  for (i <- 0 until 6) {\n    vec_554(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_554\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10097 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_10098 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(13.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_298 = Wire(Vec(3, UInt(13.W)))\n  \n  for (i <- 0 until 3) {\n    vec_298(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10101 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_106'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10100 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_106'\n  val v_106 = Reg(SInt(9.W))\n  \n  \n  v_106 := 0.U.asTypeOf(v_106)\n  \n\n  io.out := v_106\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 9-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10102 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10103 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10103 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10103)\n  })\n  \n  val blob_964 = Wire(new MyBundle_10103)\n  blob_964.field1 := 123.U\n  blob_964.field2 := true.B\n  \n  io.out := blob_964\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10104 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10104 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10104)\n  })\n  \n  val blob_368 = Wire(new MyBundle_10104)\n  blob_368.field1 := 123.U\n  blob_368.field2 := true.B\n  \n  io.out := blob_368\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10105 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_10107 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10108 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10108 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10108)\n  })\n  \n  val blob_544 = Wire(new MyBundle_10108)\n  blob_544.field1 := 123.U\n  blob_544.field2 := true.B\n  \n  io.out := blob_544\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_10109 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10110 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_10110 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10110)\n  })\n  \n  val blob_388 = Wire(new MyBundle_10110)\n  blob_388.field1 := 123.U\n  blob_388.field2 := true.B\n  \n  io.out := blob_388\n}"}
{"instruction": "Define a 32-bit UInt Wire named 'v_843'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10111 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(32.W))\n  })\n  // Task: Define a UInt Wire named 'v_843'\n  val v_843 = Wire(UInt(32.W))\n  \n  \n  v_843 := 0.U.asTypeOf(v_843)\n  \n\n  io.out := v_843\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_983'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_10112 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_983'\n  val v_983 = Wire(SInt(29.W))\n  \n  \n  v_983 := 0.U.asTypeOf(v_983)\n  \n\n  io.out := v_983\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10113 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10113 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10113)\n  })\n  \n  val blob_736 = Wire(new MyBundle_10113)\n  blob_736.field1 := 123.U\n  blob_736.field2 := true.B\n  \n  io.out := blob_736\n}"}
{"instruction": "Implement a module performing subtraction on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_10114 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10115 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10115 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10115)\n  })\n  \n  val blob_389 = Wire(new MyBundle_10115)\n  blob_389.field1 := 123.U\n  blob_389.field2 := true.B\n  \n  io.out := blob_389\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10116 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10116 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10116)\n  })\n  \n  val blob_933 = Wire(new MyBundle_10116)\n  blob_933.field1 := 123.U\n  blob_933.field2 := true.B\n  \n  io.out := blob_933\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10117 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10118 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(21.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_343 = Wire(Vec(8, UInt(21.W)))\n  \n  for (i <- 0 until 8) {\n    vec_343(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_343\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_10119 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 8-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathParity_10120 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_10121 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 22-bit UInt Reg named 'v_864'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_10122 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(22.W))\n  })\n  // Task: Define a UInt Reg named 'v_864'\n  val v_864 = Reg(UInt(22.W))\n  \n  \n  v_864 := 0.U.asTypeOf(v_864)\n  \n\n  io.out := v_864\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10123 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_10126 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10125 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10127 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10127 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10127)\n  })\n  \n  val blob_520 = Wire(new MyBundle_10127)\n  blob_520.field1 := 123.U\n  blob_520.field2 := true.B\n  \n  io.out := blob_520\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_10128 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10129 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_907 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_907(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_907\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10130 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10130 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10130)\n  })\n  \n  val blob_304 = Wire(new MyBundle_10130)\n  blob_304.field1 := 123.U\n  blob_304.field2 := true.B\n  \n  io.out := blob_304\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10131 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10131 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10131)\n  })\n  \n  val blob_430 = Wire(new MyBundle_10131)\n  blob_430.field1 := 123.U\n  blob_430.field2 := true.B\n  \n  io.out := blob_430\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10132 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10132 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10132)\n  })\n  \n  val blob_843 = Wire(new MyBundle_10132)\n  blob_843.field1 := 123.U\n  blob_843.field2 := true.B\n  \n  io.out := blob_843\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10133 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 8-bit SInt Reg named 'v_926'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntReg_10137 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(8.W))\n  })\n  // Task: Define a SInt Reg named 'v_926'\n  val v_926 = Reg(SInt(8.W))\n  \n  \n  v_926 := 0.U.asTypeOf(v_926)\n  \n\n  io.out := v_926\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10136 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_903 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_903(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_903\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleWatchdog_10138 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_659'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_10139 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_659'\n  val v_659 = Reg(UInt(14.W))\n  \n  \n  v_659 := 0.U.asTypeOf(v_659)\n  \n\n  io.out := v_659\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10140 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10140 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10140)\n  })\n  \n  val blob_907 = Wire(new MyBundle_10140)\n  blob_907.field1 := 123.U\n  blob_907.field2 := true.B\n  \n  io.out := blob_907\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10141 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10142 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_562 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_562(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_562\n}"}
{"instruction": "Define a 20-bit UInt Reg named 'v_560'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_10143 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(20.W))\n  })\n  // Task: Define a UInt Reg named 'v_560'\n  val v_560 = Reg(UInt(20.W))\n  \n  \n  v_560 := 0.U.asTypeOf(v_560)\n  \n\n  io.out := v_560\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10145 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(17.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_825 = Wire(Vec(6, UInt(17.W)))\n  \n  for (i <- 0 until 6) {\n    vec_825(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_825\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 23-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10144 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(23.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_298 = Wire(Vec(6, UInt(23.W)))\n  \n  for (i <- 0 until 6) {\n    vec_298(i) := 0.U.asTypeOf(UInt(23.W))\n  }\n\n  io.out := vec_298\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_10146 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(10.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_872 = Wire(Vec(7, UInt(10.W)))\n  \n  for (i <- 0 until 7) {\n    vec_872(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_872\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_225'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_10147 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_225'\n  val v_225 = Reg(UInt(24.W))\n  \n  \n  v_225 := 0.U.asTypeOf(v_225)\n  \n\n  io.out := v_225\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10148 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_595'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_10149 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_595'\n  val v_595 = Wire(UInt(4.W))\n  \n  \n  v_595 := 0.U.asTypeOf(v_595)\n  \n\n  io.out := v_595\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10150 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_470 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_470(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_470\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10151 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10153 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10154 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10154 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10154)\n  })\n  \n  val blob_579 = Wire(new MyBundle_10154)\n  blob_579.field1 := 123.U\n  blob_579.field2 := true.B\n  \n  io.out := blob_579\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicSum_10156 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 25-bit SInt Reg named 'v_482'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10155 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(25.W))\n  })\n  // Task: Define a SInt Reg named 'v_482'\n  val v_482 = Reg(SInt(25.W))\n  \n  \n  v_482 := 0.U.asTypeOf(v_482)\n  \n\n  io.out := v_482\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10157 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(17.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_657 = Wire(Vec(4, UInt(17.W)))\n  \n  for (i <- 0 until 4) {\n    vec_657(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_657\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10158 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 29-bit UInt Reg named 'v_144'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10160 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(29.W))\n  })\n  // Task: Define a UInt Reg named 'v_144'\n  val v_144 = Reg(UInt(29.W))\n  \n  \n  v_144 := 0.U.asTypeOf(v_144)\n  \n\n  io.out := v_144\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10161 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_465'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_10162 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_465'\n  val v_465 = Wire(SInt(23.W))\n  \n  \n  v_465 := 0.U.asTypeOf(v_465)\n  \n\n  io.out := v_465\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10164 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10164 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10164)\n  })\n  \n  val blob_634 = Wire(new MyBundle_10164)\n  blob_634.field1 := 123.U\n  blob_634.field2 := true.B\n  \n  io.out := blob_634\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncShiftReg_10165 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10166 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10166 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10166)\n  })\n  \n  val blob_573 = Wire(new MyBundle_10166)\n  blob_573.field1 := 123.U\n  blob_573.field2 := true.B\n  \n  io.out := blob_573\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10167 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_10168 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_779 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_779(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_779\n}"}
{"instruction": "Implement a module performing bitwise OR on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_10170 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10169 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10169 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10169)\n  })\n  \n  val blob_751 = Wire(new MyBundle_10169)\n  blob_751.field1 := 123.U\n  blob_751.field2 := true.B\n  \n  io.out := blob_751\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10171 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(22.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_891 = Wire(Vec(5, UInt(22.W)))\n  \n  for (i <- 0 until 5) {\n    vec_891(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_891\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10173 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_600'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_10175 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_600'\n  val v_600 = Reg(SInt(26.W))\n  \n  \n  v_600 := 0.U.asTypeOf(v_600)\n  \n\n  io.out := v_600\n}"}
{"instruction": "Define a 8-bit UInt Wire named 'v_334'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_10176 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Wire named 'v_334'\n  val v_334 = Wire(UInt(8.W))\n  \n  \n  v_334 := 0.U.asTypeOf(v_334)\n  \n\n  io.out := v_334\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_10178 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_364 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_364(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_364\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_10179 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_10177 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 7-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10180 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10181 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10183 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10183 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10183)\n  })\n  \n  val blob_418 = Wire(new MyBundle_10183)\n  blob_418.field1 := 123.U\n  blob_418.field2 := true.B\n  \n  io.out := blob_418\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10182 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_686'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_10184 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_686'\n  val v_686 = Reg(SInt(9.W))\n  \n  \n  v_686 := 0.U.asTypeOf(v_686)\n  \n\n  io.out := v_686\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10187 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10186 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10186 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10186)\n  })\n  \n  val blob_789 = Wire(new MyBundle_10186)\n  blob_789.field1 := 123.U\n  blob_789.field2 := true.B\n  \n  io.out := blob_789\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10185 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10185 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10185)\n  })\n  \n  val blob_249 = Wire(new MyBundle_10185)\n  blob_249.field1 := 123.U\n  blob_249.field2 := true.B\n  \n  io.out := blob_249\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_196'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10188 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_196'\n  val v_196 = Wire(SInt(23.W))\n  \n  \n  v_196 := 0.U.asTypeOf(v_196)\n  \n\n  io.out := v_196\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10189 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(30.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_686 = Wire(Vec(2, UInt(30.W)))\n  \n  for (i <- 0 until 2) {\n    vec_686(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_686\n}"}
{"instruction": "Define a 28-bit SInt Wire named 'v_965'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10190 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(28.W))\n  })\n  // Task: Define a SInt Wire named 'v_965'\n  val v_965 = Wire(SInt(28.W))\n  \n  \n  v_965 := 0.U.asTypeOf(v_965)\n  \n\n  io.out := v_965\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10191 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(12.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_808 = Wire(Vec(8, UInt(12.W)))\n  \n  for (i <- 0 until 8) {\n    vec_808(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_808\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10192 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_10192 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10192)\n  })\n  \n  val blob_382 = Wire(new MyBundle_10192)\n  blob_382.field1 := 123.U\n  blob_382.field2 := true.B\n  \n  io.out := blob_382\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_10193 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_839'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_10194 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_839'\n  val v_839 = Reg(UInt(26.W))\n  \n  \n  v_839 := 0.U.asTypeOf(v_839)\n  \n\n  io.out := v_839\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10196 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10196 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10196)\n  })\n  \n  val blob_877 = Wire(new MyBundle_10196)\n  blob_877.field1 := 123.U\n  blob_877.field2 := true.B\n  \n  io.out := blob_877\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_10195 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_10197 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10199 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10198 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10200 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10200 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10200)\n  })\n  \n  val blob_806 = Wire(new MyBundle_10200)\n  blob_806.field1 := 123.U\n  blob_806.field2 := true.B\n  \n  io.out := blob_806\n}"}
{"instruction": "Define a 9-bit SInt Reg named 'v_178'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_10201 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(9.W))\n  })\n  // Task: Define a SInt Reg named 'v_178'\n  val v_178 = Reg(SInt(9.W))\n  \n  \n  v_178 := 0.U.asTypeOf(v_178)\n  \n\n  io.out := v_178\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10202 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_969 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_969(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_969\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10204 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10204 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10204)\n  })\n  \n  val blob_582 = Wire(new MyBundle_10204)\n  blob_582.field1 := 123.U\n  blob_582.field2 := true.B\n  \n  io.out := blob_582\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_10203 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_10205 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(21.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_593 = Wire(Vec(4, UInt(21.W)))\n  \n  for (i <- 0 until 4) {\n    vec_593(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_593\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_10206 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10208 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10208 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10208)\n  })\n  \n  val blob_210 = Wire(new MyBundle_10208)\n  blob_210.field1 := 123.U\n  blob_210.field2 := true.B\n  \n  io.out := blob_210\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10209 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10209 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10209)\n  })\n  \n  val blob_212 = Wire(new MyBundle_10209)\n  blob_212.field1 := 123.U\n  blob_212.field2 := true.B\n  \n  io.out := blob_212\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastXorGate_10210 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10212 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10212 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10212)\n  })\n  \n  val blob_858 = Wire(new MyBundle_10212)\n  blob_858.field1 := 123.U\n  blob_858.field2 := true.B\n  \n  io.out := blob_858\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10211 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10211 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10211)\n  })\n  \n  val blob_968 = Wire(new MyBundle_10211)\n  blob_968.field1 := 123.U\n  blob_968.field2 := true.B\n  \n  io.out := blob_968\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10214 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_217 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_217(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_217\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10213 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_226 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_226(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_226\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10215 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncPipeline_10216 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_10217 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_10218 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10219 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_10219 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10219)\n  })\n  \n  val blob_745 = Wire(new MyBundle_10219)\n  blob_745.field1 := 123.U\n  blob_745.field2 := true.B\n  \n  io.out := blob_745\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10220 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10220 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10220)\n  })\n  \n  val blob_400 = Wire(new MyBundle_10220)\n  blob_400.field1 := 123.U\n  blob_400.field2 := true.B\n  \n  io.out := blob_400\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10222 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_10222 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10222)\n  })\n  \n  val blob_448 = Wire(new MyBundle_10222)\n  blob_448.field1 := 123.U\n  blob_448.field2 := true.B\n  \n  io.out := blob_448\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_10221 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 14-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10223 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_10224 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10225 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10226 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10226 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10226)\n  })\n  \n  val blob_910 = Wire(new MyBundle_10226)\n  blob_910.field1 := 123.U\n  blob_910.field2 := true.B\n  \n  io.out := blob_910\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10227 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_200 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_200(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_200\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10228 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_10229 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(13.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_595 = Wire(Vec(4, UInt(13.W)))\n  \n  for (i <- 0 until 4) {\n    vec_595(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_595\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_969'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10230 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_969'\n  val v_969 = Reg(SInt(6.W))\n  \n  \n  v_969 := 0.U.asTypeOf(v_969)\n  \n\n  io.out := v_969\n}"}
{"instruction": "Implement a module performing addition on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_10231 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10232 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_10232 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10232)\n  })\n  \n  val blob_819 = Wire(new MyBundle_10232)\n  blob_819.field1 := 123.U\n  blob_819.field2 := true.B\n  \n  io.out := blob_819\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10233 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10234 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_494'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10235 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_494'\n  val v_494 = Reg(SInt(31.W))\n  \n  \n  v_494 := 0.U.asTypeOf(v_494)\n  \n\n  io.out := v_494\n}"}
{"instruction": "Define a 21-bit SInt Wire named 'v_317'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_10238 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Wire named 'v_317'\n  val v_317 = Wire(SInt(21.W))\n  \n  \n  v_317 := 0.U.asTypeOf(v_317)\n  \n\n  io.out := v_317\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10237 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMinus_10236 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10239 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10239 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10239)\n  })\n  \n  val blob_604 = Wire(new MyBundle_10239)\n  blob_604.field1 := 123.U\n  blob_604.field2 := true.B\n  \n  io.out := blob_604\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_996'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_10240 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_996'\n  val v_996 = Wire(SInt(12.W))\n  \n  \n  v_996 := 0.U.asTypeOf(v_996)\n  \n\n  io.out := v_996\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10241 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_10241 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10241)\n  })\n  \n  val blob_628 = Wire(new MyBundle_10241)\n  blob_628.field1 := 123.U\n  blob_628.field2 := true.B\n  \n  io.out := blob_628\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_946'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_10242 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_946'\n  val v_946 = Wire(UInt(23.W))\n  \n  \n  v_946 := 0.U.asTypeOf(v_946)\n  \n\n  io.out := v_946\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10243 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(15.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_469 = Wire(Vec(4, UInt(15.W)))\n  \n  for (i <- 0 until 4) {\n    vec_469(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_469\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10246 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_258 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_258(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_258\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_10247 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_10245 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 23-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_10248 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10250 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10250 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10250)\n  })\n  \n  val blob_330 = Wire(new MyBundle_10250)\n  blob_330.field1 := 123.U\n  blob_330.field2 := true.B\n  \n  io.out := blob_330\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10249 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10249 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10249)\n  })\n  \n  val blob_133 = Wire(new MyBundle_10249)\n  blob_133.field1 := 123.U\n  blob_133.field2 := true.B\n  \n  io.out := blob_133\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10251 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_10252 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 25-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10254 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(25.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_404 = Wire(Vec(6, UInt(25.W)))\n  \n  for (i <- 0 until 6) {\n    vec_404(i) := 0.U.asTypeOf(UInt(25.W))\n  }\n\n  io.out := vec_404\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_433'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10256 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_433'\n  val v_433 = Reg(SInt(26.W))\n  \n  \n  v_433 := 0.U.asTypeOf(v_433)\n  \n\n  io.out := v_433\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10257 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10258 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10258 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10258)\n  })\n  \n  val blob_388 = Wire(new MyBundle_10258)\n  blob_388.field1 := 123.U\n  blob_388.field2 := true.B\n  \n  io.out := blob_388\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10259 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_962 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_962(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_962\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10260 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_10260 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10260)\n  })\n  \n  val blob_122 = Wire(new MyBundle_10260)\n  blob_122.field1 := 123.U\n  blob_122.field2 := true.B\n  \n  io.out := blob_122\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_10261 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(22.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_333 = Wire(Vec(7, UInt(22.W)))\n  \n  for (i <- 0 until 7) {\n    vec_333(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_333\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10262 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10262 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10262)\n  })\n  \n  val blob_459 = Wire(new MyBundle_10262)\n  blob_459.field1 := 123.U\n  blob_459.field2 := true.B\n  \n  io.out := blob_459\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_10263 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_610'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_10264 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_610'\n  val v_610 = Reg(SInt(30.W))\n  \n  \n  v_610 := 0.U.asTypeOf(v_610)\n  \n\n  io.out := v_610\n}"}
{"instruction": "Implement a module performing addition on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicPlus_10265 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_414'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_10266 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_414'\n  val v_414 = Wire(SInt(13.W))\n  \n  \n  v_414 := 0.U.asTypeOf(v_414)\n  \n\n  io.out := v_414\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_10268 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10267 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10267 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10267)\n  })\n  \n  val blob_190 = Wire(new MyBundle_10267)\n  blob_190.field1 := 123.U\n  blob_190.field2 := true.B\n  \n  io.out := blob_190\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_10271 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10270 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(2.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_995 = Wire(Vec(2, UInt(2.W)))\n  \n  for (i <- 0 until 2) {\n    vec_995(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_995\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10269 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10269 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10269)\n  })\n  \n  val blob_544 = Wire(new MyBundle_10269)\n  blob_544.field1 := 123.U\n  blob_544.field2 := true.B\n  \n  io.out := blob_544\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_505'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10272 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_505'\n  val v_505 = Reg(SInt(26.W))\n  \n  \n  v_505 := 0.U.asTypeOf(v_505)\n  \n\n  io.out := v_505\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10274 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(7.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_618 = Wire(Vec(7, UInt(7.W)))\n  \n  for (i <- 0 until 7) {\n    vec_618(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_618\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10275 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10273 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_912 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_912(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_912\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10276 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_455 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_455(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_455\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_669'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntWire_10278 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_669'\n  val v_669 = Wire(SInt(29.W))\n  \n  \n  v_669 := 0.U.asTypeOf(v_669)\n  \n\n  io.out := v_669\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_10277 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_10279 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10280 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10281 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10282 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10282 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10282)\n  })\n  \n  val blob_855 = Wire(new MyBundle_10282)\n  blob_855.field1 := 123.U\n  blob_855.field2 := true.B\n  \n  io.out := blob_855\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_152'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_10283 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_152'\n  val v_152 = Wire(UInt(24.W))\n  \n  \n  v_152 := 0.U.asTypeOf(v_152)\n  \n\n  io.out := v_152\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_673'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_10285 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_673'\n  val v_673 = Wire(UInt(4.W))\n  \n  \n  v_673 := 0.U.asTypeOf(v_673)\n  \n\n  io.out := v_673\n}"}
{"instruction": "Define a 21-bit SInt Reg named 'v_980'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_10286 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(21.W))\n  })\n  // Task: Define a SInt Reg named 'v_980'\n  val v_980 = Reg(SInt(21.W))\n  \n  \n  v_980 := 0.U.asTypeOf(v_980)\n  \n\n  io.out := v_980\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_10287 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_950'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntWire_10289 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_950'\n  val v_950 = Wire(UInt(12.W))\n  \n  \n  v_950 := 0.U.asTypeOf(v_950)\n  \n\n  io.out := v_950\n}"}
{"instruction": "Implement a module performing subtraction on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_10291 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_10292 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10293 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10294 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing subtraction on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_10295 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 12-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_10296 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(12.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_189 = Wire(Vec(7, UInt(12.W)))\n  \n  for (i <- 0 until 7) {\n    vec_189(i) := 0.U.asTypeOf(UInt(12.W))\n  }\n\n  io.out := vec_189\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_10297 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_10299 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10300 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10300 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10300)\n  })\n  \n  val blob_655 = Wire(new MyBundle_10300)\n  blob_655.field1 := 123.U\n  blob_655.field2 := true.B\n  \n  io.out := blob_655\n}"}
{"instruction": "Define a 12-bit SInt Wire named 'v_946'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10301 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(12.W))\n  })\n  // Task: Define a SInt Wire named 'v_946'\n  val v_946 = Wire(SInt(12.W))\n  \n  \n  v_946 := 0.U.asTypeOf(v_946)\n  \n\n  io.out := v_946\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10303 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10302 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10302 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10302)\n  })\n  \n  val blob_535 = Wire(new MyBundle_10302)\n  blob_535.field1 := 123.U\n  blob_535.field2 := true.B\n  \n  io.out := blob_535\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10304 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10305 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 26-bit SInt Reg named 'v_234'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntReg_10306 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(26.W))\n  })\n  // Task: Define a SInt Reg named 'v_234'\n  val v_234 = Reg(SInt(26.W))\n  \n  \n  v_234 := 0.U.asTypeOf(v_234)\n  \n\n  io.out := v_234\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10308 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_865 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_865(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_865\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10307 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10309 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(30.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_671 = Wire(Vec(3, UInt(30.W)))\n  \n  for (i <- 0 until 3) {\n    vec_671(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_671\n}"}
{"instruction": "Define a 22-bit SInt Wire named 'v_791'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalSIntWire_10310 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(22.W))\n  })\n  // Task: Define a SInt Wire named 'v_791'\n  val v_791 = Wire(SInt(22.W))\n  \n  \n  v_791 := 0.U.asTypeOf(v_791)\n  \n\n  io.out := v_791\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_10311 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_10312 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 15-bit SInt Wire named 'v_515'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_10313 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Wire named 'v_515'\n  val v_515 = Wire(SInt(15.W))\n  \n  \n  v_515 := 0.U.asTypeOf(v_515)\n  \n\n  io.out := v_515\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10314 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_504'.", "input": "", "output": "\nimport chisel3._\n\nclass MyWire_10315 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_504'\n  val v_504 = Wire(SInt(13.W))\n  \n  \n  v_504 := 0.U.asTypeOf(v_504)\n  \n\n  io.out := v_504\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_10317 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10318 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10320 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10320 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10320)\n  })\n  \n  val blob_513 = Wire(new MyBundle_10320)\n  blob_513.field1 := 123.U\n  blob_513.field2 := true.B\n  \n  io.out := blob_513\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10321 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathDiff_10322 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 13-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10324 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(13.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_365 = Wire(Vec(2, UInt(13.W)))\n  \n  for (i <- 0 until 2) {\n    vec_365(i) := 0.U.asTypeOf(UInt(13.W))\n  }\n\n  io.out := vec_365\n}"}
{"instruction": "Define a 14-bit UInt Reg named 'v_819'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_10325 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Reg named 'v_819'\n  val v_819 = Reg(UInt(14.W))\n  \n  \n  v_819 := 0.U.asTypeOf(v_819)\n  \n\n  io.out := v_819\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10326 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(26.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_317 = Wire(Vec(4, UInt(26.W)))\n  \n  for (i <- 0 until 4) {\n    vec_317(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_317\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseDelayLine_10327 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 16-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10328 extends Bundle {\n  val field1 = UInt(16.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10328 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10328)\n  })\n  \n  val blob_538 = Wire(new MyBundle_10328)\n  blob_538.field1 := 123.U\n  blob_538.field2 := true.B\n  \n  io.out := blob_538\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_10329 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10330 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 6-bit UInt Reg named 'v_210'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_10331 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(6.W))\n  })\n  // Task: Define a UInt Reg named 'v_210'\n  val v_210 = Reg(UInt(6.W))\n  \n  \n  v_210 := 0.U.asTypeOf(v_210)\n  \n\n  io.out := v_210\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_692'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_10332 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_692'\n  val v_692 = Wire(UInt(14.W))\n  \n  \n  v_692 := 0.U.asTypeOf(v_692)\n  \n\n  io.out := v_692\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_10333 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_731'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_10334 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_731'\n  val v_731 = Wire(SInt(30.W))\n  \n  \n  v_731 := 0.U.asTypeOf(v_731)\n  \n\n  io.out := v_731\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10335 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_10335 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10335)\n  })\n  \n  val blob_613 = Wire(new MyBundle_10335)\n  blob_613.field1 := 123.U\n  blob_613.field2 := true.B\n  \n  io.out := blob_613\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBus_10336 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(5.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_396 = Wire(Vec(8, UInt(5.W)))\n  \n  for (i <- 0 until 8) {\n    vec_396(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_396\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10337 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10337 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10337)\n  })\n  \n  val blob_377 = Wire(new MyBundle_10337)\n  blob_377.field1 := 123.U\n  blob_377.field2 := true.B\n  \n  io.out := blob_377\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10339 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMerge_10340 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 11-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10341 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_10342 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 7-bit SInt Reg named 'v_683'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_10343 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Reg named 'v_683'\n  val v_683 = Reg(SInt(7.W))\n  \n  \n  v_683 := 0.U.asTypeOf(v_683)\n  \n\n  io.out := v_683\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_10345 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_776 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_776(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_776\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10346 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit UInt Reg named 'v_691'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10347 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(19.W))\n  })\n  // Task: Define a UInt Reg named 'v_691'\n  val v_691 = Reg(UInt(19.W))\n  \n  \n  v_691 := 0.U.asTypeOf(v_691)\n  \n\n  io.out := v_691\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10349 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_10350 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_10351 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10352 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10352 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10352)\n  })\n  \n  val blob_970 = Wire(new MyBundle_10352)\n  blob_970.field1 := 123.U\n  blob_970.field2 := true.B\n  \n  io.out := blob_970\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10353 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(8.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_182 = Wire(Vec(6, UInt(8.W)))\n  \n  for (i <- 0 until 6) {\n    vec_182(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_182\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10354 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(15.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_592 = Wire(Vec(5, UInt(15.W)))\n  \n  for (i <- 0 until 5) {\n    vec_592(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_592\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_10355 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_10356 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_545'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntReg_10357 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_545'\n  val v_545 = Reg(SInt(6.W))\n  \n  \n  v_545 := 0.U.asTypeOf(v_545)\n  \n\n  io.out := v_545\n}"}
{"instruction": "Define a 25-bit UInt Reg named 'v_715'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_10358 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(25.W))\n  })\n  // Task: Define a UInt Reg named 'v_715'\n  val v_715 = Reg(UInt(25.W))\n  \n  \n  v_715 := 0.U.asTypeOf(v_715)\n  \n\n  io.out := v_715\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_10359 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_10360 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_721 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_721(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_721\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10361 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10362 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10364 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10364 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10364)\n  })\n  \n  val blob_713 = Wire(new MyBundle_10364)\n  blob_713.field1 := 123.U\n  blob_713.field2 := true.B\n  \n  io.out := blob_713\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10363 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10363 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10363)\n  })\n  \n  val blob_609 = Wire(new MyBundle_10363)\n  blob_609.field1 := 123.U\n  blob_609.field2 := true.B\n  \n  io.out := blob_609\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_10365 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(15.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_378 = Wire(Vec(3, UInt(15.W)))\n  \n  for (i <- 0 until 3) {\n    vec_378(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_378\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10366 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10367 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_10368 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10369 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_10370 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 31-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10371 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10372 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(28.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_569 = Wire(Vec(4, UInt(28.W)))\n  \n  for (i <- 0 until 4) {\n    vec_569(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_569\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10373 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10373 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10373)\n  })\n  \n  val blob_699 = Wire(new MyBundle_10373)\n  blob_699.field1 := 123.U\n  blob_699.field2 := true.B\n  \n  io.out := blob_699\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10375 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_10376 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 22-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10378 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(22.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_328 = Wire(Vec(8, UInt(22.W)))\n  \n  for (i <- 0 until 8) {\n    vec_328(i) := 0.U.asTypeOf(UInt(22.W))\n  }\n\n  io.out := vec_328\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10379 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_605 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_605(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_605\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_10380 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(7.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_164 = Wire(Vec(2, UInt(7.W)))\n  \n  for (i <- 0 until 2) {\n    vec_164(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_164\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10381 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10381 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10381)\n  })\n  \n  val blob_862 = Wire(new MyBundle_10381)\n  blob_862.field1 := 123.U\n  blob_862.field2 := true.B\n  \n  io.out := blob_862\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10382 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(27.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_438 = Wire(Vec(2, UInt(27.W)))\n  \n  for (i <- 0 until 2) {\n    vec_438(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_438\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10384 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(26.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_369 = Wire(Vec(5, UInt(26.W)))\n  \n  for (i <- 0 until 5) {\n    vec_369(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_369\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10386 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10386 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10386)\n  })\n  \n  val blob_790 = Wire(new MyBundle_10386)\n  blob_790.field1 := 123.U\n  blob_790.field2 := true.B\n  \n  io.out := blob_790\n}"}
{"instruction": "Implement a module performing subtraction on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_10387 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10388 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10388 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10388)\n  })\n  \n  val blob_818 = Wire(new MyBundle_10388)\n  blob_818.field1 := 123.U\n  blob_818.field2 := true.B\n  \n  io.out := blob_818\n}"}
{"instruction": "Define a 21-bit UInt Reg named 'v_937'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_10389 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Reg named 'v_937'\n  val v_937 = Reg(UInt(21.W))\n  \n  \n  v_937 := 0.U.asTypeOf(v_937)\n  \n\n  io.out := v_937\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10390 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(9.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_300 = Wire(Vec(7, UInt(9.W)))\n  \n  for (i <- 0 until 7) {\n    vec_300(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_300\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_391'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10391 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_391'\n  val v_391 = Wire(SInt(29.W))\n  \n  \n  v_391 := 0.U.asTypeOf(v_391)\n  \n\n  io.out := v_391\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10392 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusDecider_10393 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_10394 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 6-bit SInt Reg named 'v_203'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_10395 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(6.W))\n  })\n  // Task: Define a SInt Reg named 'v_203'\n  val v_203 = Reg(SInt(6.W))\n  \n  \n  v_203 := 0.U.asTypeOf(v_203)\n  \n\n  io.out := v_203\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathXorGate_10396 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_10397 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_10399 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10398 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10398 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10398)\n  })\n  \n  val blob_179 = Wire(new MyBundle_10398)\n  blob_179.field1 := 123.U\n  blob_179.field2 := true.B\n  \n  io.out := blob_179\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleCounter_10401 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_10400 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CyclePipeline_10402 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_10403 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(18.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_110 = Wire(Vec(5, UInt(18.W)))\n  \n  for (i <- 0 until 5) {\n    vec_110(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_110\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10404 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10404 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10404)\n  })\n  \n  val blob_208 = Wire(new MyBundle_10404)\n  blob_208.field1 := 123.U\n  blob_208.field2 := true.B\n  \n  io.out := blob_208\n}"}
{"instruction": "Define a Bundle with a 11-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10405 extends Bundle {\n  val field1 = UInt(11.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10405 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10405)\n  })\n  \n  val blob_177 = Wire(new MyBundle_10405)\n  blob_177.field1 := 123.U\n  blob_177.field2 := true.B\n  \n  io.out := blob_177\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10406 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(4.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_540 = Wire(Vec(2, UInt(4.W)))\n  \n  for (i <- 0 until 2) {\n    vec_540(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_540\n}"}
{"instruction": "Define a 30-bit SInt Reg named 'v_935'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_10407 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Reg named 'v_935'\n  val v_935 = Reg(SInt(30.W))\n  \n  \n  v_935 := 0.U.asTypeOf(v_935)\n  \n\n  io.out := v_935\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10409 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_636 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_636(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_636\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10408 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(11.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_457 = Wire(Vec(4, UInt(11.W)))\n  \n  for (i <- 0 until 4) {\n    vec_457(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_457\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_10410 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_176'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntWire_10411 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_176'\n  val v_176 = Wire(UInt(16.W))\n  \n  \n  v_176 := 0.U.asTypeOf(v_176)\n  \n\n  io.out := v_176\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 2-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_10412 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(2.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_506 = Wire(Vec(4, UInt(2.W)))\n  \n  for (i <- 0 until 4) {\n    vec_506(i) := 0.U.asTypeOf(UInt(2.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10413 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(20.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_506 = Wire(Vec(5, UInt(20.W)))\n  \n  for (i <- 0 until 5) {\n    vec_506(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_506\n}"}
{"instruction": "Implement a module performing bitwise AND on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMask_10414 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_10415 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(7.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_983 = Wire(Vec(6, UInt(7.W)))\n  \n  for (i <- 0 until 6) {\n    vec_983(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_983\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataBuffer_10416 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10417 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(3.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_269 = Wire(Vec(8, UInt(3.W)))\n  \n  for (i <- 0 until 8) {\n    vec_269(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_269\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_163'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_10418 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_163'\n  val v_163 = Reg(UInt(13.W))\n  \n  \n  v_163 := 0.U.asTypeOf(v_163)\n  \n\n  io.out := v_163\n}"}
{"instruction": "Implement a module performing bitwise OR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_10421 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10422 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 15-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTicker_10423 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(15.W))\n  })\n  \n  val cnt = RegInit(0.U(15.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_861'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_10425 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_861'\n  val v_861 = Reg(UInt(8.W))\n  \n  \n  v_861 := 0.U.asTypeOf(v_861)\n  \n\n  io.out := v_861\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_10424 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_856 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_856(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_856\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10426 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_10426 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10426)\n  })\n  \n  val blob_225 = Wire(new MyBundle_10426)\n  blob_225.field1 := 123.U\n  blob_225.field2 := true.B\n  \n  io.out := blob_225\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_10427 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10428 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10428 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10428)\n  })\n  \n  val blob_729 = Wire(new MyBundle_10428)\n  blob_729.field1 := 123.U\n  blob_729.field2 := true.B\n  \n  io.out := blob_729\n}"}
{"instruction": "Define a 7-bit SInt Wire named 'v_984'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_10429 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(7.W))\n  })\n  // Task: Define a SInt Wire named 'v_984'\n  val v_984 = Wire(SInt(7.W))\n  \n  \n  v_984 := 0.U.asTypeOf(v_984)\n  \n\n  io.out := v_984\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10430 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10431 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(14.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_169 = Wire(Vec(6, UInt(14.W)))\n  \n  for (i <- 0 until 6) {\n    vec_169(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_169\n}"}
{"instruction": "Define a 16-bit SInt Reg named 'v_418'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSIntReg_10432 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(16.W))\n  })\n  // Task: Define a SInt Reg named 'v_418'\n  val v_418 = Reg(SInt(16.W))\n  \n  \n  v_418 := 0.U.asTypeOf(v_418)\n  \n\n  io.out := v_418\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10433 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_863 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_863(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_863\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10435 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10436 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_10437 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_981 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_981(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_981\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10438 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass TestStruct_10438 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10438)\n  })\n  \n  val blob_108 = Wire(new MyBundle_10438)\n  blob_108.field1 := 123.U\n  blob_108.field2 := true.B\n  \n  io.out := blob_108\n}"}
{"instruction": "Define a 20-bit SInt Wire named 'v_656'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_10439 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(20.W))\n  })\n  // Task: Define a SInt Wire named 'v_656'\n  val v_656 = Wire(SInt(20.W))\n  \n  \n  v_656 := 0.U.asTypeOf(v_656)\n  \n\n  io.out := v_656\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_10441 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10440 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10442 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise AND on two 31-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicAndGate_10443 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(31.W))\n    val b = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_10444 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a module performing addition on two 11-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAdder_10445 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(11.W))\n    val b = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a module performing bitwise AND on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseMask_10446 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a 14-bit SInt Reg named 'v_373'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntReg_10447 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(14.W))\n  })\n  // Task: Define a SInt Reg named 'v_373'\n  val v_373 = Reg(SInt(14.W))\n  \n  \n  v_373 := 0.U.asTypeOf(v_373)\n  \n\n  io.out := v_373\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_10448 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(6.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_934 = Wire(Vec(3, UInt(6.W)))\n  \n  for (i <- 0 until 3) {\n    vec_934(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_934\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10449 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10451 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10451 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10451)\n  })\n  \n  val blob_541 = Wire(new MyBundle_10451)\n  blob_541.field1 := 123.U\n  blob_541.field2 := true.B\n  \n  io.out := blob_541\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10452 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10452 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10452)\n  })\n  \n  val blob_791 = Wire(new MyBundle_10452)\n  blob_791.field1 := 123.U\n  blob_791.field2 := true.B\n  \n  io.out := blob_791\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10453 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_10453 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10453)\n  })\n  \n  val blob_877 = Wire(new MyBundle_10453)\n  blob_877.field1 := 123.U\n  blob_877.field2 := true.B\n  \n  io.out := blob_877\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10454 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 11-bit SInt Reg named 'v_677'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10455 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(11.W))\n  })\n  // Task: Define a SInt Reg named 'v_677'\n  val v_677 = Reg(SInt(11.W))\n  \n  \n  v_677 := 0.U.asTypeOf(v_677)\n  \n\n  io.out := v_677\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10456 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_228 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_228(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_228\n}"}
{"instruction": "Implement a module performing subtraction on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastDiff_10457 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10458 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10458 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10458)\n  })\n  \n  val blob_510 = Wire(new MyBundle_10458)\n  blob_510.field1 := 123.U\n  blob_510.field2 := true.B\n  \n  io.out := blob_510\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_10459 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10460 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10460 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10460)\n  })\n  \n  val blob_126 = Wire(new MyBundle_10460)\n  blob_126.field1 := 123.U\n  blob_126.field2 := true.B\n  \n  io.out := blob_126\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_10461 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseXorGate_10462 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10463 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(29.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_212 = Wire(Vec(7, UInt(29.W)))\n  \n  for (i <- 0 until 7) {\n    vec_212(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_212\n}"}
{"instruction": "Implement a module performing addition on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathPlus_10464 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10466 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10466 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10466)\n  })\n  \n  val blob_590 = Wire(new MyBundle_10466)\n  blob_590.field1 := 123.U\n  blob_590.field2 := true.B\n  \n  io.out := blob_590\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 12-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10465 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_10467 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10468 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_10468 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10468)\n  })\n  \n  val blob_651 = Wire(new MyBundle_10468)\n  blob_651.field1 := 123.U\n  blob_651.field2 := true.B\n  \n  io.out := blob_651\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10470 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_10471 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(31.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_391 = Wire(Vec(7, UInt(31.W)))\n  \n  for (i <- 0 until 7) {\n    vec_391(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_391\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10472 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10472 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10472)\n  })\n  \n  val blob_629 = Wire(new MyBundle_10472)\n  blob_629.field1 := 123.U\n  blob_629.field2 := true.B\n  \n  io.out := blob_629\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10473 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_735 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_735(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_735\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 8-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10474 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(8.W))\n    val b = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_10475 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 22-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10476 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing addition on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAdder_10477 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataWatchdog_10479 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMerge_10480 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 7-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_10482 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(7.W))\n    val b = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10481 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(18.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_523 = Wire(Vec(4, UInt(18.W)))\n  \n  for (i <- 0 until 4) {\n    vec_523(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_523\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10483 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10484 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_706 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_706(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_706\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10486 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_350'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_10485 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_350'\n  val v_350 = Reg(UInt(23.W))\n  \n  \n  v_350 := 0.U.asTypeOf(v_350)\n  \n\n  io.out := v_350\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_10487 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10488 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(14.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_328 = Wire(Vec(3, UInt(14.W)))\n  \n  for (i <- 0 until 3) {\n    vec_328(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_328\n}"}
{"instruction": "Implement a 7-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTimer_10490 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(7.W))\n  })\n  \n  val cnt = RegInit(0.U(7.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10489 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10489 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10489)\n  })\n  \n  val blob_947 = Wire(new MyBundle_10489)\n  blob_947.field1 := 123.U\n  blob_947.field2 := true.B\n  \n  io.out := blob_947\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_10491 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 23-bit UInt Wire named 'v_184'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_10492 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Wire named 'v_184'\n  val v_184 = Wire(UInt(23.W))\n  \n  \n  v_184 := 0.U.asTypeOf(v_184)\n  \n\n  io.out := v_184\n}"}
{"instruction": "Define a 4-bit SInt Wire named 'v_806'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_10493 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(4.W))\n  })\n  // Task: Define a SInt Wire named 'v_806'\n  val v_806 = Wire(SInt(4.W))\n  \n  \n  v_806 := 0.U.asTypeOf(v_806)\n  \n\n  io.out := v_806\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_10494 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10495 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 29-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10496 extends Bundle {\n  val field1 = UInt(29.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10496 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10496)\n  })\n  \n  val blob_784 = Wire(new MyBundle_10496)\n  blob_784.field1 := 123.U\n  blob_784.field2 := true.B\n  \n  io.out := blob_784\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10497 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10497 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10497)\n  })\n  \n  val blob_223 = Wire(new MyBundle_10497)\n  blob_223.field1 := 123.U\n  blob_223.field2 := true.B\n  \n  io.out := blob_223\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 29-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_10502 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_10501 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMerge_10503 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 24-bit UInt Reg named 'v_407'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_10504 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Reg named 'v_407'\n  val v_407 = Reg(UInt(24.W))\n  \n  \n  v_407 := 0.U.asTypeOf(v_407)\n  \n\n  io.out := v_407\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_10505 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_10506 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_10507 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_554 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_554(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_554\n}"}
{"instruction": "Define a Bundle with a 25-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10508 extends Bundle {\n  val field1 = UInt(25.W)\n  val field2 = Bool()\n}\n\nclass MyStruct_10508 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10508)\n  })\n  \n  val blob_919 = Wire(new MyBundle_10508)\n  blob_919.field1 := 123.U\n  blob_919.field2 := true.B\n  \n  io.out := blob_919\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_10509 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_10510 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_317 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_317(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_317\n}"}
{"instruction": "Implement a module performing subtraction on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicDiff_10511 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 20-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10512 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_10513 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 15-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10514 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10515 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10515 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10515)\n  })\n  \n  val blob_849 = Wire(new MyBundle_10515)\n  blob_849.field1 := 123.U\n  blob_849.field2 := true.B\n  \n  io.out := blob_849\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10516 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10516 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10516)\n  })\n  \n  val blob_144 = Wire(new MyBundle_10516)\n  blob_144.field1 := 123.U\n  blob_144.field2 := true.B\n  \n  io.out := blob_144\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 32-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10517 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulsePipeline_10518 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 17-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_10519 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestVec_10520 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_741 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_741(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_741\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_10521 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 26-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseParity_10522 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10523 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(4.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_710 = Wire(Vec(5, UInt(4.W)))\n  \n  for (i <- 0 until 5) {\n    vec_710(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_710\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10524 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10524 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10524)\n  })\n  \n  val blob_131 = Wire(new MyBundle_10524)\n  blob_131.field1 := 123.U\n  blob_131.field2 := true.B\n  \n  io.out := blob_131\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10526 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10525 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 18-bit UInt Reg named 'v_520'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntReg_10527 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(18.W))\n  })\n  // Task: Define a UInt Reg named 'v_520'\n  val v_520 = Reg(UInt(18.W))\n  \n  \n  v_520 := 0.U.asTypeOf(v_520)\n  \n\n  io.out := v_520\n}"}
{"instruction": "Implement a 11-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTimer_10528 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(11.W))\n  })\n  \n  val cnt = RegInit(0.U(11.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing bitwise OR on two 30-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleOrGate_10529 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_435'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_10530 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_435'\n  val v_435 = Reg(UInt(11.W))\n  \n  \n  v_435 := 0.U.asTypeOf(v_435)\n  \n\n  io.out := v_435\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10531 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10533 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10533 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10533)\n  })\n  \n  val blob_340 = Wire(new MyBundle_10533)\n  blob_340.field1 := 123.U\n  blob_340.field2 := true.B\n  \n  io.out := blob_340\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 30-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10534 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(30.W))\n    val b = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventTicker_10535 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10537 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_10537 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10537)\n  })\n  \n  val blob_524 = Wire(new MyBundle_10537)\n  blob_524.field1 := 123.U\n  blob_524.field2 := true.B\n  \n  io.out := blob_524\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_10538 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(24.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_293 = Wire(Vec(5, UInt(24.W)))\n  \n  for (i <- 0 until 5) {\n    vec_293(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_293\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10539 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(9.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_836 = Wire(Vec(8, UInt(9.W)))\n  \n  for (i <- 0 until 8) {\n    vec_836(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_836\n}"}
{"instruction": "Implement a module performing bitwise AND on two 12-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseAndGate_10540 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(12.W))\n    val b = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10541 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_10541 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10541)\n  })\n  \n  val blob_196 = Wire(new MyBundle_10541)\n  blob_196.field1 := 123.U\n  blob_196.field2 := true.B\n  \n  io.out := blob_196\n}"}
{"instruction": "Define a 24-bit SInt Reg named 'v_171'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalReg_10542 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(24.W))\n  })\n  // Task: Define a SInt Reg named 'v_171'\n  val v_171 = Reg(SInt(24.W))\n  \n  \n  v_171 := 0.U.asTypeOf(v_171)\n  \n\n  io.out := v_171\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10543 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(20.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_667 = Wire(Vec(8, UInt(20.W)))\n  \n  for (i <- 0 until 8) {\n    vec_667(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_667\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10544 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10544 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10544)\n  })\n  \n  val blob_780 = Wire(new MyBundle_10544)\n  blob_780.field1 := 123.U\n  blob_780.field2 := true.B\n  \n  io.out := blob_780\n}"}
{"instruction": "Define a 13-bit UInt Reg named 'v_672'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_10545 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Reg named 'v_672'\n  val v_672 = Reg(UInt(13.W))\n  \n  \n  v_672 := 0.U.asTypeOf(v_672)\n  \n\n  io.out := v_672\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10546 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10546 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10546)\n  })\n  \n  val blob_162 = Wire(new MyBundle_10546)\n  blob_162.field1 := 123.U\n  blob_162.field2 := true.B\n  \n  io.out := blob_162\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSum_10547 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10548 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_10548 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10548)\n  })\n  \n  val blob_848 = Wire(new MyBundle_10548)\n  blob_848.field1 := 123.U\n  blob_848.field2 := true.B\n  \n  io.out := blob_848\n}"}
{"instruction": "Implement a module performing addition on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSum_10549 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10551 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(3.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_512 = Wire(Vec(2, UInt(3.W)))\n  \n  for (i <- 0 until 2) {\n    vec_512(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_512\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_10550 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(27.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_492 = Wire(Vec(6, UInt(27.W)))\n  \n  for (i <- 0 until 6) {\n    vec_492(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_492\n}"}
{"instruction": "Define a Bundle with a 17-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10552 extends Bundle {\n  val field1 = UInt(17.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10552 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10552)\n  })\n  \n  val blob_524 = Wire(new MyBundle_10552)\n  blob_524.field1 := 123.U\n  blob_524.field2 := true.B\n  \n  io.out := blob_524\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_10553 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(21.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_768 = Wire(Vec(6, UInt(21.W)))\n  \n  for (i <- 0 until 6) {\n    vec_768(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_768\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10554 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 23-bit SInt Wire named 'v_606'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalSIntWire_10555 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Wire named 'v_606'\n  val v_606 = Wire(SInt(23.W))\n  \n  \n  v_606 := 0.U.asTypeOf(v_606)\n  \n\n  io.out := v_606\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_10556 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(30.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_563 = Wire(Vec(6, UInt(30.W)))\n  \n  for (i <- 0 until 6) {\n    vec_563(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_563\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10557 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10557 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10557)\n  })\n  \n  val blob_302 = Wire(new MyBundle_10557)\n  blob_302.field1 := 123.U\n  blob_302.field2 := true.B\n  \n  io.out := blob_302\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10558 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 4-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSwitch_10561 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_10563 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 9-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleBuffer_10562 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(9.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_914 = Wire(Vec(4, UInt(9.W)))\n  \n  for (i <- 0 until 4) {\n    vec_914(i) := 0.U.asTypeOf(UInt(9.W))\n  }\n\n  io.out := vec_914\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_886'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_10564 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_886'\n  val v_886 = Wire(UInt(24.W))\n  \n  \n  v_886 := 0.U.asTypeOf(v_886)\n  \n\n  io.out := v_886\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10565 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10565 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10565)\n  })\n  \n  val blob_226 = Wire(new MyBundle_10565)\n  blob_226.field1 := 123.U\n  blob_226.field2 := true.B\n  \n  io.out := blob_226\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_10567 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing subtraction on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_10568 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusController_10571 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 2-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10572 extends Bundle {\n  val field1 = UInt(2.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10572 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10572)\n  })\n  \n  val blob_629 = Wire(new MyBundle_10572)\n  blob_629.field1 := 123.U\n  blob_629.field2 := true.B\n  \n  io.out := blob_629\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10573 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10573 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10573)\n  })\n  \n  val blob_560 = Wire(new MyBundle_10573)\n  blob_560.field1 := 123.U\n  blob_560.field2 := true.B\n  \n  io.out := blob_560\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_10574 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataShiftReg_10575 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncCounter_10576 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_10577 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(31.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_555 = Wire(Vec(8, UInt(31.W)))\n  \n  for (i <- 0 until 8) {\n    vec_555(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_555\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 25-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_10578 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a 11-bit UInt Reg named 'v_880'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_10579 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(11.W))\n  })\n  // Task: Define a UInt Reg named 'v_880'\n  val v_880 = Reg(UInt(11.W))\n  \n  \n  v_880 := 0.U.asTypeOf(v_880)\n  \n\n  io.out := v_880\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10580 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(32.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_688 = Wire(Vec(5, UInt(32.W)))\n  \n  for (i <- 0 until 5) {\n    vec_688(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_688\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_10581 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(6.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_218 = Wire(Vec(7, UInt(6.W)))\n  \n  for (i <- 0 until 7) {\n    vec_218(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_218\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 17-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_10582 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(17.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_959 = Wire(Vec(5, UInt(17.W)))\n  \n  for (i <- 0 until 5) {\n    vec_959(i) := 0.U.asTypeOf(UInt(17.W))\n  }\n\n  io.out := vec_959\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10583 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleSubtractor_10584 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 8-bit UInt Reg named 'v_150'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntReg_10585 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(8.W))\n  })\n  // Task: Define a UInt Reg named 'v_150'\n  val v_150 = Reg(UInt(8.W))\n  \n  \n  v_150 := 0.U.asTypeOf(v_150)\n  \n\n  io.out := v_150\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 6-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10586 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10588 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 16-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTimer_10589 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(16.W))\n  })\n  \n  val cnt = RegInit(0.U(16.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10590 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10590 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10590)\n  })\n  \n  val blob_870 = Wire(new MyBundle_10590)\n  blob_870.field1 := 123.U\n  blob_870.field2 := true.B\n  \n  io.out := blob_870\n}"}
{"instruction": "Define a Bundle with a 13-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10592 extends Bundle {\n  val field1 = UInt(13.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10592 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10592)\n  })\n  \n  val blob_710 = Wire(new MyBundle_10592)\n  blob_710.field1 := 123.U\n  blob_710.field2 := true.B\n  \n  io.out := blob_710\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10593 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10593 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10593)\n  })\n  \n  val blob_566 = Wire(new MyBundle_10593)\n  blob_566.field1 := 123.U\n  blob_566.field2 := true.B\n  \n  io.out := blob_566\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_10594 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_10595 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10596 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_109 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_109(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_109\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10598 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(19.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_546 = Wire(Vec(2, UInt(19.W)))\n  \n  for (i <- 0 until 2) {\n    vec_546(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_546\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10599 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_10599 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10599)\n  })\n  \n  val blob_716 = Wire(new MyBundle_10599)\n  blob_716.field1 := 123.U\n  blob_716.field2 := true.B\n  \n  io.out := blob_716\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 11-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBus_10600 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(11.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_463 = Wire(Vec(3, UInt(11.W)))\n  \n  for (i <- 0 until 3) {\n    vec_463(i) := 0.U.asTypeOf(UInt(11.W))\n  }\n\n  io.out := vec_463\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataPipeline_10602 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(7.W))\n    val out = Output(UInt(7.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_10601 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 12-bit UInt Wire named 'v_802'.", "input": "", "output": "\nimport chisel3._\n\nclass TestUIntWire_10603 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(12.W))\n  })\n  // Task: Define a UInt Wire named 'v_802'\n  val v_802 = Wire(UInt(12.W))\n  \n  \n  v_802 := 0.U.asTypeOf(v_802)\n  \n\n  io.out := v_802\n}"}
{"instruction": "Define a Bundle with a 8-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10604 extends Bundle {\n  val field1 = UInt(8.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10604 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10604)\n  })\n  \n  val blob_675 = Wire(new MyBundle_10604)\n  blob_675.field1 := 123.U\n  blob_675.field2 := true.B\n  \n  io.out := blob_675\n}"}
{"instruction": "Define a Bundle with a 7-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10605 extends Bundle {\n  val field1 = UInt(7.W)\n  val field2 = Bool()\n}\n\nclass LocalBundle_10605 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10605)\n  })\n  \n  val blob_627 = Wire(new MyBundle_10605)\n  blob_627.field1 := 123.U\n  blob_627.field2 := true.B\n  \n  io.out := blob_627\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10606 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10606 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10606)\n  })\n  \n  val blob_356 = Wire(new MyBundle_10606)\n  blob_356.field1 := 123.U\n  blob_356.field2 := true.B\n  \n  io.out := blob_356\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10607 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10607 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10607)\n  })\n  \n  val blob_835 = Wire(new MyBundle_10607)\n  blob_835.field1 := 123.U\n  blob_835.field2 := true.B\n  \n  io.out := blob_835\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10608 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSwitch_10609 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 26-bit UInt Reg named 'v_592'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalUIntReg_10611 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Reg named 'v_592'\n  val v_592 = Reg(UInt(26.W))\n  \n  \n  v_592 := 0.U.asTypeOf(v_592)\n  \n\n  io.out := v_592\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestBuffer_10612 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(32.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_680 = Wire(Vec(6, UInt(32.W)))\n  \n  for (i <- 0 until 6) {\n    vec_680(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_680\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataCounter_10613 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a module performing subtraction on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_10614 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 2-bit SInt Wire named 'v_374'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_10615 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(2.W))\n  })\n  // Task: Define a SInt Wire named 'v_374'\n  val v_374 = Wire(SInt(2.W))\n  \n  \n  v_374 := 0.U.asTypeOf(v_374)\n  \n\n  io.out := v_374\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBuffer_10616 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(32.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_701 = Wire(Vec(8, UInt(32.W)))\n  \n  for (i <- 0 until 8) {\n    vec_701(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_701\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10617 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10618 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass TestPacket_10618 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10618)\n  })\n  \n  val blob_964 = Wire(new MyBundle_10618)\n  blob_964.field1 := 123.U\n  blob_964.field2 := true.B\n  \n  io.out := blob_964\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 28-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10619 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 3-bit SInt Reg named 'v_599'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_10620 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(3.W))\n  })\n  // Task: Define a SInt Reg named 'v_599'\n  val v_599 = Reg(SInt(3.W))\n  \n  \n  v_599 := 0.U.asTypeOf(v_599)\n  \n\n  io.out := v_599\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10621 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_106 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_106(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_106\n}"}
{"instruction": "Define a 31-bit SInt Reg named 'v_222'.", "input": "", "output": "\nimport chisel3._\n\nclass MyReg_10622 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Reg named 'v_222'\n  val v_222 = Reg(SInt(31.W))\n  \n  \n  v_222 := 0.U.asTypeOf(v_222)\n  \n\n  io.out := v_222\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBus_10623 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(29.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_250 = Wire(Vec(8, UInt(29.W)))\n  \n  for (i <- 0 until 8) {\n    vec_250(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_250\n}"}
{"instruction": "Define a Bundle with a 3-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10624 extends Bundle {\n  val field1 = UInt(3.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10624 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10624)\n  })\n  \n  val blob_159 = Wire(new MyBundle_10624)\n  blob_159.field1 := 123.U\n  blob_159.field2 := true.B\n  \n  io.out := blob_159\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10625 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(24.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_218 = Wire(Vec(4, UInt(24.W)))\n  \n  for (i <- 0 until 4) {\n    vec_218(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_218\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventShiftReg_10626 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 13-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSelector_10627 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 23-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10628 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(23.W))\n    val b = Input(UInt(23.W))\n    val out = Output(UInt(23.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 22-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastParity_10629 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(22.W))\n    val b = Input(UInt(22.W))\n    val out = Output(UInt(22.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_10630 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 30-bit SInt Wire named 'v_851'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_10631 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(30.W))\n  })\n  // Task: Define a SInt Wire named 'v_851'\n  val v_851 = Wire(SInt(30.W))\n  \n  \n  v_851 := 0.U.asTypeOf(v_851)\n  \n\n  io.out := v_851\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10632 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10633 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10634 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(16.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_938 = Wire(Vec(2, UInt(16.W)))\n  \n  for (i <- 0 until 2) {\n    vec_938(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_938\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass SyncDelayLine_10635 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a 5-bit UInt Wire named 'v_995'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10636 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(5.W))\n  })\n  // Task: Define a UInt Wire named 'v_995'\n  val v_995 = Wire(UInt(5.W))\n  \n  \n  v_995 := 0.U.asTypeOf(v_995)\n  \n\n  io.out := v_995\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 25-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10637 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(25.W))\n    val b = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10638 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10639 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10640 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10640 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10640)\n  })\n  \n  val blob_816 = Wire(new MyBundle_10640)\n  blob_816.field1 := 123.U\n  blob_816.field2 := true.B\n  \n  io.out := blob_816\n}"}
{"instruction": "Define a Bundle with a 30-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10642 extends Bundle {\n  val field1 = UInt(30.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10642 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10642)\n  })\n  \n  val blob_166 = Wire(new MyBundle_10642)\n  blob_166.field1 := 123.U\n  blob_166.field2 := true.B\n  \n  io.out := blob_166\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseShiftReg_10641 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10643 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10643 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10643)\n  })\n  \n  val blob_821 = Wire(new MyBundle_10643)\n  blob_821.field1 := 123.U\n  blob_821.field2 := true.B\n  \n  io.out := blob_821\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10644 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalBundle_10644 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10644)\n  })\n  \n  val blob_502 = Wire(new MyBundle_10644)\n  blob_502.field1 := 123.U\n  blob_502.field2 := true.B\n  \n  io.out := blob_502\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass EventBuffer_10645 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10646 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10647 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_687 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_687(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_687\n}"}
{"instruction": "Implement a module performing addition on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_10648 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 29-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBuffer_10649 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(29.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_419 = Wire(Vec(6, UInt(29.W)))\n  \n  for (i <- 0 until 6) {\n    vec_419(i) := 0.U.asTypeOf(UInt(29.W))\n  }\n\n  io.out := vec_419\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_10650 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(8.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_188 = Wire(Vec(7, UInt(8.W)))\n  \n  for (i <- 0 until 7) {\n    vec_188(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_188\n}"}
{"instruction": "Implement a 13-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass SyncTimer_10651 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(13.W))\n  })\n  \n  val cnt = RegInit(0.U(13.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10652 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10652 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10652)\n  })\n  \n  val blob_254 = Wire(new MyBundle_10652)\n  blob_254.field1 := 123.U\n  blob_254.field2 := true.B\n  \n  io.out := blob_254\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10653 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10653 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10653)\n  })\n  \n  val blob_378 = Wire(new MyBundle_10653)\n  blob_378.field1 := 123.U\n  blob_378.field2 := true.B\n  \n  io.out := blob_378\n}"}
{"instruction": "Implement a module performing addition on two 20-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleAdder_10654 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(20.W))\n    val b = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_10655 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(19.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_528 = Wire(Vec(6, UInt(19.W)))\n  \n  for (i <- 0 until 6) {\n    vec_528(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_528\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10656 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10657 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 20-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10658 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(20.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_934 = Wire(Vec(3, UInt(20.W)))\n  \n  for (i <- 0 until 3) {\n    vec_934(i) := 0.U.asTypeOf(UInt(20.W))\n  }\n\n  io.out := vec_934\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10659 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10659 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10659)\n  })\n  \n  val blob_449 = Wire(new MyBundle_10659)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_224'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_10660 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_224'\n  val v_224 = Wire(UInt(14.W))\n  \n  \n  v_224 := 0.U.asTypeOf(v_224)\n  \n\n  io.out := v_224\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10661 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10661 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10661)\n  })\n  \n  val blob_513 = Wire(new MyBundle_10661)\n  blob_513.field1 := 123.U\n  blob_513.field2 := true.B\n  \n  io.out := blob_513\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10662 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass SimplePacket_10662 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10662)\n  })\n  \n  val blob_417 = Wire(new MyBundle_10662)\n  blob_417.field1 := 123.U\n  blob_417.field2 := true.B\n  \n  io.out := blob_417\n}"}
{"instruction": "Implement a module performing subtraction on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastMinus_10663 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10664 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10665 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 8-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseTicker_10666 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(8.W))\n  })\n  \n  val cnt = RegInit(0.U(8.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10667 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_10667 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10667)\n  })\n  \n  val blob_197 = Wire(new MyBundle_10667)\n  blob_197.field1 := 123.U\n  blob_197.field2 := true.B\n  \n  io.out := blob_197\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10668 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10668 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10668)\n  })\n  \n  val blob_912 = Wire(new MyBundle_10668)\n  blob_912.field1 := 123.U\n  blob_912.field2 := true.B\n  \n  io.out := blob_912\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_10669 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 4-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTicker_10670 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(4.W))\n  })\n  \n  val cnt = RegInit(0.U(4.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10671 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10671 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10671)\n  })\n  \n  val blob_164 = Wire(new MyBundle_10671)\n  blob_164.field1 := 123.U\n  blob_164.field2 := true.B\n  \n  io.out := blob_164\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10672 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10672 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10672)\n  })\n  \n  val blob_508 = Wire(new MyBundle_10672)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10673 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_10673 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10673)\n  })\n  \n  val blob_809 = Wire(new MyBundle_10673)\n  blob_809.field1 := 123.U\n  blob_809.field2 := true.B\n  \n  io.out := blob_809\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 3-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10675 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(3.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_977 = Wire(Vec(7, UInt(3.W)))\n  \n  for (i <- 0 until 7) {\n    vec_977(i) := 0.U.asTypeOf(UInt(3.W))\n  }\n\n  io.out := vec_977\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10676 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass BasicStruct_10676 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10676)\n  })\n  \n  val blob_915 = Wire(new MyBundle_10676)\n  blob_915.field1 := 123.U\n  blob_915.field2 := true.B\n  \n  io.out := blob_915\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10677 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10677 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10677)\n  })\n  \n  val blob_949 = Wire(new MyBundle_10677)\n  blob_949.field1 := 123.U\n  blob_949.field2 := true.B\n  \n  io.out := blob_949\n}"}
{"instruction": "Implement a module performing bitwise OR on two 27-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_10680 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_644'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalUIntWire_10681 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_644'\n  val v_644 = Wire(UInt(14.W))\n  \n  \n  v_644 := 0.U.asTypeOf(v_644)\n  \n\n  io.out := v_644\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_10682 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Bundle with a 14-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10684 extends Bundle {\n  val field1 = UInt(14.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10684 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10684)\n  })\n  \n  val blob_818 = Wire(new MyBundle_10684)\n  blob_818.field1 := 123.U\n  blob_818.field2 := true.B\n  \n  io.out := blob_818\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10683 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(31.W))\n    val out = Output(UInt(31.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 32-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_10685 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(32.W))\n    val b = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 18-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10686 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(18.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_797 = Wire(Vec(7, UInt(18.W)))\n  \n  for (i <- 0 until 7) {\n    vec_797(i) := 0.U.asTypeOf(UInt(18.W))\n  }\n\n  io.out := vec_797\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_376'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_10687 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_376'\n  val v_376 = Wire(UInt(7.W))\n  \n  \n  v_376 := 0.U.asTypeOf(v_376)\n  \n\n  io.out := v_376\n}"}
{"instruction": "Define a 15-bit UInt Reg named 'v_495'.", "input": "", "output": "\nimport chisel3._\n\nclass MyUIntReg_10688 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(15.W))\n  })\n  // Task: Define a UInt Reg named 'v_495'\n  val v_495 = Reg(UInt(15.W))\n  \n  \n  v_495 := 0.U.asTypeOf(v_495)\n  \n\n  io.out := v_495\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10690 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(16.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_915 = Wire(Vec(4, UInt(16.W)))\n  \n  for (i <- 0 until 4) {\n    vec_915(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_915\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathMux_10691 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 6-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventWatchdog_10692 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(6.W))\n  })\n  \n  val cnt = RegInit(0.U(6.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 10-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass DataTimer_10693 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(10.W))\n  })\n  \n  val cnt = RegInit(0.U(10.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10694 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(4.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_539 = Wire(Vec(6, UInt(4.W)))\n  \n  for (i <- 0 until 6) {\n    vec_539(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_539\n}"}
{"instruction": "Define a 31-bit SInt Wire named 'v_996'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_10695 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(31.W))\n  })\n  // Task: Define a SInt Wire named 'v_996'\n  val v_996 = Wire(SInt(31.W))\n  \n  \n  v_996 := 0.U.asTypeOf(v_996)\n  \n\n  io.out := v_996\n}"}
{"instruction": "Define a 4-bit UInt Wire named 'v_537'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_10696 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(4.W))\n  })\n  // Task: Define a UInt Wire named 'v_537'\n  val v_537 = Wire(UInt(4.W))\n  \n  \n  v_537 := 0.U.asTypeOf(v_537)\n  \n\n  io.out := v_537\n}"}
{"instruction": "Define a 29-bit SInt Wire named 'v_464'.", "input": "", "output": "\nimport chisel3._\n\nclass MySIntWire_10697 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(29.W))\n  })\n  // Task: Define a SInt Wire named 'v_464'\n  val v_464 = Wire(SInt(29.W))\n  \n  \n  v_464 := 0.U.asTypeOf(v_464)\n  \n\n  io.out := v_464\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10698 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10700 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(5.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_262 = Wire(Vec(4, UInt(5.W)))\n  \n  for (i <- 0 until 4) {\n    vec_262(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_262\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10701 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(24.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_933 = Wire(Vec(6, UInt(24.W)))\n  \n  for (i <- 0 until 6) {\n    vec_933(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_933\n}"}
{"instruction": "Implement a module performing bitwise AND on two 6-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathMask_10702 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(6.W))\n    val b = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing subtraction on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_10703 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10704 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10705 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10705 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10705)\n  })\n  \n  val blob_578 = Wire(new MyBundle_10705)\n  blob_578.field1 := 123.U\n  blob_578.field2 := true.B\n  \n  io.out := blob_578\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_617'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_10706 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_617'\n  val v_617 = Wire(UInt(24.W))\n  \n  \n  v_617 := 0.U.asTypeOf(v_617)\n  \n\n  io.out := v_617\n}"}
{"instruction": "Define a Bundle with a 21-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10707 extends Bundle {\n  val field1 = UInt(21.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10707 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10707)\n  })\n  \n  val blob_209 = Wire(new MyBundle_10707)\n  blob_209.field1 := 123.U\n  blob_209.field2 := true.B\n  \n  io.out := blob_209\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10708 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 31-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10709 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(31.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_933 = Wire(Vec(3, UInt(31.W)))\n  \n  for (i <- 0 until 3) {\n    vec_933(i) := 0.U.asTypeOf(UInt(31.W))\n  }\n\n  io.out := vec_933\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 27-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10710 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(27.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_170 = Wire(Vec(8, UInt(27.W)))\n  \n  for (i <- 0 until 8) {\n    vec_170(i) := 0.U.asTypeOf(UInt(27.W))\n  }\n\n  io.out := vec_170\n}"}
{"instruction": "Implement a module performing subtraction on two 13-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseSubtractor_10711 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(13.W))\n    val b = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10714 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10715 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 9-bit UInt Reg named 'v_214'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_10716 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(9.W))\n  })\n  // Task: Define a UInt Reg named 'v_214'\n  val v_214 = Reg(UInt(9.W))\n  \n  \n  v_214 := 0.U.asTypeOf(v_214)\n  \n\n  io.out := v_214\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondLogic_10717 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_10718 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_10719 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(24.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_922 = Wire(Vec(3, UInt(24.W)))\n  \n  for (i <- 0 until 3) {\n    vec_922(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_922\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondController_10720 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 10-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10721 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10722 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(21.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_573 = Wire(Vec(7, UInt(21.W)))\n  \n  for (i <- 0 until 7) {\n    vec_573(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_573\n}"}
{"instruction": "Define a 21-bit UInt Wire named 'v_981'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_10723 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(21.W))\n  })\n  // Task: Define a UInt Wire named 'v_981'\n  val v_981 = Wire(UInt(21.W))\n  \n  \n  v_981 := 0.U.asTypeOf(v_981)\n  \n\n  io.out := v_981\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 8-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10724 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(8.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_954 = Wire(Vec(2, UInt(8.W)))\n  \n  for (i <- 0 until 2) {\n    vec_954(i) := 0.U.asTypeOf(UInt(8.W))\n  }\n\n  io.out := vec_954\n}"}
{"instruction": "Define a Bundle with a 19-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10725 extends Bundle {\n  val field1 = UInt(19.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10725 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10725)\n  })\n  \n  val blob_111 = Wire(new MyBundle_10725)\n  blob_111.field1 := 123.U\n  blob_111.field2 := true.B\n  \n  io.out := blob_111\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 7-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10726 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(7.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_430 = Wire(Vec(3, UInt(7.W)))\n  \n  for (i <- 0 until 3) {\n    vec_430(i) := 0.U.asTypeOf(UInt(7.W))\n  }\n\n  io.out := vec_430\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataSelector_10727 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 19-bit SInt Reg named 'v_311'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleReg_10728 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(19.W))\n  })\n  // Task: Define a SInt Reg named 'v_311'\n  val v_311 = Reg(SInt(19.W))\n  \n  \n  v_311 := 0.U.asTypeOf(v_311)\n  \n\n  io.out := v_311\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_970'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalWire_10729 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_970'\n  val v_970 = Wire(UInt(7.W))\n  \n  \n  v_970 := 0.U.asTypeOf(v_970)\n  \n\n  io.out := v_970\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10730 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(26.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_379 = Wire(Vec(8, UInt(26.W)))\n  \n  for (i <- 0 until 8) {\n    vec_379(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_379\n}"}
{"instruction": "Implement a module performing subtraction on two 15-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastSubtractor_10731 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(15.W))\n    val b = Input(UInt(15.W))\n    val out = Output(UInt(15.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 10-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10732 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(10.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_678 = Wire(Vec(6, UInt(10.W)))\n  \n  for (i <- 0 until 6) {\n    vec_678(i) := 0.U.asTypeOf(UInt(10.W))\n  }\n\n  io.out := vec_678\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalArray_10733 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(5.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_189 = Wire(Vec(2, UInt(5.W)))\n  \n  for (i <- 0 until 2) {\n    vec_189(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_189\n}"}
{"instruction": "Define a Bundle with a 12-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10735 extends Bundle {\n  val field1 = UInt(12.W)\n  val field2 = Bool()\n}\n\nclass LocalInterface_10735 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10735)\n  })\n  \n  val blob_449 = Wire(new MyBundle_10735)\n  blob_449.field1 := 123.U\n  blob_449.field2 := true.B\n  \n  io.out := blob_449\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_10736 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(30.W))\n    val out = Output(UInt(30.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalVec_10737 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(21.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_393 = Wire(Vec(5, UInt(21.W)))\n  \n  for (i <- 0 until 5) {\n    vec_393(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_393\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBus_10738 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_539 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_539(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_539\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10739 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10739 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10739)\n  })\n  \n  val blob_605 = Wire(new MyBundle_10739)\n  blob_605.field1 := 123.U\n  blob_605.field2 := true.B\n  \n  io.out := blob_605\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_10740 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(6.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_189 = Wire(Vec(6, UInt(6.W)))\n  \n  for (i <- 0 until 6) {\n    vec_189(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_189\n}"}
{"instruction": "Implement a module performing bitwise AND on two 29-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastAndGate_10741 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(29.W))\n    val b = Input(UInt(29.W))\n    val out = Output(UInt(29.W))\n  })\n  \n  // Logic: bitwise AND\n  io.out := io.a & io.b\n}"}
{"instruction": "Implement a module performing bitwise OR on two 19-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathOrGate_10742 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 5-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10743 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleShiftReg_10744 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 28-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_10745 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(28.W))\n    val b = Input(UInt(28.W))\n    val out = Output(UInt(28.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 19-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10746 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(19.W))\n    val b = Input(UInt(19.W))\n    val out = Output(UInt(19.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchLogic_10747 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(6.W))\n    val out = Output(UInt(6.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a 24-bit UInt Wire named 'v_962'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleWire_10748 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(24.W))\n  })\n  // Task: Define a UInt Wire named 'v_962'\n  val v_962 = Wire(UInt(24.W))\n  \n  \n  v_962 := 0.U.asTypeOf(v_962)\n  \n\n  io.out := v_962\n}"}
{"instruction": "Implement a module performing bitwise OR on two 4-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass BitwiseOrGate_10749 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(4.W))\n    val b = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 24-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10750 extends Bundle {\n  val field1 = UInt(24.W)\n  val field2 = Bool()\n}\n\nclass BasicBundle_10750 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10750)\n  })\n  \n  val blob_380 = Wire(new MyBundle_10750)\n  blob_380.field1 := 123.U\n  blob_380.field2 := true.B\n  \n  io.out := blob_380\n}"}
{"instruction": "Define a 14-bit UInt Wire named 'v_399'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_10752 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(14.W))\n  })\n  // Task: Define a UInt Wire named 'v_399'\n  val v_399 = Wire(UInt(14.W))\n  \n  \n  v_399 := 0.U.asTypeOf(v_399)\n  \n\n  io.out := v_399\n}"}
{"instruction": "Define a Bundle with a 18-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10751 extends Bundle {\n  val field1 = UInt(18.W)\n  val field2 = Bool()\n}\n\nclass SimpleBundle_10751 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10751)\n  })\n  \n  val blob_700 = Wire(new MyBundle_10751)\n  blob_700.field1 := 123.U\n  blob_700.field2 := true.B\n  \n  io.out := blob_700\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10753 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleXorGate_10754 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 14-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleVec_10755 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(14.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_502 = Wire(Vec(8, UInt(14.W)))\n  \n  for (i <- 0 until 8) {\n    vec_502(i) := 0.U.asTypeOf(UInt(14.W))\n  }\n\n  io.out := vec_502\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 27-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataMux_10756 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(27.W))\n    val b = Input(UInt(27.W))\n    val out = Output(UInt(27.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondDecider_10757 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 4-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10758 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(4.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_266 = Wire(Vec(8, UInt(4.W)))\n  \n  for (i <- 0 until 8) {\n    vec_266(i) := 0.U.asTypeOf(UInt(4.W))\n  }\n\n  io.out := vec_266\n}"}
{"instruction": "Implement a 9-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass EventCounter_10759 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(9.W))\n  })\n  \n  val cnt = RegInit(0.U(9.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass CondFlow_10760 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(32.W))\n    val out = Output(UInt(32.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_10761 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10762 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(24.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_211 = Wire(Vec(4, UInt(24.W)))\n  \n  for (i <- 0 until 4) {\n    vec_211(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_211\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 26-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10763 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(26.W))\n    val b = Input(UInt(26.W))\n    val out = Output(UInt(26.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 26-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicArray_10764 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(26.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_854 = Wire(Vec(3, UInt(26.W)))\n  \n  for (i <- 0 until 3) {\n    vec_854(i) := 0.U.asTypeOf(UInt(26.W))\n  }\n\n  io.out := vec_854\n}"}
{"instruction": "Define a 28-bit UInt Reg named 'v_522'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicReg_10765 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(28.W))\n  })\n  // Task: Define a UInt Reg named 'v_522'\n  val v_522 = Reg(UInt(28.W))\n  \n  \n  v_522 := 0.U.asTypeOf(v_522)\n  \n\n  io.out := v_522\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 28-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalBus_10766 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(28.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_526 = Wire(Vec(6, UInt(28.W)))\n  \n  for (i <- 0 until 6) {\n    vec_526(i) := 0.U.asTypeOf(UInt(28.W))\n  }\n\n  io.out := vec_526\n}"}
{"instruction": "Define a 16-bit UInt Wire named 'v_732'.", "input": "", "output": "\nimport chisel3._\n\nclass TestWire_10768 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(16.W))\n  })\n  // Task: Define a UInt Wire named 'v_732'\n  val v_732 = Wire(UInt(16.W))\n  \n  \n  v_732 := 0.U.asTypeOf(v_732)\n  \n\n  io.out := v_732\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10767 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10767 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10767)\n  })\n  \n  val blob_166 = Wire(new MyBundle_10767)\n  blob_166.field1 := 123.U\n  blob_166.field2 := true.B\n  \n  io.out := blob_166\n}"}
{"instruction": "Define a Wire Vec of 4 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass TestArray_10769 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(4, UInt(32.W)))\n  })\n  // Task: Define a Vec of 4 UInts\n  val vec_106 = Wire(Vec(4, UInt(32.W)))\n  \n  for (i <- 0 until 4) {\n    vec_106(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_106\n}"}
{"instruction": "Define a 13-bit UInt Wire named 'v_411'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicWire_10770 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(13.W))\n  })\n  // Task: Define a UInt Wire named 'v_411'\n  val v_411 = Wire(UInt(13.W))\n  \n  \n  v_411 := 0.U.asTypeOf(v_411)\n  \n\n  io.out := v_411\n}"}
{"instruction": "Define a Bundle with a 6-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10771 extends Bundle {\n  val field1 = UInt(6.W)\n  val field2 = Bool()\n}\n\nclass GlobalStruct_10771 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10771)\n  })\n  \n  val blob_512 = Wire(new MyBundle_10771)\n  blob_512.field1 := 123.U\n  blob_512.field2 := true.B\n  \n  io.out := blob_512\n}"}
{"instruction": "Define a Bundle with a 22-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10772 extends Bundle {\n  val field1 = UInt(22.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10772 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10772)\n  })\n  \n  val blob_202 = Wire(new MyBundle_10772)\n  blob_202.field1 := 123.U\n  blob_202.field2 := true.B\n  \n  io.out := blob_202\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathChooser_10773 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 21-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalMux_10774 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a 7-bit UInt Wire named 'v_971'.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleUIntWire_10776 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(7.W))\n  })\n  // Task: Define a UInt Wire named 'v_971'\n  val v_971 = Wire(UInt(7.W))\n  \n  \n  v_971 := 0.U.asTypeOf(v_971)\n  \n\n  io.out := v_971\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10775 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10775 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10775)\n  })\n  \n  val blob_653 = Wire(new MyBundle_10775)\n  blob_653.field1 := 123.U\n  blob_653.field2 := true.B\n  \n  io.out := blob_653\n}"}
{"instruction": "Define a Bundle with a 31-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10777 extends Bundle {\n  val field1 = UInt(31.W)\n  val field2 = Bool()\n}\n\nclass SimpleStruct_10777 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10777)\n  })\n  \n  val blob_153 = Wire(new MyBundle_10777)\n  blob_153.field1 := 123.U\n  blob_153.field2 := true.B\n  \n  io.out := blob_153\n}"}
{"instruction": "Define a 23-bit UInt Reg named 'v_432'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntReg_10778 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(23.W))\n  })\n  // Task: Define a UInt Reg named 'v_432'\n  val v_432 = Reg(UInt(23.W))\n  \n  \n  v_432 := 0.U.asTypeOf(v_432)\n  \n\n  io.out := v_432\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusLogic_10779 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a module performing bitwise OR on two 18-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_10780 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchController_10782 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 5-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass PulseCounter_10781 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(5.W))\n  })\n  \n  val cnt = RegInit(0.U(5.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Bundle with a 32-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10783 extends Bundle {\n  val field1 = UInt(32.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10783 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10783)\n  })\n  \n  val blob_432 = Wire(new MyBundle_10783)\n  blob_432.field1 := 123.U\n  blob_432.field2 := true.B\n  \n  io.out := blob_432\n}"}
{"instruction": "Define a Bundle with a 4-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10784 extends Bundle {\n  val field1 = UInt(4.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10784 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10784)\n  })\n  \n  val blob_772 = Wire(new MyBundle_10784)\n  blob_772.field1 := 123.U\n  blob_772.field2 := true.B\n  \n  io.out := blob_772\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10785 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass MyPacket_10785 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10785)\n  })\n  \n  val blob_627 = Wire(new MyBundle_10785)\n  blob_627.field1 := 123.U\n  blob_627.field2 := true.B\n  \n  io.out := blob_627\n}"}
{"instruction": "Define a Bundle with a 10-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10786 extends Bundle {\n  val field1 = UInt(10.W)\n  val field2 = Bool()\n}\n\nclass SimpleInterface_10786 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10786)\n  })\n  \n  val blob_411 = Wire(new MyBundle_10786)\n  blob_411.field1 := 123.U\n  blob_411.field2 := true.B\n  \n  io.out := blob_411\n}"}
{"instruction": "Define a Bundle with a 26-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10787 extends Bundle {\n  val field1 = UInt(26.W)\n  val field2 = Bool()\n}\n\nclass BasicPacket_10787 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10787)\n  })\n  \n  val blob_519 = Wire(new MyBundle_10787)\n  blob_519.field1 := 123.U\n  blob_519.field2 := true.B\n  \n  io.out := blob_519\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 18-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalSwitch_10788 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(18.W))\n    val b = Input(UInt(18.W))\n    val out = Output(UInt(18.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalArray_10790 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(15.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_731 = Wire(Vec(7, UInt(15.W)))\n  \n  for (i <- 0 until 7) {\n    vec_731(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_731\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 6-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass LocalVec_10789 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(6.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_880 = Wire(Vec(5, UInt(6.W)))\n  \n  for (i <- 0 until 5) {\n    vec_880(i) := 0.U.asTypeOf(UInt(6.W))\n  }\n\n  io.out := vec_880\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 16-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass PathSelector_10791 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing bitwise OR on two 5-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicMerge_10793 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(5.W))\n    val b = Input(UInt(5.W))\n    val out = Output(UInt(5.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a Bundle with a 5-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10794 extends Bundle {\n  val field1 = UInt(5.W)\n  val field2 = Bool()\n}\n\nclass LocalStruct_10794 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10794)\n  })\n  \n  val blob_184 = Wire(new MyBundle_10794)\n  blob_184.field1 := 123.U\n  blob_184.field2 := true.B\n  \n  io.out := blob_184\n}"}
{"instruction": "Define a 13-bit SInt Wire named 'v_172'.", "input": "", "output": "\nimport chisel3._\n\nclass TestSIntWire_10795 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(13.W))\n  })\n  // Task: Define a SInt Wire named 'v_172'\n  val v_172 = Wire(SInt(13.W))\n  \n  \n  v_172 := 0.U.asTypeOf(v_172)\n  \n\n  io.out := v_172\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchDecider_10796 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(13.W))\n    val out = Output(UInt(13.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Wire Vec of 3 UInts, each 21-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10797 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(3, UInt(21.W)))\n  })\n  // Task: Define a Vec of 3 UInts\n  val vec_725 = Wire(Vec(3, UInt(21.W)))\n  \n  for (i <- 0 until 3) {\n    vec_725(i) := 0.U.asTypeOf(UInt(21.W))\n  }\n\n  io.out := vec_725\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyVec_10798 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(30.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_912 = Wire(Vec(5, UInt(30.W)))\n  \n  for (i <- 0 until 5) {\n    vec_912(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_912\n}"}
{"instruction": "Define a 18-bit SInt Reg named 'v_663'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_10799 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(18.W))\n  })\n  // Task: Define a SInt Reg named 'v_663'\n  val v_663 = Reg(SInt(18.W))\n  \n  \n  v_663 := 0.U.asTypeOf(v_663)\n  \n\n  io.out := v_663\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 9-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass LogicParity_10800 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(9.W))\n    val b = Input(UInt(9.W))\n    val out = Output(UInt(9.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 7 UInts, each 19-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_10801 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(7, UInt(19.W)))\n  })\n  // Task: Define a Vec of 7 UInts\n  val vec_966 = Wire(Vec(7, UInt(19.W)))\n  \n  for (i <- 0 until 7) {\n    vec_966(i) := 0.U.asTypeOf(UInt(19.W))\n  }\n\n  io.out := vec_966\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass PulseBuffer_10802 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(4.W))\n    val out = Output(UInt(4.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 32-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyBus_10804 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(32.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_383 = Wire(Vec(2, UInt(32.W)))\n  \n  for (i <- 0 until 2) {\n    vec_383(i) := 0.U.asTypeOf(UInt(32.W))\n  }\n\n  io.out := vec_383\n}"}
{"instruction": "Define a Wire Vec of 2 UInts, each 24-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicVec_10805 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(2, UInt(24.W)))\n  })\n  // Task: Define a Vec of 2 UInts\n  val vec_976 = Wire(Vec(2, UInt(24.W)))\n  \n  for (i <- 0 until 2) {\n    vec_976(i) := 0.U.asTypeOf(UInt(24.W))\n  }\n\n  io.out := vec_976\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 24-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass DataChooser_10807 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10806 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10806 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10806)\n  })\n  \n  val blob_200 = Wire(new MyBundle_10806)\n  blob_200.field1 := 123.U\n  blob_200.field2 := true.B\n  \n  io.out := blob_200\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10808 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(20.W))\n    val out = Output(UInt(20.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Define a Bundle with a 27-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10809 extends Bundle {\n  val field1 = UInt(27.W)\n  val field2 = Bool()\n}\n\nclass BasicInterface_10809 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10809)\n  })\n  \n  val blob_519 = Wire(new MyBundle_10809)\n  blob_519.field1 := 123.U\n  blob_519.field2 := true.B\n  \n  io.out := blob_519\n}"}
{"instruction": "Implement a module performing addition on two 10-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastPlus_10810 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(10.W))\n    val b = Input(UInt(10.W))\n    val out = Output(UInt(10.W))\n  })\n  \n  // Logic: addition\n  io.out := io.a + io.b\n}"}
{"instruction": "Define a 26-bit UInt Wire named 'v_153'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicUIntWire_10811 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(UInt(26.W))\n  })\n  // Task: Define a UInt Wire named 'v_153'\n  val v_153 = Wire(UInt(26.W))\n  \n  \n  v_153 := 0.U.asTypeOf(v_153)\n  \n\n  io.out := v_153\n}"}
{"instruction": "Define a 15-bit SInt Reg named 'v_872'.", "input": "", "output": "\nimport chisel3._\n\nclass LocalReg_10812 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(15.W))\n  })\n  // Task: Define a SInt Reg named 'v_872'\n  val v_872 = Reg(SInt(15.W))\n  \n  \n  v_872 := 0.U.asTypeOf(v_872)\n  \n\n  io.out := v_872\n}"}
{"instruction": "Define a Bundle with a 9-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10814 extends Bundle {\n  val field1 = UInt(9.W)\n  val field2 = Bool()\n}\n\nclass MyInterface_10814 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10814)\n  })\n  \n  val blob_793 = Wire(new MyBundle_10814)\n  blob_793.field1 := 123.U\n  blob_793.field2 := true.B\n  \n  io.out := blob_793\n}"}
{"instruction": "Define a Bundle with a 28-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10815 extends Bundle {\n  val field1 = UInt(28.W)\n  val field2 = Bool()\n}\n\nclass GlobalInterface_10815 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10815)\n  })\n  \n  val blob_496 = Wire(new MyBundle_10815)\n  blob_496.field1 := 123.U\n  blob_496.field2 := true.B\n  \n  io.out := blob_496\n}"}
{"instruction": "Implement a module performing bitwise XOR on two 14-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleParity_10816 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(14.W))\n    val b = Input(UInt(14.W))\n    val out = Output(UInt(14.W))\n  })\n  \n  // Logic: bitwise XOR\n  io.out := io.a ^ io.b\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 30-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleArray_10817 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(30.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_758 = Wire(Vec(8, UInt(30.W)))\n  \n  for (i <- 0 until 8) {\n    vec_758(i) := 0.U.asTypeOf(UInt(30.W))\n  }\n\n  io.out := vec_758\n}"}
{"instruction": "Define a 23-bit SInt Reg named 'v_842'.", "input": "", "output": "\nimport chisel3._\n\nclass BasicSIntReg_10818 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(23.W))\n  })\n  // Task: Define a SInt Reg named 'v_842'\n  val v_842 = Reg(SInt(23.W))\n  \n  \n  v_842 := 0.U.asTypeOf(v_842)\n  \n\n  io.out := v_842\n}"}
{"instruction": "Define a Wire Vec of 6 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass MyArray_10819 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(6, UInt(5.W)))\n  })\n  // Task: Define a Vec of 6 UInts\n  val vec_247 = Wire(Vec(6, UInt(5.W)))\n  \n  for (i <- 0 until 6) {\n    vec_247(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_247\n}"}
{"instruction": "Implement a module performing subtraction on two 24-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass SimpleMinus_10820 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(24.W))\n    val b = Input(UInt(24.W))\n    val out = Output(UInt(24.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a Bundle with a 23-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10821 extends Bundle {\n  val field1 = UInt(23.W)\n  val field2 = Bool()\n}\n\nclass GlobalPacket_10821 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10821)\n  })\n  \n  val blob_791 = Wire(new MyBundle_10821)\n  blob_791.field1 := 123.U\n  blob_791.field2 := true.B\n  \n  io.out := blob_791\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass BranchFlow_10822 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(25.W))\n    val out = Output(UInt(25.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Use 'when' to assign output based on a condition.", "input": "", "output": "\nimport chisel3._\n\nclass StatusFlow_10823 extends Module {\n  val io = IO(new Bundle {\n    val cond = Input(Bool())\n    val a = Input(UInt(12.W))\n    val out = Output(UInt(12.W))\n  })\n  \n  io.out := 0.U\n  \n  when (io.cond) {\n    io.out := io.a\n  } .otherwise {\n    io.out := 0.U\n  }\n}"}
{"instruction": "Implement a 14-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_10824 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(14.W))\n  })\n  \n  val cnt = RegInit(0.U(14.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 16-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10825 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(16.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_696 = Wire(Vec(8, UInt(16.W)))\n  \n  for (i <- 0 until 8) {\n    vec_696(i) := 0.U.asTypeOf(UInt(16.W))\n  }\n\n  io.out := vec_696\n}"}
{"instruction": "Implement a 2-to-1 Multiplexer for 17-bit signals.", "input": "", "output": "\nimport chisel3._\n\nclass SignalChooser_10826 extends Module {\n  val io = IO(new Bundle {\n    val sel = Input(Bool())\n    val a = Input(UInt(17.W))\n    val b = Input(UInt(17.W))\n    val out = Output(UInt(17.W))\n  })\n  \n  // Logic: 2-to-1 Mux\n  io.out := Mux(io.sel, io.a, io.b)\n}"}
{"instruction": "Implement a module performing subtraction on two 16-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass MathSubtractor_10827 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(16.W))\n    val b = Input(UInt(16.W))\n    val out = Output(UInt(16.W))\n  })\n  \n  // Logic: subtraction\n  io.out := io.a - io.b\n}"}
{"instruction": "Define a 5-bit SInt Reg named 'v_300'.", "input": "", "output": "\nimport chisel3._\n\nclass TestReg_10828 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(5.W))\n  })\n  // Task: Define a SInt Reg named 'v_300'\n  val v_300 = Reg(SInt(5.W))\n  \n  \n  v_300 := 0.U.asTypeOf(v_300)\n  \n\n  io.out := v_300\n}"}
{"instruction": "Define a Wire Vec of 5 UInts, each 5-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass BasicBuffer_10829 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(5, UInt(5.W)))\n  })\n  // Task: Define a Vec of 5 UInts\n  val vec_785 = Wire(Vec(5, UInt(5.W)))\n  \n  for (i <- 0 until 5) {\n    vec_785(i) := 0.U.asTypeOf(UInt(5.W))\n  }\n\n  io.out := vec_785\n}"}
{"instruction": "Define a Bundle with a 15-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10830 extends Bundle {\n  val field1 = UInt(15.W)\n  val field2 = Bool()\n}\n\nclass LocalPacket_10830 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10830)\n  })\n  \n  val blob_368 = Wire(new MyBundle_10830)\n  blob_368.field1 := 123.U\n  blob_368.field2 := true.B\n  \n  io.out := blob_368\n}"}
{"instruction": "Implement a 12-bit counter with enable signal.", "input": "", "output": "\nimport chisel3._\n\nclass CycleTicker_10831 extends Module {\n  val io = IO(new Bundle {\n    val en = Input(Bool())\n    val out = Output(UInt(12.W))\n  })\n  \n  val cnt = RegInit(0.U(12.W))\n  \n  when (io.en) {\n    cnt := cnt + 1.U\n  }\n  \n  io.out := cnt\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass CycleDelayLine_10832 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(11.W))\n    val out = Output(UInt(11.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
{"instruction": "Implement a module performing bitwise OR on two 21-bit inputs.", "input": "", "output": "\nimport chisel3._\n\nclass FastOrGate_10833 extends Module {\n  val io = IO(new Bundle {\n    val a = Input(UInt(21.W))\n    val b = Input(UInt(21.W))\n    val out = Output(UInt(21.W))\n  })\n  \n  // Logic: bitwise OR\n  io.out := io.a | io.b\n}"}
{"instruction": "Define a 17-bit SInt Wire named 'v_979'.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalWire_10834 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(SInt(17.W))\n  })\n  // Task: Define a SInt Wire named 'v_979'\n  val v_979 = Wire(SInt(17.W))\n  \n  \n  v_979 := 0.U.asTypeOf(v_979)\n  \n\n  io.out := v_979\n}"}
{"instruction": "Define a Wire Vec of 8 UInts, each 15-bit wide.", "input": "", "output": "\nimport chisel3._\n\nclass GlobalBuffer_10835 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(Vec(8, UInt(15.W)))\n  })\n  // Task: Define a Vec of 8 UInts\n  val vec_940 = Wire(Vec(8, UInt(15.W)))\n  \n  for (i <- 0 until 8) {\n    vec_940(i) := 0.U.asTypeOf(UInt(15.W))\n  }\n\n  io.out := vec_940\n}"}
{"instruction": "Define a Bundle with a 20-bit UInt and a Bool, then instantiate it.", "input": "", "output": "\nimport chisel3._\n\nclass MyBundle_10836 extends Bundle {\n  val field1 = UInt(20.W)\n  val field2 = Bool()\n}\n\nclass TestInterface_10836 extends Module {\n  val io = IO(new Bundle {\n    val out = Output(new MyBundle_10836)\n  })\n  \n  val blob_508 = Wire(new MyBundle_10836)\n  blob_508.field1 := 123.U\n  blob_508.field2 := true.B\n  \n  io.out := blob_508\n}"}
{"instruction": "Implement a 2-stage shift register.", "input": "", "output": "\nimport chisel3._\n\nclass DataDelayLine_10838 extends Module {\n  val io = IO(new Bundle {\n    val in = Input(UInt(8.W))\n    val out = Output(UInt(8.W))\n  })\n  \n  val r1 = RegNext(io.in)\n  val r2 = RegNext(r1)\n  \n  io.out := r2\n}"}
