###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID lab1-10.eng.utah.edu)
#  Generated on:      Mon Dec  2 20:29:24 2019
#  Design:            core_top_pads
#  Command:           summaryReport -noHtml -outfile ./RPT/summary_report.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: core_top_pads  
# Instances: 91023  
# Hard Macros: 0  
# Std Cells: 90864  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                  AND2X1             3751       49405.1712  
                   BUFX1             1163       12765.0880  
                 DFFQBX1             1921      105424.4800  
                  DFFQX1             2680      129428.9920  
                   FILL1            13877       30462.7904  
                  FILL16             1286       45168.4352  
                   FILL2            21423       94055.5392  
                  FILL32            12835      901612.5440  
                   FILL4             5451       47864.1408  
                   FILL8             3072       53949.2352  
                   INVX1               33         217.3248  
                  INVX16               23         605.8752  
                   INVX2             2560       16859.1360  
                  INVX32               24        1159.0656  
                   INVX4               61         535.6288  
                  MUX2X1               98        2151.2960  
                 NAND2X1             7642       83878.5920  
                 NAND3X1             3138       48219.7632  
                  NOR2X1             6307       69225.6320  
                   OR2X1              379        4991.8848  
                    TIE0                4          35.1232  
                    TIE1                1           8.7808  
                  XOR2X1             3135       75701.4720  
# Pads: 159  
    ------------------------------
    IO Cells in Netlist
    ------------------------------
                I/O Name   Instance Count  
             pad_fill_01               60  
             pad_fill_16               12  
              pad_fill_2               12  
              pad_fill_4               12  
              pad_corner                4  
                 pad_gnd                1  
                 pad_vdd                1  
             pad_bidirhe               16  
                 pad_out               23  
                  pad_in               18  
# Net: 33130  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  0  
    # Floating IO  0  
    # IO Connected to Non-IO Inst  0  57  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  0  98268  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  66158  
Average Pins Per Net(Signal): 2.966  

==============================
General Library Information
==============================
# Routing Layers: 6  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library have METAL1, METAL2, METAL3, METAL5 and METAL6 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    METAL6  
    METAL5  
    METAL3  
    METAL2  
    METAL1  5  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.900 um  
    Wire Pitch Y  0.900 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.440 um  
    Spacing  0.460 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA56
        ------------------------------
               Vias in VIA56  Default  
                    VIA5WEST      Yes  
                    VIA5EAST      Yes  
                        VIA5      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA45
        ------------------------------
               Vias in VIA45  Default  
                   VIA4SOUTH      Yes  
                   VIA4NORTH      Yes  
                        VIA4      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA34
        ------------------------------
               Vias in VIA34  Default  
                    VIA3WEST      Yes  
                    VIA3EAST      Yes  
                        VIA3      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA23
        ------------------------------
               Vias in VIA23  Default  
                   VIA2SOUTH      Yes  
                   VIA2NORTH      Yes  
                        VIA2      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA12
        ------------------------------
               Vias in VIA12  Default  
                    VIA12_VV      Yes  
                    VIA12_HH      Yes  
                    VIA12_VH      Yes  
                    VIA12_HV      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.230 um  
    Spacing  0.230 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer CONT
        ------------------------------  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 InformationLayer POLY1 Information
    ------------------------------
    Type  Masterslice  15  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
        1) All Antenna Constructs are absent for the macro section of LEF.
    ------------------------------
    These Layers have antenna info
    ------------------------------
    METAL6  
    VIA56  
    METAL5  
    VIA45  
    METAL4  
    VIA34  
    METAL3  
    VIA23  
    METAL2  
    VIA12  
    METAL1  
    ------------------------------
    These Layers have no antenna info
    ------------------------------
    CONT  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name        Tech Site name  
             pad_fill_01                   pad  
            pad_fill_005                   pad  
              pad_corner                   pad  3  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 133  
    General Caution:
        1) TODO
    No-driven Nets  
    core_dut/_btb/W3/target[358]  
    core_dut/_btb/W3/target[359]  
    core_dut/_btb/W3/target[360]  
    core_dut/_btb/W3/target[361]  
    core_dut/_btb/W3/target[362]  
    core_dut/_btb/W3/target[363]  
    core_dut/_btb/W3/target[364]  
    core_dut/_btb/W3/target[365]  
    core_dut/_btb/W3/target[366]  
    core_dut/_btb/W3/target[367]  
    core_dut/_btb/W3/operation[0]  
    core_dut/_btb/W2/target[358]  
    core_dut/_btb/W2/target[359]  
    core_dut/_btb/W2/target[360]  
    core_dut/_btb/W2/target[361]  
    core_dut/_btb/W2/target[362]  
    core_dut/_btb/W2/target[363]  
    core_dut/_btb/W2/target[364]  
    core_dut/_btb/W2/target[365]  
    core_dut/_btb/W2/target[366]  
    core_dut/_btb/W2/target[367]  
    core_dut/_btb/W2/operation[0]  
    core_dut/_btb/W1/target[358]  
    core_dut/_btb/W1/target[359]  
    core_dut/_btb/W1/target[360]  
    core_dut/_btb/W1/target[361]  
    core_dut/_btb/W1/target[362]  
    core_dut/_btb/W1/target[363]  
    core_dut/_btb/W1/target[364]  
    core_dut/_btb/W1/target[365]  
    core_dut/_btb/W1/target[366]  
    core_dut/_btb/W1/target[367]  
    core_dut/_btb/W1/operation[0]  
    core_dut/_btb/W0/target[358]  
    core_dut/_btb/W0/target[359]  
    core_dut/_btb/W0/target[360]  
    core_dut/_btb/W0/target[361]  
    core_dut/_btb/W0/target[362]  
    core_dut/_btb/W0/target[363]  
    core_dut/_btb/W0/target[364]  
    core_dut/_btb/W0/target[365]  
    core_dut/_btb/W0/target[366]  
    core_dut/_btb/W0/target[367]  
    core_dut/_btb/W0/operation[0]  
    core_dut/_MemoryAccess/result_ex[0]  
    core_dut/_MemoryAccess/result_ex[1]  
    core_dut/_MemoryAccess/result_ex[2]  
    core_dut/_MemoryAccess/result_ex[3]  
    core_dut/_MemoryAccess/result_ex[4]  
    core_dut/_MemoryAccess/result_ex[5]  
    core_dut/_MemoryAccess/result_ex[6]  
    core_dut/_MemoryAccess/result_ex[7]  
    core_dut/_Execute/r354/CO  
    core_dut/_Execute/r342/CO  
    core_dut/_Execute/r355/NE  
    core_dut/_Execute/r355/GE  
    core_dut/_Execute/r355/LE  
    core_dut/_Execute/r355/EQ  
    core_dut/_Execute/add_96/CO  
    core_dut/_Execute/add_101/CO  
    core_dut/_Execute/add_117/CO  
    core_dut/_InstructionDecode/instruction_if[0]  
    core_dut/_InstructionDecode/instruction_if[1]  
    core_dut/_InstructionDecode/instruction_if[2]  
    core_dut/_InstructionDecode/instruction_if[3]  
    core_dut/_InstructionDecode/instruction_if[4]  
    core_dut/_InstructionDecode/instruction_if[5]  
    core_dut/_InstructionDecode/instruction_if[6]  
    core_dut/_InstructionDecode/instruction_if[7]  
    core_dut/_InstructionDecode/instruction_if[8]  
    core_dut/_InstructionDecode/instruction_if[9]  
    core_dut/_InstructionDecode/instruction_if[10]  
    core_dut/_InstructionDecode/instruction_if[11]  
    core_dut/_InstructionDecode/*Logic0*  
    core_dut/SYNOPSYS_UNCONNECTED__3  
    core_dut/SYNOPSYS_UNCONNECTED__2  
    core_dut/SYNOPSYS_UNCONNECTED__1  
    core_dut/result_ex[0]  
    core_dut/result_ex[1]  
    core_dut/result_ex[2]  
    core_dut/result_ex[3]  
    core_dut/result_ex[4]  
    core_dut/result_ex[5]  
    core_dut/result_ex[6]  
    core_dut/result_ex[7]  
    core_dut/target_address_id[0]  
    core_dut/target_address_id[1]  
    core_dut/target_address_id[2]  
    core_dut/target_address_id[3]  
    core_dut/target_address_id[4]  
    core_dut/target_address_id[5]  
    core_dut/target_address_id[6]  
    core_dut/target_address_id[7]  
    core_dut/target_address_id[8]  
    core_dut/target_address_id[9]  
    core_dut/target_address_id[10]  
    core_dut/target_address_id[11]  
    core_dut/target_address_id[12]  
    core_dut/target_address_id[13]  
    core_dut/target_address_id[14]  
    core_dut/target_address_id[15]  
    core_dut/write_index_rf[0]  
    core_dut/write_index_rf[1]  
    core_dut/write_index_rf[2]  
    core_dut/write_index_rf[3]  
    core_dut/write_index_rf[4]  
    core_dut/reg2_index_rf[0]  
    core_dut/reg2_index_rf[1]  
    core_dut/reg2_index_rf[2]  
    core_dut/reg2_index_rf[3]  
    core_dut/reg2_index_rf[4]  
    core_dut/reg1_index_rf[0]  
    core_dut/reg1_index_rf[1]  
    core_dut/reg1_index_rf[2]  
    core_dut/reg1_index_rf[3]  
    core_dut/reg1_index_rf[4]  
    core_dut/write_en_rf  
    data_mem_bus[0]  
    data_mem_bus[1]  
    data_mem_bus[2]  
    data_mem_bus[3]  
    data_mem_bus[4]  
    data_mem_bus[5]  
    data_mem_bus[6]  
    data_mem_bus[7]  
    data_mem_bus[8]  
    data_mem_bus[9]  
    data_mem_bus[10]  
    data_mem_bus[11]  
    data_mem_bus[12]  
    data_mem_bus[13]  
    data_mem_bus[14]  
    data_mem_bus[15]  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:      33011           0  
No of Connections:      65314           0  
Total Net Length (X): 4.9041e+05  0.0000e+00  
Total Net Length (Y): 5.4988e+05  0.0000e+00  
Total Net Length: 1.0403e+06  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    *  
    @  
    clk  
    *  
    @  
    clk  6  
# Generated clocks: 0  
# "dont_use" cells from .libs: 0  
# "dont_touch" cells from .libs: 0  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                  AND2X1  1606  
                  AND2X1  1606  
                 ANTENNA  1606  
                 ANTENNA  1606  
                   BUFX1  1606  
                   BUFX1  1606  
                 DFFQBX1  1606  
                 DFFQBX1  1606  
                DFFQQBX1  1606  
                DFFQQBX1  1606  
                DFFQSRX1  1606  
                DFFQSRX1  1606  
                  DFFQX1  1606  
                  DFFQX1  1606  
                   INVX1  1606  
                   INVX1  1606  
                  INVX16  1606  
                  INVX16  1606  
                   INVX2  1606  
                   INVX2  1606  
                  INVX32  1606  
                  INVX32  1606  
                   INVX4  1606  
                   INVX4  1606  
                   INVX8  1606  
                   INVX8  1606  
                  MUX2X1  1606  
                  MUX2X1  1606  
                 NAND2X1  1606  
                 NAND2X1  1606  
                 NAND3X1  1606  
                 NAND3X1  1606  
                  NOR2X1  1606  
                  NOR2X1  1606  
                   OR2X1  1606  
                   OR2X1  1606  
                    TIE0  1606  
                    TIE0  1606  
                    TIE1  1606  
                    TIE1  1606  
                  XOR2X1  1606  
                  XOR2X1  1606  42  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                  AND2X1  0.297700  
                  AND2X1  0.297700  
                   BUFX1  0.297700  
                   BUFX1  0.297700  
                 DFFQBX1  0.297700  
                 DFFQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQSRX1  0.297700  
                DFFQSRX1  0.297700  
                  DFFQX1  0.297700  
                  DFFQX1  0.297700  
                   INVX1  0.297700  
                   INVX1  0.297700  
                  INVX16  0.297700  
                  INVX16  0.297700  
                   INVX2  0.297700  
                   INVX2  0.297700  
                  INVX32  0.297700  
                  INVX32  0.297700  
                   INVX4  0.297700  
                   INVX4  0.297700  
                   INVX8  0.297700  
                   INVX8  0.297700  
                  MUX2X1  0.297700  
                  MUX2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND3X1  0.297700  
                 NAND3X1  0.297700  
                  NOR2X1  0.297700  
                  NOR2X1  0.297700  
                   OR2X1  0.297700  
                   OR2X1  0.297700  
                  XOR2X1  0.297700  
                  XOR2X1  0.297700  36  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 1773725.990 um^2  
Total area of Standard cells(Subtracting Physical Cells): 600613.306 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 1518784.960 um^2  
Total area of Core: 1773836.064 um^2  
Total area of Chip: 3462784.960 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 351  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.994%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 33.860%  
% Pure Gate Density #3 (Subtracting MACROS): 99.994%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 33.860%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.994%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 33.860%  
% Core Density (Counting Std Cells and MACROs): 99.994%  
% Core Density #2(Subtracting Physical Cells): 33.860%  
% Chip Density (Counting Std Cells and MACROs and IOs): 95.083%  
% Chip Density #2(Subtracting Physical Cells): 61.205%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total METAL1 wire length: 0.0000 um  
Total METAL2 wire length: 309515.9350 um  
Total METAL3 wire length: 385140.8100 um  
Total METAL4 wire length: 357577.3600 um  
Total METAL5 wire length: 160177.3600 um  
Total METAL6 wire length: 0.0000 um  
Total wire length: 1212411.4650 um  
Average wire length/net: 36.5956 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    METAL1  110860.3359  1773836.0640  6.2498%  
    METAL2  0.0000  1773836.0640  0.0000%  
    METAL3  366.2400  1773836.0640  0.0206%  
    METAL4  22863.3600  1773836.0640  1.2889%  
    METAL5  21480.4100  1773836.0640  1.2110%  
    METAL6  0.0000  1773836.0640  0.0000%  For more information click here  
