// Seed: 4007252028
program module_0 ();
  assign id_1 = -1;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
module module_1 ();
  wire id_2;
  module_0 modCall_1 ();
  assign id_1 = -1 * (id_1);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4;
  id_5(
      .id_0(id_4),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(),
      .id_4(id_3),
      .id_5(-1),
      .id_6(1),
      .id_7(id_4),
      .id_8(-1),
      .id_9(id_4)
  );
  assign id_2 = id_4;
  wire id_6;
  logic [7:0][-1 'd0] id_7 = id_5;
endmodule
