Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov 10 03:30:50 2024
| Host         : ac33c46d4ba5 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file counter_10000_timing_summary_routed.rpt -pb counter_10000_timing_summary_routed.pb -rpx counter_10000_timing_summary_routed.rpx -warn_on_violation
| Design       : counter_10000
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    18          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (18)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (3)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (18)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_Clear/r_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Btn_RunStop/r_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U_fnd_controller/U_clk_div/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.069        0.000                      0                  135        0.213        0.000                      0                  135        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.069        0.000                      0                  135        0.213        0.000                      0                  135        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.069ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.174ns (21.561%)  route 4.271ns (78.439%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.841    10.530    U_clock_div/E[0]
    SLICE_X49Y15         FDCE                                         r  U_clock_div/r_counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X49Y15         FDCE                                         r  U_clock_div/r_counter_reg[10]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X49Y15         FDCE (Setup_fdce_C_CE)      -0.412    14.599    U_clock_div/r_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.069ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.445ns  (logic 1.174ns (21.561%)  route 4.271ns (78.439%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.841    10.530    U_clock_div/E[0]
    SLICE_X49Y15         FDCE                                         r  U_clock_div/r_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X49Y15         FDCE                                         r  U_clock_div/r_counter_reg[13]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X49Y15         FDCE (Setup_fdce_C_CE)      -0.412    14.599    U_clock_div/r_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.599    
                         arrival time                         -10.530    
  -------------------------------------------------------------------
                         slack                                  4.069    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.174ns (21.593%)  route 4.263ns (78.407%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.833    10.522    U_clock_div/E[0]
    SLICE_X49Y13         FDCE                                         r  U_clock_div/r_counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.446    14.787    U_clock_div/CLK
    SLICE_X49Y13         FDCE                                         r  U_clock_div/r_counter_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y13         FDCE (Setup_fdce_C_CE)      -0.412    14.600    U_clock_div/r_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.078ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.437ns  (logic 1.174ns (21.593%)  route 4.263ns (78.407%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.833    10.522    U_clock_div/E[0]
    SLICE_X49Y13         FDCE                                         r  U_clock_div/r_counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.446    14.787    U_clock_div/CLK
    SLICE_X49Y13         FDCE                                         r  U_clock_div/r_counter_reg[8]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X49Y13         FDCE (Setup_fdce_C_CE)      -0.412    14.600    U_clock_div/r_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.600    
                         arrival time                         -10.522    
  -------------------------------------------------------------------
                         slack                                  4.078    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.174ns (21.660%)  route 4.246ns (78.340%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.816    10.505    U_clock_div/E[0]
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[19]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDCE (Setup_fdce_C_CE)      -0.376    14.649    U_clock_div/r_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.174ns (21.660%)  route 4.246ns (78.340%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.816    10.505    U_clock_div/E[0]
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[20]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDCE (Setup_fdce_C_CE)      -0.376    14.649    U_clock_div/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.174ns (21.660%)  route 4.246ns (78.340%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.816    10.505    U_clock_div/E[0]
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[22]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDCE (Setup_fdce_C_CE)      -0.376    14.649    U_clock_div/r_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.420ns  (logic 1.174ns (21.660%)  route 4.246ns (78.340%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.816    10.505    U_clock_div/E[0]
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.445    14.786    U_clock_div/CLK
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[23]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X50Y16         FDCE (Setup_fdce_C_CE)      -0.376    14.649    U_clock_div/r_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.649    
                         arrival time                         -10.505    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.174ns (22.080%)  route 4.143ns (77.920%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.713    10.402    U_clock_div/E[0]
    SLICE_X52Y13         FDCE                                         r  U_clock_div/r_counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.447    14.788    U_clock_div/CLK
    SLICE_X52Y13         FDCE                                         r  U_clock_div/r_counter_reg[0]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y13         FDCE (Setup_fdce_C_CE)      -0.376    14.651    U_clock_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 U_clock_div/r_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.317ns  (logic 1.174ns (22.080%)  route 4.143ns (77.920%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    U_clock_div/CLK
    SLICE_X50Y15         FDCE                                         r  U_clock_div/r_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y15         FDCE (Prop_fdce_C_Q)         0.478     5.563 f  U_clock_div/r_counter_reg[17]/Q
                         net (fo=3, routed)           0.851     6.414    U_clock_div/r_counter_reg_n_0_[17]
    SLICE_X49Y15         LUT5 (Prop_lut5_I0_O)        0.295     6.709 f  U_clock_div/r_counter[23]_i_6/O
                         net (fo=1, routed)           0.739     7.448    U_clock_div/r_counter[23]_i_6_n_0
    SLICE_X50Y16         LUT5 (Prop_lut5_I2_O)        0.124     7.572 f  U_clock_div/r_counter[23]_i_5/O
                         net (fo=2, routed)           0.501     8.073    U_clock_div/r_counter[23]_i_5_n_0
    SLICE_X50Y14         LUT6 (Prop_lut6_I1_O)        0.124     8.197 f  U_clock_div/r_counter[23]_i_3/O
                         net (fo=25, routed)          1.339     9.536    U_control_unit/r_counter_reg[0]
    SLICE_X54Y15         LUT3 (Prop_lut3_I2_O)        0.153     9.689 r  U_control_unit/r_counter[23]_i_1/O
                         net (fo=25, routed)          0.713    10.402    U_clock_div/E[0]
    SLICE_X52Y13         FDCE                                         r  U_clock_div/r_counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.447    14.788    U_clock_div/CLK
    SLICE_X52Y13         FDCE                                         r  U_clock_div/r_counter_reg[1]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X52Y13         FDCE (Setup_fdce_C_CE)      -0.376    14.651    U_clock_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.651    
                         arrival time                         -10.402    
  -------------------------------------------------------------------
                         slack                                  4.249    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.246ns (73.561%)  route 0.088ns (26.439%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    U_control_unit/CLK
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.148     1.593 r  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=44, routed)          0.088     1.682    U_control_unit/w_clear
    SLICE_X54Y15         LUT5 (Prop_lut5_I2_O)        0.098     1.780 r  U_control_unit/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.780    U_control_unit/FSM_onehot_state[0]_i_1_n_0
    SLICE_X54Y15         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    U_control_unit/CLK
    SLICE_X54Y15         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDPE (Hold_fdpe_C_D)         0.121     1.566    U_control_unit/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 U_clock_div/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_tick_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.247ns (63.224%)  route 0.144ns (36.776%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    U_clock_div/CLK
    SLICE_X50Y13         FDCE                                         r  U_clock_div/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y13         FDCE (Prop_fdce_C_Q)         0.148     1.593 f  U_clock_div/r_counter_reg[5]/Q
                         net (fo=3, routed)           0.144     1.737    U_clock_div/r_counter_reg_n_0_[5]
    SLICE_X50Y13         LUT5 (Prop_lut5_I2_O)        0.099     1.836 r  U_clock_div/r_tick_i_1/O
                         net (fo=1, routed)           0.000     1.836    U_clock_div/r_tick_i_1_n_0
    SLICE_X50Y13         FDCE                                         r  U_clock_div/r_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    U_clock_div/CLK
    SLICE_X50Y13         FDCE                                         r  U_clock_div/r_tick_reg/C
                         clock pessimism             -0.514     1.445    
    SLICE_X50Y13         FDCE (Hold_fdce_C_D)         0.121     1.566    U_clock_div/r_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 U_counter_tick/counter_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.931%)  route 0.179ns (49.069%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    U_counter_tick/CLK
    SLICE_X57Y16         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y16         FDCE (Prop_fdce_C_Q)         0.141     1.587 f  U_counter_tick/counter_reg_reg[0]/Q
                         net (fo=20, routed)          0.179     1.766    U_counter_tick/Q[0]
    SLICE_X57Y16         LUT3 (Prop_lut3_I2_O)        0.045     1.811 r  U_counter_tick/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    U_counter_tick/counter_reg[0]_i_1_n_0
    SLICE_X57Y16         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_counter_tick/CLK
    SLICE_X57Y16         FDCE                                         r  U_counter_tick/counter_reg_reg[0]/C
                         clock pessimism             -0.511     1.446    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.091     1.537    U_counter_tick/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.208ns (45.774%)  route 0.246ns (54.226%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    U_control_unit/CLK
    SLICE_X54Y15         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  U_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.246     1.856    U_control_unit/FSM_onehot_state_reg[0]_0
    SLICE_X54Y15         LUT4 (Prop_lut4_I2_O)        0.044     1.900 r  U_control_unit/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.900    U_control_unit/FSM_onehot_state[2]_i_1_n_0
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    U_control_unit/CLK
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.131     1.576    U_control_unit/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_control_unit/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.209ns (45.893%)  route 0.246ns (54.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    U_control_unit/CLK
    SLICE_X54Y15         FDPE                                         r  U_control_unit/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDPE (Prop_fdpe_C_Q)         0.164     1.609 r  U_control_unit/FSM_onehot_state_reg[0]/Q
                         net (fo=4, routed)           0.246     1.856    U_control_unit/FSM_onehot_state_reg[0]_0
    SLICE_X54Y15         LUT5 (Prop_lut5_I3_O)        0.045     1.901 r  U_control_unit/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.901    U_control_unit/FSM_onehot_state[1]_i_1_n_0
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.831     1.958    U_control_unit/CLK
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X54Y15         FDCE (Hold_fdce_C_D)         0.120     1.565    U_control_unit/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_counter_tick/counter_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.247ns (44.334%)  route 0.310ns (55.666%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    U_control_unit/CLK
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.148     1.593 f  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=44, routed)          0.310     1.903    U_counter_tick/w_clear
    SLICE_X57Y16         LUT3 (Prop_lut3_I1_O)        0.099     2.002 r  U_counter_tick/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.002    U_counter_tick/counter_reg[1]_i_1_n_0
    SLICE_X57Y16         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_counter_tick/CLK
    SLICE_X57Y16         FDCE                                         r  U_counter_tick/counter_reg_reg[1]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X57Y16         FDCE (Hold_fdce_C_D)         0.107     1.586    U_counter_tick/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_Btn_RunStop/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Btn_RunStop/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.401%)  route 0.308ns (59.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.566     1.449    U_Btn_RunStop/CLK
    SLICE_X54Y6          FDCE                                         r  U_Btn_RunStop/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y6          FDCE (Prop_fdce_C_Q)         0.164     1.613 f  U_Btn_RunStop/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.146     1.759    U_Btn_RunStop/r_counter_reg_n_0_[0]
    SLICE_X55Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.804 r  U_Btn_RunStop/r_counter[0]_i_1/O
                         net (fo=1, routed)           0.162     1.966    U_Btn_RunStop/r_counter[0]
    SLICE_X54Y6          FDCE                                         r  U_Btn_RunStop/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.837     1.964    U_Btn_RunStop/CLK
    SLICE_X54Y6          FDCE                                         r  U_Btn_RunStop/r_counter_reg[0]/C
                         clock pessimism             -0.515     1.449    
    SLICE_X54Y6          FDCE (Hold_fdce_C_D)         0.090     1.539    U_Btn_RunStop/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.209ns (40.401%)  route 0.308ns (59.599%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.468    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X64Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 f  U_fnd_controller/U_clk_div/r_counter_reg[0]/Q
                         net (fo=3, routed)           0.146     1.778    U_fnd_controller/U_clk_div/r_counter[0]
    SLICE_X65Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.823 r  U_fnd_controller/U_clk_div/r_counter[0]_i_1__1/O
                         net (fo=1, routed)           0.162     1.985    U_fnd_controller/U_clk_div/r_counter_0[0]
    SLICE_X64Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.854     1.981    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X64Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[0]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.090     1.558    U_fnd_controller/U_clk_div/r_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 U_fnd_controller/U_clk_div/r_counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_fnd_controller/U_clk_div/r_counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.231ns (43.224%)  route 0.303ns (56.776%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.585     1.468    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y22         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_fnd_controller/U_clk_div/r_counter_reg[5]/Q
                         net (fo=2, routed)           0.199     1.808    U_fnd_controller/U_clk_div/r_counter[5]
    SLICE_X65Y22         LUT6 (Prop_lut6_I3_O)        0.045     1.853 f  U_fnd_controller/U_clk_div/r_counter[16]_i_2__1/O
                         net (fo=17, routed)          0.104     1.958    U_fnd_controller/U_clk_div/r_clk
    SLICE_X65Y21         LUT2 (Prop_lut2_I0_O)        0.045     2.003 r  U_fnd_controller/U_clk_div/r_counter[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.003    U_fnd_controller/U_clk_div/r_counter_0[1]
    SLICE_X65Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.854     1.981    U_fnd_controller/U_clk_div/r_counter_reg[16]_0
    SLICE_X65Y21         FDCE                                         r  U_fnd_controller/U_clk_div/r_counter_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X65Y21         FDCE (Hold_fdce_C_D)         0.092     1.574    U_fnd_controller/U_clk_div/r_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 U_control_unit/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_clock_div/r_counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.247ns (40.688%)  route 0.360ns (59.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    U_control_unit/CLK
    SLICE_X54Y15         FDCE                                         r  U_control_unit/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y15         FDCE (Prop_fdce_C_Q)         0.148     1.593 f  U_control_unit/FSM_onehot_state_reg[2]/Q
                         net (fo=44, routed)          0.360     1.953    U_clock_div/w_clear
    SLICE_X50Y16         LUT3 (Prop_lut3_I1_O)        0.099     2.052 r  U_clock_div/r_counter[20]_i_1/O
                         net (fo=1, routed)           0.000     2.052    U_clock_div/p_1_in[20]
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.830     1.957    U_clock_div/CLK
    SLICE_X50Y16         FDCE                                         r  U_clock_div/r_counter_reg[20]/C
                         clock pessimism             -0.478     1.479    
    SLICE_X50Y16         FDCE (Hold_fdce_C_D)         0.131     1.610    U_clock_div/r_counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.442    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y12   U_Btn_Clear/edge_reg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y9    U_Btn_Clear/r_clk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X56Y6    U_Btn_Clear/r_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    U_Btn_Clear/r_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    U_Btn_Clear/r_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X57Y9    U_Btn_Clear/r_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Btn_Clear/edge_reg_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Btn_Clear/edge_reg_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_clk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_clk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_Btn_Clear/r_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_Btn_Clear/r_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Btn_Clear/edge_reg_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y12   U_Btn_Clear/edge_reg_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_clk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y9    U_Btn_Clear/r_clk_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_Btn_Clear/r_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X56Y6    U_Btn_Clear/r_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y8    U_Btn_Clear/r_counter_reg[11]/C



