==27608== Cachegrind, a cache and branch-prediction profiler
==27608== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27608== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27608== Command: ./mser .
==27608== 
--27608-- warning: L3 cache found, using its data for the LL simulation.
--27608-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27608-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27608== 
==27608== Process terminating with default action of signal 15 (SIGTERM)
==27608==    at 0x10D2C3: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27608==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27608== 
==27608== I   refs:      2,230,834,443
==27608== I1  misses:            1,206
==27608== LLi misses:            1,202
==27608== I1  miss rate:          0.00%
==27608== LLi miss rate:          0.00%
==27608== 
==27608== D   refs:        897,799,987  (607,235,078 rd   + 290,564,909 wr)
==27608== D1  misses:        2,523,754  (  1,223,288 rd   +   1,300,466 wr)
==27608== LLd misses:        1,325,089  (    226,174 rd   +   1,098,915 wr)
==27608== D1  miss rate:           0.3% (        0.2%     +         0.4%  )
==27608== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27608== 
==27608== LL refs:           2,524,960  (  1,224,494 rd   +   1,300,466 wr)
==27608== LL misses:         1,326,291  (    227,376 rd   +   1,098,915 wr)
==27608== LL miss rate:            0.0% (        0.0%     +         0.4%  )
