 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : crossbar_one_hot_comb_wrapper_seq
Version: Q-2019.12-SP2
Date   : Tue Apr 13 00:09:19 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: tt0p8v25c   Library: tcbn28hpcplusbwp30p140lvttt0p8v25c
Wire Load Model Mode: segmented

  Startpoint: i_en (input port clocked by clk)
  Endpoint: o_data_bus_reg_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  crossbar_one_hot_comb_wrapper_seq
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c
  crossbar_one_hot_comb_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA32
                     ZeroWireload          tcbn28hpcplusbwp30p140lvttt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.07       0.07 f
  i_en (in)                                               0.00       0.07 f
  dut/i_en (crossbar_one_hot_comb_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA32)
                                                          0.00       0.07 f
  dut/U1424/ZN (ND2D16BWP30P140LVT)                       0.00       0.07 r
  dut/U1916/ZN (INR2D8BWP30P140LVT)                       0.00       0.07 f
  dut/U1119/ZN (INVD8BWP30P140LVT)                        0.00       0.08 r
  dut/U2278/ZN (ND2OPTIBD8BWP30P140LVT)                   0.01       0.09 f
  dut/U1856/ZN (NR3OPTPAD8BWP30P140LVT)                   0.01       0.10 r
  dut/U3505/ZN (ND2OPTPAD8BWP30P140LVT)                   0.01       0.10 f
  dut/U1211/ZN (NR2D4BWP30P140LVT)                        0.01       0.11 r
  dut/U3198/ZN (INR2D8BWP30P140LVT)                       0.02       0.13 r
  dut/U1301/ZN (ND2OPTPAD6BWP30P140LVT)                   0.01       0.14 f
  dut/U2930/Z (BUFFD12BWP30P140LVT)                       0.02       0.16 f
  dut/U4523/ZN (NR2OPTPAD2BWP30P140LVT)                   0.01       0.16 r
  dut/U1116/ZN (NR2D2BWP30P140LVT)                        0.00       0.17 f
  dut/U1445/ZN (ND3D1BWP30P140LVT)                        0.01       0.17 r
  dut/U4258/ZN (NR2D2BWP30P140LVT)                        0.01       0.18 f
  dut/U3036/ZN (ND3D2BWP30P140LVT)                        0.01       0.19 r
  dut/o_data_bus[1] (crossbar_one_hot_comb_DATA_WIDTH32_NUM_OUTPUT_DATA8_NUM_INPUT_DATA32)
                                                          0.00       0.19 r
  o_data_bus_reg_reg_1_/D (DFQD1BWP30P140LVT)             0.00       0.19 r
  data arrival time                                                  0.19

  clock clk (rise edge)                                   0.33       0.33
  clock network delay (ideal)                             0.00       0.33
  clock uncertainty                                      -0.15       0.18
  o_data_bus_reg_reg_1_/CP (DFQD1BWP30P140LVT)            0.00       0.18 r
  library setup time                                     -0.01       0.17
  data required time                                                 0.17
  --------------------------------------------------------------------------
  data required time                                                 0.17
  data arrival time                                                 -0.19
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
