
---------- Begin Simulation Statistics ----------
final_tick                               1595615431000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 383625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 773732                       # Number of bytes of host memory used
host_op_rate                                   645330                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   808.08                       # Real time elapsed on the host
host_tick_rate                             1963784114                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   310000001                       # Number of instructions simulated
sim_ops                                     521479327                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.586898                       # Number of seconds simulated
sim_ticks                                1586897623000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   328                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8764438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17528931                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                  48888751                       # Number of branches fetched
system.switch_cpus.committedInsts           300000000                       # Number of instructions committed
system.switch_cpus.committedOps             509725011                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses            84205796                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 83077                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            79169099                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                175472                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses           435077189                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    18                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               3173795246                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         3173795246                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    256302342                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    116223598                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts     42500896                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses      155530626                       # Number of float alu accesses
system.switch_cpus.num_fp_insts             155530626                       # number of float instructions
system.switch_cpus.num_fp_register_reads    249990294                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes    102604019                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             5255219                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     442556583                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            442556583                       # number of integer instructions
system.switch_cpus.num_int_register_reads    898029817                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    279097880                       # number of times the integer registers were written
system.switch_cpus.num_load_insts            84205796                       # Number of load instructions
system.switch_cpus.num_mem_refs             163374895                       # number of memory refs
system.switch_cpus.num_store_insts           79169099                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass          1440      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         283779077     55.66%     55.66% # Class of executed instruction
system.switch_cpus.op_class::IntMult                0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     55.66% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd     52892376     10.37%     66.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.04% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp      4448325      0.87%     66.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.91% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv      1063328      0.21%     67.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.12% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult      4253312      0.83%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.95% # Class of executed instruction
system.switch_cpus.op_class::MemRead         48804950      9.57%     77.53% # Class of executed instruction
system.switch_cpus.op_class::MemWrite        26242492      5.15%     82.67% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead     35400846      6.94%     89.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite     52926607     10.38%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          509812753                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      8797674                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      8793968                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     17591524                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8793968                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      8817074                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops          131                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     17610921                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops            131                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp            3149463                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      6138490                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2625948                       # Transaction distribution
system.membus.trans_dist::ReadExReq           5615030                       # Transaction distribution
system.membus.trans_dist::ReadExResp          5615030                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3149463                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     26293424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     26293424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26293424                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    953790912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    953790912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               953790912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8764493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8764493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8764493                       # Request fanout histogram
system.membus.reqLayer2.occupancy         42126107500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        46133829250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1595615431000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3178749                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11783050                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           84                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11686038                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            3877                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3877                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5615101                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5615101                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           137                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3178612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          358                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     26388893                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              26389251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        14144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    939201984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              939216128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        14675375                       # Total snoops (count)
system.tol2bus.snoopTraffic                 377710848                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         23473102                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.374640                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484030                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               14679134     62.54%     62.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8793968     37.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           23473102                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        14677164000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       13192508000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            205500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::total                        3                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst            3                       # number of overall hits
system.l2.overall_hits::total                       3                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          134                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data      8793713                       # number of demand (read+write) misses
system.l2.demand_misses::total                8793847                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          134                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data      8793713                       # number of overall misses
system.l2.overall_misses::total               8793847                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     15730000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data 986871490000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     986887220000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     15730000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 986871490000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    986887220000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          137                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data      8793713                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              8793850                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          137                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      8793713                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             8793850                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.978102                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            1.000000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.978102                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           1.000000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 117388.059701                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 112224.664371                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 112224.743050                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 117388.059701                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 112224.664371                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 112224.743050                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5901732                       # number of writebacks
system.l2.writebacks::total                   5901732                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          134                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data      8793713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           8793847                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          134                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      8793713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8793847                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     14390000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data 898934360000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 898948750000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     14390000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 898934360000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 898948750000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.978102                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       1.000000                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.978102                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.000000                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 107388.059701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 102224.664371                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 102224.743050                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 107388.059701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 102224.664371                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102224.743050                       # average overall mshr miss latency
system.l2.replacements                       14675244                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5881318                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5881318                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5881318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5881318                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           84                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               84                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           84                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           84                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2912395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2912395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data         1011                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1011                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data         2866                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2866                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data         3877                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3877                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.739231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.739231                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data         2866                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2866                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data     78840000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     78840000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.739231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.739231                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 27508.722959                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 27508.722959                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_misses::.switch_cpus.data      5615101                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5615101                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data 636836997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  636836997500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data      5615101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5615101                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 113415.056559                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113415.056559                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data      5615101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        5615101                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data 580685987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 580685987500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 103415.056559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103415.056559                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst            3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  3                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              134                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     15730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     15730000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            137                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.978102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978102                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 117388.059701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 117388.059701                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          134                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     14390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     14390000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.978102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978102                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 107388.059701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 107388.059701                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus.data      3178612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3178612                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 350034492500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 350034492500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      3178612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3178612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 110121.805524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110121.805524                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3178612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3178612                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 318248372500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 318248372500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 100121.805524                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100121.805524                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           16                       # Cycle average of tags in use
system.l2.tags.total_refs                    14676279                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14675260                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000069                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       5.266492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.000003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     0.011295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    10.722211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.329156                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.670138                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            16                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 155407436                       # Number of tag accesses
system.l2.tags.data_accesses                155407436                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus.inst            3                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data        29351                       # number of demand (read+write) hits
system.l3.demand_hits::total                    29354                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus.inst            3                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data        29351                       # number of overall hits
system.l3.overall_hits::total                   29354                       # number of overall hits
system.l3.demand_misses::.switch_cpus.inst          131                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data      8764362                       # number of demand (read+write) misses
system.l3.demand_misses::total                8764493                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus.inst          131                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data      8764362                       # number of overall misses
system.l3.overall_misses::total               8764493                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus.inst     12864500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data 801711659000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     801724523500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst     12864500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data 801711659000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    801724523500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus.inst          134                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data      8793713                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              8793847                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst          134                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data      8793713                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             8793847                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.977612                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.996662                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.996662                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.977612                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.996662                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.996662                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus.inst 98202.290076                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 91474.046713                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 91474.147278                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 98202.290076                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 91474.046713                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 91474.147278                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             6138490                       # number of writebacks
system.l3.writebacks::total                   6138490                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus.inst          131                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data      8764362                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           8764493                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst          131                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data      8764362                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          8764493                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus.inst     10768500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data 661481867000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 661492635500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst     10768500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data 661481867000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 661492635500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.977612                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.996662                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.996662                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.977612                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.996662                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.996662                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 82202.290076                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 75474.046713                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 75474.147278                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 82202.290076                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 75474.046713                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 75474.147278                       # average overall mshr miss latency
system.l3.replacements                        8764493                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      5901732                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          5901732                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      5901732                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      5901732                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks           76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus.data         2866                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 2866                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus.data         2866                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             2866                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus.data           71                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    71                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus.data      5615030                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             5615030                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus.data 518918704500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  518918704500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus.data      5615101                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           5615101                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.999987                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999987                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 92416.016388                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 92416.016388                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus.data      5615030                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        5615030                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data 429078224500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 429078224500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999987                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999987                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 76416.016388                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 76416.016388                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_hits::.switch_cpus.inst            3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data        29280                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             29283                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus.inst          131                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data      3149332                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         3149463                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst     12864500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data 282792954500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 282805819000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data      3178612                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       3178746                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.977612                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.990788                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.990788                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 98202.290076                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 89794.583264                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 89794.932977                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst          131                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data      3149332                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      3149463                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     10768500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 232403642500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 232414411000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.977612                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.990788                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.990788                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 82202.290076                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73794.583264                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 73794.932977                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       262144                       # Cycle average of tags in use
system.l3.tags.total_refs                    18134101                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   9026637                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.008954                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.cpu.data      2973.740217                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    16.169484                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data 259154.090299                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.data        0.011344                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000062                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.988594                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        262144                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         4892                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        48313                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       208404                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 290539229                       # Number of tag accesses
system.l3.tags.data_accesses                290539229                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           3178746                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     12040222                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         5538479                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            2866                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           2866                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          5615101                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         5615101                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      3178746                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     26407634                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    940517056                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         8764493                       # Total snoops (count)
system.tol3bus.snoopTraffic                 392863360                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         17561206                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000007                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.002731                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               17561075    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                    131      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           17561206                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        14707192500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       13192203500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.8                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst         8384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data    560919168                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          560927552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst         8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          8384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    392863360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       392863360                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          131                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data      8764362                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8764493                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      6138490                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            6138490                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst         5283                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data    353469033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             353474316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst         5283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             5283                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      247566922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            247566922                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      247566922                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst         5283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data    353469033                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            601041238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   6138490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       131.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples   8764362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.149313212500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       369491                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       369491                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            23676651                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5778212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8764493                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    6138490                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8764493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  6138490                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            547907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            547875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            547834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            547872                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            547796                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            547875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            547751                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            547588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            547652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            547589                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           547640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           547822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           547775                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           547806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           547905                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           547806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            383771                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            383744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            383732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            383783                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            383698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            383695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            383551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            383513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            383533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            383478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           383491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           383654                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           383621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           383681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           383805                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           383713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  87244657250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                43822465000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            251578901000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9954.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28704.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7947352                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 5418536                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.68                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.27                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8764493                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              6138490                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8699382                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   52933                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5661                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 100249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 122421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 364582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 365846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 368747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 369458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 369491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 369523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 369699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 373295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 370244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 370752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 371038                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 371692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 371049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 370851                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 369913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 369559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1537067                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    620.524945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   412.527474                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.085505                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       214874     13.98%     13.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       277955     18.08%     32.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        75323      4.90%     36.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59466      3.87%     40.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64546      4.20%     45.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        83061      5.40%     50.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        47157      3.07%     53.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        53398      3.47%     56.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       661287     43.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1537067                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       369491                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.982078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.649843                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     68.653623                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       369480    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        369491                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       369491                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.613295                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.589782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.896935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           247128     66.88%     66.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            18546      5.02%     71.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           103528     28.02%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              153      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              134      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        369491                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              560927552                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               392861632                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               560927552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            392863360                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       353.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       247.57                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    353.47                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    247.57                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.70                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.76                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.93                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1586897443500                       # Total gap between requests
system.mem_ctrls.avgGap                     106481.87                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst         8384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data    560919168                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    392861632                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5283.264577679691                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 353469032.828716993332                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 247565833.048071801662                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          131                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data      8764362                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      6138490                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst      4623000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data 251574278000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27579752751750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     35290.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28704.23                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4492921.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.69                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5484676680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2915174790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         31287444300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        16020054720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     125267934480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     333090844710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     328871110560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       842937240240                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.185647                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 846973647250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  52989820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 686934155750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5489988840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2917994475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         31291035720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        16022722140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     125267934480.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     333179357160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     328793606880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       842962639695                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        531.201653                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 846772694250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  52989820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 687135108750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     15680811                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    435077052                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        450757863                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15680811                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    435077052                       # number of overall hits
system.cpu.icache.overall_hits::total       450757863                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          511                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          137                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            648                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          511                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          137                       # number of overall misses
system.cpu.icache.overall_misses::total           648                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     16105500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     16105500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     16105500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     16105500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15681322                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    435077189                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    450758511                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15681322                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    435077189                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    450758511                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000033                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000033                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 117558.394161                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24854.166667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 117558.394161                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24854.166667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          214                       # number of writebacks
system.cpu.icache.writebacks::total               214                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          137                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     15968500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     15968500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     15968500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     15968500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 116558.394161                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 116558.394161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 116558.394161                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 116558.394161                       # average overall mshr miss latency
system.cpu.icache.replacements                    214                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15680811                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    435077052                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       450757863                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          511                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          137                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           648                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     16105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     16105500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15681322                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    435077189                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    450758511                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 117558.394161                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24854.166667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     15968500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     15968500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 116558.394161                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 116558.394161                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           405.242977                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           450758511                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               648                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          695614.986111                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   346.278319                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    58.964658                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.676325                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.115165                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.791490                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         901517670                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        901517670                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7601895                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    154489563                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        162091458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7601895                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    154489563                       # number of overall hits
system.cpu.dcache.overall_hits::total       162091458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1085187                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      8704797                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        9789984                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1085187                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      8797590                       # number of overall misses
system.cpu.dcache.overall_misses::total       9882777                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 994708186500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 994708186500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 994708186500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 994708186500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8687082                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    163194360                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    171881442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8687082                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    163287153                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    171974235                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.124920                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.053340                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.056958                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.124920                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.053878                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.057467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 114271.267498                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 101604.679487                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 113065.985855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100650.676070                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      6178695                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             74857                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    82.539976                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      6965419                       # number of writebacks
system.cpu.dcache.writebacks::total           6965419                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      8704797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      8704797                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      8797590                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      8797590                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 986003389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 986003389500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 1000186488000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 1000186488000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.053340                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.050644                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.053878                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.051156                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 113271.267498                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 113271.267498                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 113688.690653                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 113688.690653                       # average overall mshr miss latency
system.cpu.dcache.replacements                9877876                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         4180                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     81027177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        81031357                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3085819                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3085906                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 343705159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 343705159000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         4267                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     84112996                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     84117263                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020389                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.036687                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.036686                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 111382.151383                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 111379.011221                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      3085819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3085819                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 340619340000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 340619340000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.036687                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.036685                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 110382.151383                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 110382.151383                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7597715                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     73462386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81060101                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1085100                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      5618978                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      6704078                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data 651003027500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 651003027500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8682815                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     79081364                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     87764179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.124971                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.071053                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.076387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 115857.906456                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 97105.527039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      5618978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5618978                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data 645384049500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 645384049500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.071053                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.064024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 114857.906456                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114857.906456                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data        92793                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        92793                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        92793                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        92793                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data        92793                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        92793                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data  14183098500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  14183098500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 152846.642527                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 152846.642527                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.986831                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           171974235                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           9878900                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             17.408237                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     5.626621                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data  1018.360210                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.005495                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.994492                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999987                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          481                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          487                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         353827370                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        353827370                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1595615431000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON   8717808000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1586897623000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
