<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › wireless › iwmc3200wifi › tx.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>tx.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Intel Wireless Multicomm 3200 WiFi driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Intel Corporation. All rights reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Redistribution and use in source and binary forms, with or without</span>
<span class="cm"> * modification, are permitted provided that the following conditions</span>
<span class="cm"> * are met:</span>
<span class="cm"> *</span>
<span class="cm"> *   * Redistributions of source code must retain the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer.</span>
<span class="cm"> *   * Redistributions in binary form must reproduce the above copyright</span>
<span class="cm"> *     notice, this list of conditions and the following disclaimer in</span>
<span class="cm"> *     the documentation and/or other materials provided with the</span>
<span class="cm"> *     distribution.</span>
<span class="cm"> *   * Neither the name of Intel Corporation nor the names of its</span>
<span class="cm"> *     contributors may be used to endorse or promote products derived</span>
<span class="cm"> *     from this software without specific prior written permission.</span>
<span class="cm"> *</span>
<span class="cm"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<span class="cm"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<span class="cm"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<span class="cm"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<span class="cm"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<span class="cm"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<span class="cm"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<span class="cm"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<span class="cm"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<span class="cm"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<span class="cm"> *</span>
<span class="cm"> *</span>
<span class="cm"> * Intel Corporation &lt;ilw@linux.intel.com&gt;</span>
<span class="cm"> * Samuel Ortiz &lt;samuel.ortiz@intel.com&gt;</span>
<span class="cm"> * Zhu Yi &lt;yi.zhu@intel.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> * iwm Tx theory of operation:</span>
<span class="cm"> *</span>
<span class="cm"> * 1) We receive a 802.3 frame from the stack</span>
<span class="cm"> * 2) We convert it to a 802.11 frame [iwm_xmit_frame]</span>
<span class="cm"> * 3) We queue it to its corresponding tx queue [iwm_xmit_frame]</span>
<span class="cm"> * 4) We schedule the tx worker. There is one worker per tx</span>
<span class="cm"> *    queue. [iwm_xmit_frame]</span>
<span class="cm"> * 5) The tx worker is scheduled</span>
<span class="cm"> * 6) We go through every queued skb on the tx queue, and for each</span>
<span class="cm"> *    and every one of them: [iwm_tx_worker]</span>
<span class="cm"> *    a) We check if we have enough Tx credits (see below for a Tx</span>
<span class="cm"> *       credits description) for the frame length. [iwm_tx_worker]</span>
<span class="cm"> *    b) If we do, we aggregate the Tx frame into a UDMA one, by</span>
<span class="cm"> *       concatenating one REPLY_TX command per Tx frame. [iwm_tx_worker]</span>
<span class="cm"> *    c) When we run out of credits, or when we reach the maximum</span>
<span class="cm"> *       concatenation size, we actually send the concatenated UDMA</span>
<span class="cm"> *       frame. [iwm_tx_worker]</span>
<span class="cm"> *</span>
<span class="cm"> * When we run out of Tx credits, the skbs are filling the tx queue,</span>
<span class="cm"> * and eventually we will stop the netdev queue. [iwm_tx_worker]</span>
<span class="cm"> * The tx queue is emptied as we&#39;re getting new tx credits, by</span>
<span class="cm"> * scheduling the tx_worker. [iwm_tx_credit_inc]</span>
<span class="cm"> * The netdev queue is started again when we have enough tx credits,</span>
<span class="cm"> * and when our tx queue has some reasonable amout of space available</span>
<span class="cm"> * (i.e. half of the max size). [iwm_tx_worker]</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/skbuff.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>
<span class="cp">#include &lt;linux/ieee80211.h&gt;</span>

<span class="cp">#include &quot;iwm.h&quot;</span>
<span class="cp">#include &quot;debug.h&quot;</span>
<span class="cp">#include &quot;commands.h&quot;</span>
<span class="cp">#include &quot;hal.h&quot;</span>
<span class="cp">#include &quot;umac.h&quot;</span>
<span class="cp">#include &quot;bus.h&quot;</span>

<span class="cp">#define IWM_UMAC_PAGE_ALLOC_WRAP 0xffff</span>

<span class="cp">#define BYTES_TO_PAGES(n)	 (1 + ((n) &gt;&gt; ilog2(IWM_UMAC_PAGE_SIZE)) - \</span>
<span class="cp">				 (((n) &amp; (IWM_UMAC_PAGE_SIZE - 1)) == 0))</span>

<span class="cp">#define pool_id_to_queue(id)	 ((id &lt; IWM_TX_CMD_QUEUE) ? id : id - 1)</span>
<span class="cp">#define queue_to_pool_id(q)	 ((q &lt; IWM_TX_CMD_QUEUE) ? q : q + 1)</span>

<span class="cm">/* require to hold tx_credit lock */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">iwm_tx_credit_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_tx_credit</span> <span class="o">*</span><span class="n">tx_credit</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pool_entry</span> <span class="o">*</span><span class="n">pool</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tx_credit</span><span class="o">-&gt;</span><span class="n">pools</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">spool_entry</span> <span class="o">*</span><span class="n">spool</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">tx_credit</span><span class="o">-&gt;</span><span class="n">spools</span><span class="p">[</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">sid</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">spool_pages</span><span class="p">;</span>

	<span class="cm">/* number of pages can be taken from spool by this pool */</span>
	<span class="n">spool_pages</span> <span class="o">=</span> <span class="n">spool</span><span class="o">-&gt;</span><span class="n">max_pages</span> <span class="o">-</span> <span class="n">spool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">+</span>
		      <span class="n">max</span><span class="p">(</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">min_pages</span> <span class="o">-</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">min</span><span class="p">(</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">max_pages</span> <span class="o">-</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span><span class="p">,</span> <span class="n">spool_pages</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">iwm_tx_credit_ok</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">npages</span> <span class="o">=</span> <span class="n">BYTES_TO_PAGES</span><span class="p">(</span><span class="n">nb</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">npages</span> <span class="o">&lt;=</span> <span class="n">iwm_tx_credit_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">,</span> <span class="n">id</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>

	<span class="n">set_bit</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">full_pools_map</span><span class="p">);</span>

	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;LINK: stop txq[%d], available credit: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">pool_id_to_queue</span><span class="p">(</span><span class="n">id</span><span class="p">),</span>
		   <span class="n">iwm_tx_credit_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">,</span> <span class="n">id</span><span class="p">));</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">iwm_tx_credit_inc</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">total_freed_pages</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pool_entry</span> <span class="o">*</span><span class="n">pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spool_entry</span> <span class="o">*</span><span class="n">spool</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">freed_pages</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">queue</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">id</span> <span class="o">&gt;=</span> <span class="n">IWM_MACS_OUT_GROUPS</span><span class="p">);</span>

	<span class="n">pool</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>
	<span class="n">spool</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">sid</span><span class="p">];</span>

	<span class="n">freed_pages</span> <span class="o">=</span> <span class="n">total_freed_pages</span> <span class="o">-</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">total_freed_pages</span><span class="p">;</span>
	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Free %d pages for pool[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">freed_pages</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">freed_pages</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;No pages are freed by UMAC</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">freed_pages</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">freed_pages</span> <span class="o">+=</span> <span class="n">IWM_UMAC_PAGE_ALLOC_WRAP</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">&gt;</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">min_pages</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">int</span> <span class="n">spool_pages</span> <span class="o">=</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">-</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">min_pages</span><span class="p">;</span>
		<span class="n">spool_pages</span> <span class="o">=</span> <span class="n">min</span><span class="p">(</span><span class="n">spool_pages</span><span class="p">,</span> <span class="n">freed_pages</span><span class="p">);</span>
		<span class="n">spool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">-=</span> <span class="n">spool_pages</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">-=</span> <span class="n">freed_pages</span><span class="p">;</span>
	<span class="n">pool</span><span class="o">-&gt;</span><span class="n">total_freed_pages</span> <span class="o">=</span> <span class="n">total_freed_pages</span><span class="p">;</span>

	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Pool[%d] pages alloc: %d, total_freed: %d, &quot;</span>
		   <span class="s">&quot;Spool[%d] pages alloc: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">,</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span><span class="p">,</span>
		   <span class="n">pool</span><span class="o">-&gt;</span><span class="n">total_freed_pages</span><span class="p">,</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">sid</span><span class="p">,</span> <span class="n">spool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">test_bit</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">full_pools_map</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">&lt;</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">max_pages</span> <span class="o">/</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">clear_bit</span><span class="p">(</span><span class="n">id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">full_pools_map</span><span class="p">);</span>

		<span class="n">queue</span> <span class="o">=</span> <span class="n">pool_id_to_queue</span><span class="p">(</span><span class="n">id</span><span class="p">);</span>

		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;LINK: start txq[%d], available &quot;</span>
			   <span class="s">&quot;credit: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">queue</span><span class="p">,</span>
			   <span class="n">iwm_tx_credit_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">,</span> <span class="n">id</span><span class="p">));</span>
		<span class="n">queue_work</span><span class="p">(</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">wq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">worker</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">iwm_tx_credit_dec</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">alloc_pages</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">pool_entry</span> <span class="o">*</span><span class="n">pool</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">spool_entry</span> <span class="o">*</span><span class="n">spool</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">spool_pages</span><span class="p">;</span>

	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Allocate %d pages for pool[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">alloc_pages</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">id</span> <span class="o">&gt;=</span> <span class="n">IWM_MACS_OUT_GROUPS</span><span class="p">);</span>

	<span class="n">pool</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">id</span><span class="p">];</span>
	<span class="n">spool</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">sid</span><span class="p">];</span>

	<span class="n">spool_pages</span> <span class="o">=</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">+</span> <span class="n">alloc_pages</span> <span class="o">-</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">min_pages</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">&gt;=</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">min_pages</span><span class="p">)</span>
		<span class="n">spool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">+=</span> <span class="n">alloc_pages</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">spool_pages</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">spool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">+=</span> <span class="n">spool_pages</span><span class="p">;</span>

	<span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span> <span class="o">+=</span> <span class="n">alloc_pages</span><span class="p">;</span>

	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Pool[%d] pages alloc: %d, total_freed: %d, &quot;</span>
		   <span class="s">&quot;Spool[%d] pages alloc: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">,</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span><span class="p">,</span>
		   <span class="n">pool</span><span class="o">-&gt;</span><span class="n">total_freed_pages</span><span class="p">,</span> <span class="n">pool</span><span class="o">-&gt;</span><span class="n">sid</span><span class="p">,</span> <span class="n">spool</span><span class="o">-&gt;</span><span class="n">alloc_pages</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">iwm_tx_credit_alloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span> <span class="kt">int</span> <span class="n">id</span><span class="p">,</span> <span class="kt">int</span> <span class="n">nb</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">npages</span> <span class="o">=</span> <span class="n">BYTES_TO_PAGES</span><span class="p">(</span><span class="n">nb</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">iwm_tx_credit_ok</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">id</span><span class="p">,</span> <span class="n">nb</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;No credit available for pool[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">id</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOSPC</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">out</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">iwm_tx_credit_dec</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">id</span><span class="p">,</span> <span class="n">npages</span><span class="p">);</span>

 <span class="nl">out:</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Since we&#39;re on an SDIO or USB bus, we are not sharing memory</span>
<span class="cm"> * for storing to be transmitted frames. The host needs to push</span>
<span class="cm"> * them upstream. As a consequence there needs to be a way for</span>
<span class="cm"> * the target to let us know if it can actually take more TX frames</span>
<span class="cm"> * or not. This is what Tx credits are for.</span>
<span class="cm"> *</span>
<span class="cm"> * For each Tx HW queue, we have a Tx pool, and then we have one</span>
<span class="cm"> * unique super pool (spool), which is actually a global pool of</span>
<span class="cm"> * all the UMAC pages.</span>
<span class="cm"> * For each Tx pool we have a min_pages, a max_pages fields, and a</span>
<span class="cm"> * alloc_pages fields. The alloc_pages tracks the number of pages</span>
<span class="cm"> * currently allocated from the tx pool.</span>
<span class="cm"> * Here are the rules to check if given a tx frame we have enough</span>
<span class="cm"> * tx credits for it:</span>
<span class="cm"> * 1) We translate the frame length into a number of UMAC pages.</span>
<span class="cm"> *    Let&#39;s call them n_pages.</span>
<span class="cm"> * 2) For the corresponding tx pool, we check if n_pages +</span>
<span class="cm"> *    pool-&gt;alloc_pages is higher than pool-&gt;min_pages. min_pages</span>
<span class="cm"> *    represent a set of pre-allocated pages on the tx pool. If</span>
<span class="cm"> *    that&#39;s the case, then we need to allocate those pages from</span>
<span class="cm"> *    the spool. We can do so until we reach spool-&gt;max_pages.</span>
<span class="cm"> * 3) Each tx pool is not allowed to allocate more than pool-&gt;max_pages</span>
<span class="cm"> *    from the spool, so once we&#39;re over min_pages, we can allocate</span>
<span class="cm"> *    pages from the spool, but not more than max_pages.</span>
<span class="cm"> *</span>
<span class="cm"> * When the tx code path needs to send a tx frame, it checks first</span>
<span class="cm"> * if it has enough tx credits, following those rules. [iwm_tx_credit_get]</span>
<span class="cm"> * If it does, it then updates the pool and spool counters and</span>
<span class="cm"> * then send the frame. [iwm_tx_credit_alloc and iwm_tx_credit_dec]</span>
<span class="cm"> * On the other side, when the UMAC is done transmitting frames, it</span>
<span class="cm"> * will send a credit update notification to the host. This is when</span>
<span class="cm"> * the pool and spool counters gets to be decreased. [iwm_tx_credit_inc,</span>
<span class="cm"> * called from rx.c:iwm_ntf_tx_credit_update]</span>
<span class="cm"> *</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">iwm_tx_credit_init_pools</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">iwm_umac_notif_alive</span> <span class="o">*</span><span class="n">alive</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">sid</span><span class="p">,</span> <span class="n">pool_pages</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pool_nr</span> <span class="o">=</span> <span class="n">le16_to_cpu</span><span class="p">(</span><span class="n">alive</span><span class="o">-&gt;</span><span class="n">page_grp_count</span><span class="p">);</span>
	<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">full_pools_map</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">memset</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="mi">0</span><span class="p">],</span> <span class="mi">0</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">spool_entry</span><span class="p">));</span>

	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Pools number is %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pool_nr</span><span class="p">);</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pool_nr</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">page_grp_state</span> <span class="o">=</span> <span class="n">alive</span><span class="o">-&gt;</span><span class="n">page_grp_state</span><span class="p">[</span><span class="n">i</span><span class="p">];</span>

		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span> <span class="o">=</span> <span class="n">GET_VAL32</span><span class="p">(</span><span class="n">page_grp_state</span><span class="p">,</span>
				<span class="n">UMAC_ALIVE_PAGE_STS_GRP_NUM</span><span class="p">);</span>
		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sid</span> <span class="o">=</span> <span class="n">GET_VAL32</span><span class="p">(</span><span class="n">page_grp_state</span><span class="p">,</span>
				<span class="n">UMAC_ALIVE_PAGE_STS_SGRP_NUM</span><span class="p">);</span>
		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">min_pages</span> <span class="o">=</span> <span class="n">GET_VAL32</span><span class="p">(</span><span class="n">page_grp_state</span><span class="p">,</span>
				<span class="n">UMAC_ALIVE_PAGE_STS_GRP_MIN_SIZE</span><span class="p">);</span>
		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">max_pages</span> <span class="o">=</span> <span class="n">GET_VAL32</span><span class="p">(</span><span class="n">page_grp_state</span><span class="p">,</span>
				<span class="n">UMAC_ALIVE_PAGE_STS_GRP_MAX_SIZE</span><span class="p">);</span>
		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">alloc_pages</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">total_freed_pages</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">sid</span> <span class="o">=</span> <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sid</span><span class="p">;</span>
		<span class="n">pool_pages</span> <span class="o">=</span> <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">min_pages</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">sid</span><span class="p">].</span><span class="n">max_pages</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">sid</span><span class="p">].</span><span class="n">id</span> <span class="o">=</span> <span class="n">sid</span><span class="p">;</span>
			<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">sid</span><span class="p">].</span><span class="n">max_pages</span> <span class="o">=</span>
				<span class="n">GET_VAL32</span><span class="p">(</span><span class="n">page_grp_state</span><span class="p">,</span>
					  <span class="n">UMAC_ALIVE_PAGE_STS_SGRP_MAX_SIZE</span><span class="p">);</span>
			<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">sid</span><span class="p">].</span><span class="n">alloc_pages</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">sid</span><span class="p">].</span><span class="n">alloc_pages</span> <span class="o">+=</span> <span class="n">pool_pages</span><span class="p">;</span>

		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Pool idx: %d, id: %d, sid: %d, capacity &quot;</span>
			   <span class="s">&quot;min: %d, max: %d, pool alloc: %d, total_free: %d, &quot;</span>
			   <span class="s">&quot;super poll alloc: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			   <span class="n">i</span><span class="p">,</span> <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">id</span><span class="p">,</span>
			   <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">sid</span><span class="p">,</span>
			   <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">min_pages</span><span class="p">,</span>
			   <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">max_pages</span><span class="p">,</span>
			   <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">alloc_pages</span><span class="p">,</span>
			   <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">pools</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">total_freed_pages</span><span class="p">,</span>
			   <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">spools</span><span class="p">[</span><span class="n">sid</span><span class="p">].</span><span class="n">alloc_pages</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">lock</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#define IWM_UDMA_HDR_LEN	sizeof(struct iwm_umac_wifi_out_hdr)</span>

<span class="k">static</span> <span class="n">__le16</span> <span class="nf">iwm_tx_build_packet</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span>
				  <span class="kt">int</span> <span class="n">pool_id</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="n">buf</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwm_umac_wifi_out_hdr</span> <span class="o">*</span><span class="n">hdr</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">iwm_umac_wifi_out_hdr</span> <span class="o">*</span><span class="p">)</span><span class="n">buf</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_udma_wifi_cmd</span> <span class="n">udma_cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_umac_cmd</span> <span class="n">umac_cmd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_tx_info</span> <span class="o">*</span><span class="n">tx_info</span> <span class="o">=</span> <span class="n">skb_to_tx_info</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>

	<span class="n">udma_cmd</span><span class="p">.</span><span class="n">count</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span> <span class="o">+</span>
				     <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_umac_fw_cmd_hdr</span><span class="p">));</span>
	<span class="cm">/* set EOP to 0 here. iwm_udma_wifi_hdr_set_eop() will be</span>
<span class="cm">	 * called later to set EOP for the last packet. */</span>
	<span class="n">udma_cmd</span><span class="p">.</span><span class="n">eop</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">udma_cmd</span><span class="p">.</span><span class="n">credit_group</span> <span class="o">=</span> <span class="n">pool_id</span><span class="p">;</span>
	<span class="n">udma_cmd</span><span class="p">.</span><span class="n">ra_tid</span> <span class="o">=</span> <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">sta</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span> <span class="o">|</span> <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">tid</span><span class="p">;</span>
	<span class="n">udma_cmd</span><span class="p">.</span><span class="n">lmac_offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">umac_cmd</span><span class="p">.</span><span class="n">id</span> <span class="o">=</span> <span class="n">REPLY_TX</span><span class="p">;</span>
	<span class="n">umac_cmd</span><span class="p">.</span><span class="n">count</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>
	<span class="n">umac_cmd</span><span class="p">.</span><span class="n">color</span> <span class="o">=</span> <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">color</span><span class="p">;</span>
	<span class="n">umac_cmd</span><span class="p">.</span><span class="n">resp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">umac_cmd</span><span class="p">.</span><span class="n">seq_num</span> <span class="o">=</span> <span class="n">cpu_to_le16</span><span class="p">(</span><span class="n">iwm_alloc_wifi_cmd_seq</span><span class="p">(</span><span class="n">iwm</span><span class="p">));</span>

	<span class="n">iwm_build_udma_wifi_hdr</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hdr</span><span class="o">-&gt;</span><span class="n">hw_hdr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">udma_cmd</span><span class="p">);</span>
	<span class="n">iwm_build_umac_hdr</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">hdr</span><span class="o">-&gt;</span><span class="n">sw_hdr</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">umac_cmd</span><span class="p">);</span>

	<span class="n">memcpy</span><span class="p">(</span><span class="n">buf</span> <span class="o">+</span> <span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">hdr</span><span class="p">),</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">,</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">umac_cmd</span><span class="p">.</span><span class="n">seq_num</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">iwm_tx_send_concat_packets</span><span class="p">(</span><span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">,</span>
				      <span class="k">struct</span> <span class="n">iwm_tx_queue</span> <span class="o">*</span><span class="n">txq</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Send concatenated Tx: queue %d, %d bytes</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		   <span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span><span class="p">);</span>

	<span class="cm">/* mark EOP for the last packet */</span>
	<span class="n">iwm_udma_wifi_hdr_set_eop</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_ptr</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>

	<span class="n">trace_iwm_tx_packets</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_buf</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">iwm_bus_send_chunk</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_buf</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span><span class="p">);</span>

	<span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_ptr</span> <span class="o">=</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_buf</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">iwm_tx_worker</span><span class="p">(</span><span class="k">struct</span> <span class="n">work_struct</span> <span class="o">*</span><span class="n">work</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_tx_info</span> <span class="o">*</span><span class="n">tx_info</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_tx_queue</span> <span class="o">*</span><span class="n">txq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_sta_info</span> <span class="o">*</span><span class="n">sta_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_tid_info</span> <span class="o">*</span><span class="n">tid_info</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cmdlen</span><span class="p">,</span> <span class="n">ret</span><span class="p">,</span> <span class="n">pool_id</span><span class="p">;</span>

	<span class="n">txq</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">work</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iwm_tx_queue</span><span class="p">,</span> <span class="n">worker</span><span class="p">);</span>
	<span class="n">iwm</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">txq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">iwm_priv</span><span class="p">,</span> <span class="n">txq</span><span class="p">[</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">]);</span>

	<span class="n">pool_id</span> <span class="o">=</span> <span class="n">queue_to_pool_id</span><span class="p">(</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>

	<span class="k">while</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">pool_id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">full_pools_map</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	       <span class="o">!</span><span class="n">skb_queue_empty</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">))</span> <span class="p">{</span>

		<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
		<span class="n">skb</span> <span class="o">=</span> <span class="n">skb_dequeue</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">);</span>
		<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

		<span class="n">tx_info</span> <span class="o">=</span> <span class="n">skb_to_tx_info</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
		<span class="n">sta_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">sta_table</span><span class="p">[</span><span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">sta</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">sta_info</span><span class="o">-&gt;</span><span class="n">valid</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IWM_ERR</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="s">&quot;Trying to send a frame to unknown STA</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">tid_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sta_info</span><span class="o">-&gt;</span><span class="n">tid_info</span><span class="p">[</span><span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">tid</span><span class="p">];</span>

		<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tid_info</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		 * If the RAxTID is stopped, we queue the skb to the stopped</span>
<span class="cm">		 * queue.</span>
<span class="cm">		 * Whenever we&#39;ll get a UMAC notification to resume the tx flow</span>
<span class="cm">		 * for this RAxTID, we&#39;ll merge back the stopped queue into the</span>
<span class="cm">		 * regular queue. See iwm_ntf_stop_resume_tx() from rx.c.</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tid_info</span><span class="o">-&gt;</span><span class="n">stopped</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;%dx%d stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				   <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">sta</span><span class="p">,</span> <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">tid</span><span class="p">);</span>
			<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">skb_queue_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">stopped_queue</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
			<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

			<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tid_info</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">cmdlen</span> <span class="o">=</span> <span class="n">IWM_UDMA_HDR_LEN</span> <span class="o">+</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>

		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;Tx frame on queue %d: skb: 0x%p, sta: &quot;</span>
			   <span class="s">&quot;%d, color: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">sta</span><span class="p">,</span>
			   <span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">color</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span> <span class="o">+</span> <span class="n">cmdlen</span> <span class="o">&gt;</span> <span class="n">IWM_HAL_CONCATENATE_BUF_SIZE</span><span class="p">)</span>
			<span class="n">iwm_tx_send_concat_packets</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">txq</span><span class="p">);</span>

		<span class="n">ret</span> <span class="o">=</span> <span class="n">iwm_tx_credit_alloc</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">pool_id</span><span class="p">,</span> <span class="n">cmdlen</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;not enough tx_credit for queue &quot;</span>
				   <span class="s">&quot;%d, Tx worker stopped</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
			<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
			<span class="n">skb_queue_head</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
			<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

			<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tid_info</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_ptr</span> <span class="o">=</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_buf</span> <span class="o">+</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span><span class="p">;</span>
		<span class="n">tid_info</span><span class="o">-&gt;</span><span class="n">last_seq_num</span> <span class="o">=</span>
			<span class="n">iwm_tx_build_packet</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">skb</span><span class="p">,</span> <span class="n">pool_id</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_ptr</span><span class="p">);</span>
		<span class="n">txq</span><span class="o">-&gt;</span><span class="n">concat_count</span> <span class="o">+=</span> <span class="n">ALIGN</span><span class="p">(</span><span class="n">cmdlen</span><span class="p">,</span> <span class="mi">16</span><span class="p">);</span>

		<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">tid_info</span><span class="o">-&gt;</span><span class="n">mutex</span><span class="p">);</span>

		<span class="n">kfree_skb</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">iwm_tx_send_concat_packets</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">txq</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">__netif_subqueue_stopped</span><span class="p">(</span><span class="n">iwm_to_ndev</span><span class="p">(</span><span class="n">iwm</span><span class="p">),</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">pool_id</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">tx_credit</span><span class="p">.</span><span class="n">full_pools_map</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">&lt;</span> <span class="n">IWM_TX_LIST_SIZE</span> <span class="o">/</span> <span class="mi">2</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;LINK: start netif_subqueue[%d]&quot;</span><span class="p">,</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
		<span class="n">netif_wake_subqueue</span><span class="p">(</span><span class="n">iwm_to_ndev</span><span class="p">(</span><span class="n">iwm</span><span class="p">),</span> <span class="n">txq</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">iwm_xmit_frame</span><span class="p">(</span><span class="k">struct</span> <span class="n">sk_buff</span> <span class="o">*</span><span class="n">skb</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="n">netdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">iwm_priv</span> <span class="o">*</span><span class="n">iwm</span> <span class="o">=</span> <span class="n">ndev_to_iwm</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">wireless_dev</span> <span class="o">*</span><span class="n">wdev</span> <span class="o">=</span> <span class="n">iwm_to_wdev</span><span class="p">(</span><span class="n">iwm</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">iwm_tx_info</span> <span class="o">*</span><span class="n">tx_info</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_tx_queue</span> <span class="o">*</span><span class="n">txq</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">iwm_sta_info</span> <span class="o">*</span><span class="n">sta_info</span><span class="p">;</span>
	<span class="n">u8</span> <span class="o">*</span><span class="n">dst_addr</span><span class="p">,</span> <span class="n">sta_id</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">queue</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>


	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">test_bit</span><span class="p">(</span><span class="n">IWM_STATUS_ASSOCIATED</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;LINK: stop netif_all_queues: &quot;</span>
			   <span class="s">&quot;not associated</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">netif_tx_stop_all_queues</span><span class="p">(</span><span class="n">netdev</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">drop</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">queue</span> <span class="o">=</span> <span class="n">skb_get_queue_mapping</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="n">queue</span> <span class="o">&gt;=</span> <span class="n">IWM_TX_DATA_QUEUES</span><span class="p">);</span> <span class="cm">/* no iPAN yet */</span>

	<span class="n">txq</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">];</span>

	<span class="cm">/* No free space for Tx, tx_worker is too slow */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">queue</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">IWM_TX_LIST_SIZE</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">skb_queue_len</span><span class="p">(</span><span class="o">&amp;</span><span class="n">txq</span><span class="o">-&gt;</span><span class="n">stopped_queue</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">IWM_TX_LIST_SIZE</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">IWM_DBG_TX</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="n">DBG</span><span class="p">,</span> <span class="s">&quot;LINK: stop netif_subqueue[%d]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>
		<span class="n">netif_stop_subqueue</span><span class="p">(</span><span class="n">netdev</span><span class="p">,</span> <span class="n">queue</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">NETDEV_TX_BUSY</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="n">ieee80211_data_from_8023</span><span class="p">(</span><span class="n">skb</span><span class="p">,</span> <span class="n">netdev</span><span class="o">-&gt;</span><span class="n">dev_addr</span><span class="p">,</span> <span class="n">wdev</span><span class="o">-&gt;</span><span class="n">iftype</span><span class="p">,</span>
				       <span class="n">iwm</span><span class="o">-&gt;</span><span class="n">bssid</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWM_ERR</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="s">&quot;build wifi header failed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">drop</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">dst_addr</span> <span class="o">=</span> <span class="p">((</span><span class="k">struct</span> <span class="n">ieee80211_hdr</span> <span class="o">*</span><span class="p">)(</span><span class="n">skb</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">))</span><span class="o">-&gt;</span><span class="n">addr1</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">sta_id</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">sta_id</span> <span class="o">&lt;</span> <span class="n">IWM_STA_TABLE_NUM</span><span class="p">;</span> <span class="n">sta_id</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sta_info</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">sta_table</span><span class="p">[</span><span class="n">sta_id</span><span class="p">];</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">sta_info</span><span class="o">-&gt;</span><span class="n">valid</span> <span class="o">&amp;&amp;</span>
		    <span class="o">!</span><span class="n">memcmp</span><span class="p">(</span><span class="n">dst_addr</span><span class="p">,</span> <span class="n">sta_info</span><span class="o">-&gt;</span><span class="n">addr</span><span class="p">,</span> <span class="n">ETH_ALEN</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">sta_id</span> <span class="o">==</span> <span class="n">IWM_STA_TABLE_NUM</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">IWM_ERR</span><span class="p">(</span><span class="n">iwm</span><span class="p">,</span> <span class="s">&quot;STA %pM not found in sta_table, Tx ignored</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">dst_addr</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">drop</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tx_info</span> <span class="o">=</span> <span class="n">skb_to_tx_info</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">sta</span> <span class="o">=</span> <span class="n">sta_id</span><span class="p">;</span>
	<span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">color</span> <span class="o">=</span> <span class="n">sta_info</span><span class="o">-&gt;</span><span class="n">color</span><span class="p">;</span>
	<span class="cm">/* UMAC uses TID 8 (vs. 0) for non QoS packets */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">sta_info</span><span class="o">-&gt;</span><span class="n">qos</span><span class="p">)</span>
		<span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">tid</span> <span class="o">=</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">priority</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">tx_info</span><span class="o">-&gt;</span><span class="n">tid</span> <span class="o">=</span> <span class="n">IWM_UMAC_MGMT_TID</span><span class="p">;</span>

	<span class="n">spin_lock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">skb_queue_tail</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">queue</span><span class="p">,</span> <span class="n">skb</span><span class="p">);</span>
	<span class="n">spin_unlock_bh</span><span class="p">(</span><span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">queue_work</span><span class="p">(</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">wq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">iwm</span><span class="o">-&gt;</span><span class="n">txq</span><span class="p">[</span><span class="n">queue</span><span class="p">].</span><span class="n">worker</span><span class="p">);</span>

	<span class="n">netdev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_packets</span><span class="o">++</span><span class="p">;</span>
	<span class="n">netdev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_bytes</span> <span class="o">+=</span> <span class="n">skb</span><span class="o">-&gt;</span><span class="n">len</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>

 <span class="nl">drop:</span>
	<span class="n">netdev</span><span class="o">-&gt;</span><span class="n">stats</span><span class="p">.</span><span class="n">tx_dropped</span><span class="o">++</span><span class="p">;</span>
	<span class="n">dev_kfree_skb_any</span><span class="p">(</span><span class="n">skb</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">NETDEV_TX_OK</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
