systemgraph {
  vertex "get_pixel"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, p0_2, p0_3, p0_4, p0_5, p1_0, p1_1, p1_2, p1_3, p1_4, p1_5, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 42109_l,
    "production": {
      "p0_2": 1_i,
      "p1_1": 1_i,
      "p0_1": 1_i,
      "p1_0": 1_i,
      "p0_0": 1_i,
      "p1_5": 1_i,
      "p0_5": 1_i,
      "p1_4": 1_i,
      "p0_4": 1_i,
      "p1_3": 1_i,
      "p0_3": 1_i,
      "p1_2": 1_i
    },
    "consumption": {

    },
    "operationRequirements": {
      "proc": {
        "all": 320_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "gx"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, p0_2, p0_3, p0_4, p0_5, p1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 42109_l,
    "production": {
      "p1_0": 1_i
    },
    "consumption": {
      "p0_2": 1_i,
      "p0_1": 1_i,
      "p0_0": 1_i,
      "p0_5": 1_i,
      "p0_4": 1_i,
      "p0_3": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 77_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "gy"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, p0_2, p0_3, p0_4, p0_5, p1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 42109_l,
    "production": {
      "p1_0": 1_i
    },
    "consumption": {
      "p0_2": 1_i,
      "p0_1": 1_i,
      "p0_0": 1_i,
      "p0_5": 1_i,
      "p0_4": 1_i,
      "p0_3": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 77_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "abs"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 42109_l,
    "production": {

    },
    "consumption": {
      "p1_0": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 123_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "chSo1_0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo1_1"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo1_2"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo1_3"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo1_4"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo1_5"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo2_0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo2_1"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo2_2"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo2_3"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo2_4"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo2_5"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo3_0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "chSo4_0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 8_l
  }
  vertex "getImage"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, schedulers)
  {
    "throughputInSecsNumerator": 312500_l,
    "throughputInSecsDenominator": 40941_l,
    "production": {
      "p0_0": 1_i
    },
    "consumption": {

    },
    "operationRequirements": {
      "proc": {
        "all": 20_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "usan"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, p0_2, schedulers)
  {
    "throughputInSecsNumerator": 312500_l,
    "throughputInSecsDenominator": 40941_l,
    "production": {
      "p0_2": 1_i,
      "p0_1": 1_i
    },
    "consumption": {
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 1177_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "direction"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, p0_2, p0_3, p0_4, schedulers)
  {
    "throughputInSecsNumerator": 312500_l,
    "throughputInSecsDenominator": 40941_l,
    "production": {
      "p0_2": 1_i,
      "p0_4": 1_i,
      "p0_3": 1_i
    },
    "consumption": {
      "p0_1": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 833_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "thin"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, p0_2, p0_3, p0_4, schedulers)
  {
    "throughputInSecsNumerator": 312500_l,
    "throughputInSecsDenominator": 40941_l,
    "production": {
      "p0_4": 1_i,
      "p0_3": 1_i
    },
    "consumption": {
      "p0_2": 1_i,
      "p0_1": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 32_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "putImage"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, schedulers)
  {
    "throughputInSecsNumerator": 312500_l,
    "throughputInSecsDenominator": 40941_l,
    "production": {

    },
    "consumption": {
      "p0_1": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 15_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "chSu0_0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_1"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_2"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_3"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_4"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_5"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_6"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chSu0_7"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "frontEnd"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, p2_0, p3_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {
      "p2_0": 1_i,
      "p1_0": 1_i,
      "p0_0": 1_i,
      "p3_0": 1_i
    },
    "consumption": {

    },
    "operationRequirements": {
      "proc": {
        "all": 141_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "rasta"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, p2_0, p3_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {
      "p2_0": 1_i,
      "p3_0": 1_i
    },
    "consumption": {
      "p1_0": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 31_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "powspec"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, p2_0, p3_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {
      "p2_0": 1_i,
      "p3_0": 1_i
    },
    "consumption": {
      "p1_0": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 235_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "audspec"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, p2_0, p3_0, p4_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {
      "p2_0": 1_i,
      "p4_0": 1_i,
      "p3_0": 1_i
    },
    "consumption": {
      "p1_0": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 108_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "compJah"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, p2_0, p3_0, p4_0, p5_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {
      "p5_0": 1_i,
      "p4_0": 1_i,
      "p3_0": 1_i
    },
    "consumption": {
      "p2_0": 1_i,
      "p1_0": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 170_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "rastaFilter"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p1_0, p2_0, p3_0, p4_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {
      "p4_0": 1_i
    },
    "consumption": {
      "p2_0": 1_i,
      "p1_0": 1_i,
      "p0_0": 1_i,
      "p3_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 194_l
      }
    },
    "sizeInBits": 7_l
  }
  vertex "backEnd"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0, p0_1, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1910479_l,
    "production": {

    },
    "consumption": {
      "p0_1": 1_i,
      "p0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 133_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "chRa0_0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_1"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_2"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_3"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_4"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_5"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_6"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_7"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_8"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_9"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_10"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_11"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_12"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_13"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chRa0_14"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "getImage_0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_0_0": 1_i
    },
    "consumption": {

    },
    "operationRequirements": {
      "proc": {
        "all": 413_l
      }
    },
    "sizeInBits": 8_l
  }
  vertex "CC_0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_0, p0_1_0, p0_1_1, p0_1_2, p0_1_3, p0_1_4, p0_1_5, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_5": 1_i,
      "p0_1_4": 1_i,
      "p0_1_3": 1_i,
      "p0_1_2": 1_i,
      "p0_1_1": 1_i,
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 1101_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "DCT_0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_0, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 252_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "Huffman_0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_0, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 340_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "DCT_1"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_1, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_1": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 252_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "Huffman_1"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_1, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 8841_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_1": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 340_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "DCT_2"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_2, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_2": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 252_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "Huffman_2"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_2, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_2": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 340_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "DCT_3"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_3, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_3": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 252_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "Huffman_3"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_3, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_3": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 340_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "DCT_4"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_4, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_4": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 252_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "Huffman_4"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_4, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_4": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 340_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "DCT_5"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_5, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_5": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 252_l
      }
    },
    "sizeInBits": 6_l
  }
  vertex "Huffman_5"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_5, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_5": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 340_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "CS_0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_0, p0_0_1, p0_0_2, p0_0_3, p0_0_4, p0_0_5, p0_1_0, schedulers)
  {
    "throughputInSecsNumerator": 5000000_l,
    "throughputInSecsDenominator": 391901_l,
    "production": {
      "p0_1_0": 1_i
    },
    "consumption": {
      "p0_0_5": 1_i,
      "p0_0_4": 1_i,
      "p0_0_3": 1_i,
      "p0_0_2": 1_i,
      "p0_0_1": 1_i,
      "p0_0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 2524_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "writeImage_0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0_0_0, schedulers)
  {
    "throughputInSecsNumerator": 1250000_l,
    "throughputInSecsDenominator": 429_l,
    "production": {

    },
    "consumption": {
      "p0_0_0": 1_i
    },
    "operationRequirements": {
      "proc": {
        "all": 132_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "chJ0_0_0"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_1_0"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_1_1"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_1_2"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_1_3"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_1_4"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_1_5"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_2_0"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_2_1"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_2_2"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_2_3"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_2_4"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_2_5"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_3_0"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_3_1"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_3_2"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_3_3"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_3_4"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_3_5"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "chJ0_4_0"
  [decision::Allocated, decision::MemoryMapped, decision::Scheduled, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer, schedulers)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 128_l
  }
  vertex "a0"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, p2, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p1": 1_i,
      "p2": 1_i
    },
    "consumption": {
      "p0": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 4_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "a1"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, p2, p3, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p2": 1_i,
      "p3": 1_i
    },
    "consumption": {
      "p0": 1_i,
      "p1": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 7_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "a2"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p1": 1_i
    },
    "consumption": {
      "p0": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 9_l
      }
    },
    "sizeInBits": 3_l
  }
  vertex "a3"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, p2, p3, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p1": 1_i,
      "p2": 1_i,
      "p3": 1_i
    },
    "consumption": {
      "p0": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 7_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "a4"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, p2, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p1": 1_i,
      "p2": 1_i
    },
    "consumption": {
      "p0": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 7_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "a5"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, p2, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p2": 1_i
    },
    "consumption": {
      "p0": 1_i,
      "p1": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 4_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "a6"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p1": 1_i
    },
    "consumption": {
      "p0": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 6_l
      }
    },
    "sizeInBits": 2_l
  }
  vertex "a7"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {

    },
    "consumption": {
      "p0": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 2_l
      }
    },
    "sizeInBits": 3_l
  }
  vertex "a8"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p0, p1, p2, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {
      "p2": 1_i
    },
    "consumption": {
      "p0": 1_i,
      "p1": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 2_l
      }
    },
    "sizeInBits": 5_l
  }
  vertex "a9"
  [decision::MemoryMapped, decision::Scheduled, decision::results::AnalyzedActor, impl::InstrumentedExecutable, moc::sdf::SDFActor, visualization::Visualizable]
  (allocationHosts, combFunctions, mappingHosts, p1, schedulers)
  {
    "throughputInSecsNumerator": 10000000_l,
    "throughputInSecsDenominator": 1963869_l,
    "production": {

    },
    "consumption": {
      "p1": 1_i
    },
    "operationRequirements": {
      "proc_0": {
        "all": 6_l
      }
    },
    "sizeInBits": 4_l
  }
  vertex "ch0"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 256_l
  }
  vertex "ch1"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 64_l
  }
  vertex "ch2"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 1_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 512_l
  }
  vertex "ch3"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 64_l
  }
  vertex "ch4"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 256_l
  }
  vertex "ch5"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 1_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 256_l
  }
  vertex "ch6"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 64_l
  }
  vertex "ch7"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 512_l
  }
  vertex "ch8"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 64_l
  }
  vertex "ch10"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 256_l
  }
  vertex "ch11"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 64_l
  }
  vertex "ch12"
  [decision::Allocated, decision::MemoryMapped, impl::TokenizableDataBlock, moc::sdf::SDFChannel, visualization::Visualizable]
  (allocationHosts, consumer, initialTokenValues, mappingHosts, producer)
  {
    "numOfInitialTokens": 0_i,
    "maxSizeInBits": 0_l,
    "tokenSizeInBits": 64_l
  }
  vertex "tile_0"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_0"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem0"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni0"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os0"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "a0",
      "a1",
      "a2",
      "a8",
      "a9",
      "a4",
      "a5",
      "a3",
      "a1",
      "a6",
      "a7",
      "a0"
    ]
  }
  vertex "micro_blaze_ni_slots0"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_1"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_1"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem1"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni1"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os1"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "getImage_0",
      "CC_0",
      "DCT_5",
      "DCT_4",
      "DCT_3",
      "DCT_2",
      "DCT_1",
      "DCT_0",
      "Huffman_5",
      "Huffman_4",
      "Huffman_3",
      "Huffman_2",
      "Huffman_0",
      "CS_0"
    ]
  }
  vertex "micro_blaze_ni_slots1"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [
        "chJ0_0_0",
        "chJ0_1_0",
        "chJ0_1_1",
        "chJ0_1_2",
        "chJ0_1_3",
        "chJ0_1_4",
        "chJ0_1_5",
        "chJ0_2_0",
        "chJ0_2_1",
        "chJ0_2_2",
        "chJ0_2_3",
        "chJ0_2_4",
        "chJ0_2_5",
        "chJ0_3_0",
        "chJ0_3_1",
        "chJ0_3_2",
        "chJ0_3_3",
        "chJ0_3_4",
        "chJ0_3_5",
        "chJ0_4_0"
      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_2"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_2"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem2"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni2"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os2"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "frontEnd",
      "rasta",
      "powspec",
      "audspec",
      "compJah",
      "rastaFilter",
      "backEnd"
    ]
  }
  vertex "micro_blaze_ni_slots2"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_3"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_3"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem3"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni3"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os3"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "getImage",
      "usan",
      "direction",
      "thin",
      "putImage"
    ]
  }
  vertex "micro_blaze_ni_slots3"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_4"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_4"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem4"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni4"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os4"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "get_pixel",
      "gy",
      "gx",
      "abs"
    ]
  }
  vertex "micro_blaze_ni_slots4"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_5"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_5"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem5"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni5"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os5"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "Huffman_1"
    ]
  }
  vertex "micro_blaze_ni_slots5"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [
        "chJ0_0_0",
        "chJ0_1_0",
        "chJ0_1_1",
        "chJ0_1_2",
        "chJ0_1_3",
        "chJ0_1_4",
        "chJ0_1_5",
        "chJ0_2_0",
        "chJ0_2_1",
        "chJ0_2_2",
        "chJ0_2_3",
        "chJ0_2_4",
        "chJ0_2_5",
        "chJ0_3_0",
        "chJ0_3_1",
        "chJ0_3_2",
        "chJ0_3_3",
        "chJ0_3_4",
        "chJ0_3_5",
        "chJ0_4_0"
      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_6"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_6"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem6"
  [platform::GenericMemoryModule, visualization::GreyBox, visualization::Visualizable]
  (contained, instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni6"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os6"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::GreyBox, visualization::Visualizable]
  (allocationHosts, contained)
  {
    "entries": [
      "writeImage_0"
    ]
  }
  vertex "micro_blaze_ni_slots6"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [
        "chJ0_0_0",
        "chJ0_1_0",
        "chJ0_1_1",
        "chJ0_1_2",
        "chJ0_1_3",
        "chJ0_1_4",
        "chJ0_1_5",
        "chJ0_2_0",
        "chJ0_2_1",
        "chJ0_2_2",
        "chJ0_2_3",
        "chJ0_2_4",
        "chJ0_2_5",
        "chJ0_3_0",
        "chJ0_3_2",
        "chJ0_3_3",
        "chJ0_3_4",
        "chJ0_3_5",
        "chJ0_4_0"
      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "tile_7"
  [platform::AbstractStructure, visualization::GreyBox]
  (contained, submodules)
  {}
  vertex "micro_blaze_7"
  [platform::InstrumentedProcessingModule, visualization::GreyBox, visualization::Visualizable]
  (contained, defaultMemory, networkInterface)
  {
    "operatingFrequencyInHertz": 50000000_l,
    "modalInstructionsPerCycle": {
      "eco": {
        "all":      0.01538461538_64
      },
      "default": {
        "all":      0.07692307692_64
      }
    }
  }
  vertex "micro_blaze_mem7"
  [platform::GenericMemoryModule, visualization::Visualizable]
  (instructionsAndData, networkInterface)
  {
    "spaceInBits": 8388608_l,
    "operatingFrequencyInHertz": 50000000_l
  }
  vertex "micro_blaze_ni7"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (bus, tileMemory, tileProcessor)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 50000000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "micro_blaze_os7"
  [decision::Allocated, decision::platform::runtime::AllocatedSingleSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler, visualization::Visualizable]
  (allocationHosts)
  {
    "entries": [

    ]
  }
  vertex "micro_blaze_ni_slots7"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  vertex "TDMBus"
  [platform::InstrumentedCommunicationModule, visualization::Visualizable]
  (ni_0, ni_1, ni_2, ni_3, ni_4, ni_5, ni_6, ni_7)
  {
    "maxCyclesPerFlit": 8_i,
    "flitSizeInBits": 128_l,
    "initialLatency": 0_l,
    "operatingFrequencyInHertz": 666667000_l,
    "maxConcurrentFlits": 8_i
  }
  vertex "busSched"
  [decision::Allocated, decision::platform::runtime::AllocatedSharedSlotSCS, platform::runtime::AbstractScheduler, platform::runtime::StaticCyclicScheduler]
  (allocationHosts)
  {
    "entries": [
      [
        "chJ0_0_0",
        "chJ0_1_0",
        "chJ0_1_1",
        "chJ0_1_2",
        "chJ0_1_3",
        "chJ0_1_4",
        "chJ0_1_5",
        "chJ0_2_0",
        "chJ0_2_1",
        "chJ0_2_2",
        "chJ0_2_3",
        "chJ0_2_4",
        "chJ0_2_5",
        "chJ0_3_0",
        "chJ0_3_1",
        "chJ0_3_2",
        "chJ0_3_3",
        "chJ0_3_4",
        "chJ0_3_5",
        "chJ0_4_0"
      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ],
      [

      ]
    ]
  }
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p0_0" to "chSo1_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo1_0" port "consumer" to "gx" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p0_1" to "chSo1_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo1_1" port "consumer" to "gx" port "p0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p0_2" to "chSo1_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo1_2" port "consumer" to "gx" port "p0_2"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p0_3" to "chSo1_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo1_3" port "consumer" to "gx" port "p0_3"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p0_4" to "chSo1_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo1_4" port "consumer" to "gx" port "p0_4"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p0_5" to "chSo1_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo1_5" port "consumer" to "gx" port "p0_5"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p1_0" to "chSo2_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo2_0" port "consumer" to "gy" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p1_1" to "chSo2_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo2_1" port "consumer" to "gy" port "p0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p1_2" to "chSo2_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo2_2" port "consumer" to "gy" port "p0_2"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p1_3" to "chSo2_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo2_3" port "consumer" to "gy" port "p0_3"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p1_4" to "chSo2_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo2_4" port "consumer" to "gy" port "p0_4"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "get_pixel" port "p1_5" to "chSo2_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo2_5" port "consumer" to "gy" port "p0_5"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "gx" port "p1_0" to "chSo3_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo3_0" port "consumer" to "abs" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "gy" port "p1_0" to "chSo4_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSo4_0" port "consumer" to "abs" port "p1_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "getImage" port "p0_0" to "chSu0_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_0" port "consumer" to "usan" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "usan" port "p0_1" to "chSu0_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_1" port "consumer" to "direction" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "usan" port "p0_2" to "chSu0_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_2" port "consumer" to "direction" port "p0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "direction" port "p0_2" to "chSu0_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_3" port "consumer" to "thin" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "direction" port "p0_3" to "chSu0_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_4" port "consumer" to "thin" port "p0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "direction" port "p0_4" to "chSu0_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_5" port "consumer" to "thin" port "p0_2"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "thin" port "p0_3" to "chSu0_6" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_6" port "consumer" to "putImage" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "thin" port "p0_4" to "chSu0_7" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chSu0_7" port "consumer" to "putImage" port "p0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "frontEnd" port "p0_0" to "chRa0_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_0" port "consumer" to "rasta" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "frontEnd" port "p1_0" to "chRa0_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_1" port "consumer" to "rasta" port "p1_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "rasta" port "p2_0" to "chRa0_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_2" port "consumer" to "powspec" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "rasta" port "p3_0" to "chRa0_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_3" port "consumer" to "powspec" port "p1_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "powspec" port "p2_0" to "chRa0_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_4" port "consumer" to "audspec" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "powspec" port "p3_0" to "chRa0_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_5" port "consumer" to "audspec" port "p1_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "audspec" port "p2_0" to "chRa0_6" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_6" port "consumer" to "rastaFilter" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "audspec" port "p3_0" to "chRa0_7" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_7" port "consumer" to "compJah" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "audspec" port "p4_0" to "chRa0_8" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_8" port "consumer" to "compJah" port "p1_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "compJah" port "p3_0" to "chRa0_9" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_9" port "consumer" to "rastaFilter" port "p1_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "compJah" port "p4_0" to "chRa0_10" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_10" port "consumer" to "rastaFilter" port "p2_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "compJah" port "p5_0" to "chRa0_11" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_11" port "consumer" to "rastaFilter" port "p3_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "rastaFilter" port "p4_0" to "chRa0_12" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_12" port "consumer" to "backEnd" port "p0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "frontEnd" port "p2_0" to "chRa0_13" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_13" port "consumer" to "compJah" port "p2_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "frontEnd" port "p3_0" to "chRa0_14" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chRa0_14" port "consumer" to "backEnd" port "p0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "getImage_0" port "p0_0_0" to "chJ0_0_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_0_0" port "consumer" to "CC_0" port "p0_0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CC_0" port "p0_1_0" to "chJ0_1_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_1_0" port "consumer" to "DCT_0" port "p0_0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CC_0" port "p0_1_1" to "chJ0_1_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_1_1" port "consumer" to "DCT_1" port "p0_0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CC_0" port "p0_1_2" to "chJ0_1_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_1_2" port "consumer" to "DCT_2" port "p0_0_2"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CC_0" port "p0_1_3" to "chJ0_1_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_1_3" port "consumer" to "DCT_3" port "p0_0_3"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CC_0" port "p0_1_4" to "chJ0_1_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_1_4" port "consumer" to "DCT_4" port "p0_0_4"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CC_0" port "p0_1_5" to "chJ0_1_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_1_5" port "consumer" to "DCT_5" port "p0_0_5"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "DCT_0" port "p0_1_0" to "chJ0_2_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_2_0" port "consumer" to "Huffman_0" port "p0_0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "DCT_1" port "p0_1_0" to "chJ0_2_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_2_1" port "consumer" to "Huffman_1" port "p0_0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "DCT_2" port "p0_1_0" to "chJ0_2_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_2_2" port "consumer" to "Huffman_2" port "p0_0_2"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "DCT_3" port "p0_1_0" to "chJ0_2_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_2_3" port "consumer" to "Huffman_3" port "p0_0_3"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "DCT_4" port "p0_1_0" to "chJ0_2_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_2_4" port "consumer" to "Huffman_4" port "p0_0_4"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "DCT_5" port "p0_1_0" to "chJ0_2_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_2_5" port "consumer" to "Huffman_5" port "p0_0_5"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "Huffman_0" port "p0_1_0" to "chJ0_3_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_3_0" port "consumer" to "CS_0" port "p0_0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "Huffman_1" port "p0_1_0" to "chJ0_3_1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_3_1" port "consumer" to "CS_0" port "p0_0_1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "Huffman_2" port "p0_1_0" to "chJ0_3_2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_3_2" port "consumer" to "CS_0" port "p0_0_2"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "Huffman_3" port "p0_1_0" to "chJ0_3_3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_3_3" port "consumer" to "CS_0" port "p0_0_3"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "Huffman_4" port "p0_1_0" to "chJ0_3_4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_3_4" port "consumer" to "CS_0" port "p0_0_4"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "Huffman_5" port "p0_1_0" to "chJ0_3_5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_3_5" port "consumer" to "CS_0" port "p0_0_5"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "CS_0" port "p0_1_0" to "chJ0_4_0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "chJ0_4_0" port "consumer" to "writeImage_0" port "p0_0_0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a0" port "p2" to "ch0" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch0" port "consumer" to "a1" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a0" port "p1" to "ch1" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch1" port "consumer" to "a2" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a3" port "p3" to "ch2" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch2" port "consumer" to "a1" port "p1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a4" port "p1" to "ch3" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch3" port "consumer" to "a3" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a4" port "p2" to "ch4" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch4" port "consumer" to "a5" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a6" port "p1" to "ch5" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch5" port "consumer" to "a0" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a5" port "p2" to "ch6" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch6" port "consumer" to "a7" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a1" port "p3" to "ch7" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch7" port "consumer" to "a8" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a1" port "p2" to "ch8" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch8" port "consumer" to "a9" port "p1"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a3" port "p1" to "ch10" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch10" port "consumer" to "a6" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a8" port "p2" to "ch11" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch11" port "consumer" to "a4" port "p0"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "a2" port "p1" to "ch12" port "producer"
  edge [moc::sdf::SDFDataEdge,visualization::VisualConnection] from "ch12" port "consumer" to "a5" port "p1"
  edge [] from "tile_0" port "submodules" to "micro_blaze_0" 
  edge [visualization::VisualContainment] from "tile_0" port "contained" to "micro_blaze_0" 
  edge [] from "tile_0" port "submodules" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "tile_0" port "contained" to "micro_blaze_mem0" 
  edge [] from "tile_0" port "submodules" to "micro_blaze_ni0" 
  edge [visualization::VisualContainment] from "tile_0" port "contained" to "micro_blaze_ni0" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_0" port "networkInterface" to "micro_blaze_ni0" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni0" port "tileProcessor" to "micro_blaze_0" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_0" port "defaultMemory" to "micro_blaze_mem0" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem0" port "instructionsAndData" to "micro_blaze_0" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem0" port "networkInterface" to "micro_blaze_ni0" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni0" port "tileMemory" to "micro_blaze_mem0" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_0" port "contained" to "micro_blaze_os0" 
  edge [decision::AbstractAllocation] from "micro_blaze_os0" port "allocationHosts" to "micro_blaze_0" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots0" port "allocationHosts" to "micro_blaze_ni0" 
  edge [] from "tile_1" port "submodules" to "micro_blaze_1" 
  edge [visualization::VisualContainment] from "tile_1" port "contained" to "micro_blaze_1" 
  edge [] from "tile_1" port "submodules" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "tile_1" port "contained" to "micro_blaze_mem1" 
  edge [] from "tile_1" port "submodules" to "micro_blaze_ni1" 
  edge [visualization::VisualContainment] from "tile_1" port "contained" to "micro_blaze_ni1" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_1" port "networkInterface" to "micro_blaze_ni1" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni1" port "tileProcessor" to "micro_blaze_1" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_1" port "defaultMemory" to "micro_blaze_mem1" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem1" port "instructionsAndData" to "micro_blaze_1" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem1" port "networkInterface" to "micro_blaze_ni1" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni1" port "tileMemory" to "micro_blaze_mem1" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_1" port "contained" to "micro_blaze_os1" 
  edge [decision::AbstractAllocation] from "micro_blaze_os1" port "allocationHosts" to "micro_blaze_1" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots1" port "allocationHosts" to "micro_blaze_ni1" 
  edge [] from "tile_2" port "submodules" to "micro_blaze_2" 
  edge [visualization::VisualContainment] from "tile_2" port "contained" to "micro_blaze_2" 
  edge [] from "tile_2" port "submodules" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "tile_2" port "contained" to "micro_blaze_mem2" 
  edge [] from "tile_2" port "submodules" to "micro_blaze_ni2" 
  edge [visualization::VisualContainment] from "tile_2" port "contained" to "micro_blaze_ni2" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_2" port "networkInterface" to "micro_blaze_ni2" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni2" port "tileProcessor" to "micro_blaze_2" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_2" port "defaultMemory" to "micro_blaze_mem2" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem2" port "instructionsAndData" to "micro_blaze_2" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem2" port "networkInterface" to "micro_blaze_ni2" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni2" port "tileMemory" to "micro_blaze_mem2" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_2" port "contained" to "micro_blaze_os2" 
  edge [decision::AbstractAllocation] from "micro_blaze_os2" port "allocationHosts" to "micro_blaze_2" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots2" port "allocationHosts" to "micro_blaze_ni2" 
  edge [] from "tile_3" port "submodules" to "micro_blaze_3" 
  edge [visualization::VisualContainment] from "tile_3" port "contained" to "micro_blaze_3" 
  edge [] from "tile_3" port "submodules" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "tile_3" port "contained" to "micro_blaze_mem3" 
  edge [] from "tile_3" port "submodules" to "micro_blaze_ni3" 
  edge [visualization::VisualContainment] from "tile_3" port "contained" to "micro_blaze_ni3" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_3" port "networkInterface" to "micro_blaze_ni3" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni3" port "tileProcessor" to "micro_blaze_3" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_3" port "defaultMemory" to "micro_blaze_mem3" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem3" port "instructionsAndData" to "micro_blaze_3" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem3" port "networkInterface" to "micro_blaze_ni3" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni3" port "tileMemory" to "micro_blaze_mem3" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_3" port "contained" to "micro_blaze_os3" 
  edge [decision::AbstractAllocation] from "micro_blaze_os3" port "allocationHosts" to "micro_blaze_3" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots3" port "allocationHosts" to "micro_blaze_ni3" 
  edge [] from "tile_4" port "submodules" to "micro_blaze_4" 
  edge [visualization::VisualContainment] from "tile_4" port "contained" to "micro_blaze_4" 
  edge [] from "tile_4" port "submodules" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "tile_4" port "contained" to "micro_blaze_mem4" 
  edge [] from "tile_4" port "submodules" to "micro_blaze_ni4" 
  edge [visualization::VisualContainment] from "tile_4" port "contained" to "micro_blaze_ni4" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_4" port "networkInterface" to "micro_blaze_ni4" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni4" port "tileProcessor" to "micro_blaze_4" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_4" port "defaultMemory" to "micro_blaze_mem4" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem4" port "instructionsAndData" to "micro_blaze_4" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem4" port "networkInterface" to "micro_blaze_ni4" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni4" port "tileMemory" to "micro_blaze_mem4" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_4" port "contained" to "micro_blaze_os4" 
  edge [decision::AbstractAllocation] from "micro_blaze_os4" port "allocationHosts" to "micro_blaze_4" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots4" port "allocationHosts" to "micro_blaze_ni4" 
  edge [] from "tile_5" port "submodules" to "micro_blaze_5" 
  edge [visualization::VisualContainment] from "tile_5" port "contained" to "micro_blaze_5" 
  edge [] from "tile_5" port "submodules" to "micro_blaze_mem5" 
  edge [visualization::VisualContainment] from "tile_5" port "contained" to "micro_blaze_mem5" 
  edge [] from "tile_5" port "submodules" to "micro_blaze_ni5" 
  edge [visualization::VisualContainment] from "tile_5" port "contained" to "micro_blaze_ni5" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_5" port "networkInterface" to "micro_blaze_ni5" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni5" port "tileProcessor" to "micro_blaze_5" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_5" port "defaultMemory" to "micro_blaze_mem5" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem5" port "instructionsAndData" to "micro_blaze_5" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem5" port "networkInterface" to "micro_blaze_ni5" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni5" port "tileMemory" to "micro_blaze_mem5" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_5" port "contained" to "micro_blaze_os5" 
  edge [decision::AbstractAllocation] from "micro_blaze_os5" port "allocationHosts" to "micro_blaze_5" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots5" port "allocationHosts" to "micro_blaze_ni5" 
  edge [] from "tile_6" port "submodules" to "micro_blaze_6" 
  edge [visualization::VisualContainment] from "tile_6" port "contained" to "micro_blaze_6" 
  edge [] from "tile_6" port "submodules" to "micro_blaze_mem6" 
  edge [visualization::VisualContainment] from "tile_6" port "contained" to "micro_blaze_mem6" 
  edge [] from "tile_6" port "submodules" to "micro_blaze_ni6" 
  edge [visualization::VisualContainment] from "tile_6" port "contained" to "micro_blaze_ni6" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_6" port "networkInterface" to "micro_blaze_ni6" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni6" port "tileProcessor" to "micro_blaze_6" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_6" port "defaultMemory" to "micro_blaze_mem6" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem6" port "instructionsAndData" to "micro_blaze_6" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem6" port "networkInterface" to "micro_blaze_ni6" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni6" port "tileMemory" to "micro_blaze_mem6" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_6" port "contained" to "micro_blaze_os6" 
  edge [decision::AbstractAllocation] from "micro_blaze_os6" port "allocationHosts" to "micro_blaze_6" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots6" port "allocationHosts" to "micro_blaze_ni6" 
  edge [] from "tile_7" port "submodules" to "micro_blaze_7" 
  edge [visualization::VisualContainment] from "tile_7" port "contained" to "micro_blaze_7" 
  edge [] from "tile_7" port "submodules" to "micro_blaze_mem7" 
  edge [visualization::VisualContainment] from "tile_7" port "contained" to "micro_blaze_mem7" 
  edge [] from "tile_7" port "submodules" to "micro_blaze_ni7" 
  edge [visualization::VisualContainment] from "tile_7" port "contained" to "micro_blaze_ni7" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_7" port "networkInterface" to "micro_blaze_ni7" port "tileProcessor"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni7" port "tileProcessor" to "micro_blaze_7" port "networkInterface"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_7" port "defaultMemory" to "micro_blaze_mem7" port "instructionsAndData"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem7" port "instructionsAndData" to "micro_blaze_7" port "defaultMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_mem7" port "networkInterface" to "micro_blaze_ni7" port "tileMemory"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni7" port "tileMemory" to "micro_blaze_mem7" port "networkInterface"
  edge [visualization::VisualContainment] from "micro_blaze_7" port "contained" to "micro_blaze_os7" 
  edge [decision::AbstractAllocation] from "micro_blaze_os7" port "allocationHosts" to "micro_blaze_7" 
  edge [decision::AbstractAllocation] from "micro_blaze_ni_slots7" port "allocationHosts" to "micro_blaze_ni7" 
  edge [decision::AbstractAllocation] from "busSched" port "allocationHosts" to "TDMBus" 
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni0" port "bus" to "TDMBus" port "ni_0"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_0" to "micro_blaze_ni0" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni1" port "bus" to "TDMBus" port "ni_1"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_1" to "micro_blaze_ni1" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni2" port "bus" to "TDMBus" port "ni_2"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_2" to "micro_blaze_ni2" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni3" port "bus" to "TDMBus" port "ni_3"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_3" to "micro_blaze_ni3" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni4" port "bus" to "TDMBus" port "ni_4"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_4" to "micro_blaze_ni4" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni5" port "bus" to "TDMBus" port "ni_5"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_5" to "micro_blaze_ni5" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni6" port "bus" to "TDMBus" port "ni_6"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_6" to "micro_blaze_ni6" port "bus"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "micro_blaze_ni7" port "bus" to "TDMBus" port "ni_7"
  edge [platform::PhysicalConnection,visualization::VisualConnection] from "TDMBus" port "ni_7" to "micro_blaze_ni7" port "bus"
  edge [decision::AbstractAllocation] from "chSo1_0" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo1_0" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo1_0" 
  edge [decision::AbstractAllocation] from "chSo1_1" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo1_1" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo1_1" 
  edge [decision::AbstractAllocation] from "chSo1_2" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo1_2" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo1_2" 
  edge [decision::AbstractAllocation] from "chSo1_3" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo1_3" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo1_3" 
  edge [decision::AbstractAllocation] from "chSo1_4" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo1_4" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo1_4" 
  edge [decision::AbstractAllocation] from "chSo1_5" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo1_5" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo1_5" 
  edge [decision::AbstractAllocation] from "chSo2_0" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo2_0" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo2_0" 
  edge [decision::AbstractAllocation] from "chSo2_1" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo2_1" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo2_1" 
  edge [decision::AbstractAllocation] from "chSo2_2" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo2_2" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo2_2" 
  edge [decision::AbstractAllocation] from "chSo2_3" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo2_3" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo2_3" 
  edge [decision::AbstractAllocation] from "chSo2_4" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo2_4" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo2_4" 
  edge [decision::AbstractAllocation] from "chSo2_5" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo2_5" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo2_5" 
  edge [decision::AbstractAllocation] from "chSo3_0" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo3_0" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo3_0" 
  edge [decision::AbstractAllocation] from "chSo4_0" port "allocationHosts" to "micro_blaze_mem4" 
  edge [decision::AbstractMapping] from "chSo4_0" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_mem4" port "contained" to "chSo4_0" 
  edge [decision::AbstractAllocation] from "chSu0_0" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_0" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_0" 
  edge [decision::AbstractAllocation] from "chSu0_1" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_1" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_1" 
  edge [decision::AbstractAllocation] from "chSu0_2" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_2" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_2" 
  edge [decision::AbstractAllocation] from "chSu0_3" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_3" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_3" 
  edge [decision::AbstractAllocation] from "chSu0_4" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_4" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_4" 
  edge [decision::AbstractAllocation] from "chSu0_5" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_5" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_5" 
  edge [decision::AbstractAllocation] from "chSu0_6" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_6" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_6" 
  edge [decision::AbstractAllocation] from "chSu0_7" port "allocationHosts" to "micro_blaze_mem3" 
  edge [decision::AbstractMapping] from "chSu0_7" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_mem3" port "contained" to "chSu0_7" 
  edge [decision::AbstractAllocation] from "chRa0_0" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_0" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_0" 
  edge [decision::AbstractAllocation] from "chRa0_1" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_1" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_1" 
  edge [decision::AbstractAllocation] from "chRa0_2" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_2" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_2" 
  edge [decision::AbstractAllocation] from "chRa0_3" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_3" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_3" 
  edge [decision::AbstractAllocation] from "chRa0_4" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_4" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_4" 
  edge [decision::AbstractAllocation] from "chRa0_5" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_5" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_5" 
  edge [decision::AbstractAllocation] from "chRa0_6" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_6" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_6" 
  edge [decision::AbstractAllocation] from "chRa0_7" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_7" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_7" 
  edge [decision::AbstractAllocation] from "chRa0_8" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_8" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_8" 
  edge [decision::AbstractAllocation] from "chRa0_9" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_9" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_9" 
  edge [decision::AbstractAllocation] from "chRa0_10" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_10" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_10" 
  edge [decision::AbstractAllocation] from "chRa0_11" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_11" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_11" 
  edge [decision::AbstractAllocation] from "chRa0_12" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_12" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_12" 
  edge [decision::AbstractAllocation] from "chRa0_13" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_13" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_13" 
  edge [decision::AbstractAllocation] from "chRa0_14" port "allocationHosts" to "micro_blaze_mem2" 
  edge [decision::AbstractMapping] from "chRa0_14" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_mem2" port "contained" to "chRa0_14" 
  edge [decision::AbstractAllocation] from "chJ0_0_0" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_0_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_0_0" 
  edge [decision::AbstractAllocation] from "chJ0_1_0" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_1_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_1_0" 
  edge [decision::AbstractAllocation] from "chJ0_1_1" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_1_1" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_1_1" 
  edge [decision::AbstractAllocation] from "chJ0_1_2" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_1_2" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_1_2" 
  edge [decision::AbstractAllocation] from "chJ0_1_3" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_1_3" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_1_3" 
  edge [decision::AbstractAllocation] from "chJ0_1_4" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_1_4" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_1_4" 
  edge [decision::AbstractAllocation] from "chJ0_1_5" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_1_5" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_1_5" 
  edge [decision::AbstractAllocation] from "chJ0_2_0" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_2_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_2_0" 
  edge [decision::AbstractAllocation] from "chJ0_2_1" port "allocationHosts" to "micro_blaze_mem5" 
  edge [decision::AbstractMapping] from "chJ0_2_1" port "mappingHosts" to "micro_blaze_mem5" 
  edge [visualization::VisualContainment] from "micro_blaze_mem5" port "contained" to "chJ0_2_1" 
  edge [decision::AbstractAllocation] from "chJ0_2_2" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_2_2" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_2_2" 
  edge [decision::AbstractAllocation] from "chJ0_2_3" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_2_3" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_2_3" 
  edge [decision::AbstractAllocation] from "chJ0_2_4" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_2_4" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_2_4" 
  edge [decision::AbstractAllocation] from "chJ0_2_5" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_2_5" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_2_5" 
  edge [decision::AbstractAllocation] from "chJ0_3_0" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_3_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_3_0" 
  edge [decision::AbstractAllocation] from "chJ0_3_1" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_3_1" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_3_1" 
  edge [decision::AbstractAllocation] from "chJ0_3_2" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_3_2" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_3_2" 
  edge [decision::AbstractAllocation] from "chJ0_3_3" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_3_3" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_3_3" 
  edge [decision::AbstractAllocation] from "chJ0_3_4" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_3_4" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_3_4" 
  edge [decision::AbstractAllocation] from "chJ0_3_5" port "allocationHosts" to "micro_blaze_mem1" 
  edge [decision::AbstractMapping] from "chJ0_3_5" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_mem1" port "contained" to "chJ0_3_5" 
  edge [decision::AbstractAllocation] from "chJ0_4_0" port "allocationHosts" to "micro_blaze_mem6" 
  edge [decision::AbstractMapping] from "chJ0_4_0" port "mappingHosts" to "micro_blaze_mem6" 
  edge [visualization::VisualContainment] from "micro_blaze_mem6" port "contained" to "chJ0_4_0" 
  edge [decision::AbstractAllocation] from "ch0" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch0" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch0" 
  edge [decision::AbstractAllocation] from "ch1" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch1" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch1" 
  edge [decision::AbstractAllocation] from "ch2" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch2" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch2" 
  edge [decision::AbstractAllocation] from "ch3" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch3" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch3" 
  edge [decision::AbstractAllocation] from "ch4" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch4" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch4" 
  edge [decision::AbstractAllocation] from "ch5" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch5" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch5" 
  edge [decision::AbstractAllocation] from "ch6" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch6" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch6" 
  edge [decision::AbstractAllocation] from "ch7" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch7" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch7" 
  edge [decision::AbstractAllocation] from "ch8" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch8" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch8" 
  edge [decision::AbstractAllocation] from "ch10" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch10" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch10" 
  edge [decision::AbstractAllocation] from "ch11" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch11" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch11" 
  edge [decision::AbstractAllocation] from "ch12" port "allocationHosts" to "micro_blaze_mem0" 
  edge [decision::AbstractMapping] from "ch12" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_mem0" port "contained" to "ch12" 
  edge [decision::AbstractScheduling] from "get_pixel" port "schedulers" to "micro_blaze_os4" 
  edge [decision::AbstractMapping] from "get_pixel" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_os4" port "contained" to "get_pixel" 
  edge [decision::AbstractScheduling] from "gx" port "schedulers" to "micro_blaze_os4" 
  edge [decision::AbstractMapping] from "gx" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_os4" port "contained" to "gx" 
  edge [decision::AbstractScheduling] from "gy" port "schedulers" to "micro_blaze_os4" 
  edge [decision::AbstractMapping] from "gy" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_os4" port "contained" to "gy" 
  edge [decision::AbstractScheduling] from "abs" port "schedulers" to "micro_blaze_os4" 
  edge [decision::AbstractMapping] from "abs" port "mappingHosts" to "micro_blaze_mem4" 
  edge [visualization::VisualContainment] from "micro_blaze_os4" port "contained" to "abs" 
  edge [decision::AbstractScheduling] from "getImage" port "schedulers" to "micro_blaze_os3" 
  edge [decision::AbstractMapping] from "getImage" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_os3" port "contained" to "getImage" 
  edge [decision::AbstractScheduling] from "usan" port "schedulers" to "micro_blaze_os3" 
  edge [decision::AbstractMapping] from "usan" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_os3" port "contained" to "usan" 
  edge [decision::AbstractScheduling] from "direction" port "schedulers" to "micro_blaze_os3" 
  edge [decision::AbstractMapping] from "direction" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_os3" port "contained" to "direction" 
  edge [decision::AbstractScheduling] from "thin" port "schedulers" to "micro_blaze_os3" 
  edge [decision::AbstractMapping] from "thin" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_os3" port "contained" to "thin" 
  edge [decision::AbstractScheduling] from "putImage" port "schedulers" to "micro_blaze_os3" 
  edge [decision::AbstractMapping] from "putImage" port "mappingHosts" to "micro_blaze_mem3" 
  edge [visualization::VisualContainment] from "micro_blaze_os3" port "contained" to "putImage" 
  edge [decision::AbstractScheduling] from "frontEnd" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "frontEnd" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "frontEnd" 
  edge [decision::AbstractScheduling] from "rasta" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "rasta" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "rasta" 
  edge [decision::AbstractScheduling] from "powspec" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "powspec" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "powspec" 
  edge [decision::AbstractScheduling] from "audspec" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "audspec" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "audspec" 
  edge [decision::AbstractScheduling] from "compJah" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "compJah" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "compJah" 
  edge [decision::AbstractScheduling] from "rastaFilter" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "rastaFilter" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "rastaFilter" 
  edge [decision::AbstractScheduling] from "backEnd" port "schedulers" to "micro_blaze_os2" 
  edge [decision::AbstractMapping] from "backEnd" port "mappingHosts" to "micro_blaze_mem2" 
  edge [visualization::VisualContainment] from "micro_blaze_os2" port "contained" to "backEnd" 
  edge [decision::AbstractScheduling] from "getImage_0" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "getImage_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "getImage_0" 
  edge [decision::AbstractScheduling] from "CC_0" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "CC_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "CC_0" 
  edge [decision::AbstractScheduling] from "DCT_0" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "DCT_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "DCT_0" 
  edge [decision::AbstractScheduling] from "Huffman_0" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "Huffman_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "Huffman_0" 
  edge [decision::AbstractScheduling] from "DCT_1" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "DCT_1" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "DCT_1" 
  edge [decision::AbstractScheduling] from "Huffman_1" port "schedulers" to "micro_blaze_os5" 
  edge [decision::AbstractMapping] from "Huffman_1" port "mappingHosts" to "micro_blaze_mem5" 
  edge [visualization::VisualContainment] from "micro_blaze_os5" port "contained" to "Huffman_1" 
  edge [decision::AbstractScheduling] from "DCT_2" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "DCT_2" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "DCT_2" 
  edge [decision::AbstractScheduling] from "Huffman_2" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "Huffman_2" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "Huffman_2" 
  edge [decision::AbstractScheduling] from "DCT_3" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "DCT_3" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "DCT_3" 
  edge [decision::AbstractScheduling] from "Huffman_3" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "Huffman_3" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "Huffman_3" 
  edge [decision::AbstractScheduling] from "DCT_4" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "DCT_4" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "DCT_4" 
  edge [decision::AbstractScheduling] from "Huffman_4" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "Huffman_4" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "Huffman_4" 
  edge [decision::AbstractScheduling] from "DCT_5" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "DCT_5" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "DCT_5" 
  edge [decision::AbstractScheduling] from "Huffman_5" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "Huffman_5" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "Huffman_5" 
  edge [decision::AbstractScheduling] from "CS_0" port "schedulers" to "micro_blaze_os1" 
  edge [decision::AbstractMapping] from "CS_0" port "mappingHosts" to "micro_blaze_mem1" 
  edge [visualization::VisualContainment] from "micro_blaze_os1" port "contained" to "CS_0" 
  edge [decision::AbstractScheduling] from "writeImage_0" port "schedulers" to "micro_blaze_os6" 
  edge [decision::AbstractMapping] from "writeImage_0" port "mappingHosts" to "micro_blaze_mem6" 
  edge [visualization::VisualContainment] from "micro_blaze_os6" port "contained" to "writeImage_0" 
  edge [decision::AbstractScheduling] from "a0" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a0" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a0" 
  edge [decision::AbstractScheduling] from "a1" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a1" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a1" 
  edge [decision::AbstractScheduling] from "a2" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a2" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a2" 
  edge [decision::AbstractScheduling] from "a3" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a3" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a3" 
  edge [decision::AbstractScheduling] from "a4" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a4" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a4" 
  edge [decision::AbstractScheduling] from "a5" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a5" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a5" 
  edge [decision::AbstractScheduling] from "a6" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a6" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a6" 
  edge [decision::AbstractScheduling] from "a7" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a7" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a7" 
  edge [decision::AbstractScheduling] from "a8" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a8" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a8" 
  edge [decision::AbstractScheduling] from "a9" port "schedulers" to "micro_blaze_os0" 
  edge [decision::AbstractMapping] from "a9" port "mappingHosts" to "micro_blaze_mem0" 
  edge [visualization::VisualContainment] from "micro_blaze_os0" port "contained" to "a9" 
  edge [decision::AbstractScheduling] from "chJ0_0_0" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_0_0" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_0_0" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_0_0" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_1_0" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_1_0" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_1_0" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_1_0" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_1_1" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_1_1" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_1_1" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_1_1" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_1_2" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_1_2" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_1_2" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_1_2" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_1_3" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_1_3" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_1_3" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_1_3" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_1_4" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_1_4" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_1_4" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_1_4" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_1_5" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_1_5" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_1_5" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_1_5" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_2_0" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_2_0" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_2_0" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_2_0" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_2_1" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_2_1" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_2_1" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_2_1" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_2_2" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_2_2" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_2_2" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_2_2" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_2_3" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_2_3" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_2_3" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_2_3" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_2_4" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_2_4" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_2_4" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_2_4" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_2_5" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_2_5" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_2_5" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_2_5" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_3_0" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_3_0" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_3_0" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_3_0" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_3_1" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_3_1" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_3_1" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_3_2" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_3_2" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_3_2" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_3_2" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_3_3" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_3_3" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_3_3" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_3_3" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_3_4" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_3_4" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_3_4" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_3_4" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_3_5" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_3_5" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_3_5" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_3_5" port "schedulers" to "busSched" 
  edge [decision::AbstractScheduling] from "chJ0_4_0" port "schedulers" to "micro_blaze_ni_slots1" 
  edge [decision::AbstractScheduling] from "chJ0_4_0" port "schedulers" to "micro_blaze_ni_slots5" 
  edge [decision::AbstractScheduling] from "chJ0_4_0" port "schedulers" to "micro_blaze_ni_slots6" 
  edge [decision::AbstractScheduling] from "chJ0_4_0" port "schedulers" to "busSched" 
}