# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN_selectio_wiz.v" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../Project_CMOS_FDD.srcs/sources_1/ip/DDR_FDD_IN/DDR_FDD_IN.v" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"
verilog xil_defaultlib  "../../../Project_CMOS_FDD.srcs/sim_1/new/SIM_DDR_IN.v" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ila_v5_1/hdl/verilog" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/ltlib_v1_0/hdl/verilog" --include "../../../Project_CMOS_FDD.srcs/sources_1/ip/ila_0/xsdbs_v1_0/hdl/verilog"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
