Summary
Top-level Name,eh2_dec

Clocks
Enabled,,\$auto$clkbufmap.cc:294:execute$1158016,I/O,inf
Enabled,,\$auto$clkbufmap.cc:294:execute$1158019,I/O,inf
Enabled,,\$auto$clkbufmap.cc:294:execute$1158022,I/O,inf
Enabled,,\$auto$clkbufmap.cc:294:execute$1158025,I/O,inf

Fabric Logic Element
Enabled,17,,\$auto$clkbufmap.cc:294:execute$1158016,0.125,Very_High
Enabled,25,,\$auto$clkbufmap.cc:294:execute$1158016,0.125,High
Enabled,250,,\$auto$clkbufmap.cc:294:execute$1158016,0.125,Typical
Enabled,705,,\$auto$clkbufmap.cc:294:execute$1158019,0.125,High
Enabled,283,,\$auto$clkbufmap.cc:294:execute$1158019,0.125,Very_High
Enabled,1681,,\$auto$clkbufmap.cc:294:execute$1158019,0.125,Typical
Enabled,1037,,\$auto$clkbufmap.cc:294:execute$1158025,0.125,Very_High
Enabled,2618,,\$auto$clkbufmap.cc:294:execute$1158025,0.125,High
Enabled,5479,,\$auto$clkbufmap.cc:294:execute$1158025,0.125,Typical
Enabled,,4877,\$auto$clkbufmap.cc:294:execute$1158025,0.125,Typical,0.514430
Enabled,,4877,\$auto$clkbufmap.cc:294:execute$1158019,0.125,Typical,0.506231
Enabled,,4877,\$auto$clkbufmap.cc:294:execute$1158016,0.125,Typical,0.502340
Enabled,,4877,\$auto$clkbufmap.cc:294:execute$1158022,0.125,Typical,1.000000

BRAM
,0,,,,,,,,,,

DSP

I/O
Disabled,\active_thread_l2clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dbg_cmd_tid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dbg_cmd_valid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dbg_cmd_write,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dbg_halt_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dbg_resume_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\debug_brkpt_status,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_dbg_cmd_done,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_dbg_cmd_fail,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_dbg_cmd_tid,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_debug_wdata_rs1_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_div_cancel,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_extint_stall,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_alu_decode_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_branch_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_branch_e1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_branch_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_branch_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_csr_ren_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_div_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_lsu_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_mul_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_pc4_e4,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_rs1_bypass_en_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_rs1_bypass_en_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_rs1_bypass_en_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_rs2_bypass_en_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_rs2_bypass_en_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_rs2_bypass_en_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_sec_decode_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_secondary_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_secondary_e1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_secondary_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_select_pc_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_i0_tid_e4,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_alu_decode_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_branch_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_branch_e1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_branch_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_branch_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_cancel_e1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_lsu_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_mul_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_pc4_e4,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_rs1_bypass_en_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_rs1_bypass_en_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_rs1_bypass_en_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_rs2_bypass_en_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_rs2_bypass_en_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_rs2_bypass_en_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_sec_decode_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_secondary_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_secondary_e1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_secondary_e2,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i1_select_pc_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_i1_tid_e4,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_valid_e1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_ib2_valid_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_ib3_valid_d,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_pause_state_cg,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_bpred_disable,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_tlu_btb_write_kill,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_bus_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_core_ecc_disable,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_core_empty,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_dbg_halted,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_dccm_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_debug_mode,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_external_ldfwd_disable,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_exu_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_fence_i_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_flush_err_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_flush_leak_one_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_flush_lower_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_flush_lower_wb1,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_flush_mp_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_flush_noredir_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_force_halt,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_i0_commit_cmt,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_i0_kill_writeb_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_i0_valid_e4,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_i1_kill_writeb_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_i1_valid_e4,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_icm_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_ifu_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_lr_reset_wb,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_lsu_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_tlu_mhartstart,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_misc_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_mpc_halted_only,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_pic_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_picio_clk_override,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_resume_ack,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_sideeffect_posted_disable,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_wb_coalescing_disable,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dma_dccm_stall_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dma_iccm_stall_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dma_pmu_any_read,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dma_pmu_any_write,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dma_pmu_dccm_read,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dma_pmu_dccm_write,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_div_wren,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\exu_flush_final,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_br_bank_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_br_error_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\exu_i0_br_middle_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_br_mp_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_br_start_error_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\exu_i0_br_valid_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_br_way_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_flush_final,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_i0_flush_lower_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_i1_br_bank_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_error_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_middle_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_mp_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_start_error_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_valid_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_way_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_flush_final,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_i1_flush_lower_e4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_pmu_i0_br_ataken,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_pmu_i0_br_misp,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_pmu_i0_pc4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_pmu_i1_br_ataken,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_pmu_i1_br_misp,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_pmu_i1_pc4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\flush_final_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\free_clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\free_l2clk,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i0_flush_final_e3,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\i_cpu_halt_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\i_cpu_run_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\iccm_dma_sb_error,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_i0_dbecc,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_icaf,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_icaf_second,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_pc4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_valid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_pc4,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_valid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_ic_debug_rd_data_valid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_ic_error_start,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_iccm_rd_ecc_single_err,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_miss_state_idle,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_pmu_align_stall,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_pmu_bus_busy,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_pmu_bus_error,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_pmu_bus_trxn,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_pmu_fetch_stall,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_pmu_ic_hit,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\ifu_pmu_ic_miss,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_amo_stall_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_fastint_stall_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_idle_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_imprecise_error_load_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_imprecise_error_store_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_load_stall_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_data_error,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_data_tid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_data_valid,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_inv_dc2,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_inv_dc5,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_valid_dc1,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_pmu_bus_busy,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_pmu_bus_error,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_pmu_bus_misaligned,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_pmu_bus_trxn,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_pmu_load_external_dc3,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_pmu_misaligned_dc3,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\lsu_pmu_store_external_dc3,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_sc_success_dc5,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_single_ecc_error_incr,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\lsu_store_stall_any,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\mexintpend,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\mhwakeup,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\mpc_debug_halt_ack,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\mpc_debug_halt_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\mpc_debug_run_ack,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\mpc_debug_run_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\mpc_reset_run_req,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\nmi_int,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\o_cpu_halt_ack,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\o_cpu_halt_status,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\o_cpu_run_ack,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\o_debug_mode_status,1,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\rst_l,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\scan_mode,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\soft_int,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\timer_int,1,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158022
Enabled,\dbg_cmd_type,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dbg_cmd_wrdata,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_tlu_br0_index_wb,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\dec_tlu_br1_index_wb,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_perfcnt0,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_perfcnt1,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_perfcnt2,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_perfcnt3,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\exu_i0_br_hist_e4,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\exu_i0_br_index_e4,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\exu_i1_br_hist_e4,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\exu_i1_br_index_e4,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\i0_predict_index_d,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Disabled,\i1_predict_index_d,2,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\ifu_i0_bp_index,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_icaf_type,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_bp_index,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_pmu_instr_aligned,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\lsu_fir_error,2,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_dma_qos_prty,3,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\lsu_nonblock_load_data_tag,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_inv_tag_dc2,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_inv_tag_dc5,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_tag_dc1,3,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_ctl_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_i0_ctl_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i0_data_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_i0_data_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_ctl_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_i1_ctl_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_data_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_i1_data_en,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_meicurpl,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_meipt,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\div_p,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\div_p,4,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\lsu_trigger_match_dc4,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\pic_pl,4,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_fa_error_index,5,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_br0_fghr_wb,5,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_tlu_br1_fghr_wb,5,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_br_fghr_e4,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_br_fghr_e4,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i0_predict_fghr_d,5,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i1_predict_fghr_d,5,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_bp_fa_index,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_bp_fghr,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_bp_fa_index,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_bp_fghr,5,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_predecode,7,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_predecode,7,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\pic_claimid,8,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_br0_wb_pkt,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_tlu_br0_wb_pkt,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_br1_wb_pkt,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_tlu_br1_wb_pkt,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i0_predict_btag_d,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i1_predict_btag_d,9,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_bp_btag,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_bp_btag,9,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_lsu_offset_d,12,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_cinst,16,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_cinst,16,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i0_br_immed_d,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_i0_br_immed_d,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_br_immed_d,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_i1_br_immed_d,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i0_predict_toffset_d,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i1_predict_toffset_d,20,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_bp_toffset,20,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_bp_toffset,20,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\mul_p,25,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\core_id,28,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\core_id,28,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_meihap,30,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_meihap,30,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\dec_tlu_meihap,30,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i0_pc_d,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_i0_pc_d,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i0_pc_e3,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_i0_pc_e3,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_pc_d,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dec_i1_pc_d,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_i1_pc_e3,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\dec_i1_pc_e3,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_tlu_flush_path_wb,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_i0_flush_path_e4,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\exu_i0_flush_path_e4,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\exu_i0_pc_e1,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\exu_i0_pc_e1,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\exu_i1_flush_path_e4,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\exu_i1_flush_path_e4,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\exu_i1_pc_e1,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\exu_i1_pc_e1,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\exu_npc_e4,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i0_pc,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_pc,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_fir_addr,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\lsu_fir_addr,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\nmi_vec,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\nmi_vec,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\pred_correct_npc_e2,31,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\rst_vec,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\rst_vec,31,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dbg_cmd_addr,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\dbg_cmd_addr,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\dec_dbg_rddata,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\dec_i0_immed_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_i1_immed_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_mrac_ff,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_div_result,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\exu_i0_csr_rs1_e1,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\exu_i0_result_e1,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i0_result_e4,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_result_e1,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_i1_result_e4,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\exu_mul_result_e3,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\gpr_i0_rs1_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\gpr_i0_rs2_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\gpr_i1_rs1_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\gpr_i1_rs2_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i0_result_e2,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i0_result_e4_eff,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i0_rs1_bypass_data_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i0_rs1_bypass_data_e2,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i0_rs1_bypass_data_e3,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i0_rs2_bypass_data_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i0_rs2_bypass_data_e2,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i0_rs2_bypass_data_e3,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i1_result_e4_eff,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i1_rs1_bypass_data_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i1_rs1_bypass_data_e2,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i1_rs1_bypass_data_e3,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i1_rs2_bypass_data_d,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\i1_rs2_bypass_data_e2,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\i1_rs2_bypass_data_e3,32,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\ifu_i0_instr,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_i1_instr,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_imprecise_error_addr_any,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_nonblock_load_data,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_result_corr_dc4,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\lsu_result_dc3,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\lsu_rs1_dc1,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\lsu_rs1_dc1,32,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\lsu_p,33,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\lsu_p,33,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Disabled,\lsu_p,33,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i0_brp,39,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\i0_brp,39,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i1_brp,39,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\i1_brp,39,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\lsu_error_pkt_dc3,41,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\lsu_error_pkt_dc3,41,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i0_ap,43,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\i0_ap,43,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i1_ap,43,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\i1_ap,43,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i0_predict_p_d,45,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\i0_predict_p_d,45,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\i1_predict_p_d,45,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\i1_predict_p_d,45,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\ifu_ic_debug_rd_data,71,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\ifu_ic_debug_rd_data,71,Input,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\dec_tlu_ic_diag_pkt,90,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\dec_tlu_ic_diag_pkt,90,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Enabled,\trigger_pkt_any,152,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Disabled,\trigger_pkt_any,152,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
Enabled,\trace_rv_trace_pkt,171,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158016
Enabled,\trace_rv_trace_pkt,171,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158019
Enabled,\trace_rv_trace_pkt,171,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,\$auto$clkbufmap.cc:294:execute$1158025
Disabled,\trace_rv_trace_pkt,171,Output,LVCMOS 1.8V (HR),2 mA,Slow,SDR,unknown
