

================================================================
== Vivado HLS Report for 'aesl_mux_load_4_1125'
================================================================
* Date:           Wed Aug 12 22:41:37 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SgdLR
* Solution:       solution
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.075|        2.70|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%training_id_read = call i13 @_ssdm_op_Read.ap_fifo.i13P(i13* %training_id)"   --->   Operation 3 'read' 'training_id_read' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 13> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%tmp = trunc i13 %training_id_read to i2"   --->   Operation 4 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%newIndex_i = call i11 @_ssdm_op_PartSelect.i11.i13.i32.i32(i13 %training_id_read, i32 2, i32 12)"   --->   Operation 5 'partselect' 'newIndex_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%newIndex1_i = zext i11 %newIndex_i to i64"   --->   Operation 6 'zext' 'newIndex1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%label_local_V_3_addr = getelementptr [1125 x i8]* %label_local_V_3, i64 0, i64 %newIndex1_i"   --->   Operation 7 'getelementptr' 'label_local_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.23ns)   --->   "%label_local_V_3_load = load i8* %label_local_V_3_addr, align 1"   --->   Operation 8 'load' 'label_local_V_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%label_local_V_0_addr = getelementptr [1125 x i8]* %label_local_V_0, i64 0, i64 %newIndex1_i"   --->   Operation 9 'getelementptr' 'label_local_V_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.23ns)   --->   "%label_local_V_0_load = load i8* %label_local_V_0_addr, align 1"   --->   Operation 10 'load' 'label_local_V_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%label_local_V_1_addr = getelementptr [1125 x i8]* %label_local_V_1, i64 0, i64 %newIndex1_i"   --->   Operation 11 'getelementptr' 'label_local_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.23ns)   --->   "%label_local_V_1_load = load i8* %label_local_V_1_addr, align 1"   --->   Operation 12 'load' 'label_local_V_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%label_local_V_2_addr = getelementptr [1125 x i8]* %label_local_V_2, i64 0, i64 %newIndex1_i"   --->   Operation 13 'getelementptr' 'label_local_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.23ns)   --->   "%label_local_V_2_load = load i8* %label_local_V_2_addr, align 1"   --->   Operation 14 'load' 'label_local_V_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i13* %training_id, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (1.23ns)   --->   "%label_local_V_3_load = load i8* %label_local_V_3_addr, align 1"   --->   Operation 16 'load' 'label_local_V_3_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_2 : Operation 17 [1/2] (1.23ns)   --->   "%label_local_V_0_load = load i8* %label_local_V_0_addr, align 1"   --->   Operation 17 'load' 'label_local_V_0_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_2 : Operation 18 [1/2] (1.23ns)   --->   "%label_local_V_1_load = load i8* %label_local_V_1_addr, align 1"   --->   Operation 18 'load' 'label_local_V_1_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_2 : Operation 19 [1/2] (1.23ns)   --->   "%label_local_V_2_load = load i8* %label_local_V_2_addr, align 1"   --->   Operation 19 'load' 'label_local_V_2_load' <Predicate = true> <Delay = 1.23> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 1125> <RAM>
ST_2 : Operation 20 [1/1] (0.44ns)   --->   "%sel_tmp = icmp eq i2 %tmp, 0"   --->   Operation 20 'icmp' 'sel_tmp' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.44ns)   --->   "%sel_tmp2 = icmp eq i2 %tmp, 1"   --->   Operation 21 'icmp' 'sel_tmp2' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.44ns)   --->   "%sel_tmp4 = icmp eq i2 %tmp, -2"   --->   Operation 22 'icmp' 'sel_tmp4' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%newSel = select i1 %sel_tmp4, i8 %label_local_V_2_load, i8 %label_local_V_1_load"   --->   Operation 23 'select' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node newSel8)   --->   "%or_cond = or i1 %sel_tmp4, %sel_tmp2"   --->   Operation 24 'or' 'or_cond' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.39ns) (out node of the LUT)   --->   "%newSel6 = select i1 %sel_tmp, i8 %label_local_V_0_load, i8 %label_local_V_3_load"   --->   Operation 25 'select' 'newSel6' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.39ns) (out node of the LUT)   --->   "%newSel8 = select i1 %or_cond, i8 %newSel, i8 %newSel6"   --->   Operation 26 'select' 'newSel8' <Predicate = true> <Delay = 0.39> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.volatile.i8P(i8* %return_r, i8 %newSel8)"   --->   Operation 27 'write' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 28 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.08ns
The critical path consists of the following:
	fifo read on port 'training_id' [8]  (1.84 ns)
	'getelementptr' operation ('label_local_V_3_addr') [12]  (0 ns)
	'load' operation ('label_local_V_3_load') on array 'label_local_V_3' [13]  (1.24 ns)

 <State 2>: 2.02ns
The critical path consists of the following:
	'load' operation ('label_local_V_3_load') on array 'label_local_V_3' [13]  (1.24 ns)
	'select' operation ('newSel6') [25]  (0.393 ns)
	'select' operation ('newSel8') [26]  (0.393 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
