V3 33
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd 2010/07/01.15:25:40 L.68
EN work/bin_to_bcd_dec 1277991585 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/NUMERIC_STD 1258431801
AR work/bin_to_bcd_dec/bin_to_bcd_dec_arch 1277991586 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/bin_to_bcd_dec.vhd \
      EN work/bin_to_bcd_dec 1277991585
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd 2010/06/30.16:44:41 L.68
PH work/debounce_pkg 1277991595 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/std_logic_arith 1258431801 \
      PB ieee/STD_LOGIC_UNSIGNED 1258431802 CD debounce
PB work/debounce_pkg 1277991596 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd \
      PH work/debounce_pkg 1277991595
EN work/debounce 1277991597 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/std_logic_arith 1258431801 \
      PB ieee/STD_LOGIC_UNSIGNED 1258431802
AR work/debounce/debounce_arch 1277991598 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/debounce.vhd \
      EN work/debounce 1277991597
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd 2008/12/09.15:23:50 L.68
PH work/reset_gen_pkg 1277991589 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/STD_LOGIC_UNSIGNED 1258431802 \
      CD reset_gen
PB work/reset_gen_pkg 1277991590 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd \
      PH work/reset_gen_pkg 1277991589
EN work/reset_gen 1277991591 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/std_logic_arith 1258431801 \
      PB ieee/STD_LOGIC_UNSIGNED 1258431802
AR work/reset_gen/arch_reset_gen 1277991592 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/reset_gen.vhd \
      EN work/reset_gen 1277991591
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd 2010/07/01.15:39:39 L.68
EN work/score_counter 1277991583 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/NUMERIC_STD 1258431801
AR work/score_counter/score_counter_arch 1277991584 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_counter.vhd \
      EN work/score_counter 1277991583
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd 2010/06/30.17:54:57 L.68
EN work/score_display 1277991593 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd \
      PB ieee/std_logic_1164 1258431800
AR work/score_display/score_display_arch 1277991594 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display.vhd \
      EN work/score_display 1277991593 CP score_counter CP bin_to_bcd_dec \
      CP seven_seg_dec
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd 2010/07/01.15:39:36 L.68
EN work/score_display_top 1277991599 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd \
      PB ieee/std_logic_1164 1258431800 PB ieee/NUMERIC_STD 1258431801 \
      PB work/debounce_pkg 1277991596 PB work/reset_gen_pkg 1277991590
AR work/score_display_top/score_display_top_arch 1277991600 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/score_display_top.vhd \
      EN work/score_display_top 1277991599 CP reset_gen CP score_display \
      CP debounce
FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd 2010/06/30.16:00:46 L.68
EN work/seven_seg_dec 1277991587 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd \
      PB ieee/NUMERIC_STD 1258431801 PB ieee/std_logic_1164 1258431800
AR work/seven_seg_dec/seven_seg_dec_arch 1277991588 \
      FL //dr-teeth/pubdir/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/score_display/src/seven_seg_dec.vhd \
      EN work/seven_seg_dec 1277991587
