--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml spi_bonus.twx spi_bonus.ncd -o spi_bonus.twr spi_bonus.pcf

Design file:              spi_bonus.ncd
Physical constraint file: spi_bonus.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
addr<0>     |    4.775(R)|   -0.086(R)|clk_BUFGP         |   0.000|
addr<1>     |    5.086(R)|   -0.366(R)|clk_BUFGP         |   0.000|
din<0>      |    0.988(R)|    0.540(R)|clk_BUFGP         |   0.000|
din<1>      |    1.104(R)|    0.447(R)|clk_BUFGP         |   0.000|
din<2>      |    1.064(R)|    0.479(R)|clk_BUFGP         |   0.000|
din<3>      |    1.277(R)|    0.309(R)|clk_BUFGP         |   0.000|
din<4>      |    0.729(R)|    0.747(R)|clk_BUFGP         |   0.000|
din<5>      |    1.040(R)|    0.499(R)|clk_BUFGP         |   0.000|
din<6>      |    1.320(R)|    0.274(R)|clk_BUFGP         |   0.000|
din<7>      |    0.833(R)|    0.664(R)|clk_BUFGP         |   0.000|
miso        |    0.056(R)|    1.133(R)|clk_BUFGP         |   0.000|
rden        |    4.327(R)|   -0.015(R)|clk_BUFGP         |   0.000|
wren        |    4.497(R)|   -0.129(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
dout<0>     |    9.110(R)|clk_BUFGP         |   0.000|
dout<1>     |    9.037(R)|clk_BUFGP         |   0.000|
dout<2>     |    8.670(R)|clk_BUFGP         |   0.000|
dout<3>     |    8.657(R)|clk_BUFGP         |   0.000|
dout<4>     |    8.969(R)|clk_BUFGP         |   0.000|
dout<5>     |    8.955(R)|clk_BUFGP         |   0.000|
dout<6>     |    9.221(R)|clk_BUFGP         |   0.000|
dout<7>     |    9.234(R)|clk_BUFGP         |   0.000|
mosi        |    7.285(R)|clk_BUFGP         |   0.000|
sclk        |    8.231(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.010|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
addr<0>        |dout<0>        |    7.150|
addr<0>        |dout<1>        |    7.150|
addr<0>        |dout<2>        |    6.982|
addr<0>        |dout<3>        |    6.977|
addr<0>        |dout<4>        |    7.087|
addr<0>        |dout<5>        |    7.084|
addr<0>        |dout<6>        |    7.176|
addr<0>        |dout<7>        |    7.513|
addr<1>        |dout<0>        |    6.899|
addr<1>        |dout<1>        |    6.899|
addr<1>        |dout<2>        |    6.978|
addr<1>        |dout<3>        |    6.938|
addr<1>        |dout<4>        |    7.544|
addr<1>        |dout<5>        |    7.092|
addr<1>        |dout<6>        |    6.762|
addr<1>        |dout<7>        |    6.723|
rden           |dout<0>        |    6.732|
rden           |dout<1>        |    6.732|
---------------+---------------+---------+


Analysis completed Fri Nov 28 14:23:39 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



