
ubuntu-preinstalled/eqn:     file format elf32-littlearm


Disassembly of section .init:

00004670 <.init>:
    4670:	push	{r3, lr}
    4674:	bl	5138 <__printf_chk@plt+0x848>
    4678:	pop	{r3, pc}

Disassembly of section .plt:

0000467c <__aeabi_atexit@plt-0x14>:
    467c:	push	{lr}		; (str lr, [sp, #-4]!)
    4680:	ldr	lr, [pc, #4]	; 468c <__aeabi_atexit@plt-0x4>
    4684:	add	lr, pc, lr
    4688:	ldr	pc, [lr, #8]!
    468c:	andeq	r6, r2, r8, lsl #15

00004690 <__aeabi_atexit@plt>:
    4690:			; <UNDEFINED> instruction: 0xe7fd4778
    4694:	add	ip, pc, #0, 12
    4698:	add	ip, ip, #155648	; 0x26000
    469c:	ldr	pc, [ip, #1924]!	; 0x784

000046a0 <strtol@plt>:
    46a0:	add	ip, pc, #0, 12
    46a4:	add	ip, ip, #155648	; 0x26000
    46a8:	ldr	pc, [ip, #1916]!	; 0x77c

000046ac <free@plt>:
    46ac:			; <UNDEFINED> instruction: 0xe7fd4778
    46b0:	add	ip, pc, #0, 12
    46b4:	add	ip, ip, #155648	; 0x26000
    46b8:	ldr	pc, [ip, #1904]!	; 0x770

000046bc <strncmp@plt>:
    46bc:	add	ip, pc, #0, 12
    46c0:	add	ip, ip, #155648	; 0x26000
    46c4:	ldr	pc, [ip, #1896]!	; 0x768

000046c8 <__aeabi_uidivmod@plt>:
    46c8:	add	ip, pc, #0, 12
    46cc:	add	ip, ip, #155648	; 0x26000
    46d0:	ldr	pc, [ip, #1888]!	; 0x760

000046d4 <exit@plt>:
    46d4:	add	ip, pc, #0, 12
    46d8:	add	ip, ip, #155648	; 0x26000
    46dc:	ldr	pc, [ip, #1880]!	; 0x758

000046e0 <strerror@plt>:
    46e0:	add	ip, pc, #0, 12
    46e4:	add	ip, ip, #155648	; 0x26000
    46e8:	ldr	pc, [ip, #1872]!	; 0x750

000046ec <stpcpy@plt>:
    46ec:	add	ip, pc, #0, 12
    46f0:	add	ip, ip, #155648	; 0x26000
    46f4:	ldr	pc, [ip, #1864]!	; 0x748

000046f8 <puts@plt>:
    46f8:			; <UNDEFINED> instruction: 0xe7fd4778
    46fc:	add	ip, pc, #0, 12
    4700:	add	ip, ip, #155648	; 0x26000
    4704:	ldr	pc, [ip, #1852]!	; 0x73c

00004708 <putchar@plt>:
    4708:			; <UNDEFINED> instruction: 0xe7fd4778
    470c:	add	ip, pc, #0, 12
    4710:	add	ip, ip, #155648	; 0x26000
    4714:	ldr	pc, [ip, #1840]!	; 0x730

00004718 <_Znaj@plt>:
    4718:			; <UNDEFINED> instruction: 0xe7fd4778
    471c:	add	ip, pc, #0, 12
    4720:	add	ip, ip, #155648	; 0x26000
    4724:	ldr	pc, [ip, #1828]!	; 0x724

00004728 <abort@plt>:
    4728:	add	ip, pc, #0, 12
    472c:	add	ip, ip, #155648	; 0x26000
    4730:	ldr	pc, [ip, #1820]!	; 0x71c

00004734 <setbuf@plt>:
    4734:	add	ip, pc, #0, 12
    4738:	add	ip, ip, #155648	; 0x26000
    473c:	ldr	pc, [ip, #1812]!	; 0x714

00004740 <realloc@plt>:
    4740:	add	ip, pc, #0, 12
    4744:	add	ip, ip, #155648	; 0x26000
    4748:	ldr	pc, [ip, #1804]!	; 0x70c

0000474c <strcpy@plt>:
    474c:	add	ip, pc, #0, 12
    4750:	add	ip, ip, #155648	; 0x26000
    4754:	ldr	pc, [ip, #1796]!	; 0x704

00004758 <strcat@plt>:
    4758:	add	ip, pc, #0, 12
    475c:	add	ip, ip, #155648	; 0x26000
    4760:	ldr	pc, [ip, #1788]!	; 0x6fc

00004764 <__stack_chk_fail@plt>:
    4764:	add	ip, pc, #0, 12
    4768:	add	ip, ip, #155648	; 0x26000
    476c:	ldr	pc, [ip, #1780]!	; 0x6f4

00004770 <__cxa_end_cleanup@plt>:
    4770:	add	ip, pc, #0, 12
    4774:	add	ip, ip, #155648	; 0x26000
    4778:	ldr	pc, [ip, #1772]!	; 0x6ec

0000477c <putc@plt>:
    477c:			; <UNDEFINED> instruction: 0xe7fd4778
    4780:	add	ip, pc, #0, 12
    4784:	add	ip, ip, #155648	; 0x26000
    4788:	ldr	pc, [ip, #1760]!	; 0x6e0

0000478c <getc@plt>:
    478c:	add	ip, pc, #0, 12
    4790:	add	ip, ip, #155648	; 0x26000
    4794:	ldr	pc, [ip, #1752]!	; 0x6d8

00004798 <_ZdaPv@plt>:
    4798:			; <UNDEFINED> instruction: 0xe7fd4778
    479c:	add	ip, pc, #0, 12
    47a0:	add	ip, ip, #155648	; 0x26000
    47a4:	ldr	pc, [ip, #1740]!	; 0x6cc

000047a8 <__ctype_b_loc@plt>:
    47a8:	add	ip, pc, #0, 12
    47ac:	add	ip, ip, #155648	; 0x26000
    47b0:	ldr	pc, [ip, #1732]!	; 0x6c4

000047b4 <ferror@plt>:
    47b4:	add	ip, pc, #0, 12
    47b8:	add	ip, ip, #155648	; 0x26000
    47bc:	ldr	pc, [ip, #1724]!	; 0x6bc

000047c0 <fputc@plt>:
    47c0:	add	ip, pc, #0, 12
    47c4:	add	ip, ip, #155648	; 0x26000
    47c8:	ldr	pc, [ip, #1716]!	; 0x6b4

000047cc <fwrite@plt>:
    47cc:			; <UNDEFINED> instruction: 0xe7fd4778
    47d0:	add	ip, pc, #0, 12
    47d4:	add	ip, ip, #155648	; 0x26000
    47d8:	ldr	pc, [ip, #1704]!	; 0x6a8

000047dc <memcpy@plt>:
    47dc:	add	ip, pc, #0, 12
    47e0:	add	ip, ip, #155648	; 0x26000
    47e4:	ldr	pc, [ip, #1696]!	; 0x6a0

000047e8 <malloc@plt>:
    47e8:	add	ip, pc, #0, 12
    47ec:	add	ip, ip, #155648	; 0x26000
    47f0:	ldr	pc, [ip, #1688]!	; 0x698

000047f4 <strlen@plt>:
    47f4:	add	ip, pc, #0, 12
    47f8:	add	ip, ip, #155648	; 0x26000
    47fc:	ldr	pc, [ip, #1680]!	; 0x690

00004800 <__snprintf_chk@plt>:
    4800:	add	ip, pc, #0, 12
    4804:	add	ip, ip, #155648	; 0x26000
    4808:	ldr	pc, [ip, #1672]!	; 0x688

0000480c <fclose@plt>:
    480c:	add	ip, pc, #0, 12
    4810:	add	ip, ip, #155648	; 0x26000
    4814:	ldr	pc, [ip, #1664]!	; 0x680

00004818 <write@plt>:
    4818:			; <UNDEFINED> instruction: 0xe7fd4778
    481c:	add	ip, pc, #0, 12
    4820:	add	ip, ip, #155648	; 0x26000
    4824:	ldr	pc, [ip, #1652]!	; 0x674

00004828 <__gxx_personality_v0@plt>:
    4828:	add	ip, pc, #0, 12
    482c:	add	ip, ip, #155648	; 0x26000
    4830:	ldr	pc, [ip, #1644]!	; 0x66c

00004834 <_exit@plt>:
    4834:	add	ip, pc, #0, 12
    4838:	add	ip, ip, #155648	; 0x26000
    483c:	ldr	pc, [ip, #1636]!	; 0x664

00004840 <strcmp@plt>:
    4840:	add	ip, pc, #0, 12
    4844:	add	ip, ip, #155648	; 0x26000
    4848:	ldr	pc, [ip, #1628]!	; 0x65c

0000484c <__errno_location@plt>:
    484c:	add	ip, pc, #0, 12
    4850:	add	ip, ip, #155648	; 0x26000
    4854:	ldr	pc, [ip, #1620]!	; 0x654

00004858 <memchr@plt>:
    4858:	add	ip, pc, #0, 12
    485c:	add	ip, ip, #155648	; 0x26000
    4860:	ldr	pc, [ip, #1612]!	; 0x64c

00004864 <sscanf@plt>:
    4864:	add	ip, pc, #0, 12
    4868:	add	ip, ip, #155648	; 0x26000
    486c:	ldr	pc, [ip, #1604]!	; 0x644

00004870 <fflush@plt>:
    4870:			; <UNDEFINED> instruction: 0xe7fd4778
    4874:	add	ip, pc, #0, 12
    4878:	add	ip, ip, #155648	; 0x26000
    487c:	ldr	pc, [ip, #1592]!	; 0x638

00004880 <fopen64@plt>:
    4880:	add	ip, pc, #0, 12
    4884:	add	ip, ip, #155648	; 0x26000
    4888:	ldr	pc, [ip, #1584]!	; 0x630

0000488c <memcmp@plt>:
    488c:	add	ip, pc, #0, 12
    4890:	add	ip, ip, #155648	; 0x26000
    4894:	ldr	pc, [ip, #1576]!	; 0x628

00004898 <__sprintf_chk@plt>:
    4898:	add	ip, pc, #0, 12
    489c:	add	ip, ip, #155648	; 0x26000
    48a0:	ldr	pc, [ip, #1568]!	; 0x620

000048a4 <fputs@plt>:
    48a4:			; <UNDEFINED> instruction: 0xe7fd4778
    48a8:	add	ip, pc, #0, 12
    48ac:	add	ip, ip, #155648	; 0x26000
    48b0:	ldr	pc, [ip, #1556]!	; 0x614

000048b4 <getenv@plt>:
    48b4:	add	ip, pc, #0, 12
    48b8:	add	ip, ip, #155648	; 0x26000
    48bc:	ldr	pc, [ip, #1548]!	; 0x60c

000048c0 <__libc_start_main@plt>:
    48c0:	add	ip, pc, #0, 12
    48c4:	add	ip, ip, #155648	; 0x26000
    48c8:	ldr	pc, [ip, #1540]!	; 0x604

000048cc <__gmon_start__@plt>:
    48cc:	add	ip, pc, #0, 12
    48d0:	add	ip, ip, #155648	; 0x26000
    48d4:	ldr	pc, [ip, #1532]!	; 0x5fc

000048d8 <strchr@plt>:
    48d8:	add	ip, pc, #0, 12
    48dc:	add	ip, ip, #155648	; 0x26000
    48e0:	ldr	pc, [ip, #1524]!	; 0x5f4

000048e4 <__cxa_finalize@plt>:
    48e4:	add	ip, pc, #0, 12
    48e8:	add	ip, ip, #155648	; 0x26000
    48ec:	ldr	pc, [ip, #1516]!	; 0x5ec

000048f0 <__printf_chk@plt>:
    48f0:			; <UNDEFINED> instruction: 0xe7fd4778
    48f4:	add	ip, pc, #0, 12
    48f8:	add	ip, ip, #155648	; 0x26000
    48fc:	ldr	pc, [ip, #1504]!	; 0x5e0

Disassembly of section .text:

00004900 <_Znwj@@Base-0xc0bc>:
    4900:	ldrcs	pc, [r8], #2271	; 0x8df
    4904:	ldrcc	pc, [r8], #2271	; 0x8df
    4908:	push	{r1, r3, r4, r5, r6, sl, lr}
    490c:			; <UNDEFINED> instruction: 0xb0914ff0
    4910:			; <UNDEFINED> instruction: 0x460d58d3
    4914:	strvs	pc, [ip], #2271	; 0x8df
    4918:			; <UNDEFINED> instruction: 0xf8df4607
    491c:	ldmdavs	fp, {r2, r3, r7, sl, lr}
    4920:			; <UNDEFINED> instruction: 0xf04f930f
    4924:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    4928:			; <UNDEFINED> instruction: 0xf8df680a
    492c:			; <UNDEFINED> instruction: 0xf04f3480
    4930:	ldmdbpl	r4!, {r0, fp}
    4934:	ldrbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    4938:	ldrbtge	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    493c:	ldrbtmi	r9, [r9], #-1026	; 0xfffffbfe
    4940:	ldrbtmi	r6, [sl], #34	; 0x22
    4944:			; <UNDEFINED> instruction: 0xf8df58f3
    4948:			; <UNDEFINED> instruction: 0xf8df9470
    494c:	ldmdavs	r8, {r4, r5, r6, sl, ip, sp, pc}
    4950:	movwls	r4, #13561	; 0x34f9
    4954:	mcr	7, 7, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    4958:	strcs	r4, [r0], #-1275	; 0xfffffb05
    495c:			; <UNDEFINED> instruction: 0x464a4653
    4960:	ldrtmi	r4, [r8], -r9, lsr #12
    4964:			; <UNDEFINED> instruction: 0xf00b9400
    4968:	mcrrne	14, 7, pc, r3, cr11	; <UNPREDICTABLE>
    496c:	teqhi	pc, r0	; <UNPREDICTABLE>
    4970:	mcrrle	8, 7, r2, r3, cr6
    4974:	vceq.i8	d18, d0, d30
    4978:	ldmdacc	pc!, {r8, pc}	; <UNPREDICTABLE>
    497c:	vtst.8	d2, d0, d23
    4980:	ldm	pc, {r2, r3, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
    4984:	biceq	pc, sp, r0, lsl r0	; <UNPREDICTABLE>
    4988:	ldrshteq	r0, [sl], #10
    498c:	ldrsheq	r0, [fp], #10
    4990:	rscseq	r0, sl, r8, ror #1
    4994:	ldrshteq	r0, [sl], #10
    4998:	ldrshteq	r0, [sl], #10
    499c:	ldrshteq	r0, [sl], #10
    49a0:	strdeq	r0, [r0], #10	; <UNPREDICTABLE>
    49a4:	ldrshteq	r0, [sl], #5
    49a8:	ldrshteq	r0, [sl], #10
    49ac:	rscseq	r0, sl, r8, lsr r0
    49b0:	rscseq	r0, sl, r4, asr #1
    49b4:	ldrshteq	r0, [sl], #10
    49b8:	ldrshteq	r0, [sl], #10
    49bc:	ldrshteq	r0, [sl], #10
    49c0:	ldrshteq	r0, [sl], #10
    49c4:	ldrshteq	r0, [sl], #10
    49c8:	ldrshteq	r0, [sl], #10
    49cc:	ldrshteq	r0, [sl], #10
    49d0:	rscseq	r0, sl, r8, lsr #1
    49d4:	rscseq	r0, sl, r2, lsr #1
    49d8:	ldrshteq	r0, [sl], #10
    49dc:	ldrshteq	r0, [sl], #10
    49e0:	strdeq	r0, [r9], sl
    49e4:	ldrshteq	r0, [sl], #10
    49e8:	rscseq	r0, sl, r0, ror r0
    49ec:	subseq	r0, r6, fp, rrx
    49f0:	ldrshteq	r0, [sl], #10
    49f4:			; <UNDEFINED> instruction: 0xf04f004b
    49f8:	str	r0, [pc, r0, lsl #16]!
    49fc:	svcvc	0x0080f5b0
    4a00:	adcshi	pc, fp, r0, asr #32
    4a04:	bls	979c4 <_ZdlPv@@Base+0x86fc0>
    4a08:	ldmpl	r3!, {r1, r2, r3, r5, r6, r7, r8, fp, lr}^
    4a0c:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
    4a10:			; <UNDEFINED> instruction: 0xf00c6818
    4a14:	andcs	pc, r0, r5, asr #27
    4a18:	mrc	7, 2, APSR_nzcv, cr12, cr15, {7}
    4a1c:	andcs	r4, r1, sl, ror #23
    4a20:	ldmpl	r3!, {r1, r3, r5, r6, r7, r8, fp, lr}^
    4a24:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    4a28:	svc	0x0064f7ff
    4a2c:			; <UNDEFINED> instruction: 0xf7ff2000
    4a30:	blmi	ffa00380 <_ZdlPv@@Base+0xff9ef97c>
    4a34:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    4a38:	ldc2l	0, cr15, [r6], #-12
    4a3c:	orrle	r2, ip, r0, lsl #16
    4a40:	stcge	8, cr6, [sl], {33}	; 0x21
    4a44:			; <UNDEFINED> instruction: 0xf00a4620
    4a48:	blmi	ff8c47fc <_ZdlPv@@Base+0xff8b3df8>
    4a4c:	strtmi	r4, [r1], -r2, ror #17
    4a50:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    4a54:			; <UNDEFINED> instruction: 0xf00b461a
    4a58:	ldrb	pc, [lr, -r1, ror #17]!	; <UNPREDICTABLE>
    4a5c:	andcs	r4, r1, #228352	; 0x37c00
    4a60:	subsvs	r4, sl, #2063597568	; 0x7b000000
    4a64:	blmi	ff6be850 <_ZdlPv@@Base+0xff6ade4c>
    4a68:	ldmibmi	sp, {r1, r2, r9, fp, sp, pc}^
    4a6c:	ldrbtmi	r5, [r9], #-2292	; 0xfffff70c
    4a70:			; <UNDEFINED> instruction: 0xf7ff6820
    4a74:	stmdacs	r1, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    4a78:	adcshi	pc, r5, r0
    4a7c:	stcge	8, cr6, [sl], {33}	; 0x21
    4a80:			; <UNDEFINED> instruction: 0xf00a4620
    4a84:	blmi	ff5047c0 <_ZdlPv@@Base+0xff4f3dbc>
    4a88:			; <UNDEFINED> instruction: 0x462148d6
    4a8c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    4a90:			; <UNDEFINED> instruction: 0xf00b461a
    4a94:	strb	pc, [r0, -r3, asr #17]!	; <UNPREDICTABLE>
    4a98:	bge	1979d4 <_ZdlPv@@Base+0x186fd0>
    4a9c:	ldmpl	r4!, {r1, r4, r6, r7, r8, fp, lr}^
    4aa0:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    4aa4:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
    4aa8:			; <UNDEFINED> instruction: 0xf0002801
    4aac:	stmdavs	r1!, {r3, r4, r7, pc}
    4ab0:	strtmi	sl, [r0], -sl, lsl #24
    4ab4:			; <UNDEFINED> instruction: 0xff34f00a
    4ab8:	stmiami	ip, {r1, r2, r6, r7, r8, r9, fp, lr}^
    4abc:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
    4ac0:			; <UNDEFINED> instruction: 0x461a4478
    4ac4:			; <UNDEFINED> instruction: 0xf8aaf00b
    4ac8:	blmi	ff07e7ec <_ZdlPv@@Base+0xff06dde8>
    4acc:	ldmdavs	r8, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4ad0:	ldc2	0, cr15, [r0], #12
    4ad4:	blmi	fefbe7e0 <_ZdlPv@@Base+0xfefadddc>
    4ad8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4adc:	stmdbcs	r0, {r0, r3, r4, fp, ip, sp, lr}
    4ae0:	ldmdavc	fp, {r0, r4, r6, ip, lr, pc}^
    4ae4:	suble	r2, lr, r0, lsl #22
    4ae8:	ldmpl	r2!, {r0, r6, r7, r9, fp, lr}
    4aec:	stmdacs	r0, {r4, r6, sl, fp, ip, lr}
    4af0:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    4af4:	strtmi	sl, [r0], -sl, lsl #24
    4af8:			; <UNDEFINED> instruction: 0xff2af00a
    4afc:	popmi	{r0, r2, r4, r5, r7, r8, r9, fp, lr}
    4b00:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
    4b04:			; <UNDEFINED> instruction: 0x461a4478
    4b08:			; <UNDEFINED> instruction: 0xf888f00b
    4b0c:	bmi	fec3e7a8 <_ZdlPv@@Base+0xfec2dda4>
    4b10:	ldmibmi	sl!, {r0, r3, r4, r5, r7, r8, r9, fp, lr}
    4b14:	ldmpl	r3!, {r1, r4, r5, r7, fp, ip, lr}^
    4b18:	ldmdavs	r4, {r0, r3, r4, r5, r6, sl, lr}
    4b1c:	strtmi	r9, [r0], -r4, lsl #6
    4b20:			; <UNDEFINED> instruction: 0xf7ff601c
    4b24:	stmdacs	r0, {r1, r2, r3, r7, r9, sl, fp, sp, lr, pc}
    4b28:	blmi	fed79008 <_ZdlPv@@Base+0xfed68604>
    4b2c:	stmdals	r4, {r0, r8, sp}
    4b30:	ldrbtmi	r4, [fp], #-2740	; 0xfffff54c
    4b34:	bicsvs	r4, r9, sl, ror r4
    4b38:	str	r6, [lr, -r2]
    4b3c:	andcs	r4, r1, #182272	; 0x2c800
    4b40:	subsvs	r4, sl, fp, ror r4
    4b44:	bmi	fe8be770 <_ZdlPv@@Base+0xfe8add6c>
    4b48:	ldmpl	r2!, {r4, r5, r7, r8, r9, fp, lr}
    4b4c:	ldmdavs	r1, {r4, r5, r6, r7, fp, ip, lr}
    4b50:			; <UNDEFINED> instruction: 0xf834f00c
    4b54:	blmi	fe7fe760 <_ZdlPv@@Base+0xfe7edd5c>
    4b58:	ldmpl	r3!, {r0, r2, r3, r5, r7, fp, lr}^
    4b5c:			; <UNDEFINED> instruction: 0x461a4478
    4b60:			; <UNDEFINED> instruction: 0xf00b4619
    4b64:	blmi	feb02d78 <_ZdlPv@@Base+0xfeaf2374>
    4b68:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4b6c:	usat	r6, #20, sl, lsl #5
    4b70:	andcs	r4, r1, #173056	; 0x2a400
    4b74:	cmpvs	sl, fp, ror r4
    4b78:	ldrbmi	lr, [r9], -pc, ror #13
    4b7c:	adcsvc	pc, ip, pc, asr #8
    4b80:	ldc2	0, cr15, [r8, #-40]	; 0xffffffd8
    4b84:	blmi	fe4fe730 <_ZdlPv@@Base+0xfe4edd2c>
    4b88:	ldmpl	r3!, {r2, r5, r7, fp, lr}^
    4b8c:			; <UNDEFINED> instruction: 0x461a4478
    4b90:			; <UNDEFINED> instruction: 0xf00b4619
    4b94:	strbt	pc, [r0], r3, asr #16	; <UNPREDICTABLE>
    4b98:	strtmi	r4, [r0], -r1, lsr #21
    4b9c:	andls	r4, r5, #2046820352	; 0x7a000000
    4ba0:			; <UNDEFINED> instruction: 0xf7ff4611
    4ba4:	bls	1804e4 <_ZdlPv@@Base+0x16fae0>
    4ba8:	ldmibmi	lr, {r3, r4, r7, r8, ip, sp, pc}
    4bac:	andls	r4, r5, #32, 12	; 0x2000000
    4bb0:			; <UNDEFINED> instruction: 0xf7ff4479
    4bb4:	stmdacs	r0, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    4bb8:	mcrge	4, 6, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
    4bbc:	strmi	r9, [r0], r4, lsl #20
    4bc0:			; <UNDEFINED> instruction: 0x46114b99
    4bc4:	ldrbtmi	r9, [fp], #-2565	; 0xfffff5fb
    4bc8:	andcs	r6, r1, #10
    4bcc:	andsvs	r6, sl, #26
    4bd0:	blmi	fe5be6e4 <_ZdlPv@@Base+0xfe5adce0>
    4bd4:	strmi	r2, [r0], r1, lsl #4
    4bd8:	andsvs	r4, sl, fp, ror r4
    4bdc:	stmdals	r6, {r0, r2, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    4be0:	ldc2l	0, cr15, [r4], #12
    4be4:	stmdals	r6, {r0, r3, r4, r5, r7, r9, sl, sp, lr, pc}
    4be8:	blx	ffec0bfe <_ZdlPv@@Base+0xffeb01fa>
    4bec:	blmi	fe0be6c8 <_ZdlPv@@Base+0xfe0adcc4>
    4bf0:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    4bf4:	blx	ac0c00 <_ZdlPv@@Base+0xab01fc>
    4bf8:	cdp2	0, 6, cr15, cr12, cr5, {0}
    4bfc:	ldrbtmi	r4, [r8], #-2188	; 0xfffff774
    4c00:	ldcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
    4c04:	ldrbtmi	r4, [fp], #-2955	; 0xfffff475
    4c08:	blcs	1ec7c <_ZdlPv@@Base+0xe278>
    4c0c:	addshi	pc, r3, r0
    4c10:	svceq	0x0000f1b8
    4c14:	adchi	pc, fp, r0, asr #32
    4c18:	ldmpl	r3!, {r0, r1, r2, r7, r8, r9, fp, lr}^
    4c1c:	adcsmi	r6, ip, #28, 16	; 0x1c0000
    4c20:			; <UNDEFINED> instruction: 0xf8dfda30
    4c24:	bl	16948c <_ZdlPv@@Base+0x158a88>
    4c28:			; <UNDEFINED> instruction: 0xf8df0484
    4c2c:	bl	16d484 <_ZdlPv@@Base+0x15ca80>
    4c30:			; <UNDEFINED> instruction: 0xf8df0587
    4c34:	ldrbtmi	fp, [r9], #528	; 0x210
    4c38:	ldrbtmi	r4, [fp], #1274	; 0x4fa
    4c3c:	ldmdavc	fp!, {r0, r3, sp, lr, pc}^
    4c40:	blmi	fe0731d4 <_ZdlPv@@Base+0xfe0627d0>
    4c44:	ldmpl	r3!, {r0, r3, r4, r6, r9, sl, lr}^
    4c48:			; <UNDEFINED> instruction: 0xf0006818
    4c4c:	adcmi	pc, r5, #207872	; 0x32c00
    4c50:			; <UNDEFINED> instruction: 0xf854d01f
    4c54:	ldmdavc	fp!, {r2, r8, r9, fp, ip, sp, lr}
    4c58:	rscsle	r2, r0, sp, lsr #22
    4c5c:	ldcl	7, cr15, [r6, #1020]!	; 0x3fc
    4c60:	strbmi	r2, [r9], -r0, lsl #6
    4c64:	ldrtmi	r4, [r8], -r0, lsl #13
    4c68:	andcc	pc, r0, r8, asr #17
    4c6c:	mcr	7, 0, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    4c70:	stcne	8, cr15, [r4], {84}	; 0x54
    4c74:	cmnlt	r0, #7340032	; 0x700000
    4c78:	blx	fed40c82 <_ZdlPv@@Base+0xfed3027e>
    4c7c:			; <UNDEFINED> instruction: 0xf7ff4638
    4c80:	strb	lr, [r4, r6, asr #27]!
    4c84:	ldmdbmi	r1!, {r4, r5, r6, r8, r9, fp, lr}^
    4c88:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    4c8c:			; <UNDEFINED> instruction: 0xf0006818
    4c90:	blmi	1303b3c <_ZdlPv@@Base+0x12f3138>
    4c94:	stmdavs	r0!, {r2, r4, r5, r6, r7, fp, ip, lr}
    4c98:	stc	7, cr15, [ip, #1020]	; 0x3fc
    4c9c:	stmdavs	r0!, {r7, r8, fp, ip, sp, pc}
    4ca0:	stcl	7, cr15, [r8, #1020]!	; 0x3fc
    4ca4:	blle	2cecac <_ZdlPv@@Base+0x2be2a8>
    4ca8:	blmi	f57654 <_ZdlPv@@Base+0xf46c50>
    4cac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4cb0:	blls	3ded20 <_ZdlPv@@Base+0x3ce31c>
    4cb4:	qdsuble	r4, sl, pc	; <UNPREDICTABLE>
    4cb8:	andslt	r2, r1, r0
    4cbc:	svchi	0x00f0e8bd
    4cc0:	stmdami	r4!, {r2, r6, r8, r9, fp, lr}^
    4cc4:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    4cc8:			; <UNDEFINED> instruction: 0x4619461a
    4ccc:			; <UNDEFINED> instruction: 0xfff6f00a
    4cd0:	svcge	0x0006e7ea
    4cd4:			; <UNDEFINED> instruction: 0xf00a4638
    4cd8:			; <UNDEFINED> instruction: 0xf8d8fe23
    4cdc:			; <UNDEFINED> instruction: 0xf7ff0000
    4ce0:	bge	2c00e8 <_ZdlPv@@Base+0x2af6e4>
    4ce4:	strmi	r9, [r1], -r2, lsl #4
    4ce8:			; <UNDEFINED> instruction: 0xf00a4610
    4cec:	blmi	e84558 <_ZdlPv@@Base+0xe73b54>
    4cf0:	ldrtmi	r9, [r9], -r2, lsl #20
    4cf4:	ldmpl	r3!, {r4, r6, r9, sl, lr}^
    4cf8:			; <UNDEFINED> instruction: 0xffe0f00a
    4cfc:	ldclpl	7, cr14, [r2], {167}	; 0xa7
    4d00:	eorle	r2, pc, r0, lsl #20
    4d04:	ldrmi	sl, [r9], -sl, lsl #24
    4d08:			; <UNDEFINED> instruction: 0xf00a4620
    4d0c:	blmi	c84598 <_ZdlPv@@Base+0xc73b94>
    4d10:			; <UNDEFINED> instruction: 0x46214851
    4d14:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    4d18:			; <UNDEFINED> instruction: 0xf00a461a
    4d1c:	ssub16	pc, ip, pc	; <UNPREDICTABLE>
    4d20:	stmdbmi	lr, {r1, r8, r9, fp, ip, pc}^
    4d24:	ldrbtmi	r6, [r9], #-2074	; 0xfffff7e6
    4d28:	ldmdavs	r8, {r0, r1, r8, r9, fp, ip, pc}
    4d2c:	ldc2	0, cr15, [r8], #-48	; 0xffffffd0
    4d30:			; <UNDEFINED> instruction: 0xf7ff2001
    4d34:	blls	c007c <_ZdlPv@@Base+0xaf678>
    4d38:	stmdbmi	r9, {r0, sp}^
    4d3c:	ldmdavs	fp, {r1, r5, fp, sp, lr}
    4d40:			; <UNDEFINED> instruction: 0xf7ff4479
    4d44:	blls	c04ac <_ZdlPv@@Base+0xafaa8>
    4d48:	andcs	r4, r1, r6, asr #18
    4d4c:	ldmdavs	fp, {r1, r5, fp, sp, lr}
    4d50:			; <UNDEFINED> instruction: 0xf7ff4479
    4d54:	stmdbmi	r4, {r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    4d58:	andcs	r6, r1, r2, lsr #16
    4d5c:			; <UNDEFINED> instruction: 0xf7ff4479
    4d60:	ldrb	lr, [r5, -sl, asr #27]
    4d64:	ldrbtmi	r4, [sl], #-2625	; 0xfffff5bf
    4d68:			; <UNDEFINED> instruction: 0x76137211
    4d6c:	blmi	9fe548 <_ZdlPv@@Base+0x9edb44>
    4d70:	ldmdbmi	pc!, {r1, r3, r9, fp, sp, pc}	; <UNPREDICTABLE>
    4d74:	ldrbtmi	r5, [r9], #-2288	; 0xfffff710
    4d78:			; <UNDEFINED> instruction: 0xff6cf00b
    4d7c:	stmdacs	r0, {r2, r9, sl, lr}
    4d80:	svcge	0x004af43f
    4d84:			; <UNDEFINED> instruction: 0xf000990a
    4d88:	strtmi	pc, [r0], -sp, lsr #22
    4d8c:	ldc	7, cr15, [lr, #-1020]!	; 0xfffffc04
    4d90:			; <UNDEFINED> instruction: 0xf7ff980a
    4d94:	ldr	lr, [pc, -lr, lsl #25]!
    4d98:	stcl	7, cr15, [r4], #1020	; 0x3fc
    4d9c:	andeq	r6, r2, r8, lsl #10
    4da0:	andeq	r0, r0, r0, ror #1
    4da4:	andeq	r6, r2, sl, ror #9
    4da8:	andeq	r0, r0, r4, lsr #2
    4dac:	andeq	r0, r0, ip, asr r1
    4db0:			; <UNDEFINED> instruction: 0x000275b2
    4db4:	andeq	r5, r2, r6, asr #4
    4db8:	andeq	lr, r0, ip, ror #2
    4dbc:	andeq	lr, r0, r0, asr r2
    4dc0:			; <UNDEFINED> instruction: 0x000001b0
    4dc4:	andeq	lr, r0, sl, rrx
    4dc8:	andeq	r0, r0, ip, lsr r1
    4dcc:	strheq	lr, [r0], -r0
    4dd0:	andeq	r0, r0, r4, lsl #2
    4dd4:	andeq	r0, r0, r0, ror r1
    4dd8:	strdeq	lr, [r0], -r6
    4ddc:	andeq	r7, r2, r0, ror #8
    4de0:	andeq	lr, r0, lr, ror #1
    4de4:	ldrdeq	lr, [r0], -r2
    4de8:	strheq	lr, [r0], -ip
    4dec:	andeq	lr, r0, r0, lsr #1
    4df0:	andeq	r0, r0, r0, ror #3
    4df4:	andeq	lr, r0, r0, lsl r0
    4df8:	andeq	r0, r0, r8, lsr #2
    4dfc:	andeq	lr, r0, r0, lsl r0
    4e00:	andeq	r7, r2, lr, lsl #7
    4e04:	andeq	pc, r0, r0, lsl fp	; <UNPREDICTABLE>
    4e08:	andeq	r7, r2, r0, lsl #7
    4e0c:	andeq	r0, r0, r4, ror #3
    4e10:	andeq	lr, r0, r4, lsl r0
    4e14:	andeq	r7, r2, r6, asr r3
    4e18:	andeq	r7, r2, ip, asr #6
    4e1c:	andeq	sp, r0, r4, ror #30
    4e20:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    4e24:	andeq	sp, r0, r8, lsl #31
    4e28:	strdeq	r7, [r2], -sl
    4e2c:	andeq	r7, r2, r8, ror #5
    4e30:	andeq	sp, r0, sl, asr #31
    4e34:			; <UNDEFINED> instruction: 0x000272ba
    4e38:	andeq	r0, r0, r8, ror #3
    4e3c:	andeq	lr, r0, r6, lsl #31
    4e40:	ldrdeq	lr, [r0], -r8
    4e44:	ldrdeq	lr, [r0], -r2
    4e48:	andeq	r0, r0, ip, asr #1
    4e4c:	andeq	lr, r0, r2, lsl #1
    4e50:	andeq	r6, r2, r4, ror #2
    4e54:	andeq	lr, r0, lr, asr r0
    4e58:	strdeq	sp, [r0], -lr
    4e5c:	andeq	sp, r0, r2, asr sp
    4e60:	andeq	sp, r0, r8, lsr #29
    4e64:	strdeq	sp, [r0], -r8
    4e68:	andeq	sp, r0, r4, asr #30
    4e6c:	andeq	r7, r2, sl, asr r1
    4e70:	andeq	sp, r0, lr, lsl #31
    4e74:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4e78:			; <UNDEFINED> instruction: 0xf00a302c
    4e7c:	svclt	0x0000bd31
    4e80:	andeq	r7, r2, sl, asr #32
    4e84:	mvnsmi	lr, sp, lsr #18
    4e88:	stcmi	0, cr11, [r2], #-520	; 0xfffffdf8
    4e8c:	stcmi	6, cr2, [r2, #-12]!
    4e90:			; <UNDEFINED> instruction: 0xf104447c
    4e94:			; <UNDEFINED> instruction: 0xf1040830
    4e98:			; <UNDEFINED> instruction: 0xf00a0054
    4e9c:	ldrbtmi	pc, [sp], #-3361	; 0xfffff2df	; <UNPREDICTABLE>
    4ea0:			; <UNDEFINED> instruction: 0xf1044640
    4ea4:			; <UNDEFINED> instruction: 0xf0000744
    4ea8:	ldmdbmi	ip, {r0, r2, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    4eac:	strbmi	r4, [r0], -sl, lsr #12
    4eb0:	strls	r4, [r1, #-1145]	; 0xfffffb87
    4eb4:	bl	ffbc2eb8 <_ZdlPv@@Base+0xffbb24b4>
    4eb8:			; <UNDEFINED> instruction: 0xf00c4638
    4ebc:	blmi	6430d0 <_ZdlPv@@Base+0x6326cc>
    4ec0:			; <UNDEFINED> instruction: 0x46384918
    4ec4:	bls	560b8 <_ZdlPv@@Base+0x456b4>
    4ec8:			; <UNDEFINED> instruction: 0xf7ff5859
    4ecc:	strtmi	lr, [r0], -r4, ror #23
    4ed0:			; <UNDEFINED> instruction: 0xf878f00c
    4ed4:	strcc	r3, [ip], #-3585	; 0xfffff1ff
    4ed8:	mvnsle	r1, r3, ror ip
    4edc:	andcs	r4, r0, r2, lsl sl
    4ee0:	ldrbtmi	r4, [sl], #-2322	; 0xfffff6ee
    4ee4:	andlt	r4, r2, r9, ror r4
    4ee8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    4eec:	bllt	ff442ef0 <_ZdlPv@@Base+0xff4324ec>
    4ef0:			; <UNDEFINED> instruction: 0xf1c64b0f
    4ef4:	andcs	r0, ip, #50331648	; 0x3000000
    4ef8:	blx	960ee <_ZdlPv@@Base+0x856ea>
    4efc:	ldrmi	r3, [sp], -r4, lsl #8
    4f00:	smlatble	r1, ip, r2, r4
    4f04:	ldc	7, cr15, [r4], #-1020	; 0xfffffc04
    4f08:	strtmi	r3, [r0], -ip, lsl #24
    4f0c:			; <UNDEFINED> instruction: 0xf8c4f00c
    4f10:	svclt	0x0000e7f6
    4f14:	andeq	r9, r2, r0, rrx
    4f18:	andeq	r6, r2, r2, ror #2
    4f1c:	andeq	r0, r0, r5, ror #24
    4f20:	andeq	r5, r2, ip, asr #30
    4f24:	andeq	r0, r0, r8, ror #1
    4f28:	andeq	r6, r2, lr, lsl r1
    4f2c:	ldrdeq	r0, [r0], -r9
    4f30:	strdeq	r8, [r2], -r8	; <UNPREDICTABLE>
    4f34:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    4f38:			; <UNDEFINED> instruction: 0xf00a3018
    4f3c:	svclt	0x0000bcd1
    4f40:	andeq	r9, r2, r2, lsl r0
    4f44:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f48:	stcllt	0, cr15, [sl], {10}
    4f4c:	andeq	r9, r2, r6, lsr #32
    4f50:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f54:	stcllt	0, cr15, [r4], {10}
    4f58:	andeq	r9, r2, lr, lsl r0
    4f5c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4f60:	ldclt	0, cr15, [lr], #40	; 0x28
    4f64:	andeq	r9, r2, r6, lsl r0
    4f68:	cfstr32mi	mvfx11, [pc], {16}
    4f6c:			; <UNDEFINED> instruction: 0xf604447c
    4f70:			; <UNDEFINED> instruction: 0xf00a000c
    4f74:			; <UNDEFINED> instruction: 0xf504fcb5
    4f78:	strtmi	r6, [r3], -r0, lsl #2
    4f7c:	stmib	r3, {r9, sp}^
    4f80:	movwcc	r2, #33280	; 0x8200
    4f84:			; <UNDEFINED> instruction: 0xd1fa4299
    4f88:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
    4f8c:	strvs	pc, [r0], #-1284	; 0xfffffafc
    4f90:			; <UNDEFINED> instruction: 0xf0054620
    4f94:	bmi	1c39e0 <_ZdlPv@@Base+0x1b2fdc>
    4f98:	strtmi	r4, [r0], -r6, lsl #18
    4f9c:	pop	{r1, r3, r4, r5, r6, sl, lr}
    4fa0:	ldrbtmi	r4, [r9], #-16
    4fa4:	bllt	1d42fa8 <_ZdlPv@@Base+0x1d325a4>
    4fa8:	andeq	r9, r2, ip
    4fac:	andeq	r8, r2, lr, ror #31
    4fb0:	andeq	r6, r2, r4, rrx
    4fb4:	andeq	r5, r0, pc, lsl r1
    4fb8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4fbc:	ldclt	0, cr15, [r0], {10}
    4fc0:	andeq	r9, r2, lr, asr #15
    4fc4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4fc8:	stclt	0, cr15, [sl], {10}
    4fcc:	andeq	r9, r2, r6, asr #15
    4fd0:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4fd4:	stclt	0, cr15, [r4], {10}
    4fd8:			; <UNDEFINED> instruction: 0x000297be
    4fdc:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4fe0:	ldcllt	0, cr15, [lr], #-40	; 0xffffffd8
    4fe4:			; <UNDEFINED> instruction: 0x000297b6
    4fe8:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4fec:	ldcllt	0, cr15, [r8], #-40	; 0xffffffd8
    4ff0:	andeq	r9, r2, lr, lsr #15
    4ff4:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    4ff8:	ldcllt	0, cr15, [r2], #-40	; 0xffffffd8
    4ffc:	andeq	r9, r2, r6, lsr #15
    5000:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5004:	stcllt	0, cr15, [ip], #-40	; 0xffffffd8
    5008:	muleq	r2, lr, r7
    500c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    5010:	stmdblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    5014:	blt	ffec1044 <_ZdlPv@@Base+0xffeb0640>
    5018:	svclt	0x00004770
    501c:	andeq	r9, r2, r2, lsr #15
    5020:	strlt	r4, [r8, #-2052]	; 0xfffff7fc
    5024:			; <UNDEFINED> instruction: 0xf7ff4478
    5028:	tstlt	r0, r6, asr #24
    502c:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5030:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
    5034:	andeq	r2, r1, r0, asr lr
    5038:	andeq	r6, r2, r2, ror sp
    503c:	andcs	r4, r0, #2048	; 0x800
    5040:	andsvs	r4, sl, fp, ror r4
    5044:	svclt	0x00004770
    5048:	andeq	sl, r2, ip, ror r2
    504c:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    5050:	mcrrlt	0, 0, pc, r6, cr10	; <UNPREDICTABLE>
    5054:	ldrdeq	sl, [r2], -lr
    5058:	svcmi	0x00f0e92d
    505c:	cdpmi	0, 1, cr11, cr14, cr3, {4}
    5060:	ldcmi	3, cr2, [lr, #-4]
    5064:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5068:	ldrbtmi	r4, [lr], #-3869	; 0xfffff0e3
    506c:	movwls	r4, #1149	; 0x47d
    5070:			; <UNDEFINED> instruction: 0x4632447f
    5074:			; <UNDEFINED> instruction: 0xf8df4629
    5078:	ldrtmi	r8, [r8], -ip, rrx
    507c:			; <UNDEFINED> instruction: 0xf00b4c1a
    5080:	ldmdbmi	sl, {r0, r2, r3, r8, sl, fp, ip, sp, lr, pc}
    5084:			; <UNDEFINED> instruction: 0xf10744f8
    5088:			; <UNDEFINED> instruction: 0xf1070a08
    508c:			; <UNDEFINED> instruction: 0x46380b10
    5090:	andvc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    5094:			; <UNDEFINED> instruction: 0x4622447c
    5098:			; <UNDEFINED> instruction: 0xf7ff4639
    509c:	movwcs	lr, #6908	; 0x1afc
    50a0:			; <UNDEFINED> instruction: 0x46294632
    50a4:			; <UNDEFINED> instruction: 0xf8cd4650
    50a8:			; <UNDEFINED> instruction: 0xf00b9000
    50ac:			; <UNDEFINED> instruction: 0x4622fcf7
    50b0:			; <UNDEFINED> instruction: 0x46504639
    50b4:	b	ffbc30b8 <_ZdlPv@@Base+0xffbb26b4>
    50b8:			; <UNDEFINED> instruction: 0x46294632
    50bc:	ldrbmi	r4, [r8], -fp, asr #12
    50c0:	andls	pc, r0, sp, asr #17
    50c4:	stc2l	0, cr15, [sl], #44	; 0x2c
    50c8:	ldrtmi	r4, [r9], -r2, lsr #12
    50cc:	andlt	r4, r3, r8, asr r6
    50d0:	svcmi	0x00f0e8bd
    50d4:	blt	ff7430d8 <_ZdlPv@@Base+0xff7326d4>
    50d8:	andeq	r3, r1, sl, ror r0
    50dc:	andeq	r3, r1, r0, ror #1
    50e0:	andeq	sl, r2, r4, asr #5
    50e4:	andeq	r5, r2, ip, lsl #27
    50e8:	andeq	r5, r2, ip, ror #30
    50ec:	muleq	r0, r0, r1
    50f0:	bleq	41234 <_ZdlPv@@Base+0x30830>
    50f4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    50f8:	strbtmi	fp, [sl], -r2, lsl #24
    50fc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    5100:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    5104:	ldrmi	sl, [sl], #776	; 0x308
    5108:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    510c:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    5110:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    5114:			; <UNDEFINED> instruction: 0xf85a4b06
    5118:	stmdami	r6, {r0, r1, ip, sp}
    511c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    5120:	bl	ff3c3124 <_ZdlPv@@Base+0xff3b2720>
    5124:	bl	43128 <_ZdlPv@@Base+0x32724>
    5128:	andeq	r5, r2, ip, ror #25
    512c:	andeq	r0, r0, r8, asr #3
    5130:	andeq	r0, r0, r0, lsr #3
    5134:	strdeq	r0, [r0], -r8
    5138:	ldr	r3, [pc, #20]	; 5154 <__printf_chk@plt+0x864>
    513c:	ldr	r2, [pc, #20]	; 5158 <__printf_chk@plt+0x868>
    5140:	add	r3, pc, r3
    5144:	ldr	r2, [r3, r2]
    5148:	cmp	r2, #0
    514c:	bxeq	lr
    5150:	b	48cc <__gmon_start__@plt>
    5154:	andeq	r5, r2, ip, asr #25
    5158:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    515c:	blmi	1d717c <_ZdlPv@@Base+0x1c6778>
    5160:	bmi	1d6348 <_ZdlPv@@Base+0x1c5944>
    5164:	addmi	r4, r3, #2063597568	; 0x7b000000
    5168:	andle	r4, r3, sl, ror r4
    516c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    5170:	ldrmi	fp, [r8, -r3, lsl #2]
    5174:	svclt	0x00004770
    5178:	andeq	r6, r2, ip, asr sp
    517c:	andeq	r6, r2, r8, asr sp
    5180:	andeq	r5, r2, r8, lsr #25
    5184:	andeq	r0, r0, r4, asr #3
    5188:	stmdbmi	r9, {r3, fp, lr}
    518c:	bmi	256374 <_ZdlPv@@Base+0x245970>
    5190:	bne	25637c <_ZdlPv@@Base+0x245978>
    5194:	svceq	0x00cb447a
    5198:			; <UNDEFINED> instruction: 0x01a1eb03
    519c:	andle	r1, r3, r9, asr #32
    51a0:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    51a4:	ldrmi	fp, [r8, -r3, lsl #2]
    51a8:	svclt	0x00004770
    51ac:	andeq	r6, r2, r0, lsr sp
    51b0:	andeq	r6, r2, ip, lsr #26
    51b4:	andeq	r5, r2, ip, ror ip
    51b8:	ldrdeq	r0, [r0], -r8
    51bc:	blmi	2b25e4 <_ZdlPv@@Base+0x2a1be0>
    51c0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    51c4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    51c8:	blmi	27377c <_ZdlPv@@Base+0x262d78>
    51cc:	ldrdlt	r5, [r3, -r3]!
    51d0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    51d4:			; <UNDEFINED> instruction: 0xf7ff6818
    51d8:			; <UNDEFINED> instruction: 0xf7ffeb86
    51dc:	blmi	1c50e0 <_ZdlPv@@Base+0x1b46dc>
    51e0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    51e4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    51e8:	strdeq	r6, [r2], -sl
    51ec:	andeq	r5, r2, ip, asr #24
    51f0:	ldrdeq	r0, [r0], -ip
    51f4:	andeq	r5, r2, lr, lsr #28
    51f8:	ldrdeq	r6, [r2], -sl
    51fc:	svclt	0x0000e7c4
    5200:	bcs	23210 <_ZdlPv@@Base+0x1280c>
    5204:	addhi	pc, r1, r0
    5208:	rsbsle	r4, sl, sl, lsl #5
    520c:	bcs	1732254 <_ZdlPv@@Base+0x1721850>
    5210:			; <UNDEFINED> instruction: 0xf1007843
    5214:	andle	r0, ip, r1, lsl #8
    5218:	rsble	r2, r5, r0, lsl #22
    521c:	strtmi	r4, [r0], -fp, lsl #5
    5220:	mvnsle	r4, sl, lsl r6
    5224:	blmi	1433a0 <_ZdlPv@@Base+0x13299c>
    5228:	ldmdbcs	ip, {r4, r5, r6, r8, r9, sl, lr}^
    522c:	subsle	r4, fp, r8, lsl r6
    5230:	blcs	1ba33a4 <_ZdlPv@@Base+0x1b929a0>
    5234:	subseq	pc, ip, #-1073741784	; 0xc0000028
    5238:	blcs	16fb254 <_ZdlPv@@Base+0x16ea850>
    523c:	blcs	3b25c <_ZdlPv@@Base+0x2a858>
    5240:	blcs	ab9390 <_ZdlPv@@Base+0xaa898c>
    5244:	stmvc	r3, {r4, r5, ip, lr, pc}
    5248:	strb	r1, [r5, r4, lsl #25]!
    524c:	ldmle	sl!, {r1, r4, r9, fp, sp}^
    5250:	sfmeq	f7, 1, [r8], {15}
    5254:	eorcs	pc, r2, ip, asr r8	; <UNPREDICTABLE>
    5258:			; <UNDEFINED> instruction: 0x47604494
    525c:			; <UNDEFINED> instruction: 0xffffffc1
    5260:			; <UNDEFINED> instruction: 0xffffffeb
    5264:			; <UNDEFINED> instruction: 0xffffffeb
    5268:			; <UNDEFINED> instruction: 0xffffffeb
    526c:			; <UNDEFINED> instruction: 0xffffffeb
    5270:			; <UNDEFINED> instruction: 0xffffffeb
    5274:			; <UNDEFINED> instruction: 0xffffffeb
    5278:			; <UNDEFINED> instruction: 0xffffffeb
    527c:			; <UNDEFINED> instruction: 0xffffffeb
    5280:			; <UNDEFINED> instruction: 0xffffffeb
    5284:	andeq	r0, r0, sp, asr #32
    5288:	andeq	r0, r0, sp, asr #32
    528c:			; <UNDEFINED> instruction: 0xffffffeb
    5290:			; <UNDEFINED> instruction: 0xffffffeb
    5294:			; <UNDEFINED> instruction: 0xffffffeb
    5298:	andeq	r0, r0, sp, asr #32
    529c:			; <UNDEFINED> instruction: 0xffffffeb
    52a0:			; <UNDEFINED> instruction: 0xffffffeb
    52a4:	andeq	r0, r0, sp, asr #32
    52a8:	stcne	8, cr7, [r3], {130}	; 0x82
    52ac:	andsle	r2, r5, fp, asr sl
    52b0:			; <UNDEFINED> instruction: 0xb322d81e
    52b4:	tstle	pc, r8, lsr #20
    52b8:	blcs	235cc <_ZdlPv@@Base+0x12bc8>
    52bc:	blcs	1734f24 <_ZdlPv@@Base+0x1724520>
    52c0:	stclne	15, cr11, [r4], {8}
    52c4:	stmdbvc	r3, {r3, r5, r7, ip, lr, pc}
    52c8:	svclt	0x00182b5c
    52cc:	svclt	0x000e2b00
    52d0:	stclne	13, cr1, [r4, #-16]
    52d4:	ldr	r7, [pc, r3, asr #18]
    52d8:	andsle	r2, r3, sp, asr r8
    52dc:			; <UNDEFINED> instruction: 0xf813461a
    52e0:	stmdacs	r0, {r0, r8, r9, sl, fp}
    52e4:			; <UNDEFINED> instruction: 0xe79dd1f8
    52e8:			; <UNDEFINED> instruction: 0xf85d4618
    52ec:	ldrbmi	r4, [r0, -r4, lsl #22]!
    52f0:			; <UNDEFINED> instruction: 0xf1002a5c
    52f4:	addsle	r0, r8, r3, lsl #8
    52f8:	stclne	8, cr7, [r4], {195}	; 0xc3
    52fc:	ldrmi	lr, [r0], -ip, lsl #15
    5300:			; <UNDEFINED> instruction: 0x4770e790
    5304:	ldcne	8, cr7, [r4], {147}	; 0x93
    5308:	ldrmi	lr, [r0], -r6, lsl #15
    530c:	svclt	0x00004770
    5310:	blmi	b57bc8 <_ZdlPv@@Base+0xb471c4>
    5314:	push	{r1, r3, r4, r5, r6, sl, lr}
    5318:	strdlt	r4, [r6], r0
    531c:			; <UNDEFINED> instruction: 0x460658d3
    5320:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
    5324:	svcmi	0x002a4608
    5328:	movwls	r6, #22555	; 0x581b
    532c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5330:	ldrbtmi	r4, [r9], #1549	; 0x60d
    5334:			; <UNDEFINED> instruction: 0xf85af00c
    5338:	uxtabmi	r4, r8, pc, ror #8	; <UNPREDICTABLE>
    533c:	blmi	97d384 <_ZdlPv@@Base+0x96c980>
    5340:	ldcpl	8, cr5, [fp], {251}	; 0xfb
    5344:	strmi	fp, [r1], -r3, lsr #3
    5348:			; <UNDEFINED> instruction: 0xf00a4640
    534c:	blmi	8c3f38 <_ZdlPv@@Base+0x8b3534>
    5350:	strbmi	r4, [r8], -r1, asr #12
    5354:			; <UNDEFINED> instruction: 0x461a58fb
    5358:	stc2l	0, cr15, [r0], #-40	; 0xffffffd8
    535c:	andsle	r2, r5, sl, lsl #24
    5360:			; <UNDEFINED> instruction: 0xf7ff4630
    5364:	vmovne	s8, s9, lr, r3
    5368:	andle	r4, pc, r4, lsl #12
    536c:	ble	ff98f374 <_ZdlPv@@Base+0xff97e970>
    5370:	blx	17df524 <_ZdlPv@@Base+0x17ceb20>
    5374:	stmiavs	sl!, {r2, r7, r9, fp, ip, sp, lr, pc}
    5378:	ble	715dcc <_ZdlPv@@Base+0x7053c8>
    537c:	stccs	8, cr6, [sl], {42}	; 0x2a
    5380:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    5384:			; <UNDEFINED> instruction: 0xf8026069
    5388:	mvnle	sl, r3
    538c:	stmdavs	r8!, {r0, r1, r4, r8, r9, fp, lr}^
    5390:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, fp, ip, lr}
    5394:	ldrdcs	fp, [r0], -r4
    5398:	ldmdavs	r3, {r0, sp}
    539c:	andsvs	r3, r3, r1, lsl #6
    53a0:	blmi	257be4 <_ZdlPv@@Base+0x2471e0>
    53a4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    53a8:	blls	15f418 <_ZdlPv@@Base+0x14ea14>
    53ac:	qaddle	r4, sl, r7
    53b0:	pop	{r1, r2, ip, sp, pc}
    53b4:			; <UNDEFINED> instruction: 0x462887f0
    53b8:	cdp2	0, 13, cr15, cr4, cr11, {0}
    53bc:	ldrb	r6, [sp, fp, ror #16]
    53c0:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    53c4:	strdeq	r5, [r2], -ip
    53c8:	andeq	r0, r0, r0, ror #1
    53cc:	andeq	sp, r0, lr, ror r6
    53d0:	ldrdeq	r5, [r2], -r8
    53d4:	andeq	r0, r0, r0, ror #3
    53d8:	andeq	r0, r0, r0, ror r1
    53dc:	andeq	r0, r0, r0, lsl r1
    53e0:	andeq	r5, r2, ip, ror #20
    53e4:	svcmi	0x00f0e92d
    53e8:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
    53ec:	strmi	r8, [ip], -r2, lsl #22
    53f0:	strcs	pc, [r8, #2271]!	; 0x8df
    53f4:	strcc	pc, [r8, #2271]!	; 0x8df
    53f8:	addslt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
    53fc:	ldmpl	r3, {r0, r1, r2, r8, sl, fp, sp, pc}^
    5400:	strtmi	sl, [r8], -sl, lsl #30
    5404:	tstls	sp, #1769472	; 0x1b0000
    5408:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    540c:	ldc2l	0, cr15, [sl, #44]	; 0x2c
    5410:	ldrcc	pc, [r0, #2271]	; 0x8df
    5414:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
    5418:			; <UNDEFINED> instruction: 0xf00b9303
    541c:	blge	384b70 <_ZdlPv@@Base+0x37416c>
    5420:	ldrmi	r4, [r8], -r1, lsr #12
    5424:	bcc	440c4c <_ZdlPv@@Base+0x430248>
    5428:	ldc2l	0, cr15, [r0, #44]!	; 0x2c
    542c:	andcc	lr, lr, #3620864	; 0x374000
    5430:	vqsub.u8	d20, d16, d10
    5434:	bls	365ca0 <_ZdlPv@@Base+0x35529c>
    5438:	mrc	12, 0, r1, cr8, cr9, {2}
    543c:	tstls	lr, r0, lsl sl
    5440:	ldrbpl	r2, [r1], #256	; 0x100
    5444:	blx	feac1478 <_ZdlPv@@Base+0xfeab0a74>
    5448:	ldrbcc	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    544c:	ldrbne	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5450:	ldrbtmi	r9, [fp], #-2051	; 0xfffff7fd
    5454:	ldmdavs	fp, {r0, r2, r3, r9, fp, ip, pc}
    5458:	tstls	r5, r1, asr #16
    545c:	blcs	1d48c <_ZdlPv@@Base+0xca88>
    5460:	mvnshi	pc, r0
    5464:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    5468:			; <UNDEFINED> instruction: 0xf8df2200
    546c:	ldrbtmi	r3, [r9], #-1352	; 0xfffffab8
    5470:			; <UNDEFINED> instruction: 0xf8df9101
    5474:	ldrbtmi	r1, [r9], #-1348	; 0xfffffabc
    5478:	stmdbls	r3, {r1, r8, ip, pc}
    547c:	movwls	r5, #18635	; 0x48cb
    5480:			; <UNDEFINED> instruction: 0x4629601a
    5484:			; <UNDEFINED> instruction: 0xf7ff4640
    5488:	strmi	pc, [r3], -r3, asr #30
    548c:			; <UNDEFINED> instruction: 0xf0002800
    5490:	blls	225a78 <_ZdlPv@@Base+0x215074>
    5494:	vstrle	d2, [r4, #-12]
    5498:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
    549c:			; <UNDEFINED> instruction: 0xf0002a2e
    54a0:			; <UNDEFINED> instruction: 0xf8df8128
    54a4:	ldrbtmi	r3, [fp], #-1304	; 0xfffffae8
    54a8:			; <UNDEFINED> instruction: 0xb1217a19
    54ac:			; <UNDEFINED> instruction: 0xf00b4628
    54b0:	stmdacs	r0, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    54b4:			; <UNDEFINED> instruction: 0xf8dfda08
    54b8:	strtmi	r3, [r8], -r8, lsl #10
    54bc:	ldmpl	r3, {r0, r1, r9, fp, ip, pc}^
    54c0:			; <UNDEFINED> instruction: 0xf00c6819
    54c4:	ldrb	pc, [ip, pc, lsl #16]	; <UNPREDICTABLE>
    54c8:	andcc	lr, r8, #3620864	; 0x374000
    54cc:	vrshr.s64	d4, d3, #64
    54d0:	bls	1e5b08 <_ZdlPv@@Base+0x1d5104>
    54d4:	tstls	r8, r9, asr ip
    54d8:	ldrbpl	r2, [r1], #256	; 0x100
    54dc:	addmi	r9, fp, #8, 22	; 0x2000
    54e0:			; <UNDEFINED> instruction: 0xf8dfdc05
    54e4:	rsbcs	r1, r2, r0, ror #9
    54e8:			; <UNDEFINED> instruction: 0xf00a4479
    54ec:			; <UNDEFINED> instruction: 0xf8dff863
    54f0:	mcrls	4, 0, r3, cr7, cr8, {6}
    54f4:			; <UNDEFINED> instruction: 0x4630447b
    54f8:			; <UNDEFINED> instruction: 0xf7ff7a19
    54fc:	strmi	pc, [r4], -r1, lsl #29
    5500:			; <UNDEFINED> instruction: 0xf0002800
    5504:			; <UNDEFINED> instruction: 0xf00281b7
    5508:			; <UNDEFINED> instruction: 0xf8dfffd1
    550c:	movwcs	sl, #5312	; 0x14c0
    5510:	ldrtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    5514:	ldrbtmi	r4, [sl], #-1274	; 0xfffffb06
    5518:			; <UNDEFINED> instruction: 0xf8ca9200
    551c:			; <UNDEFINED> instruction: 0xf8da3010
    5520:	cmplt	r3, r4, lsl r0
    5524:	mulslt	r8, sl, r8
    5528:	stmdbeq	r1, {r2, r8, ip, sp, lr, pc}
    552c:	ldrbmi	r4, [r9], -r8, asr #12
    5530:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5534:			; <UNDEFINED> instruction: 0xf0002800
    5538:	blls	125a40 <_ZdlPv@@Base+0x11503c>
    553c:			; <UNDEFINED> instruction: 0xf8d34630
    5540:	movwcs	r9, #0
    5544:			; <UNDEFINED> instruction: 0xf0037023
    5548:	ldrtmi	pc, [r8], -r5, lsl #16	; <UNPREDICTABLE>
    554c:			; <UNDEFINED> instruction: 0xf00b3401
    5550:	ands	pc, r2, sp, asr #30
    5554:	andcc	lr, r8, #3620864	; 0x374000
    5558:	ble	f55fac <_ZdlPv@@Base+0xf455a8>
    555c:	mrrcne	10, 0, r9, r9, cr7	; <UNPREDICTABLE>
    5560:	tstcs	r0, r8, lsl #2
    5564:	blls	21a8b0 <_ZdlPv@@Base+0x209eac>
    5568:	sfmle	f4, 4, [r5], {139}	; 0x8b
    556c:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    5570:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    5574:			; <UNDEFINED> instruction: 0xf81ef00a
    5578:	blls	2c59c <_ZdlPv@@Base+0x1bb98>
    557c:	cfmsub32vc	mvax1, mvfx4, mvfx9, mvfx0
    5580:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5584:	strmi	r4, [r3], r1, lsr #12
    5588:			; <UNDEFINED> instruction: 0x4638bb58
    558c:	ldc2l	0, cr15, [sl, #44]!	; 0x2c
    5590:	strbmi	r4, [r0], -r9, lsr #12
    5594:	mrc2	7, 5, pc, cr12, cr15, {7}
    5598:	bicsle	r2, fp, r0, lsl #16
    559c:			; <UNDEFINED> instruction: 0xac189b01
    55a0:	bvc	656e28 <_ZdlPv@@Base+0x646424>
    55a4:			; <UNDEFINED> instruction: 0xf9d4f00a
    55a8:			; <UNDEFINED> instruction: 0x4649ae14
    55ac:			; <UNDEFINED> instruction: 0xf00a4630
    55b0:	blls	c3cd4 <_ZdlPv@@Base+0xb32d0>
    55b4:	bleq	10419f0 <_ZdlPv@@Base+0x1030fec>
    55b8:	mrcvc	6, 0, r4, cr9, cr8, {2}
    55bc:			; <UNDEFINED> instruction: 0xf9c8f00a
    55c0:	ldreq	pc, [r4], #-2271	; 0xfffff721
    55c4:			; <UNDEFINED> instruction: 0x4632465b
    55c8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    55cc:	blx	1dc15fe <_ZdlPv@@Base+0x1db0bfa>
    55d0:	andcc	lr, r8, #3620864	; 0x374000
    55d4:	blle	ff056028 <_ZdlPv@@Base+0xff045624>
    55d8:			; <UNDEFINED> instruction: 0xf00b4628
    55dc:	blls	244cf0 <_ZdlPv@@Base+0x2342ec>
    55e0:	movwcs	lr, #1980	; 0x7bc
    55e4:	ldrtmi	r7, [r8], -r3
    55e8:	stc2l	0, cr15, [ip, #44]	; 0x2c
    55ec:			; <UNDEFINED> instruction: 0xf10b9b0b
    55f0:	bls	306dfc <_ZdlPv@@Base+0x2f63f8>
    55f4:	ble	1856048 <_ZdlPv@@Base+0x1845644>
    55f8:	mrrcne	10, 15, r4, r8, cr8
    55fc:	ldrbtmi	r9, [sl], #-2314	; 0xfffff6f6
    5600:	andcs	r9, r0, fp
    5604:	ldmdavs	r3, {r3, r6, r7, sl, ip, lr}
    5608:	ldmibvs	r3, {r0, r1, r4, r8, fp, ip, sp, pc}^
    560c:	cmnle	r3, r0, lsl #22
    5610:	strbmi	r9, [sl], -r5, lsl #22
    5614:	ldmdavs	r9, {r1, r3, fp, ip, pc}
    5618:			; <UNDEFINED> instruction: 0xf804f001
    561c:	blx	fe6c1648 <_ZdlPv@@Base+0xfe6b0c44>
    5620:	ldrbtmi	r4, [sl], #-2799	; 0xfffff511
    5624:	blcs	1f678 <_ZdlPv@@Base+0xec74>
    5628:	ldmibvs	r3, {r1, r6, r8, ip, lr, pc}^
    562c:	teqle	r0, r0, lsl #22
    5630:	ldrbtmi	r4, [fp], #-3052	; 0xfffff414
    5634:	blcs	1fea8 <_ZdlPv@@Base+0xf4a4>
    5638:	blmi	ffaf9b54 <_ZdlPv@@Base+0xffae9150>
    563c:	ldrbtmi	r4, [fp], #-1584	; 0xfffff9d0
    5640:			; <UNDEFINED> instruction: 0xf7ff7a19
    5644:			; <UNDEFINED> instruction: 0x4604fddd
    5648:			; <UNDEFINED> instruction: 0xf47f2800
    564c:	tstcs	sl, r8, ror #30
    5650:			; <UNDEFINED> instruction: 0xf7ff4630
    5654:	tstlt	r0, r2, asr #18
    5658:	ldrtmi	r7, [r0], -r4
    565c:			; <UNDEFINED> instruction: 0xff7af002
    5660:			; <UNDEFINED> instruction: 0xff66f002
    5664:	ldrbtmi	r4, [fp], #-3041	; 0xfffff41f
    5668:	blcs	1f6dc <_ZdlPv@@Base+0xecd8>
    566c:	rschi	pc, lr, r0
    5670:			; <UNDEFINED> instruction: 0xff3cf002
    5674:	ldrbtmi	r4, [fp], #-3038	; 0xfffff422
    5678:	blcs	1f6ec <_ZdlPv@@Base+0xece8>
    567c:	svcge	0x0001f47f
    5680:	andcs	r9, r1, r4, lsl #22
    5684:	ldmdavs	sl, {r0, r1, r3, r4, r6, r7, r8, fp, lr}
    5688:	strmi	r4, [r2], #-1145	; 0xfffffb87
    568c:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5690:	bmi	ff67f274 <_ZdlPv@@Base+0xff66e870>
    5694:	ldmibmi	r9, {r0, sp}^
    5698:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    569c:	stmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56a0:			; <UNDEFINED> instruction: 0xf84cf00b
    56a4:			; <UNDEFINED> instruction: 0xf7ff200a
    56a8:	blmi	ff57f778 <_ZdlPv@@Base+0xff56ed74>
    56ac:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    56b0:			; <UNDEFINED> instruction: 0xd1bd2b01
    56b4:			; <UNDEFINED> instruction: 0xf7ff200a
    56b8:	ldr	lr, [r9, sl, lsr #16]!
    56bc:			; <UNDEFINED> instruction: 0xf00b4638
    56c0:	blls	304c0c <_ZdlPv@@Base+0x2f4208>
    56c4:			; <UNDEFINED> instruction: 0xf89be798
    56c8:	blcs	8116d4 <_ZdlPv@@Base+0x800cd0>
    56cc:			; <UNDEFINED> instruction: 0xf816d1b5
    56d0:	blcs	8152dc <_ZdlPv@@Base+0x8048d8>
    56d4:			; <UNDEFINED> instruction: 0xe7b0d0fb
    56d8:	andcs	r4, r1, sl, asr #21
    56dc:	ldrbtmi	r4, [sl], #-2506	; 0xfffff636
    56e0:			; <UNDEFINED> instruction: 0xf7ff4479
    56e4:			; <UNDEFINED> instruction: 0xf00ae908
    56e8:	strdcs	pc, [sl], -r1
    56ec:	stmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    56f0:	ldmdavc	sl, {r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}^
    56f4:	rsbsle	r2, sp, ip, ror #20
    56f8:			; <UNDEFINED> instruction: 0xf47f2a45
    56fc:	ldmvc	sl, {r1, r4, r6, r7, r9, sl, fp, sp, pc}
    5700:			; <UNDEFINED> instruction: 0xf47f2a51
    5704:	ldmvc	fp, {r1, r2, r3, r6, r7, r9, sl, fp, sp, pc}^
    5708:	andle	r2, r7, r0, lsr #22
    570c:	andle	r2, r5, sl, lsl #22
    5710:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    5714:	blcs	1f888 <_ZdlPv@@Base+0xee84>
    5718:	mcrge	4, 6, pc, cr3, cr15, {1}	; <UNPREDICTABLE>
    571c:	strtmi	r4, [r8], -r8, lsr #23
    5720:			; <UNDEFINED> instruction: 0xf8529a03
    5724:			; <UNDEFINED> instruction: 0xf8dbb003
    5728:			; <UNDEFINED> instruction: 0xf00b1000
    572c:	blls	1452a0 <_ZdlPv@@Base+0x13489c>
    5730:	ldmdavs	fp, {r3, r4, r5, r9, sl, lr}
    5734:	stmdbeq	r1, {r0, r1, r8, ip, sp, lr, pc}
    5738:	cdp2	0, 5, cr15, cr8, cr11, {0}
    573c:	mrcmi	12, 5, r4, cr5, cr4, {5}
    5740:	sbcsge	pc, r4, #14614528	; 0xdf0000
    5744:	ldrbtmi	r4, [lr], #-1148	; 0xfffffb84
    5748:	strd	r4, [fp], -sl
    574c:	blcs	ac374 <_ZdlPv@@Base+0x9b970>
    5750:	bls	1fcb68 <_ZdlPv@@Base+0x1ec164>
    5754:	stmdbcs	lr!, {r0, r4, fp, ip, sp, lr}
    5758:	addshi	pc, r2, r0
    575c:	ldrtmi	r4, [r8], -r9, lsr #12
    5760:	ldc2	0, cr15, [r6, #-44]!	; 0xffffffd4
    5764:	strbmi	r4, [r0], -r9, lsr #12
    5768:	ldc2l	7, cr15, [r2, #1020]	; 0x3fc
    576c:	mvnle	r2, r0, lsl #16
    5770:	strtmi	r9, [r0], -r3, lsl #20
    5774:	ldmpl	r3, {r0, r3, r5, r7, r8, r9, fp, lr}^
    5778:			; <UNDEFINED> instruction: 0x4619461a
    577c:	blx	fe7c17ac <_ZdlPv@@Base+0xfe7b0da8>
    5780:	bls	17f718 <_ZdlPv@@Base+0x16ed14>
    5784:	beq	440fec <_ZdlPv@@Base+0x4305e8>
    5788:	bls	11d7dc <_ZdlPv@@Base+0x10cdd8>
    578c:			; <UNDEFINED> instruction: 0xf00b6013
    5790:	ldrtmi	pc, [r8], -r3, lsl #25	; <UNPREDICTABLE>
    5794:	stc2	0, cr15, [r0], {11}
    5798:			; <UNDEFINED> instruction: 0xf00b4628
    579c:	bmi	fe844998 <_ZdlPv@@Base+0xfe833f94>
    57a0:	ldrbtmi	r4, [sl], #-2943	; 0xfffff481
    57a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    57a8:	subsmi	r9, sl, sp, lsl fp
    57ac:	rschi	pc, r6, r0, asr #32
    57b0:	ldc	0, cr11, [sp], #124	; 0x7c
    57b4:	pop	{r1, r8, r9, fp, pc}
    57b8:	ldcge	15, cr8, [r8], {240}	; 0xf0
    57bc:			; <UNDEFINED> instruction: 0x46204659
    57c0:			; <UNDEFINED> instruction: 0xf8c6f00a
    57c4:	strtmi	r9, [r1], -r3, lsl #20
    57c8:	ldmmi	r6, {r2, r4, r7, r8, r9, fp, lr}
    57cc:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    57d0:			; <UNDEFINED> instruction: 0xf00a461a
    57d4:	strbmi	pc, [r8], -r3, lsr #20	; <UNPREDICTABLE>
    57d8:			; <UNDEFINED> instruction: 0xf7ff210a
    57dc:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
    57e0:	svcge	0x003bf43f
    57e4:	andvc	r2, r3, r0, lsl #6
    57e8:			; <UNDEFINED> instruction: 0x4628e737
    57ec:	ldc2	0, cr15, [sl], #44	; 0x2c
    57f0:	strbt	r9, [lr], -r8, lsl #22
    57f4:	bcs	19a3a64 <_ZdlPv@@Base+0x1993060>
    57f8:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {3}
    57fc:	blcs	823b70 <_ZdlPv@@Base+0x81316c>
    5800:	blcs	2b9824 <_ZdlPv@@Base+0x2a8e20>
    5804:	blmi	fe239820 <_ZdlPv@@Base+0xfe228e1c>
    5808:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    580c:			; <UNDEFINED> instruction: 0xf43f2b00
    5810:	blmi	1af1138 <_ZdlPv@@Base+0x1ae0734>
    5814:	bls	d70bc <_ZdlPv@@Base+0xc66b8>
    5818:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    581c:	cdp2	0, 6, cr15, cr2, cr11, {0}
    5820:	andcc	lr, r8, #3620864	; 0x374000
    5824:	vrshr.s64	d4, d3, #64
    5828:	bls	1e5a94 <_ZdlPv@@Base+0x1d5090>
    582c:	tstls	r8, r9, asr ip
    5830:	ldrbpl	r2, [r1], #256	; 0x100
    5834:	andcc	r9, r3, r7, lsl #16
    5838:			; <UNDEFINED> instruction: 0xf80ef00b
    583c:			; <UNDEFINED> instruction: 0xf43f2800
    5840:	bls	1310c8 <_ZdlPv@@Base+0x1206c4>
    5844:	blcc	5f898 <_ZdlPv@@Base+0x4ee94>
    5848:			; <UNDEFINED> instruction: 0xe61a6013
    584c:	andcs	r9, r1, r4, lsl #22
    5850:	ldmdavs	sl, {r1, r2, r4, r5, r6, r8, fp, lr}
    5854:			; <UNDEFINED> instruction: 0xf7ff4479
    5858:	str	lr, [r9, -lr, asr #16]
    585c:	andcs	r4, r1, r4, ror r9
    5860:			; <UNDEFINED> instruction: 0xf7ff4479
    5864:	ldrb	lr, [sp, #2120]!	; 0x848
    5868:	beq	4410d0 <_ZdlPv@@Base+0x4306cc>
    586c:	ldc2l	0, cr15, [sl], #-44	; 0xffffffd4
    5870:	strb	r9, [r0, #2830]!	; 0xb0e
    5874:	strtmi	r9, [r8], -r8, lsl #18
    5878:			; <UNDEFINED> instruction: 0xf00b3901
    587c:			; <UNDEFINED> instruction: 0xe61afd95
    5880:	stmdbcs	r5, {r0, r4, r6, fp, ip, sp, lr}^
    5884:	svcge	0x006af47f
    5888:	stmdbcs	lr, {r0, r4, r7, fp, ip, sp, lr}^
    588c:	ldmdbcs	r1, {r3, r4, ip, lr, pc}^
    5890:	svcge	0x0064f47f
    5894:			; <UNDEFINED> instruction: 0xf43f2b03
    5898:	ldmvc	r3, {r0, r5, r6, r8, r9, sl, fp, sp, pc}^
    589c:	svclt	0x00182b0a
    58a0:	andle	r2, r4, r0, lsr #22
    58a4:	ldrdcc	pc, [r4], -sl
    58a8:			; <UNDEFINED> instruction: 0xf43f2b00
    58ac:	bls	f1610 <_ZdlPv@@Base+0xe0c0c>
    58b0:	blmi	1697178 <_ZdlPv@@Base+0x1686774>
    58b4:			; <UNDEFINED> instruction: 0x461a58d3
    58b8:			; <UNDEFINED> instruction: 0xf00a4619
    58bc:			; <UNDEFINED> instruction: 0xe74df9ff
    58c0:	andle	r2, sl, r3, lsl #22
    58c4:	blcs	823c18 <_ZdlPv@@Base+0x813214>
    58c8:	blcs	2b98ec <_ZdlPv@@Base+0x2a8ee8>
    58cc:	blmi	16798e8 <_ZdlPv@@Base+0x1668ee4>
    58d0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    58d4:			; <UNDEFINED> instruction: 0xf43f2b00
    58d8:	ldmib	sp, {r0, r6, r8, r9, sl, fp, sp, pc}^
    58dc:	addsmi	r3, r3, #-1342177280	; 0xb0000000
    58e0:	bls	2bc1c4 <_ZdlPv@@Base+0x2ab7c0>
    58e4:	tstls	fp, r9, asr ip
    58e8:	ldrbpl	r2, [r1], #256	; 0x100
    58ec:	ldc2l	0, cr15, [lr, #8]
    58f0:	strbmi	r9, [sl], -r5, lsl #22
    58f4:	ldmdavs	r9, {r1, r3, fp, ip, pc}
    58f8:	cdp2	0, 9, cr15, cr4, cr0, {0}
    58fc:	andcs	r4, r0, #79872	; 0x13800
    5900:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5904:			; <UNDEFINED> instruction: 0xf0092203
    5908:			; <UNDEFINED> instruction: 0xf002f925
    590c:	blmi	1305158 <_ZdlPv@@Base+0x12f4754>
    5910:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    5914:	cmnlt	r2, fp, lsl r8
    5918:	eorle	r2, r4, r1, lsl #22
    591c:	andcs	r9, r1, r4, lsl #22
    5920:	ldmdavs	sl, {r0, r1, r2, r6, r8, fp, lr}
    5924:	bcc	56b10 <_ZdlPv@@Base+0x4610c>
    5928:	svc	0x00e4f7fe
    592c:	ldc2l	0, cr15, [lr, #8]
    5930:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    5934:	ldmdblt	r3!, {r0, r1, r3, r4, fp, sp, lr}
    5938:	andcs	r9, r1, r4, lsl #22
    593c:	ldmdavs	sl, {r1, r6, r8, fp, lr}
    5940:			; <UNDEFINED> instruction: 0xf7fe4479
    5944:			; <UNDEFINED> instruction: 0xf8dbefd8
    5948:	strtmi	r1, [r8], -r0
    594c:	stc2l	0, cr15, [sl, #44]	; 0x2c
    5950:			; <UNDEFINED> instruction: 0x4638e597
    5954:	stc2	0, cr15, [r6], {11}
    5958:	strb	r9, [r2, fp, lsl #22]
    595c:			; <UNDEFINED> instruction: 0xf00b4628
    5960:	blls	24496c <_ZdlPv@@Base+0x233f68>
    5964:			; <UNDEFINED> instruction: 0xf8dbe761
    5968:	andcs	r1, sl, r0
    596c:	svc	0x0008f7fe
    5970:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
    5974:	blcs	1f9e8 <_ZdlPv@@Base+0xefe4>
    5978:	ldrb	sp, [sp, r5, ror #3]
    597c:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    5980:	beq	4411e8 <_ZdlPv@@Base+0x4307e4>
    5984:	blx	fe2419ba <_ZdlPv@@Base+0xfe230fb6>
    5988:			; <UNDEFINED> instruction: 0xf00b4638
    598c:	strtmi	pc, [r8], -r5, lsl #23
    5990:	blx	fe0c19c6 <_ZdlPv@@Base+0xfe0b0fc2>
    5994:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    5998:	udf	#36470	; 0x8e76
    599c:	andeq	r5, r2, r8, lsl sl
    59a0:	andeq	r0, r0, r0, ror #1
    59a4:	strdeq	r5, [r2], -sl
    59a8:	andeq	r6, r2, lr, ror #20
    59ac:	muleq	r0, ip, r1
    59b0:	andeq	r6, r2, r2, asr sl
    59b4:	andeq	r0, r0, r0, lsl r1
    59b8:	andeq	r6, r2, sl, asr #20
    59bc:	andeq	r6, r2, sl, lsl sl
    59c0:			; <UNDEFINED> instruction: 0x000001b0
    59c4:	andeq	sp, r0, r4, lsr #10
    59c8:	andeq	r6, r2, ip, asr #19
    59cc:	andeq	r6, r2, ip, lsr #19
    59d0:	andeq	r6, r2, sl, lsr #19
    59d4:	muleq	r0, sl, r4
    59d8:	andeq	sp, r0, r2, ror r4
    59dc:	andeq	r6, r2, r2, asr #17
    59e0:	muleq	r2, lr, r8
    59e4:	andeq	r6, r2, lr, lsl #17
    59e8:	andeq	r6, r2, r2, lsl #17
    59ec:	andeq	r6, r2, sl, asr r8
    59f0:	andeq	r6, r2, sl, asr #16
    59f4:	andeq	sp, r0, ip, ror r3
    59f8:	andeq	lr, r0, ip, asr #16
    59fc:	ldrdeq	sp, [r0], -r2
    5a00:	andeq	r6, r2, r4, lsl r8
    5a04:	andeq	lr, r0, r6, lsl #16
    5a08:	andeq	sp, r0, ip, lsl #7
    5a0c:	andeq	r6, r2, lr, lsr #15
    5a10:	muleq	r0, ip, r2
    5a14:			; <UNDEFINED> instruction: 0x0000d2b2
    5a18:	andeq	r6, r2, r8, ror r7
    5a1c:	andeq	r0, r0, r0, ror r1
    5a20:	andeq	r5, r2, lr, ror #12
    5a24:	andeq	sp, r0, lr, asr r2
    5a28:			; <UNDEFINED> instruction: 0x000266b8
    5a2c:			; <UNDEFINED> instruction: 0x0000d1b0
    5a30:	andeq	sp, r0, r4, ror r1
    5a34:	strdeq	r6, [r2], -r0
    5a38:	andeq	r6, r2, r0, asr #11
    5a3c:			; <UNDEFINED> instruction: 0x000265b0
    5a40:	andeq	sp, r0, r0, ror #1
    5a44:	andeq	r6, r2, lr, lsl #11
    5a48:	andeq	sp, r0, r4, asr #1
    5a4c:	andeq	r6, r2, lr, asr #10
    5a50:	blmi	158268 <_ZdlPv@@Base+0x147864>
    5a54:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    5a58:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    5a5c:			; <UNDEFINED> instruction: 0xf00b681a
    5a60:	svclt	0x0000bd9f
    5a64:			; <UNDEFINED> instruction: 0x000253bc
    5a68:	andeq	r0, r0, r4, lsr #2
    5a6c:	andeq	sp, r0, lr, lsl r0
    5a70:	ldrbmi	r2, [r0, -r0]!
    5a74:	ldmdbvs	fp, {r0, r1, r9, sl, lr}
    5a78:	stmiavs	r4, {r4, sl, ip, sp, pc}^
    5a7c:	andvs	r2, ip, r1
    5a80:	blmi	143bfc <_ZdlPv@@Base+0x1331f8>
    5a84:			; <UNDEFINED> instruction: 0x47706013
    5a88:	smlawtlt	fp, r3, r8, r6
    5a8c:	tstlt	sl, sl, lsl r8
    5a90:	sbcvs	r1, r2, sl, asr ip
    5a94:			; <UNDEFINED> instruction: 0x47707818
    5a98:	rscscc	pc, pc, pc, asr #32
    5a9c:	svclt	0x00004770
    5aa0:	smlawtlt	fp, r3, r8, r6
    5aa4:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    5aa8:			; <UNDEFINED> instruction: 0xf04fbf08
    5aac:			; <UNDEFINED> instruction: 0x477030ff
    5ab0:	rscscc	pc, pc, pc, asr #32
    5ab4:	svclt	0x00004770
    5ab8:	cmnlt	fp, r3, asr #17
    5abc:	cmplt	sl, sl, lsl r8
    5ac0:	sbcvs	r1, r2, sl, asr ip
    5ac4:	blcs	2a3b38 <_ZdlPv@@Base+0x293134>
    5ac8:	ldrmi	sp, [r8], -r1
    5acc:	stmdbvs	r2, {r4, r5, r6, r8, r9, sl, lr}^
    5ad0:	cmpvs	r2, r1, lsl #4
    5ad4:			; <UNDEFINED> instruction: 0x47704618
    5ad8:	mvnscc	pc, #79	; 0x4f
    5adc:	svclt	0x0000e7f5
    5ae0:	ldmdbvs	fp, {r0, r1, r9, sl, lr}^
    5ae4:	stmdbvs	r4, {r4, sl, ip, sp, pc}
    5ae8:	andvs	r2, ip, r1
    5aec:	blmi	143c68 <_ZdlPv@@Base+0x133264>
    5af0:			; <UNDEFINED> instruction: 0x47706013
    5af4:			; <UNDEFINED> instruction: 0x4604b510
    5af8:			; <UNDEFINED> instruction: 0xf7fe6880
    5afc:			; <UNDEFINED> instruction: 0x4620edda
    5b00:	svclt	0x0000bd10
    5b04:			; <UNDEFINED> instruction: 0x4604b510
    5b08:			; <UNDEFINED> instruction: 0xf7fe6900
    5b0c:	stmiavs	r0!, {r1, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    5b10:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    5b14:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5b18:			; <UNDEFINED> instruction: 0x4605b538
    5b1c:	cmplt	fp, r3, asr #16
    5b20:	stmdavs	fp!, {sl, sp}
    5b24:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    5b28:			; <UNDEFINED> instruction: 0xf7fe3401
    5b2c:	stmdavs	fp!, {r1, r6, r7, r8, sl, fp, sp, lr, pc}^
    5b30:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    5b34:	tstlt	r8, r8, lsr #16
    5b38:	mrc	7, 1, APSR_nzcv, cr0, cr14, {7}
    5b3c:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    5b40:	bmi	360054 <_ZdlPv@@Base+0x34f650>
    5b44:	ldrbtmi	r2, [sl], #-2816	; 0xfffff500
    5b48:			; <UNDEFINED> instruction: 0xf102b570
    5b4c:	strmi	r0, [r6], -r8, lsl #4
    5b50:	stcle	0, cr6, [fp, #-8]
    5b54:	ldreq	pc, [r4, #-256]	; 0xffffff00
    5b58:			; <UNDEFINED> instruction: 0xf8552400
    5b5c:	strcc	r0, [r1], #-3844	; 0xfffff0fc
    5b60:			; <UNDEFINED> instruction: 0xf7feb110
    5b64:	ldmdbvs	r3!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^
    5b68:	lfmle	f4, 2, [r6], #652	; 0x28c
    5b6c:			; <UNDEFINED> instruction: 0xb10868b0
    5b70:	mrc	7, 0, APSR_nzcv, cr4, cr14, {7}
    5b74:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    5b78:	andeq	r4, r2, r2, ror r0
    5b7c:			; <UNDEFINED> instruction: 0x4604b510
    5b80:			; <UNDEFINED> instruction: 0xf7fe6880
    5b84:			; <UNDEFINED> instruction: 0x4620ed96
    5b88:			; <UNDEFINED> instruction: 0xff3cf00a
    5b8c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5b90:			; <UNDEFINED> instruction: 0x4604b510
    5b94:			; <UNDEFINED> instruction: 0xf7fe6900
    5b98:	stmiavs	r0!, {r2, r3, r7, r8, sl, fp, sp, lr, pc}
    5b9c:	stc	7, cr15, [r8, #1016]	; 0x3f8
    5ba0:			; <UNDEFINED> instruction: 0xf00a4620
    5ba4:	strtmi	pc, [r0], -pc, lsr #30
    5ba8:	svclt	0x0000bd10
    5bac:			; <UNDEFINED> instruction: 0x4604b510
    5bb0:			; <UNDEFINED> instruction: 0xffc6f7ff
    5bb4:			; <UNDEFINED> instruction: 0xf00a4620
    5bb8:	strtmi	pc, [r0], -r5, lsr #30
    5bbc:	svclt	0x0000bd10
    5bc0:	cfstr32mi	mvfx11, [r5, #-224]	; 0xffffff20
    5bc4:			; <UNDEFINED> instruction: 0xf105447d
    5bc8:	cfstrscc	mvf0, [ip], {48}	; 0x30
    5bcc:			; <UNDEFINED> instruction: 0xf00b4620
    5bd0:	adcmi	pc, ip, #405504	; 0x63000
    5bd4:	ldfltd	f5, [r8, #-996]!	; 0xfffffc1c
    5bd8:	andeq	r8, r2, ip, lsr #6
    5bdc:			; <UNDEFINED> instruction: 0x4604b510
    5be0:	stmiavs	r0, {r0, r1, r3, r8, r9, fp, lr}^
    5be4:			; <UNDEFINED> instruction: 0x3324447b
    5be8:	tstlt	r8, r3, lsr #32
    5bec:	ldcl	7, cr15, [r6, #1016]	; 0x3f8
    5bf0:			; <UNDEFINED> instruction: 0xf7fe68a0
    5bf4:			; <UNDEFINED> instruction: 0xf104ee0c
    5bf8:			; <UNDEFINED> instruction: 0xf00b0014
    5bfc:	strtmi	pc, [r0], -sp, asr #20
    5c00:			; <UNDEFINED> instruction: 0xf104bd10
    5c04:			; <UNDEFINED> instruction: 0xf00b0014
    5c08:			; <UNDEFINED> instruction: 0xf7fefa47
    5c0c:	svclt	0x0000edb2
    5c10:	ldrdeq	r3, [r2], -r4
    5c14:			; <UNDEFINED> instruction: 0x4604b510
    5c18:			; <UNDEFINED> instruction: 0xffe0f7ff
    5c1c:			; <UNDEFINED> instruction: 0xf00a4620
    5c20:			; <UNDEFINED> instruction: 0x4620fef1
    5c24:			; <UNDEFINED> instruction: 0x4620bd10
    5c28:	cdp2	0, 14, cr15, cr12, cr10, {0}
    5c2c:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    5c30:	teqlt	r3, r3, lsl #18
    5c34:	tstlt	sl, sl, lsl r8
    5c38:	tstvs	r2, sl, asr ip
    5c3c:			; <UNDEFINED> instruction: 0x47707818
    5c40:	stmiavs	r3, {r1, r8, sp, lr}^
    5c44:	ldmdavc	sl, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}
    5c48:	smlatbeq	lr, r2, r1, pc	; <UNPREDICTABLE>
    5c4c:	stmdale	r1!, {r3, r8, fp, sp}
    5c50:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    5c54:	sbcvs	r3, r3, r1, lsl #6
    5c58:	stccs	8, cr15, [r1], {19}
    5c5c:	smlatbeq	r8, r2, r1, pc	; <UNPREDICTABLE>
    5c60:	adcmi	r3, r2, #57344	; 0xe000
    5c64:			; <UNDEFINED> instruction: 0xf850da04
    5c68:	tstlt	sl, r1, lsr #32
    5c6c:	ldmdblt	r9, {r0, r4, fp, ip, sp, lr}^
    5c70:			; <UNDEFINED> instruction: 0xf1a2781a
    5c74:	stmdbcs	r8, {r1, r2, r3, r8}
    5c78:	orrlt	sp, r2, ip, ror #19
    5c7c:	sbcvs	r1, r2, sl, asr ip
    5c80:			; <UNDEFINED> instruction: 0xf85d7818
    5c84:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5c88:			; <UNDEFINED> instruction: 0xf85d1c53
    5c8c:	tstvs	r3, r4, lsl #22
    5c90:			; <UNDEFINED> instruction: 0x47707810
    5c94:	ldfnep	f3, [sl], {50}	; 0x32
    5c98:	ldmdavc	r8, {r1, r6, r7, sp, lr}
    5c9c:			; <UNDEFINED> instruction: 0xf04f4770
    5ca0:			; <UNDEFINED> instruction: 0xe7ee30ff
    5ca4:	rscscc	pc, pc, pc, asr #32
    5ca8:	svclt	0x00004770
    5cac:	tstlt	r3, r3, lsl #18
    5cb0:	bllt	2a3d20 <_ZdlPv@@Base+0x29331c>
    5cb4:	stmiavs	r3, {r1, r8, sp, lr}^
    5cb8:	ldmdavc	sl, {r0, r1, r3, r4, r5, r8, r9, ip, sp, pc}
    5cbc:	smlatbeq	lr, r2, r1, pc	; <UNPREDICTABLE>
    5cc0:	stmdale	r0!, {r3, r8, fp, sp}
    5cc4:	stmdbvs	r4, {r4, sl, ip, sp, pc}^
    5cc8:	sbcvs	r3, r3, r1, lsl #6
    5ccc:	stccs	8, cr15, [r1], {19}
    5cd0:	smlatbeq	r8, r2, r1, pc	; <UNPREDICTABLE>
    5cd4:	adcmi	r3, r2, #57344	; 0xe000
    5cd8:			; <UNDEFINED> instruction: 0xf850da04
    5cdc:	tstlt	sl, r1, lsr #32
    5ce0:	ldmdblt	r9, {r0, r4, fp, ip, sp, lr}^
    5ce4:			; <UNDEFINED> instruction: 0xf1a2781a
    5ce8:	stmdbcs	r8, {r1, r2, r3, r8}
    5cec:	cmnlt	sl, ip, ror #19
    5cf0:			; <UNDEFINED> instruction: 0xf85d4610
    5cf4:	ldrbmi	r4, [r0, -r4, lsl #22]!
    5cf8:			; <UNDEFINED> instruction: 0x47704610
    5cfc:			; <UNDEFINED> instruction: 0xf85d6102
    5d00:	ldmdavc	r0, {r2, r8, r9, fp, lr}
    5d04:	bcs	17acc <_ZdlPv@@Base+0x70c8>
    5d08:			; <UNDEFINED> instruction: 0xf04fd1f6
    5d0c:			; <UNDEFINED> instruction: 0x477030ff
    5d10:	rscscc	pc, pc, pc, asr #32
    5d14:	svclt	0x0000e7ed
    5d18:	andcs	r2, r0, #1073741824	; 0x40000000
    5d1c:	subvs	r8, r2, r1
    5d20:	svclt	0x00004770
    5d24:			; <UNDEFINED> instruction: 0x4604b510
    5d28:	stmdblt	fp, {r0, r1, fp, ip, sp, lr}
    5d2c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    5d30:			; <UNDEFINED> instruction: 0xf7fe6840
    5d34:			; <UNDEFINED> instruction: 0x4620ecbe
    5d38:	svclt	0x0000bd10
    5d3c:	stmib	r0, {r9, sp}^
    5d40:	ldrbmi	r2, [r0, -r0, lsl #4]!
    5d44:			; <UNDEFINED> instruction: 0x4604b510
    5d48:	addcs	r2, r8, r1, lsl r3
    5d4c:			; <UNDEFINED> instruction: 0xf7fe6063
    5d50:	andcs	lr, r0, #58880	; 0xe600
    5d54:	orreq	pc, r8, r0, lsl #2
    5d58:	stmib	r3, {r0, r1, r9, sl, lr}^
    5d5c:	movwcc	r2, #33280	; 0x8200
    5d60:			; <UNDEFINED> instruction: 0xd1fa4299
    5d64:	strtmi	r6, [r0], -r0, lsr #32
    5d68:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    5d6c:	svcmi	0x00f0e92d
    5d70:	addlt	r4, r3, r1, lsl #13
    5d74:			; <UNDEFINED> instruction: 0x460e4692
    5d78:	subsle	r2, r9, r0, lsl #18
    5d7c:			; <UNDEFINED> instruction: 0xf00a4630
    5d80:			; <UNDEFINED> instruction: 0xf8d9fe49
    5d84:	strbmi	r8, [r1], -r4
    5d88:			; <UNDEFINED> instruction: 0xf7fe9001
    5d8c:			; <UNDEFINED> instruction: 0xf8d9ec9e
    5d90:			; <UNDEFINED> instruction: 0xf8555000
    5d94:	sbceq	fp, sl, r1, lsr r0
    5d98:	strmi	r1, [ip], -pc, lsr #17
    5d9c:	svceq	0x0000f1bb
    5da0:	ands	sp, r7, r9, lsl #2
    5da4:	ldrbtcc	pc, [pc], #264	; 5dac <__printf_chk@plt+0x14bc>	; <UNPREDICTABLE>
    5da8:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    5dac:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    5db0:	svceq	0x0000f1bb
    5db4:	ldrtmi	sp, [r1], -lr
    5db8:			; <UNDEFINED> instruction: 0xf7fe4658
    5dbc:	orrlt	lr, r8, #4224	; 0x1080
    5dc0:	rscle	r2, pc, r0, lsl #24
    5dc4:			; <UNDEFINED> instruction: 0xf8553c01
    5dc8:	rsceq	fp, r2, r4, lsr r0
    5dcc:			; <UNDEFINED> instruction: 0xf1bb18af
    5dd0:	mvnsle	r0, r0, lsl #30
    5dd4:	svceq	0x0000f1ba
    5dd8:	addshi	pc, ip, r0
    5ddc:	ldrdcc	pc, [r8], -r9
    5de0:	svceq	0x0083ebb8
    5de4:	ldrmi	fp, [r4], -r8, lsl #31
    5de8:	ldrtmi	sp, [r0], -r8, lsr #18
    5dec:	stc	7, cr15, [r2, #-1016]	; 0xfffffc08
    5df0:	andls	r1, r1, #16896	; 0x4200
    5df4:			; <UNDEFINED> instruction: 0xf7fe4610
    5df8:	bls	811e0 <_ZdlPv@@Base+0x707dc>
    5dfc:			; <UNDEFINED> instruction: 0x46834631
    5e00:	stcl	7, cr15, [ip], #1016	; 0x3f8
    5e04:	ldrdne	pc, [r0], -r9
    5e08:	ldrdcs	pc, [r8], -r9
    5e0c:			; <UNDEFINED> instruction: 0xf8411908
    5e10:	andcc	fp, r1, #4
    5e14:	andge	pc, r4, r0, asr #17
    5e18:	andcs	pc, r8, r9, asr #17
    5e1c:	andlt	r4, r3, r8, asr r6
    5e20:	svchi	0x00f0e8bd
    5e24:			; <UNDEFINED> instruction: 0xf8c74658
    5e28:	andlt	sl, r3, r4
    5e2c:	svchi	0x00f0e8bd
    5e30:	eorscs	r4, r6, r9, lsr r9
    5e34:			; <UNDEFINED> instruction: 0xf0094479
    5e38:			; <UNDEFINED> instruction: 0xe79ffbbd
    5e3c:			; <UNDEFINED> instruction: 0xf00a4640
    5e40:			; <UNDEFINED> instruction: 0xf1b0fe07
    5e44:	strmi	r5, [r4], -r0, lsl #31
    5e48:	andeq	pc, r4, r9, asr #17
    5e4c:	sbceq	fp, r0, r4, lsr pc
    5e50:	rscscc	pc, pc, pc, asr #32
    5e54:	stcl	7, cr15, [r2], #-1016	; 0xfffffc08
    5e58:	svclt	0x00581e62
    5e5c:	strmi	r2, [r7], -r0, lsl #2
    5e60:			; <UNDEFINED> instruction: 0x4603bf58
    5e64:	bcc	7ae84 <_ZdlPv@@Base+0x6a480>
    5e68:	smlabtne	r0, r3, r9, lr
    5e6c:			; <UNDEFINED> instruction: 0xf1031c50
    5e70:	mvnsle	r0, r8, lsl #6
    5e74:	andvc	pc, r0, r9, asr #17
    5e78:	svceq	0x0000f1b8
    5e7c:	bl	179f38 <_ZdlPv@@Base+0x169534>
    5e80:	strtmi	r0, [ip], -r8, asr #17
    5e84:			; <UNDEFINED> instruction: 0xf7fee004
    5e88:	strcc	lr, [r8], #-3092	; 0xfffff3ec
    5e8c:	eorle	r4, r2, r0, lsr #11
    5e90:	stmdacs	r0, {r5, fp, sp, lr}
    5e94:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, ip, lr, pc}^
    5e98:	rscsle	r2, r4, r0, lsl #22
    5e9c:	ldc2	0, cr15, [sl, #40]!	; 0x28
    5ea0:	ldrdvc	pc, [r4], -r9
    5ea4:			; <UNDEFINED> instruction: 0xf7fe4639
    5ea8:			; <UNDEFINED> instruction: 0xf8d9ec10
    5eac:			; <UNDEFINED> instruction: 0xf8522000
    5eb0:	bl	91f7c <_ZdlPv@@Base+0x81578>
    5eb4:	teqlt	fp, r1, asr #1
    5eb8:	vsubne.f64	d27, d9, d1
    5ebc:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    5ec0:	sbceq	lr, r1, r2, lsl #22
    5ec4:	mvnsle	r2, r0, lsl #22
    5ec8:	movwcs	lr, #2516	; 0x9d4
    5ecc:	strmi	r3, [r0, #1032]!	; 0x408
    5ed0:	movwcs	lr, #2496	; 0x9c0
    5ed4:			; <UNDEFINED> instruction: 0xf8d9d1dc
    5ed8:			; <UNDEFINED> instruction: 0xf8d97000
    5edc:	stmdals	r1, {r2, pc}
    5ee0:			; <UNDEFINED> instruction: 0xf7fe4641
    5ee4:			; <UNDEFINED> instruction: 0xf857ebf2
    5ee8:	sbceq	r3, ip, r1, lsr r0
    5eec:	ldmdblt	r9!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
    5ef0:	mvnscc	pc, r8, lsl #2
    5ef4:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    5ef8:	blcs	6230 <__printf_chk@plt+0x1940>
    5efc:	stfcsd	f5, [r0, #-988]	; 0xfffffc24
    5f00:	svcge	0x0073f43f
    5f04:			; <UNDEFINED> instruction: 0xf7fe4628
    5f08:	strb	lr, [lr, -sl, asr #24]!
    5f0c:	ldrb	r3, [r5, r1, lsl #18]
    5f10:	strb	r3, [pc, r1, lsl #18]!
    5f14:			; <UNDEFINED> instruction: 0xe78146d3
    5f18:	andeq	ip, r0, r0, lsl pc
    5f1c:	mvnsmi	lr, sp, lsr #18
    5f20:	strmi	r4, [lr], -r4, lsl #12
    5f24:	ldrtmi	fp, [r0], -r1, asr #6
    5f28:	ldc2l	0, cr15, [r4, #-40]!	; 0xffffffd8
    5f2c:	ldrdhi	pc, [r4], -r4
    5f30:			; <UNDEFINED> instruction: 0xf7fe4641
    5f34:	stmdavs	r5!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    5f38:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    5f3c:	strbeq	lr, [r1, r5, lsl #22]
    5f40:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    5f44:			; <UNDEFINED> instruction: 0xf108e013
    5f48:			; <UNDEFINED> instruction: 0xf85534ff
    5f4c:	bl	146024 <_ZdlPv@@Base+0x135620>
    5f50:	smulbtlt	r0, r4, r7
    5f54:			; <UNDEFINED> instruction: 0xf7fe4631
    5f58:	cmplt	r0, r4, ror ip
    5f5c:	rscsle	r2, r2, r0, lsl #24
    5f60:			; <UNDEFINED> instruction: 0xf8553c01
    5f64:	bl	14603c <_ZdlPv@@Base+0x135638>
    5f68:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    5f6c:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    5f70:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    5f74:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5f78:	eorscs	r4, r6, r2, lsl #18
    5f7c:			; <UNDEFINED> instruction: 0xf0094479
    5f80:	bfi	pc, r9, (invalid: 22:16)	; <UNPREDICTABLE>
    5f84:	andeq	ip, r0, r8, asr #27
    5f88:	ldrbmi	lr, [r0, sp, lsr #18]!
    5f8c:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    5f90:	cmnlt	r7, #4, 12	; 0x400000
    5f94:			; <UNDEFINED> instruction: 0xf00a4638
    5f98:			; <UNDEFINED> instruction: 0xf8d4fd3d
    5f9c:	strbmi	r8, [r1], -r4
    5fa0:	bl	fe4c3fa0 <_ZdlPv@@Base+0xfe4b359c>
    5fa4:			; <UNDEFINED> instruction: 0xf8566826
    5fa8:	bl	19a074 <_ZdlPv@@Base+0x189670>
    5fac:	strmi	r0, [ip], -r1, asr #21
    5fb0:	ands	fp, r4, sp, lsr r9
    5fb4:	ldrbtcc	pc, [pc], #264	; 5fbc <__printf_chk@plt+0x16cc>	; <UNPREDICTABLE>
    5fb8:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    5fbc:	beq	ff140bdc <_ZdlPv@@Base+0xff1301d8>
    5fc0:	ldrtmi	fp, [r9], -sp, ror #2
    5fc4:			; <UNDEFINED> instruction: 0xf7fe4628
    5fc8:	cmplt	r8, ip, lsr ip
    5fcc:	rscsle	r2, r1, r0, lsl #24
    5fd0:			; <UNDEFINED> instruction: 0xf8563c01
    5fd4:	bl	19a0ac <_ZdlPv@@Base+0x1896a8>
    5fd8:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    5fdc:			; <UNDEFINED> instruction: 0x4628d1f1
    5fe0:			; <UNDEFINED> instruction: 0x87f0e8bd
    5fe4:	andpl	pc, r0, r9, asr #17
    5fe8:	ldrdpl	pc, [r4], -sl
    5fec:	pop	{r3, r5, r9, sl, lr}
    5ff0:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    5ff4:	ldrbtmi	r2, [r9], #-54	; 0xffffffca
    5ff8:	blx	ff742024 <_ZdlPv@@Base+0xff731620>
    5ffc:	svclt	0x0000e7ca
    6000:	andeq	ip, r0, lr, asr #26
    6004:	stmib	r0, {r9, sp}^
    6008:	ldrbmi	r1, [r0, -r0, lsl #4]!
    600c:			; <UNDEFINED> instruction: 0x4606b4f0
    6010:	ldmdavs	r3!, {fp, sp, lr}^
    6014:			; <UNDEFINED> instruction: 0x0700e9d0
    6018:	svclt	0x003842bb
    601c:	strbeq	lr, [r3, #2816]	; 0xb00
    6020:	ands	sp, r0, r5, lsl #6
    6024:			; <UNDEFINED> instruction: 0xf105429f
    6028:	rsbsvs	r0, r3, r8, lsl #10
    602c:			; <UNDEFINED> instruction: 0xf850d00b
    6030:	movwcc	r4, #4147	; 0x1033
    6034:	rscsle	r2, r5, r0, lsl #24
    6038:	andcs	r6, r1, sp, ror #16
    603c:	andsvs	r6, r5, ip
    6040:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    6044:	andcs	r4, r0, r0, ror r7
    6048:			; <UNDEFINED> instruction: 0x4770bcf0
    604c:	svcmi	0x00f8e92d
    6050:	ldclmi	6, cr4, [r8, #-524]	; 0xfffffdf4
    6054:			; <UNDEFINED> instruction: 0xf8df2608
    6058:			; <UNDEFINED> instruction: 0xf8df9160
    605c:	ldrbtmi	r8, [sp], #-352	; 0xfffffea0
    6060:			; <UNDEFINED> instruction: 0xf10544f9
    6064:			; <UNDEFINED> instruction: 0xf1090438
    6068:			; <UNDEFINED> instruction: 0xf5050930
    606c:	ldrbtmi	r7, [r8], #1280	; 0x500
    6070:			; <UNDEFINED> instruction: 0xf04f2010
    6074:			; <UNDEFINED> instruction: 0xf7fe0a01
    6078:	stmdavs	r7!, {r1, r4, r6, r8, r9, fp, sp, lr, pc}^
    607c:	blne	2441d4 <_ZdlPv@@Base+0x2337d0>
    6080:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    6084:			; <UNDEFINED> instruction: 0xf1004603
    6088:	andsvs	r0, lr, r8, lsl #4
    608c:			; <UNDEFINED> instruction: 0xf8c34648
    6090:			; <UNDEFINED> instruction: 0xf8a3a004
    6094:	sbcsvs	lr, pc, r8
    6098:	mcr2	7, 3, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    609c:	mvnle	r4, r5, lsr #5
    60a0:			; <UNDEFINED> instruction: 0xa11cf8df
    60a4:	ldrbtmi	r2, [sl], #1800	; 0x708
    60a8:	strvc	pc, [r0, #-1290]	; 0xfffffaf6
    60ac:	bvs	fed034dc <_ZdlPv@@Base+0xfecf2ad8>
    60b0:			; <UNDEFINED> instruction: 0x26012010
    60b4:	bl	cc40b4 <_ZdlPv@@Base+0xcb36b0>
    60b8:	strmi	r2, [r4], -r0, lsl #6
    60bc:	rscvs	r6, r3, r8, ror #16
    60c0:	rsbvs	r6, r6, r7, lsr #32
    60c4:			; <UNDEFINED> instruction: 0xf00b8126
    60c8:			; <UNDEFINED> instruction: 0xf855fa37
    60cc:			; <UNDEFINED> instruction: 0xf1041b08
    60d0:	rsbvc	r0, r6, #8, 4	; 0x80000000
    60d4:	strbmi	r4, [r8], -r3, lsl #12
    60d8:			; <UNDEFINED> instruction: 0xf7ff60e3
    60dc:	ldrbmi	pc, [r5, #-3655]	; 0xfffff1b9	; <UNPREDICTABLE>
    60e0:	blmi	e3a880 <_ZdlPv@@Base+0xe29e7c>
    60e4:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    60e8:	blcs	2015c <_ZdlPv@@Base+0xf758>
    60ec:			; <UNDEFINED> instruction: 0xf8dfd13d
    60f0:			; <UNDEFINED> instruction: 0xf04f80d8
    60f4:	ldrbtmi	r0, [r8], #2568	; 0xa08
    60f8:	ldrvs	pc, [r3, #1288]!	; 0x508
    60fc:	stmiavs	r3, {r3, r8, sl, ip, sp, lr, pc}^
    6100:			; <UNDEFINED> instruction: 0x26012010
    6104:	bl	2c4104 <_ZdlPv@@Base+0x2b3700>
    6108:	strmi	r2, [r4], -r0, lsl #6
    610c:	rscvs	r6, r3, r8, ror #16
    6110:	andge	pc, r0, r4, asr #17
    6114:			; <UNDEFINED> instruction: 0x81266066
    6118:	blx	3c214c <_ZdlPv@@Base+0x3b1748>
    611c:	blne	244278 <_ZdlPv@@Base+0x233874>
    6120:	andeq	pc, r8, #4, 2
    6124:	strmi	r7, [r3], -r6, ror #4
    6128:	rscvs	r4, r3, r8, asr #12
    612c:	mrc2	7, 0, pc, cr14, cr15, {7}
    6130:	mvnle	r4, r5, asr #10
    6134:			; <UNDEFINED> instruction: 0xf7fe2010
    6138:	andcs	lr, r0, #991232	; 0xf2000
    613c:	strmi	r2, [r4], -r8, lsl #6
    6140:	eorvs	r4, r3, r2, lsr #16
    6144:	rscvs	r2, r2, r1, lsl #6
    6148:	rsbvs	r4, r3, r8, ror r4
    614c:			; <UNDEFINED> instruction: 0xf00b8123
    6150:			; <UNDEFINED> instruction: 0xf104f9f3
    6154:	ldrbmi	r0, [r9], -r8, lsl #4
    6158:	ldmdami	sp, {r0, r1, r9, sl, lr}
    615c:	ldrbtmi	r6, [r8], #-227	; 0xffffff1d
    6160:	svcmi	0x00f8e8bd
    6164:			; <UNDEFINED> instruction: 0xf7ff3030
    6168:	blcs	75974 <_ZdlPv@@Base+0x64f70>
    616c:			; <UNDEFINED> instruction: 0xf8dfd1e2
    6170:			; <UNDEFINED> instruction: 0xf04f8064
    6174:	ldrbtmi	r0, [r8], #2568	; 0xa08
    6178:	strbvs	pc, [r3, #1288]	; 0x508	; <UNPREDICTABLE>
    617c:	stmiavs	lr, {r3, r8, sl, ip, sp, lr, pc}^
    6180:			; <UNDEFINED> instruction: 0x26012010
    6184:	b	ff2c4184 <_ZdlPv@@Base+0xff2b3780>
    6188:	strmi	r2, [r4], -r0, lsl #6
    618c:	rscvs	r6, r3, r8, ror #16
    6190:	andge	pc, r0, r4, asr #17
    6194:			; <UNDEFINED> instruction: 0x81266066
    6198:			; <UNDEFINED> instruction: 0xf9cef00b
    619c:	blne	2442f8 <_ZdlPv@@Base+0x2338f4>
    61a0:	andeq	pc, r8, #4, 2
    61a4:	rscvs	r7, r0, r6, ror #4
    61a8:			; <UNDEFINED> instruction: 0xf7ff4648
    61ac:	strbmi	pc, [r5, #-3551]	; 0xfffff221	; <UNPREDICTABLE>
    61b0:	ldr	sp, [pc, r6, ror #3]!
    61b4:	andeq	r3, r2, sl, asr fp
    61b8:	muleq	r2, r0, lr
    61bc:	andeq	r4, r2, r2, lsr #27
    61c0:	andeq	r3, r2, r2, lsl fp
    61c4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    61c8:	andeq	r3, r2, r2, asr #21
    61cc:	andeq	ip, r0, ip, lsl ip
    61d0:	muleq	r2, r2, sp
    61d4:	andeq	r3, r2, r2, asr #20
    61d8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    61dc:	stmib	r0, {r3, r8, r9, ip, sp}^
    61e0:	ldrbmi	r3, [r0, -r0, lsl #2]!
    61e4:	andeq	r4, r2, r6, lsl #1
    61e8:	svclt	0x00004770
    61ec:			; <UNDEFINED> instruction: 0x4604b510
    61f0:	stc2	0, cr15, [r8], {10}
    61f4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    61f8:			; <UNDEFINED> instruction: 0xf100b5f8
    61fc:	stcmi	6, cr0, [lr, #-80]	; 0xffffffb0
    6200:	subvs	r4, r3, r4, lsl #12
    6204:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
    6208:	strcc	r4, [r4, #-1559]!	; 0xfffff9e9
    620c:			; <UNDEFINED> instruction: 0x61236005
    6210:			; <UNDEFINED> instruction: 0x460d4630
    6214:	cdp2	0, 13, cr15, cr6, cr10, {0}
    6218:	ldrtmi	r4, [r8], -r8, lsl #22
    621c:	ldrbtmi	r6, [fp], #-165	; 0xffffff5b
    6220:			; <UNDEFINED> instruction: 0xf00b6223
    6224:	rscvs	pc, r0, r9, lsl #19
    6228:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    622c:			; <UNDEFINED> instruction: 0xf00a4630
    6230:			; <UNDEFINED> instruction: 0xf7feff33
    6234:	svclt	0x0000ea9e
    6238:			; <UNDEFINED> instruction: 0x000239b2
    623c:	andeq	lr, r0, lr, lsl r0
    6240:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    6244:			; <UNDEFINED> instruction: 0x4604447b
    6248:	bicvs	pc, pc, #12582912	; 0xc00000
    624c:	stmib	r4, {r3, r9, sl, lr}^
    6250:			; <UNDEFINED> instruction: 0xf00b3200
    6254:			; <UNDEFINED> instruction: 0x4603f971
    6258:	stmib	r4, {r5, r9, sl, lr}^
    625c:	ldclt	3, cr3, [r0, #-8]
    6260:	andeq	r3, r2, r4, ror r9
    6264:			; <UNDEFINED> instruction: 0x4604b5f8
    6268:	strmi	r9, [r8], -r6, lsl #28
    626c:	ldrmi	r4, [pc], -sp, lsl #26
    6270:	rsbvs	r4, r6, sp, ror r4
    6274:	bicvs	pc, pc, r5, lsl #10
    6278:	ldrmi	r6, [r6], -r1, lsr #32
    627c:			; <UNDEFINED> instruction: 0xf95cf00b
    6280:	ldrvs	pc, [r4, #517]	; 0x205
    6284:	eorvs	r6, r5, r7, ror #2
    6288:	ldrtmi	r4, [r0], -r3, lsl #12
    628c:	movwcc	lr, #10692	; 0x29c4
    6290:			; <UNDEFINED> instruction: 0xf952f00b
    6294:	strtmi	r6, [r0], -r0, lsr #2
    6298:	stmiavs	r0!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    629c:	b	24429c <_ZdlPv@@Base+0x233898>
    62a0:	b	19c42a0 <_ZdlPv@@Base+0x19b389c>
    62a4:	andeq	r3, r2, r8, asr #18
    62a8:			; <UNDEFINED> instruction: 0x4604b5f8
    62ac:	strmi	r9, [r8], -r6, lsl #26
    62b0:	tstcs	r0, r4, lsr #28
    62b4:	cmnvs	r2, sl, lsl #5
    62b8:	rsbvs	r4, r5, lr, ror r4
    62bc:	streq	pc, [r8], -r6, lsl #2
    62c0:			; <UNDEFINED> instruction: 0xf104bfc8
    62c4:	eorvs	r0, r6, r4, lsl r5
    62c8:	bl	f61f0 <_ZdlPv@@Base+0xe57ec>
    62cc:	smlawbvs	r1, r2, r6, r0
    62d0:			; <UNDEFINED> instruction: 0xf853dd05
    62d4:	addsmi	r2, lr, #4, 22	; 0x1000
    62d8:	svccs	0x0004f845
    62dc:			; <UNDEFINED> instruction: 0xf00bd1f9
    62e0:	stmib	r4, {r0, r1, r3, r5, r8, fp, ip, sp, lr, pc}^
    62e4:	strmi	r0, [r3], -r2
    62e8:	teqlt	r1, #65536	; 0x10000
    62ec:	strmi	r2, [r2], -r0
    62f0:	and	r4, r6, r5, lsl #12
    62f4:	ldrtmi	r3, [sl], -r1
    62f8:	stmiavs	r3!, {r0, r3, r4, r7, r8, sl, ip, lr}
    62fc:	ldcpl	6, cr4, [r9], {21}
    6300:	stmdbcs	r4!, {r0, r4, r6, r7, r8, ip, sp, pc}
    6304:	streq	pc, [r1, -r2, lsl #2]
    6308:	mvnsle	r4, r6, lsl #12
    630c:	stmdavc	sp!, {r0, r2, r3, r4, sl, lr}^
    6310:	ldfeqd	f7, [r0], #-660	; 0xfffffd6c
    6314:	svceq	0x0009f1bc
    6318:	ldccs	8, cr13, [r0, #-944]!	; 0xfffffc50
    631c:	andeq	pc, r2, #-2147483648	; 0x80000000
    6320:	streq	pc, [r3, #-421]!	; 0xfffffe5b
    6324:	ldrtmi	fp, [sl], -r8, lsl #30
    6328:	ldrpl	sp, [sp, #231]	; 0xe7
    632c:	stmiavs	r3!, {r0, ip, sp}
    6330:	ldcpl	6, cr4, [r9], {21}
    6334:	mvnle	r2, r0, lsl #18
    6338:	andcs	r4, r0, #50331648	; 0x3000000
    633c:	andsvc	r4, sl, r0, lsr #12
    6340:	svclt	0x0000bdf8
    6344:	andeq	r3, r2, r0, lsl #18
    6348:	cfstr32mi	mvfx11, [sl], {16}
    634c:	blvs	ff817544 <_ZdlPv@@Base+0xff806b40>
    6350:	stmdavs	r3, {r3, r5, r6, r8, ip, sp, pc}
    6354:			; <UNDEFINED> instruction: 0x4798689b
    6358:	andle	r1, r0, r3, asr #24
    635c:	blvs	ff8357a4 <_ZdlPv@@Base+0xff824da0>
    6360:	andcc	lr, r0, #208, 18	; 0x340000
    6364:	mvnvs	r6, #5963776	; 0x5b0000
    6368:	mulcs	sl, r8, r7
    636c:			; <UNDEFINED> instruction: 0xf04fbd10
    6370:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
    6374:	andeq	r7, r2, r4, lsr #23
    6378:	blmi	1f37a0 <_ZdlPv@@Base+0x1e2d9c>
    637c:	blvs	ff617570 <_ZdlPv@@Base+0xff606b6c>
    6380:	stmdavs	r3, {r3, r4, r5, r8, ip, sp, pc}
    6384:			; <UNDEFINED> instruction: 0x479868db
    6388:	svccc	0x00fff1b0
    638c:	andcs	fp, sl, r8, lsl #30
    6390:			; <UNDEFINED> instruction: 0xf04fbd08
    6394:	stclt	0, cr3, [r8, #-1020]	; 0xfffffc04
    6398:	andeq	r7, r2, r4, ror fp
    639c:	ldrblt	r4, [r0, #-2826]!	; 0xfffff4f6
    63a0:	blvs	ff717594 <_ZdlPv@@Base+0xff706b90>
    63a4:			; <UNDEFINED> instruction: 0x4606b174
    63a8:	and	r4, r1, sp, lsl #12
    63ac:	cmplt	ip, r4, ror #16
    63b0:	strtmi	r6, [sl], -r3, lsr #16
    63b4:			; <UNDEFINED> instruction: 0x46204631
    63b8:			; <UNDEFINED> instruction: 0x4798691b
    63bc:	rscsle	r2, r5, r0, lsl #16
    63c0:	ldcllt	0, cr2, [r0, #-4]!
    63c4:	ldcllt	0, cr2, [r0, #-0]
    63c8:	andeq	r7, r2, r0, asr fp
    63cc:	addlt	fp, r2, r0, lsl r5
    63d0:	stmdbmi	lr, {r0, r2, r3, sl, fp, lr}
    63d4:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    63d8:	strtmi	r9, [r0], -r1, lsl #2
    63dc:	cdp2	0, 7, cr15, cr10, cr10, {0}
    63e0:			; <UNDEFINED> instruction: 0xf1049901
    63e4:			; <UNDEFINED> instruction: 0xf00a000c
    63e8:	stmdbls	r1, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    63ec:	andseq	pc, r8, r4, lsl #2
    63f0:	cdp2	0, 7, cr15, cr0, cr10, {0}
    63f4:			; <UNDEFINED> instruction: 0xf1049901
    63f8:			; <UNDEFINED> instruction: 0xf00a0024
    63fc:	movwcs	pc, #3691	; 0xe6b	; <UNPREDICTABLE>
    6400:	andlt	r6, r2, r3, lsr #8
    6404:	svclt	0x0000bd10
    6408:	andeq	r7, r2, ip, lsl fp
    640c:	andeq	sp, r0, r6, ror #28
    6410:	mvnsmi	lr, #737280	; 0xb4000
    6414:	blmi	b0ec50 <_ZdlPv@@Base+0xafe24c>
    6418:	stfmis	f2, [ip], #-4
    641c:	ldrbtmi	r4, [fp], #-3628	; 0xfffff1d4
    6420:	ldrbtmi	r4, [lr], #-2092	; 0xfffff7d4
    6424:	ldrbtmi	r5, [r8], #-2335	; 0xfffff6e1
    6428:	ldmdavs	fp!, {r2, r4, r5, sl, fp, sp, lr}
    642c:			; <UNDEFINED> instruction: 0xf7fe1c65
    6430:	rsbmi	lr, fp, #208, 18	; 0x340000
    6434:			; <UNDEFINED> instruction: 0xf0036c32
    6438:			; <UNDEFINED> instruction: 0xf0050303
    643c:	svclt	0x00580503
    6440:	addsmi	r4, r5, #-805306363	; 0xd0000005
    6444:	ldmdavs	r9!, {r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6448:			; <UNDEFINED> instruction: 0xf04f46b1
    644c:	tstle	r1, ip, lsl #16
    6450:			; <UNDEFINED> instruction: 0x4615e037
    6454:	andvs	pc, r4, r8, lsl #22
    6458:	blcs	2056c <_ZdlPv@@Base+0xfb68>
    645c:			; <UNDEFINED> instruction: 0xf00bdd06
    6460:	ldmdavs	r9!, {r0, r6, fp, ip, sp, lr, pc}
    6464:			; <UNDEFINED> instruction: 0xf7fe2020
    6468:	ldmdavs	r9!, {r2, r3, r7, r8, fp, sp, lr, pc}
    646c:			; <UNDEFINED> instruction: 0xf8d91c6a
    6470:			; <UNDEFINED> instruction: 0xf1d20040
    6474:			; <UNDEFINED> instruction: 0xf0020c00
    6478:			; <UNDEFINED> instruction: 0xf00c0203
    647c:	strtmi	r0, [ip], -r3, lsl #24
    6480:			; <UNDEFINED> instruction: 0xf1ccbf58
    6484:	addsmi	r0, r0, #0, 4
    6488:	ldmdami	r3, {r0, r1, r5, r6, r7, r8, ip, lr, pc}
    648c:	andcs	r4, r4, #11534336	; 0xb00000
    6490:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    6494:	ldmib	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6498:	movwcs	r4, #51216	; 0xc810
    649c:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
    64a0:	andeq	pc, r5, r3, lsl #22
    64a4:			; <UNDEFINED> instruction: 0xf81ef00b
    64a8:	ldmdavs	fp!, {r0, r2, r3, fp, lr}
    64ac:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    64b0:			; <UNDEFINED> instruction: 0xf7fe2204
    64b4:	ldmdavs	r9!, {r1, r2, r3, r7, r8, fp, sp, lr, pc}
    64b8:	pop	{r1, r3, sp}
    64bc:			; <UNDEFINED> instruction: 0xf7fe43f8
    64c0:	ldmdavs	r9!, {r0, r2, r3, r4, r6, r8, fp, ip, sp, pc}
    64c4:	strb	r4, [r0, r5, lsr #12]!
    64c8:	strdeq	r4, [r2], -r2
    64cc:	andeq	r0, r0, ip, asr r1
    64d0:	andeq	r7, r2, lr, asr #21
    64d4:	andeq	ip, r0, r2, asr #18
    64d8:	andeq	ip, r0, r6, ror #17
    64dc:	andeq	r7, r2, r2, asr sl
    64e0:	ldrdeq	ip, [r0], -r2
    64e4:			; <UNDEFINED> instruction: 0x4601b510
    64e8:	andcs	r4, ip, #2304	; 0x900
    64ec:	cfstrsvs	mvf4, [r0], #-496	; 0xfffffe10
    64f0:	andmi	pc, r0, r2, lsl #22
    64f4:	ldc2l	0, cr15, [r8, #40]	; 0x28
    64f8:	movwcc	r6, #7203	; 0x1c23
    64fc:			; <UNDEFINED> instruction: 0xf003425a
    6500:			; <UNDEFINED> instruction: 0xf0020303
    6504:	svclt	0x00580203
    6508:	strtvs	r4, [r3], #-595	; 0xfffffdad
    650c:	svclt	0x0000bd10
    6510:	andeq	r7, r2, r4, lsl #20
    6514:			; <UNDEFINED> instruction: 0x4601b510
    6518:	andcs	r4, ip, #2304	; 0x900
    651c:	cfstrsvs	mvf4, [r0], #-496	; 0xfffffe10
    6520:	andmi	pc, r0, r2, lsl #22
    6524:	ldc2l	0, cr15, [sl, #40]!	; 0x28
    6528:	movwcc	r6, #7203	; 0x1c23
    652c:			; <UNDEFINED> instruction: 0xf003425a
    6530:			; <UNDEFINED> instruction: 0xf0020303
    6534:	svclt	0x00580203
    6538:	strtvs	r4, [r3], #-595	; 0xfffffdad
    653c:	svclt	0x0000bd10
    6540:	ldrdeq	r7, [r2], -r4
    6544:	ldrbmi	lr, [r0, sp, lsr #18]!
    6548:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    654c:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    6550:			; <UNDEFINED> instruction: 0x21224606
    6554:			; <UNDEFINED> instruction: 0xf8da44fa
    6558:	blx	22a662 <_ZdlPv@@Base+0x219c5e>
    655c:	strtmi	pc, [sl], #1289	; 0x509
    6560:			; <UNDEFINED> instruction: 0xf00a4650
    6564:	ldmdavs	r3!, {r0, r1, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
    6568:	vstmdble	r8!, {d2-d1}
    656c:	strcs	r4, [r0], #-3880	; 0xfffff0d8
    6570:	ldrdhi	pc, [r0], pc	; <UNPREDICTABLE>
    6574:	ldrbtmi	r4, [r8], #1151	; 0x47f
    6578:	strtmi	r4, [r8], #1071	; 0x42f
    657c:			; <UNDEFINED> instruction: 0xf8d8e009
    6580:	mrane	r2, r9, acc0
    6584:	andne	pc, r4, r8, asr #17
    6588:	ldrbpl	r3, [r5], #1025	; 0x401
    658c:	addsmi	r6, ip, #7536640	; 0x730000
    6590:	ldmdavs	r3!, {r0, r2, r4, r9, fp, ip, lr, pc}
    6594:	stccs	13, cr5, [r2, #-116]!	; 0xffffff8c
    6598:	ldmib	r7, {r3, ip, lr, pc}^
    659c:	addsmi	r3, r3, #268435456	; 0x10000000
    65a0:	ldrbmi	sp, [r0], -sp, ror #23
    65a4:	ldc2l	0, cr15, [lr, #40]	; 0x28
    65a8:			; <UNDEFINED> instruction: 0xe7e8687b
    65ac:			; <UNDEFINED> instruction: 0x4650491a
    65b0:	ldrbtmi	r3, [r9], #-1025	; 0xfffffbff
    65b4:	stc2l	0, cr15, [r6, #40]!	; 0x28
    65b8:	addsmi	r6, ip, #7536640	; 0x730000
    65bc:			; <UNDEFINED> instruction: 0x4c17dbe9
    65c0:	ldrbtmi	r2, [ip], #-780	; 0xfffffcf4
    65c4:	strmi	pc, [r9], #-2819	; 0xfffff4fd
    65c8:	movwne	lr, #6612	; 0x19d4
    65cc:	ble	617038 <_ZdlPv@@Base+0x606634>
    65d0:	bmi	4cf208 <_ZdlPv@@Base+0x4be804>
    65d4:			; <UNDEFINED> instruction: 0xf909fb03
    65d8:	cfstrdne	mvd4, [sp], {122}	; 0x7a
    65dc:	bl	8e66c <_ZdlPv@@Base+0x7dc68>
    65e0:			; <UNDEFINED> instruction: 0xf8520409
    65e4:	rsbvs	r3, r5, r9
    65e8:	cfldrsvs	mvf5, [r3], {88}	; 0x58
    65ec:	subsmi	r3, r9, #67108864	; 0x4000000
    65f0:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    65f4:	tsteq	r3, r1	; <UNPREDICTABLE>
    65f8:	submi	fp, fp, #88, 30	; 0x160
    65fc:	pop	{r0, r1, r4, sl, sp, lr}
    6600:			; <UNDEFINED> instruction: 0x465087f0
    6604:	stc2	0, cr15, [lr, #40]!	; 0x28
    6608:	strb	r6, [r1, r1, ror #16]!
    660c:	muleq	r2, ip, r9
    6610:	andeq	r7, r2, ip, ror r9
    6614:	andeq	r7, r2, sl, ror r9
    6618:	ldrdeq	ip, [r0], -r6
    661c:	andeq	r7, r2, lr, lsr #18
    6620:	andeq	r7, r2, r8, lsl r9
    6624:			; <UNDEFINED> instruction: 0x4605b5f0
    6628:	addlt	r4, r5, sp, lsl ip
    662c:	ldrmi	r4, [r7], -lr, lsl #12
    6630:	blvs	ff817828 <_ZdlPv@@Base+0xff806e24>
    6634:	ldmib	r0, {r3, r4, r5, r8, ip, sp, pc}^
    6638:	ldmdavs	fp, {r9, ip, sp}^
    663c:	ldrmi	r6, [r8, r2, ror #7]
    6640:	stmdacs	r0, {r5, r6, r7, r8, r9, fp, sp, lr}
    6644:			; <UNDEFINED> instruction: 0x2018d1f7
    6648:			; <UNDEFINED> instruction: 0xf00a2400
    664c:			; <UNDEFINED> instruction: 0x4629f9b7
    6650:			; <UNDEFINED> instruction: 0x4632463b
    6654:	strmi	r9, [r5], -r0, lsl #8
    6658:	mcr2	7, 0, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    665c:	ldmdbmi	r2, {r0, r4, sl, fp, lr}
    6660:	ldrbtmi	r4, [r9], #-1148	; 0xfffffb84
    6664:	strtmi	r9, [r0], -r3, lsl #2
    6668:			; <UNDEFINED> instruction: 0xf00a63e5
    666c:	stmdbls	r3, {r0, r1, r4, r5, r8, sl, fp, ip, sp, lr, pc}
    6670:	andeq	pc, ip, r4, lsl #2
    6674:	stc2	0, cr15, [lr, #-40]!	; 0xffffffd8
    6678:			; <UNDEFINED> instruction: 0xf1049903
    667c:			; <UNDEFINED> instruction: 0xf00a0018
    6680:	stmdbls	r3, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    6684:	eoreq	pc, r4, r4, lsl #2
    6688:	stc2	0, cr15, [r4, #-40]!	; 0xffffffd8
    668c:	strtvs	r2, [r3], #-768	; 0xfffffd00
    6690:	ldcllt	0, cr11, [r0, #20]!
    6694:			; <UNDEFINED> instruction: 0xf00a4628
    6698:			; <UNDEFINED> instruction: 0xf7fef9b5
    669c:	svclt	0x0000e86a
    66a0:	andeq	r7, r2, r0, asr #17
    66a4:	muleq	r2, r0, r8
    66a8:	ldrdeq	sp, [r0], -sl
    66ac:	ldmdbmi	sl!, {r0, r3, r4, r5, r6, r8, r9, fp, lr}^
    66b0:	ldrbtmi	r4, [fp], #-2682	; 0xfffff586
    66b4:	push	{r0, r3, r4, r5, r6, sl, lr}
    66b8:	strdlt	r4, [ip], r0
    66bc:	stmpl	sl, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr}
    66c0:	ldrsbhi	pc, [ip, #143]	; 0x8f	; <UNPREDICTABLE>
    66c4:	andls	r6, fp, #1179648	; 0x120000
    66c8:	andeq	pc, r0, #79	; 0x4f
    66cc:	ldrshlt	r4, [ip, #-72]!	; 0xffffffb8
    66d0:	stcge	14, cr10, [r3, #-16]
    66d4:	stmdavs	r4!, {r0, sp, lr, pc}^
    66d8:	stmdavs	r3!, {r2, r4, r6, r8, ip, sp, pc}
    66dc:			; <UNDEFINED> instruction: 0x46294632
    66e0:	ldmdbvs	fp, {r5, r9, sl, lr}
    66e4:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    66e8:			; <UNDEFINED> instruction: 0xf04fd0f5
    66ec:	and	r0, r1, r1, lsl #18
    66f0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    66f4:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    66f8:	movweq	pc, #37280	; 0x91a0	; <UNPREDICTABLE>
    66fc:	stmdacs	r0!, {r2, r9, sl, lr}
    6700:	blcs	76368 <_ZdlPv@@Base+0x65964>
    6704:	stmdami	r7!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}^
    6708:	subcc	r4, r4, r8, ror r4
    670c:	cdp2	0, 6, cr15, cr14, cr10, {0}
    6710:			; <UNDEFINED> instruction: 0xf0001c62
    6714:	cdpmi	0, 6, cr8, cr4, cr13, {4}
    6718:			; <UNDEFINED> instruction: 0xa190f8df
    671c:	ldrbtmi	r4, [sl], #1150	; 0x47e
    6720:	strbeq	pc, [r4, -r6, lsl #2]	; <UNPREDICTABLE>
    6724:			; <UNDEFINED> instruction: 0xf8dae005
    6728:	mrrcne	0, 4, r3, r1, cr4
    672c:	subne	pc, r8, sl, asr #17
    6730:			; <UNDEFINED> instruction: 0xf7ff549d
    6734:	mcrrne	14, 0, pc, r3, cr9	; <UNPREDICTABLE>
    6738:	adcmi	sp, r0, #11
    673c:	strhle	r6, [r4], #-194	; 0xffffff3e
    6740:	sbclt	r6, r5, #62208	; 0xf300
    6744:	sfmle	f4, 2, [lr], #588	; 0x24c
    6748:			; <UNDEFINED> instruction: 0xf00a4638
    674c:	ldcvs	13, cr15, [r2], #44	; 0x2c
    6750:	blmi	16006fc <_ZdlPv@@Base+0x15efcf8>
    6754:	svceq	0x0000f1b9
    6758:			; <UNDEFINED> instruction: 0xf858d079
    675c:	bmi	1552770 <_ZdlPv@@Base+0x1541d6c>
    6760:	stmdals	r3, {r2, r8, fp, ip, pc}
    6764:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
    6768:			; <UNDEFINED> instruction: 0xf0093300
    676c:	vnmlami.f32	s31, s5, s30
    6770:			; <UNDEFINED> instruction: 0xf88dad08
    6774:	stmdbge	r5, {r2, r4, lr}
    6778:	andcs	r4, r1, #2113929216	; 0x7e000000
    677c:	ldmib	r6, {r3, r5, r9, sl, lr}^
    6780:	strls	r3, [r0], #-1041	; 0xfffffbef
    6784:	stc2l	0, cr15, [r6, #-40]!	; 0xffffffd8
    6788:	andcs	r6, ip, r3, lsr ip
    678c:	blx	1803a <_ZdlPv@@Base+0x7636>
    6790:			; <UNDEFINED> instruction: 0xf00a6003
    6794:	stmdbmi	r9, {r0, r3, r7, sl, fp, ip, sp, lr, pc}^
    6798:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    679c:	movwcc	r6, #7179	; 0x1c0b
    67a0:			; <UNDEFINED> instruction: 0xf003425a
    67a4:			; <UNDEFINED> instruction: 0xf0020303
    67a8:	svclt	0x00580203
    67ac:	strvs	r4, [fp], #-595	; 0xfffffdad
    67b0:	ldc2l	0, cr15, [r2], #-40	; 0xffffffd8
    67b4:	blmi	e590c4 <_ZdlPv@@Base+0xe486c0>
    67b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    67bc:	blls	2e082c <_ZdlPv@@Base+0x2cfe28>
    67c0:	cmple	r6, sl, asr r0
    67c4:	pop	{r2, r3, ip, sp, pc}
    67c8:	ldclvs	7, cr8, [r3], #-960	; 0xfffffc40
    67cc:	cdpge	13, 0, cr10, cr5, cr8, {0}
    67d0:	strtmi	r9, [r9], -r0, lsl #4
    67d4:	ldrtmi	r2, [r0], -r1, lsl #4
    67d8:			; <UNDEFINED> instruction: 0xf88db2e4
    67dc:			; <UNDEFINED> instruction: 0xf00a4020
    67e0:	andcs	pc, r1, #3648	; 0xe40
    67e4:	movweq	pc, #45325	; 0xb10d	; <UNPREDICTABLE>
    67e8:	strtmi	r9, [r8], -r0, lsl #4
    67ec:	andne	lr, r5, #3620864	; 0x374000
    67f0:	andmi	pc, fp, sp, lsl #17
    67f4:	stc2	0, cr15, [lr, #-40]!	; 0xffffffd8
    67f8:	andcs	r4, ip, r2, lsr fp
    67fc:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
    6800:	blx	21872 <_ZdlPv@@Base+0x10e6e>
    6804:			; <UNDEFINED> instruction: 0xf00a3002
    6808:	stmdbmi	pc!, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    680c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    6810:	movwcc	r6, #7179	; 0x1c0b
    6814:			; <UNDEFINED> instruction: 0xf003425a
    6818:			; <UNDEFINED> instruction: 0xf0020303
    681c:	svclt	0x00580203
    6820:	strvs	r4, [fp], #-595	; 0xfffffdad
    6824:	ldc2	0, cr15, [r8], #-40	; 0xffffffd8
    6828:			; <UNDEFINED> instruction: 0xf00a4630
    682c:			; <UNDEFINED> instruction: 0xe7c1fc35
    6830:			; <UNDEFINED> instruction: 0xf1b94b1f
    6834:	andsle	r0, r3, r0, lsl #30
    6838:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    683c:	stmdbls	r4, {r0, r1, r5, r9, fp, lr}
    6840:	ldrbtmi	r9, [sl], #-2051	; 0xfffff7fd
    6844:	movwcc	lr, #2509	; 0x9cd
    6848:	blx	1842874 <_ZdlPv@@Base+0x1831e70>
    684c:			; <UNDEFINED> instruction: 0xf858e7b2
    6850:	ldmdami	pc, {r0, r1, ip, sp}	; <UNPREDICTABLE>
    6854:	ldrbtmi	r4, [r8], #-1562	; 0xfffff9e6
    6858:			; <UNDEFINED> instruction: 0xf0094619
    685c:			; <UNDEFINED> instruction: 0xe786f9df
    6860:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    6864:			; <UNDEFINED> instruction: 0x461a481b
    6868:			; <UNDEFINED> instruction: 0x46194478
    686c:			; <UNDEFINED> instruction: 0xf9d6f009
    6870:			; <UNDEFINED> instruction: 0xf7fde7a0
    6874:	and	lr, r2, r8, ror pc
    6878:			; <UNDEFINED> instruction: 0xf00a4628
    687c:	ldrtmi	pc, [r0], -sp, lsl #24	; <UNPREDICTABLE>
    6880:	stc2	0, cr15, [sl], {10}
    6884:	svc	0x0074f7fd
    6888:			; <UNDEFINED> instruction: 0xf00a4628
    688c:			; <UNDEFINED> instruction: 0xf7fdfc05
    6890:	svclt	0x0000ef70
    6894:	andeq	r7, r2, lr, lsr r8
    6898:	andeq	r4, r2, ip, asr r7
    689c:	andeq	r0, r0, r0, ror #1
    68a0:	andeq	r4, r2, r4, asr #14
    68a4:	andeq	r7, r2, r8, ror #15
    68a8:	ldrdeq	r7, [r2], -r4
    68ac:	ldrdeq	r7, [r2], -r2
    68b0:	andeq	r0, r0, r0, ror r1
    68b4:	andeq	ip, r0, r8, lsr #12
    68b8:	andeq	r7, r2, r8, ror r7
    68bc:	andeq	r7, r2, r6, asr r7
    68c0:	andeq	r4, r2, r8, asr r6
    68c4:	strdeq	r7, [r2], -r2
    68c8:	andeq	r7, r2, r2, ror #13
    68cc:	andeq	ip, r0, sl, asr #10
    68d0:	andeq	ip, r0, r6, lsr r5
    68d4:	andeq	ip, r0, r4, lsr #10
    68d8:			; <UNDEFINED> instruction: 0x4ef0e92d
    68dc:	ldcmi	6, cr4, [sp], {21}
    68e0:	bmi	758350 <_ZdlPv@@Base+0x74794c>
    68e4:	blmi	772b04 <_ZdlPv@@Base+0x762100>
    68e8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    68ec:	blvs	ff918110 <_ZdlPv@@Base+0xff90770c>
    68f0:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
    68f4:	movwls	r6, #22555	; 0x581b
    68f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    68fc:			; <UNDEFINED> instruction: 0xf10db30c
    6900:	vmovge.32	d3[0], r0
    6904:	stmdavs	r4!, {r0, sp, lr, pc}^
    6908:	stmdavs	r3!, {r2, r3, r4, r6, r7, r8, ip, sp, pc}
    690c:			; <UNDEFINED> instruction: 0x4631465a
    6910:	ldmdbvs	fp, {r5, r9, sl, lr}
    6914:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    6918:	ldmib	sp, {r0, r2, r4, r5, r6, r7, ip, lr, pc}^
    691c:	strbmi	r0, [fp], -r3, lsl #2
    6920:			; <UNDEFINED> instruction: 0xf8cd463a
    6924:	strls	sl, [r0, #-4]
    6928:			; <UNDEFINED> instruction: 0xf9f0f009
    692c:	blmi	2d9164 <_ZdlPv@@Base+0x2c8760>
    6930:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6934:	blls	1609a4 <_ZdlPv@@Base+0x14ffa0>
    6938:	qaddle	r4, sl, r9
    693c:	pop	{r1, r2, ip, sp, pc}
    6940:			; <UNDEFINED> instruction: 0x46538ef0
    6944:	strbmi	r4, [r9], -sl, lsr #12
    6948:			; <UNDEFINED> instruction: 0xf0094638
    694c:	strb	pc, [sp, r7, ror #18]!	; <UNPREDICTABLE>
    6950:	svc	0x0008f7fd
    6954:	andeq	r7, r2, r8, lsl #12
    6958:	andeq	r4, r2, r6, lsr #10
    695c:	andeq	r0, r0, r0, ror #1
    6960:	andeq	r4, r2, r0, ror #9
    6964:	blmi	13d92a4 <_ZdlPv@@Base+0x13c88a0>
    6968:	push	{r1, r3, r4, r5, r6, sl, lr}
    696c:	strdlt	r4, [r7], r0
    6970:	teqls	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    6974:			; <UNDEFINED> instruction: 0xf8df4605
    6978:			; <UNDEFINED> instruction: 0xf100a134
    697c:	ldmpl	r3, {r2, r4, fp}^
    6980:	mcrmi	4, 2, r4, cr11, cr9, {7}
    6984:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
    6988:			; <UNDEFINED> instruction: 0xf04f9305
    698c:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    6990:	strbtmi	r4, [pc], -r0, asr #12
    6994:	stc2	0, cr15, [sl, #-40]!	; 0xffffffd8
    6998:	movwcc	r6, #6443	; 0x192b
    699c:	stmiavs	r8!, {r0, r1, r3, r5, r8, sp, lr}
    69a0:	mrc	7, 7, APSR_nzcv, cr4, cr13, {7}
    69a4:	strmi	r2, [r4], -sp, lsl #16
    69a8:	stclne	0, cr13, [r3], #-100	; 0xffffff9c
    69ac:	stccs	0, cr13, [r0], {42}	; 0x2a
    69b0:	blmi	103d720 <_ZdlPv@@Base+0x102cd1c>
    69b4:	ldcpl	8, cr5, [fp, #-972]	; 0xfffffc34
    69b8:	subsle	r2, r5, r0, lsl #22
    69bc:	ldrtmi	r4, [r8], -r1, lsr #12
    69c0:			; <UNDEFINED> instruction: 0xffbef008
    69c4:			; <UNDEFINED> instruction: 0x46394b3c
    69c8:	ldmpl	r3!, {r3, r6, r9, sl, lr}^
    69cc:			; <UNDEFINED> instruction: 0xf7ff461a
    69d0:	stmiavs	r8!, {r0, r1, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    69d4:	mrc	7, 6, APSR_nzcv, cr10, cr13, {7}
    69d8:	strmi	r2, [r4], -sp, lsl #16
    69dc:	stmiavs	r8!, {r0, r2, r5, r6, r7, r8, ip, lr, pc}
    69e0:	mrc	7, 6, APSR_nzcv, cr4, cr13, {7}
    69e4:	strmi	r2, [r4], -sl, lsl #16
    69e8:	smlattcs	sp, r3, r0, sp
    69ec:			; <UNDEFINED> instruction: 0xf0084638
    69f0:	blmi	c868b4 <_ZdlPv@@Base+0xc75eb0>
    69f4:			; <UNDEFINED> instruction: 0x46504639
    69f8:			; <UNDEFINED> instruction: 0x461a58f3
    69fc:			; <UNDEFINED> instruction: 0xff6cf7ff
    6a00:	bicsle	r1, r4, r3, ror #24
    6a04:			; <UNDEFINED> instruction: 0xb32069a8
    6a08:	ldcle	8, cr2, [r7, #-8]
    6a0c:	ldmdavc	sl, {r0, r1, r3, r5, r6, r8, fp, sp, lr}
    6a10:	tstle	r3, lr, lsr #20
    6a14:	bcs	1164b84 <_ZdlPv@@Base+0x1154180>
    6a18:	ldmvc	sl, {r4, r8, ip, lr, pc}
    6a1c:	andle	r2, r1, r1, asr sl
    6a20:	tstle	fp, lr, asr #20
    6a24:	adcsle	r2, r3, r3, lsl #16
    6a28:	blcs	824d9c <_ZdlPv@@Base+0x814398>
    6a2c:	blcs	2bacf4 <_ZdlPv@@Base+0x2aa2f0>
    6a30:	blmi	8bacf0 <_ZdlPv@@Base+0x8aa2ec>
    6a34:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    6a38:			; <UNDEFINED> instruction: 0xd1a92b00
    6a3c:	addsmi	r6, r8, #3850240	; 0x3ac000
    6a40:	stmdbvs	fp!, {r1, r2, r5, r9, fp, ip, lr, pc}^
    6a44:	andcs	r1, r0, #16640	; 0x4100
    6a48:	ldrpl	r6, [sl], #-425	; 0xfffffe57
    6a4c:	stmdbvs	fp!, {r0, sp}^
    6a50:	bmi	6df304 <_ZdlPv@@Base+0x6ce900>
    6a54:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
    6a58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6a5c:	subsmi	r9, sl, r5, lsl #22
    6a60:	andlt	sp, r7, fp, lsl r1
    6a64:	svchi	0x00f0e8bd
    6a68:	blx	17e111c <_ZdlPv@@Base+0x17d0718>
    6a6c:	stmibvs	sl!, {r2, r7, r8, r9, fp, ip, sp, lr, pc}^
    6a70:	sfmle	f4, 4, [r8, #-616]	; 0xfffffd98
    6a74:			; <UNDEFINED> instruction: 0x2c0a696a
    6a78:	tsteq	r1, r3, lsl #2	; <UNPREDICTABLE>
    6a7c:			; <UNDEFINED> instruction: 0xf80261a9
    6a80:	orrle	fp, ip, r3
    6a84:			; <UNDEFINED> instruction: 0x4640e7be
    6a88:	blx	1b42aba <_ZdlPv@@Base+0x1b320b6>
    6a8c:	ldrb	r6, [r1, fp, lsr #19]!
    6a90:			; <UNDEFINED> instruction: 0xf00a4640
    6a94:	stmibvs	r8!, {r0, r1, r2, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    6a98:			; <UNDEFINED> instruction: 0xf7fde7d3
    6a9c:	svclt	0x0000ee64
    6aa0:	andeq	r4, r2, r8, lsr #9
    6aa4:	andeq	r0, r0, r0, ror #1
    6aa8:	andeq	ip, r0, r0, lsr r4
    6aac:	andeq	ip, r0, ip, lsr #8
    6ab0:	andeq	r4, r2, r2, lsl #9
    6ab4:	andeq	r0, r0, r0, ror #3
    6ab8:	andeq	r0, r0, r0, ror r1
    6abc:	andeq	r0, r0, r8, asr r1
    6ac0:			; <UNDEFINED> instruction: 0x000243ba
    6ac4:	ldrlt	r6, [r0, #-2563]	; 0xfffff5fd
    6ac8:	ldmdavc	sl, {r2, r9, sl, lr}
    6acc:	ldfnep	f3, [sl], {26}
    6ad0:	ldmdavc	r8, {r1, r5, r9, sp, lr}
    6ad4:			; <UNDEFINED> instruction: 0xf7ffbd10
    6ad8:	tstlt	r8, r5, asr #30	; <UNPREDICTABLE>
    6adc:	ldrb	r6, [r6, r3, lsr #20]!
    6ae0:	rscscc	pc, pc, pc, asr #32
    6ae4:	svclt	0x0000bd10
    6ae8:	ldmdavc	fp, {r0, r1, r9, fp, sp, lr}
    6aec:	ldrmi	fp, [r8], -fp, lsl #2
    6af0:	ldrlt	r4, [r0, #-1904]	; 0xfffff890
    6af4:			; <UNDEFINED> instruction: 0xf7ff4604
    6af8:	tstlt	r8, r5, lsr pc	; <UNPREDICTABLE>
    6afc:	ldmdavc	fp, {r0, r1, r5, r9, fp, sp, lr}
    6b00:	ldclt	6, cr4, [r0, #-96]	; 0xffffffa0
    6b04:	rscscc	pc, pc, pc, asr #32
    6b08:	svclt	0x0000bd10
    6b0c:	svcmi	0x00f0e92d
    6b10:	sfm	f2, 4, [sp, #-0]
    6b14:	mrrcmi	11, 0, r8, r3, cr2
    6b18:	beq	442340 <_ZdlPv@@Base+0x43193c>
    6b1c:	ldrbtmi	r4, [ip], #-2130	; 0xfffff7ae
    6b20:	blge	f2d64 <_ZdlPv@@Base+0xe2360>
    6b24:	stmdapl	r0!, {r2, r3, r8, fp, sp, pc}
    6b28:	andls	r6, sp, r0, lsl #16
    6b2c:	andeq	pc, r0, pc, asr #32
    6b30:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    6b34:			; <UNDEFINED> instruction: 0xf8439002
    6b38:	addsmi	r2, r9, #4, 30
    6b3c:			; <UNDEFINED> instruction: 0xf8dfd1fb
    6b40:	smladxcs	r0, r0, r1, r8
    6b44:	ldrdge	pc, [ip, -pc]!	; <UNPREDICTABLE>
    6b48:	vstrmi	d26, [fp, #-16]
    6b4c:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    6b50:	stmdaeq	r4, {r3, r8, ip, sp, lr, pc}^
    6b54:			; <UNDEFINED> instruction: 0xf10a447d
    6b58:	movwls	r0, #13892	; 0x3644
    6b5c:	strcs	r4, [r0], #-1600	; 0xfffff9c0
    6b60:	mcrr2	0, 0, pc, r4, cr10	; <UNPREDICTABLE>
    6b64:	blx	ffc44b6a <_ZdlPv@@Base+0xffc34166>
    6b68:	svccc	0x00fff1b0
    6b6c:	eorle	r4, r2, r3, lsl #13
    6b70:	stmdacs	r9!, {r2, r3, r4, r8, fp, ip, sp, pc}
    6b74:	stmdacs	ip!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6b78:			; <UNDEFINED> instruction: 0xf8dad04a
    6b7c:	blx	17d2ca4 <_ZdlPv@@Base+0x17c22a0>
    6b80:			; <UNDEFINED> instruction: 0xf8daf98b
    6b84:	addmi	r0, r3, #76	; 0x4c
    6b88:			; <UNDEFINED> instruction: 0x6c68da3c
    6b8c:	svceq	0x0028f1bb
    6b90:	andeq	pc, r1, #-1073741824	; 0xc0000000
    6b94:	strcc	fp, [r1], #-3848	; 0xfffff0f8
    6b98:			; <UNDEFINED> instruction: 0xf80064aa
    6b9c:	rscle	r9, r1, r3
    6ba0:	svceq	0x0029f1bb
    6ba4:			; <UNDEFINED> instruction: 0xf104bf08
    6ba8:			; <UNDEFINED> instruction: 0xf7ff34ff
    6bac:			; <UNDEFINED> instruction: 0xf1b0fbcd
    6bb0:			; <UNDEFINED> instruction: 0x46833fff
    6bb4:	bls	bb32c <_ZdlPv@@Base+0xaa928>
    6bb8:	ldmdami	r1!, {r4, r5, r8, r9, fp, lr}
    6bbc:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    6bc0:			; <UNDEFINED> instruction: 0x4619461a
    6bc4:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6bc8:	stcmi	0, cr2, [lr, #-240]!	; 0xffffff10
    6bcc:	cdp2	0, 15, cr15, cr6, cr9, {0}
    6bd0:	bne	442438 <_ZdlPv@@Base+0x431a34>
    6bd4:	blls	d7dd0 <_ZdlPv@@Base+0xc73cc>
    6bd8:	blvs	ffb584c8 <_ZdlPv@@Base+0xffb47ac4>
    6bdc:	strmi	r9, [r4], -r0, lsl #10
    6be0:	blx	18c4be6 <_ZdlPv@@Base+0x18b41e2>
    6be4:	bmi	a5988c <_ZdlPv@@Base+0xa48e88>
    6be8:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6bec:	blmi	79fb64 <_ZdlPv@@Base+0x78f160>
    6bf0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    6bf4:	subsmi	r9, sl, sp, lsl #22
    6bf8:	andlt	sp, pc, sp, lsr #2
    6bfc:	blhi	c1ef8 <_ZdlPv@@Base+0xb14f4>
    6c00:	svchi	0x00f0e8bd
    6c04:			; <UNDEFINED> instruction: 0xf00a4630
    6c08:			; <UNDEFINED> instruction: 0xf8dafaad
    6c0c:	ldr	r3, [ip, r8, asr #32]!
    6c10:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
    6c14:	stmdacs	r0, {r5, r7, sl, fp, sp, lr}
    6c18:	stclvs	13, cr13, [r1], #68	; 0x44
    6c1c:	ble	517644 <_ZdlPv@@Base+0x506c40>
    6c20:	mcrrne	12, 1, r4, r3, cr12
    6c24:	stceq	0, cr15, [r0], {79}	; 0x4f
    6c28:	cfstrdvs	mvd4, [r1], #-496	; 0xfffffe10
    6c2c:			; <UNDEFINED> instruction: 0xf80164a3
    6c30:	stclvs	0, cr12, [r0], #-0
    6c34:	stc2	0, cr15, [r0], {10}
    6c38:			; <UNDEFINED> instruction: 0xf8439b03
    6c3c:			; <UNDEFINED> instruction: 0xf1bb0027
    6c40:			; <UNDEFINED> instruction: 0xf1070f29
    6c44:	orrle	r0, r9, r1, lsl #14
    6c48:			; <UNDEFINED> instruction: 0xf104e7be
    6c4c:			; <UNDEFINED> instruction: 0xf00a0044
    6c50:	vstmiavs	r0!, {s30-s166}
    6c54:			; <UNDEFINED> instruction: 0xf7fde7e4
    6c58:	strtmi	lr, [r0], -r6, lsl #27
    6c5c:	cdp2	0, 13, cr15, cr2, cr9, {0}
    6c60:	stc	7, cr15, [r6, #1012]	; 0x3f4
    6c64:	strdeq	r4, [r2], -r2
    6c68:	andeq	r0, r0, r0, ror #1
    6c6c:	ldrdeq	r4, [r2], -lr
    6c70:	andeq	r7, r2, r4, lsr #7
    6c74:	andeq	r7, r2, r2, lsr #7
    6c78:	muleq	r2, ip, r3
    6c7c:	andeq	r0, r0, r0, ror r1
    6c80:	andeq	ip, r0, r2, lsl r2
    6c84:	andeq	r7, r2, ip, lsl r3
    6c88:	andeq	r7, r2, r8, lsl #6
    6c8c:	andeq	r4, r2, r6, lsr #4
    6c90:	ldrdeq	r7, [r2], -lr
    6c94:	andeq	r7, r2, r8, asr #5
    6c98:			; <UNDEFINED> instruction: 0x2650f8df
    6c9c:			; <UNDEFINED> instruction: 0x3650f8df
    6ca0:	push	{r1, r3, r4, r5, r6, sl, lr}
    6ca4:	strdlt	r4, [r7], r0
    6ca8:			; <UNDEFINED> instruction: 0x7648f8df
    6cac:			; <UNDEFINED> instruction: 0xf8df4604
    6cb0:	ldmpl	r3, {r3, r6, r9, sl, sp, lr}^
    6cb4:			; <UNDEFINED> instruction: 0xf8df447f
    6cb8:	ldrbtmi	r5, [lr], #-1604	; 0xfffff9bc
    6cbc:	stmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}^
    6cc0:	movwls	r6, #22555	; 0x581b
    6cc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6cc8:	stmdbeq	r4, {r1, r2, r8, ip, sp, lr, pc}^
    6ccc:			; <UNDEFINED> instruction: 0xf7ff447d
    6cd0:	stmdacs	r0!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    6cd4:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    6cd8:	rscsle	r4, r8, r2, lsl #13
    6cdc:			; <UNDEFINED> instruction: 0xf0002822
    6ce0:	ldcle	0, cr8, [r6], #-856	; 0xfffffca8
    6ce4:	svccc	0x00fff1b0
    6ce8:	adchi	pc, r4, r0, asr #32
    6cec:			; <UNDEFINED> instruction: 0xf8dfac02
    6cf0:			; <UNDEFINED> instruction: 0x46201610
    6cf4:			; <UNDEFINED> instruction: 0xf00a4479
    6cf8:			; <UNDEFINED> instruction: 0xf8dff989
    6cfc:	andcs	r3, ip, r8, lsl #12
    6d00:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    6d04:	blx	21d76 <_ZdlPv@@Base+0x11372>
    6d08:			; <UNDEFINED> instruction: 0xf00a3002
    6d0c:			; <UNDEFINED> instruction: 0xf8dff9cd
    6d10:			; <UNDEFINED> instruction: 0xf04f15f8
    6d14:	strtmi	r0, [r0], -r0, lsl #20
    6d18:	cfstrsvs	mvf4, [fp], {121}	; 0x79
    6d1c:	bl	fee93928 <_ZdlPv@@Base+0xfee82f24>
    6d20:			; <UNDEFINED> instruction: 0xf0030203
    6d24:			; <UNDEFINED> instruction: 0xf0020303
    6d28:	svclt	0x00580203
    6d2c:	strvs	r4, [fp], #-595	; 0xfffffdad
    6d30:			; <UNDEFINED> instruction: 0xf9b2f00a
    6d34:	ldrbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    6d38:	ldrcc	pc, [r4, #2271]!	; 0x8df
    6d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6d40:	blls	160db0 <_ZdlPv@@Base+0x1503ac>
    6d44:			; <UNDEFINED> instruction: 0xf040405a
    6d48:	ldrbmi	r8, [r0], -r4, asr #5
    6d4c:	pop	{r0, r1, r2, ip, sp, pc}
    6d50:	ldmdacs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    6d54:	vqadd.u8	<illegal reg q14.5>, q0, q8
    6d58:			; <UNDEFINED> instruction: 0xf1a08085
    6d5c:	blcs	47b58 <_ZdlPv@@Base+0x37154>
    6d60:			; <UNDEFINED> instruction: 0xf8dfd96a
    6d64:	ldrbtmi	r0, [r8], #-1452	; 0xfffffa54
    6d68:			; <UNDEFINED> instruction: 0xf00a3044
    6d6c:			; <UNDEFINED> instruction: 0xf8dffb3f
    6d70:	blx	17f4408 <_ZdlPv@@Base+0x17e3a04>
    6d74:	ldrbtmi	pc, [fp], #2698	; 0xa8a	; <UNPREDICTABLE>
    6d78:	tstcs	r2, #3588096	; 0x36c000
    6d7c:	vrshr.s64	d4, d10, #64
    6d80:			; <UNDEFINED> instruction: 0xf8df81cf
    6d84:			; <UNDEFINED> instruction: 0xf1023594
    6d88:	ldrbtmi	r0, [fp], #-3073	; 0xfffff3ff
    6d8c:	blvs	ff621ef8 <_ZdlPv@@Base+0xff6114f4>
    6d90:	subgt	pc, r8, r3, asr #17
    6d94:	andge	pc, r2, r1, lsl #16
    6d98:			; <UNDEFINED> instruction: 0xf0002800
    6d9c:			; <UNDEFINED> instruction: 0xf04f80de
    6da0:			; <UNDEFINED> instruction: 0xf8df0b00
    6da4:			; <UNDEFINED> instruction: 0xf8dfa578
    6da8:	ldrbtmi	r3, [sl], #1400	; 0x578
    6dac:	movwls	r4, #1147	; 0x47b
    6db0:	ldmvs	r2, {r1, fp, sp, lr}^
    6db4:	mcrrne	7, 9, r4, r1, cr0
    6db8:			; <UNDEFINED> instruction: 0xf0004602
    6dbc:			; <UNDEFINED> instruction: 0xf08b80c2
    6dc0:	stfcss	f0, [r0], {1}
    6dc4:	tstcs	r0, r8, lsl #30
    6dc8:			; <UNDEFINED> instruction: 0xf0002900
    6dcc:	stmdacs	r8!, {r0, r1, r3, r4, r8, pc}
    6dd0:	msrhi	SPSR_fxc, r0
    6dd4:	vpmax.u8	d18, d0, d18
    6dd8:			; <UNDEFINED> instruction: 0xf1a281aa
    6ddc:	blcs	887b54 <_ZdlPv@@Base+0x877150>
    6de0:			; <UNDEFINED> instruction: 0x81a7f200
    6de4:	vqdmulh.s<illegal width 8>	d2, d0, d18
    6de8:	ldm	pc, {r2, r5, r7, r8, pc}^	; <UNPREDICTABLE>
    6dec:	teqeq	r0, r3, lsl r0	; <UNPREDICTABLE>
    6df0:	adcseq	r0, r6, r2, lsr #3
    6df4:			; <UNDEFINED> instruction: 0x01a201a2
    6df8:			; <UNDEFINED> instruction: 0x01a201a2
    6dfc:			; <UNDEFINED> instruction: 0x01a201a2
    6e00:			; <UNDEFINED> instruction: 0x01a201a2
    6e04:			; <UNDEFINED> instruction: 0x01a201a2
    6e08:			; <UNDEFINED> instruction: 0x01a201a2
    6e0c:			; <UNDEFINED> instruction: 0x01a201a2
    6e10:			; <UNDEFINED> instruction: 0x01a201a2
    6e14:			; <UNDEFINED> instruction: 0x01a201a2
    6e18:			; <UNDEFINED> instruction: 0x01a201a2
    6e1c:			; <UNDEFINED> instruction: 0x01a201a2
    6e20:			; <UNDEFINED> instruction: 0x01a201a2
    6e24:			; <UNDEFINED> instruction: 0x01a201a2
    6e28:			; <UNDEFINED> instruction: 0x01a201a2
    6e2c:	strheq	r0, [r2, r6]!
    6e30:	ldrhteq	r0, [r6], r6
    6e34:	orrsle	r2, r4, r9, lsl #16
    6e38:	strbtmi	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    6e3c:	blx	17cee74 <_ZdlPv@@Base+0x17be470>
    6e40:	ldrbtmi	pc, [ip], #-394	; 0xfffffe76	; <UNPREDICTABLE>
    6e44:	blx	21eda <_ZdlPv@@Base+0x114d6>
    6e48:			; <UNDEFINED> instruction: 0xf00a4003
    6e4c:			; <UNDEFINED> instruction: 0x6c23f967
    6e50:	subsmi	r3, sl, #67108864	; 0x4000000
    6e54:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    6e58:	andeq	pc, r3, #2
    6e5c:	subsmi	fp, r3, #88, 30	; 0x160
    6e60:	strb	r6, [r7, -r3, lsr #8]!
    6e64:	rscle	r2, r7, lr, asr r8
    6e68:	ldrtlt	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    6e6c:			; <UNDEFINED> instruction: 0xf10b44fb
    6e70:			; <UNDEFINED> instruction: 0xf00a0044
    6e74:			; <UNDEFINED> instruction: 0xf1bafabb
    6e78:			; <UNDEFINED> instruction: 0xf47f0f5c
    6e7c:			; <UNDEFINED> instruction: 0xf8dbaf78
    6e80:	stmdacs	r0, {r2, r3, r4, r5}
    6e84:			; <UNDEFINED> instruction: 0x81baf000
    6e88:	bleq	82fcc <_ZdlPv@@Base+0x725c8>
    6e8c:			; <UNDEFINED> instruction: 0xf8dfe789
    6e90:			; <UNDEFINED> instruction: 0x2600049c
    6e94:	ldrvc	pc, [r8], #2271	; 0x8df
    6e98:			; <UNDEFINED> instruction: 0xf8df4478
    6e9c:	umaalcc	r8, r4, r8, r4
    6ea0:			; <UNDEFINED> instruction: 0xf00a447f
    6ea4:	ldrbtmi	pc, [r8], #2723	; 0xaa3	; <UNPREDICTABLE>
    6ea8:	stmdbeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}^
    6eac:	blx	1344eb0 <_ZdlPv@@Base+0x13344ac>
    6eb0:	stclne	6, cr4, [r0], #-16
    6eb4:	stccs	0, cr13, [sl], {29}
    6eb8:	orrhi	pc, lr, r0
    6ebc:	eorle	r2, fp, r2, lsr #24
    6ec0:	blx	17e21b4 <_ZdlPv@@Base+0x17d17b0>
    6ec4:	vldmiavs	sl!, {s31-s162}
    6ec8:	ble	d5791c <_ZdlPv@@Base+0xd46f18>
    6ecc:	ldrdcs	pc, [r4], #-136	; 0xffffff78
    6ed0:			; <UNDEFINED> instruction: 0xf8c81c59
    6ed4:			; <UNDEFINED> instruction: 0xf0861048
    6ed8:	mrrccs	6, 0, r0, ip, cr1
    6edc:			; <UNDEFINED> instruction: 0x2600bf14
    6ee0:	streq	pc, [r1], -r6
    6ee4:	andge	pc, r3, r2, lsl #16
    6ee8:	blx	bc4eec <_ZdlPv@@Base+0xbb44e8>
    6eec:	stclne	6, cr4, [r0], #-16
    6ef0:			; <UNDEFINED> instruction: 0xf8dfd1e1
    6ef4:			; <UNDEFINED> instruction: 0xf8df3444
    6ef8:	stmiapl	fp!, {r2, r6, sl}^
    6efc:			; <UNDEFINED> instruction: 0x461a4478
    6f00:			; <UNDEFINED> instruction: 0xf7ff4619
    6f04:			; <UNDEFINED> instruction: 0xf8dffce9
    6f08:	vst3.8	{d16-d18}, [pc :256], r8
    6f0c:	ldrbtmi	r7, [r8], #-2701	; 0xfffff573
    6f10:			; <UNDEFINED> instruction: 0xf7ff3044
    6f14:	smuad	sp, r7, fp
    6f18:	rscsle	r2, r4, r0, lsl #28
    6f1c:	strtcc	pc, [r4], #-2271	; 0xfffff721
    6f20:	cfldrsvs	mvf4, [ip], {123}	; 0x7b
    6f24:	strbtle	r3, [r7], #-3073	; 0xfffff3ff
    6f28:	ldrcc	pc, [ip], #-2271	; 0xfffff721
    6f2c:	strcs	r2, [r0], -r2, lsr #4
    6f30:	cfldrdvs	mvd4, [fp], {123}	; 0x7b
    6f34:			; <UNDEFINED> instruction: 0xe7b9551a
    6f38:			; <UNDEFINED> instruction: 0xf00a4648
    6f3c:			; <UNDEFINED> instruction: 0x6cbbf913
    6f40:			; <UNDEFINED> instruction: 0xf1bbe7c4
    6f44:	andle	r0, r8, r0, lsl #30
    6f48:			; <UNDEFINED> instruction: 0xf8df4bfb
    6f4c:	stmiapl	fp!, {sl}^
    6f50:			; <UNDEFINED> instruction: 0x461a4478
    6f54:			; <UNDEFINED> instruction: 0xf7ff4619
    6f58:			; <UNDEFINED> instruction: 0xf8dffcbf
    6f5c:	ldrbtmi	sl, [sl], #1012	; 0x3f4
    6f60:	ldrdcc	pc, [r8], #-138	; 0xffffff76
    6f64:			; <UNDEFINED> instruction: 0xf43f2b00
    6f68:	stccs	14, cr10, [r0], {178}	; 0xb2
    6f6c:	orrshi	pc, r9, r0
    6f70:	ldrdcs	pc, [ip], #-138	; 0xffffff76
    6f74:	vrshr.s64	d4, d3, #64
    6f78:			; <UNDEFINED> instruction: 0xf8df814a
    6f7c:	mrrcne	3, 13, fp, sl, cr8
    6f80:	stceq	0, cr15, [r0], {79}	; 0x4f
    6f84:			; <UNDEFINED> instruction: 0xf10b44fb
    6f88:			; <UNDEFINED> instruction: 0xf10b0144
    6f8c:			; <UNDEFINED> instruction: 0xf8cb0030
    6f90:			; <UNDEFINED> instruction: 0xf8db2048
    6f94:	tstls	r0, r4, asr #32
    6f98:	andgt	pc, r3, r2, lsl #16
    6f9c:	ldrdne	pc, [r4], #-139	; 0xffffff75
    6fa0:			; <UNDEFINED> instruction: 0xffbcf7fe
    6fa4:	ldrdne	pc, [r8], #-139	; 0xffffff75
    6fa8:	strmi	r3, [r2], r1, lsl #18
    6fac:			; <UNDEFINED> instruction: 0xf00a9800
    6fb0:			; <UNDEFINED> instruction: 0xf1baf9fb
    6fb4:			; <UNDEFINED> instruction: 0xf0000f00
    6fb8:			; <UNDEFINED> instruction: 0xf89a816d
    6fbc:	bcs	efc4 <__printf_chk@plt+0xa6d4>
    6fc0:	cmphi	r7, r0	; <UNPREDICTABLE>
    6fc4:			; <UNDEFINED> instruction: 0xf0092010
    6fc8:			; <UNDEFINED> instruction: 0xf8dafcf9
    6fcc:			; <UNDEFINED> instruction: 0xf8db1004
    6fd0:	blmi	ff84f0c8 <_ZdlPv@@Base+0xff83e6c4>
    6fd4:			; <UNDEFINED> instruction: 0xf503447b
    6fd8:	strmi	r6, [r2], pc, asr #7
    6fdc:			; <UNDEFINED> instruction: 0xf8ca4608
    6fe0:			; <UNDEFINED> instruction: 0xf8ca2004
    6fe4:			; <UNDEFINED> instruction: 0xf00a3000
    6fe8:	blmi	ff745a8c <_ZdlPv@@Base+0xff735088>
    6fec:	andeq	lr, r2, sl, asr #19
    6ff0:			; <UNDEFINED> instruction: 0xf8c3447b
    6ff4:			; <UNDEFINED> instruction: 0xe66aa03c
    6ff8:	ldrdcs	r4, [r2], #-153	; 0xffffff67	; <UNPREDICTABLE>
    6ffc:			; <UNDEFINED> instruction: 0xf0084479
    7000:			; <UNDEFINED> instruction: 0xe791fad9
    7004:	svceq	0x0000f1bb
    7008:	mcrge	4, 7, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
    700c:			; <UNDEFINED> instruction: 0xf0002809
    7010:	stcle	0, cr8, [r6, #-944]!	; 0xfffffc50
    7014:	addsle	r2, r7, sl, lsl #16
    7018:			; <UNDEFINED> instruction: 0xd1222822
    701c:	movtlt	pc, #18655	; 0x48df	; <UNPREDICTABLE>
    7020:			; <UNDEFINED> instruction: 0xf992f7ff
    7024:	ldmib	fp, {r0, r1, r3, r4, r5, r6, r7, sl, lr}^
    7028:	addmi	r2, sl, #-2147483644	; 0x80000004
    702c:	smlabbhi	r1, r0, r2, pc	; <UNPREDICTABLE>
    7030:			; <UNDEFINED> instruction: 0xf1024bcd
    7034:			; <UNDEFINED> instruction: 0x21220c01
    7038:			; <UNDEFINED> instruction: 0xf8d3447b
    703c:	blvs	ff63f154 <_ZdlPv@@Base+0xff62e750>
    7040:	subgt	pc, r8, r3, asr #17
    7044:	andne	pc, r2, lr, lsl #16
    7048:	cmnle	r6, r0, lsl #16
    704c:			; <UNDEFINED> instruction: 0xf7ffe785
    7050:	blls	45644 <_ZdlPv@@Base+0x34c40>
    7054:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, fp, sp, lr}
    7058:	sbcshi	pc, r0, r0
    705c:	bleq	831a0 <_ZdlPv@@Base+0x7279c>
    7060:			; <UNDEFINED> instruction: 0xf8dfe6a6
    7064:	andls	fp, r1, #8, 6	; 0x20000000
    7068:			; <UNDEFINED> instruction: 0xf96ef7ff
    706c:	bls	58460 <_ZdlPv@@Base+0x47a5c>
    7070:			; <UNDEFINED> instruction: 0x3012e9db
    7074:	vsubl.s8	q2, d16, d3
    7078:	ldclvs	0, cr8, [r1], #-928	; 0xfffffc60
    707c:	ldrtvs	r1, [r0], #3160	; 0xc58
    7080:	blx	17cf1f8 <_ZdlPv@@Base+0x17be7f4>
    7084:	strbpl	pc, [r8], #2946	; 0xb82	; <UNPREDICTABLE>
    7088:	tstne	r2, #3506176	; 0x358000
    708c:	vrshr.s64	d4, d9, #64
    7090:	blmi	fede73f4 <_ZdlPv@@Base+0xfedd69f0>
    7094:	ldrbtmi	r1, [fp], #-3146	; 0xfffff3b6
    7098:	ldrd	pc, [r4], #-131	; 0xffffff7d
    709c:	ldrvs	r6, [sl], #3032	; 0xbd8
    70a0:	andlt	pc, r1, lr, lsl #16
    70a4:	teqle	r8, r0, lsl #16
    70a8:			; <UNDEFINED> instruction: 0xf8dfe757
    70ac:	ldrbtmi	fp, [fp], #712	; 0x2c8
    70b0:			; <UNDEFINED> instruction: 0x2112e9db
    70b4:	vsubl.s8	q2, d16, d10
    70b8:	blmi	febe7400 <_ZdlPv@@Base+0xfebd69fc>
    70bc:			; <UNDEFINED> instruction: 0xf04f1c51
    70c0:	ldrbtmi	r0, [fp], #-3072	; 0xfffff400
    70c4:	eorseq	pc, r0, r3, lsl #2
    70c8:	cfldrdvs	mvd6, [r9], {153}	; 0x99
    70cc:	andgt	pc, r2, r1, lsl #16
    70d0:			; <UNDEFINED> instruction: 0xf7fe6c59
    70d4:	strmi	pc, [r3], r3, lsr #30
    70d8:	stmdavc	r2, {r3, r4, r8, ip, sp, pc}
    70dc:			; <UNDEFINED> instruction: 0xf0402a00
    70e0:	stmiami	r6!, {r0, r2, r3, r4, r7, pc}
    70e4:	bleq	a43228 <_ZdlPv@@Base+0xa32824>
    70e8:	subcc	r4, r4, r8, ror r4
    70ec:	stmdbcc	r1, {r0, r6, fp, sp, lr}
    70f0:			; <UNDEFINED> instruction: 0xf95af00a
    70f4:			; <UNDEFINED> instruction: 0xf928f7ff
    70f8:	andscc	lr, r2, #3522560	; 0x35c000
    70fc:	vrshr.s64	d4, d3, #64
    7100:			; <UNDEFINED> instruction: 0xf8da80b3
    7104:	mrrcne	0, 4, r2, r9, cr4
    7108:	ldrsbteq	pc, [ip], -sl	; <UNPREDICTABLE>
    710c:	subne	pc, r8, sl, asr #17
    7110:	andlt	pc, r3, r2, lsl #16
    7114:			; <UNDEFINED> instruction: 0xf43f2800
    7118:			; <UNDEFINED> instruction: 0xf04faf20
    711c:	strb	r0, [r7], -r0, lsl #22
    7120:	subeq	pc, r4, fp, lsl #2
    7124:			; <UNDEFINED> instruction: 0xf81ef00a
    7128:	ldrdcs	pc, [r8], #-139	; 0xffffff75
    712c:	mrrcne	6, 2, lr, r3, cr9
    7130:	blx	17fd940 <_ZdlPv@@Base+0x17ecf3c>
    7134:	ldrb	pc, [sp, r2, lsl #23]	; <UNPREDICTABLE>
    7138:	blcs	8ce28c <_ZdlPv@@Base+0x8bd888>
    713c:	strdge	sp, [r2, -r9]
    7140:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    7144:	smladmi	r8, r9, r4, r4
    7148:			; <UNDEFINED> instruction: 0xfffffe13
    714c:			; <UNDEFINED> instruction: 0xffffffeb
    7150:			; <UNDEFINED> instruction: 0xffffffeb
    7154:			; <UNDEFINED> instruction: 0xffffffeb
    7158:			; <UNDEFINED> instruction: 0xffffffeb
    715c:			; <UNDEFINED> instruction: 0xffffffeb
    7160:			; <UNDEFINED> instruction: 0xffffffeb
    7164:			; <UNDEFINED> instruction: 0xffffffeb
    7168:			; <UNDEFINED> instruction: 0xffffffeb
    716c:			; <UNDEFINED> instruction: 0xffffffeb
    7170:			; <UNDEFINED> instruction: 0xfffffe13
    7174:			; <UNDEFINED> instruction: 0xfffffe13
    7178:			; <UNDEFINED> instruction: 0xffffffeb
    717c:			; <UNDEFINED> instruction: 0xffffffeb
    7180:			; <UNDEFINED> instruction: 0xffffffeb
    7184:			; <UNDEFINED> instruction: 0xffffffeb
    7188:			; <UNDEFINED> instruction: 0xffffffeb
    718c:			; <UNDEFINED> instruction: 0xffffffeb
    7190:			; <UNDEFINED> instruction: 0xffffffeb
    7194:			; <UNDEFINED> instruction: 0xffffffeb
    7198:			; <UNDEFINED> instruction: 0xffffffeb
    719c:			; <UNDEFINED> instruction: 0xffffffeb
    71a0:			; <UNDEFINED> instruction: 0xffffffeb
    71a4:			; <UNDEFINED> instruction: 0xffffffeb
    71a8:			; <UNDEFINED> instruction: 0xffffffeb
    71ac:			; <UNDEFINED> instruction: 0xffffffeb
    71b0:			; <UNDEFINED> instruction: 0xffffffeb
    71b4:			; <UNDEFINED> instruction: 0xffffffeb
    71b8:			; <UNDEFINED> instruction: 0xffffffeb
    71bc:			; <UNDEFINED> instruction: 0xffffffeb
    71c0:			; <UNDEFINED> instruction: 0xffffffeb
    71c4:			; <UNDEFINED> instruction: 0xffffffeb
    71c8:			; <UNDEFINED> instruction: 0xffffffeb
    71cc:			; <UNDEFINED> instruction: 0xfffffe13
    71d0:			; <UNDEFINED> instruction: 0xffffffeb
    71d4:			; <UNDEFINED> instruction: 0xfffffe13
    71d8:	stmdami	r9!, {r0, r1, r2, r4, r6, r8, r9, fp, lr}^
    71dc:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    71e0:			; <UNDEFINED> instruction: 0x4619461a
    71e4:	blx	1e451ea <_ZdlPv@@Base+0x1e347e6>
    71e8:	blmi	1500c24 <_ZdlPv@@Base+0x14f0220>
    71ec:	stmiapl	fp!, {r0, r2, r5, r6, fp, lr}^
    71f0:			; <UNDEFINED> instruction: 0x461a4478
    71f4:			; <UNDEFINED> instruction: 0xf7ff4619
    71f8:	strt	pc, [lr], pc, ror #22
    71fc:	stmdami	r2!, {r1, r2, r3, r6, r8, r9, fp, lr}^
    7200:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    7204:			; <UNDEFINED> instruction: 0x4619461a
    7208:	blx	19c520e <_ZdlPv@@Base+0x19b480a>
    720c:			; <UNDEFINED> instruction: 0xf10ae6a5
    7210:			; <UNDEFINED> instruction: 0xf0090044
    7214:			; <UNDEFINED> instruction: 0xf8daffa7
    7218:	strt	r3, [lr], r8, asr #32
    721c:	bcs	2532c <_ZdlPv@@Base+0x14928>
    7220:	svcge	0x005ff47f
    7224:			; <UNDEFINED> instruction: 0xf890f7ff
    7228:	ldrdeq	pc, [r4], -fp
    722c:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
    7230:			; <UNDEFINED> instruction: 0xf10be54d
    7234:			; <UNDEFINED> instruction: 0xf0090044
    7238:			; <UNDEFINED> instruction: 0xf8dbff95
    723c:	ldrbt	r2, [r7], r8, asr #32
    7240:			; <UNDEFINED> instruction: 0xf0094648
    7244:	ldcvs	15, cr15, [r1], #572	; 0x23c
    7248:			; <UNDEFINED> instruction: 0xf10be723
    724c:			; <UNDEFINED> instruction: 0xf0090044
    7250:			; <UNDEFINED> instruction: 0xf8dbff89
    7254:	bls	5337c <_ZdlPv@@Base+0x42978>
    7258:			; <UNDEFINED> instruction: 0xf10be70f
    725c:			; <UNDEFINED> instruction: 0xf0090044
    7260:			; <UNDEFINED> instruction: 0xf8dbff81
    7264:	str	r2, [r8, -r8, asr #32]!
    7268:			; <UNDEFINED> instruction: 0xf0094640
    726c:	ldcvs	15, cr15, [fp], #492	; 0x1ec
    7270:			; <UNDEFINED> instruction: 0xf8dbe747
    7274:	stccs	0, cr0, [r1], {64}	; 0x40
    7278:	andeq	pc, ip, #79	; 0x4f
    727c:	andlt	pc, r0, r2, lsl #22
    7280:	mcrrmi	0, 1, sp, r2, cr5
    7284:	bne	683b8c <_ZdlPv@@Base+0x673188>
    7288:			; <UNDEFINED> instruction: 0xf104447c
    728c:			; <UNDEFINED> instruction: 0xf0090144
    7290:	ldrb	pc, [ip, #3851]	; 0xf0b	; <UNPREDICTABLE>
    7294:	ldrdeq	pc, [r0], #-139	; 0xffffff75
    7298:	beq	3433dc <_ZdlPv@@Base+0x3329d8>
    729c:	andlt	pc, r0, sl, lsl #22
    72a0:			; <UNDEFINED> instruction: 0xf8dae7ef
    72a4:	movwcs	r0, #49216	; 0xc040
    72a8:	andge	pc, r0, r3, lsl #22
    72ac:	stmdbls	r0, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    72b0:	cdp2	0, 15, cr15, cr10, cr9, {0}
    72b4:	ldrdcs	pc, [r0], #-139	; 0xffffff75
    72b8:	ldrdge	pc, [r4], -sl
    72bc:	subsmi	r1, sl, #21248	; 0x5300
    72c0:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
    72c4:	andeq	pc, r3, #2
    72c8:	subsmi	fp, r3, #88, 30	; 0x160
    72cc:	subcc	pc, r0, fp, asr #17
    72d0:			; <UNDEFINED> instruction: 0xf7fde530
    72d4:	ldrbmi	lr, [r0], -r8, asr #20
    72d8:	blx	fe543306 <_ZdlPv@@Base+0xfe532902>
    72dc:	b	12452d8 <_ZdlPv@@Base+0x12348d4>
    72e0:			; <UNDEFINED> instruction: 0xf0094620
    72e4:			; <UNDEFINED> instruction: 0xf7fdfed9
    72e8:	svclt	0x0000ea44
    72ec:	andeq	r4, r2, r0, ror r1
    72f0:	andeq	r0, r0, r0, ror #1
    72f4:	andeq	r7, r2, ip, lsr r2
    72f8:	andeq	r7, r2, r6, lsr r2
    72fc:	andeq	r4, r2, r4, asr #2
    7300:	andeq	ip, r0, r8, lsl #2
    7304:	andeq	r7, r2, lr, ror #3
    7308:	ldrdeq	r7, [r2], -r8
    730c:	ldrdeq	r4, [r2], -r4	; <UNPREDICTABLE>
    7310:	andeq	r7, r2, sl, lsl #3
    7314:	andeq	r7, r2, sl, ror r1
    7318:	andeq	r7, r2, r6, ror #2
    731c:	andeq	r7, r2, r6, asr #2
    7320:	andeq	r7, r2, r4, asr #2
    7324:	andeq	r7, r2, lr, lsr #1
    7328:	andeq	r7, r2, r4, lsl #1
    732c:	andeq	r7, r2, r8, asr r0
    7330:	andeq	r7, r2, r0, asr r0
    7334:	andeq	r7, r2, sl, asr #32
    7338:	andeq	r0, r0, r0, ror r1
    733c:	andeq	fp, r0, r0, lsl pc
    7340:	andeq	r6, r2, r2, ror #31
    7344:	ldrdeq	r6, [r2], -r0
    7348:	andeq	r6, r2, r0, asr #31
    734c:	andeq	fp, r0, ip, ror #29
    7350:	muleq	r2, r2, pc	; <UNPREDICTABLE>
    7354:	andeq	r6, r2, ip, ror #30
    7358:	andeq	r2, r2, r4, ror #23
    735c:	andeq	r6, r2, r0, lsl #30
    7360:	andeq	fp, r0, r0, lsl sl
    7364:	andeq	r6, r2, ip, asr #29
    7368:			; <UNDEFINED> instruction: 0x00026eb8
    736c:	andeq	r6, r2, r4, lsl #29
    7370:	andeq	r6, r2, sl, asr lr
    7374:	andeq	r6, r2, r2, asr #28
    7378:	andeq	r6, r2, lr, lsr #28
    737c:	andeq	r6, r2, r8, lsl #28
    7380:	andeq	fp, r0, sl, lsr ip
    7384:	andeq	fp, r0, r4, ror ip
    7388:	andeq	fp, r0, r6, lsl #25
    738c:	andeq	r6, r2, r8, ror #24
    7390:	andcs	r4, r2, r2, lsr sl
    7394:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    7398:	strdlt	fp, [r7], r0
    739c:	mrcmi	8, 1, r5, cr1, cr3, {6}
    73a0:	movwls	r6, #22555	; 0x581b
    73a4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    73a8:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
    73ac:	orrvc	pc, ip, #1862270976	; 0x6f000000
    73b0:	ldrmi	r4, [r8], #-1150	; 0xfffffb82
    73b4:	ldmdale	r3!, {r0, fp, sp}
    73b8:	ldrbtmi	r4, [ip], #-3115	; 0xfffff3d5
    73bc:	andscc	lr, r2, #212, 18	; 0x350000
    73c0:	ble	9d7e14 <_ZdlPv@@Base+0x9c7410>
    73c4:	mrrcne	13, 2, r4, r9, cr9
    73c8:	ldrbtmi	r2, [sp], #-1024	; 0xfffffc00
    73cc:	strtvs	r6, [r9], #3178	; 0xc6a
    73d0:			; <UNDEFINED> instruction: 0xf7fd54d4
    73d4:			; <UNDEFINED> instruction: 0x6c6fea3c
    73d8:	ldrbtmi	r4, [r9], #-2341	; 0xfffff6db
    73dc:	ldrtmi	r6, [r8], -r4
    73e0:	b	13c53dc <_ZdlPv@@Base+0x13b49d8>
    73e4:			; <UNDEFINED> instruction: 0xb3204604
    73e8:			; <UNDEFINED> instruction: 0xf0092024
    73ec:	strtmi	pc, [r1], -r7, ror #21
    73f0:	ldrtmi	r6, [sl], -fp, ror #23
    73f4:			; <UNDEFINED> instruction: 0xf7fe4604
    73f8:	blmi	7c6ffc <_ZdlPv@@Base+0x7b65f8>
    73fc:	bicsvs	r4, ip, #2063597568	; 0x7b000000
    7400:	blmi	5d9c7c <_ZdlPv@@Base+0x5c9278>
    7404:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7408:	blls	161478 <_ZdlPv@@Base+0x150a74>
    740c:	tstle	lr, sl, asr r0
    7410:	ldcllt	0, cr11, [r0, #28]!
    7414:	subeq	pc, r4, r4, lsl #2
    7418:	cdp2	0, 10, cr15, cr4, cr9, {0}
    741c:	ldrb	r6, [r1, r3, lsr #25]
    7420:	ldmdami	r7, {r1, r2, r4, r8, r9, fp, lr}
    7424:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
    7428:			; <UNDEFINED> instruction: 0x4619461a
    742c:	blx	1545430 <_ZdlPv@@Base+0x1534a2c>
    7430:	strbtmi	lr, [ip], -r6, ror #15
    7434:			; <UNDEFINED> instruction: 0x46204639
    7438:	blx	1cc3460 <_ZdlPv@@Base+0x1cb2a5c>
    743c:	ldmdami	r1, {r0, r1, r2, r3, r8, r9, fp, lr}
    7440:	ldmpl	r3!, {r0, r5, r9, sl, lr}^
    7444:			; <UNDEFINED> instruction: 0x461a4478
    7448:	blx	11c544c <_ZdlPv@@Base+0x11b4a48>
    744c:			; <UNDEFINED> instruction: 0xf7fde7d8
    7450:	strtmi	lr, [r0], -sl, lsl #19
    7454:	blx	ff5c3480 <_ZdlPv@@Base+0xff5b2a7c>
    7458:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    745c:	andeq	r3, r2, sl, ror sl
    7460:	andeq	r0, r0, r0, ror #1
    7464:	andeq	r3, r2, r0, ror #20
    7468:	andeq	r6, r2, r6, lsr fp
    746c:	andeq	r6, r2, r6, lsr #22
    7470:	andeq	ip, r0, r2, ror #15
    7474:	strdeq	r6, [r2], -r4
    7478:	andeq	r3, r2, ip, lsl #20
    747c:	andeq	r0, r0, r0, ror r1
    7480:	andeq	fp, r0, r2, lsl #21
    7484:	andeq	fp, r0, r0, lsl #21
    7488:	andcs	fp, r0, r0, lsl r5
    748c:	stc2	7, cr15, [r4], {255}	; 0xff
    7490:			; <UNDEFINED> instruction: 0xf2404c09
    7494:	ldrbtmi	r1, [ip], #-793	; 0xfffffce7
    7498:	mulle	r9, r8, r2
    749c:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    74a0:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    74a4:			; <UNDEFINED> instruction: 0x4010e8bd
    74a8:			; <UNDEFINED> instruction: 0x4619461a
    74ac:	blt	5454b0 <_ZdlPv@@Base+0x534aac>
    74b0:			; <UNDEFINED> instruction: 0x4010e8bd
    74b4:	ldmlt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    74b8:	andeq	r3, r2, sl, ror r9
    74bc:	andeq	r0, r0, r0, ror r1
    74c0:	andeq	fp, r0, r2, asr #20
    74c4:			; <UNDEFINED> instruction: 0x4605b5f0
    74c8:	andcs	fp, r0, r3, lsl #1
    74cc:	blx	ff9454d2 <_ZdlPv@@Base+0xff934ace>
    74d0:	vfma.f32	d20, d0, d17
    74d4:	ldrbtmi	r1, [ip], #-793	; 0xfffffce7
    74d8:	teqle	ip, r8	; <illegal shifter operand>
    74dc:	ldrbtmi	r4, [ip], #-3119	; 0xfffff3d1
    74e0:	tstcs	r2, #212, 18	; 0x350000
    74e4:	ble	c17f54 <_ZdlPv@@Base+0xc07550>
    74e8:	mrrcne	11, 2, r4, r0, cr13
    74ec:	ldrbtmi	r2, [fp], #-1536	; 0xfffffa00
    74f0:	ldreq	pc, [r0, -r3, lsl #2]!
    74f4:	ldrvs	r6, [r8], #3161	; 0xc59
    74f8:	strpl	r4, [lr], #1592	; 0x638
    74fc:	tstls	r1, r9, asr ip
    7500:	stc2	7, cr15, [ip, #-1016]	; 0xfffffc08
    7504:	stmdacs	r0, {r2, r9, sl, lr}
    7508:	stmdavc	r3, {r2, r4, r5, ip, lr, pc}
    750c:	vmovmi.16	d5[3], fp
    7510:			; <UNDEFINED> instruction: 0xf8ccf7ff
    7514:	ldmib	r6, {r1, r2, r3, r4, r5, r6, sl, lr}^
    7518:	addsmi	r3, r3, #536870913	; 0x20000001
    751c:	bmi	8bdd60 <_ZdlPv@@Base+0x8ad35c>
    7520:	tstcs	r1, pc, asr ip
    7524:	ldrbtmi	r2, [sl], #-1536	; 0xfffffa00
    7528:	ldrvs	r6, [r7], #3152	; 0xc50
    752c:	eorvc	r5, r1, r6, asr #9
    7530:			; <UNDEFINED> instruction: 0xf00a6c50
    7534:	rsbvc	pc, r5, r1, lsl #16
    7538:	andlt	r6, r3, r0, rrx
    753c:			; <UNDEFINED> instruction: 0xf106bdf0
    7540:			; <UNDEFINED> instruction: 0xf0090044
    7544:	ldcvs	14, cr15, [r3], #60	; 0x3c
    7548:			; <UNDEFINED> instruction: 0xf104e7e9
    754c:			; <UNDEFINED> instruction: 0xf0090044
    7550:	stcvs	14, cr15, [r2], #36	; 0x24
    7554:	blmi	58147c <_ZdlPv@@Base+0x570a78>
    7558:	stmiapl	r3!, {r0, r2, r4, fp, lr}^
    755c:			; <UNDEFINED> instruction: 0x461a4478
    7560:	andlt	r4, r3, r9, lsl r6
    7564:	ldrhtmi	lr, [r0], #141	; 0x8d
    7568:	ldmiblt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    756c:			; <UNDEFINED> instruction: 0xf7fd6840
    7570:	strb	lr, [ip, r0, lsr #17]
    7574:			; <UNDEFINED> instruction: 0xf7fd2010
    7578:	andcs	lr, r8, #13762560	; 0xd20000
    757c:	strmi	r9, [r3], -r1, lsl #18
    7580:			; <UNDEFINED> instruction: 0xf8444604
    7584:	ldrtmi	r2, [r8], -r8, lsl #22
    7588:			; <UNDEFINED> instruction: 0x462260de
    758c:	subsvs	r2, lr, r1, lsl #12
    7590:			; <UNDEFINED> instruction: 0xf7fe811e
    7594:	ldr	pc, [sl, fp, ror #23]!
    7598:	andeq	r3, r2, sl, lsr r9
    759c:	andeq	r6, r2, r2, lsl sl
    75a0:	andeq	r6, r2, r2, lsl #20
    75a4:	ldrdeq	r6, [r2], -ip
    75a8:	andeq	r6, r2, sl, asr #19
    75ac:	andeq	r0, r0, r0, ror r1
    75b0:	andeq	fp, r0, r8, lsl #19
    75b4:	andcs	fp, r0, r0, ror r5
    75b8:	blx	1bc55be <_ZdlPv@@Base+0x1bb4bba>
    75bc:	vfma.f32	d20, d0, d4
    75c0:	ldrbtmi	r1, [ip], #-793	; 0xfffffce7
    75c4:			; <UNDEFINED> instruction: 0xd1194298
    75c8:	ldrbtmi	r4, [ip], #-3090	; 0xfffff3ee
    75cc:	tstne	r2, #212, 18	; 0x350000
    75d0:	ble	35803c <_ZdlPv@@Base+0x347638>
    75d4:	vmovne	d0, r4, sp
    75d8:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    75dc:	eorseq	pc, r0, r3, lsl #2
    75e0:	ldrvs	r6, [sp], #3164	; 0xc5c
    75e4:	pop	{r1, r5, r6, sl, ip, lr}
    75e8:	mrrcvs	0, 7, r4, r9, cr0
    75ec:	bllt	fefc55ec <_ZdlPv@@Base+0xfefb4be8>
    75f0:	subeq	pc, r4, r4, lsl #2
    75f4:	ldc2	0, cr15, [r6, #36]!	; 0x24
    75f8:	strb	r6, [fp, r1, lsr #25]!
    75fc:	stmdami	r8, {r0, r1, r2, r8, r9, fp, lr}
    7600:	ldrbtmi	r5, [r8], #-2275	; 0xfffff71d
    7604:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    7608:			; <UNDEFINED> instruction: 0x4619461a
    760c:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7610:	andeq	r3, r2, lr, asr #16
    7614:	andeq	r6, r2, r6, lsr #18
    7618:	andeq	r6, r2, r6, lsl r9
    761c:	andeq	r0, r0, r0, ror r1
    7620:	strdeq	fp, [r0], -r2
    7624:	andcs	r4, r2, r6, lsr #20
    7628:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    762c:	addlt	fp, r7, r0, lsr r5
    7630:	stcmi	8, cr5, [r5, #-844]!	; 0xfffffcb4
    7634:	movwls	r6, #22555	; 0x581b
    7638:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    763c:	blx	b45642 <_ZdlPv@@Base+0xb34c3e>
    7640:	orrvc	pc, ip, #1862270976	; 0x6f000000
    7644:	ldrmi	r4, [r8], #-1149	; 0xfffffb83
    7648:	stmdale	lr!, {r0, fp, sp}
    764c:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
    7650:	andscc	lr, r2, #212, 18	; 0x350000
    7654:	ble	8980a8 <_ZdlPv@@Base+0x8876a4>
    7658:	mrrcne	12, 1, r4, r8, cr13
    765c:	ldrbtmi	r2, [ip], #-256	; 0xffffff00
    7660:	strtvs	r6, [r0], #3170	; 0xc62
    7664:	cfstrdvs	mvd5, [r0], #-836	; 0xfffffcbc
    7668:	cdp2	0, 5, cr15, cr14, cr0, {0}
    766c:	bmi	673b94 <_ZdlPv@@Base+0x663190>
    7670:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    7674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7678:	subsmi	r9, sl, r5, lsl #22
    767c:	andlt	sp, r7, lr, lsl r1
    7680:	stclvs	13, cr11, [r1], #-192	; 0xffffff40
    7684:	strtmi	r4, [r0], -ip, ror #12
    7688:			; <UNDEFINED> instruction: 0xf94af008
    768c:	ldmdami	r3, {r1, r4, r8, r9, fp, lr}
    7690:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
    7694:			; <UNDEFINED> instruction: 0x461a4478
    7698:			; <UNDEFINED> instruction: 0xf91ef7ff
    769c:			; <UNDEFINED> instruction: 0xf104e7e7
    76a0:			; <UNDEFINED> instruction: 0xf0090044
    76a4:	stcvs	13, cr15, [r3], #380	; 0x17c
    76a8:	blmi	301608 <_ZdlPv@@Base+0x2f0c04>
    76ac:	stmiapl	fp!, {r2, r3, fp, lr}^
    76b0:			; <UNDEFINED> instruction: 0x461a4478
    76b4:			; <UNDEFINED> instruction: 0xf7ff4619
    76b8:	ldrb	pc, [r8, pc, lsl #18]	; <UNPREDICTABLE>
    76bc:	ldmda	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    76c0:	andeq	r3, r2, r6, ror #15
    76c4:	andeq	r0, r0, r0, ror #1
    76c8:	andeq	r3, r2, ip, asr #15
    76cc:	andeq	r6, r2, r2, lsr #17
    76d0:	muleq	r2, r2, r8
    76d4:	muleq	r2, lr, r7
    76d8:	andeq	r0, r0, r0, ror r1
    76dc:			; <UNDEFINED> instruction: 0x0000b4b4
    76e0:	andeq	fp, r0, r8, asr r8
    76e4:	andcs	fp, r2, r0, lsl r5
    76e8:	blx	ff5c56ec <_ZdlPv@@Base+0xff5b4ce8>
    76ec:	orrvc	pc, ip, #1862270976	; 0x6f000000
    76f0:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    76f4:	stmdacs	r1, {r3, r4, sl, lr}
    76f8:	ldcmi	8, cr13, [r2], {23}
    76fc:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    7700:	addsmi	r3, r3, #536870913	; 0x20000001
    7704:	bmi	43df38 <_ZdlPv@@Base+0x42d534>
    7708:	andcs	r1, r0, ip, asr ip
    770c:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    7710:	strbpl	r6, [r8], #1172	; 0x494
    7714:			; <UNDEFINED> instruction: 0x4010e8bd
    7718:			; <UNDEFINED> instruction: 0xf0006c50
    771c:			; <UNDEFINED> instruction: 0xf104be8b
    7720:			; <UNDEFINED> instruction: 0xf0090044
    7724:	stcvs	13, cr15, [r3], #124	; 0x7c
    7728:	blmi	2416e4 <_ZdlPv@@Base+0x230ce0>
    772c:	stmiapl	r3!, {r3, fp, lr}^
    7730:	pop	{r3, r4, r5, r6, sl, lr}
    7734:			; <UNDEFINED> instruction: 0x461a4010
    7738:			; <UNDEFINED> instruction: 0xf7ff4619
    773c:	svclt	0x0000b8cd
    7740:	andeq	r3, r2, lr, lsl r7
    7744:	strdeq	r6, [r2], -r4
    7748:	andeq	r6, r2, r4, ror #15
    774c:	andeq	r0, r0, r0, ror r1
    7750:	strdeq	fp, [r0], -r8
    7754:	andcs	fp, r2, r0, lsl r5
    7758:	blx	fe7c575c <_ZdlPv@@Base+0xfe7b4d58>
    775c:	orrvc	pc, ip, #1862270976	; 0x6f000000
    7760:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    7764:	stmdacs	r1, {r3, r4, sl, lr}
    7768:	ldcmi	8, cr13, [r2], {23}
    776c:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    7770:	addsmi	r3, r3, #536870913	; 0x20000001
    7774:	bmi	43dfa8 <_ZdlPv@@Base+0x42d5a4>
    7778:	andcs	r1, r0, ip, asr ip
    777c:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    7780:	strbpl	r6, [r8], #1172	; 0x494
    7784:			; <UNDEFINED> instruction: 0x4010e8bd
    7788:			; <UNDEFINED> instruction: 0xf0006c50
    778c:			; <UNDEFINED> instruction: 0xf104be67
    7790:			; <UNDEFINED> instruction: 0xf0090044
    7794:	stcvs	12, cr15, [r3], #924	; 0x39c
    7798:	blmi	241754 <_ZdlPv@@Base+0x230d50>
    779c:	stmiapl	r3!, {r3, fp, lr}^
    77a0:	pop	{r3, r4, r5, r6, sl, lr}
    77a4:			; <UNDEFINED> instruction: 0x461a4010
    77a8:			; <UNDEFINED> instruction: 0xf7ff4619
    77ac:	svclt	0x0000b895
    77b0:	andeq	r3, r2, lr, lsr #13
    77b4:	andeq	r6, r2, r4, lsl #15
    77b8:	andeq	r6, r2, r4, ror r7
    77bc:	andeq	r0, r0, r0, ror r1
    77c0:	andeq	fp, r0, r8, lsr #15
    77c4:	andcs	fp, r2, r0, lsl r5
    77c8:	blx	19c57cc <_ZdlPv@@Base+0x19b4dc8>
    77cc:	orrvc	pc, ip, #1862270976	; 0x6f000000
    77d0:	ldrbtmi	r4, [ip], #-3091	; 0xfffff3ed
    77d4:	stmdacs	r1, {r3, r4, sl, lr}
    77d8:	ldcmi	8, cr13, [r2], {23}
    77dc:	ldmib	r4, {r2, r3, r4, r5, r6, sl, lr}^
    77e0:	addsmi	r3, r3, #536870913	; 0x20000001
    77e4:	bmi	43e018 <_ZdlPv@@Base+0x42d614>
    77e8:	andcs	r1, r0, ip, asr ip
    77ec:	cfldrdvs	mvd4, [r1], {122}	; 0x7a
    77f0:	strbpl	r6, [r8], #1172	; 0x494
    77f4:			; <UNDEFINED> instruction: 0x4010e8bd
    77f8:			; <UNDEFINED> instruction: 0xf0006c50
    77fc:			; <UNDEFINED> instruction: 0xf104be43
    7800:			; <UNDEFINED> instruction: 0xf0090044
    7804:	stcvs	12, cr15, [r3], #700	; 0x2bc
    7808:	blmi	2417c4 <_ZdlPv@@Base+0x230dc0>
    780c:	stmiapl	r3!, {r3, fp, lr}^
    7810:	pop	{r3, r4, r5, r6, sl, lr}
    7814:			; <UNDEFINED> instruction: 0x461a4010
    7818:			; <UNDEFINED> instruction: 0xf7ff4619
    781c:	svclt	0x0000b85d
    7820:	andeq	r3, r2, lr, lsr r6
    7824:	andeq	r6, r2, r4, lsl r7
    7828:	andeq	r6, r2, r4, lsl #14
    782c:	andeq	r0, r0, r0, ror r1
    7830:	andeq	fp, r0, r8, asr r7
    7834:	andcs	r4, r2, sl, lsr #20
    7838:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    783c:	addlt	fp, r8, r0, ror r5
    7840:	stcmi	8, cr5, [r9, #-844]!	; 0xfffffcb4
    7844:	movwls	r6, #30747	; 0x781b
    7848:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    784c:	blx	945850 <_ZdlPv@@Base+0x934e4c>
    7850:	orrvc	pc, ip, #1862270976	; 0x6f000000
    7854:	ldrmi	r4, [r8], #-1149	; 0xfffffb83
    7858:	stmdale	r8!, {r0, fp, sp}
    785c:	ldrbtmi	r4, [ip], #-3107	; 0xfffff3dd
    7860:	andscc	lr, r2, #212, 18	; 0x350000
    7864:	lfmle	f4, 4, [ip, #-616]	; 0xfffffd98
    7868:	mrrcne	12, 2, r4, r9, cr1
    786c:	andcs	r2, sl, #0, 12
    7870:	cfstrdvs	mvd4, [r0], #-496	; 0xfffffe10
    7874:	stmdbge	r1, {r0, r5, r7, sl, sp, lr}
    7878:	cfstrdvs	mvd5, [r0], #-792	; 0xfffffce8
    787c:	svc	0x0010f7fc
    7880:			; <UNDEFINED> instruction: 0x6c63b918
    7884:	addsmi	r9, r9, #16384	; 0x4000
    7888:			; <UNDEFINED> instruction: 0xf000d01a
    788c:	bmi	686d88 <_ZdlPv@@Base+0x676384>
    7890:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    7894:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7898:	subsmi	r9, sl, r7, lsl #22
    789c:	andlt	sp, r8, sp, lsl r1
    78a0:			; <UNDEFINED> instruction: 0xf104bd70
    78a4:			; <UNDEFINED> instruction: 0xf0090044
    78a8:	stcvs	12, cr15, [r3], #372	; 0x174
    78ac:	blmi	4c1824 <_ZdlPv@@Base+0x4b0e20>
    78b0:	stmiapl	fp!, {r1, r4, fp, lr}^
    78b4:			; <UNDEFINED> instruction: 0x461a4478
    78b8:			; <UNDEFINED> instruction: 0xf7ff4619
    78bc:	strb	pc, [r6, sp, lsl #16]!	; <UNPREDICTABLE>
    78c0:	strtmi	sl, [r0], -r2, lsl #24
    78c4:			; <UNDEFINED> instruction: 0xf82cf008
    78c8:	stmdami	sp, {r0, r1, r3, r8, r9, fp, lr}
    78cc:	stmiapl	fp!, {r0, r5, r9, sl, lr}^
    78d0:			; <UNDEFINED> instruction: 0x461a4478
    78d4:			; <UNDEFINED> instruction: 0xf800f7ff
    78d8:			; <UNDEFINED> instruction: 0xf7fce7d9
    78dc:	svclt	0x0000ef44
    78e0:	ldrdeq	r3, [r2], -r6
    78e4:	andeq	r0, r0, r0, ror #1
    78e8:			; <UNDEFINED> instruction: 0x000235bc
    78ec:	muleq	r2, r2, r6
    78f0:	andeq	r6, r2, r0, lsl #13
    78f4:	andeq	r3, r2, lr, ror r5
    78f8:	andeq	r0, r0, r0, ror r1
    78fc:	ldrdeq	fp, [r0], -r4
    7900:	ldrdeq	fp, [r0], -r8
    7904:	andcs	fp, r0, r0, ror r5
    7908:			; <UNDEFINED> instruction: 0xf9c6f7ff
    790c:			; <UNDEFINED> instruction: 0xf2404c2e
    7910:	ldrbtmi	r1, [ip], #-793	; 0xfffffce7
    7914:			; <UNDEFINED> instruction: 0xd1204298
    7918:	ldrbtmi	r4, [ip], #-3116	; 0xfffff3d4
    791c:	andscc	lr, r2, #212, 18	; 0x350000
    7920:	ble	518374 <_ZdlPv@@Base+0x507970>
    7924:	tstcs	r0, sl, lsr #24
    7928:	ldrbtmi	r1, [ip], #-3165	; 0xfffff3a3
    792c:	eorseq	pc, r0, r4, lsl #2
    7930:	strtvs	r6, [r5], #3170	; 0xc62
    7934:	cfstrdvs	mvd5, [r1], #-836	; 0xfffffcbc
    7938:	blx	ffc45938 <_ZdlPv@@Base+0xffc34f34>
    793c:	stmdavc	r3, {r3, r4, r8, ip, sp, pc}
    7940:	stmdavc	r3, {r0, r1, r3, r8, ip, sp, pc}^
    7944:	pop	{r0, r1, r3, r4, r7, r8, ip, sp, pc}
    7948:			; <UNDEFINED> instruction: 0xf7fe4070
    794c:			; <UNDEFINED> instruction: 0xf104beaf
    7950:			; <UNDEFINED> instruction: 0xf0090044
    7954:	stcvs	12, cr15, [r3], #28
    7958:	blmi	7c18f0 <_ZdlPv@@Base+0x7b0eec>
    795c:	stmiapl	r3!, {r1, r2, r3, r4, fp, lr}^
    7960:	pop	{r3, r4, r5, r6, sl, lr}
    7964:			; <UNDEFINED> instruction: 0x461a4070
    7968:			; <UNDEFINED> instruction: 0xf7fe4619
    796c:			; <UNDEFINED> instruction: 0xf7febfb5
    7970:	ldmib	r4, {r0, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
    7974:	addsmi	r3, r3, #536870913	; 0x20000001
    7978:	vldrmi	s26, [r8, #-108]	; 0xffffff94
    797c:	tstcs	r0, ip, asr ip
    7980:	ldrbtmi	r2, [sp], #-16
    7984:	strtvs	r6, [ip], #3178	; 0xc6a
    7988:	cfstrdvs	mvd5, [lr], #-836	; 0xfffffcbc
    798c:			; <UNDEFINED> instruction: 0xf816f009
    7990:	blmi	4e2940 <_ZdlPv@@Base+0x4d1f3c>
    7994:			; <UNDEFINED> instruction: 0xf503447b
    7998:	strmi	r6, [r4], -pc, asr #7
    799c:	rsbvs	r4, r2, r0, lsr r6
    79a0:			; <UNDEFINED> instruction: 0xf0096023
    79a4:	blmi	4070d0 <_ZdlPv@@Base+0x3f66cc>
    79a8:	andeq	lr, r2, r4, asr #19
    79ac:	bicsvs	r4, ip, #2063597568	; 0x7b000000
    79b0:			; <UNDEFINED> instruction: 0xf104bd70
    79b4:			; <UNDEFINED> instruction: 0xf0090044
    79b8:	fstmiaxvs	r3!, {d15-d120}	;@ Deprecated
    79bc:			; <UNDEFINED> instruction: 0x4620e7dd
    79c0:			; <UNDEFINED> instruction: 0xf820f009
    79c4:	mrc	7, 6, APSR_nzcv, cr4, cr12, {7}
    79c8:	strdeq	r3, [r2], -lr
    79cc:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
    79d0:	andeq	r6, r2, r6, asr #11
    79d4:	andeq	r0, r0, r0, ror r1
    79d8:	andeq	fp, r0, ip, ror #12
    79dc:	andeq	r6, r2, lr, ror #10
    79e0:	andeq	r2, r2, r4, lsr #4
    79e4:	andeq	r6, r2, r4, asr #10
    79e8:	mvnsmi	lr, sp, lsr #18
    79ec:	stc2	7, cr15, [ip], #1016	; 0x3f8
    79f0:	ldrbtmi	r4, [sp], #-3378	; 0xfffff2ce
    79f4:	svclt	0x00182820
    79f8:	cmple	ip, sl, lsl #16
    79fc:	stc2	7, cr15, [r4], #1016	; 0x3f8
    7a00:	svclt	0x00182820
    7a04:	strmi	r2, [r4], -sl, lsl #16
    7a08:	stclne	0, cr13, [r2], #-992	; 0xfffffc20
    7a0c:			; <UNDEFINED> instruction: 0xf7fed01f
    7a10:	mcrrne	12, 9, pc, r3, cr11	; <UNPREDICTABLE>
    7a14:	andsle	r4, sl, r6, lsl #12
    7a18:	msreq	SPSR_fsxc, #164, 2	; 0x29
    7a1c:	svclt	0x00082866
    7a20:	blx	fecd2be4 <_ZdlPv@@Base+0xfecc21e0>
    7a24:	b	1404838 <_ZdlPv@@Base+0x13f3e34>
    7a28:	tstle	sl, r3, asr r3
    7a2c:	ldrbtmi	r4, [pc], #-3876	; 7a34 <__printf_chk@plt+0x3144>
    7a30:	strdlt	r6, [r0, -r8]!
    7a34:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    7a38:	stmdacs	r6!, {r3, r4, r7, r8, r9, sl, lr}^
    7a3c:	bmi	87baf8 <_ZdlPv@@Base+0x86b0f4>
    7a40:	stmiapl	sl!, {r0, r5, r8, r9, fp, lr}
    7a44:	stmiapl	fp!, {r2, r4, ip, sp, lr}^
    7a48:	pop	{r1, r2, r3, r4, ip, sp, lr}
    7a4c:	blmi	7e8214 <_ZdlPv@@Base+0x7d7810>
    7a50:	stmiapl	fp!, {r0, r1, r2, r3, r4, fp, lr}^
    7a54:	pop	{r3, r4, r5, r6, sl, lr}
    7a58:			; <UNDEFINED> instruction: 0x461a41f0
    7a5c:			; <UNDEFINED> instruction: 0xf7fe4619
    7a60:	stmdacs	lr!, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}^
    7a64:	movwcs	fp, #3860	; 0xf14
    7a68:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    7a6c:	rscle	r2, r6, r0, lsl #22
    7a70:	stmiapl	fp!, {r3, r4, r8, r9, fp, lr}^
    7a74:	blcs	21ae8 <_ZdlPv@@Base+0x110e4>
    7a78:	blmi	5fc204 <_ZdlPv@@Base+0x5eb800>
    7a7c:	ldrbtmi	r4, [fp], #-2321	; 0xfffff6ef
    7a80:	stmdapl	r8!, {r0, r4, r9, fp, lr}^
    7a84:			; <UNDEFINED> instruction: 0x4050f893
    7a88:			; <UNDEFINED> instruction: 0x1051f893
    7a8c:	stmiapl	fp!, {r2, ip, sp, lr}
    7a90:	pop	{r0, r3, r4, ip, sp, lr}
    7a94:			; <UNDEFINED> instruction: 0x460481f0
    7a98:			; <UNDEFINED> instruction: 0xf7fee7b7
    7a9c:	bmi	286bf8 <_ZdlPv@@Base+0x2761f4>
    7aa0:	tstcs	r0, r9, lsl #22
    7aa4:	ldmdavc	r0, {r1, r3, r5, r7, fp, ip, lr}
    7aa8:	subseq	pc, r0, r7, lsl #17
    7aac:	andsvc	r5, r1, fp, ror #17
    7ab0:	andsvc	r7, r9, sl, lsl r8
    7ab4:	subscs	pc, r1, r7, lsl #17
    7ab8:	svclt	0x0000e7c7
    7abc:	andeq	r3, r2, lr, lsl r4
    7ac0:	andeq	r6, r2, r2, asr #9
    7ac4:	muleq	r0, r8, r1
    7ac8:	andeq	r0, r0, r4, ror #1
    7acc:	andeq	r0, r0, r0, ror r1
    7ad0:	andeq	fp, r0, r4, lsl #11
    7ad4:	andeq	r0, r0, r8, asr r1
    7ad8:	andeq	r6, r2, r2, ror r4
    7adc:	andcs	r4, r2, sl, lsr sl
    7ae0:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    7ae4:	addlt	fp, r4, r0, ror r5
    7ae8:	ldcmi	8, cr5, [r9, #-844]!	; 0xfffffcb4
    7aec:	movwls	r6, #14363	; 0x381b
    7af0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7af4:			; <UNDEFINED> instruction: 0xf8d0f7ff
    7af8:	addvc	pc, ip, #1862270976	; 0x6f000000
    7afc:	ldrmi	r4, [r0], #-1149	; 0xfffffb83
    7b00:	stmdale	r1, {r0, fp, sp}^
    7b04:	ldrbtmi	r4, [ip], #-3123	; 0xfffff3cd
    7b08:	andscc	lr, r2, #212, 18	; 0x350000
    7b0c:	lfmle	f4, 4, [r5, #-616]!	; 0xfffffd98
    7b10:			; <UNDEFINED> instruction: 0x466c4931
    7b14:			; <UNDEFINED> instruction: 0x26001c58
    7b18:	hvccc	17481	; 0x4449
    7b1c:	subvs	r6, r8, sl, lsl #16
    7b20:	ldrbpl	r4, [r6], #1568	; 0x620
    7b24:	blx	fe843b50 <_ZdlPv@@Base+0xfe83314c>
    7b28:			; <UNDEFINED> instruction: 0xf7ff4630
    7b2c:	vld2.32	{d31-d32}, [pc :256], r5
    7b30:	ldrmi	r7, [r8], #-908	; 0xfffffc74
    7b34:	ldmdale	r7!, {r0, fp, sp}
    7b38:	ldrbtmi	r4, [r8], #-2088	; 0xfffff7d8
    7b3c:	andscc	lr, r2, #208, 18	; 0x340000
    7b40:	ble	a98594 <_ZdlPv@@Base+0xa87b90>
    7b44:	mrrcne	10, 2, r4, sp, cr6
    7b48:	ldrbtmi	r2, [sl], #-0
    7b4c:	ldrvs	r6, [r5], #3153	; 0xc51
    7b50:	cfldrdvs	mvd5, [r0], {200}	; 0xc8
    7b54:			; <UNDEFINED> instruction: 0xf0099d00
    7b58:	strmi	pc, [r1], -pc, ror #25
    7b5c:			; <UNDEFINED> instruction: 0xf0034628
    7b60:			; <UNDEFINED> instruction: 0x4620fad7
    7b64:	blx	fe643b90 <_ZdlPv@@Base+0xfe63318c>
    7b68:	blmi	61a3e8 <_ZdlPv@@Base+0x6099e4>
    7b6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7b70:	blls	e1be0 <_ZdlPv@@Base+0xd11dc>
    7b74:	qsuble	r4, sl, r0
    7b78:	ldcllt	0, cr11, [r0, #-16]!
    7b7c:	subeq	pc, r4, r4, lsl #2
    7b80:	blx	ffc43bac <_ZdlPv@@Base+0xffc331a8>
    7b84:	strb	r6, [r3, r3, lsr #25]
    7b88:	ldmdami	r8, {r0, r1, r2, r4, r8, r9, fp, lr}
    7b8c:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    7b90:			; <UNDEFINED> instruction: 0x4619461a
    7b94:	mcr2	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    7b98:	subcc	lr, r4, r6, ror #15
    7b9c:	blx	ff8c3bc8 <_ZdlPv@@Base+0xff8b31c4>
    7ba0:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    7ba4:	bfi	r6, fp, (invalid: 25:13)
    7ba8:	ldmdami	r2, {r0, r1, r2, r3, r8, r9, fp, lr}
    7bac:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    7bb0:			; <UNDEFINED> instruction: 0x4619461a
    7bb4:	mrc2	7, 4, pc, cr0, cr14, {7}
    7bb8:			; <UNDEFINED> instruction: 0xf7fce7d3
    7bbc:			; <UNDEFINED> instruction: 0x4620edd4
    7bc0:	blx	1ac3bec <_ZdlPv@@Base+0x1ab31e8>
    7bc4:	ldcl	7, cr15, [r4, #1008]	; 0x3f0
    7bc8:	andeq	r3, r2, lr, lsr #6
    7bcc:	andeq	r0, r0, r0, ror #1
    7bd0:	andeq	r3, r2, r4, lsl r3
    7bd4:	andeq	r6, r2, sl, ror #7
    7bd8:	ldrdeq	r6, [r2], -r8
    7bdc:			; <UNDEFINED> instruction: 0x000263b6
    7be0:	andeq	r6, r2, r6, lsr #7
    7be4:	andeq	r3, r2, r4, lsr #5
    7be8:	andeq	r0, r0, r0, ror r1
    7bec:	andeq	fp, r0, sl, ror r4
    7bf0:	andeq	r6, r2, lr, asr #6
    7bf4:	andeq	fp, r0, sl, asr r4
    7bf8:	andcs	r4, r2, r9, asr #20
    7bfc:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
    7c00:	strdlt	fp, [fp], r0
    7c04:	mcrrmi	8, 13, r5, r8, cr3
    7c08:	movwls	r6, #38939	; 0x981b
    7c0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7c10:			; <UNDEFINED> instruction: 0xf842f7ff
    7c14:	addvc	pc, ip, #1862270976	; 0x6f000000
    7c18:	ldrmi	r4, [r0], #-1148	; 0xfffffb84
    7c1c:	ldmdale	lr, {r0, fp, sp}^
    7c20:	ldrbtmi	r4, [sp], #-3394	; 0xfffff2be
    7c24:	andscc	lr, r2, #3489792	; 0x354000
    7c28:	ble	149867c <_ZdlPv@@Base+0x1487c78>
    7c2c:	vstrge.16	s8, [r1, #-128]	; 0xffffff80	; <UNPREDICTABLE>
    7c30:			; <UNDEFINED> instruction: 0x26001c58
    7c34:	hvccc	17481	; 0x4449
    7c38:	subvs	r6, r8, sl, lsl #16
    7c3c:	ldrbpl	r4, [r6], #1576	; 0x628
    7c40:	blx	4c3c6c <_ZdlPv@@Base+0x4b3268>
    7c44:			; <UNDEFINED> instruction: 0xf7ff4630
    7c48:	vld2.8	{d31-d32}, [pc :128], r7
    7c4c:	ldrmi	r7, [r8], #-908	; 0xfffffc74
    7c50:	ldmdale	r4, {r0, fp, sp}^
    7c54:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
    7c58:	andscc	lr, r2, #208, 18	; 0x340000
    7c5c:	ble	11d86b0 <_ZdlPv@@Base+0x11c7cac>
    7c60:	vmovne	r4, lr, s11, s12
    7c64:	ldrbtmi	r2, [sl], #-0
    7c68:	ldrvs	r6, [r6], #3153	; 0xc51
    7c6c:	cfldrsvs	mvf5, [r3], {200}	; 0xc8
    7c70:	sfmle	f4, 4, [r8, #-524]!	; 0xfffffdf4
    7c74:			; <UNDEFINED> instruction: 0x466a4e31
    7c78:	ldrbtmi	r4, [lr], #-2353	; 0xfffff6cf
    7c7c:	cfldrdvs	mvd4, [r0], #-484	; 0xfffffe1c
    7c80:	ldcl	7, cr15, [r0, #1008]!	; 0x3f0
    7c84:	tstle	r0, r1, lsl #16
    7c88:	ldrdne	lr, [r0], -sp
    7c8c:	blx	ff743c94 <_ZdlPv@@Base+0xff733290>
    7c90:			; <UNDEFINED> instruction: 0xf0094628
    7c94:	bmi	b064a0 <_ZdlPv@@Base+0xaf5a9c>
    7c98:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
    7c9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ca0:	subsmi	r9, sl, r9, lsl #22
    7ca4:	andlt	sp, fp, r4, lsr r1
    7ca8:	svcge	0x0004bdf0
    7cac:			; <UNDEFINED> instruction: 0x46386c71
    7cb0:	cdp2	0, 3, cr15, cr6, cr7, {0}
    7cb4:	ldrtmi	r4, [r9], -r4, lsr #22
    7cb8:	stmiapl	r3!, {r2, r5, fp, lr}^
    7cbc:			; <UNDEFINED> instruction: 0x461a4478
    7cc0:	mcr2	7, 0, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    7cc4:	stmdbmi	r2!, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    7cc8:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    7ccc:	ldc2l	0, cr15, [r2], #-28	; 0xffffffe4
    7cd0:			; <UNDEFINED> instruction: 0xf105e7d0
    7cd4:			; <UNDEFINED> instruction: 0xf0090044
    7cd8:	vstmiavs	fp!, {s30-s98}
    7cdc:	blmi	6c1b7c <_ZdlPv@@Base+0x6b1178>
    7ce0:	stmiapl	r3!, {r2, r3, r4, fp, lr}^
    7ce4:			; <UNDEFINED> instruction: 0x461a4478
    7ce8:			; <UNDEFINED> instruction: 0xf7fe4619
    7cec:			; <UNDEFINED> instruction: 0xe7d2fdf5
    7cf0:			; <UNDEFINED> instruction: 0xf0093044
    7cf4:	blmi	6465d8 <_ZdlPv@@Base+0x635bd4>
    7cf8:	cfldrsvs	mvf4, [fp], {123}	; 0x7b
    7cfc:	blmi	4c1bc4 <_ZdlPv@@Base+0x4b11c0>
    7d00:	stmiapl	r3!, {r1, r2, r4, fp, lr}^
    7d04:			; <UNDEFINED> instruction: 0x461a4478
    7d08:			; <UNDEFINED> instruction: 0xf7fe4619
    7d0c:	ldr	pc, [pc, r5, ror #27]!
    7d10:	stc	7, cr15, [r8, #-1008]!	; 0xfffffc10
    7d14:			; <UNDEFINED> instruction: 0xf0094628
    7d18:			; <UNDEFINED> instruction: 0xf7fcf9bf
    7d1c:	svclt	0x0000ed2a
    7d20:	andeq	r3, r2, r2, lsl r2
    7d24:	andeq	r0, r0, r0, ror #1
    7d28:	strdeq	r3, [r2], -r8
    7d2c:	andeq	r6, r2, lr, asr #5
    7d30:			; <UNDEFINED> instruction: 0x000262bc
    7d34:	muleq	r2, sl, r2
    7d38:	andeq	r6, r2, sl, lsl #5
    7d3c:	andeq	r6, r2, r6, ror r2
    7d40:	andeq	sl, r0, r0, ror #29
    7d44:	andeq	r3, r2, r6, ror r1
    7d48:	andeq	r0, r0, r0, ror r1
    7d4c:	andeq	fp, r0, r4, ror #6
    7d50:	andeq	sl, r0, r2, asr #26
    7d54:	andeq	fp, r0, r4, lsr r3
    7d58:	strdeq	r6, [r2], -r8
    7d5c:	andeq	fp, r0, r4, lsl r3
    7d60:	cfldr32mi	mvfx11, [r7, #-448]!	; 0xfffffe40
    7d64:	andcs	r4, r1, sp, ror r4
    7d68:			; <UNDEFINED> instruction: 0xff96f7fe
    7d6c:	orrvc	pc, ip, #1862270976	; 0x6f000000
    7d70:	strmi	r1, [r4], -r3, asr #17
    7d74:	stmdale	r6!, {r1, r5, r8, r9, fp, sp}
    7d78:			; <UNDEFINED> instruction: 0xf003e8df
    7d7c:	strcs	r1, [r5, #-530]!	; 0xfffffdee
    7d80:	strcs	r2, [r5, #-1317]!	; 0xfffffadb
    7d84:	strcs	r2, [r5, #-1317]!	; 0xfffffadb
    7d88:	strcs	r2, [r5, #-1317]!	; 0xfffffadb
    7d8c:	strcs	r2, [r5, #-1317]!	; 0xfffffadb
    7d90:	blcs	14dd6fc <_ZdlPv@@Base+0x14cccf8>
    7d94:	strbmi	r4, [r7], #-2855	; 0xfffff4d9
    7d98:	ldmdacc	fp!, {r0, r6, r9, sl, fp, ip, sp}
    7d9c:	eoreq	r3, pc, r5, lsr r2	; <UNPREDICTABLE>
    7da0:	ldrbtmi	r4, [lr], #-3624	; 0xfffff1d8
    7da4:	andscc	lr, r2, #3506176	; 0x358000
    7da8:	ble	10d87fc <_ZdlPv@@Base+0x10c7df8>
    7dac:	mrrcne	10, 2, r4, lr, cr6
    7db0:	ldrbtmi	r2, [sl], #-0
    7db4:	ldrvs	r6, [r6], #3153	; 0xc51
    7db8:	cfldrdvs	mvd5, [r0], {200}	; 0xc8
    7dbc:	blx	fef43dea <_ZdlPv@@Base+0xfef333e6>
    7dc0:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    7dc4:			; <UNDEFINED> instruction: 0x46206018
    7dc8:	blmi	877390 <_ZdlPv@@Base+0x86698c>
    7dcc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7dd0:	andcs	fp, r0, r3, lsr #6
    7dd4:	blx	1dc5dda <_ZdlPv@@Base+0x1db53d6>
    7dd8:			; <UNDEFINED> instruction: 0xf7ffe7c5
    7ddc:			; <UNDEFINED> instruction: 0xe7c2fcf3
    7de0:	ldc2	7, cr15, [r8], #1020	; 0x3fc
    7de4:			; <UNDEFINED> instruction: 0xf7ffe7bf
    7de8:	ldr	pc, [ip, r7, lsl #30]!
    7dec:	mrc2	7, 3, pc, cr6, cr15, {7}
    7df0:			; <UNDEFINED> instruction: 0xf7ffe7b9
    7df4:			; <UNDEFINED> instruction: 0xe7b6fdf9
    7df8:	blx	ff2c5dfc <_ZdlPv@@Base+0xff2b53f8>
    7dfc:			; <UNDEFINED> instruction: 0xf7ffe7b3
    7e00:	ldr	pc, [r0, r1, lsl #27]!
    7e04:	blx	ff5c5e0a <_ZdlPv@@Base+0xff5b5406>
    7e08:	andcs	lr, r1, sp, lsr #15
    7e0c:	blx	16c5e12 <_ZdlPv@@Base+0x16b540e>
    7e10:	blmi	401cbc <_ZdlPv@@Base+0x3f12b8>
    7e14:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    7e18:	sbcsle	r2, sl, r0, lsl #22
    7e1c:	blx	d45e22 <_ZdlPv@@Base+0xd3541e>
    7e20:			; <UNDEFINED> instruction: 0xf7ffe7a1
    7e24:			; <UNDEFINED> instruction: 0xe79efbff
    7e28:	mrrc2	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    7e2c:			; <UNDEFINED> instruction: 0xf7ffe79b
    7e30:	ldr	pc, [r8, r1, lsl #26]
    7e34:	subeq	pc, r4, r6, lsl #2
    7e38:			; <UNDEFINED> instruction: 0xf994f009
    7e3c:			; <UNDEFINED> instruction: 0xe7b56cb3
    7e40:	andeq	r3, r2, ip, lsr #1
    7e44:	andeq	r6, r2, lr, asr #2
    7e48:	andeq	r6, r2, lr, lsr r1
    7e4c:	andeq	r0, r0, r8, lsl r1
    7e50:			; <UNDEFINED> instruction: 0x000001b4
    7e54:	stmdbmi	r1!, {r5, r8, r9, fp, lr}
    7e58:	ldrbtmi	r4, [fp], #-2593	; 0xfffff5df
    7e5c:	push	{r0, r3, r4, r5, r6, sl, lr}
    7e60:	strdlt	r4, [r6], r0
    7e64:			; <UNDEFINED> instruction: 0x46076bdc
    7e68:			; <UNDEFINED> instruction: 0xf8df588a
    7e6c:	ldmdavs	r2, {r3, r4, r5, r6, pc}
    7e70:			; <UNDEFINED> instruction: 0xf04f9205
    7e74:	ldrbtmi	r0, [r8], #512	; 0x200
    7e78:	mcrge	3, 0, fp, cr4, cr12, {0}
    7e7c:	and	sl, r1, r3, lsl #26
    7e80:	mvnslt	r6, r4, ror #16
    7e84:	ldrtmi	r6, [r2], -r3, lsr #16
    7e88:	strtmi	r4, [r0], -r9, lsr #12
    7e8c:			; <UNDEFINED> instruction: 0x4798691b
    7e90:	rscsle	r2, r5, r0, lsl #16
    7e94:			; <UNDEFINED> instruction: 0x463a4b14
    7e98:	ldrdeq	lr, [r3, -sp]
    7e9c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    7ea0:	movwcc	lr, #2509	; 0x9cd
    7ea4:			; <UNDEFINED> instruction: 0xff32f007
    7ea8:	blx	fecc5ea8 <_ZdlPv@@Base+0xfecb54a4>
    7eac:	blmi	31a6f0 <_ZdlPv@@Base+0x309cec>
    7eb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7eb4:	blls	161f24 <_ZdlPv@@Base+0x151520>
    7eb8:	qaddle	r4, sl, fp
    7ebc:	pop	{r1, r2, ip, sp, pc}
    7ec0:	blmi	268688 <_ZdlPv@@Base+0x257c84>
    7ec4:			; <UNDEFINED> instruction: 0xf8584638
    7ec8:	ldrmi	r3, [sl], -r3
    7ecc:			; <UNDEFINED> instruction: 0xf0074619
    7ed0:	strb	pc, [r9, r5, lsr #29]!	; <UNPREDICTABLE>
    7ed4:	mcrr	7, 15, pc, r6, cr12	; <UNPREDICTABLE>
    7ed8:	muleq	r2, r6, r0
    7edc:			; <UNDEFINED> instruction: 0x00022fb4
    7ee0:	andeq	r0, r0, r0, ror #1
    7ee4:	muleq	r2, sl, pc	; <UNPREDICTABLE>
    7ee8:	andeq	r0, r0, r0, ror r1
    7eec:	andeq	r2, r2, r0, ror #30
    7ef0:	svclt	0x00004770
    7ef4:	svclt	0x00004770
    7ef8:	svclt	0x00004770
    7efc:	svclt	0x00004770
    7f00:	stmdavs	r3, {r6, r7, fp, sp, lr}
    7f04:			; <UNDEFINED> instruction: 0x47186b9b
    7f08:	ldrbmi	r2, [r0, -r0]!
    7f0c:	ldrbmi	r2, [r0, -r1]!
    7f10:	ldrlt	r4, [r0, #-2314]	; 0xfffff6f6
    7f14:	stmiavs	r2!, {r2, r9, sl, lr}
    7f18:	andcs	r4, r1, r9, ror r4
    7f1c:	stcl	7, cr15, [sl], #1008	; 0x3f0
    7f20:	stmiavs	r2!, {r0, r1, r2, r8, fp, lr}
    7f24:	ldrbtmi	r2, [r9], #-1
    7f28:	stcl	7, cr15, [r4], #1008	; 0x3f0
    7f2c:	stmiavs	r2!, {r0, r2, r8, fp, lr}
    7f30:	ldrbtmi	r2, [r9], #-1
    7f34:	ldcl	7, cr15, [lr], {252}	; 0xfc
    7f38:	ldclt	0, cr2, [r0, #-0]
    7f3c:	andeq	fp, r0, r4, ror #27
    7f40:	andeq	fp, r0, r2, ror #27
    7f44:	andeq	fp, r0, r2, ror #27
    7f48:	stmvs	r2, {r1, r8, fp, lr}
    7f4c:	ldrbtmi	r2, [r9], #-1
    7f50:	stcllt	7, cr15, [lr], {252}	; 0xfc
    7f54:	ldrdeq	fp, [r0], -r2
    7f58:	stmvs	r2, {r1, r8, fp, lr}
    7f5c:	ldrbtmi	r2, [r9], #-1
    7f60:	stcllt	7, cr15, [r6], {252}	; 0xfc
    7f64:	andeq	fp, r0, lr, asr #27
    7f68:			; <UNDEFINED> instruction: 0x4604b538
    7f6c:	stmdavs	r3, {r6, r7, fp, sp, lr}
    7f70:			; <UNDEFINED> instruction: 0x479868db
    7f74:	stmdbmi	sp, {r0, r1, r5, r6, r7, fp, sp, lr}
    7f78:	ldmvs	fp, {r1, r5, r7, fp, sp, lr}
    7f7c:			; <UNDEFINED> instruction: 0x46054479
    7f80:			; <UNDEFINED> instruction: 0xf7fc2001
    7f84:	ldmib	r4, {r3, r4, r5, r7, sl, fp, sp, lr, pc}^
    7f88:	stmdbmi	r9, {r1, r8, r9, sp}
    7f8c:	ldmvs	fp, {r0, sp}
    7f90:			; <UNDEFINED> instruction: 0xf7fc4479
    7f94:	ldmib	r4, {r4, r5, r7, sl, fp, sp, lr, pc}^
    7f98:	stmdbmi	r6, {r1, r8, r9, sp}
    7f9c:	ldmvs	fp, {r0, sp}
    7fa0:			; <UNDEFINED> instruction: 0xf7fc4479
    7fa4:	strtmi	lr, [r8], -r8, lsr #25
    7fa8:	svclt	0x0000bd38
    7fac:			; <UNDEFINED> instruction: 0x0000bdbc
    7fb0:			; <UNDEFINED> instruction: 0x0000bdbc
    7fb4:	andeq	fp, r0, r0, asr #27
    7fb8:			; <UNDEFINED> instruction: 0x4604b510
    7fbc:	stmdavs	r3, {r6, r7, fp, sp, lr}
    7fc0:			; <UNDEFINED> instruction: 0x4798691b
    7fc4:	movwcs	lr, #10708	; 0x29d4
    7fc8:	andcs	r4, r1, r3, lsl #18
    7fcc:			; <UNDEFINED> instruction: 0x4010e8bd
    7fd0:	ldmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
    7fd4:	stclt	7, cr15, [ip], {252}	; 0xfc
    7fd8:	andeq	fp, r0, r4, lsr #27
    7fdc:			; <UNDEFINED> instruction: 0x4604b510
    7fe0:	stmdavs	r3, {r6, r7, fp, sp, lr}
    7fe4:			; <UNDEFINED> instruction: 0x4798695b
    7fe8:	movwcs	lr, #10708	; 0x29d4
    7fec:	andcs	r4, r1, r3, lsl #18
    7ff0:			; <UNDEFINED> instruction: 0x4010e8bd
    7ff4:	ldmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
    7ff8:	ldcllt	7, cr15, [sl], #-1008	; 0xfffffc10
    7ffc:	muleq	r0, r4, sp
    8000:	ldrlt	r4, [r0, #-2324]	; 0xfffff6ec
    8004:	stmiavs	r2!, {r2, r9, sl, lr}
    8008:	andcs	r4, r1, r9, ror r4
    800c:	ldcl	7, cr15, [r2], #-1008	; 0xfffffc10
    8010:	strtmi	r6, [r0], -r3, lsr #16
    8014:			; <UNDEFINED> instruction: 0x4798699b
    8018:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
    801c:	bl	1bc6014 <_ZdlPv@@Base+0x1bb5610>
    8020:	stmiavs	r2!, {r1, r2, r3, r8, fp, lr}
    8024:	ldrbtmi	r2, [r9], #-1
    8028:	stcl	7, cr15, [r4], #-1008	; 0xfffffc10
    802c:	stmiavs	r2!, {r2, r3, r8, fp, lr}
    8030:	ldrbtmi	r2, [r9], #-1
    8034:	mrrc	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
    8038:	stmiavs	r2!, {r1, r3, r8, fp, lr}
    803c:	ldrbtmi	r2, [r9], #-1
    8040:	mrrc	7, 15, pc, r8, cr12	; <UNPREDICTABLE>
    8044:	stmiavs	r2!, {r3, r8, fp, lr}
    8048:	ldrbtmi	r2, [r9], #-1
    804c:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    8050:	ldclt	0, cr2, [r0, #-0]
    8054:	muleq	r0, r4, sp
    8058:	andeq	ip, r0, r2, lsr #17
    805c:	andeq	fp, r0, sl, lsl #27
    8060:	muleq	r0, r6, sp
    8064:	andeq	fp, r0, r2, lsr #27
    8068:	andeq	fp, r0, lr, lsr #27
    806c:			; <UNDEFINED> instruction: 0x4604b510
    8070:			; <UNDEFINED> instruction: 0xf7fc68c0
    8074:			; <UNDEFINED> instruction: 0x4620eb1e
    8078:	svclt	0x0000bd10
    807c:			; <UNDEFINED> instruction: 0x4604b510
    8080:			; <UNDEFINED> instruction: 0xf7fc68c0
    8084:			; <UNDEFINED> instruction: 0x4620eb16
    8088:	ldc2	0, cr15, [ip], #32
    808c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8090:	stmdbmi	r7, {r1, r2, r8, r9, fp, lr}
    8094:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8098:	ldmdavs	r8, {r0, r1, r3, r4, r6, fp, ip, lr}
    809c:	stmdbmi	r5, {r1, r3, r4, r8, ip, sp, pc}
    80a0:			; <UNDEFINED> instruction: 0xf0094479
    80a4:	bmi	136aa0 <_ZdlPv@@Base+0x12609c>
    80a8:			; <UNDEFINED> instruction: 0xe7f8447a
    80ac:	andeq	r2, r2, ip, ror sp
    80b0:	andeq	r0, r0, ip, asr r1
    80b4:	andeq	fp, r0, ip, ror #26
    80b8:	muleq	r0, r4, r1
    80bc:	blmi	15a8d4 <_ZdlPv@@Base+0x149ed0>
    80c0:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    80c4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    80c8:			; <UNDEFINED> instruction: 0xf0096818
    80cc:	svclt	0x0000ba69
    80d0:	andeq	r2, r2, r0, asr sp
    80d4:	andeq	r0, r0, ip, asr r1
    80d8:	andeq	fp, r0, lr, asr #26
    80dc:	blmi	15a8f4 <_ZdlPv@@Base+0x149ef0>
    80e0:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    80e4:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    80e8:			; <UNDEFINED> instruction: 0xf0096818
    80ec:	svclt	0x0000ba59
    80f0:	andeq	r2, r2, r0, lsr sp
    80f4:	andeq	r0, r0, ip, asr r1
    80f8:	andeq	fp, r0, r2, lsr sp
    80fc:	blmi	15a914 <_ZdlPv@@Base+0x149f10>
    8100:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    8104:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    8108:			; <UNDEFINED> instruction: 0xf0096818
    810c:	svclt	0x0000ba49
    8110:	andeq	r2, r2, r0, lsl sp
    8114:	andeq	r0, r0, ip, asr r1
    8118:	andeq	fp, r0, r6, lsl sp
    811c:	smlabtlt	r3, r3, r8, r6
    8120:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    8124:	ldrbtmi	r2, [r9], #-1
    8128:	bllt	ff8c6120 <_ZdlPv@@Base+0xff8b571c>
    812c:	strdeq	fp, [r0], -lr
    8130:	bmi	2dad60 <_ZdlPv@@Base+0x2ca35c>
    8134:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8138:	tstlt	r0, r8, lsl r8
    813c:	andle	r2, r8, r1, lsl #16
    8140:	blmi	219f08 <_ZdlPv@@Base+0x209504>
    8144:	stmdbmi	r8, {r0, sp}
    8148:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    814c:			; <UNDEFINED> instruction: 0xf7fc681a
    8150:	stmdbmi	r6, {r0, r1, r2, r3, r6, r7, r8, r9, fp, ip, sp, pc}
    8154:			; <UNDEFINED> instruction: 0xf7fc4479
    8158:	svclt	0x0000bbcb
    815c:	ldrdeq	r2, [r2], -ip
    8160:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8164:			; <UNDEFINED> instruction: 0x00022ebc
    8168:	ldrdeq	fp, [r0], -lr
    816c:	ldrdeq	fp, [r0], -ip
    8170:	bmi	2dada0 <_ZdlPv@@Base+0x2ca39c>
    8174:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8178:	tstlt	r0, r8, lsl r8
    817c:	andle	r2, r8, r1, lsl #16
    8180:	blmi	219f48 <_ZdlPv@@Base+0x209544>
    8184:	stmdbmi	r8, {r0, sp}
    8188:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    818c:			; <UNDEFINED> instruction: 0xf7fc685a
    8190:	stmdbmi	r6, {r0, r1, r2, r3, r5, r7, r8, r9, fp, ip, sp, pc}
    8194:			; <UNDEFINED> instruction: 0xf7fc4479
    8198:	svclt	0x0000bbab
    819c:	muleq	r2, ip, ip
    81a0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    81a4:	andeq	r2, r2, ip, ror lr
    81a8:	muleq	r0, lr, ip
    81ac:			; <UNDEFINED> instruction: 0x0000bcb4
    81b0:	stmdbcs	r0, {r3, r8, r9, fp, lr}
    81b4:	cfstrsle	mvf4, [r0], {123}	; 0x7b
    81b8:	bmi	1d9f80 <_ZdlPv@@Base+0x1c957c>
    81bc:			; <UNDEFINED> instruction: 0x4604b510
    81c0:	stmdami	r6, {r0, r1, r3, r4, r7, fp, ip, lr}
    81c4:			; <UNDEFINED> instruction: 0x4619461a
    81c8:			; <UNDEFINED> instruction: 0xf0074478
    81cc:	movwcs	pc, #7463	; 0x1d27	; <UNPREDICTABLE>
    81d0:	ldclt	0, cr6, [r0, #-908]	; 0xfffffc74
    81d4:	andeq	r2, r2, ip, asr ip
    81d8:	andeq	r0, r0, r0, ror r1
    81dc:	muleq	r0, ip, ip
    81e0:			; <UNDEFINED> instruction: 0x4604b570
    81e4:	blmi	4e24ec <_ZdlPv@@Base+0x4d1ae8>
    81e8:			; <UNDEFINED> instruction: 0xb128447b
    81ec:	ldmpl	sl, {r1, r4, r9, fp, lr}
    81f0:	tstlt	r5, r5, lsl r8
    81f4:	andle	r2, r7, r1, lsl #26
    81f8:	bmi	4377c0 <_ZdlPv@@Base+0x426dbc>
    81fc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8200:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
    8204:	bllt	13c61fc <_ZdlPv@@Base+0x13b57f8>
    8208:	andcs	r4, r7, #12, 28	; 0xc0
    820c:	strtmi	r4, [r9], -ip, lsl #16
    8210:	ldrbtmi	r5, [r8], #-2462	; 0xfffff662
    8214:			; <UNDEFINED> instruction: 0xf7fc6833
    8218:	ldmdavs	r1!, {r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    821c:			; <UNDEFINED> instruction: 0xf7fc68e0
    8220:	stmdami	r8, {r2, r6, r8, r9, fp, sp, lr, pc}
    8224:			; <UNDEFINED> instruction: 0x46296833
    8228:	andcs	r4, r8, #120, 8	; 0x78000000
    822c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8230:	blt	ff346228 <_ZdlPv@@Base+0xff335824>
    8234:	andeq	r2, r2, r8, lsr #24
    8238:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    823c:			; <UNDEFINED> instruction: 0x000001b0
    8240:	andeq	fp, r0, sl, ror ip
    8244:	andeq	fp, r0, ip, ror #24
    8248:	push	{r0, r5, r8, r9, fp, lr}
    824c:			; <UNDEFINED> instruction: 0x460f41f0
    8250:	ldrbtmi	r4, [fp], #-2336	; 0xfffff6e0
    8254:	strmi	r4, [r5], -r0, lsr #20
    8258:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    825c:	ldrsbthi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
    8260:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
    8264:	ldmdavs	r2, {r3, r4, r5, r6, r7, sl, lr}
    8268:			; <UNDEFINED> instruction: 0xf04f9205
    826c:	orrslt	r0, r8, r0, lsl #4
    8270:	strcs	r4, [r0], #-3611	; 0xfffff1e5
    8274:	and	r4, r3, lr, ror r4
    8278:			; <UNDEFINED> instruction: 0xf8563401
    827c:	cmplt	r8, r4, lsr r0
    8280:			; <UNDEFINED> instruction: 0xf7fc4629
    8284:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r9, fp, sp, lr, pc}
    8288:	blmi	5bca68 <_ZdlPv@@Base+0x5ac064>
    828c:	bl	d9480 <_ZdlPv@@Base+0xc8a7c>
    8290:	stmdavs	r3!, {r2, r6, r7, sl}^
    8294:	and	r6, sp, pc, lsl r0
    8298:	strtmi	r4, [r9], -ip, ror #12
    829c:			; <UNDEFINED> instruction: 0xf0074620
    82a0:	blmi	486fa4 <_ZdlPv@@Base+0x4765a0>
    82a4:			; <UNDEFINED> instruction: 0x46214811
    82a8:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    82ac:			; <UNDEFINED> instruction: 0x461a4478
    82b0:	ldc2	0, cr15, [r4], #28
    82b4:	blmi	21aaf4 <_ZdlPv@@Base+0x20a0f0>
    82b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    82bc:	blls	16232c <_ZdlPv@@Base+0x151928>
    82c0:	qaddle	r4, sl, r2
    82c4:	pop	{r1, r2, ip, sp, pc}
    82c8:			; <UNDEFINED> instruction: 0xf7fc81f0
    82cc:	svclt	0x0000ea4c
    82d0:	andeq	r2, r2, sl, asr #28
    82d4:			; <UNDEFINED> instruction: 0x00022bb8
    82d8:	andeq	r0, r0, r0, ror #1
    82dc:	andeq	r2, r2, ip, lsr #23
    82e0:	andeq	r2, r2, r8, lsr #28
    82e4:	andeq	r2, r2, r0, lsl lr
    82e8:	andeq	r0, r0, r0, ror r1
    82ec:	strdeq	fp, [r0], -r4
    82f0:	andeq	r2, r2, r8, asr fp
    82f4:	svclt	0x00c82801
    82f8:	ldrbmi	r3, [r0, -r2, lsl #16]!
    82fc:	svclt	0x004807c3
    8300:	rscscc	pc, pc, r0, lsl #2
    8304:	svclt	0x00004770
    8308:	blle	d2310 <_ZdlPv@@Base+0xc190c>
    830c:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    8310:			; <UNDEFINED> instruction: 0x477060d8
    8314:	submi	r4, r0, #3072	; 0xc00
    8318:	addsvs	r4, r8, fp, ror r4
    831c:	svclt	0x00004770
    8320:	strdeq	r2, [r2], -r6
    8324:	andeq	r2, r2, ip, ror #25
    8328:	blmi	9dabc8 <_ZdlPv@@Base+0x9ca1c4>
    832c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    8330:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    8334:	andcs	r4, sl, #4, 12	; 0x400000
    8338:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
    833c:			; <UNDEFINED> instruction: 0xf04f9301
    8340:	stmdavc	r3, {r8, r9}
    8344:			; <UNDEFINED> instruction: 0xf0133b2b
    8348:	svclt	0x000c0ffd
    834c:	strmi	r1, [r5], -r5, asr #24
    8350:			; <UNDEFINED> instruction: 0xf7fc4628
    8354:	vmlane.f16	s28, s7, s13	; <UNPREDICTABLE>
    8358:	bls	3f7b4 <_ZdlPv@@Base+0x2edb0>
    835c:	ldmiblt	r2, {r1, r4, fp, ip, sp, lr}
    8360:	ldmdble	fp, {r0, r2, r5, r7, r9, lr}
    8364:	ldrbtmi	r4, [sl], #-2585	; 0xfffff5e7
    8368:	stmdblt	r8, {r4, fp, sp, lr}
    836c:	andsvs	r2, r0, sl
    8370:	bcs	ae6400 <_ZdlPv@@Base+0xad59fc>
    8374:	bne	ff0fc3d8 <_ZdlPv@@Base+0xff0eb9d4>
    8378:	vstrle	d2, [r4, #-0]
    837c:	andcs	r4, r1, r4, lsl sl
    8380:	andsvs	r4, r3, sl, ror r4
    8384:	andcs	lr, r0, r0
    8388:	blmi	3dabd8 <_ZdlPv@@Base+0x3ca1d4>
    838c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8390:	blls	62400 <_ZdlPv@@Base+0x519fc>
    8394:	tstle	r3, sl, asr r0
    8398:	ldclt	0, cr11, [r0, #-12]!
    839c:	andcs	r4, r1, lr, lsl #20
    83a0:	andsvs	r4, r3, sl, ror r4
    83a4:			; <UNDEFINED> instruction: 0xf64fe7f0
    83a8:			; <UNDEFINED> instruction: 0xf6c772ff
    83ac:	bne	ff4a4fb0 <_ZdlPv@@Base+0xff4945ac>
    83b0:	blle	ffa18dc0 <_ZdlPv@@Base+0xffa083bc>
    83b4:	strmi	r4, [r3], #-2569	; 0xfffff5f7
    83b8:	ldrbtmi	r2, [sl], #-1
    83bc:			; <UNDEFINED> instruction: 0xe7e36013
    83c0:	ldmib	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    83c4:	andeq	r2, r2, r4, ror #21
    83c8:	andeq	r0, r0, r0, ror #1
    83cc:	andeq	r5, r2, r2, ror #23
    83d0:	andeq	r5, r2, r8, asr #23
    83d4:	andeq	r2, r2, r4, lsl #21
    83d8:	andeq	r5, r2, r8, lsr #23
    83dc:	andeq	r5, r2, lr, lsl #23
    83e0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    83e4:			; <UNDEFINED> instruction: 0x47706118
    83e8:	andeq	r2, r2, r2, lsr #24
    83ec:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    83f0:	tstlt	r0, r8, asr r8
    83f4:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    83f8:			; <UNDEFINED> instruction: 0x47704478
    83fc:	andeq	r5, r2, sl, asr fp
    8400:	andeq	fp, r0, r4, asr #21
    8404:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    8408:			; <UNDEFINED> instruction: 0xb1006898
    840c:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    8410:			; <UNDEFINED> instruction: 0x47704478
    8414:	andeq	r5, r2, r2, asr #22
    8418:			; <UNDEFINED> instruction: 0x0000bab0
    841c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    8420:	ldrdlt	r6, [r0, -r8]
    8424:	stmdami	r2, {r4, r5, r6, r8, r9, sl, lr}
    8428:			; <UNDEFINED> instruction: 0x47704478
    842c:	andeq	r5, r2, sl, lsr #22
    8430:	muleq	r0, ip, sl
    8434:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    8438:			; <UNDEFINED> instruction: 0x4604447b
    843c:	tstlt	r8, r8, asr r8
    8440:	stmib	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8444:			; <UNDEFINED> instruction: 0xf0094620
    8448:	blmi	10662c <_ZdlPv@@Base+0xf5c28>
    844c:	subsvs	r4, r8, fp, ror r4
    8450:	svclt	0x0000bd10
    8454:	andeq	r5, r2, r0, lsl fp
    8458:	strdeq	r5, [r2], -ip
    845c:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    8460:			; <UNDEFINED> instruction: 0x4604447b
    8464:			; <UNDEFINED> instruction: 0xb1086898
    8468:	ldmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    846c:			; <UNDEFINED> instruction: 0xf0094620
    8470:	blmi	106604 <_ZdlPv@@Base+0xf5c00>
    8474:	addsvs	r4, r8, fp, ror r4
    8478:	svclt	0x0000bd10
    847c:	andeq	r5, r2, r8, ror #21
    8480:	ldrdeq	r5, [r2], -r4
    8484:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    8488:			; <UNDEFINED> instruction: 0x4604447b
    848c:	ldrdlt	r6, [r8, -r8]
    8490:	stmib	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8494:			; <UNDEFINED> instruction: 0xf0094620
    8498:	blmi	1065dc <_ZdlPv@@Base+0xf5bd8>
    849c:	sbcsvs	r4, r8, fp, ror r4
    84a0:	svclt	0x0000bd10
    84a4:	andeq	r5, r2, r0, asr #21
    84a8:	andeq	r5, r2, ip, lsr #21
    84ac:	blmi	2b58d4 <_ZdlPv@@Base+0x2a4ed0>
    84b0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    84b4:	ldmdavs	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    84b8:	stfltd	f3, [r8, #-12]
    84bc:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    84c0:	ldmdb	ip, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84c4:	ldrbtmi	r4, [r8], #-2055	; 0xfffff7f9
    84c8:	ldmdb	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84cc:	pop	{r1, r2, fp, lr}
    84d0:	ldrbtmi	r4, [r8], #-8
    84d4:	ldmdblt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84d8:	andeq	r2, r2, lr, asr r9
    84dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    84e0:	andeq	fp, r0, sl, lsl #20
    84e4:	andeq	fp, r0, r2, lsl sl
    84e8:	andeq	fp, r0, lr, lsl #20
    84ec:	bmi	31b120 <_ZdlPv@@Base+0x30a71c>
    84f0:	ldmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    84f4:	cmnlt	sl, r2, lsl r8
    84f8:	andle	r2, r0, r1, lsl #20
    84fc:	bmi	25a2c4 <_ZdlPv@@Base+0x2498c0>
    8500:	ldmdavs	r2, {r1, r3, r4, r7, fp, ip, lr}
    8504:	mvnsle	r2, r0, lsl #20
    8508:	andcs	r4, sl, r7, lsl #20
    850c:	ldmdavs	r9, {r0, r1, r3, r4, r7, fp, ip, lr}
    8510:	ldmdblt	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8514:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
    8518:	stmialt	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    851c:	andeq	r2, r2, r0, lsr #18
    8520:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8524:	andeq	r0, r0, r0, asr r1
    8528:			; <UNDEFINED> instruction: 0x000001b0
    852c:	ldrdeq	fp, [r0], -r2
    8530:	bmi	19b14c <_ZdlPv@@Base+0x18a748>
    8534:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    8538:	tstlt	r3, fp, lsl r8
    853c:	stmdami	r4, {r4, r5, r6, r8, r9, sl, lr}
    8540:			; <UNDEFINED> instruction: 0xf7fc4478
    8544:	svclt	0x0000b8d9
    8548:	ldrdeq	r2, [r2], -ip
    854c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8550:			; <UNDEFINED> instruction: 0x0000b9b0
    8554:			; <UNDEFINED> instruction: 0x4605b538
    8558:	blmi	59b5b4 <_ZdlPv@@Base+0x58abb0>
    855c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    8560:	tstlt	r3, fp, lsl r8
    8564:	andsle	r2, r0, r1, lsl #22
    8568:	ldmdami	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    856c:			; <UNDEFINED> instruction: 0xf7fc4478
    8570:	ldmdbmi	r2, {r1, r2, r6, r7, fp, sp, lr, pc}
    8574:	andcs	r4, r1, sl, lsr #12
    8578:			; <UNDEFINED> instruction: 0xf7fc4479
    857c:	ldmdami	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    8580:	ldrhtmi	lr, [r8], -sp
    8584:			; <UNDEFINED> instruction: 0xf7fc4478
    8588:	blmi	3b686c <_ZdlPv@@Base+0x3a5e68>
    858c:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    8590:	stmib	sl, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8594:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
    8598:	blcs	2260c <_ZdlPv@@Base+0x11c08>
    859c:	stmdavc	fp!, {r2, r5, r6, r7, ip, lr, pc}
    85a0:	rscle	r2, r1, r0, lsl #22
    85a4:	ldrhtmi	lr, [r8], -sp
    85a8:			; <UNDEFINED> instruction: 0xf7fc200a
    85ac:	svclt	0x0000b8ad
    85b0:			; <UNDEFINED> instruction: 0x000228b4
    85b4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    85b8:	muleq	r0, r0, r9
    85bc:	andeq	fp, r0, r8, lsl #19
    85c0:	andeq	fp, r0, r8, lsl #19
    85c4:			; <UNDEFINED> instruction: 0x000001b0
    85c8:	andeq	r0, r0, r0, asr r1
    85cc:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    85d0:			; <UNDEFINED> instruction: 0x47706158
    85d4:	andeq	r2, r2, r6, lsr sl
    85d8:	ldrbtmi	r4, [sl], #-2571	; 0xfffff5f5
    85dc:	blcs	22b30 <_ZdlPv@@Base+0x1212c>
    85e0:	movwcs	fp, #4028	; 0xfbc
    85e4:	bmi	260b38 <_ZdlPv@@Base+0x250134>
    85e8:	ldmdbvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    85ec:	blle	112df4 <_ZdlPv@@Base+0x1023f0>
    85f0:	andcs	r4, r1, r7, lsl #18
    85f4:			; <UNDEFINED> instruction: 0xf7fc4479
    85f8:	stmdbmi	r6, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
    85fc:	andcs	r4, r1, sl, lsl r6
    8600:			; <UNDEFINED> instruction: 0xf7fc4479
    8604:	svclt	0x0000b975
    8608:	andeq	r2, r2, sl, lsr #20
    860c:	andeq	r2, r2, ip, lsl sl
    8610:	andeq	fp, r0, ip, lsl r9
    8614:	andeq	fp, r0, r4, lsr #18
    8618:	strcs	fp, [r0, #-1072]	; 0xfffffbd0
    861c:	bmi	1db63c <_ZdlPv@@Base+0x1cac38>
    8620:	subvs	r4, r5, ip, ror r4
    8624:	stmdbvs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    8628:	andvs	r3, r2, r8, lsl #4
    862c:			; <UNDEFINED> instruction: 0x61221c4a
    8630:	ldclt	0, cr6, [r0], #-516	; 0xfffffdfc
    8634:	svclt	0x00004770
    8638:	andeq	r5, r2, r8, lsr #18
    863c:	muleq	r2, r0, ip
    8640:	svclt	0x00004770
    8644:			; <UNDEFINED> instruction: 0x4604b510
    8648:			; <UNDEFINED> instruction: 0xf9dcf008
    864c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8650:			; <UNDEFINED> instruction: 0x4604b530
    8654:	addlt	r4, r3, fp, lsl sp
    8658:	ldrbtmi	r4, [sp], #-2075	; 0xfffff7e5
    865c:			; <UNDEFINED> instruction: 0xf7fc4478
    8660:	stmiavs	sl!, {r1, r2, r3, r6, fp, sp, lr, pc}^
    8664:	blle	552e6c <_ZdlPv@@Base+0x542468>
    8668:	ldmdbmi	r8, {r2, ip, lr, pc}
    866c:	ldrbtmi	r2, [r9], #-1
    8670:	stmdb	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8674:	bcs	22924 <_ZdlPv@@Base+0x11f20>
    8678:	ldmdbmi	r5, {r2, r8, sl, fp, ip, lr, pc}
    867c:	ldrbtmi	r2, [r9], #-1
    8680:	ldmdb	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8684:			; <UNDEFINED> instruction: 0xf04f4b13
    8688:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
    868c:	andcs	lr, r2, #3194880	; 0x30c000
    8690:	ldclt	0, cr11, [r0, #-12]!
    8694:	bcs	22944 <_ZdlPv@@Base+0x11f40>
    8698:	stmiavs	r2!, {r0, r2, r3, r5, r6, r7, r9, fp, ip, lr, pc}
    869c:	stmibvs	fp!, {r0, sp}
    86a0:	stmib	sp, {r0, r2, r3, r8, fp, lr}^
    86a4:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    86a8:	stmdb	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    86ac:	stmibvs	fp!, {r1, r5, r7, fp, sp, lr}^
    86b0:	stmdbmi	sl, {r0, sp}
    86b4:	movwcs	lr, #2509	; 0x9cd
    86b8:			; <UNDEFINED> instruction: 0xf7fc4479
    86bc:	andlt	lr, r3, ip, lsl r9
    86c0:	svclt	0x0000bd30
    86c4:	andeq	r2, r2, sl, lsr #19
    86c8:	andeq	fp, r0, r8, ror #17
    86cc:	andeq	fp, r0, sl, ror #17
    86d0:	strdeq	fp, [r0], -sl
    86d4:	andeq	r2, r2, sl, ror r9
    86d8:	strdeq	fp, [r0], -r2
    86dc:	andeq	fp, r0, ip, lsl r9
    86e0:	blmi	fe21b104 <_ZdlPv@@Base+0xfe20a700>
    86e4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    86e8:	ldmpl	r3, {r3, r7, ip, sp, pc}^
    86ec:	stcmi	6, cr4, [r6, #16]
    86f0:	movwls	r6, #30747	; 0x781b
    86f4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    86f8:	ldrbtmi	r4, [sp], #-2948	; 0xfffff47c
    86fc:	ldmdavs	r8, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    8700:	stmdacs	r1, {r3, r6, r8, r9, ip, sp, pc}
    8704:	stmdavs	r3!, {r1, r4, ip, lr, pc}
    8708:	ldmvs	fp, {r5, r9, sl, lr}
    870c:	blmi	fe01a574 <_ZdlPv@@Base+0xfe009b70>
    8710:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    8714:	bmi	1fe0b84 <_ZdlPv@@Base+0x1fd0180>
    8718:	ldrbtmi	r4, [sl], #-2938	; 0xfffff486
    871c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8720:	subsmi	r9, sl, r7, lsl #22
    8724:	rschi	pc, r5, r0, asr #32
    8728:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    872c:	stmiapl	fp!, {r1, r3, r4, r5, r6, r8, r9, fp, lr}^
    8730:	blcs	227a4 <_ZdlPv@@Base+0x11da0>
    8734:	adchi	pc, lr, r0, asr #32
    8738:	andcs	r4, r1, r8, ror r9
    873c:			; <UNDEFINED> instruction: 0xf7fc4479
    8740:	stmdavs	r3!, {r1, r3, r4, r6, r7, fp, sp, lr, pc}
    8744:	ldmibvs	fp, {r5, r9, sl, lr}
    8748:	ldmdbmi	r5!, {r3, r4, r7, r8, r9, sl, lr}^
    874c:	ldrbtmi	r2, [r9], #-1
    8750:	ldm	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8754:	ldmdami	r3!, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    8758:			; <UNDEFINED> instruction: 0xf7fb4478
    875c:	ldmdami	r2!, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    8760:			; <UNDEFINED> instruction: 0xf7fb4478
    8764:	ldmdami	r1!, {r2, r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    8768:			; <UNDEFINED> instruction: 0xf7fb4478
    876c:	blmi	1c44694 <_ZdlPv@@Base+0x1c33c90>
    8770:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8774:			; <UNDEFINED> instruction: 0xf0002a00
    8778:	stmdbmi	lr!, {r2, r3, r4, r7, pc}^
    877c:	ldrbtmi	r2, [r9], #-1
    8780:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8784:	ldrbtmi	r4, [r8], #-2156	; 0xfffff794
    8788:	svc	0x00b8f7fb
    878c:	ldrbtmi	r4, [fp], #-2923	; 0xfffff495
    8790:	blcs	22804 <_ZdlPv@@Base+0x11e00>
    8794:	blmi	1abf93c <_ZdlPv@@Base+0x1aaef38>
    8798:	ldmvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    879c:			; <UNDEFINED> instruction: 0xf0002a00
    87a0:	blmi	1a289bc <_ZdlPv@@Base+0x1a17fb8>
    87a4:	stmdavs	r6!, {r8, sp}
    87a8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    87ac:	blvs	fece0d1c <_ZdlPv@@Base+0xfecd0318>
    87b0:	stmdavs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    87b4:	strtmi	r2, [r0], -r3, lsl #2
    87b8:			; <UNDEFINED> instruction: 0x479868db
    87bc:	stmdami	r2!, {r1, r2, r9, sl, lr}^
    87c0:			; <UNDEFINED> instruction: 0xf7fb4478
    87c4:	stmdami	r1!, {r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    87c8:			; <UNDEFINED> instruction: 0xf7fb4478
    87cc:	stmdbmi	r0!, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    87d0:	andcs	r4, r1, r2, lsr r6
    87d4:			; <UNDEFINED> instruction: 0xf7fc4479
    87d8:	cdpcs	8, 0, cr14, cr1, cr14, {4}
    87dc:	mcrcs	0, 0, sp, cr2, cr2, {3}
    87e0:	addhi	pc, r2, r0
    87e4:	cmple	sl, r0, lsl #28
    87e8:	ldrbtmi	r4, [r8], #-2138	; 0xfffff7a6
    87ec:	svc	0x0086f7fb
    87f0:	andcs	r4, r1, r9, asr r9
    87f4:			; <UNDEFINED> instruction: 0xf7fc4479
    87f8:	blmi	16429f8 <_ZdlPv@@Base+0x1631ff4>
    87fc:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    8800:	subsle	r2, ip, r0, lsl #20
    8804:	andcs	r4, r1, r6, asr r9
    8808:			; <UNDEFINED> instruction: 0xf7fc4479
    880c:	ldmdbmi	r5, {r2, r4, r5, r6, fp, sp, lr, pc}^
    8810:	ldrbtmi	r2, [r9], #-1
    8814:	stmda	lr!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8818:	ldrbtmi	r4, [fp], #-2899	; 0xfffff4ad
    881c:	bcs	22a8c <_ZdlPv@@Base+0x12088>
    8820:	blmi	14bc950 <_ZdlPv@@Base+0x14abf4c>
    8824:	stmdavs	r1!, {r5, r9, sl, lr}
    8828:	cmpvs	sl, fp, ror r4
    882c:	ldrmi	r6, [r8, fp, lsl #19]
    8830:	ldrbtmi	r4, [r8], #-2127	; 0xfffff7b1
    8834:	svc	0x0062f7fb
    8838:	suble	r2, lr, r2, lsl #28
    883c:			; <UNDEFINED> instruction: 0xf7ff4620
    8840:	blmi	1348464 <_ZdlPv@@Base+0x1337a60>
    8844:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    8848:			; <UNDEFINED> instruction: 0xf47f2b00
    884c:	stclmi	15, cr10, [sl, #-368]	; 0xfffffe90
    8850:	stmiavs	r2!, {r0, sp}
    8854:	stmdbmi	r9, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8858:	strcc	lr, [r6, #-2517]	; 0xfffff62b
    885c:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    8860:			; <UNDEFINED> instruction: 0xf7fc2500
    8864:	strb	lr, [lr, -r8, asr #16]
    8868:	movwls	sl, #3588	; 0xe04
    886c:	andcs	r4, fp, #68, 22	; 0x11000
    8870:	ldrtmi	r2, [r0], -r1, lsl #2
    8874:			; <UNDEFINED> instruction: 0xf7fc447b
    8878:			; <UNDEFINED> instruction: 0x4630e810
    887c:	cdp2	0, 5, cr15, cr12, cr8, {0}
    8880:	andscs	r9, r4, r3
    8884:			; <UNDEFINED> instruction: 0xf89af008
    8888:	stmdbls	r3, {r1, r5, r9, sl, lr}
    888c:			; <UNDEFINED> instruction: 0xf0044604
    8890:	str	pc, [r0, r3, ror #22]
    8894:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
    8898:	stmda	ip!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    889c:	ldmdbmi	sl!, {r2, r3, r6, r8, r9, sl, sp, lr, pc}
    88a0:	addsvc	pc, pc, pc, asr #8
    88a4:			; <UNDEFINED> instruction: 0xf0064479
    88a8:	ldr	pc, [sp, r5, lsl #29]
    88ac:	ldrbtmi	r4, [sl], #-2615	; 0xfffff5c9
    88b0:	bmi	e02694 <_ZdlPv@@Base+0xdf1c90>
    88b4:			; <UNDEFINED> instruction: 0xe760447a
    88b8:	ldrbtmi	r4, [sl], #-2614	; 0xfffff5ca
    88bc:	bmi	dc2788 <_ZdlPv@@Base+0xdb1d84>
    88c0:			; <UNDEFINED> instruction: 0xe79f447a
    88c4:	ldrbtmi	r4, [r8], #-2101	; 0xfffff7cb
    88c8:	svc	0x0018f7fb
    88cc:	stmiavs	r2!, {r2, r4, r5, r8, fp, lr}
    88d0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    88d4:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    88d8:	ldmdbmi	r2!, {r1, r2, r7, r8, r9, sl, sp, lr, pc}
    88dc:	stmiavs	r2!, {r0, sp}
    88e0:			; <UNDEFINED> instruction: 0xf7fc4479
    88e4:	str	lr, [r9, r8, lsl #16]!
    88e8:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
    88ec:	svc	0x0006f7fb
    88f0:			; <UNDEFINED> instruction: 0xf7fbe77a
    88f4:	qasxmi	lr, r0, r8
    88f8:			; <UNDEFINED> instruction: 0xf884f008
    88fc:	svc	0x0038f7fb
    8900:	andeq	r2, r2, ip, lsr #14
    8904:	andeq	r0, r0, r0, ror #1
    8908:	andeq	r2, r2, r6, lsl r7
    890c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8910:	andeq	r5, r2, r6, lsr r8
    8914:	strdeq	r2, [r2], -r6
    8918:	andeq	r0, r0, r0, asr r1
    891c:	andeq	fp, r0, ip, lsr fp
    8920:	andeq	fp, r0, r2, lsr fp
    8924:			; <UNDEFINED> instruction: 0x0000b8b4
    8928:	andeq	fp, r0, r0, asr #17
    892c:			; <UNDEFINED> instruction: 0x0000b8bc
    8930:	ldrdeq	r5, [r2], -r8
    8934:			; <UNDEFINED> instruction: 0x0000b8ba
    8938:			; <UNDEFINED> instruction: 0x0000b8ba
    893c:			; <UNDEFINED> instruction: 0x000257ba
    8940:			; <UNDEFINED> instruction: 0x000257b0
    8944:	muleq	r2, lr, r7
    8948:	muleq	r0, r4, r8
    894c:	muleq	r0, ip, r8
    8950:	andeq	fp, r0, r0, lsr #17
    8954:	andeq	fp, r0, r6, lsl r9
    8958:	andeq	fp, r0, r0, asr #19
    895c:	andeq	r5, r2, ip, asr #14
    8960:	andeq	fp, r0, r4, asr #19
    8964:	andeq	fp, r0, r2, asr #19
    8968:	andeq	r5, r2, lr, lsr #14
    896c:	andeq	r5, r2, r0, lsr #14
    8970:			; <UNDEFINED> instruction: 0x0000b9b6
    8974:	andeq	r0, r0, r8, lsl #3
    8978:			; <UNDEFINED> instruction: 0x000227b0
    897c:	andeq	fp, r0, r4, ror #19
    8980:	andeq	sl, r0, r8, ror #5
    8984:	ldrdeq	fp, [r0], -r6
    8988:	andeq	fp, r0, ip, lsr r8
    898c:	andeq	fp, r0, r2, lsl r6
    8990:	andeq	fp, r0, r8, lsl #12
    8994:	andeq	fp, r0, r6, lsl #12
    8998:	strdeq	fp, [r0], -ip
    899c:			; <UNDEFINED> instruction: 0x0000b7ba
    89a0:	andeq	fp, r0, r6, asr #15
    89a4:	andeq	fp, r0, r4, lsl r9
    89a8:	andeq	fp, r0, r6, asr #15
    89ac:			; <UNDEFINED> instruction: 0x4605b570
    89b0:	strmi	r2, [lr], -r8, lsr #32
    89b4:	mrc	7, 5, APSR_nzcv, cr2, cr11, {7}
    89b8:	svcne	0x00032400
    89bc:	eoreq	pc, r4, #0, 2
    89c0:			; <UNDEFINED> instruction: 0xf8436068
    89c4:	addsmi	r4, r3, #4, 30
    89c8:	andcs	sp, sl, #-1073741762	; 0xc000003e
    89cc:	andvs	r2, r6, r1, lsl #6
    89d0:	eorvs	r4, sl, r8, lsr #12
    89d4:	ldcllt	0, cr6, [r0, #-684]!	; 0xfffffd54
    89d8:			; <UNDEFINED> instruction: 0x4604b570
    89dc:	strmi	r6, [sp], -r3, lsl #17
    89e0:	stmdavs	r6!, {fp, sp, lr}^
    89e4:	blle	5593f8 <_ZdlPv@@Base+0x5489f4>
    89e8:			; <UNDEFINED> instruction: 0xf06f0043
    89ec:	addsmi	r4, r3, #96, 4
    89f0:	svclt	0x00346023
    89f4:			; <UNDEFINED> instruction: 0xf04f00c0
    89f8:			; <UNDEFINED> instruction: 0xf7fb30ff
    89fc:	stmiavs	r2!, {r4, r7, r9, sl, fp, sp, lr, pc}
    8a00:	addseq	r4, r2, r1, lsr r6
    8a04:			; <UNDEFINED> instruction: 0xf7fb6060
    8a08:	ldrtmi	lr, [r0], -sl, ror #29
    8a0c:	mcr	7, 6, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    8a10:	movwvs	lr, #6612	; 0x19d4
    8a14:	adcvs	r1, r2, sl, asr ip
    8a18:	eorpl	pc, r3, r6, asr #16
    8a1c:	svclt	0x0000bd70
    8a20:	ldrdcs	lr, [r1, -r0]
    8a24:	stmdbcs	r0, {r3, r4, r5, r8, sl, ip, sp, pc}
    8a28:	stcle	6, cr4, [ip, #-20]	; 0xffffffec
    8a2c:			; <UNDEFINED> instruction: 0xf8522400
    8a30:	strcc	r3, [r1], #-36	; 0xffffffdc
    8a34:			; <UNDEFINED> instruction: 0xb1234618
    8a38:	ldmvs	fp, {r0, r1, r3, r4, fp, sp, lr}
    8a3c:	ldmib	r5, {r3, r4, r7, r8, r9, sl, lr}^
    8a40:	adcmi	r2, r1, #1073741824	; 0x40000000
    8a44:			; <UNDEFINED> instruction: 0xb112dcf3
    8a48:			; <UNDEFINED> instruction: 0xf7fb4610
    8a4c:	strtmi	lr, [r8], -r8, lsr #29
    8a50:	svclt	0x0000bd38
    8a54:	blcs	22c68 <_ZdlPv@@Base+0x12264>
    8a58:	ldrblt	sp, [r0, #-3343]!	; 0xfffff2f1
    8a5c:	strmi	r4, [lr], -r5, lsl #12
    8a60:	stmdavs	fp!, {sl, sp}^
    8a64:			; <UNDEFINED> instruction: 0xf8534631
    8a68:	strcc	r0, [r1], #-36	; 0xffffffdc
    8a6c:	blvs	fe6e2a80 <_ZdlPv@@Base+0xfe6d207c>
    8a70:	stmiavs	fp!, {r3, r4, r7, r8, r9, sl, lr}
    8a74:	lfmle	f4, 2, [r4], #652	; 0x28c
    8a78:			; <UNDEFINED> instruction: 0x4770bd70
    8a7c:	andcs	fp, r0, #48, 8	; 0x30000000
    8a80:	subvs	r4, r2, r7, lsl #24
    8a84:	stmdavs	sp, {r2, r3, r4, r5, r6, sl, lr}^
    8a88:	stmdbvs	r2!, {r0, r6, r7, sp, lr}
    8a8c:	mrrcne	0, 4, r6, r1, cr5
    8a90:	addvs	r6, r2, r1, lsr #2
    8a94:			; <UNDEFINED> instruction: 0xbc304a03
    8a98:	subcc	r4, ip, #2046820352	; 0x7a000000
    8a9c:	ldrbmi	r6, [r0, -r2]!
    8aa0:	andeq	r5, r2, r4, asr #9
    8aa4:	andeq	r1, r2, ip, lsl r8
    8aa8:			; <UNDEFINED> instruction: 0x4604b510
    8aac:	stmiavs	r0, {r0, r2, r8, r9, fp, lr}^
    8ab0:	movtcc	r4, #50299	; 0xc47b
    8ab4:	tstlt	r0, r3, lsr #32
    8ab8:	ldmvs	fp, {r0, r1, fp, sp, lr}
    8abc:			; <UNDEFINED> instruction: 0x46204798
    8ac0:	svclt	0x0000bd10
    8ac4:	andeq	r1, r2, r4, lsl #16
    8ac8:			; <UNDEFINED> instruction: 0x4604b510
    8acc:	stmiavs	r0, {r0, r3, r8, r9, fp, lr}^
    8ad0:	movtcc	r4, #50299	; 0xc47b
    8ad4:	tstlt	r0, r3, lsr #32
    8ad8:	ldmvs	fp, {r0, r1, fp, sp, lr}
    8adc:			; <UNDEFINED> instruction: 0x46204798
    8ae0:			; <UNDEFINED> instruction: 0xff90f007
    8ae4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8ae8:			; <UNDEFINED> instruction: 0xf0074620
    8aec:			; <UNDEFINED> instruction: 0xf7fbff8b
    8af0:	svclt	0x0000ee40
    8af4:	andeq	r1, r2, r4, ror #15
    8af8:	strcs	fp, [r0, #-1072]	; 0xfffffbd0
    8afc:	bmi	1dbb1c <_ZdlPv@@Base+0x1cb118>
    8b00:	sbcvs	r4, r1, ip, ror r4
    8b04:	stmdbvs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    8b08:	stmib	r0, {r4, r7, r9, ip, sp}^
    8b0c:	cfstr64ne	mvdx2, [sl], {-0}
    8b10:	addvs	r6, r1, r2, lsr #2
    8b14:			; <UNDEFINED> instruction: 0x4770bc30
    8b18:	andeq	r5, r2, r8, asr #8
    8b1c:			; <UNDEFINED> instruction: 0x000217b0
    8b20:	cfstrsmi	mvf11, [r7], {48}	; 0x30
    8b24:	ldrbtmi	r4, [ip], #-2567	; 0xfffff5f9
    8b28:	stmdbvs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    8b2c:	ldrdvs	r3, [r2], -r4
    8b30:	sfmne	f2, 2, [sp], {-0}
    8b34:			; <UNDEFINED> instruction: 0x61256042
    8b38:	andne	lr, r2, #192, 18	; 0x300000
    8b3c:			; <UNDEFINED> instruction: 0x4770bc30
    8b40:	andeq	r5, r2, r2, lsr #8
    8b44:	andeq	r1, r2, ip, lsl #15
    8b48:	strcs	fp, [r8, #-1072]	; 0xfffffbd0
    8b4c:	bmi	1dbb6c <_ZdlPv@@Base+0x1cb168>
    8b50:	subvs	r4, r5, ip, ror r4
    8b54:	stmdbvs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    8b58:	addvc	pc, ip, #8388608	; 0x800000
    8b5c:	mcrrne	0, 0, r6, sl, cr2
    8b60:	addvs	r6, r1, r2, lsr #2
    8b64:			; <UNDEFINED> instruction: 0x4770bc30
    8b68:	strdeq	r5, [r2], -r8
    8b6c:	andeq	r1, r2, r0, ror #14
    8b70:	strcs	fp, [r8, #-1072]	; 0xfffffbd0
    8b74:	bmi	1dbb94 <_ZdlPv@@Base+0x1cb190>
    8b78:	subvs	r4, r5, ip, ror r4
    8b7c:	stmdbvs	r1!, {r1, r3, r4, r5, r6, sl, lr}
    8b80:	adcvc	pc, lr, #8388608	; 0x800000
    8b84:	mcrrne	0, 0, r6, sl, cr2
    8b88:	addvs	r6, r1, r2, lsr #2
    8b8c:			; <UNDEFINED> instruction: 0x4770bc30
    8b90:	ldrdeq	r5, [r2], -r0
    8b94:	andeq	r1, r2, r8, lsr r7
    8b98:	push	{r0, r1, r6, fp, sp, lr}
    8b9c:			; <UNDEFINED> instruction: 0x460541f0
    8ba0:			; <UNDEFINED> instruction: 0x460e6818
    8ba4:	stmdavs	r3, {r0, r1, r2, r3, r8, r9, sl, fp, lr}
    8ba8:	ldmdavs	fp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    8bac:	stmiavs	fp!, {r3, r4, r7, r8, r9, sl, lr}
    8bb0:	vldrle	d2, [r4, #-4]
    8bb4:	strcs	r4, [r1], #-2828	; 0xfffff4f4
    8bb8:	ldrsbthi	pc, [r0], -pc	; <UNPREDICTABLE>
    8bbc:	ldrbtmi	r5, [r8], #2303	; 0x8ff
    8bc0:			; <UNDEFINED> instruction: 0x46414632
    8bc4:			; <UNDEFINED> instruction: 0xf0086838
    8bc8:	stmdavs	fp!, {r0, r1, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    8bcc:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    8bd0:	stmdavs	r3, {r0, sl, ip, sp}
    8bd4:			; <UNDEFINED> instruction: 0x4798681b
    8bd8:	adcmi	r6, r3, #11206656	; 0xab0000
    8bdc:	pop	{r4, r5, r6, r7, sl, fp, ip, lr, pc}
    8be0:	svclt	0x000081f0
    8be4:	andeq	r2, r2, r8, ror #4
    8be8:	andeq	r0, r0, ip, asr r1
    8bec:	andeq	fp, r0, sl, asr #13
    8bf0:	svclt	0x00004770
    8bf4:	svclt	0x00004770
    8bf8:	svclt	0x00004770
    8bfc:			; <UNDEFINED> instruction: 0x4604b510
    8c00:			; <UNDEFINED> instruction: 0xff00f007
    8c04:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8c08:			; <UNDEFINED> instruction: 0x4604b510
    8c0c:	cdp2	0, 15, cr15, cr10, cr7, {0}
    8c10:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8c14:			; <UNDEFINED> instruction: 0x4604b510
    8c18:	cdp2	0, 15, cr15, cr4, cr7, {0}
    8c1c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8c20:			; <UNDEFINED> instruction: 0x4604b510
    8c24:	addlt	r6, r2, r0, asr #18
    8c28:			; <UNDEFINED> instruction: 0xb1203101
    8c2c:	tstls	r1, r3, lsl #16
    8c30:			; <UNDEFINED> instruction: 0x47986b9b
    8c34:	stmdbvs	r0!, {r0, r8, fp, ip, pc}
    8c38:	stmdavs	r3, {r5, r8, ip, sp, pc}
    8c3c:	blvs	fe6ed048 <_ZdlPv@@Base+0xfe6dc644>
    8c40:	stmdbls	r1, {r3, r4, r7, r8, r9, sl, lr}
    8c44:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    8c48:	mullt	r2, fp, fp
    8c4c:			; <UNDEFINED> instruction: 0x4010e8bd
    8c50:	svclt	0x00004718
    8c54:			; <UNDEFINED> instruction: 0x4604b510
    8c58:	stmiavs	r0, {r1, r2, r3, r8, r9, fp, lr}^
    8c5c:	movwcc	r4, #33915	; 0x847b
    8c60:	tstlt	r0, r3, lsr #32
    8c64:	ldmvs	fp, {r0, r1, fp, sp, lr}
    8c68:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}
    8c6c:	stmdavs	r3, {r4, r8, ip, sp, pc}
    8c70:			; <UNDEFINED> instruction: 0x4798689b
    8c74:	tstlt	r0, r0, ror #18
    8c78:	ldmvs	fp, {r0, r1, fp, sp, lr}
    8c7c:			; <UNDEFINED> instruction: 0x46204798
    8c80:	ldc2l	7, cr15, [lr], {255}	; 0xff
    8c84:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    8c88:			; <UNDEFINED> instruction: 0xf7ff4620
    8c8c:			; <UNDEFINED> instruction: 0xf7fbfcd9
    8c90:	svclt	0x0000ed70
    8c94:	andeq	r1, r2, r4, lsl #17
    8c98:			; <UNDEFINED> instruction: 0x4604b510
    8c9c:			; <UNDEFINED> instruction: 0xffdaf7ff
    8ca0:			; <UNDEFINED> instruction: 0xf0074620
    8ca4:	strtmi	pc, [r0], -pc, lsr #29
    8ca8:			; <UNDEFINED> instruction: 0x4620bd10
    8cac:	cdp2	0, 10, cr15, cr10, cr7, {0}
    8cb0:	ldcl	7, cr15, [lr, #-1004]	; 0xfffffc14
    8cb4:	bmi	181ba38 <_ZdlPv@@Base+0x180b034>
    8cb8:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
    8cbc:	ldmpl	fp, {r2, r9, sl, lr}
    8cc0:	ldmdavs	sp, {r0, r1, r7, ip, sp, pc}
    8cc4:	stccs	3, cr11, [r1, #-148]	; 0xffffff6c
    8cc8:	andlt	sp, r3, r1
    8ccc:	ldmib	r0, {r4, r5, r8, sl, fp, ip, sp, pc}^
    8cd0:	blcs	154e8 <_ZdlPv@@Base+0x4ae4>
    8cd4:	addhi	pc, r9, r0
    8cd8:			; <UNDEFINED> instruction: 0xf0002a00
    8cdc:	ldmdbmi	r7, {r1, r3, r4, r7, pc}^
    8ce0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8ce4:	mcr	7, 0, pc, cr6, cr11, {7}	; <UNPREDICTABLE>
    8ce8:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    8cec:			; <UNDEFINED> instruction: 0x4798699b
    8cf0:	stmdavs	r3, {r5, r8, fp, sp, lr}
    8cf4:			; <UNDEFINED> instruction: 0x4798699b
    8cf8:	stmdavs	r3, {r5, r6, r8, fp, sp, lr}
    8cfc:			; <UNDEFINED> instruction: 0x4798699b
    8d00:	strtmi	r4, [r8], -pc, asr #18
    8d04:	andlt	r4, r3, r9, ror r4
    8d08:	ldrhtmi	lr, [r0], -sp
    8d0c:	ldcllt	7, cr15, [r0, #1004]!	; 0x3ec
    8d10:	stmvs	r2, {r2, r3, r6, r8, fp, lr}
    8d14:	ldrbtmi	r2, [r9], #-1
    8d18:	stcl	7, cr15, [ip, #1004]!	; 0x3ec
    8d1c:	mvnslt	r6, r3, ror #18
    8d20:	andcs	r4, r1, r9, asr #18
    8d24:			; <UNDEFINED> instruction: 0xf7fb4479
    8d28:	stmdbmi	r8, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    8d2c:	andcs	r6, r1, r2, lsr #17
    8d30:			; <UNDEFINED> instruction: 0xf7fb4479
    8d34:	stmiavs	r1!, {r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    8d38:	andcs	r6, r1, r3, ror #18
    8d3c:	stmvs	sp, {r1, r5, r7, fp, sp, lr}
    8d40:	ldmvs	fp, {r0, r1, r6, r8, fp, lr}
    8d44:	strls	r4, [r0, #-1145]	; 0xfffffb87
    8d48:	ldcl	7, cr15, [r4, #1004]	; 0x3ec
    8d4c:	stmdavs	r3, {r5, r6, r8, fp, sp, lr}
    8d50:			; <UNDEFINED> instruction: 0x4798699b
    8d54:	andcs	r4, r1, pc, lsr r9
    8d58:			; <UNDEFINED> instruction: 0xf7fb4479
    8d5c:	stmdbvs	r3!, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    8d60:	ldmdbmi	sp!, {r0, r1, r4, r5, r6, r7, r8, ip, sp, pc}
    8d64:	ldrbtmi	r2, [r9], #-1
    8d68:	stcl	7, cr15, [r4, #1004]	; 0x3ec
    8d6c:	stmiavs	r2!, {r0, r1, r3, r4, r5, r8, fp, lr}
    8d70:	ldrbtmi	r2, [r9], #-1
    8d74:	ldc	7, cr15, [lr, #1004]!	; 0x3ec
    8d78:	ldrdcc	lr, [r3, -r4]
    8d7c:	andcs	r6, r1, r2, lsr #17
    8d80:	ldmdbmi	r7!, {r0, r2, r3, r7, fp, sp, lr}
    8d84:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    8d88:			; <UNDEFINED> instruction: 0xf7fb9500
    8d8c:	stmdbvs	r0!, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    8d90:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    8d94:	ldmdbmi	r3!, {r3, r4, r7, r8, r9, sl, lr}
    8d98:	ldrbtmi	r2, [r9], #-1
    8d9c:	stc	7, cr15, [sl, #1004]!	; 0x3ec
    8da0:	andcs	r4, r1, r1, lsr r9
    8da4:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    8da8:	stc	7, cr15, [r4, #1004]!	; 0x3ec
    8dac:	andcs	r4, r1, pc, lsr #18
    8db0:			; <UNDEFINED> instruction: 0xf7fb4479
    8db4:	ldmib	r4, {r5, r7, r8, sl, fp, sp, lr, pc}^
    8db8:	pushmi	{r1, r8, r9, sp}
    8dbc:	ldrbtmi	r2, [r9], #-1
    8dc0:			; <UNDEFINED> instruction: 0xf7fb689b
    8dc4:	stmiavs	r0!, {r3, r4, r7, r8, sl, fp, sp, lr, pc}^
    8dc8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    8dcc:	stmdbmi	r9!, {r3, r4, r7, r8, r9, sl, lr}
    8dd0:	ldrbtmi	r2, [r9], #-1
    8dd4:	stc	7, cr15, [lr, #1004]	; 0x3ec
    8dd8:	stmiavs	r2!, {r0, r1, r2, r5, r8, fp, lr}
    8ddc:	ldrbtmi	r2, [r9], #-1
    8de0:	pop	{r0, r1, ip, sp, pc}
    8de4:			; <UNDEFINED> instruction: 0xf7fb4030
    8de8:	bcs	383fc <_ZdlPv@@Base+0x279f8>
    8dec:	svcge	0x006df43f
    8df0:	strtmi	r4, [r8], -r2, lsr #18
    8df4:			; <UNDEFINED> instruction: 0xf7fb4479
    8df8:	stmiavs	r0!, {r1, r2, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}^
    8dfc:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    8e00:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    8e04:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    8e08:	ldmdbmi	sp, {r3, r4, r7, r8, r9, sl, lr}
    8e0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8e10:	ldmdbmi	ip, {r0, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    8e14:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8e18:	stcl	7, cr15, [ip, #-1004]!	; 0xfffffc14
    8e1c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    8e20:			; <UNDEFINED> instruction: 0x4798699b
    8e24:	stmdavs	r3, {r5, r8, fp, sp, lr}
    8e28:			; <UNDEFINED> instruction: 0x4798699b
    8e2c:			; <UNDEFINED> instruction: 0x46284916
    8e30:			; <UNDEFINED> instruction: 0xe7684479
    8e34:	andeq	r2, r2, r8, asr r1
    8e38:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    8e3c:	ldrdeq	fp, [r0], -r6
    8e40:	andeq	fp, r0, r4, asr #17
    8e44:	ldrdeq	fp, [r0], -r2
    8e48:	ldrdeq	fp, [r0], -r4
    8e4c:	ldrdeq	fp, [r0], -r0
    8e50:	andeq	fp, r0, ip, asr #15
    8e54:	andeq	fp, r0, r4, ror #22
    8e58:	muleq	r0, r2, r7
    8e5c:	andeq	fp, r0, sl, asr #15
    8e60:	andeq	fp, r0, r6, asr #15
    8e64:	andeq	fp, r0, r2, lsr #22
    8e68:	ldrdeq	fp, [r0], -r2
    8e6c:	andeq	fp, r0, r8, asr #14
    8e70:	andeq	fp, r0, sl, asr #15
    8e74:	andeq	fp, r0, sl, ror #21
    8e78:	andeq	fp, r0, sl, asr #15
    8e7c:	strdeq	fp, [r0], -ip
    8e80:	andeq	fp, r0, sl, ror #15
    8e84:	andeq	fp, r0, r2, asr #15
    8e88:			; <UNDEFINED> instruction: 0x0000b7b4
    8e8c:	ldrbmi	lr, [r0, sp, lsr #18]!
    8e90:	stmibmi	sl!, {r1, r2, r3, r9, sl, lr}
    8e94:	stmvs	r2, {r2, r7, ip, sp, pc}
    8e98:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    8e9c:			; <UNDEFINED> instruction: 0xf7fb2001
    8ea0:	stcmi	13, cr14, [r7, #168]!	; 0xa8
    8ea4:	ldrbtmi	r2, [sp], #-3585	; 0xfffff1ff
    8ea8:	blmi	fe9bff84 <_ZdlPv@@Base+0xfe9af580>
    8eac:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    8eb0:	stmibmi	r5!, {r0, r1, r3, r7, r8, r9, ip, sp, pc}
    8eb4:	stmiavs	r2!, {r0, sp}
    8eb8:			; <UNDEFINED> instruction: 0xf7fb4479
    8ebc:	stmdbvs	r7!, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    8ec0:	ldmdavs	fp!, {r0, r1, r2, r5, r6, r8, r9, ip, sp, pc}
    8ec4:			; <UNDEFINED> instruction: 0xf8d34630
    8ec8:			; <UNDEFINED> instruction: 0xf7ff800c
    8ecc:			; <UNDEFINED> instruction: 0xf7fffa13
    8ed0:			; <UNDEFINED> instruction: 0x4601fa15
    8ed4:			; <UNDEFINED> instruction: 0x47c04638
    8ed8:	mvnslt	r4, r0, lsl #13
    8edc:	stmdbcc	r4, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    8ee0:			; <UNDEFINED> instruction: 0xf1b9689f
    8ee4:			; <UNDEFINED> instruction: 0xf0000f00
    8ee8:			; <UNDEFINED> instruction: 0xf8d980ed
    8eec:	ldrtmi	r3, [r0], -r0
    8ef0:	ldrdge	pc, [ip], -r3
    8ef4:			; <UNDEFINED> instruction: 0xf9fef7ff
    8ef8:	strbmi	r4, [r8], -r1, lsl #12
    8efc:	stmdacs	r0, {r4, r6, r7, r8, r9, sl, lr}
    8f00:	tsthi	sl, r0	; <UNPREDICTABLE>
    8f04:	ldmmi	r2, {r0, r4, r7, r8, r9, fp, lr}
    8f08:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    8f0c:			; <UNDEFINED> instruction: 0x4619461a
    8f10:	cdp2	0, 8, cr15, cr4, cr6, {0}
    8f14:			; <UNDEFINED> instruction: 0xf7ffe0d6
    8f18:			; <UNDEFINED> instruction: 0xe7cafb5f
    8f1c:	svccs	0x00006967
    8f20:	sbchi	pc, r4, r0, asr #32
    8f24:	andcs	r4, r1, fp, lsl #19
    8f28:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    8f2c:	stcl	7, cr15, [r2], #1004	; 0x3ec
    8f30:	ldrtmi	r6, [r1], -r0, ror #17
    8f34:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    8f38:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    8f3c:			; <UNDEFINED> instruction: 0x4606681a
    8f40:	ldmdbvs	r3, {r3, r4, r9, sl, lr}
    8f44:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    8f48:			; <UNDEFINED> instruction: 0x463b689f
    8f4c:	andcs	r4, r1, r2, lsl #19
    8f50:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    8f54:	stcl	7, cr15, [lr], {251}	; 0xfb
    8f58:	teqlt	fp, r3, lsr #18
    8f5c:	andcs	r6, r1, r2, ror #17
    8f60:	ldmvs	fp, {r1, r2, r3, r4, r5, r6, r8, fp, lr}
    8f64:	ldrbtmi	r6, [r9], #-2194	; 0xfffff76e
    8f68:	stcl	7, cr15, [r4], {251}	; 0xfb
    8f6c:	teqlt	fp, r3, ror #18
    8f70:	andcs	r6, r1, r2, ror #17
    8f74:	ldmvs	fp, {r1, r3, r4, r5, r6, r8, fp, lr}
    8f78:	ldrbtmi	r6, [r9], #-2194	; 0xfffff76e
    8f7c:	ldc	7, cr15, [sl], #1004	; 0x3ec
    8f80:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    8f84:	bl	feec6f78 <_ZdlPv@@Base+0xfeeb6574>
    8f88:	movwcs	lr, #10708	; 0x29d4
    8f8c:	andcs	r4, r1, r6, ror r9
    8f90:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    8f94:	stc	7, cr15, [lr], #1004	; 0x3ec
    8f98:	teqlt	fp, r3, lsr #18
    8f9c:	andcs	r6, r1, r2, ror #17
    8fa0:	ldmvs	fp, {r1, r4, r5, r6, r8, fp, lr}
    8fa4:	ldrbtmi	r6, [r9], #-2194	; 0xfffff76e
    8fa8:	stc	7, cr15, [r4], #1004	; 0x3ec
    8fac:	teqlt	fp, r3, ror #18
    8fb0:	andcs	r6, r1, r2, ror #17
    8fb4:	ldmvs	fp, {r1, r2, r3, r5, r6, r8, fp, lr}
    8fb8:	ldrbtmi	r6, [r9], #-2194	; 0xfffff76e
    8fbc:	ldc	7, cr15, [sl], {251}	; 0xfb
    8fc0:	andcs	r4, r1, ip, ror #18
    8fc4:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    8fc8:	ldc	7, cr15, [r4], {251}	; 0xfb
    8fcc:	movwcs	lr, #10708	; 0x29d4
    8fd0:	andcs	r4, r1, r9, ror #18
    8fd4:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    8fd8:	stc	7, cr15, [ip], {251}	; 0xfb
    8fdc:			; <UNDEFINED> instruction: 0xb12b6963
    8fe0:	andcs	r4, r1, r6, ror #18
    8fe4:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    8fe8:	stc	7, cr15, [r4], {251}	; 0xfb
    8fec:			; <UNDEFINED> instruction: 0xb12b6923
    8ff0:	andcs	r4, r1, r3, ror #18
    8ff4:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    8ff8:	ldcl	7, cr15, [ip], #-1004	; 0xfffffc14
    8ffc:			; <UNDEFINED> instruction: 0xf7fb200a
    9000:	vmlacs.f64	d14, d16, d6
    9004:	addhi	pc, r1, r0, asr #32
    9008:			; <UNDEFINED> instruction: 0xf8d468e3
    900c:	stmiavs	r2!, {r2, r4, lr, pc}
    9010:			; <UNDEFINED> instruction: 0xf1bc689b
    9014:			; <UNDEFINED> instruction: 0xf0000f00
    9018:	svcmi	0x005a8089
    901c:	ldmdbmi	sl, {r0, sp}^
    9020:	movwls	r5, #10735	; 0x29ef
    9024:	ldmdavs	fp!, {r0, r3, r5, r6, fp, ip, lr}
    9028:	ldmdbmi	r8, {r0, r1, r2, r3, fp, sp, lr}^
    902c:	ldrbtmi	r9, [r9], #-1793	; 0xfffff8ff
    9030:	ldrdvc	pc, [r8], -ip
    9034:			; <UNDEFINED> instruction: 0xf7fb9700
    9038:	bmi	15841b8 <_ZdlPv@@Base+0x15737b4>
    903c:	andcs	r6, r1, r7, ror #18
    9040:	stmiapl	sl!, {r0, r1, r5, r7, fp, sp, lr}
    9044:			; <UNDEFINED> instruction: 0xf8d24953
    9048:	ldrbtmi	ip, [r9], #-0
    904c:			; <UNDEFINED> instruction: 0xf8cd461a
    9050:	ldmvs	pc!, {r2, lr, pc}	; <UNPREDICTABLE>
    9054:			; <UNDEFINED> instruction: 0xf7fb9700
    9058:	ldmib	r4, {r1, r2, r3, r6, sl, fp, sp, lr, pc}^
    905c:	stmiavs	r2!, {r0, r1, sl, fp, ip, sp}
    9060:			; <UNDEFINED> instruction: 0xf1bc689b
    9064:	subsle	r0, r8, r0, lsl #30
    9068:	andcs	r4, r1, fp, asr #30
    906c:	stmibpl	pc!, {r0, r1, r3, r6, r8, fp, lr}^	; <UNPREDICTABLE>
    9070:	stmdapl	r9!, {r1, r8, r9, ip, pc}^
    9074:	stmdavs	pc, {r0, r1, r3, r4, r5, fp, sp, lr}	; <UNPREDICTABLE>
    9078:	strls	r4, [r1, -r9, asr #18]
    907c:			; <UNDEFINED> instruction: 0xf8dc4479
    9080:	strls	r7, [r0, -r8]
    9084:	ldc	7, cr15, [r6], #-1004	; 0xfffffc14
    9088:	stmdbvs	r7!, {r0, r6, r9, fp, lr}
    908c:	stmiavs	r3!, {r0, sp}
    9090:	stmdbmi	r4, {r2, r3, r5, r7, fp, ip, lr}^
    9094:	stmdavs	r4!, {r1, r3, r4, r9, sl, lr}
    9098:	strls	r4, [r1], #-1145	; 0xfffffb87
    909c:	strls	r6, [r0], #-2236	; 0xfffff744
    90a0:	stc	7, cr15, [r8], #-1004	; 0xfffffc14
    90a4:	andlt	r4, r4, r0, lsr r6
    90a8:			; <UNDEFINED> instruction: 0x87f0e8bd
    90ac:			; <UNDEFINED> instruction: 0x4630683b
    90b0:	ldrdhi	pc, [ip], -r3
    90b4:			; <UNDEFINED> instruction: 0xf91ef7ff
    90b8:	ldrtmi	r4, [r8], -r1, lsl #12
    90bc:	strmi	r4, [r0], r0, asr #15
    90c0:	ldmvs	pc, {r0, r1, r5, r6, r8, fp, sp, lr}	; <UNPREDICTABLE>
    90c4:	andcs	r4, r1, r8, lsr r9
    90c8:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    90cc:	ldc	7, cr15, [r2], {251}	; 0xfb
    90d0:	ldrtmi	r6, [r1], -r0, ror #17
    90d4:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    90d8:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    90dc:			; <UNDEFINED> instruction: 0x4606681a
    90e0:	ldmdbvs	r3, {r3, r4, r9, sl, lr}
    90e4:			; <UNDEFINED> instruction: 0xf1b84798
    90e8:	svclt	0x00180f00
    90ec:			; <UNDEFINED> instruction: 0xf43f2e00
    90f0:	blmi	5b4da0 <_ZdlPv@@Base+0x5a439c>
    90f4:	stmdami	sp!, {r1, r2, r6, r9, sl, lr}
    90f8:	ldrbtmi	r5, [r8], #-2283	; 0xfffff715
    90fc:			; <UNDEFINED> instruction: 0x4619461a
    9100:	stc2	0, cr15, [ip, #24]
    9104:	ldmvs	fp, {r0, r1, r5, r6, r7, fp, sp, lr}
    9108:	stmdbmi	r9!, {r5, r8, r9, sl, sp, lr, pc}
    910c:	stmiavs	r2!, {r0, r1, r3, r4, r5, r9, sl, lr}
    9110:	ldrbtmi	r2, [r9], #-1
    9114:	bl	ffbc7108 <_ZdlPv@@Base+0xffbb6704>
    9118:	stmdbmi	r6!, {r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    911c:	ldrbtmi	r2, [r9], #-1
    9120:	bl	ffa47114 <_ZdlPv@@Base+0xffa36710>
    9124:	andlt	r4, r4, r0, lsr r6
    9128:			; <UNDEFINED> instruction: 0x87f0e8bd
    912c:	andcs	r4, r1, r2, lsr #18
    9130:			; <UNDEFINED> instruction: 0xf7fb4479
    9134:	ldr	lr, [r0, r0, ror #23]
    9138:	strb	r4, [r1, r0, lsl #13]
    913c:	andeq	fp, r0, sl, ror #14
    9140:	andeq	r1, r2, sl, ror #30
    9144:	andeq	r0, r0, r4, lsl #3
    9148:	andeq	fp, r0, r0, ror #14
    914c:	andeq	r0, r0, r0, ror r1
    9150:	andeq	fp, r0, r2, lsr #14
    9154:	andeq	fp, r0, lr, lsl r7
    9158:	andeq	fp, r0, r6, lsl #14
    915c:	andeq	fp, r0, r6, lsl #14
    9160:	andeq	fp, r0, sl, lsl #14
    9164:	andeq	fp, r0, sl, lsl r7
    9168:	andeq	fp, r0, lr, lsl #14
    916c:	ldrdeq	fp, [r0], -lr
    9170:			; <UNDEFINED> instruction: 0x0000b6b2
    9174:	andeq	fp, r0, lr, ror #13
    9178:	andeq	fp, r0, sl, asr #13
    917c:	ldrdeq	fp, [r0], -lr
    9180:	andeq	fp, r0, lr, asr #13
    9184:			; <UNDEFINED> instruction: 0x000001bc
    9188:	ldrdeq	r0, [r0], -ip
    918c:	andeq	fp, r0, sl, asr #13
    9190:	andeq	r0, r0, r4, lsr r1
    9194:	ldrdeq	fp, [r0], -r6
    9198:	strdeq	r0, [r0], -ip
    919c:	andeq	r0, r0, ip, asr #2
    91a0:	andeq	fp, r0, r4, asr #13
    91a4:	ldrdeq	fp, [r0], -r0
    91a8:	andeq	fp, r0, lr, ror r5
    91ac:	andeq	fp, r0, r2, lsr r5
    91b0:			; <UNDEFINED> instruction: 0x0000b5be
    91b4:	andeq	sl, r0, r2, asr #24
    91b8:	andeq	sl, r0, ip, lsl ip
    91bc:	bmi	71be30 <_ZdlPv@@Base+0x70b42c>
    91c0:	ldmdbmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    91c4:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    91c8:			; <UNDEFINED> instruction: 0x4604589d
    91cc:	stmdavs	r8!, {r1, r3, r4, r9, sl, fp, lr}
    91d0:			; <UNDEFINED> instruction: 0xf008447e
    91d4:	stmiavs	r0!, {r0, r2, r5, r6, r7, r8, fp, ip, sp, lr, pc}^
    91d8:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    91dc:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    91e0:			; <UNDEFINED> instruction: 0xf0084631
    91e4:	stmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    91e8:	ldmdbmi	r4, {r0, r1, r5, r6, r8, ip, sp, pc}
    91ec:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    91f0:			; <UNDEFINED> instruction: 0xf9d6f008
    91f4:	stmdavs	r3, {r5, r8, fp, sp, lr}
    91f8:			; <UNDEFINED> instruction: 0x4798681b
    91fc:	ldrtmi	r6, [r1], -r8, lsr #16
    9200:			; <UNDEFINED> instruction: 0xf9cef008
    9204:	cmnlt	fp, r3, ror #18
    9208:	stmdavs	r8!, {r0, r2, r3, r8, fp, lr}
    920c:			; <UNDEFINED> instruction: 0xf0084479
    9210:	stmdbvs	r0!, {r0, r1, r2, r6, r7, r8, fp, ip, sp, lr, pc}^
    9214:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    9218:	stmdbmi	sl, {r3, r4, r7, r8, r9, sl, lr}
    921c:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    9220:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    9224:	ldmiblt	ip!, {r3, ip, sp, lr, pc}
    9228:	svclt	0x0000bd70
    922c:	andeq	r1, r2, r0, asr ip
    9230:	andeq	r0, r0, ip, asr r1
    9234:			; <UNDEFINED> instruction: 0x0000ceb6
    9238:	andeq	r9, r0, r0, lsr pc
    923c:	muleq	r0, sl, r5
    9240:	andeq	fp, r0, r8, lsl #11
    9244:	andeq	r9, r0, r2, ror #29
    9248:			; <UNDEFINED> instruction: 0x4605b5f8
    924c:			; <UNDEFINED> instruction: 0x460f2018
    9250:			; <UNDEFINED> instruction: 0xf0074616
    9254:			; <UNDEFINED> instruction: 0x4604fbb3
    9258:			; <UNDEFINED> instruction: 0xf9def7ff
    925c:	strtmi	r6, [r0], -sl, ror #16
    9260:	rscvs	r4, r5, r6, lsl #22
    9264:	rsbvs	r4, r2, fp, ror r4
    9268:	stmib	r4, {r3, r8, r9, ip, sp}^
    926c:	eorvs	r7, r3, r4, lsl #12
    9270:			; <UNDEFINED> instruction: 0x4620bdf8
    9274:	blx	ff1c529a <_ZdlPv@@Base+0xff1b4896>
    9278:	b	1ec726c <_ZdlPv@@Base+0x1eb6868>
    927c:	andeq	r1, r2, ip, ror r2
    9280:	strdlt	fp, [r3], r0
    9284:	strmi	r4, [sp], -r4, lsl #12
    9288:			; <UNDEFINED> instruction: 0x4617461e
    928c:			; <UNDEFINED> instruction: 0xf7ff9301
    9290:	stmdavs	r9!, {r0, r1, r6, r7, r8, fp, ip, sp, lr, pc}^
    9294:	blmi	15ab1c <_ZdlPv@@Base+0x14a118>
    9298:	ldrbtmi	r6, [fp], #-295	; 0xfffffed9
    929c:	movwcc	r6, #32997	; 0x80e5
    92a0:	cmnvs	r6, r1, rrx
    92a4:	andlt	r6, r3, r3, lsr #32
    92a8:	svclt	0x0000bdf0
    92ac:	andeq	r1, r2, r6, asr #4
    92b0:	svclt	0x00004770
    92b4:	stmibvs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    92b8:	vstrle	d2, [pc, #-0]	; 92c0 <__printf_chk@plt+0x49d0>
    92bc:	strmi	r4, [lr], -r5, lsl #12
    92c0:	strcs	r4, [r0], #-1559	; 0xfffff9e9
    92c4:	ldrtmi	r6, [sl], -fp, ror #18
    92c8:			; <UNDEFINED> instruction: 0xf8534631
    92cc:	strcc	r0, [r1], #-36	; 0xffffffdc
    92d0:	blvs	6e32e4 <_ZdlPv@@Base+0x6d28e0>
    92d4:	stmibvs	fp!, {r3, r4, r7, r8, r9, sl, lr}
    92d8:	lfmle	f4, 2, [r3], #652	; 0x28c
    92dc:	svclt	0x0000bdf8
    92e0:	movwcs	lr, #22992	; 0x59d0
    92e4:			; <UNDEFINED> instruction: 0xf06fb570
    92e8:	strtmi	r4, [fp], #-1344	; 0xfffffac0
    92ec:			; <UNDEFINED> instruction: 0xf8524604
    92f0:	stmdavs	r3, {r0, r1, r5}
    92f4:			; <UNDEFINED> instruction: 0x47986a1b
    92f8:	ldmib	r4, {r6, r8, ip, sp, pc}^
    92fc:	stmibvs	r1!, {r0, r2, r9, ip, sp}^
    9300:			; <UNDEFINED> instruction: 0xf8534415
    9304:	stmdavs	r3, {r0, r2, r5}
    9308:			; <UNDEFINED> instruction: 0x479868db
    930c:			; <UNDEFINED> instruction: 0xf06f69a3
    9310:	stmdbvs	r2!, {r6, r8, sl, lr}^
    9314:			; <UNDEFINED> instruction: 0xf852442b
    9318:	stmdavs	r3, {r0, r1, r5}
    931c:			; <UNDEFINED> instruction: 0x4798691b
    9320:	andcc	lr, r5, #212, 18	; 0x350000
    9324:	andcs	r4, r1, r5, lsl #18
    9328:	stmiavs	r2!, {r0, r2, r4, sl, lr}
    932c:			; <UNDEFINED> instruction: 0xf8534479
    9330:	pop	{r0, r2, r5, ip, sp}
    9334:	ldmvs	fp, {r4, r5, r6, lr}
    9338:	blt	ff6c732c <_ZdlPv@@Base+0xff6b6928>
    933c:	andeq	sl, r0, r8, asr #20
    9340:	andscc	r4, r0, r2, lsl #18
    9344:			; <UNDEFINED> instruction: 0xf7ff4479
    9348:	svclt	0x0000bc27
    934c:	andeq	ip, r0, ip, lsr #26
    9350:			; <UNDEFINED> instruction: 0xf7ff3010
    9354:	svclt	0x0000bb7f
    9358:	bcs	236420 <_ZdlPv@@Base+0x225a1c>
    935c:	stmdbcs	r8, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    9360:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
    9364:	stmdbcs	r6, {r0, r5, ip, lr, pc}
    9368:	bcs	17d3e4 <_ZdlPv@@Base+0x16c9e0>
    936c:	stmdbcs	r4, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    9370:	stmdbcs	r2, {r0, r1, r3, r4, ip, lr, pc}
    9374:	bcs	b8fdc <_ZdlPv@@Base+0xa85d8>
    9378:	bcs	fd41c <_ZdlPv@@Base+0xeca18>
    937c:	stmdbcs	r3, {r3, r4, ip, lr, pc}
    9380:	bcs	7d42c <_ZdlPv@@Base+0x6ca28>
    9384:	bcs	1fd3b4 <_ZdlPv@@Base+0x1ec9b0>
    9388:	stmdbcs	r7, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    938c:	stmdbcs	r1, {r0, r1, r3, ip, lr, pc}
    9390:	bcs	38fb8 <_ZdlPv@@Base+0x285b4>
    9394:	andcs	fp, r1, ip, lsl #30
    9398:	mrsle	r2, (UNDEF: 7)
    939c:	stmiapl	r3!, {r4, r8, r9, fp, lr}^
    93a0:	ldmdavs	r8, {r4, r5, sl, fp, ip, sp, pc}
    93a4:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    93a8:	strdcs	sp, [r0], -r8
    93ac:			; <UNDEFINED> instruction: 0x4770bc30
    93b0:	svclt	0x00183903
    93b4:	stmdacs	r0, {r0, r8, sp}
    93b8:	tstcs	r0, r8, lsl pc
    93bc:	stmdbcs	r0, {r3, r9, sl, lr}
    93c0:	blmi	23d798 <_ZdlPv@@Base+0x22cd94>
    93c4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    93c8:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    93cc:	blmi	1bdb88 <_ZdlPv@@Base+0x1ad184>
    93d0:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    93d4:	stmdacs	r0, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    93d8:			; <UNDEFINED> instruction: 0xe7e6d0f3
    93dc:	andeq	r1, r2, lr, lsr #21
    93e0:	andeq	r0, r0, ip, ror #2
    93e4:	ldrdeq	r0, [r0], -r4
    93e8:	andeq	r0, r0, r0, ror #2
    93ec:	mvnsmi	lr, #737280	; 0xb4000
    93f0:	blmi	91ac10 <_ZdlPv@@Base+0x90a20c>
    93f4:	ldrbtmi	r4, [fp], #-2596	; 0xfffff5dc
    93f8:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    93fc:	ldrdeq	pc, [r0], -r8
    9400:	eorle	r2, fp, r1, lsl #16
    9404:	blcs	23ad8 <_ZdlPv@@Base+0x130d4>
    9408:	ldmdbvs	r3!, {r0, r1, r4, r5, r8, sl, fp, ip, lr, pc}^
    940c:			; <UNDEFINED> instruction: 0xf8df2400
    9410:	ldmdavs	sp, {r2, r3, r4, r5, r6, ip, pc}
    9414:	stmdavs	fp!, {r0, r3, r4, r5, r6, r7, sl, lr}
    9418:	strcc	r4, [r1], #-1576	; 0xfffff9d8
    941c:	umlaleq	r6, r7, fp, r9
    9420:	ldmibvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    9424:	sfmle	f4, 4, [r0, #-652]!	; 0xfffffd74
    9428:			; <UNDEFINED> instruction: 0xf8d86973
    942c:			; <UNDEFINED> instruction: 0xf8532000
    9430:	bcs	1d4c8 <_ZdlPv@@Base+0xcac4>
    9434:	ldrtmi	sp, [fp], #-495	; 0xfffffe11
    9438:	ldmvs	r0!, {r1, r3, r5, r6, fp, sp, lr}^
    943c:	stccc	8, cr15, [r4], {83}	; 0x53
    9440:			; <UNDEFINED> instruction: 0xf7ff6859
    9444:	strbmi	pc, [r9], -r9, lsl #31	; <UNPREDICTABLE>
    9448:	bcs	1ac58 <_ZdlPv@@Base+0xa254>
    944c:	andeq	pc, r1, pc, asr #32
    9450:			; <UNDEFINED> instruction: 0xf7fbdde1
    9454:	ldmdbvs	r3!, {r4, r6, r9, fp, sp, lr, pc}^
    9458:			; <UNDEFINED> instruction: 0xe7dc59dd
    945c:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    9460:	b	1247454 <_ZdlPv@@Base+0x1236a50>
    9464:	blcs	23b38 <_ZdlPv@@Base+0x13134>
    9468:			; <UNDEFINED> instruction: 0xf8d8dccf
    946c:	stmdacs	r1, {}	; <UNPREDICTABLE>
    9470:	pop	{r0, ip, lr, pc}
    9474:	stmdbmi	r7, {r3, r4, r5, r6, r7, r8, r9, pc}
    9478:	mvnsmi	lr, #12386304	; 0xbd0000
    947c:			; <UNDEFINED> instruction: 0xf7fb4479
    9480:	svclt	0x0000ba37
    9484:	andeq	r1, r2, sl, lsl sl
    9488:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    948c:	andeq	sl, r0, r4, lsl sl
    9490:	andeq	fp, r0, sl, asr #6
    9494:	andeq	fp, r0, r4, lsr r3
    9498:	ldrbmi	r2, [r0, -r0]!
    949c:	push	{r0, r1, r3, fp, sp, lr}
    94a0:			; <UNDEFINED> instruction: 0x460641f0
    94a4:			; <UNDEFINED> instruction: 0x460869db
    94a8:	ldrmi	r4, [r8, ip, lsl #12]
    94ac:	stmibvs	r3, {r3, r4, r6, r7, r8, ip, sp, pc}
    94b0:	blcs	1accc <_ZdlPv@@Base+0xa2c8>
    94b4:	stmdbvs	r3, {r0, r1, r2, r3, r8, sl, fp, ip, lr, pc}^
    94b8:	ldrcc	r2, [r0], -r0, lsl #8
    94bc:			; <UNDEFINED> instruction: 0xf8534627
    94c0:	ldrtmi	r1, [r0], -r4, lsr #32
    94c4:	blx	fe2474c8 <_ZdlPv@@Base+0xfe236ac4>
    94c8:	andcc	lr, r5, #3489792	; 0x354000
    94cc:	eorvc	pc, r4, r3, asr #16
    94d0:	adcmi	r3, r2, #16777216	; 0x1000000
    94d4:	stmdavs	fp!, {r0, r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}
    94d8:	strtmi	r2, [r8], -r0, lsl #4
    94dc:	pop	{r1, r3, r5, r7, r8, sp, lr}
    94e0:	ldmvs	fp, {r4, r5, r6, r7, r8, lr}
    94e4:			; <UNDEFINED> instruction: 0xf1064718
    94e8:			; <UNDEFINED> instruction: 0x46210010
    94ec:	ldrhmi	lr, [r0, #141]!	; 0x8d
    94f0:	blt	1cc74f4 <_ZdlPv@@Base+0x1cb6af0>
    94f4:	mvnsmi	lr, sp, lsr #18
    94f8:	strmi	r4, [r7], -ip, lsl #12
    94fc:			; <UNDEFINED> instruction: 0xf88cf7ff
    9500:			; <UNDEFINED> instruction: 0x463e4b1d
    9504:	ldrbtmi	r4, [fp], #-1569	; 0xfffff9df
    9508:			; <UNDEFINED> instruction: 0xf8463308
    950c:			; <UNDEFINED> instruction: 0x46303b10
    9510:	blx	1347514 <_ZdlPv@@Base+0x1336b10>
    9514:			; <UNDEFINED> instruction: 0xf04f6823
    9518:			; <UNDEFINED> instruction: 0x462032ff
    951c:	ldmibvs	fp, {r1, r3, r4, r5, r6, r7, r8, sp, lr}^
    9520:			; <UNDEFINED> instruction: 0x46054798
    9524:	stmdbvs	r3, {r5, r6, r7, r8, ip, sp, pc}^
    9528:	ldmdbvs	r9!, {r1, r7, r8, fp, sp, lr}^
    952c:	bcs	63594 <_ZdlPv@@Base+0x52b90>
    9530:	strcs	fp, [r1], #-4036	; 0xfffff03c
    9534:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9538:	stcle	0, cr6, [fp, #-32]	; 0xffffffe0
    953c:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    9540:			; <UNDEFINED> instruction: 0xf7ff4630
    9544:	ldmib	r5, {r0, r3, r6, r9, fp, ip, sp, lr, pc}^
    9548:			; <UNDEFINED> instruction: 0xf8433205
    954c:	strcc	r8, [r1], #-36	; 0xffffffdc
    9550:	lfmle	f4, 2, [r3], #648	; 0x288
    9554:	andcs	r6, r0, #2818048	; 0x2b0000
    9558:			; <UNDEFINED> instruction: 0x61aa4628
    955c:			; <UNDEFINED> instruction: 0x4798689b
    9560:	pop	{r3, r4, r5, r9, sl, lr}
    9564:	strd	r8, [r2], -r0
    9568:			; <UNDEFINED> instruction: 0xf7ff4630
    956c:			; <UNDEFINED> instruction: 0x4638fa59
    9570:			; <UNDEFINED> instruction: 0xf866f7ff
    9574:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9578:	andeq	r1, r2, sl, lsr #32
    957c:	mvnsmi	lr, sp, lsr #18
    9580:	ldclle	14, cr1, [r0, #-56]!	; 0xffffffc8
    9584:			; <UNDEFINED> instruction: 0x8018f8d0
    9588:	strcs	r4, [r1], #-1541	; 0xfffff9fb
    958c:	and	r2, pc, r0, lsl #14
    9590:	stmiavs	r8!, {r0, r1, r3, r5, r6, r8, fp, sp, lr}^
    9594:	orreq	lr, r4, r3, lsl #22
    9598:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    959c:			; <UNDEFINED> instruction: 0xf8513401
    95a0:	ldmdavs	r2, {r2, sl, fp, ip, sp}^
    95a4:			; <UNDEFINED> instruction: 0xf7ff6859
    95a8:	adcmi	pc, r6, #3440	; 0xd70
    95ac:	blle	5a5d0 <_ZdlPv@@Base+0x49bcc>
    95b0:	cfstr64le	mvdx4, [sp], #640	; 0x280
    95b4:			; <UNDEFINED> instruction: 0x463a4931
    95b8:	andcs	r4, r1, r1, lsr pc
    95bc:	strcs	r4, [r0], #-1145	; 0xfffffb87
    95c0:	ldmib	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95c4:	and	r4, r3, pc, ror r4
    95c8:	addsmi	r1, lr, #25344	; 0x6300
    95cc:			; <UNDEFINED> instruction: 0x461cd013
    95d0:			; <UNDEFINED> instruction: 0xf853696b
    95d4:	stmdavs	r3, {r2, r5}
    95d8:			; <UNDEFINED> instruction: 0x47986a1b
    95dc:	mvnsle	r2, r0, lsl #16
    95e0:	ldrtmi	r6, [r9], -fp, ror #18
    95e4:			; <UNDEFINED> instruction: 0xf8532001
    95e8:	ldmvs	sl, {r2, r5, ip, sp}
    95ec:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    95f0:	addsmi	r1, lr, #25344	; 0x6300
    95f4:	strcs	sp, [r0], -fp, ror #3
    95f8:			; <UNDEFINED> instruction: 0xf853696b
    95fc:	stmdavs	r3, {r1, r2, r5}
    9600:			; <UNDEFINED> instruction: 0x47986a1b
    9604:	svclt	0x00181e03
    9608:	adcsmi	r2, r4, #67108864	; 0x4000000
    960c:			; <UNDEFINED> instruction: 0xf043bfd8
    9610:	strcc	r0, [r1], -r1, lsl #6
    9614:	rscle	r2, pc, r0, lsl #22
    9618:	pop	{r5, r8, fp, ip, sp, pc}
    961c:	strdcs	r4, [sl], -r0
    9620:	ldmdalt	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9624:	andcs	r4, r1, r7, lsl r9
    9628:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
    962c:	stmdb	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9630:			; <UNDEFINED> instruction: 0xf853696b
    9634:	stmdavs	r3, {r1, r2, r5}
    9638:			; <UNDEFINED> instruction: 0x47986a1b
    963c:	stmdbvs	fp!, {r3, r5, r8, ip, sp, pc}^
    9640:	eoreq	pc, r6, r3, asr r8	; <UNPREDICTABLE>
    9644:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    9648:	ldclne	7, cr4, [r3], #-608	; 0xfffffda0
    964c:			; <UNDEFINED> instruction: 0x461e42b4
    9650:	stmdbmi	sp, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    9654:	ldrbtmi	r2, [r9], #-1
    9658:	stmdb	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    965c:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9660:			; <UNDEFINED> instruction: 0xf7fb200a
    9664:	stmdbmi	r9, {r0, r4, r6, fp, ip, sp, pc}
    9668:	andcs	r2, r1, r0, lsl #4
    966c:			; <UNDEFINED> instruction: 0xf7fb4479
    9670:	pop	{r1, r6, r8, fp, sp, lr, pc}
    9674:	strdcs	r4, [sl], -r0
    9678:	stmdalt	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    967c:	andeq	fp, r0, r0, lsl r2
    9680:	strdeq	fp, [r0], -r4
    9684:	muleq	r0, sl, r1
    9688:	andeq	fp, r0, r6, ror #4
    968c:	andeq	fp, r0, r0, ror #2
    9690:	push	{r1, r7, r8, fp, sp, lr}
    9694:	bcs	1d67c <_ZdlPv@@Base+0xcc78>
    9698:	cmpls	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    969c:	stc	6, cr4, [sp, #-16]!
    96a0:	strmi	r8, [pc], -r2, lsl #22
    96a4:	strdvs	r4, [r1, #73]	; 0x49
    96a8:	orrshi	pc, ip, r0, asr #6
    96ac:			; <UNDEFINED> instruction: 0xb014f8d0
    96b0:	strmi	r2, [ip], r0, lsl #2
    96b4:	movweq	pc, #16811	; 0x41ab	; <UNPREDICTABLE>
    96b8:	stmdacs	r3, {r2, r3, sp, lr, pc}
    96bc:	mcrcs	15, 0, fp, cr1, cr8, {0}
    96c0:			; <UNDEFINED> instruction: 0xb121d805
    96c4:	stcpl	8, cr15, [r4], {83}	; 0x53
    96c8:	stmdacs	r2, {r3, r5, r6, fp, sp, lr}
    96cc:	tstcc	r1, r4, lsl r0
    96d0:	mulsle	r6, r1, r2
    96d4:	svcpl	0x0004f853
    96d8:	stmdacs	r2, {r3, r5, r6, fp, sp, lr}
    96dc:	streq	pc, [r5], -r0, lsr #3
    96e0:	smlalttlt	sp, r9, fp, r1
    96e4:	stceq	8, cr15, [r4], {83}	; 0x53
    96e8:	cdpne	8, 4, cr6, cr6, cr0, {2}
    96ec:	cdpcs	8, 0, cr3, cr3, cr6, {0}
    96f0:			; <UNDEFINED> instruction: 0xf030d902
    96f4:	mvnle	r0, r2
    96f8:			; <UNDEFINED> instruction: 0xf8c53101
    96fc:	addsmi	ip, r1, #4
    9700:	strcs	sp, [r0, #-488]	; 0xfffffe18
    9704:			; <UNDEFINED> instruction: 0xf0402d00
    9708:	bcs	699b8 <_ZdlPv@@Base+0x58fb4>
    970c:	vmin.u8	d4, d0, d1
    9710:	svccs	0x0001811d
    9714:	movwcs	fp, #4044	; 0xfcc
    9718:	rscvs	r2, r3, r1, lsl #6
    971c:			; <UNDEFINED> instruction: 0xf04f2901
    9720:	svclt	0x00080600
    9724:			; <UNDEFINED> instruction: 0xb014f8d4
    9728:	sbcshi	pc, r8, r0
    972c:	ldmibmi	r3!, {r4, r5, r7, r9, sl, lr}
    9730:	stmiavs	r2!, {r0, r1, r4, r5, r9, sl, lr}
    9734:	ldrbtmi	r2, [r9], #-1
    9738:	ldm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    973c:	blcs	23dd0 <_ZdlPv@@Base+0x133cc>
    9740:	mcrmi	13, 5, sp, cr15, cr11, {0}
    9744:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    9748:	stmibvs	r3!, {r0, r1, sp, lr, pc}
    974c:	adcmi	r3, fp, #4194304	; 0x400000
    9750:	stmdbvs	r3!, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    9754:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    9758:	bvs	6e376c <_ZdlPv@@Base+0x6d2d68>
    975c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    9760:	stmdbvs	r3!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    9764:	andcs	r4, r1, r1, lsr r6
    9768:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    976c:	ldmvs	sl, {r0, r8, sl, ip, sp}
    9770:	stmia	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9774:	adcmi	r6, fp, #2670592	; 0x28c000
    9778:	andcs	sp, sl, fp, ror #25
    977c:	svc	0x00c6f7fa
    9780:	stmiavs	r2!, {r5, r7, r8, fp, lr}
    9784:	ldrbtmi	r2, [r9], #-1
    9788:	ldm	r4!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    978c:	blcs	23e20 <_ZdlPv@@Base+0x1341c>
    9790:	mrcmi	13, 4, sp, cr13, cr11, {0}
    9794:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    9798:	stmibvs	r3!, {r0, r1, sp, lr, pc}
    979c:	adcmi	r3, fp, #4194304	; 0x400000
    97a0:	stmdbvs	r3!, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    97a4:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    97a8:	bvs	6e37bc <_ZdlPv@@Base+0x6d2db8>
    97ac:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    97b0:	stmdbvs	r3!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    97b4:	andcs	r4, r1, r1, lsr r6
    97b8:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    97bc:	ldmvs	sl, {r0, r8, sl, ip, sp}
    97c0:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97c4:	adcmi	r6, fp, #2670592	; 0x28c000
    97c8:	andcs	sp, sl, fp, ror #25
    97cc:	svc	0x009ef7fa
    97d0:	stmiavs	r2!, {r1, r2, r3, r7, r8, fp, lr}
    97d4:	ldrbtmi	r2, [r9], #-1
    97d8:	stm	ip, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97dc:	blcs	23e70 <_ZdlPv@@Base+0x1346c>
    97e0:	mcrmi	13, 4, sp, cr11, cr11, {0}
    97e4:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    97e8:	stmibvs	r3!, {r0, r1, sp, lr, pc}
    97ec:	adcmi	r3, fp, #4194304	; 0x400000
    97f0:	stmdbvs	r3!, {r0, r1, r4, r8, sl, fp, ip, lr, pc}^
    97f4:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    97f8:	bvs	6e380c <_ZdlPv@@Base+0x6d2e08>
    97fc:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    9800:	stmdbvs	r3!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    9804:	andcs	r4, r1, r1, lsr r6
    9808:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    980c:	ldmvs	sl, {r0, r8, sl, ip, sp}
    9810:	ldmda	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9814:	adcmi	r6, fp, #2670592	; 0x28c000
    9818:	andcs	sp, sl, fp, ror #25
    981c:	svc	0x0076f7fa
    9820:	blcs	23eb4 <_ZdlPv@@Base+0x134b0>
    9824:	strcs	sp, [r0, #-3345]	; 0xfffff2ef
    9828:	stmdacs	r0, {r1, sp, lr, pc}
    982c:	adchi	pc, r7, r0, asr #32
    9830:			; <UNDEFINED> instruction: 0xf8536963
    9834:	strcc	r0, [r1, #-37]	; 0xffffffdb
    9838:	bvs	6e384c <_ZdlPv@@Base+0x6d2e48>
    983c:	stmibvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    9840:	lfmle	f4, 2, [r2], #684	; 0x2ac
    9844:			; <UNDEFINED> instruction: 0xf0402800
    9848:	ldc	0, cr8, [sp], #616	; 0x268
    984c:	strbmi	r8, [r0], -r2, lsl #22
    9850:	svchi	0x00f8e8bd
    9854:	stmdbcs	r1, {r0, r5, r7, r8, fp, sp, lr}
    9858:	svcge	0x005bf77f
    985c:	stmdbvs	r3!, {r0, r8, sl, sp}^
    9860:	orreq	lr, r5, #3072	; 0xc00
    9864:			; <UNDEFINED> instruction: 0xf8533501
    9868:	stmdavs	r3, {r2, sl, fp}
    986c:			; <UNDEFINED> instruction: 0x47986adb
    9870:			; <UNDEFINED> instruction: 0xf1b069a1
    9874:	strmi	r0, [r6], -r0, lsl #16
    9878:			; <UNDEFINED> instruction: 0xf04fbf18
    987c:	addmi	r0, sp, #65536	; 0x10000
    9880:	stmdbvs	r3!, {r0, r3, r4, r5, r6, r9, fp, ip, lr, pc}^
    9884:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    9888:	bvs	fe6e389c <_ZdlPv@@Base+0xfe6d2e98>
    988c:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    9890:	mvfcssz	f5, f6
    9894:	stmibvs	r2!, {r0, r4, r5, r6, r8, ip, lr, pc}
    9898:			; <UNDEFINED> instruction: 0x46114295
    989c:	svcge	0x0032f6ff
    98a0:	svclt	0x00cc2f01
    98a4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    98a8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    98ac:			; <UNDEFINED> instruction: 0xf8c42901
    98b0:			; <UNDEFINED> instruction: 0xf77f800c
    98b4:			; <UNDEFINED> instruction: 0xf8d4af33
    98b8:			; <UNDEFINED> instruction: 0x2600b014
    98bc:	beq	145f70 <_ZdlPv@@Base+0x13556c>
    98c0:	beq	fe0844f0 <_ZdlPv@@Base+0xfe073aec>
    98c4:	stmdavs	r9!, {r0, r2, r3, r4, r6, r9, sl, lr}
    98c8:			; <UNDEFINED> instruction: 0xf8554640
    98cc:	stmdavs	r9, {r2, r8, r9, sl, fp, sp}^
    98d0:			; <UNDEFINED> instruction: 0xf7ff6852
    98d4:	strmi	pc, [sl, #3393]!	; 0xd41
    98d8:	mvnsle	r4, r6, lsl #8
    98dc:			; <UNDEFINED> instruction: 0xf04f4b4d
    98e0:			; <UNDEFINED> instruction: 0xf8df0800
    98e4:			; <UNDEFINED> instruction: 0x4645a134
    98e8:	ldrbtmi	r4, [sl], #1147	; 0x47b
    98ec:	bcc	445114 <_ZdlPv@@Base+0x434710>
    98f0:			; <UNDEFINED> instruction: 0xf859e00d
    98f4:	ldrbmi	r3, [r0], -r2
    98f8:			; <UNDEFINED> instruction: 0x4619461a
    98fc:			; <UNDEFINED> instruction: 0xf98ef006
    9900:	strcc	r6, [r1, #-2467]	; 0xfffff65d
    9904:			; <UNDEFINED> instruction: 0xf77f42ab
    9908:			; <UNDEFINED> instruction: 0xf8d4af12
    990c:			; <UNDEFINED> instruction: 0xf85bb014
    9910:	stmdavs	r3, {r0, r2, r5}
    9914:			; <UNDEFINED> instruction: 0x47986a1b
    9918:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, lr}
    991c:	stmdbvs	r3!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    9920:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    9924:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    9928:	pkhbtmi	r4, r3, r8, lsl #15
    992c:	rscle	r2, r7, r0, lsl #16
    9930:			; <UNDEFINED> instruction: 0x46294a3a
    9934:			; <UNDEFINED> instruction: 0xf1b84620
    9938:	bicsle	r0, sl, r0, lsl #30
    993c:	mrc2	7, 0, pc, cr14, cr15, {7}
    9940:	beq	4451a8 <_ZdlPv@@Base+0x4347a4>
    9944:	mrc	7, 6, APSR_nzcv, cr10, cr10, {7}
    9948:			; <UNDEFINED> instruction: 0xe7d946d8
    994c:	ldmdavs	r8, {r0, r1, r5, r6, r8, fp, sp, lr}^
    9950:	bvs	fe6e3964 <_ZdlPv@@Base+0xfe6d2f60>
    9954:	stmdacs	r0, {r3, r4, r7, r8, r9, sl, lr}
    9958:	svcge	0x007cf43f
    995c:	strcs	r4, [r1, #-1704]	; 0xfffff958
    9960:	tsteq	r2, r8, asr #32	; <UNPREDICTABLE>
    9964:	bl	e3ef8 <_ZdlPv@@Base+0xd34f4>
    9968:			; <UNDEFINED> instruction: 0xf8530385
    996c:	stmdavs	r3, {r2, sl, fp}
    9970:			; <UNDEFINED> instruction: 0x47986b5b
    9974:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, r9, sl, sp, lr, pc}
    9978:	swpcs	sp, r2, [r1]
    997c:	stmdbmi	r8!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    9980:	stmiavs	r2!, {r0, sp}
    9984:			; <UNDEFINED> instruction: 0xf7fa4479
    9988:	stmibvs	r3!, {r1, r2, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    998c:	svclt	0x00c82b00
    9990:	cfldr32le	mvfx2, [r0, #-0]
    9994:			; <UNDEFINED> instruction: 0xf8536963
    9998:	stmdavs	r3, {r0, r2, r5}
    999c:			; <UNDEFINED> instruction: 0x47986a1b
    99a0:	stmdbvs	r3!, {r3, r5, r8, ip, sp, pc}^
    99a4:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    99a8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    99ac:	stmibvs	r3!, {r3, r4, r7, r8, r9, sl, lr}
    99b0:	adcmi	r3, fp, #4194304	; 0x400000
    99b4:	ldmdami	fp, {r1, r2, r3, r5, r6, r7, sl, fp, ip, lr, pc}
    99b8:			; <UNDEFINED> instruction: 0xf7fa4478
    99bc:	stmiavs	r3!, {r5, r7, r9, sl, fp, sp, lr, pc}
    99c0:	andcs	r4, r1, r9, lsl r9
    99c4:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    99c8:	svc	0x0094f7fa
    99cc:	ldmdbmi	r7, {r0, r1, r5, r7, fp, sp, lr}
    99d0:	ldrbtmi	r2, [r9], #-1
    99d4:			; <UNDEFINED> instruction: 0xf7fa461a
    99d8:	vldr	<invalid reg 7>, [sp], #56	; 0x38
    99dc:	strbmi	r8, [r0], -r2, lsl #22
    99e0:	svchi	0x00f8e8bd
    99e4:			; <UNDEFINED> instruction: 0xf04f2901
    99e8:	ldrtmi	r0, [r0], r0, lsl #12
    99ec:	strcs	fp, [r0, -ip, asr #31]
    99f0:	sbcvs	r2, r7, r1, lsl #14
    99f4:	svclt	0x0000e69b
    99f8:	andeq	r1, r2, ip, ror #14
    99fc:	strheq	fp, [r0], -lr
    9a00:	andeq	fp, r0, r2, ror r0
    9a04:	andeq	fp, r0, lr, ror r0
    9a08:	andeq	fp, r0, r6, lsl #1
    9a0c:	andeq	fp, r0, sl, lsr r0
    9a10:	andeq	fp, r0, r2, asr #32
    9a14:	strdeq	sl, [r0], -r4
    9a18:	andeq	sl, r0, r2, asr #26
    9a1c:	andeq	r0, r0, r0, ror r1
    9a20:			; <UNDEFINED> instruction: 0x0000aeb0
    9a24:	andeq	sl, r0, r4, lsl #30
    9a28:	andeq	sl, r0, r2, lsl #29
    9a2c:	muleq	r0, r2, lr
    9a30:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    9a34:	movwcc	r4, #33915	; 0x847b
    9a38:			; <UNDEFINED> instruction: 0xf8404604
    9a3c:			; <UNDEFINED> instruction: 0xf7fe3b10
    9a40:	strtmi	pc, [r0], -pc, ror #31
    9a44:	ldc2l	7, cr15, [ip, #1016]!	; 0x3f8
    9a48:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    9a4c:			; <UNDEFINED> instruction: 0xf7fe4620
    9a50:			; <UNDEFINED> instruction: 0xf7fafdf7
    9a54:	svclt	0x0000ee8e
    9a58:	strdeq	r0, [r2], -ip
    9a5c:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    9a60:	movwcc	r4, #33915	; 0x847b
    9a64:			; <UNDEFINED> instruction: 0xf8404604
    9a68:			; <UNDEFINED> instruction: 0xf7fe3b10
    9a6c:			; <UNDEFINED> instruction: 0x4620ffd9
    9a70:	stc2l	7, cr15, [r6, #1016]!	; 0x3f8
    9a74:			; <UNDEFINED> instruction: 0xf0064620
    9a78:	strtmi	pc, [r0], -r5, asr #31
    9a7c:			; <UNDEFINED> instruction: 0x4620bd10
    9a80:	ldc2l	7, cr15, [lr, #1016]	; 0x3f8
    9a84:			; <UNDEFINED> instruction: 0xf0064620
    9a88:			; <UNDEFINED> instruction: 0xf7faffbd
    9a8c:			; <UNDEFINED> instruction: 0xe7f9ee72
    9a90:	ldrdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    9a94:			; <UNDEFINED> instruction: 0x4604b510
    9a98:	addlt	r6, r2, r0, lsl #18
    9a9c:	tstls	r1, r1, lsl #2
    9aa0:	blvs	fe6e3ab4 <_ZdlPv@@Base+0xfe6d30b0>
    9aa4:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    9aa8:	stmdavs	r3, {r0, r8, fp, ip, pc}
    9aac:	mullt	r2, fp, fp
    9ab0:			; <UNDEFINED> instruction: 0x4010e8bd
    9ab4:	svclt	0x00004718
    9ab8:			; <UNDEFINED> instruction: 0x4604b510
    9abc:	stmdbvs	r0, {r0, r1, r3, r8, r9, fp, lr}
    9ac0:	movwcc	r4, #33915	; 0x847b
    9ac4:	tstlt	r0, r3, lsr #32
    9ac8:	ldmvs	fp, {r0, r1, fp, sp, lr}
    9acc:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    9ad0:	stmdavs	r3, {r4, r8, ip, sp, pc}
    9ad4:			; <UNDEFINED> instruction: 0x4798689b
    9ad8:			; <UNDEFINED> instruction: 0xf7fe4620
    9adc:			; <UNDEFINED> instruction: 0x4620fdb1
    9ae0:			; <UNDEFINED> instruction: 0x4620bd10
    9ae4:	stc2	7, cr15, [ip, #1016]!	; 0x3f8
    9ae8:	mcr	7, 2, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    9aec:	andeq	r0, r2, r0, asr #21
    9af0:			; <UNDEFINED> instruction: 0x4604b510
    9af4:			; <UNDEFINED> instruction: 0xffe0f7ff
    9af8:			; <UNDEFINED> instruction: 0xf0064620
    9afc:	strtmi	pc, [r0], -r3, lsl #31
    9b00:			; <UNDEFINED> instruction: 0x4620bd10
    9b04:			; <UNDEFINED> instruction: 0xff7ef006
    9b08:	mrc	7, 1, APSR_nzcv, cr2, cr10, {7}
    9b0c:	push	{r0, r1, r6, r7, fp, sp, lr}
    9b10:			; <UNDEFINED> instruction: 0x460443f0
    9b14:	addlt	r4, r5, r7, ror sp
    9b18:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
    9b1c:			; <UNDEFINED> instruction: 0xf0402b00
    9b20:	stmdbvs	r0!, {r6, r7, pc}
    9b24:	stmdavs	r3, {r0, r4, r5, r9, sl, lr}
    9b28:			; <UNDEFINED> instruction: 0x479868db
    9b2c:	tstlt	r0, #7340032	; 0x700000
    9b30:			; <UNDEFINED> instruction: 0x9014f8d4
    9b34:	stmdbvs	r2!, {r4, r5, r9, sl, lr}
    9b38:	ldrdcc	pc, [r0], -r9
    9b3c:	ldrdhi	pc, [r8], -r2
    9b40:			; <UNDEFINED> instruction: 0xf7fe68de
    9b44:			; <UNDEFINED> instruction: 0x4601fbdb
    9b48:	ldrmi	r4, [r0, r8, asr #12]!
    9b4c:	mvnlt	r4, r6, lsl #12
    9b50:	ldrtmi	r4, [lr], -r9, ror #22
    9b54:	stmiapl	fp!, {r0, r3, r5, r6, fp, lr}^
    9b58:			; <UNDEFINED> instruction: 0x461a4478
    9b5c:			; <UNDEFINED> instruction: 0xf0064619
    9b60:	ldmib	r4, {r0, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
    9b64:			; <UNDEFINED> instruction: 0xb1bb2302
    9b68:	andcs	r4, r1, r5, ror #18
    9b6c:			; <UNDEFINED> instruction: 0xf7fa4479
    9b70:	stmiavs	r2!, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
    9b74:	stmdbvs	r7!, {r4, sp, lr, pc}^
    9b78:	ldmdavs	fp!, {r4, r5, r9, sl, lr}
    9b7c:			; <UNDEFINED> instruction: 0xf7fe68de
    9b80:			; <UNDEFINED> instruction: 0x4601fbbd
    9b84:			; <UNDEFINED> instruction: 0x47b04638
    9b88:	stmdbvs	r3!, {r1, r2, r9, sl, lr}^
    9b8c:	ldrdhi	pc, [r8], -r3
    9b90:	movwcs	lr, #10708	; 0x29d4
    9b94:	mvnle	r2, r0, lsl #22
    9b98:			; <UNDEFINED> instruction: 0x3704e9d4
    9b9c:	ldmdbmi	r9, {r0, sp}^
    9ba0:	ldrbtmi	r6, [r9], #-2239	; 0xfffff741
    9ba4:			; <UNDEFINED> instruction: 0x9700689b
    9ba8:	mcr	7, 5, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    9bac:	stmiapl	fp!, {r1, r2, r4, r6, r8, r9, fp, lr}^
    9bb0:	blcs	23c24 <_ZdlPv@@Base+0x13220>
    9bb4:	addshi	pc, r3, r0
    9bb8:	andcs	r4, r1, r4, asr sl
    9bbc:	ldmdbmi	r5, {r2, r4, r6, r8, r9, fp, lr}^
    9bc0:	stmiapl	fp!, {r1, r3, r5, r7, fp, ip, lr}^
    9bc4:	ldmdavs	r2, {r0, r3, r4, r5, r6, sl, lr}
    9bc8:	ldrmi	r6, [sl], #-2075	; 0xfffff7e5
    9bcc:			; <UNDEFINED> instruction: 0xf7fa4082
    9bd0:	ldmib	r4, {r1, r4, r7, r9, sl, fp, sp, lr, pc}^
    9bd4:	blcs	127e4 <_ZdlPv@@Base+0x1de0>
    9bd8:	blmi	13fdd5c <_ZdlPv@@Base+0x13ed358>
    9bdc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9be0:	andcs	r4, r1, lr, asr #18
    9be4:			; <UNDEFINED> instruction: 0xf7fa4479
    9be8:	ldmib	r4, {r1, r2, r7, r9, sl, fp, sp, lr, pc}^
    9bec:	blcs	127fc <_ZdlPv@@Base+0x1df8>
    9bf0:	blmi	12fdd34 <_ZdlPv@@Base+0x12ed330>
    9bf4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9bf8:	andcs	r4, r1, sl, asr #18
    9bfc:			; <UNDEFINED> instruction: 0xf7fa4479
    9c00:	bmi	12855f0 <_ZdlPv@@Base+0x1274bec>
    9c04:	stmdbvs	r1!, {r0, r3, r6, r8, r9, fp, lr}
    9c08:	stmiapl	sp!, {r0, r1, r2, r3, r5, r7, fp, ip, lr}^
    9c0c:	ldmib	r4, {r0, r1, r3, r7, fp, sp, lr}^
    9c10:			; <UNDEFINED> instruction: 0xf8d72102
    9c14:	stmdavs	r8!, {lr, pc}
    9c18:	teqle	r8, r0, lsl #18
    9c1c:	cmpeq	r0, r0, lsl #22
    9c20:	smlabteq	r2, sp, r9, lr
    9c24:	stmdbmi	r2, {r0, sp}^
    9c28:	ldrbtmi	r9, [r9], #-512	; 0xfffffe00
    9c2c:	andgt	pc, r4, sp, asr #17
    9c30:	mcr	7, 3, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    9c34:	stmdavs	r9!, {r0, r1, r5, r6, r8, fp, sp, lr}
    9c38:	strcs	lr, [r2, #-2516]	; 0xfffff62c
    9c3c:	ldmvs	fp, {r3, r4, r5, fp, sp, lr}
    9c40:	bl	788bc <_ZdlPv@@Base+0x67eb8>
    9c44:	stmib	sp, {r0, r6, r8, sl}^
    9c48:	ldmdbmi	sl!, {r1, r8, sl, ip}
    9c4c:	andcs	r9, r1, r1
    9c50:	andls	r4, r0, #2030043136	; 0x79000000
    9c54:	mcr	7, 2, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    9c58:	stmiavs	r3!, {r1, r5, r8, fp, sp, lr}
    9c5c:	ldmdbmi	r6!, {r0, sp}
    9c60:	ldrbtmi	r6, [r9], #-2197	; 0xfffff76b
    9c64:	strls	r4, [r0, #-1562]	; 0xfffff9e6
    9c68:	mcr	7, 2, pc, cr4, cr10, {7}	; <UNPREDICTABLE>
    9c6c:	stmiavs	r3!, {r1, r5, r6, r8, fp, sp, lr}
    9c70:	ldmdbmi	r2!, {r0, sp}
    9c74:	ldrbtmi	r6, [r9], #-2197	; 0xfffff76b
    9c78:	strls	r4, [r0, #-1562]	; 0xfffff9e6
    9c7c:	mrc	7, 1, APSR_nzcv, cr10, cr10, {7}
    9c80:			; <UNDEFINED> instruction: 0x4630bb16
    9c84:	pop	{r0, r2, ip, sp, pc}
    9c88:			; <UNDEFINED> instruction: 0x460d83f0
    9c8c:			; <UNDEFINED> instruction: 0x4601e7db
    9c90:	blmi	b03bb0 <_ZdlPv@@Base+0xaf31ac>
    9c94:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9c98:	blmi	ac3b58 <_ZdlPv@@Base+0xab3154>
    9c9c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9ca0:			; <UNDEFINED> instruction: 0x4608e79e
    9ca4:	blx	9c7ca6 <_ZdlPv@@Base+0x9b72a2>
    9ca8:	stmiavs	r2!, {r0, r1, r2, r5, r8, fp, lr}
    9cac:			; <UNDEFINED> instruction: 0x46064479
    9cb0:			; <UNDEFINED> instruction: 0xf7fa2001
    9cb4:			; <UNDEFINED> instruction: 0xf7feee20
    9cb8:	stmdbmi	r4!, {r0, r1, r2, r3, r7, sl, fp, ip, sp, lr, pc}
    9cbc:	andcs	r6, r1, r2, lsr #17
    9cc0:			; <UNDEFINED> instruction: 0xf7fa4479
    9cc4:			; <UNDEFINED> instruction: 0xe72cee18
    9cc8:	strbmi	r4, [r3], -r1, lsr #18
    9ccc:	andcs	r6, r1, r2, lsr #17
    9cd0:			; <UNDEFINED> instruction: 0xf7fa4479
    9cd4:			; <UNDEFINED> instruction: 0x4630ee10
    9cd8:	pop	{r0, r2, ip, sp, pc}
    9cdc:	blmi	76aca4 <_ZdlPv@@Base+0x75a2a0>
    9ce0:	ldmdami	sp, {r4, r9, sp}
    9ce4:	stmiapl	fp!, {r0, r8, sp}^
    9ce8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    9cec:	ldcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    9cf0:	svclt	0x0000e762
    9cf4:	strdeq	r1, [r2], -r6
    9cf8:	andeq	r0, r0, r0, ror r1
    9cfc:	ldrdeq	sl, [r0], -r4
    9d00:	ldrdeq	sl, [r0], -ip
    9d04:	andeq	sl, r0, lr, ror #25
    9d08:	andeq	r0, r0, r0, asr #3
    9d0c:	andeq	r0, r0, ip, ror r1
    9d10:	ldrdeq	r0, [r0], -r4
    9d14:	andeq	sl, r0, r0, lsl #26
    9d18:	andeq	r0, r0, r8, ror #2
    9d1c:	andeq	sl, r0, r8, ror #25
    9d20:	andeq	r0, r0, ip, lsl #2
    9d24:	andeq	sl, r0, r0, ror #25
    9d28:	andeq	r0, r0, r0, lsl #2
    9d2c:	andeq	r0, r0, ip, lsr #2
    9d30:	andeq	sl, r0, r2, asr #25
    9d34:	ldrdeq	sl, [r0], -r0
    9d38:	strdeq	sl, [r0], -r2
    9d3c:	strdeq	sl, [r0], -sl	; <UNPREDICTABLE>
    9d40:	andeq	r0, r0, r8, lsr r1
    9d44:	andeq	r0, r0, ip, asr #3
    9d48:	andeq	sl, r0, r8, asr r9
    9d4c:	andeq	sl, r0, r8, asr r9
    9d50:			; <UNDEFINED> instruction: 0x0000acbc
    9d54:			; <UNDEFINED> instruction: 0x000001b0
    9d58:	andeq	sl, r0, r8, asr #23
    9d5c:			; <UNDEFINED> instruction: 0x4604b538
    9d60:	bmi	4dc9b0 <_ZdlPv@@Base+0x4cbfac>
    9d64:	ldmdbmi	r3, {r0, r1, r3, r4, r5, r6, sl, lr}
    9d68:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    9d6c:			; <UNDEFINED> instruction: 0xf0076828
    9d70:	stmdbvs	r0!, {r0, r1, r2, r4, sl, fp, ip, sp, lr, pc}
    9d74:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    9d78:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    9d7c:	stmdbmi	lr, {r0, r1, r3, r4, r5, r6, r8, ip, sp, pc}
    9d80:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    9d84:	stc2	0, cr15, [ip], {7}
    9d88:	stmdavs	r3, {r5, r6, r8, fp, sp, lr}
    9d8c:			; <UNDEFINED> instruction: 0x4798681b
    9d90:	stmdavs	r8!, {r1, r3, r8, fp, lr}
    9d94:	pop	{r0, r3, r4, r5, r6, sl, lr}
    9d98:			; <UNDEFINED> instruction: 0xf0074038
    9d9c:	stmdbmi	r8, {r0, sl, fp, ip, sp, pc}
    9da0:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    9da4:	blx	fff45dca <_ZdlPv@@Base+0xfff353c6>
    9da8:	svclt	0x0000e7ee
    9dac:	andeq	r1, r2, ip, lsr #1
    9db0:	andeq	r0, r0, ip, asr r1
    9db4:	andeq	ip, r0, r2, lsl r3
    9db8:	andeq	sl, r0, lr, lsr #24
    9dbc:	andeq	r9, r0, ip, ror #6
    9dc0:	andeq	sl, r0, lr, lsl ip
    9dc4:	mvnsmi	lr, sp, lsr #18
    9dc8:	ldclmi	6, cr4, [r7, #-16]
    9dcc:	ldrbtmi	r4, [sp], #-2903	; 0xfffff4a9
    9dd0:	ldmdavs	lr, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    9dd4:	cmnle	sl, r0, lsl #28
    9dd8:	blcs	240ec <_ZdlPv@@Base+0x136e8>
    9ddc:	addhi	pc, r1, r0, asr #32
    9de0:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
    9de4:	svcmi	0x00532001
    9de8:	mrcmi	4, 2, r4, cr3, cr8, {7}
    9dec:			; <UNDEFINED> instruction: 0x4641447f
    9df0:			; <UNDEFINED> instruction: 0xf7fa447e
    9df4:	ldmdbmi	r1, {r7, r8, sl, fp, sp, lr, pc}^
    9df8:	andcs	r6, r1, r2, lsr #17
    9dfc:			; <UNDEFINED> instruction: 0xf7fa4479
    9e00:	stmdbvs	r3!, {r1, r3, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    9e04:	ldrtmi	r6, [r9], -r2, lsr #17
    9e08:	ldmvs	fp, {r0, sp}
    9e0c:	ldcl	7, cr15, [r2, #-1000]!	; 0xfffffc18
    9e10:	stmdavs	r3, {r5, r8, fp, sp, lr}
    9e14:			; <UNDEFINED> instruction: 0x4798699b
    9e18:	andcs	r4, r1, r1, lsr r6
    9e1c:	stcl	7, cr15, [sl, #-1000]!	; 0xfffffc18
    9e20:	andcs	r4, r1, r1, asr #12
    9e24:	stcl	7, cr15, [r6, #-1000]!	; 0xfffffc18
    9e28:	stmiavs	r2!, {r0, r2, r6, r8, fp, lr}
    9e2c:	ldrbtmi	r2, [r9], #-1
    9e30:	stcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    9e34:	stmiavs	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
    9e38:	andcs	r4, r1, r9, lsr r6
    9e3c:			; <UNDEFINED> instruction: 0xf7fa689b
    9e40:	stmdbvs	r0!, {r1, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
    9e44:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    9e48:			; <UNDEFINED> instruction: 0x46314798
    9e4c:			; <UNDEFINED> instruction: 0xf7fa2001
    9e50:	stmiavs	r3!, {r1, r4, r6, r8, sl, fp, sp, lr, pc}^
    9e54:	cmple	fp, r0, lsl #22
    9e58:	andcs	r4, r1, sl, lsr fp
    9e5c:	stmiapl	lr!, {r1, r3, r4, r5, r8, fp, lr}^
    9e60:	ldmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}
    9e64:	stcl	7, cr15, [r6, #-1000]	; 0xfffffc18
    9e68:	ldmdbmi	r9!, {r3, r4, r5, r8, r9, fp, lr}
    9e6c:	stmiapl	pc!, {r0, sp}^	; <UNPREDICTABLE>
    9e70:	ldmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}
    9e74:	ldc	7, cr15, [lr, #-1000]!	; 0xfffffc18
    9e78:			; <UNDEFINED> instruction: 0xf8554b36
    9e7c:			; <UNDEFINED> instruction: 0xf8d88003
    9e80:	bllt	16d5e88 <_ZdlPv@@Base+0x16c5484>
    9e84:	ldrbtmi	r4, [r8], #-2100	; 0xfffff7cc
    9e88:	stmiapl	sp!, {r2, r4, r5, r8, r9, fp, lr}^
    9e8c:			; <UNDEFINED> instruction: 0xf7fa6829
    9e90:	ldmdavs	r3!, {r2, r3, r8, sl, fp, sp, lr, pc}
    9e94:	andcs	r4, r1, r2, lsr r9
    9e98:	addmi	r6, r3, r2, lsr #17
    9e9c:			; <UNDEFINED> instruction: 0xf7fa4479
    9ea0:			; <UNDEFINED> instruction: 0xf8d8ed2a
    9ea4:	ldmiblt	r3!, {ip, sp}
    9ea8:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    9eac:			; <UNDEFINED> instruction: 0xf7fa6829
    9eb0:	pushmi	{r2, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    9eb4:	andcs	r6, r1, sl, lsr r8
    9eb8:			; <UNDEFINED> instruction: 0xf7fa4479
    9ebc:	stmdbmi	fp!, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
    9ec0:	andcs	r6, r1, r2, lsr r8
    9ec4:	ldrhmi	lr, [r0, #141]!	; 0x8d
    9ec8:			; <UNDEFINED> instruction: 0xf7fa4479
    9ecc:	mcrcs	13, 0, fp, cr1, cr1, {0}
    9ed0:	pop	{r0, r2, r4, ip, lr, pc}
    9ed4:	stmdami	r6!, {r4, r5, r6, r7, r8, pc}
    9ed8:			; <UNDEFINED> instruction: 0xe7e74478
    9edc:	ldrbtmi	r4, [r8], #-2085	; 0xfffff7db
    9ee0:	stmdbmi	r5!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    9ee4:	andcs	r6, r1, r2, lsl #17
    9ee8:			; <UNDEFINED> instruction: 0xf7fa4479
    9eec:	ldrb	lr, [r7, -r4, lsl #26]!
    9ef0:	andcs	r4, r1, r2, lsr #18
    9ef4:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    9ef8:	ldcl	7, cr15, [ip], #1000	; 0x3e8
    9efc:	stmdbmi	r0!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    9f00:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    9f04:	ldcl	7, cr15, [r6], #1000	; 0x3e8
    9f08:	stmdavs	r3, {r5, r8, fp, sp, lr}
    9f0c:			; <UNDEFINED> instruction: 0x4798699b
    9f10:	stmdavs	r3, {r5, r6, r8, fp, sp, lr}
    9f14:			; <UNDEFINED> instruction: 0x4798699b
    9f18:			; <UNDEFINED> instruction: 0x4630491a
    9f1c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    9f20:			; <UNDEFINED> instruction: 0xf7fa41f0
    9f24:	svclt	0x0000bce5
    9f28:	andeq	r1, r2, r2, asr #32
    9f2c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    9f30:	andeq	sl, r0, r0, lsl r7
    9f34:	strdeq	sl, [r0], -r0
    9f38:	andeq	sl, r0, ip, asr #21
    9f3c:	andeq	sl, r0, r4, lsl #14
    9f40:	andeq	sl, r0, lr, lsl #14
    9f44:	andeq	r0, r0, ip, ror r1
    9f48:	andeq	r9, r0, r8, asr #31
    9f4c:	andeq	r0, r0, r0, lsl #2
    9f50:	andeq	sl, r0, r8, lsl #23
    9f54:	andeq	r0, r0, r0, asr #3
    9f58:	andeq	sl, r0, lr, asr #22
    9f5c:			; <UNDEFINED> instruction: 0x000001b0
    9f60:	andeq	sl, r0, r8, ror #22
    9f64:			; <UNDEFINED> instruction: 0x0000c2be
    9f68:	andeq	sl, r0, ip, asr fp
    9f6c:	andeq	r9, r0, r0, ror #30
    9f70:	andeq	sl, r0, r0, lsl #22
    9f74:	andeq	sl, r0, lr, ror #21
    9f78:	andeq	sl, r0, r0, lsl #12
    9f7c:	andeq	sl, r0, r2, lsl #13
    9f80:	andeq	sl, r0, sl, lsl fp
    9f84:	andeq	sl, r0, r8, lsl #22
    9f88:			; <UNDEFINED> instruction: 0x4606b570
    9f8c:			; <UNDEFINED> instruction: 0x460d2018
    9f90:	ldc2	0, cr15, [r4, #-24]	; 0xffffffe8
    9f94:			; <UNDEFINED> instruction: 0xf7fe4604
    9f98:	blmi	248c9c <_ZdlPv@@Base+0x238298>
    9f9c:	andcs	r2, r7, #0, 2
    9fa0:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    9fa4:	movwcc	r6, #33062	; 0x8126
    9fa8:	rscvs	r6, r1, r5, ror #2
    9fac:	andcc	lr, r0, #196, 18	; 0x310000
    9fb0:			; <UNDEFINED> instruction: 0x4620bd70
    9fb4:	stc2	0, cr15, [r6, #-24]!	; 0xffffffe8
    9fb8:	bl	ff6c7fa8 <_ZdlPv@@Base+0xff6b75a4>
    9fbc:	ldrdeq	r0, [r2], -lr
    9fc0:			; <UNDEFINED> instruction: 0x4606b570
    9fc4:			; <UNDEFINED> instruction: 0x460d2018
    9fc8:	ldc2l	0, cr15, [r8], #24
    9fcc:			; <UNDEFINED> instruction: 0xf7fe4604
    9fd0:	blmi	248c64 <_ZdlPv@@Base+0x238260>
    9fd4:	andcs	r2, r7, #1073741824	; 0x40000000
    9fd8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    9fdc:	movwcc	r6, #33062	; 0x8126
    9fe0:	rscvs	r6, r1, r5, ror #2
    9fe4:	andcc	lr, r0, #196, 18	; 0x310000
    9fe8:			; <UNDEFINED> instruction: 0x4620bd70
    9fec:	stc2	0, cr15, [sl, #-24]	; 0xffffffe8
    9ff0:	bl	fefc7fe0 <_ZdlPv@@Base+0xfefb75dc>
    9ff4:	andeq	r0, r2, r6, lsr #11
    9ff8:	strdlt	fp, [r3], r0
    9ffc:	ldrmi	r4, [sp], -r4, lsl #12
    a000:			; <UNDEFINED> instruction: 0x460f4616
    a004:			; <UNDEFINED> instruction: 0xf7fe9201
    a008:	bmi	1c8c2c <_ZdlPv@@Base+0x1b8228>
    a00c:	strtmi	r2, [r0], -r7, lsl #6
    a010:	ldrbtmi	r6, [sl], #-231	; 0xffffff19
    a014:	andcc	r6, r8, #-2147483639	; 0x80000009
    a018:	stmib	r4, {r0, r2, r5, r6, r8, sp, lr}^
    a01c:	andlt	r2, r3, r0, lsl #6
    a020:	svclt	0x0000bdf0
    a024:	andeq	r0, r2, lr, ror #10
    a028:	svclt	0x004407ca
    a02c:	orrvc	r2, r3, #67108864	; 0x4000000
    a030:	svclt	0x0044078b
    a034:	movtvc	r2, #13057	; 0x3301
    a038:	svclt	0x00004770
    a03c:	blmi	168c4c <_ZdlPv@@Base+0x158248>
    a040:	bl	db234 <_ZdlPv@@Base+0xca830>
    a044:	ldmdavs	r8, {r1, r6, r7, r8, r9}^
    a048:	andeq	pc, r1, r0, lsr #3
    a04c:			; <UNDEFINED> instruction: 0xf080fab0
    a050:	ldrbmi	r0, [r0, -r0, asr #18]!
    a054:	andeq	r3, r2, r8, lsr pc
    a058:	ldrbmi	r2, [r0, -r1]!
    a05c:	ldrlt	r2, [r0], #-2304	; 0xfffff700
    a060:	blmi	240c78 <_ZdlPv@@Base+0x230274>
    a064:	ldrbtmi	r7, [fp], #-2820	; 0xfffff4fc
    a068:	eorsne	pc, r4, r3, asr #16
    a06c:	blle	154874 <_ZdlPv@@Base+0x143e70>
    a070:	blmi	168c7c <_ZdlPv@@Base+0x158278>
    a074:	bl	db268 <_ZdlPv@@Base+0xca864>
    a078:	subsvs	r0, sl, r1, asr #7
    a07c:	blmi	1481f8 <_ZdlPv@@Base+0x1377f4>
    a080:	svclt	0x00004770
    a084:	andeq	r3, r2, r2, lsl pc
    a088:	andeq	r3, r2, r4, lsl #30
    a08c:			; <UNDEFINED> instruction: 0x4604b510
    a090:	stmdavs	r3, {r6, r7, fp, sp, lr}
    a094:			; <UNDEFINED> instruction: 0x4798699b
    a098:	pop	{r5, r8, fp, sp, lr}
    a09c:	stmdavs	r3, {r4, lr}
    a0a0:			; <UNDEFINED> instruction: 0x4718699b
    a0a4:			; <UNDEFINED> instruction: 0x4604b570
    a0a8:	strmi	r6, [sp], -r0, asr #17
    a0ac:	stmdavs	r3, {r1, r2, r4, r9, sl, lr}
    a0b0:			; <UNDEFINED> instruction: 0x47986b1b
    a0b4:	ldrtmi	r6, [r2], -r0, lsr #18
    a0b8:	pop	{r0, r3, r5, r9, sl, lr}
    a0bc:	stmdavs	r3, {r4, r5, r6, lr}
    a0c0:			; <UNDEFINED> instruction: 0x47186b1b
    a0c4:			; <UNDEFINED> instruction: 0x4605b538
    a0c8:	cmplt	fp, r3, asr #16
    a0cc:	stmdavs	fp!, {sl, sp}
    a0d0:	eorseq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    a0d4:			; <UNDEFINED> instruction: 0xf7fa3401
    a0d8:	stmdavs	fp!, {r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    a0dc:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
    a0e0:	tstlt	r8, r8, lsr #16
    a0e4:	bl	16c80d4 <_ZdlPv@@Base+0x16b76d0>
    a0e8:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
    a0ec:	ldrlt	r6, [r0, #-2240]	; 0xfffff740
    a0f0:	stcmi	8, cr6, [r6], {3}
    a0f4:	ldrbtmi	r6, [ip], #-2075	; 0xfffff7e5
    a0f8:	blmi	15bf60 <_ZdlPv@@Base+0x14b55c>
    a0fc:	stmiapl	r3!, {r0, r1, r2, r5, sp}^
    a100:			; <UNDEFINED> instruction: 0x4010e8bd
    a104:			; <UNDEFINED> instruction: 0xf7fa6819
    a108:	svclt	0x0000bb39
    a10c:	andeq	r0, r2, sl, lsl sp
    a110:	andeq	r0, r0, ip, asr r1
    a114:			; <UNDEFINED> instruction: 0x4604b570
    a118:	addlt	r6, r2, r0, asr #17
    a11c:	stmdavs	r3, {r1, r2, r3, r9, sl, lr}
    a120:			; <UNDEFINED> instruction: 0x479868db
    a124:	ldrtmi	r6, [r1], -r3, lsr #18
    a128:			; <UNDEFINED> instruction: 0x4605681a
    a12c:	ldmvs	r3, {r3, r4, r9, sl, lr}^
    a130:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
    a134:	stmiavs	r2!, {r0, r1, r8, ip, sp}
    a138:	stmvs	lr, {r0, sp}
    a13c:	ldmvs	fp, {r0, r1, r2, r3, r8, fp, lr}
    a140:			; <UNDEFINED> instruction: 0x96004479
    a144:	bl	ff5c8134 <_ZdlPv@@Base+0xff5b7730>
    a148:	ldrdcc	lr, [r3, -r4]
    a14c:	andcs	r6, r1, r2, lsr #17
    a150:	stmdbmi	fp, {r1, r2, r3, r7, fp, sp, lr}
    a154:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    a158:			; <UNDEFINED> instruction: 0xf7fa9600
    a15c:	ldmib	r4, {r2, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
    a160:	stmiavs	r2!, {r0, r1, r8, ip, sp}
    a164:	stmvs	ip, {r0, sp}
    a168:	ldmvs	fp, {r1, r2, r8, fp, lr}
    a16c:	strls	r4, [r0], #-1145	; 0xfffffb87
    a170:	bl	ff048160 <_ZdlPv@@Base+0xff03775c>
    a174:	andlt	r4, r2, r8, lsr #12
    a178:	svclt	0x0000bd70
    a17c:	strdeq	sl, [r0], -ip
    a180:	andeq	sl, r0, r6, lsl #18
    a184:	andeq	sl, r0, r0, lsl r9
    a188:			; <UNDEFINED> instruction: 0x4604b510
    a18c:	addlt	r6, r2, r0, asr #17
    a190:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
    a194:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
    a198:	stmiavs	r2!, {r0, r1, r8, r9, ip}
    a19c:	stmvs	ip, {r0, sp}
    a1a0:	ldmvs	fp, {r0, r1, r8, fp, lr}
    a1a4:	strls	r4, [r0], #-1145	; 0xfffffb87
    a1a8:	bl	fe948198 <_ZdlPv@@Base+0xfe937794>
    a1ac:	ldclt	0, cr11, [r0, #-8]
    a1b0:	strdeq	sl, [r0], -r8
    a1b4:			; <UNDEFINED> instruction: 0x4604b570
    a1b8:	blmi	151d70c <_ZdlPv@@Base+0x150cd08>
    a1bc:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    a1c0:	bllt	e24228 <_ZdlPv@@Base+0xe13824>
    a1c4:	blmi	14a8e54 <_ZdlPv@@Base+0x1498450>
    a1c8:	bl	db3bc <_ZdlPv@@Base+0xca9b8>
    a1cc:	ldmdavs	lr, {r1, r6, r7, r8, r9}^
    a1d0:			; <UNDEFINED> instruction: 0xd1222e01
    a1d4:	blvc	fe89cf18 <_ZdlPv@@Base+0xfe88c514>
    a1d8:	stmdavs	fp!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    a1dc:	subsle	r2, lr, r0, lsl #20
    a1e0:	ldmdacs	ip, {r5, r8, r9, fp, ip, sp, lr}^
    a1e4:	ldrmi	sp, [r9], -r9, lsr #32
    a1e8:	b	ff2c81d8 <_ZdlPv@@Base+0xff2b77d4>
    a1ec:	stmdavs	fp!, {r1, r5, r6, r8, r9, fp, ip, sp, lr}
    a1f0:	stmdami	r9, {r1, r5, r6, r7, r8, fp, ip, sp, pc}^
    a1f4:	tstcs	r1, r2, lsl #4
    a1f8:			; <UNDEFINED> instruction: 0xf7fa4478
    a1fc:	vmlscs.f32	s28, s3, s21
    a200:	stmdami	r6, {r1, r3, ip, lr, pc}^
    a204:	stmdavs	fp!, {r0, r1, r9, sp}
    a208:	pop	{r0, r8, sp}
    a20c:	ldrbtmi	r4, [r8], #-112	; 0xffffff90
    a210:	blt	ff748200 <_ZdlPv@@Base+0xff7377fc>
    a214:	andsle	r2, r7, r1, lsl #16
    a218:	blmi	10797e0 <_ZdlPv@@Base+0x1068ddc>
    a21c:	stmdbmi	r1, {r0, sp}^
    a220:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    a224:			; <UNDEFINED> instruction: 0xf7fa681a
    a228:	ldrb	lr, [r3, r6, ror #22]
    a22c:	andcs	r4, r2, #4063232	; 0x3e0000
    a230:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
    a234:	b	ff348224 <_ZdlPv@@Base+0xff337820>
    a238:	ldmdami	ip!, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a23c:	tstcs	r1, r2, lsl #4
    a240:			; <UNDEFINED> instruction: 0xf7fa4478
    a244:	ldrb	lr, [r1, r6, asr #21]
    a248:			; <UNDEFINED> instruction: 0xf1a37b23
    a24c:	bcs	24ab14 <_ZdlPv@@Base+0x23a110>
    a250:	bmi	e00764 <_ZdlPv@@Base+0xdefd60>
    a254:			; <UNDEFINED> instruction: 0xf852447a
    a258:	orrslt	r3, r3, #51	; 0x33
    a25c:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
    a260:	bl	1248250 <_ZdlPv@@Base+0x123784c>
    a264:	ldmdacs	ip!, {r5, r8, r9, fp, ip, sp, lr}
    a268:	ldmdacs	lr!, {r1, r6, ip, lr, pc}
    a26c:	stmdacs	r6!, {r1, r2, r6, ip, lr, pc}
    a270:	blmi	a3e358 <_ZdlPv@@Base+0xa2d954>
    a274:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    a278:	b	fe0c8268 <_ZdlPv@@Base+0xfe0b7864>
    a27c:			; <UNDEFINED> instruction: 0xf1a37b23
    a280:	bcs	24ab48 <_ZdlPv@@Base+0x23a144>
    a284:	bmi	b40714 <_ZdlPv@@Base+0xb2fd10>
    a288:			; <UNDEFINED> instruction: 0xf852447a
    a28c:	orrlt	r3, fp, r3, lsr r0
    a290:	andcs	r4, r1, sl, lsr #18
    a294:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a298:			; <UNDEFINED> instruction: 0xf7fa4479
    a29c:	stmdami	r8!, {r0, r3, r5, r8, r9, fp, ip, sp, pc}
    a2a0:	tstcs	r1, r2, lsl #4
    a2a4:			; <UNDEFINED> instruction: 0xf7fa4478
    a2a8:	blvc	844d00 <_ZdlPv@@Base+0x8342fc>
    a2ac:	ldmdacs	ip, {r0, r1, r3, r5, fp, sp, lr}^
    a2b0:	bfi	sp, r9, (invalid: 3:2)
    a2b4:	andcs	r4, r1, r3, lsr #18
    a2b8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a2bc:			; <UNDEFINED> instruction: 0xf7fa4479
    a2c0:	stmdbmi	r1!, {r0, r1, r2, r4, r8, r9, fp, ip, sp, pc}
    a2c4:			; <UNDEFINED> instruction: 0xf7fa4479
    a2c8:	bfi	lr, r6, (invalid: 22:11)
    a2cc:	andcs	r4, r1, pc, lsl r9
    a2d0:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a2d4:			; <UNDEFINED> instruction: 0xf7fa4479
    a2d8:	ldmdbmi	sp, {r0, r1, r3, r8, r9, fp, ip, sp, pc}
    a2dc:			; <UNDEFINED> instruction: 0xf7fa4479
    a2e0:	ldr	lr, [pc, sl, lsl #22]!
    a2e4:	andcs	r4, r1, fp, lsl r9
    a2e8:			; <UNDEFINED> instruction: 0xf7fa4479
    a2ec:	strb	lr, [r5, r4, lsl #22]
    a2f0:	andcs	r4, r1, r9, lsl r9
    a2f4:			; <UNDEFINED> instruction: 0xf7fa4479
    a2f8:			; <UNDEFINED> instruction: 0xe7bfeafe
    a2fc:	andcs	r4, r1, r7, lsl r9
    a300:			; <UNDEFINED> instruction: 0xf7fa4479
    a304:			; <UNDEFINED> instruction: 0xe7b9eaf8
    a308:	andeq	r0, r2, r4, asr ip
    a30c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a310:			; <UNDEFINED> instruction: 0x00023db0
    a314:			; <UNDEFINED> instruction: 0x000001b0
    a318:	andeq	sl, r0, ip, asr #17
    a31c:			; <UNDEFINED> instruction: 0x0000a8be
    a320:	andeq	r0, r0, r8, lsl #2
    a324:	andeq	r9, r0, sl, lsr #31
    a328:	muleq	r0, r6, r8
    a32c:	andeq	sl, r0, r0, lsl #17
    a330:	andeq	r3, r2, r4, lsr #26
    a334:	andeq	sl, r0, sl, ror r8
    a338:	strdeq	r3, [r2], -r0
    a33c:	andeq	fp, r0, r4, asr pc
    a340:	andeq	sl, r0, r8, lsl r8
    a344:	andeq	sl, r0, ip, asr #16
    a348:	andeq	sl, r0, ip, lsl r8
    a34c:	andeq	sl, r0, ip, lsr #16
    a350:	strdeq	sl, [r0], -r4
    a354:	andeq	sl, r0, r0, lsl r8
    a358:	strdeq	sl, [r0], -r4
    a35c:	strdeq	sl, [r0], -r0
    a360:			; <UNDEFINED> instruction: 0x4604b538
    a364:	stmiavs	r0, {r1, r2, r8, sl, fp, lr}^
    a368:	stmib	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a36c:	ldrbtmi	r4, [sp], #-2821	; 0xfffff4fb
    a370:	stmiapl	fp!, {r5, r9, sl, lr}^
    a374:	eorvs	r3, r3, r8, lsl #6
    a378:			; <UNDEFINED> instruction: 0xf962f7fe
    a37c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    a380:	andeq	r0, r2, r2, lsr #21
    a384:	andeq	r0, r0, r8, asr #2
    a388:	addlt	fp, r3, r0, lsr r5
    a38c:	stcmi	6, cr4, [ip, #-16]
    a390:	stmiavs	r0, {r0, ip, pc}^
    a394:			; <UNDEFINED> instruction: 0xf7fa447d
    a398:	blmi	2c49d0 <_ZdlPv@@Base+0x2b3fcc>
    a39c:	stmiapl	fp!, {r5, r9, sl, lr}^
    a3a0:	eorvs	r3, r3, r8, lsl #6
    a3a4:			; <UNDEFINED> instruction: 0xf94cf7fe
    a3a8:			; <UNDEFINED> instruction: 0xf0064620
    a3ac:	strtmi	pc, [r0], -fp, lsr #22
    a3b0:	ldclt	0, cr11, [r0, #-12]!
    a3b4:			; <UNDEFINED> instruction: 0xf0064620
    a3b8:			; <UNDEFINED> instruction: 0xf7fafb25
    a3bc:	svclt	0x0000e9da
    a3c0:	andeq	r0, r2, ip, ror sl
    a3c4:	andeq	r0, r0, r8, asr #2
    a3c8:	ldrlt	r4, [r0], #-2822	; 0xfffff4fa
    a3cc:	cfstrsmi	mvf4, [r6], {123}	; 0x7b
    a3d0:	stmiavs	r2, {r1, r2, r8, fp, lr}^
    a3d4:	ldrbtmi	r5, [r9], #-2331	; 0xfffff6e5
    a3d8:	blmi	148554 <_ZdlPv@@Base+0x137b50>
    a3dc:			; <UNDEFINED> instruction: 0xf0076818
    a3e0:	svclt	0x0000b8df
    a3e4:	andeq	r0, r2, r4, asr #20
    a3e8:	andeq	r0, r0, ip, asr r1
    a3ec:	andeq	sl, r0, sl, lsr r7
    a3f0:	addlt	fp, r2, r0, lsl r5
    a3f4:	blmi	29bc0c <_ZdlPv@@Base+0x28b208>
    a3f8:	stmdbvs	r0, {r0, ip, pc}
    a3fc:	movwcc	r4, #33915	; 0x847b
    a400:	tstlt	r0, r3, lsr #32
    a404:	ldmvs	fp, {r0, r1, fp, sp, lr}
    a408:			; <UNDEFINED> instruction: 0x46204798
    a40c:	blx	134840e <_ZdlPv@@Base+0x1337a0a>
    a410:	andlt	r4, r2, r0, lsr #12
    a414:			; <UNDEFINED> instruction: 0x4620bd10
    a418:	blx	11c841a <_ZdlPv@@Base+0x11b7a16>
    a41c:	stmib	r8!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a420:	ldrdeq	r0, [r2], -r4
    a424:			; <UNDEFINED> instruction: 0x4604b510
    a428:			; <UNDEFINED> instruction: 0xffe2f7ff
    a42c:			; <UNDEFINED> instruction: 0xf0064620
    a430:	strtmi	pc, [r0], -r9, ror #21
    a434:			; <UNDEFINED> instruction: 0x4620bd10
    a438:	blx	ff946458 <_ZdlPv@@Base+0xff935a54>
    a43c:	ldmib	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a440:	blmi	2b7928 <_ZdlPv@@Base+0x2a6f24>
    a444:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    a448:	ldmpl	sp, {r2, r8, r9, fp, ip, sp, lr}
    a44c:			; <UNDEFINED> instruction: 0x46202c5c
    a450:	andle	r6, r3, r9, lsr #16
    a454:	ldrhtmi	lr, [r8], -sp
    a458:	ldmiblt	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a45c:	ldmib	r0, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a460:	strtmi	r6, [r0], -r9, lsr #16
    a464:	ldrhtmi	lr, [r8], -sp
    a468:	stmiblt	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a46c:	andeq	r0, r2, sl, asr #19
    a470:	andeq	r0, r0, ip, asr r1
    a474:			; <UNDEFINED> instruction: 0x4606b570
    a478:	stcmi	13, cr4, [sl], {9}
    a47c:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    a480:	ldrbne	pc, [r8, #-1541]!	; 0xfffff9fb	; <UNPREDICTABLE>
    a484:	strcc	lr, [r8], #-2
    a488:	andle	r4, r7, ip, lsr #5
    a48c:	ldrtmi	r6, [r1], -r0, lsr #16
    a490:	ldmib	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a494:	mvnsle	r2, r0, lsl #16
    a498:	ldcllt	8, cr6, [r0, #-384]!	; 0xfffffe80
    a49c:	ldcllt	0, cr2, [r0, #-0]
    a4a0:	andeq	r0, r2, r8, asr sp
    a4a4:	andeq	r0, r2, r6, asr sp
    a4a8:	stmib	r0, {r9, sp}^
    a4ac:	ldrbmi	r2, [r0, -r0, lsl #4]!
    a4b0:	stmib	r0, {r9, sp}^
    a4b4:	ldrbmi	r2, [r0, -r0, lsl #4]!
    a4b8:			; <UNDEFINED> instruction: 0x4604b510
    a4bc:	addcs	r2, r8, r1, lsl r3
    a4c0:			; <UNDEFINED> instruction: 0xf7fa6063
    a4c4:	andcs	lr, r0, #44, 18	; 0xb0000
    a4c8:	orreq	pc, r8, r0, lsl #2
    a4cc:	stmib	r3, {r0, r1, r9, sl, lr}^
    a4d0:	movwcc	r2, #33280	; 0x8200
    a4d4:			; <UNDEFINED> instruction: 0xd1fa4299
    a4d8:	strtmi	r6, [r0], -r0, lsr #32
    a4dc:	ldclt	0, cr6, [r0, #-648]	; 0xfffffd78
    a4e0:	svcmi	0x00f0e92d
    a4e4:	addlt	r4, r3, r1, lsl #13
    a4e8:			; <UNDEFINED> instruction: 0x460e4692
    a4ec:	subsle	r2, r9, r0, lsl #18
    a4f0:			; <UNDEFINED> instruction: 0xf0064630
    a4f4:			; <UNDEFINED> instruction: 0xf8d9fa8f
    a4f8:	strbmi	r8, [r1], -r4
    a4fc:			; <UNDEFINED> instruction: 0xf7fa9001
    a500:			; <UNDEFINED> instruction: 0xf8d9e8e4
    a504:			; <UNDEFINED> instruction: 0xf8555000
    a508:	sbceq	fp, sl, r1, lsr r0
    a50c:	strmi	r1, [ip], -pc, lsr #17
    a510:	svceq	0x0000f1bb
    a514:	ands	sp, r7, r9, lsl #2
    a518:	ldrbtcc	pc, [pc], #264	; a520 <__printf_chk@plt+0x5c30>	; <UNPREDICTABLE>
    a51c:	eorslt	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    a520:	stmiane	pc!, {r1, r5, r6, r7}	; <UNPREDICTABLE>
    a524:	svceq	0x0000f1bb
    a528:	ldrtmi	sp, [r1], -lr
    a52c:			; <UNDEFINED> instruction: 0xf7fa4658
    a530:	orrlt	lr, r8, #136, 18	; 0x220000
    a534:	rscle	r2, pc, r0, lsl #24
    a538:			; <UNDEFINED> instruction: 0xf8553c01
    a53c:	rsceq	fp, r2, r4, lsr r0
    a540:			; <UNDEFINED> instruction: 0xf1bb18af
    a544:	mvnsle	r0, r0, lsl #30
    a548:	svceq	0x0000f1ba
    a54c:	addshi	pc, sp, r0
    a550:	ldrdcc	pc, [r8], -r9
    a554:	svceq	0x0083ebb8
    a558:	ldrmi	fp, [r4], -r8, lsl #31
    a55c:	ldrtmi	sp, [r0], -r9, lsr #18
    a560:	stmdb	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a564:	andls	r1, r1, #16896	; 0x4200
    a568:			; <UNDEFINED> instruction: 0xf7fa4610
    a56c:	bls	84a6c <_ZdlPv@@Base+0x74068>
    a570:			; <UNDEFINED> instruction: 0x46834631
    a574:	ldmdb	r2!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a578:	ldrdne	pc, [r0], -r9
    a57c:	ldrdcs	pc, [r8], -r9
    a580:			; <UNDEFINED> instruction: 0xf8411908
    a584:	andcc	fp, r1, #4
    a588:	andge	pc, r4, r0, asr #17
    a58c:	andcs	pc, r8, r9, asr #17
    a590:	andlt	r4, r3, r8, asr r6
    a594:	svchi	0x00f0e8bd
    a598:			; <UNDEFINED> instruction: 0xf8c74658
    a59c:	andlt	sl, r3, r4
    a5a0:	svchi	0x00f0e8bd
    a5a4:	vmul.i8	d20, d0, d26
    a5a8:	ldrbtmi	r1, [r9], #-223	; 0xffffff21
    a5ac:			; <UNDEFINED> instruction: 0xf802f005
    a5b0:			; <UNDEFINED> instruction: 0x4640e79e
    a5b4:	blx	13465d4 <_ZdlPv@@Base+0x1335bd0>
    a5b8:	svcpl	0x0080f1b0
    a5bc:			; <UNDEFINED> instruction: 0xf8c94604
    a5c0:	svclt	0x00340004
    a5c4:			; <UNDEFINED> instruction: 0xf04f00c0
    a5c8:			; <UNDEFINED> instruction: 0xf7fa30ff
    a5cc:	cdpne	8, 6, cr14, cr2, cr8, {5}
    a5d0:	tstcs	r0, r8, asr pc
    a5d4:	svclt	0x00584607
    a5d8:	strle	r4, [r6], #-1539	; 0xfffff9fd
    a5dc:	stmib	r3, {r0, r9, fp, ip, sp}^
    a5e0:	ldfnee	f1, [r0], {-0}
    a5e4:	movweq	pc, #33027	; 0x8103	; <UNPREDICTABLE>
    a5e8:			; <UNDEFINED> instruction: 0xf8c9d1f8
    a5ec:			; <UNDEFINED> instruction: 0xf1b87000
    a5f0:	eorle	r0, sp, r0, lsl #30
    a5f4:	stmiaeq	r8, {r0, r2, r8, r9, fp, sp, lr, pc}^
    a5f8:	and	r4, r4, ip, lsr #12
    a5fc:	ldmda	r8, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a600:	strmi	r3, [r0, #1032]!	; 0x408
    a604:	stmdavs	r0!, {r1, r5, ip, lr, pc}
    a608:	rscsle	r2, r9, r0, lsl #16
    a60c:	blcs	247a0 <_ZdlPv@@Base+0x13d9c>
    a610:			; <UNDEFINED> instruction: 0xf006d0f4
    a614:			; <UNDEFINED> instruction: 0xf8d9f9ff
    a618:	ldrtmi	r7, [r9], -r4
    a61c:	ldmda	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a620:	ldrdcs	pc, [r0], -r9
    a624:	eorscc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    a628:	sbceq	lr, r1, r2, lsl #22
    a62c:	bllt	1076b20 <_ZdlPv@@Base+0x106611c>
    a630:			; <UNDEFINED> instruction: 0xf8521e79
    a634:	bl	96700 <_ZdlPv@@Base+0x85cfc>
    a638:	blcs	a944 <__printf_chk@plt+0x6054>
    a63c:	ldmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    a640:	strcc	r2, [r8], #-768	; 0xfffffd00
    a644:	stmib	r0, {r5, r7, r8, sl, lr}^
    a648:	bicsle	r2, ip, r0, lsl #6
    a64c:	ldrdvc	pc, [r0], -r9
    a650:	ldrdhi	pc, [r4], -r9
    a654:	strbmi	r9, [r1], -r1, lsl #16
    a658:	ldmda	r6!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a65c:	eorscc	pc, r1, r7, asr r8	; <UNPREDICTABLE>
    a660:	teqlt	fp, ip, asr #1
    a664:			; <UNDEFINED> instruction: 0xf108b979
    a668:			; <UNDEFINED> instruction: 0xf85731ff
    a66c:	sbceq	r3, ip, r1, lsr r0
    a670:	mvnsle	r2, r0, lsl #22
    a674:			; <UNDEFINED> instruction: 0xf43f2d00
    a678:	qsub16mi	sl, r8, r2
    a67c:	stm	lr, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a680:	stmdbcc	r1, {r0, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    a684:	stmdbcc	r1, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    a688:	ldrbmi	lr, [r3], pc, ror #15
    a68c:	svclt	0x0000e780
    a690:	andeq	sl, r0, lr, ror #10
    a694:	mvnsmi	lr, sp, lsr #18
    a698:	strmi	r4, [lr], -r4, lsl #12
    a69c:	ldrtmi	fp, [r0], -r1, asr #6
    a6a0:			; <UNDEFINED> instruction: 0xf9b8f006
    a6a4:	ldrdhi	pc, [r4], -r4
    a6a8:			; <UNDEFINED> instruction: 0xf7fa4641
    a6ac:	stmdavs	r5!, {r1, r2, r3, fp, sp, lr, pc}
    a6b0:	eorseq	pc, r1, r5, asr r8	; <UNPREDICTABLE>
    a6b4:	strbeq	lr, [r1, r5, lsl #22]
    a6b8:	ldmdblt	r8!, {r2, r3, r9, sl, lr}
    a6bc:			; <UNDEFINED> instruction: 0xf108e013
    a6c0:			; <UNDEFINED> instruction: 0xf85534ff
    a6c4:	bl	14a79c <_ZdlPv@@Base+0x139d98>
    a6c8:	smulbtlt	r0, r4, r7
    a6cc:			; <UNDEFINED> instruction: 0xf7fa4631
    a6d0:	ldrhlt	lr, [r0, #-136]	; 0xffffff78
    a6d4:	rscsle	r2, r2, r0, lsl #24
    a6d8:			; <UNDEFINED> instruction: 0xf8553c01
    a6dc:	bl	14a7b4 <_ZdlPv@@Base+0x139db0>
    a6e0:	stmdacs	r0, {r2, r6, r7, r8, r9, sl}
    a6e4:	pop	{r1, r4, r5, r6, r7, r8, ip, lr, pc}
    a6e8:	ldmdavs	r8!, {r4, r5, r6, r7, r8, pc}^
    a6ec:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a6f0:	vmla.i8	d20, d0, d3
    a6f4:	ldrbtmi	r1, [r9], #-223	; 0xffffff21
    a6f8:			; <UNDEFINED> instruction: 0xff5cf004
    a6fc:	svclt	0x0000e7cf
    a700:	andeq	sl, r0, r2, lsr #8
    a704:	mvnsmi	lr, sp, lsr #18
    a708:	ldcmi	6, cr4, [r1, #-28]	; 0xffffffe4
    a70c:	strmi	r4, [r1], -r8, lsl #13
    a710:	ldrbtmi	r4, [sp], #-1558	; 0xfffff9ea
    a714:	strvs	pc, [r0, #-1285]	; 0xfffffafb
    a718:			; <UNDEFINED> instruction: 0xf7ff4628
    a71c:			; <UNDEFINED> instruction: 0x4604ffbb
    a720:			; <UNDEFINED> instruction: 0xf1b8b148
    a724:	svclt	0x00a80f00
    a728:	andhi	pc, r0, r4, asr #17
    a72c:	svclt	0x00a82e00
    a730:	pop	{r1, r2, r5, r6, sp, lr}
    a734:	strdcs	r8, [r8], -r0
    a738:	svc	0x00f0f7f9
    a73c:	ldrtmi	r2, [r9], -r0, lsl #6
    a740:	strtmi	r4, [r8], -r4, lsl #12
    a744:	eorvs	r4, r3, r2, lsr #12
    a748:			; <UNDEFINED> instruction: 0xf7ff6063
    a74c:	strb	pc, [r8, r9, asr #29]!	; <UNPREDICTABLE>
    a750:	andeq	r3, r2, r6, ror #16
    a754:	ldrb	r6, [r5, r0, asr #17]
    a758:			; <UNDEFINED> instruction: 0x4605b570
    a75c:	blmi	8ddfec <_ZdlPv@@Base+0x8cd5e8>
    a760:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    a764:	cmnlt	ip, ip, lsl r8
    a768:	andle	r2, r0, r1, lsl #24
    a76c:	stmiavs	r5, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    a770:			; <UNDEFINED> instruction: 0xf7ff4628
    a774:			; <UNDEFINED> instruction: 0x4602fe7f
    a778:	ldmdbmi	sp, {r3, r5, r6, r8, r9, ip, sp, pc}
    a77c:	pop	{r5, r9, sl, lr}
    a780:	ldrbtmi	r4, [r9], #-112	; 0xffffff90
    a784:	ldmlt	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a788:	stmiavs	r9!, {r1, r3, r4, fp, lr}^
    a78c:			; <UNDEFINED> instruction: 0xf5004478
    a790:			; <UNDEFINED> instruction: 0xf7ff6000
    a794:	tstlt	r0, pc, ror pc	; <UNPREDICTABLE>
    a798:	stmdacs	r1, {r6, fp, sp, lr}
    a79c:	blmi	5be7f4 <_ZdlPv@@Base+0x5addf0>
    a7a0:	ldmdbmi	r6, {r0, sp}
    a7a4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    a7a8:			; <UNDEFINED> instruction: 0xf7fa681a
    a7ac:	ldmdbmi	r4, {r2, r5, r7, fp, sp, lr, pc}
    a7b0:	andcs	r6, r1, sl, ror #17
    a7b4:			; <UNDEFINED> instruction: 0xf7fa4479
    a7b8:	ldmdbmi	r2, {r1, r2, r3, r4, r7, fp, sp, lr, pc}
    a7bc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    a7c0:	andcs	r4, r1, r9, ror r4
    a7c4:	ldmlt	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a7c8:	stmiavs	sl!, {r0, r1, r2, r3, r8, fp, lr}^
    a7cc:	pop	{r0, r3, r4, r5, r6, sl, lr}
    a7d0:			; <UNDEFINED> instruction: 0xf7fa4070
    a7d4:	stmdbmi	sp, {r0, r2, r3, r7, fp, ip, sp, pc}
    a7d8:	strtmi	r4, [r0], -sl, lsr #12
    a7dc:	pop	{r0, r3, r4, r5, r6, sl, lr}
    a7e0:			; <UNDEFINED> instruction: 0xf7fa4070
    a7e4:	svclt	0x0000b885
    a7e8:			; <UNDEFINED> instruction: 0x000206b0
    a7ec:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    a7f0:	andeq	sl, r0, r2, asr #7
    a7f4:	andeq	r3, r2, ip, ror #15
    a7f8:	andeq	r0, r0, r8, lsl #2
    a7fc:	andeq	r9, r0, r6, lsr #20
    a800:	andeq	sl, r0, r4, lsl #7
    a804:	andeq	sl, r0, ip, lsl #6
    a808:	andeq	sl, r0, ip, ror #6
    a80c:	andeq	sl, r0, r4, ror r3
    a810:	ldrbmi	lr, [r0, sp, lsr #18]!
    a814:	stmdavs	pc, {r0, r3, r7, r9, sl, lr}	; <UNPREDICTABLE>
    a818:	cmnlt	r7, #4, 12	; 0x400000
    a81c:			; <UNDEFINED> instruction: 0xf0064638
    a820:			; <UNDEFINED> instruction: 0xf8d4f8f9
    a824:	strbmi	r8, [r1], -r4
    a828:	svc	0x004ef7f9
    a82c:			; <UNDEFINED> instruction: 0xf8566826
    a830:	bl	19e8fc <_ZdlPv@@Base+0x18def8>
    a834:	strmi	r0, [ip], -r1, asr #21
    a838:	ands	fp, r4, sp, lsr r9
    a83c:	ldrbtcc	pc, [pc], #264	; a844 <__printf_chk@plt+0x5f54>	; <UNPREDICTABLE>
    a840:	eorspl	pc, r4, r6, asr r8	; <UNPREDICTABLE>
    a844:	beq	ff145464 <_ZdlPv@@Base+0xff134a60>
    a848:	ldrtmi	fp, [r9], -sp, ror #2
    a84c:			; <UNDEFINED> instruction: 0xf7f94628
    a850:	ldrshlt	lr, [r8, #-248]	; 0xffffff08
    a854:	rscsle	r2, r1, r0, lsl #24
    a858:			; <UNDEFINED> instruction: 0xf8563c01
    a85c:	bl	19e934 <_ZdlPv@@Base+0x18df30>
    a860:	vstrcs	s0, [r0, #-784]	; 0xfffffcf0
    a864:			; <UNDEFINED> instruction: 0x4628d1f1
    a868:			; <UNDEFINED> instruction: 0x87f0e8bd
    a86c:	andpl	pc, r0, r9, asr #17
    a870:	ldrdpl	pc, [r4], -sl
    a874:	pop	{r3, r5, r9, sl, lr}
    a878:	stmdbmi	r3, {r4, r5, r6, r7, r8, r9, sl, pc}
    a87c:	sbcsne	pc, pc, r0, asr #4
    a880:			; <UNDEFINED> instruction: 0xf0044479
    a884:	bfi	pc, r7, (invalid: 29:9)	; <UNPREDICTABLE>
    a888:	muleq	r0, r8, r2
    a88c:	stmib	r0, {r9, sp}^
    a890:	ldrbmi	r1, [r0, -r0, lsl #4]!
    a894:			; <UNDEFINED> instruction: 0x4606b4f0
    a898:	ldmdavs	r3!, {fp, sp, lr}^
    a89c:			; <UNDEFINED> instruction: 0x0700e9d0
    a8a0:	svclt	0x003842bb
    a8a4:	strbeq	lr, [r3, #2816]	; 0xb00
    a8a8:	ands	sp, r0, r5, lsl #6
    a8ac:			; <UNDEFINED> instruction: 0xf105429f
    a8b0:	rsbsvs	r0, r3, r8, lsl #10
    a8b4:			; <UNDEFINED> instruction: 0xf850d00b
    a8b8:	movwcc	r4, #4147	; 0x1033
    a8bc:	rscsle	r2, r5, r0, lsl #24
    a8c0:	andcs	r6, r1, sp, ror #16
    a8c4:	andsvs	r6, r5, ip
    a8c8:	ldcllt	0, cr6, [r0], #460	; 0x1cc
    a8cc:	andcs	r4, r0, r0, ror r7
    a8d0:			; <UNDEFINED> instruction: 0x4770bcf0
    a8d4:			; <UNDEFINED> instruction: 0xf04f482a
    a8d8:	ldrblt	r3, [r0, #-767]!	; 0xfffffd01
    a8dc:	tstcs	r2, r8, ror r4
    a8e0:			; <UNDEFINED> instruction: 0xf7ff4d28
    a8e4:	stmdami	r8!, {r0, r1, r2, r3, r8, r9, sl, fp, ip, sp, lr, pc}
    a8e8:	rscscc	pc, pc, #79	; 0x4f
    a8ec:	ldrbtmi	r2, [r8], #-258	; 0xfffffefe
    a8f0:			; <UNDEFINED> instruction: 0xf7ff2405
    a8f4:	stmdami	r5!, {r0, r1, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    a8f8:	rscscc	pc, pc, #79	; 0x4f
    a8fc:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    a900:			; <UNDEFINED> instruction: 0xf7ff2603
    a904:	stmdami	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a908:	rscscc	pc, pc, #79	; 0x4f
    a90c:	ldrbtmi	r2, [r8], #-259	; 0xfffffefd
    a910:	mrc2	7, 7, pc, cr8, cr15, {7}
    a914:			; <UNDEFINED> instruction: 0xf04f481f
    a918:	strdcs	r3, [r3, -pc]
    a91c:			; <UNDEFINED> instruction: 0xf7ff4478
    a920:	ldmdbmi	sp, {r0, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    a924:	andcs	r4, r4, #29696	; 0x7400
    a928:	andcs	r4, r2, r9, ror r4
    a92c:			; <UNDEFINED> instruction: 0xf8c3447b
    a930:	andcs	r0, r6, r0, asr r1
    a934:	mvnmi	pc, #12779520	; 0xc30000
    a938:	smlalbtmi	pc, r8, r3, r8	; <UNPREDICTABLE>
    a93c:	rscmi	pc, r8, #12779520	; 0xc30000
    a940:			; <UNDEFINED> instruction: 0xf8c32401
    a944:			; <UNDEFINED> instruction: 0xf8c323d8
    a948:			; <UNDEFINED> instruction: 0xf8c32140
    a94c:			; <UNDEFINED> instruction: 0x461a22d8
    a950:	msreq	SPSR_, r3, asr #17
    a954:	bicseq	pc, r8, r3, asr #17
    a958:	bicseq	pc, r0, r3, asr #17
    a95c:	cmneq	r0, r3, asr #17	; <UNPREDICTABLE>
    a960:	mvnsvs	pc, r3, asr #17
    a964:	mvnvs	pc, r3, asr #17
    a968:	vmlsne.f16	s11, s6, s16	; <UNPREDICTABLE>
    a96c:			; <UNDEFINED> instruction: 0xf81330ff
    a970:	tstlt	r1, r1, lsl #30
    a974:	addmi	r6, r3, #84	; 0x54
    a978:	andeq	pc, r8, #-2147483648	; 0x80000000
    a97c:	ldfltp	f5, [r0, #-988]!	; 0xfffffc24
    a980:	andeq	sl, r0, r8, lsr #5
    a984:	andeq	r0, r0, r4, ror r1
    a988:	muleq	r0, sl, r2
    a98c:	andeq	sl, r0, lr, lsl #5
    a990:	andeq	sl, r0, r2, lsl #5
    a994:	andeq	sl, r0, r8, ror r2
    a998:	andeq	r0, r2, r8, ror #9
    a99c:	andeq	r3, r2, ip, asr #12
    a9a0:	mvnsmi	lr, sp, lsr #18
    a9a4:	ldcmi	6, cr4, [pc], {7}
    a9a8:	bmi	7f6bc8 <_ZdlPv@@Base+0x7e61c4>
    a9ac:	blmi	7dc1ec <_ZdlPv@@Base+0x7cb7e8>
    a9b0:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    a9b4:	ldrsbthi	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a9b8:	ldmdbeq	r8!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    a9bc:	ldrbtmi	r5, [r8], #2259	; 0x8d3
    a9c0:	movwls	r6, #22555	; 0x581b
    a9c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a9c8:			; <UNDEFINED> instruction: 0xf604b1d8
    a9cc:	strcs	r1, [r0, #-1148]	; 0xfffffb84
    a9d0:			; <UNDEFINED> instruction: 0xf854e003
    a9d4:	strcc	r0, [r1, #-2820]	; 0xfffff4fc
    a9d8:			; <UNDEFINED> instruction: 0x4631b198
    a9dc:	svc	0x0030f7f9
    a9e0:	mvnsle	r2, r0, lsl #16
    a9e4:	bmi	4e2be0 <_ZdlPv@@Base+0x4d21dc>
    a9e8:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    a9ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a9f0:	subsmi	r9, sl, r5, lsl #22
    a9f4:			; <UNDEFINED> instruction: 0x4630d114
    a9f8:	pop	{r1, r2, ip, sp, pc}
    a9fc:			; <UNDEFINED> instruction: 0xf7f941f0
    aa00:			; <UNDEFINED> instruction: 0x466cbe55
    aa04:			; <UNDEFINED> instruction: 0x46204631
    aa08:			; <UNDEFINED> instruction: 0xff8af004
    aa0c:	stmdami	fp, {r1, r3, r8, r9, fp, lr}
    aa10:			; <UNDEFINED> instruction: 0xf8584621
    aa14:	ldrbtmi	r3, [r8], #-3
    aa18:			; <UNDEFINED> instruction: 0xf005461a
    aa1c:			; <UNDEFINED> instruction: 0xe7e2f8ff
    aa20:	mcr	7, 5, pc, cr0, cr9, {7}	; <UNPREDICTABLE>
    aa24:	andeq	r0, r2, r4, lsr #16
    aa28:	andeq	r0, r2, lr, asr r4
    aa2c:	andeq	r0, r0, r0, ror #1
    aa30:	andeq	r0, r2, r2, asr r4
    aa34:	andeq	r0, r2, r6, lsr #8
    aa38:	andeq	r0, r0, r0, ror r1
    aa3c:	andeq	sl, r0, r2, lsl #3
    aa40:			; <UNDEFINED> instruction: 0x4604b538
    aa44:			; <UNDEFINED> instruction: 0xf7fd460d
    aa48:	bmi	20a1ec <_ZdlPv@@Base+0x1f97e8>
    aa4c:	blmi	1d2e54 <_ZdlPv@@Base+0x1c2450>
    aa50:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    aa54:	ldrbtmi	r7, [fp], #-805	; 0xfffffcdb
    aa58:			; <UNDEFINED> instruction: 0xf8527361
    aa5c:	movtcc	r2, #49205	; 0xc035
    aa60:	stmib	r4, {r0, r5, r7, r8, r9, ip, sp, lr}^
    aa64:	lfmlt	f3, 4, [r8, #-0]
    aa68:	andeq	r3, r2, r6, lsr #10
    aa6c:	andeq	pc, r1, sl, ror fp	; <UNPREDICTABLE>
    aa70:			; <UNDEFINED> instruction: 0x460db538
    aa74:			; <UNDEFINED> instruction: 0xf7fd4604
    aa78:	blmi	40a1bc <_ZdlPv@@Base+0x3f97b8>
    aa7c:	stcmi	6, cr4, [pc, #-160]	; a9e4 <__printf_chk@plt+0x60f4>
    aa80:	orrscc	r4, r0, #2063597568	; 0x7b000000
    aa84:	ldrbtmi	r6, [sp], #-35	; 0xffffffdd
    aa88:	ldc2l	0, cr15, [r6, #-24]	; 0xffffffe8
    aa8c:	strmi	r4, [r1], -ip, lsl #22
    aa90:	ldrbtmi	r6, [fp], #-224	; 0xffffff20
    aa94:	andvs	pc, r0, r3, lsl #10
    aa98:	ldc2l	7, cr15, [ip, #1020]!	; 0x3fc
    aa9c:	stmdavs	r0, {r8, ip, sp, pc}
    aaa0:	strtmi	r6, [r0], -r0, rrx
    aaa4:	blmi	1f9f8c <_ZdlPv@@Base+0x1e9588>
    aaa8:	stmiapl	fp!, {r5, r9, sl, lr}^
    aaac:	eorvs	r3, r3, r8, lsl #6
    aab0:	stc2l	7, cr15, [r6, #1012]	; 0x3f4
    aab4:	mrc	7, 2, APSR_nzcv, cr12, cr9, {7}
    aab8:	andeq	pc, r1, r0, asr fp	; <UNPREDICTABLE>
    aabc:	andeq	r0, r2, sl, lsl #7
    aac0:	andeq	r3, r2, r6, ror #9
    aac4:	andeq	r0, r0, r8, asr #2
    aac8:			; <UNDEFINED> instruction: 0x4604b538
    aacc:			; <UNDEFINED> instruction: 0xffd6f7fd
    aad0:	andscs	r4, r0, fp, lsl #22
    aad4:	movwcc	r4, #33915	; 0x847b
    aad8:			; <UNDEFINED> instruction: 0xf0056023
    aadc:	stmdbmi	r9, {r0, r1, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    aae0:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
    aae4:			; <UNDEFINED> instruction: 0xffc4f7ff
    aae8:			; <UNDEFINED> instruction: 0x61254620
    aaec:	and	fp, r2, r8, lsr sp
    aaf0:			; <UNDEFINED> instruction: 0xf0054628
    aaf4:	strtmi	pc, [r0], -r7, lsl #31
    aaf8:			; <UNDEFINED> instruction: 0xffd6f7fd
    aafc:	mrc	7, 1, APSR_nzcv, cr8, cr9, {7}
    ab00:	strdeq	pc, [r1], -ip
    ab04:	andeq	sl, r0, lr, asr #1
    ab08:	addlt	fp, r2, r0, lsl r5
    ab0c:	andscs	r4, r4, r1, lsl #12
    ab10:			; <UNDEFINED> instruction: 0xf0059101
    ab14:	stmdbls	r1, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    ab18:			; <UNDEFINED> instruction: 0xf7ff4604
    ab1c:			; <UNDEFINED> instruction: 0x4620ffd5
    ab20:	ldclt	0, cr11, [r0, #-8]
    ab24:			; <UNDEFINED> instruction: 0xf0054620
    ab28:			; <UNDEFINED> instruction: 0xf7f9ff6d
    ab2c:	svclt	0x0000ee22
    ab30:	strcs	pc, [r0, #2271]	; 0x8df
    ab34:	strcc	pc, [r0, #2271]	; 0x8df
    ab38:	push	{r1, r3, r4, r5, r6, sl, lr}
    ab3c:	strdlt	r4, [r9], r0
    ab40:	stmdavc	r6, {r0, r1, r4, r6, r7, fp, ip, lr}
    ab44:	movwls	r6, #30747	; 0x781b
    ab48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    ab4c:	strbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    ab50:	movwls	r4, #9339	; 0x247b
    ab54:			; <UNDEFINED> instruction: 0xf0002e00
    ab58:			; <UNDEFINED> instruction: 0xf8df8238
    ab5c:			; <UNDEFINED> instruction: 0xf04f3564
    ab60:			; <UNDEFINED> instruction: 0xf8df0900
    ab64:	strmi	fp, [r2], r0, ror #10
    ab68:	ldrbcs	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    ab6c:	movtcc	r4, #50299	; 0xc47b
    ab70:	movwls	r4, #17659	; 0x44fb
    ab74:			; <UNDEFINED> instruction: 0xf8df447a
    ab78:			; <UNDEFINED> instruction: 0x46073554
    ab7c:	subcc	r4, ip, #76, 12	; 0x4c00000
    ab80:	andls	r4, r1, #2063597568	; 0x7b000000
    ab84:			; <UNDEFINED> instruction: 0xf1a69303
    ab88:	ldclne	3, cr0, [sp], #-156	; 0xffffff64
    ab8c:	ldmdale	fp!, {r0, r2, r4, r5, r8, r9, fp, sp}
    ab90:			; <UNDEFINED> instruction: 0xf013e8df
    ab94:	eorseq	r0, sl, lr, lsl #2
    ab98:	eorseq	r0, sl, sl, lsr r0
    ab9c:	eorseq	r0, sl, r5, lsl #2
    aba0:	ldrshteq	r0, [sl], -ip
    aba4:	eorseq	r0, sl, sl, lsr r0
    aba8:	eorseq	r0, sl, sl, lsr r0
    abac:	eorseq	r0, sl, sl, lsr r0
    abb0:	eorseq	r0, sl, sl, lsr r0
    abb4:	eorseq	r0, sl, sl, lsr r0
    abb8:	eorseq	r0, sl, sl, lsr r0
    abbc:	eorseq	r0, r6, sl, lsr r0
    abc0:	strdeq	r0, [r6], #3	; <UNPREDICTABLE>
    abc4:	eorseq	r0, sl, sl, lsr r0
    abc8:	eorseq	r0, sl, sl, lsr r0
    abcc:	eorseq	r0, sl, sl, lsr r0
    abd0:	eorseq	r0, sl, sl, lsr r0
    abd4:	eorseq	r0, sl, sl, lsr r0
    abd8:	eorseq	r0, sl, sl, lsr r0
    abdc:	eorseq	r0, sl, sl, lsr r0
    abe0:	eorseq	r0, sl, sl, lsr r0
    abe4:	eorseq	r0, sl, sl, lsr r0
    abe8:	eorseq	r0, sl, sl, lsr r0
    abec:	eorseq	r0, sl, sl, lsr r0
    abf0:	eorseq	r0, sl, sl, lsr r0
    abf4:	eorseq	r0, sl, sl, lsr r0
    abf8:	eorseq	r0, sl, sl, lsr r0
    abfc:	addeq	r0, r2, sl, lsr r0
    ac00:	blcs	f68df4 <_ZdlPv@@Base+0xf583f0>
    ac04:	mrshi	pc, (UNDEF: 5)	; <UNPREDICTABLE>
    ac08:			; <UNDEFINED> instruction: 0xf0052010
    ac0c:	pkhtbmi	pc, r0, r7, asr #29	; <UNPREDICTABLE>
    ac10:	stc2	7, cr15, [r2, #-1012]	; 0xfffffc0c
    ac14:			; <UNDEFINED> instruction: 0xf85b9b01
    ac18:			; <UNDEFINED> instruction: 0xf8882036
    ac1c:			; <UNDEFINED> instruction: 0xf8c8600c
    ac20:	movwcs	r3, #0
    ac24:	andcs	pc, r4, r8, asr #17
    ac28:	andcc	pc, sp, r8, lsl #17
    ac2c:	andcc	pc, lr, r8, lsl #17
    ac30:	blcs	9e8ce4 <_ZdlPv@@Base+0x9d82e0>
    ac34:	strbmi	sp, [r6], -pc, lsl #2
    ac38:			; <UNDEFINED> instruction: 0xf0002e00
    ac3c:	andscs	r8, r4, r2, asr #1
    ac40:	cdp2	0, 11, cr15, cr12, cr5, {0}
    ac44:			; <UNDEFINED> instruction: 0x46064631
    ac48:			; <UNDEFINED> instruction: 0xff3ef7ff
    ac4c:	svccc	0x0001f815
    ac50:	rscsle	r2, r1, r7, lsr #22
    ac54:	stccs	6, cr4, [r0], {176}	; 0xb0
    ac58:	adcshi	pc, fp, r0
    ac5c:	strtmi	r4, [r0], -r1, asr #12
    ac60:	ldc2	7, cr15, [ip], {254}	; 0xfe
    ac64:	strtmi	r7, [pc], -lr, lsr #16
    ac68:	orrle	r2, ip, r0, lsl #28
    ac6c:	ssatmi	r4, #1, r0, asr #12
    ac70:	ldc	7, cr15, [lr, #-996]	; 0xfffffc1c
    ac74:			; <UNDEFINED> instruction: 0xf0002c00
    ac78:			; <UNDEFINED> instruction: 0xf8df80bf
    ac7c:			; <UNDEFINED> instruction: 0xf8df2454
    ac80:	ldrbtmi	r3, [sl], #-1080	; 0xfffffbc8
    ac84:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ac88:	subsmi	r9, sl, r7, lsl #22
    ac8c:	mvnhi	pc, r0, asr #32
    ac90:	andlt	r4, r9, r0, asr #12
    ac94:	svchi	0x00f0e8bd
    ac98:	mulhi	r1, r7, r8
    ac9c:	svceq	0x0000f1b8
    aca0:	sbchi	pc, r1, r0
    aca4:	msreq	CPSR_sxc, #168, 2	; 0x2a
    aca8:	blcs	1551fa4 <_ZdlPv@@Base+0x15415a0>
    acac:	sbchi	pc, sp, r0, lsl #4
    acb0:			; <UNDEFINED> instruction: 0xf013e8df
    acb4:	smlalbbeq	r0, r7, r2, r1
    acb8:	rsceq	r0, r3, fp, asr #1
    acbc:	sbceq	r0, fp, fp, asr #1
    acc0:	sbceq	r0, fp, r4, lsr #2
    acc4:	smlabteq	pc, fp, r0, r0	; <UNPREDICTABLE>
    acc8:	sbceq	r0, fp, fp, asr #1
    accc:	sbceq	r0, fp, fp, asr #1
    acd0:	sbceq	r0, fp, fp, asr #1
    acd4:	sbceq	r0, fp, fp, asr #1
    acd8:	sbceq	r0, fp, fp, asr #1
    acdc:	sbceq	r0, fp, fp, asr #1
    ace0:	sbceq	r0, fp, fp, asr #1
    ace4:	sbceq	r0, fp, fp, asr #1
    ace8:	sbceq	r0, fp, fp, asr #1
    acec:	sbceq	r0, fp, fp, asr #1
    acf0:	sbceq	r0, fp, fp, asr #1
    acf4:	sbceq	r0, fp, fp, asr #1
    acf8:	sbceq	r0, fp, fp, asr #1
    acfc:	sbceq	r0, fp, fp, asr #1
    ad00:	sbceq	r0, fp, fp, asr #1
    ad04:	sbceq	r0, fp, fp, asr #1
    ad08:	sbceq	r0, fp, fp, asr #1
    ad0c:	sbceq	r0, fp, fp, asr #1
    ad10:	sbceq	r0, fp, fp, asr #1
    ad14:	sbceq	r0, fp, fp, asr #1
    ad18:	sbceq	r0, fp, fp, asr #1
    ad1c:	teqeq	r1, r9, ror #2
    ad20:	smlabteq	pc, fp, r0, r0	; <UNPREDICTABLE>
    ad24:	cmneq	r0, r4, lsr #2
    ad28:	sbceq	r0, fp, fp, asr #1
    ad2c:	sbceq	r0, fp, fp, asr #1
    ad30:	rsceq	r0, r3, r1, lsr r1
    ad34:	sbceq	r0, fp, r3, ror #1
    ad38:	sbceq	r0, fp, fp, asr #1
    ad3c:	sbceq	r0, fp, r3, ror #1
    ad40:	rsceq	r0, r3, fp, asr #1
    ad44:	sbceq	r0, fp, fp, asr #1
    ad48:	sbceq	r0, fp, fp, asr #1
    ad4c:	sbceq	r0, fp, fp, asr #1
    ad50:	sbceq	r0, fp, fp, asr #1
    ad54:	sbceq	r0, fp, fp, asr #1
    ad58:	sbceq	r0, fp, fp, asr #1
    ad5c:	smlabteq	pc, fp, r0, r0	; <UNPREDICTABLE>
    ad60:	blcs	f68f54 <_ZdlPv@@Base+0xf58550>
    ad64:	svcge	0x0050f47f
    ad68:			; <UNDEFINED> instruction: 0xf0052010
    ad6c:	ldmibmi	r9, {r0, r1, r2, r5, r9, sl, fp, ip, sp, lr, pc}^
    ad70:	sxtab16mi	r4, r0, r9, ror #8
    ad74:	mrc2	7, 3, pc, cr12, cr15, {7}
    ad78:	andscs	lr, r0, r3, asr r0
    ad7c:	cdp2	0, 1, cr15, cr14, cr5, {0}
    ad80:	ldrbtmi	r4, [r9], #-2517	; 0xfffff62b
    ad84:			; <UNDEFINED> instruction: 0xf7ff4680
    ad88:			; <UNDEFINED> instruction: 0xe751fe73
    ad8c:			; <UNDEFINED> instruction: 0xf0052010
    ad90:	ldmibmi	r2, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}^
    ad94:	sxtab16mi	r4, r0, r9, ror #8
    ad98:	mcr2	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    ad9c:	andscs	lr, r0, r8, asr #14
    ada0:	cdp2	0, 0, cr15, cr12, cr5, {0}
    ada4:	ldrbtmi	r4, [r9], #-2510	; 0xfffff632
    ada8:			; <UNDEFINED> instruction: 0xf7ff4680
    adac:	ldr	pc, [pc, -r1, ror #28]!
    adb0:			; <UNDEFINED> instruction: 0xf0052010
    adb4:	stmibmi	fp, {r0, r1, r9, sl, fp, ip, sp, lr, pc}^
    adb8:	sxtab16mi	r4, r0, r9, ror #8
    adbc:	mrc2	7, 2, pc, cr8, cr15, {7}
    adc0:	andscs	lr, r0, r6, lsr r7
    adc4:	ldc2l	0, cr15, [sl, #20]!
    adc8:			; <UNDEFINED> instruction: 0x46064631
    adcc:	mrc2	7, 4, pc, cr4, cr13, {7}
    add0:			; <UNDEFINED> instruction: 0xf1b9e735
    add4:	andle	r0, r7, r0, lsl #30
    add8:			; <UNDEFINED> instruction: 0xf0052020
    addc:	strbmi	pc, [r9], -pc, ror #27	; <UNPREDICTABLE>
    ade0:			; <UNDEFINED> instruction: 0xf7fe4604
    ade4:	ldr	pc, [r9, -r7, lsl #23]!
    ade8:	strbmi	r7, [ip], -lr, lsr #16
    adec:	strbmi	r4, [r1], pc, lsr #12
    adf0:			; <UNDEFINED> instruction: 0xf47f2e00
    adf4:	ldr	sl, [r9, -r8, asr #29]!
    adf8:			; <UNDEFINED> instruction: 0xf1b946c8
    adfc:			; <UNDEFINED> instruction: 0xf47f0f00
    ae00:	andscs	sl, r0, ip, lsr pc
    ae04:	ldc2l	0, cr15, [sl, #20]
    ae08:	strmi	r2, [r0], r0, lsl #2
    ae0c:	mrc2	7, 3, pc, cr4, cr13, {7}
    ae10:	andscs	lr, r0, r3, lsr r7
    ae14:	ldc2l	0, cr15, [r2, #20]
    ae18:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
    ae1c:			; <UNDEFINED> instruction: 0xf7ff4680
    ae20:	ldcne	14, cr15, [sp], #156	; 0x9c
    ae24:	bls	c4a3c <_ZdlPv@@Base+0xb4038>
    ae28:	ldmmi	r1!, {r4, r5, r7, r8, r9, fp, lr}
    ae2c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    ae30:			; <UNDEFINED> instruction: 0x4619461a
    ae34:	ldc2l	7, cr15, [r0, #-1004]	; 0xfffffc14
    ae38:	mcrcs	8, 1, r7, cr7, cr14, {3}
    ae3c:	mrcge	4, 7, APSR_nzcv, cr11, cr15, {1}
    ae40:	cfmadd32cs	mvax1, mvfx4, mvfx0, mvfx15
    ae44:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {3}
    ae48:	ldmib	sp, {r4, r8, r9, sl, sp, lr, pc}^
    ae4c:	blmi	fe9d2e5c <_ZdlPv@@Base+0xfe9c2458>
    ae50:			; <UNDEFINED> instruction: 0x461958d3
    ae54:			; <UNDEFINED> instruction: 0xf7fb461a
    ae58:			; <UNDEFINED> instruction: 0x4638fd3f
    ae5c:	blx	1b46e7e <_ZdlPv@@Base+0x1b3647a>
    ae60:	andscs	r9, r0, r5
    ae64:	stc2	0, cr15, [sl, #20]!
    ae68:	strmi	r9, [r0], r5, lsl #18
    ae6c:	mcr2	7, 2, pc, cr4, cr13, {7}	; <UNPREDICTABLE>
    ae70:			; <UNDEFINED> instruction: 0xf7f94628
    ae74:	strmi	lr, [r5], #-3264	; 0xfffff340
    ae78:	ldmvc	fp!, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    ae7c:			; <UNDEFINED> instruction: 0xf0002b28
    ae80:	blcs	16eb228 <_ZdlPv@@Base+0x16da824>
    ae84:	ldmvc	fp!, {r0, r1, r3, r8, ip, lr, pc}^
    ae88:	blcs	12284 <_ZdlPv@@Base+0x1880>
    ae8c:	blcs	177aaf4 <_ZdlPv@@Base+0x176a0f0>
    ae90:			; <UNDEFINED> instruction: 0xf815d005
    ae94:	blcs	1aaa0 <_ZdlPv@@Base+0xa09c>
    ae98:	blcs	177ab00 <_ZdlPv@@Base+0x176a0fc>
    ae9c:	blcs	3f688 <_ZdlPv@@Base+0x2ec84>
    aea0:	addshi	pc, r6, r0
    aea4:	bl	fe9582b0 <_ZdlPv@@Base+0xfe9478ac>
    aea8:			; <UNDEFINED> instruction: 0xf1080807
    aeac:			; <UNDEFINED> instruction: 0xf7f90001
    aeb0:			; <UNDEFINED> instruction: 0x4639ec36
    aeb4:	strmi	r4, [r6], -r2, asr #12
    aeb8:	ldc	7, cr15, [r0], {249}	; 0xf9
    aebc:	andscs	r2, r0, r0, lsl #6
    aec0:	andcc	pc, r8, r6, lsl #16
    aec4:	ldc2l	0, cr15, [sl, #-20]!	; 0xffffffec
    aec8:			; <UNDEFINED> instruction: 0x46804631
    aecc:	mrc2	7, 0, pc, cr4, cr13, {7}
    aed0:	stmdage	r6, {r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
    aed4:	movwcs	r2, #604	; 0x25c
    aed8:	andshi	pc, r9, sp, lsl #17
    aedc:	andscs	pc, r8, sp, lsl #17
    aee0:	andscc	pc, sl, sp, lsl #17
    aee4:	blx	a46f06 <_ZdlPv@@Base+0xa36502>
    aee8:	andscs	r4, r0, r1, lsl #12
    aeec:			; <UNDEFINED> instruction: 0xf0059105
    aef0:	stmdbls	r5, {r0, r2, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    aef4:			; <UNDEFINED> instruction: 0xf7fd4680
    aef8:			; <UNDEFINED> instruction: 0xe699fdff
    aefc:	movwcs	r2, #16
    af00:	andshi	pc, r8, sp, lsl #17
    af04:	andscc	pc, r9, sp, lsl #17
    af08:	ldc2l	0, cr15, [r8, #-20]	; 0xffffffec
    af0c:	strmi	sl, [r0], r6, lsl #18
    af10:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
    af14:	andscs	lr, r0, ip, lsl #13
    af18:	ldc2l	0, cr15, [r0, #-20]	; 0xffffffec
    af1c:			; <UNDEFINED> instruction: 0xf7fd4680
    af20:	blmi	1d49d14 <_ZdlPv@@Base+0x1d39310>
    af24:	stmdbls	r4, {r2, r3, r4, r6, r9, sp}
    af28:			; <UNDEFINED> instruction: 0xf8a8447b
    af2c:	andcs	r2, r0, #12
    af30:	andcs	pc, lr, r8, lsl #17
    af34:	rsccc	pc, r0, #13828096	; 0xd30000
    af38:	andne	pc, r0, r8, asr #17
    af3c:	andcc	pc, r4, r8, asr #17
    af40:	ldmvc	fp!, {r1, r2, r4, r5, r6, r9, sl, sp, lr, pc}
    af44:	blcs	1c9ac <_ZdlPv@@Base+0xbfa8>
    af48:			; <UNDEFINED> instruction: 0xf897d074
    af4c:			; <UNDEFINED> instruction: 0xf88d8003
    af50:			; <UNDEFINED> instruction: 0xf1b83018
    af54:	suble	r0, ip, r0, lsl #30
    af58:	movwcs	r2, #16
    af5c:	andshi	pc, r9, sp, lsl #17
    af60:			; <UNDEFINED> instruction: 0xf88d1d3d
    af64:			; <UNDEFINED> instruction: 0xf005301a
    af68:	stmdbge	r6, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    af6c:			; <UNDEFINED> instruction: 0xf7ff4680
    af70:			; <UNDEFINED> instruction: 0xe65dfd7f
    af74:			; <UNDEFINED> instruction: 0xf0052010
    af78:	ldmdbmi	pc, {r0, r5, r8, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    af7c:	sxtab16mi	r4, r0, r9, ror #8
    af80:	ldc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
    af84:			; <UNDEFINED> instruction: 0xf897e654
    af88:	strtmi	r8, [pc], -r2
    af8c:	svceq	0x005df1b8
    af90:	strbmi	sp, [r3], -r6
    af94:	eorsle	r2, ip, r0, lsl #22
    af98:	svccc	0x0001f817
    af9c:	mvnsle	r2, sp, asr fp
    afa0:	andscs	r2, r0, r0, lsl #6
    afa4:	blcc	88fc8 <_ZdlPv@@Base+0x785c4>
    afa8:	stc2	0, cr15, [r8, #-20]	; 0xffffffec
    afac:	strmi	r4, [r0], r9, lsr #12
    afb0:	ldc2l	7, cr15, [lr, #-1020]	; 0xfffffc04
    afb4:			; <UNDEFINED> instruction: 0xe63b463d
    afb8:			; <UNDEFINED> instruction: 0xf0052010
    afbc:	stmdbmi	pc, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    afc0:	sxtab16mi	r4, r0, r9, ror #8
    afc4:	ldc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    afc8:			; <UNDEFINED> instruction: 0xf7f9e632
    afcc:			; <UNDEFINED> instruction: 0xe718eb72
    afd0:	blmi	11b17e0 <_ZdlPv@@Base+0x11a0ddc>
    afd4:	ldmpl	r3, {r1, r3, r6, fp, lr}^
    afd8:			; <UNDEFINED> instruction: 0x461a4478
    afdc:			; <UNDEFINED> instruction: 0xf7fb4619
    afe0:	stmdavc	lr!, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
    afe4:			; <UNDEFINED> instruction: 0xf47f2e27
    afe8:			; <UNDEFINED> instruction: 0xf04faf2b
    afec:	strbmi	r0, [r6], -r0, lsl #16
    aff0:	bls	c4880 <_ZdlPv@@Base+0xb3e7c>
    aff4:	blmi	f523f0 <_ZdlPv@@Base+0xf419ec>
    aff8:	ldmpl	r3, {r1, r6, fp, lr}^
    affc:			; <UNDEFINED> instruction: 0x461a4478
    b000:			; <UNDEFINED> instruction: 0xf7fb4619
    b004:	ldmvc	lr!, {r0, r3, r5, r6, sl, fp, ip, sp, lr, pc}^
    b008:			; <UNDEFINED> instruction: 0xf47f2e27
    b00c:			; <UNDEFINED> instruction: 0x4646af19
    b010:	bls	c4860 <_ZdlPv@@Base+0xb3e5c>
    b014:	blmi	d5ca7c <_ZdlPv@@Base+0xd4c078>
    b018:	ldmpl	r3, {r0, r1, r3, r4, r5, fp, lr}^
    b01c:			; <UNDEFINED> instruction: 0x461a4478
    b020:			; <UNDEFINED> instruction: 0xf7fb4619
    b024:	ldmdavc	lr!, {r0, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    b028:			; <UNDEFINED> instruction: 0xf47f2e27
    b02c:			; <UNDEFINED> instruction: 0x463dae1d
    b030:	str	r4, [r1], -r6, asr #12
    b034:	blmi	b71844 <_ZdlPv@@Base+0xb60e40>
    b038:	ldmpl	r3, {r2, r4, r5, fp, lr}^
    b03c:			; <UNDEFINED> instruction: 0x461a4478
    b040:			; <UNDEFINED> instruction: 0xf7fb4619
    b044:	ldmvc	lr!, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
    b048:			; <UNDEFINED> instruction: 0xf47f2e27
    b04c:			; <UNDEFINED> instruction: 0x4646aef9
    b050:	ldmvc	fp!, {r1, r4, r5, r6, r7, r8, sl, sp, lr, pc}^
    b054:	blcs	12450 <_ZdlPv@@Base+0x1a4c>
    b058:	ldmdbvc	fp!, {r1, r3, r4, r5, r7, ip, lr, pc}
    b05c:	blcs	12558 <_ZdlPv@@Base+0x1b54>
    b060:	svcge	0x0020f47f
    b064:			; <UNDEFINED> instruction: 0xf7f9e7b4
    b068:			; <UNDEFINED> instruction: 0x4640eb7e
    b06c:	stc2l	0, cr15, [sl], {5}
    b070:	bl	1fc905c <_ZdlPv@@Base+0x1fb8658>
    b074:	udf	#36473	; 0x8e79
    b078:	udf	#28279	; 0x6e77
    b07c:	udf	#20085	; 0x4e75
    b080:			; <UNDEFINED> instruction: 0x4630e7f3
    b084:	ldc2	0, cr15, [lr], #20
    b088:	bl	1cc9074 <_ZdlPv@@Base+0x1cb8670>
    b08c:	strtmi	lr, [r0], -sp, ror #15
    b090:	ldc2	0, cr15, [r8], #20
    b094:	bl	1b49080 <_ZdlPv@@Base+0x1b3867c>
    b098:			; <UNDEFINED> instruction: 0xe7e6e7f3
    b09c:	strbmi	lr, [r0], -r5, ror #15
    b0a0:	ldc2	0, cr15, [r0], #20
    b0a4:	bl	1949090 <_ZdlPv@@Base+0x193868c>
    b0a8:			; <UNDEFINED> instruction: 0xe7dee7df
    b0ac:			; <UNDEFINED> instruction: 0xe7dce7dd
    b0b0:	svclt	0x0000e7db
    b0b4:	ldrdeq	r0, [r2], -r8
    b0b8:	andeq	r0, r0, r0, ror #1
    b0bc:	andeq	r0, r2, r0, asr #5
    b0c0:	andeq	pc, r1, r4, ror #20
    b0c4:	andeq	r3, r2, r8, lsl #8
    b0c8:	andeq	pc, r1, ip, asr sl	; <UNPREDICTABLE>
    b0cc:	andeq	sl, r0, r8, asr #32
    b0d0:	andeq	r0, r2, lr, lsl #3
    b0d4:	andeq	r9, r0, r4, lsr #28
    b0d8:	andeq	r9, r0, sl, lsl #28
    b0dc:	strdeq	r9, [r0], -r4
    b0e0:	ldrdeq	r9, [r0], -lr
    b0e4:	strdeq	r9, [r0], -r8
    b0e8:	andeq	r9, r0, r6, ror sp
    b0ec:	andeq	r0, r0, r0, ror r1
    b0f0:	andeq	r9, r0, r6, lsl #27
    b0f4:	andeq	r3, r2, r0, asr r0
    b0f8:	andeq	r9, r0, r4, asr #24
    b0fc:	andeq	r9, r0, r4, lsl #24
    b100:	ldrdeq	r9, [r0], -ip
    b104:			; <UNDEFINED> instruction: 0x00009bb8
    b108:	muleq	r0, r8, fp
    b10c:	andeq	r9, r0, r8, ror fp
    b110:	blmi	f9da0c <_ZdlPv@@Base+0xf8d008>
    b114:	push	{r1, r3, r4, r5, r6, sl, lr}
    b118:	strdlt	r4, [r7], r0
    b11c:			; <UNDEFINED> instruction: 0x460558d3
    b120:	ldrdhi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    b124:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
    b128:			; <UNDEFINED> instruction: 0xf04f9305
    b12c:	ldrbtmi	r0, [r8], #768	; 0x300
    b130:	subsle	r2, pc, r0, lsl #18
    b134:	ldrbtmi	r4, [ip], #-3127	; 0xfffff3c9
    b138:	ldmdbeq	r8!, {r2, r4, r6, r7, fp, ip, sp, lr, pc}^
    b13c:			; <UNDEFINED> instruction: 0xf604b358
    b140:			; <UNDEFINED> instruction: 0x2600147c
    b144:			; <UNDEFINED> instruction: 0xf854e003
    b148:	strcc	r0, [r1], -r4, lsl #22
    b14c:			; <UNDEFINED> instruction: 0x4629b318
    b150:	bl	1dc913c <_ZdlPv@@Base+0x1db8738>
    b154:	mvnsle	r2, r0, lsl #16
    b158:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
    b15c:	stmibeq	r0!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}
    b160:			; <UNDEFINED> instruction: 0xf04fbb00
    b164:			; <UNDEFINED> instruction: 0x463839ff
    b168:	stc2l	7, cr15, [r2], #1020	; 0x3fc
    b16c:	ldrtmi	r4, [r1], -sl, asr #12
    b170:	strmi	r6, [r4], -r3, lsl #16
    b174:			; <UNDEFINED> instruction: 0x47986b1b
    b178:	strtmi	r6, [r0], -r3, lsr #16
    b17c:			; <UNDEFINED> instruction: 0x4798689b
    b180:	blmi	89da20 <_ZdlPv@@Base+0x88d01c>
    b184:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b188:	blls	1651f8 <_ZdlPv@@Base+0x1547f4>
    b18c:	teqle	r8, sl, asr r0
    b190:	pop	{r0, r1, r2, ip, sp, pc}
    b194:	blmi	8ac15c <_ZdlPv@@Base+0x89b758>
    b198:			; <UNDEFINED> instruction: 0xf8d3447b
    b19c:			; <UNDEFINED> instruction: 0xb1a809a0
    b1a0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    b1a4:			; <UNDEFINED> instruction: 0xf04f4c1f
    b1a8:	ldrbtmi	r0, [ip], #-2304	; 0xfffff700
    b1ac:	strtne	pc, [r4], #1540	; 0x604
    b1b0:			; <UNDEFINED> instruction: 0xf854e004
    b1b4:			; <UNDEFINED> instruction: 0xf1090b04
    b1b8:			; <UNDEFINED> instruction: 0xb1280901
    b1bc:			; <UNDEFINED> instruction: 0xf7f94629
    b1c0:	stmdacs	r0, {r6, r8, r9, fp, sp, lr, pc}
    b1c4:			; <UNDEFINED> instruction: 0xe7ced1f5
    b1c8:	bicle	r1, sl, r3, ror ip
    b1cc:	strtmi	r4, [r9], -ip, ror #12
    b1d0:			; <UNDEFINED> instruction: 0xf0044620
    b1d4:	blmi	54a070 <_ZdlPv@@Base+0x53966c>
    b1d8:			; <UNDEFINED> instruction: 0x46214814
    b1dc:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    b1e0:			; <UNDEFINED> instruction: 0x461a4478
    b1e4:	ldc2	0, cr15, [sl, #-16]
    b1e8:	sbcle	r2, r9, r0, lsl #30
    b1ec:			; <UNDEFINED> instruction: 0xf7f94638
    b1f0:			; <UNDEFINED> instruction: 0xe7c5ead6
    b1f4:	vmla.i8	d20, d0, d14
    b1f8:	ldrbtmi	r2, [r9], #-187	; 0xffffff45
    b1fc:			; <UNDEFINED> instruction: 0xf9daf004
    b200:			; <UNDEFINED> instruction: 0xf7f9e798
    b204:	svclt	0x0000eab0
    b208:	strdeq	pc, [r1], -ip
    b20c:	andeq	r0, r0, r0, ror #1
    b210:	andeq	pc, r1, r2, ror #25
    b214:	muleq	r2, lr, r0
    b218:	andeq	r0, r2, sl, ror r0
    b21c:	andeq	pc, r1, ip, lsl #25
    b220:	andeq	r0, r2, ip, lsr r0
    b224:	andeq	r0, r2, sl, lsr #32
    b228:	andeq	r0, r0, r0, ror r1
    b22c:	strdeq	r9, [r0], -r8
    b230:	andeq	r9, r0, lr, lsl r9
    b234:	bmi	19de50 <_ZdlPv@@Base+0x18d44c>
    b238:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    b23c:	ldmpl	fp, {r2, r9, sl, lr}
    b240:	andvs	r3, r3, r8, lsl #6
    b244:			; <UNDEFINED> instruction: 0xf9fcf7fd
    b248:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    b24c:	ldrdeq	pc, [r1], -r8
    b250:	andeq	r0, r0, r8, asr #2
    b254:	bmi	29de80 <_ZdlPv@@Base+0x28d47c>
    b258:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    b25c:	ldmpl	fp, {r2, r9, sl, lr}
    b260:	andvs	r3, r3, r8, lsl #6
    b264:			; <UNDEFINED> instruction: 0xf9ecf7fd
    b268:			; <UNDEFINED> instruction: 0xf0054620
    b26c:	strtmi	pc, [r0], -fp, asr #23
    b270:			; <UNDEFINED> instruction: 0x4620bd10
    b274:	blx	ff1c7292 <_ZdlPv@@Base+0xff1b688e>
    b278:	b	1ec9264 <_ZdlPv@@Base+0x1eb8860>
    b27c:			; <UNDEFINED> instruction: 0x0001fbb8
    b280:	andeq	r0, r0, r8, asr #2
    b284:	stmdavs	r3, {r6, r7, fp, sp, lr}
    b288:			; <UNDEFINED> instruction: 0x47186a9b
    b28c:			; <UNDEFINED> instruction: 0xf02168c0
    b290:	stmdavs	r3, {r1, r8}
    b294:			; <UNDEFINED> instruction: 0x47186b5b
    b298:			; <UNDEFINED> instruction: 0x4604b570
    b29c:	strmi	r6, [sp], -r0, asr #18
    b2a0:	stmdavs	r3, {r3, r4, r8, ip, sp, pc}
    b2a4:	blvs	fe6d76b0 <_ZdlPv@@Base+0xfe6c6cac>
    b2a8:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}
    b2ac:	stmdavs	r3, {r3, r4, r8, ip, sp, pc}
    b2b0:	blvs	fe6d245c <_ZdlPv@@Base+0xfe6c1a58>
    b2b4:	stmiavs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    b2b8:	pop	{r0, r3, r5, r9, sl, lr}
    b2bc:	stmdavs	r3, {r4, r5, r6, lr}
    b2c0:			; <UNDEFINED> instruction: 0x47186b9b
    b2c4:			; <UNDEFINED> instruction: 0x4604b510
    b2c8:	stmdbvs	r0, {r0, r1, r3, r8, r9, fp, lr}
    b2cc:	movwcc	r4, #33915	; 0x847b
    b2d0:	tstlt	r0, r3, lsr #32
    b2d4:	ldmvs	fp, {r0, r1, fp, sp, lr}
    b2d8:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    b2dc:	stmdavs	r3, {r4, r8, ip, sp, pc}
    b2e0:			; <UNDEFINED> instruction: 0x4798689b
    b2e4:			; <UNDEFINED> instruction: 0xf7fd4620
    b2e8:			; <UNDEFINED> instruction: 0x4620fbdf
    b2ec:			; <UNDEFINED> instruction: 0x4620bd10
    b2f0:	blx	ff6c92ee <_ZdlPv@@Base+0xff6b88ea>
    b2f4:	b	f492e0 <_ZdlPv@@Base+0xf388dc>
    b2f8:	strdeq	pc, [r1], -r4
    b2fc:			; <UNDEFINED> instruction: 0x4604b510
    b300:			; <UNDEFINED> instruction: 0xffe0f7ff
    b304:			; <UNDEFINED> instruction: 0xf0054620
    b308:			; <UNDEFINED> instruction: 0x4620fb7d
    b30c:			; <UNDEFINED> instruction: 0x4620bd10
    b310:	blx	1e4732e <_ZdlPv@@Base+0x1e3692a>
    b314:	b	b49300 <_ZdlPv@@Base+0xb388fc>
    b318:	bmi	159e074 <_ZdlPv@@Base+0x158d670>
    b31c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    b320:	ldmpl	fp, {r2, r9, sl, lr}
    b324:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    b328:	stmiavs	r0, {r3, r4, r6, r8, ip, lr, pc}^
    b32c:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b330:	stmdbvs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    b334:	ldmdbmi	r0, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    b338:	ldrbtmi	r2, [r9], #-1
    b33c:	b	ff6c9328 <_ZdlPv@@Base+0xff6b8924>
    b340:	stmiavs	r2!, {r1, r2, r3, r6, r8, fp, lr}
    b344:	ldrbtmi	r2, [r9], #-1
    b348:	b	ff549334 <_ZdlPv@@Base+0xff538930>
    b34c:	stmiavs	r2!, {r2, r3, r6, r8, fp, lr}
    b350:	ldrbtmi	r2, [r9], #-1
    b354:	b	ff3c9340 <_ZdlPv@@Base+0xff3b893c>
    b358:	stmdavs	r3, {r5, r6, r8, fp, sp, lr}
    b35c:			; <UNDEFINED> instruction: 0x4798699b
    b360:	stmiavs	r2!, {r3, r6, r8, fp, lr}
    b364:	ldrbtmi	r2, [r9], #-1
    b368:	b	ff149354 <_ZdlPv@@Base+0xff138950>
    b36c:	andcs	r4, r1, r6, asr #18
    b370:			; <UNDEFINED> instruction: 0xf7f94479
    b374:	stmdbvs	r3!, {r6, r7, r9, fp, sp, lr, pc}
    b378:	stmdbmi	r4, {r0, r1, r4, r5, r8, r9, ip, sp, pc}^
    b37c:	ldrbtmi	r2, [r9], #-1
    b380:	b	fee4936c <_ZdlPv@@Base+0xfee38968>
    b384:	stmiavs	r2!, {r1, r6, r8, fp, lr}
    b388:	ldrbtmi	r2, [r9], #-1
    b38c:	b	fecc9378 <_ZdlPv@@Base+0xfecb8974>
    b390:	stmiavs	r2!, {r6, r8, fp, lr}
    b394:	ldrbtmi	r2, [r9], #-1
    b398:	b	feb49384 <_ZdlPv@@Base+0xfeb38980>
    b39c:	ldmdbmi	lr!, {r0, r1, r5, r6, r7, fp, sp, lr}
    b3a0:	ldmvs	sl, {r0, sp}
    b3a4:			; <UNDEFINED> instruction: 0xf7f94479
    b3a8:	stmdbvs	r0!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    b3ac:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b3b0:	ldmdbmi	sl!, {r3, r4, r7, r8, r9, sl, lr}
    b3b4:	andcs	r6, r1, r2, lsr #17
    b3b8:			; <UNDEFINED> instruction: 0xf7f94479
    b3bc:	ldmdbmi	r8!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
    b3c0:	ldrbtmi	r2, [r9], #-1
    b3c4:	b	fe5c93b0 <_ZdlPv@@Base+0xfe5b89ac>
    b3c8:	andcs	r6, r1, r3, ror #17
    b3cc:	stmiavs	r2!, {r0, r2, r4, r5, r8, fp, lr}
    b3d0:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    b3d4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b3d8:	blt	fe2c93c4 <_ZdlPv@@Base+0xfe2b89c0>
    b3dc:	andle	r2, r0, r1, lsl #26
    b3e0:	ldmib	r0, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    b3e4:	blcs	13ffc <_ZdlPv@@Base+0x35f8>
    b3e8:			; <UNDEFINED> instruction: 0xb1bad02c
    b3ec:	strtmi	r4, [r8], -lr, lsr #18
    b3f0:			; <UNDEFINED> instruction: 0xf7f94479
    b3f4:	stmiavs	r0!, {r7, r9, fp, sp, lr, pc}^
    b3f8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b3fc:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}
    b400:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b404:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    b408:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b40c:	stmdbmi	r7!, {r3, r4, r7, r8, r9, sl, lr}
    b410:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b414:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b418:	blt	1ac9404 <_ZdlPv@@Base+0x1ab8a00>
    b41c:	strtmi	r4, [r8], -r4, lsr #18
    b420:			; <UNDEFINED> instruction: 0xf7f94479
    b424:	stmiavs	r0!, {r3, r5, r6, r9, fp, sp, lr, pc}^
    b428:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b42c:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    b430:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b434:	ldmdbmi	pc, {r3, r4, r7, r8, r9, sl, lr}	; <UNPREDICTABLE>
    b438:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b43c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b440:	blt	15c942c <_ZdlPv@@Base+0x15b8a28>
    b444:	sbcle	r2, fp, r0, lsl #20
    b448:			; <UNDEFINED> instruction: 0x4628491b
    b44c:			; <UNDEFINED> instruction: 0xf7f94479
    b450:	stmiavs	r0!, {r1, r4, r6, r9, fp, sp, lr, pc}^
    b454:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b458:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}
    b45c:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    b460:	ldmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    b464:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    b468:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b46c:	blt	1049458 <_ZdlPv@@Base+0x1038a54>
    b470:	strdeq	pc, [r1], -r4
    b474:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b478:			; <UNDEFINED> instruction: 0x000091be
    b47c:			; <UNDEFINED> instruction: 0x000091ba
    b480:	muleq	r0, r6, r1
    b484:	andeq	r9, r0, r2, lsl r2
    b488:	andeq	r9, r0, ip, asr #10
    b48c:	andeq	r9, r0, sl, ror r1
    b490:			; <UNDEFINED> instruction: 0x000091b2
    b494:	andeq	r9, r0, r2, asr r1
    b498:	andeq	sl, r0, r8, asr #13
    b49c:	andeq	r9, r0, r0, asr #3
    b4a0:	strdeq	r9, [r0], -sl
    b4a4:	andeq	sl, r0, sl, lsr #13
    b4a8:	andeq	sl, r0, r4, lsr #13
    b4ac:	andeq	sl, r0, lr, lsl #13
    b4b0:	andeq	sl, r0, ip, lsl #13
    b4b4:	andeq	sl, r0, sl, ror r6
    b4b8:	andeq	sl, r0, r0, ror r6
    b4bc:	andeq	sl, r0, lr, asr r6
    b4c0:	mvnsmi	lr, #737280	; 0xb4000
    b4c4:	stmiavs	r0, {r2, r9, sl, lr}^
    b4c8:	strmi	fp, [lr], -r5, lsl #1
    b4cc:	stmdavs	r3, {r1, r4, r5, r7, r8, sl, fp, lr}
    b4d0:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    b4d4:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    b4d8:	pkhbtmi	r6, r0, sl, lsl #16
    b4dc:	ldmdbvs	r3, {r3, r4, r9, sl, lr}
    b4e0:	stmibmi	lr!, {r3, r4, r7, r8, r9, sl, lr}
    b4e4:	andcs	r6, r1, r2, lsr #17
    b4e8:			; <UNDEFINED> instruction: 0xf7f94479
    b4ec:	vmlacs.f32	s28, s2, s8
    b4f0:	rscshi	pc, r9, r0, lsl #6
    b4f4:	stmiapl	fp!, {r1, r3, r5, r7, r8, r9, fp, lr}^
    b4f8:	blcs	2556c <_ZdlPv@@Base+0x14b68>
    b4fc:	rscshi	pc, r3, r0
    b500:	andcs	r4, r1, r8, lsr #19
    b504:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    b508:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b50c:	cmplt	r7, r7, lsr #18
    b510:			; <UNDEFINED> instruction: 0x4630683b
    b514:	ldrdls	pc, [ip], -r3
    b518:	mcr2	7, 7, pc, cr12, cr12, {7}	; <UNPREDICTABLE>
    b51c:	mcr2	7, 7, pc, cr14, cr12, {7}	; <UNPREDICTABLE>
    b520:	ldrtmi	r4, [r8], -r1, lsl #12
    b524:	stmdbvs	r7!, {r3, r6, r7, r8, r9, sl, lr}^
    b528:	ldmdavs	fp!, {r0, r1, r2, r6, r8, ip, sp, pc}
    b52c:			; <UNDEFINED> instruction: 0xf8d34630
    b530:			; <UNDEFINED> instruction: 0xf7fc900c
    b534:			; <UNDEFINED> instruction: 0x4601fedf
    b538:			; <UNDEFINED> instruction: 0x47c84638
    b53c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    b540:			; <UNDEFINED> instruction: 0x47986a5b
    b544:			; <UNDEFINED> instruction: 0xf0002800
    b548:	ldmibmi	r7, {r0, r2, r4, r6, r7, pc}
    b54c:	stmiavs	r2!, {r0, sp}
    b550:			; <UNDEFINED> instruction: 0xf7f94479
    b554:	ldmibmi	r5, {r4, r6, r7, r8, fp, sp, lr, pc}
    b558:	andcs	r6, r1, r2, lsr #17
    b55c:			; <UNDEFINED> instruction: 0xf7f94479
    b560:	ldmibmi	r3, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
    b564:	stmiavs	r2!, {r0, sp}
    b568:			; <UNDEFINED> instruction: 0xf7f94479
    b56c:			; <UNDEFINED> instruction: 0xf8d4e9c4
    b570:			; <UNDEFINED> instruction: 0xf1bcc014
    b574:			; <UNDEFINED> instruction: 0xf0000f00
    b578:	mcrcs	0, 0, r8, cr3, cr13, {6}
    b57c:	adcshi	pc, r6, r0
    b580:			; <UNDEFINED> instruction: 0xf14007f3
    b584:	blmi	fe2eb970 <_ZdlPv@@Base+0xfe2daf6c>
    b588:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    b58c:	andcs	r4, r1, sl, lsl #21
    b590:	stmiapl	pc!, {r0, r1, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
    b594:	ldmdavs	lr!, {r1, r3, r4, r9, sl, lr}
    b598:			; <UNDEFINED> instruction: 0xf8dc9602
    b59c:	tstls	r0, r8
    b5a0:	strls	r4, [r1], -r6, lsl #19
    b5a4:			; <UNDEFINED> instruction: 0xf7f94479
    b5a8:	stmdbvs	r3!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    b5ac:	eorsle	r2, pc, r0, lsl #22
    b5b0:	andcs	r4, r1, r3, lsl #21
    b5b4:	stmibmi	r3, {r0, r1, r5, r7, fp, sp, lr}
    b5b8:	ldrbtmi	r5, [r9], #-2222	; 0xfffff752
    b5bc:	ldmdavs	r6!, {r1, r3, r4, r9, sl, lr}
    b5c0:			; <UNDEFINED> instruction: 0xf7f99600
    b5c4:	bmi	fe045c2c <_ZdlPv@@Base+0xfe035228>
    b5c8:	andcs	r6, r1, r3, lsr #17
    b5cc:	ldmib	r4, {r0, r3, r5, r7, fp, ip, lr}^
    b5d0:	stmdavs	r9, {r2, r9, sp, lr}
    b5d4:	stmib	sp, {r1, r4, r7, fp, sp, lr}^
    b5d8:	ldmvs	r6!, {r0, r8, ip, sp}
    b5dc:			; <UNDEFINED> instruction: 0x9600497b
    b5e0:			; <UNDEFINED> instruction: 0xf7f94479
    b5e4:	ldmdbmi	sl!, {r3, r7, r8, fp, sp, lr, pc}^
    b5e8:	ldrbtmi	r2, [r9], #-1
    b5ec:	stmib	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b5f0:	stmiavs	r2!, {r3, r4, r5, r6, r8, fp, lr}
    b5f4:	ldrbtmi	r2, [r9], #-1
    b5f8:	ldmdb	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b5fc:	stmiavs	r3!, {r0, r5, r6, r8, fp, sp, lr}
    b600:	ldmdavs	sl!, {r0, sp}
    b604:	ldmdbmi	r4!, {r1, r2, r3, r7, fp, sp, lr}^
    b608:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    b60c:	ldmdb	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b610:	stmiavs	r2!, {r1, r4, r5, r6, r8, fp, lr}
    b614:	ldrbtmi	r2, [r9], #-1
    b618:	stmdb	ip!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b61c:	stmiavs	r2!, {r4, r5, r6, r8, fp, lr}
    b620:	ldrbtmi	r2, [r9], #-1
    b624:	stmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b628:	ldrbtmi	r4, [r8], #-2158	; 0xfffff792
    b62c:	stmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b630:	andcs	r6, r1, r3, ror #17
    b634:	stmiavs	r2!, {r2, r3, r5, r6, r8, fp, lr}
    b638:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    b63c:	ldmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b640:	bcs	25ad0 <_ZdlPv@@Base+0x150cc>
    b644:	addhi	pc, ip, r0
    b648:	stmiavs	r0!, {r3, r5, r6, r8, r9, fp, lr}^
    b64c:	stmiapl	sp!, {r0, r5, r6, r8, fp, sp, lr}^
    b650:	stmvs	r3, {r1, r4, r7, fp, sp, lr}
    b654:	stmdbcs	r0, {r3, r5, fp, sp, lr}
    b658:	andls	sp, r1, r5, rrx
    b65c:	stmvs	sp, {r0, sp}
    b660:	strls	r4, [r0, #-2403]	; 0xfffff69d
    b664:			; <UNDEFINED> instruction: 0xf7f94479
    b668:	stmiavs	r3!, {r1, r2, r6, r8, fp, sp, lr, pc}^
    b66c:	stmdbmi	r1!, {r0, sp}^
    b670:	ldmvs	fp, {r1, r5, r7, fp, sp, lr}
    b674:			; <UNDEFINED> instruction: 0xf7f94479
    b678:	stmdbvs	r3!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}^
    b67c:	ldmdbmi	lr, {r0, r1, r4, r5, r8, ip, sp, pc}^
    b680:	ldmvs	fp, {r0, sp}
    b684:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    b688:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b68c:	teqlt	r3, r3, lsr #18
    b690:	andcs	r4, r1, sl, asr r9
    b694:	stmiavs	r2!, {r0, r1, r3, r4, r7, fp, sp, lr}
    b698:			; <UNDEFINED> instruction: 0xf7f94479
    b69c:	andcs	lr, sl, ip, lsr #18
    b6a0:	ldmda	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6a4:	movwcs	lr, #10708	; 0x29d4
    b6a8:	andcs	r4, r1, r5, asr r9
    b6ac:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    b6b0:	stmdb	r0!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6b4:	teqlt	r3, r3, lsr #18
    b6b8:	andcs	r4, r1, r2, asr r9
    b6bc:	stmiavs	r2!, {r0, r1, r3, r4, r7, fp, sp, lr}
    b6c0:			; <UNDEFINED> instruction: 0xf7f94479
    b6c4:	stmdbvs	r3!, {r3, r4, r8, fp, sp, lr, pc}^
    b6c8:	stmdbmi	pc, {r0, r1, r4, r5, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    b6cc:	ldmvs	fp, {r0, sp}
    b6d0:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    b6d4:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b6d8:			; <UNDEFINED> instruction: 0xf7f9200a
    b6dc:			; <UNDEFINED> instruction: 0x4640e818
    b6e0:	pop	{r0, r2, ip, sp, pc}
    b6e4:			; <UNDEFINED> instruction: 0xf7fc83f0
    b6e8:	smusdx	r9, r7, pc	; <UNPREDICTABLE>
    b6ec:	stmiapl	fp!, {r0, r1, r2, r6, r8, r9, fp, lr}^
    b6f0:	smlald	r6, fp, r9, r8
    b6f4:	andcs	r4, r1, r6, asr #22
    b6f8:	ldrdcs	lr, [r2, -r4]
    b6fc:	stmvs	fp, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    b700:	ldmdavs	pc!, {r2, r6, r8, fp, lr}	; <UNPREDICTABLE>
    b704:	smlsdxls	r0, r9, r4, r4
    b708:	ldm	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b70c:	stmiavs	r1!, {r1, r6, r8, r9, fp, lr}^
    b710:	stmiavs	r2!, {r0, sp}
    b714:	stmvs	fp, {r0, r1, r2, r3, r5, r6, r7, fp, ip, lr}
    b718:	ldmdavs	pc!, {r6, r8, fp, lr}	; <UNPREDICTABLE>
    b71c:	smlsdxls	r0, r9, r4, r4
    b720:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b724:	ldmdbmi	lr!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}
    b728:	andcs	r9, r1, r0
    b72c:			; <UNDEFINED> instruction: 0xf7f94479
    b730:	ldr	lr, [sl, r2, ror #17]
    b734:	tstlt	pc, #638976	; 0x9c000
    b738:	andcs	r4, r1, pc, lsl sl
    b73c:	cdpmi	8, 3, cr6, cr9, cr3, {5}
    b740:	ldmdbmi	r9!, {r1, r3, r5, r7, fp, ip, lr}
    b744:	ldrdgt	pc, [r0], -r2
    b748:			; <UNDEFINED> instruction: 0x461a4479
    b74c:	andgt	pc, r8, sp, asr #17
    b750:			; <UNDEFINED> instruction: 0x970168bf
    b754:	ldmdavs	r6!, {r1, r2, r3, r5, r7, r8, fp, ip, lr}
    b758:			; <UNDEFINED> instruction: 0xf7f99600
    b75c:	strb	lr, [r7, -ip, asr #17]!
    b760:			; <UNDEFINED> instruction: 0xb1a26962
    b764:	andcs	r4, r1, r1, lsr #22
    b768:	ldmvs	r2, {r4, r5, r8, fp, lr}
    b76c:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    b770:			; <UNDEFINED> instruction: 0xf7f9681b
    b774:	ldrb	lr, [r8, -r0, asr #17]!
    b778:	stmiapl	fp!, {r0, r2, r3, r5, r8, r9, fp, lr}^
    b77c:	smlad	r5, r9, r8, r6
    b780:	rsbcs	r4, r0, ip, lsr #18
    b784:			; <UNDEFINED> instruction: 0xf0034479
    b788:	stmdbvs	r7!, {r0, r2, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    b78c:	ldrdcs	lr, [sl], -r4
    b790:	svc	0x00bcf7f8
    b794:	svclt	0x0000e769
    b798:	andeq	pc, r1, r0, asr #18
    b79c:	andeq	r9, r0, ip, lsl r1
    b7a0:	andeq	r0, r0, r4, lsl #3
    b7a4:	andeq	r9, r0, r2, lsl r1
    b7a8:	andeq	sl, r0, ip, ror r5
    b7ac:	andeq	sl, r0, ip, ror r5
    b7b0:	andeq	r9, r0, r0, ror #1
    b7b4:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    b7b8:	muleq	r0, r4, r1
    b7bc:	andeq	sl, r0, r8, asr #11
    b7c0:	andeq	r0, r0, r4, ror #2
    b7c4:	ldrdeq	sl, [r0], -lr
    b7c8:	andeq	r0, r0, ip, lsr #2
    b7cc:	ldrdeq	sl, [r0], -r0
    b7d0:	strdeq	sl, [r0], -lr
    b7d4:	andeq	sl, r0, r6, lsl #12
    b7d8:	andeq	sl, r0, sl, lsl #12
    b7dc:	andeq	sl, r0, sl, lsr #12
    b7e0:	andeq	sl, r0, r6, lsr r6
    b7e4:	andeq	sl, r0, r6, asr #12
    b7e8:	andeq	r9, r0, r6, rrx
    b7ec:	andeq	r0, r0, ip, lsl #3
    b7f0:	andeq	sl, r0, r0, lsl r6
    b7f4:	andeq	sl, r0, r0, ror #12
    b7f8:	andeq	sl, r0, r2, ror #12
    b7fc:	andeq	sl, r0, r8, ror #12
    b800:	andeq	sl, r0, sl, ror #12
    b804:	andeq	sl, r0, ip, ror #12
    b808:	andeq	sl, r0, r2, ror r6
    b80c:	ldrdeq	r0, [r0], -r8
    b810:	andeq	r0, r0, r4, lsr #3
    b814:	andeq	sl, r0, r0, ror #7
    b818:			; <UNDEFINED> instruction: 0x000001b8
    b81c:	andeq	sl, r0, r4, ror #7
    b820:	andeq	sl, r0, r4, ror r5
    b824:	andeq	r0, r0, r0, asr #2
    b828:	strdeq	sl, [r0], -r4
    b82c:	andeq	sl, r0, r2, asr r5
    b830:	andeq	r0, r0, ip, lsl r1
    b834:	muleq	r0, r4, r3
    b838:	bmi	71e4ac <_ZdlPv@@Base+0x70daa8>
    b83c:	ldmdbmi	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    b840:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    b844:			; <UNDEFINED> instruction: 0x4604589d
    b848:	stmdavs	r8!, {r1, r3, r4, r9, sl, fp, lr}
    b84c:			; <UNDEFINED> instruction: 0xf005447e
    b850:	stmiavs	r0!, {r0, r1, r2, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    b854:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    b858:	stmdavs	r8!, {r3, r4, r7, r8, r9, sl, lr}
    b85c:			; <UNDEFINED> instruction: 0xf0054631
    b860:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    b864:	ldmdbmi	r4, {r0, r1, r5, r6, r8, ip, sp, pc}
    b868:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    b86c:	cdp2	0, 9, cr15, cr8, cr5, {0}
    b870:	stmdavs	r3, {r5, r8, fp, sp, lr}
    b874:			; <UNDEFINED> instruction: 0x4798681b
    b878:	ldrtmi	r6, [r1], -r8, lsr #16
    b87c:	cdp2	0, 9, cr15, cr0, cr5, {0}
    b880:	cmnlt	fp, r3, ror #18
    b884:	stmdavs	r8!, {r0, r2, r3, r8, fp, lr}
    b888:			; <UNDEFINED> instruction: 0xf0054479
    b88c:	stmdbvs	r0!, {r0, r3, r7, r9, sl, fp, ip, sp, lr, pc}^
    b890:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    b894:	stmdbmi	sl, {r3, r4, r7, r8, r9, sl, lr}
    b898:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    b89c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    b8a0:	cdplt	0, 7, cr15, cr14, cr5, {0}
    b8a4:	svclt	0x0000bd70
    b8a8:	ldrdeq	pc, [r1], -r4
    b8ac:	andeq	r0, r0, ip, asr r1
    b8b0:	andeq	sl, r0, sl, lsr r8
    b8b4:			; <UNDEFINED> instruction: 0x000078b4
    b8b8:	strdeq	sl, [r0], -r2
    b8bc:	ldrdeq	sl, [r0], -ip
    b8c0:	andeq	r7, r0, r6, ror #16
    b8c4:			; <UNDEFINED> instruction: 0x4605b5f8
    b8c8:	strmi	r6, [pc], -r3, lsl #16
    b8cc:	ldmibvs	fp, {r1, r2, r4, r9, sl, lr}^
    b8d0:			; <UNDEFINED> instruction: 0xb1784798
    b8d4:	ldrtmi	r6, [r2], -r5, lsl #19
    b8d8:	strmi	r6, [r4], -r6, asr #18
    b8dc:	strmi	pc, [r0, #261]	; 0x105
    b8e0:	stccc	6, cr4, [r1, #-228]	; 0xffffff1c
    b8e4:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    b8e8:			; <UNDEFINED> instruction: 0xffecf7ff
    b8ec:	eoreq	pc, r5, r6, asr #16
    b8f0:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    b8f4:			; <UNDEFINED> instruction: 0xf0052018
    b8f8:	strtmi	pc, [r9], -r1, ror #16
    b8fc:			; <UNDEFINED> instruction: 0xf7fd4604
    b900:	blmi	1c9bfc <_ZdlPv@@Base+0x1b91f8>
    b904:	stmib	r4, {r5, r9, sl, lr}^
    b908:	ldrbtmi	r7, [fp], #-1540	; 0xfffff9fc
    b90c:	eorvs	r3, r3, r8, lsl #6
    b910:			; <UNDEFINED> instruction: 0x4620bdf8
    b914:			; <UNDEFINED> instruction: 0xf876f005
    b918:	svc	0x002af7f8
    b91c:			; <UNDEFINED> instruction: 0x0001edb6
    b920:			; <UNDEFINED> instruction: 0x4604b570
    b924:			; <UNDEFINED> instruction: 0x4616461d
    b928:			; <UNDEFINED> instruction: 0xf8a8f7fd
    b92c:	strtmi	r4, [r0], -r3, lsl #22
    b930:	ldrbtmi	r6, [fp], #-294	; 0xfffffeda
    b934:	movwcc	r6, #33125	; 0x8165
    b938:	ldcllt	0, cr6, [r0, #-140]!	; 0xffffff74
    b93c:	andeq	lr, r1, lr, lsl #27
    b940:	stmdavs	r3, {r6, r7, fp, sp, lr}
    b944:			; <UNDEFINED> instruction: 0x4718699b
    b948:	stmdavs	r3, {r6, r7, fp, sp, lr}
    b94c:			; <UNDEFINED> instruction: 0x4718699b
    b950:			; <UNDEFINED> instruction: 0x4604b538
    b954:	ldcmi	8, cr6, [r6, #-768]	; 0xfffffd00
    b958:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
    b95c:			; <UNDEFINED> instruction: 0x479868db
    b960:	stmiavs	r3!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    b964:	ldmdbmi	r3, {r0, sp}
    b968:	ldmvs	fp, {r1, r5, r7, fp, sp, lr}
    b96c:			; <UNDEFINED> instruction: 0xf7f84479
    b970:	ldmib	r4, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    b974:	ldmdbmi	r0, {r1, r8, r9, sp}
    b978:	ldmvs	fp, {r0, sp}
    b97c:			; <UNDEFINED> instruction: 0xf7f84479
    b980:	ldmib	r4, {r1, r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    b984:	stmdbmi	sp, {r1, r8, r9, sp}
    b988:	ldmvs	fp, {r0, sp}
    b98c:			; <UNDEFINED> instruction: 0xf7f84479
    b990:	stmdami	fp, {r1, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    b994:			; <UNDEFINED> instruction: 0xf7f84478
    b998:			; <UNDEFINED> instruction: 0x2001eeb2
    b99c:	blmi	27ae84 <_ZdlPv@@Base+0x26a480>
    b9a0:	stmiapl	fp!, {r0, r3, fp, lr}^
    b9a4:			; <UNDEFINED> instruction: 0x461a4478
    b9a8:			; <UNDEFINED> instruction: 0xf0044619
    b9ac:			; <UNDEFINED> instruction: 0xe7d8f937
    b9b0:			; <UNDEFINED> instruction: 0x0001f4b6
    b9b4:	andeq	r8, r0, ip, asr #7
    b9b8:	ldrdeq	r8, [r0], -r0
    b9bc:	ldrdeq	r8, [r0], -r4
    b9c0:	andeq	sl, r0, r8, ror #7
    b9c4:	andeq	r0, r0, r0, ror r1
    b9c8:	andeq	r8, r0, r8, lsl #25
    b9cc:			; <UNDEFINED> instruction: 0x4604b538
    b9d0:	ldcmi	8, cr6, [r6, #-768]	; 0xfffffd00
    b9d4:	ldrbtmi	r6, [sp], #-2051	; 0xfffff7fd
    b9d8:			; <UNDEFINED> instruction: 0x479868db
    b9dc:	stmiavs	r3!, {r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    b9e0:	ldmdbmi	r3, {r0, sp}
    b9e4:	ldmvs	fp, {r1, r5, r7, fp, sp, lr}
    b9e8:			; <UNDEFINED> instruction: 0xf7f84479
    b9ec:	ldmib	r4, {r2, r7, r8, r9, sl, fp, sp, lr, pc}^
    b9f0:	ldmdbmi	r0, {r1, r8, r9, sp}
    b9f4:	ldmvs	fp, {r0, sp}
    b9f8:			; <UNDEFINED> instruction: 0xf7f84479
    b9fc:	ldmib	r4, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    ba00:	stmdbmi	sp, {r1, r8, r9, sp}
    ba04:	ldmvs	fp, {r0, sp}
    ba08:			; <UNDEFINED> instruction: 0xf7f84479
    ba0c:	stmdami	fp, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ba10:			; <UNDEFINED> instruction: 0xf7f84478
    ba14:	andcs	lr, r2, r4, ror lr
    ba18:	blmi	27af00 <_ZdlPv@@Base+0x26a4fc>
    ba1c:	stmiapl	fp!, {r0, r3, fp, lr}^
    ba20:			; <UNDEFINED> instruction: 0x461a4478
    ba24:			; <UNDEFINED> instruction: 0xf0044619
    ba28:			; <UNDEFINED> instruction: 0xe7d8f8f9
    ba2c:	andeq	pc, r1, sl, lsr r4	; <UNPREDICTABLE>
    ba30:	andeq	r8, r0, r0, asr r3
    ba34:	andeq	r8, r0, r4, asr r3
    ba38:	andeq	r8, r0, r8, asr r3
    ba3c:	andeq	sl, r0, ip, ror #6
    ba40:	andeq	r0, r0, r0, ror r1
    ba44:	andeq	r8, r0, ip, lsl #24
    ba48:			; <UNDEFINED> instruction: 0x4604b538
    ba4c:	bmi	29e678 <_ZdlPv@@Base+0x28dc74>
    ba50:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ba54:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    ba58:			; <UNDEFINED> instruction: 0xf0056828
    ba5c:	stmiavs	r0!, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
    ba60:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    ba64:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    ba68:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    ba6c:	ldrhtmi	lr, [r8], -sp
    ba70:	ldclt	0, cr15, [r6, #20]
    ba74:	andeq	pc, r1, r0, asr #7
    ba78:	andeq	r0, r0, ip, asr r1
    ba7c:	andeq	sl, r0, r2, lsr r3
    ba80:	muleq	r0, r6, r6
    ba84:			; <UNDEFINED> instruction: 0x4604b538
    ba88:	bmi	29e6b4 <_ZdlPv@@Base+0x28dcb0>
    ba8c:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ba90:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    ba94:			; <UNDEFINED> instruction: 0xf0056828
    ba98:	stmiavs	r0!, {r0, r1, r7, r8, sl, fp, ip, sp, lr, pc}^
    ba9c:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    baa0:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    baa4:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    baa8:	ldrhtmi	lr, [r8], -sp
    baac:	ldcllt	0, cr15, [r8, #-20]!	; 0xffffffec
    bab0:	andeq	pc, r1, r4, lsl #7
    bab4:	andeq	r0, r0, ip, asr r1
    bab8:	strdeq	sl, [r0], -lr
    babc:	andeq	r7, r0, sl, asr r6
    bac0:			; <UNDEFINED> instruction: 0x4605b538
    bac4:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
    bac8:	teqlt	r8, r8	; <illegal shifter operand>
    bacc:	strmi	r6, [r4], -r5, asr #18
    bad0:			; <UNDEFINED> instruction: 0xf7ff6828
    bad4:	strdvs	pc, [r8], -r5	; <UNPREDICTABLE>
    bad8:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    badc:			; <UNDEFINED> instruction: 0xf0042010
    bae0:	strtmi	pc, [r9], -sp, ror #30
    bae4:			; <UNDEFINED> instruction: 0xf7fc4604
    bae8:	blmi	18ba14 <_ZdlPv@@Base+0x17b010>
    baec:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    baf0:	eorvs	r3, r3, ip, asr #6
    baf4:			; <UNDEFINED> instruction: 0x4620bd38
    baf8:			; <UNDEFINED> instruction: 0xff84f004
    bafc:	mrc	7, 1, APSR_nzcv, cr8, cr8, {7}
    bb00:	andeq	lr, r1, r2, lsr #24
    bb04:			; <UNDEFINED> instruction: 0x4604b510
    bb08:			; <UNDEFINED> instruction: 0xffb8f7fc
    bb0c:	strtmi	r4, [r0], -r2, lsl #22
    bb10:	movtcc	r4, #50299	; 0xc47b
    bb14:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    bb18:	andeq	lr, r1, r0, lsl #24
    bb1c:			; <UNDEFINED> instruction: 0x4605b538
    bb20:	ldmibvs	fp, {r0, r1, fp, sp, lr}^
    bb24:	teqlt	r8, r8	; <illegal shifter operand>
    bb28:	strmi	r6, [r4], -r5, asr #18
    bb2c:			; <UNDEFINED> instruction: 0xf7ff6828
    bb30:	strdvs	pc, [r8], -r5	; <UNPREDICTABLE>
    bb34:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    bb38:			; <UNDEFINED> instruction: 0xf0042010
    bb3c:	qasxmi	pc, r9, pc	; <UNPREDICTABLE>
    bb40:			; <UNDEFINED> instruction: 0xf7fc4604
    bb44:	blmi	18b9b8 <_ZdlPv@@Base+0x17afb4>
    bb48:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    bb4c:	eorvs	r3, r3, r8, lsl #6
    bb50:			; <UNDEFINED> instruction: 0x4620bd38
    bb54:			; <UNDEFINED> instruction: 0xff56f004
    bb58:	mcr	7, 0, pc, cr10, cr8, {7}	; <UNPREDICTABLE>
    bb5c:	andeq	lr, r1, r6, asr #23
    bb60:			; <UNDEFINED> instruction: 0x4604b510
    bb64:			; <UNDEFINED> instruction: 0xff8af7fc
    bb68:	strtmi	r4, [r0], -r2, lsl #22
    bb6c:	movwcc	r4, #33915	; 0x847b
    bb70:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    bb74:	andeq	lr, r1, r4, lsr #23
    bb78:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    bb7c:	movwcc	r4, #33915	; 0x847b
    bb80:	andvs	r4, r3, r4, lsl #12
    bb84:			; <UNDEFINED> instruction: 0xff90f7fc
    bb88:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    bb8c:	muleq	r1, r4, fp
    bb90:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    bb94:	movwcc	r4, #33915	; 0x847b
    bb98:	strmi	r6, [r4], -r3
    bb9c:			; <UNDEFINED> instruction: 0xff84f7fc
    bba0:			; <UNDEFINED> instruction: 0xf0044620
    bba4:	strtmi	pc, [r0], -pc, lsr #30
    bba8:			; <UNDEFINED> instruction: 0x4620bd10
    bbac:			; <UNDEFINED> instruction: 0xff2af004
    bbb0:	ldcl	7, cr15, [lr, #992]	; 0x3e0
    bbb4:	andeq	lr, r1, ip, ror fp
    bbb8:	ldrlt	r4, [r0, #-2822]	; 0xfffff4fa
    bbbc:	addlt	r4, r2, fp, ror r4
    bbc0:	andvs	r3, r3, ip, asr #6
    bbc4:	andls	r4, r1, r4, lsl #12
    bbc8:			; <UNDEFINED> instruction: 0xff6ef7fc
    bbcc:	andlt	r4, r2, r0, lsr #12
    bbd0:	svclt	0x0000bd10
    bbd4:	andeq	lr, r1, r4, asr fp
    bbd8:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    bbdc:	movtcc	r4, #50299	; 0xc47b
    bbe0:	strmi	r6, [r4], -r3
    bbe4:			; <UNDEFINED> instruction: 0xff60f7fc
    bbe8:			; <UNDEFINED> instruction: 0xf0044620
    bbec:	strtmi	pc, [r0], -fp, lsl #30
    bbf0:			; <UNDEFINED> instruction: 0x4620bd10
    bbf4:			; <UNDEFINED> instruction: 0xff06f004
    bbf8:	ldc	7, cr15, [sl, #992]!	; 0x3e0
    bbfc:	andeq	lr, r1, r4, lsr fp
    bc00:			; <UNDEFINED> instruction: 0x4604b510
    bc04:	addlt	r6, r2, r0, lsl #18
    bc08:	tstls	r1, r1, lsl #2
    bc0c:	blvs	fe6e5c20 <_ZdlPv@@Base+0xfe6d521c>
    bc10:	stmiavs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    bc14:	stmdavs	r3, {r0, r8, fp, ip, pc}
    bc18:	mullt	r2, fp, fp
    bc1c:			; <UNDEFINED> instruction: 0x4010e8bd
    bc20:	svclt	0x00004718
    bc24:			; <UNDEFINED> instruction: 0x4604b510
    bc28:	addlt	r6, r2, r0, lsl #18
    bc2c:	tstls	r1, r1, lsl #2
    bc30:	blvs	fe6e5c44 <_ZdlPv@@Base+0xfe6d5240>
    bc34:	stmiavs	r0!, {r3, r4, r7, r8, r9, sl, lr}^
    bc38:	stmdavs	r3, {r0, r8, fp, ip, pc}
    bc3c:	mullt	r2, fp, fp
    bc40:			; <UNDEFINED> instruction: 0x4010e8bd
    bc44:	svclt	0x00004718
    bc48:			; <UNDEFINED> instruction: 0x4604b510
    bc4c:	stmdbvs	r0, {r0, r3, r8, r9, fp, lr}
    bc50:	movwcc	r4, #33915	; 0x847b
    bc54:	tstlt	r0, r3, lsr #32
    bc58:	ldmvs	fp, {r0, r1, fp, sp, lr}
    bc5c:			; <UNDEFINED> instruction: 0x46204798
    bc60:			; <UNDEFINED> instruction: 0xff22f7fc
    bc64:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    bc68:			; <UNDEFINED> instruction: 0xf7fc4620
    bc6c:			; <UNDEFINED> instruction: 0xf7f8ff1d
    bc70:	svclt	0x0000ed80
    bc74:	andeq	lr, r1, r0, ror #22
    bc78:			; <UNDEFINED> instruction: 0x4604b510
    bc7c:			; <UNDEFINED> instruction: 0xffe4f7ff
    bc80:			; <UNDEFINED> instruction: 0xf0044620
    bc84:			; <UNDEFINED> instruction: 0x4620febf
    bc88:			; <UNDEFINED> instruction: 0x4620bd10
    bc8c:	cdp2	0, 11, cr15, cr10, cr4, {0}
    bc90:	stcl	7, cr15, [lr, #-992]!	; 0xfffffc20
    bc94:			; <UNDEFINED> instruction: 0x4604b510
    bc98:	stmdbvs	r0, {r0, r3, r8, r9, fp, lr}
    bc9c:			; <UNDEFINED> instruction: 0xf503447b
    bca0:	strdvs	r7, [r3], -r2	; <UNPREDICTABLE>
    bca4:	stmdavs	r3, {r4, r8, ip, sp, pc}
    bca8:			; <UNDEFINED> instruction: 0x4798689b
    bcac:			; <UNDEFINED> instruction: 0xf7fc4620
    bcb0:			; <UNDEFINED> instruction: 0x4620fefb
    bcb4:			; <UNDEFINED> instruction: 0x4620bd10
    bcb8:	mrc2	7, 7, pc, cr6, cr12, {7}
    bcbc:	ldcl	7, cr15, [r8, #-992]	; 0xfffffc20
    bcc0:	andeq	lr, r1, r4, lsl fp
    bcc4:			; <UNDEFINED> instruction: 0x4604b510
    bcc8:			; <UNDEFINED> instruction: 0xffe4f7ff
    bccc:			; <UNDEFINED> instruction: 0xf0044620
    bcd0:			; <UNDEFINED> instruction: 0x4620fe99
    bcd4:			; <UNDEFINED> instruction: 0x4620bd10
    bcd8:	cdp2	0, 9, cr15, cr4, cr4, {0}
    bcdc:	stcl	7, cr15, [r8, #-992]	; 0xfffffc20
    bce0:			; <UNDEFINED> instruction: 0x4604b5f0
    bce4:	addlt	r6, r5, r0, asr #17
    bce8:	svcmi	0x002a460e
    bcec:	ldrbtmi	r6, [pc], #-2051	; bcf4 <__printf_chk@plt+0x7404>
    bcf0:			; <UNDEFINED> instruction: 0x479868db
    bcf4:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}
    bcf8:	ldrmi	r4, [r8], -r5, lsl #12
    bcfc:			; <UNDEFINED> instruction: 0x47986953
    bd00:	ldrtmi	r6, [r1], -r0, lsr #18
    bd04:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    bd08:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
    bd0c:	stmiavs	r2!, {r0, r1, r9, sl, ip, sp}
    bd10:	stmdbmi	r1!, {r0, sp}
    bd14:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bd18:	ldmvs	r6!, {r0, r8, r9, ip, pc}
    bd1c:			; <UNDEFINED> instruction: 0xf7f89600
    bd20:	ldmib	r4, {r1, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    bd24:	stmdbvs	r1!, {r1, r8, r9, sp}
    bd28:	ldmvs	fp, {r0, sp}
    bd2c:	andcc	lr, r1, #3358720	; 0x334000
    bd30:	ldmdbmi	sl, {r1, r2, r3, r7, fp, sp, lr}
    bd34:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    bd38:	ldcl	7, cr15, [ip, #992]	; 0x3e0
    bd3c:	movwcs	lr, #10708	; 0x29d4
    bd40:	andcs	r4, r1, r7, lsl r9
    bd44:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bd48:	ldcl	7, cr15, [r4, #992]	; 0x3e0
    bd4c:	stmiavs	r1!, {r0, r2, r4, r8, r9, fp, lr}^
    bd50:	stmiavs	r2!, {r0, sp}
    bd54:	stmvs	fp, {r1, r2, r3, r4, r5, r6, r7, fp, ip, lr}
    bd58:	ldmdavs	r6!, {r0, r1, r4, r8, fp, lr}
    bd5c:			; <UNDEFINED> instruction: 0x96004479
    bd60:	stcl	7, cr15, [r8, #992]	; 0x3e0
    bd64:	stmiavs	r2!, {r0, r1, r5, r8, fp, sp, lr}
    bd68:	ldmdbmi	r0, {r0, sp}
    bd6c:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bd70:			; <UNDEFINED> instruction: 0xf7f89200
    bd74:	ldmdblt	r5, {r6, r7, r8, sl, fp, sp, lr, pc}
    bd78:	andlt	r4, r5, r8, lsr #12
    bd7c:	stmiavs	r3!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    bd80:	stmdbmi	fp, {r0, sp}
    bd84:	ldmvs	fp, {r1, r5, r7, fp, sp, lr}
    bd88:			; <UNDEFINED> instruction: 0xf7f84479
    bd8c:			; <UNDEFINED> instruction: 0x4628edb4
    bd90:	ldcllt	0, cr11, [r0, #20]!
    bd94:	andeq	pc, r1, r2, lsr #2
    bd98:	andeq	sl, r0, r2, lsr #1
    bd9c:	strheq	sl, [r0], -r2
    bda0:	andeq	r8, r0, sl, lsl r0
    bda4:	muleq	r0, r4, r1
    bda8:	andeq	r9, r0, r8, lsl #27
    bdac:	strheq	sl, [r0], -r2
    bdb0:	strheq	sl, [r0], -r4
    bdb4:			; <UNDEFINED> instruction: 0x4604b570
    bdb8:	addlt	r6, r2, r0, asr #17
    bdbc:	stmdavs	r3, {r1, r2, r3, r9, sl, lr}
    bdc0:			; <UNDEFINED> instruction: 0x479868db
    bdc4:	ldrtmi	r6, [r1], -r3, lsr #18
    bdc8:			; <UNDEFINED> instruction: 0x4605681a
    bdcc:	ldmvs	r3, {r3, r4, r9, sl, lr}^
    bdd0:	ldmib	r4, {r3, r4, r7, r8, r9, sl, lr}^
    bdd4:	stmiavs	r2!, {r0, r1, r8, ip, sp}
    bdd8:	stmvs	lr, {r0, sp}
    bddc:	ldmvs	fp, {r0, r3, r4, r8, fp, lr}
    bde0:			; <UNDEFINED> instruction: 0x96004479
    bde4:	stc	7, cr15, [r6, #992]	; 0x3e0
    bde8:	movwcs	lr, #10708	; 0x29d4
    bdec:	andcs	r6, r1, r1, lsr #18
    bdf0:	andls	r6, r1, #10158080	; 0x9b0000
    bdf4:	ldmdbmi	r4, {r1, r2, r3, r7, fp, sp, lr}
    bdf8:	ldrbtmi	r9, [r9], #-1536	; 0xfffffa00
    bdfc:	ldcl	7, cr15, [sl, #-992]!	; 0xfffffc20
    be00:	movwcs	lr, #10708	; 0x29d4
    be04:	andcs	r4, r1, r1, lsl r9
    be08:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    be0c:	ldcl	7, cr15, [r2, #-992]!	; 0xfffffc20
    be10:	ldrdcc	lr, [r3, -r4]
    be14:	andcs	r6, r1, r2, lsr #17
    be18:	stmdbmi	sp, {r1, r2, r3, r7, fp, sp, lr}
    be1c:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    be20:			; <UNDEFINED> instruction: 0xf7f89600
    be24:	ldmdblt	r5, {r3, r5, r6, r8, sl, fp, sp, lr, pc}
    be28:	andlt	r4, r2, r8, lsr #12
    be2c:	stmiavs	r3!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
    be30:	stmdbmi	r8, {r0, sp}
    be34:	ldmvs	fp, {r1, r5, r7, fp, sp, lr}
    be38:			; <UNDEFINED> instruction: 0xf7f84479
    be3c:			; <UNDEFINED> instruction: 0x4628ed5c
    be40:	ldcllt	0, cr11, [r0, #-8]!
    be44:	andeq	sl, r0, r0, lsl #1
    be48:	andeq	sl, r0, lr, lsl #1
    be4c:	andeq	r7, r0, r2, asr #30
    be50:	muleq	r0, sl, r0
    be54:	andeq	sl, r0, r4
    be58:			; <UNDEFINED> instruction: 0x4604b570
    be5c:	addlt	r6, r2, r0, asr #17
    be60:	stmdavs	r3, {r0, r1, r4, r8, sl, fp, lr}
    be64:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    be68:	blmi	49dcd0 <_ZdlPv@@Base+0x48d2cc>
    be6c:	ldrdcs	lr, [r2, -r4]
    be70:	stmvs	fp, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    be74:	stmdavs	sp!, {r4, r8, fp, lr}
    be78:	bl	15d064 <_ZdlPv@@Base+0x14c660>
    be7c:	strls	r0, [r0, #-1413]	; 0xfffffa7b
    be80:	andcs	r4, r1, r6, lsl #12
    be84:	ldc	7, cr15, [r6, #-992]!	; 0xfffffc20
    be88:	movwcs	lr, #10708	; 0x29d4
    be8c:	andcs	r4, r1, fp, lsl #18
    be90:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    be94:	stc	7, cr15, [lr, #-992]!	; 0xfffffc20
    be98:	movwcs	lr, #10708	; 0x29d4
    be9c:	andcs	r4, r1, r8, lsl #18
    bea0:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bea4:	stc	7, cr15, [r6, #-992]!	; 0xfffffc20
    bea8:	andlt	r4, r2, r0, lsr r6
    beac:	svclt	0x0000bd70
    beb0:	andeq	lr, r1, ip, lsr #31
    beb4:	andeq	r0, r0, ip, lsr #2
    beb8:	andeq	sl, r0, ip, asr r0
    bebc:	andeq	r7, r0, r6, lsr #29
    bec0:	andeq	r7, r0, sl, lsr #29
    bec4:			; <UNDEFINED> instruction: 0x460db538
    bec8:			; <UNDEFINED> instruction: 0x4604491c
    becc:	andcs	r6, r1, r2, lsl #17
    bed0:			; <UNDEFINED> instruction: 0xf7f84479
    bed4:	ldmdbmi	sl, {r4, r8, sl, fp, sp, lr, pc}
    bed8:	andcs	r6, r1, r2, lsr #18
    bedc:			; <UNDEFINED> instruction: 0xf7f84479
    bee0:	ldmdbmi	r8, {r1, r3, r8, sl, fp, sp, lr, pc}
    bee4:	andcs	r6, r1, r2, lsr #17
    bee8:			; <UNDEFINED> instruction: 0xf7f84479
    beec:	stmiavs	r0!, {r2, r8, sl, fp, sp, lr, pc}^
    bef0:	stmdavs	r3, {r0, r3, r5, r9, sl, lr}
    bef4:			; <UNDEFINED> instruction: 0x479868db
    bef8:	stmiavs	r2!, {r0, r1, r4, r8, fp, lr}
    befc:			; <UNDEFINED> instruction: 0x46054479
    bf00:			; <UNDEFINED> instruction: 0xf7f82001
    bf04:	ldmib	r4, {r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    bf08:	ldmdbmi	r0, {r1, r8, r9, sp}
    bf0c:	ldmvs	fp, {r0, sp}
    bf10:			; <UNDEFINED> instruction: 0xf7f84479
    bf14:	ldmib	r4, {r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    bf18:	stmdbmi	sp, {r1, r8, r9, sp}
    bf1c:	ldmvs	fp, {r0, sp}
    bf20:			; <UNDEFINED> instruction: 0xf7f84479
    bf24:	ldmib	r4, {r3, r5, r6, r7, sl, fp, sp, lr, pc}^
    bf28:	stmdbmi	sl, {r1, r8, r9, sp}
    bf2c:	ldmvs	fp, {r0, sp}
    bf30:			; <UNDEFINED> instruction: 0xf7f84479
    bf34:	strtmi	lr, [r8], -r0, ror #25
    bf38:	svclt	0x0000bd38
    bf3c:	andeq	r8, r0, r4, lsr r7
    bf40:	andeq	sl, r0, r0, lsl r0
    bf44:	andeq	r8, r0, r0, lsr r7
    bf48:	andeq	r8, r0, ip, asr #14
    bf4c:	andeq	r7, r0, r8, lsr #28
    bf50:	andeq	r7, r0, ip, lsr #28
    bf54:	andeq	r7, r0, r0, lsr lr
    bf58:	push	{r5, r8, r9, fp, lr}
    bf5c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    bf60:			; <UNDEFINED> instruction: 0x460f4e1f
    bf64:	strmi	r6, [r4], -r5, lsl #18
    bf68:	ldmibpl	lr, {r1, r2, r3, r4, r8, fp, lr}
    bf6c:	ldrbtmi	r6, [r9], #-2178	; 0xfffff77e
    bf70:			; <UNDEFINED> instruction: 0xf8d62001
    bf74:	eorsvs	r8, r5, r0
    bf78:	ldc	7, cr15, [ip], #992	; 0x3e0
    bf7c:	andcs	r4, r1, sl, lsl r9
    bf80:	ldrbtmi	r6, [r9], #-2338	; 0xfffff6de
    bf84:	ldc	7, cr15, [r6], #992	; 0x3e0
    bf88:	ldrtmi	r6, [r9], -r0, ror #17
    bf8c:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    bf90:	ldmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    bf94:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    bf98:	andhi	pc, r0, r6, asr #17
    bf9c:	andcs	r4, r1, r5, lsl #12
    bfa0:	stc	7, cr15, [r8], #992	; 0x3e0
    bfa4:	ldmdbmi	r2, {r0, r1, r5, r6, r7, fp, sp, lr}
    bfa8:	stmiavs	r2!, {r0, sp}
    bfac:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bfb0:	stc	7, cr15, [r0], #992	; 0x3e0
    bfb4:	movwcs	lr, #10708	; 0x29d4
    bfb8:	andcs	r4, r1, lr, lsl #18
    bfbc:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bfc0:	ldc	7, cr15, [r8], {248}	; 0xf8
    bfc4:	movwcs	lr, #10708	; 0x29d4
    bfc8:	andcs	r4, r1, fp, lsl #18
    bfcc:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    bfd0:	ldc	7, cr15, [r0], {248}	; 0xf8
    bfd4:	pop	{r3, r5, r9, sl, lr}
    bfd8:	svclt	0x000081f0
    bfdc:			; <UNDEFINED> instruction: 0x0001eeb2
    bfe0:	andeq	r0, r0, r8, lsl #2
    bfe4:	andeq	r9, r0, r6, lsl #31
    bfe8:	strheq	r8, [r0], -r6
    bfec:	andeq	r9, r0, r2, ror pc
    bff0:	andeq	r7, r0, sl, lsl #27
    bff4:	andeq	r7, r0, lr, lsl #27
    bff8:	muleq	r0, r2, sp
    bffc:			; <UNDEFINED> instruction: 0x4604b570
    c000:	addlt	r6, r2, r0, asr #17
    c004:	stmdavs	r3, {r1, r4, r8, sl, fp, lr}
    c008:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    c00c:	blmi	45de74 <_ZdlPv@@Base+0x44d470>
    c010:	ldrdcs	lr, [r2, -r4]
    c014:	stmvs	fp, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    c018:	stmdavs	sp!, {r0, r1, r2, r3, r8, fp, lr}
    c01c:	strls	r4, [r0, #-1145]	; 0xfffffb87
    c020:	andcs	r4, r1, r6, lsl #12
    c024:	stcl	7, cr15, [r6], #-992	; 0xfffffc20
    c028:	movwcs	lr, #10708	; 0x29d4
    c02c:	andcs	r4, r1, fp, lsl #18
    c030:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c034:	mrrc	7, 15, pc, lr, cr8	; <UNPREDICTABLE>
    c038:	movwcs	lr, #10708	; 0x29d4
    c03c:	andcs	r4, r1, r8, lsl #18
    c040:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c044:	mrrc	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    c048:	andlt	r4, r2, r0, lsr r6
    c04c:	svclt	0x0000bd70
    c050:	andeq	lr, r1, r8, lsl #28
    c054:	andeq	r0, r0, r0, lsl #3
    c058:	strdeq	r9, [r0], -ip
    c05c:	andeq	r7, r0, sl, lsl sp
    c060:	andeq	r7, r0, lr, lsl sp
    c064:			; <UNDEFINED> instruction: 0x4604b570
    c068:	addlt	r6, r2, r0, asr #17
    c06c:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    c070:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    c074:	stmiavs	r2!, {r0, r3, r4, r8, fp, lr}
    c078:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c07c:	andcs	r4, r1, r5, lsl #12
    c080:	ldc	7, cr15, [r8], #-992	; 0xfffffc20
    c084:	movwvs	lr, #14804	; 0x39d4
    c088:	vldrle	d2, [r2, #-0]
    c08c:			; <UNDEFINED> instruction: 0x200168b6
    c090:	stmiavs	r2!, {r0, r1, r4, r8, fp, lr}
    c094:			; <UNDEFINED> instruction: 0x96004479
    c098:	stc	7, cr15, [ip], #-992	; 0xfffffc20
    c09c:	movwcs	lr, #10708	; 0x29d4
    c0a0:	andcs	r4, r1, r0, lsl r9
    c0a4:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c0a8:	stc	7, cr15, [r4], #-992	; 0xfffffc20
    c0ac:	andlt	r4, r2, r8, lsr #12
    c0b0:	ldmvs	r6!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c0b4:	stmdbmi	ip, {r0, r1, r3, r4, r6, r9, lr}
    c0b8:	stmiavs	r2!, {r0, sp}
    c0bc:			; <UNDEFINED> instruction: 0x96004479
    c0c0:	ldc	7, cr15, [r8], {248}	; 0xf8
    c0c4:	movwcs	lr, #10708	; 0x29d4
    c0c8:	andcs	r4, r1, r8, lsl #18
    c0cc:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c0d0:	ldc	7, cr15, [r0], {248}	; 0xf8
    c0d4:	andlt	r4, r2, r8, lsr #12
    c0d8:	svclt	0x0000bd70
    c0dc:			; <UNDEFINED> instruction: 0x00007cbe
    c0e0:	muleq	r0, ip, lr
    c0e4:			; <UNDEFINED> instruction: 0x00007cba
    c0e8:	andeq	r9, r0, ip, lsl #29
    c0ec:	andeq	r7, r0, lr, ror ip
    c0f0:			; <UNDEFINED> instruction: 0x4604b530
    c0f4:	addlt	r6, r3, r0, asr #17
    c0f8:	ldmvs	fp, {r0, r1, fp, sp, lr}^
    c0fc:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    c100:	stmiavs	r2!, {r0, r5, r8, fp, sp, lr}
    c104:			; <UNDEFINED> instruction: 0x9100689b
    c108:	ldrbtmi	r4, [r9], #-2321	; 0xfffff6ef
    c10c:	andcs	r4, r1, r5, lsl #12
    c110:	bl	ffc4a0f8 <_ZdlPv@@Base+0xffc396f4>
    c114:	movwcs	lr, #10708	; 0x29d4
    c118:	andcs	r4, r1, lr, lsl #18
    c11c:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c120:	bl	ffa4a108 <_ZdlPv@@Base+0xffa39704>
    c124:	movwcs	lr, #10708	; 0x29d4
    c128:	andcs	r4, r1, fp, lsl #18
    c12c:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c130:	bl	ff84a118 <_ZdlPv@@Base+0xff839714>
    c134:			; <UNDEFINED> instruction: 0x4628b915
    c138:	ldclt	0, cr11, [r0, #-12]!
    c13c:	andcs	r4, r1, r7, lsl #18
    c140:	ldrbtmi	r6, [r9], #-2338	; 0xfffff6de
    c144:	bl	ff5ca12c <_ZdlPv@@Base+0xff5b9728>
    c148:	andlt	r4, r3, r8, lsr #12
    c14c:	svclt	0x0000bd30
    c150:	andeq	r9, r0, lr, lsl #28
    c154:	andeq	r7, r0, lr, lsr #24
    c158:	andeq	r7, r0, r2, lsr ip
    c15c:	andeq	r9, r0, r2, lsr #28
    c160:			; <UNDEFINED> instruction: 0x4604b570
    c164:	addlt	r6, r2, r0, asr #17
    c168:	stmdavs	r3, {r0, r1, r2, r4, r8, sl, fp, lr}
    c16c:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    c170:	stmiavs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    c174:	stmiavs	r2!, {r0, r2, r4, r8, fp, lr}
    c178:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c17c:	andcs	r4, r1, r6, lsl #12
    c180:	bl	fee4a168 <_ZdlPv@@Base+0xfee39764>
    c184:	stmiavs	r1!, {r1, r4, r8, r9, fp, lr}^
    c188:	stmiavs	r2!, {r0, sp}
    c18c:	stmvs	fp, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    c190:	stmdavs	sp!, {r4, r8, fp, lr}
    c194:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    c198:			; <UNDEFINED> instruction: 0xf7f83500
    c19c:	ldmib	r4, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
    c1a0:	stmdbmi	sp, {r1, r8, r9, sp}
    c1a4:	ldmvs	fp, {r0, sp}
    c1a8:	andls	r4, r0, #2030043136	; 0x79000000
    c1ac:	bl	fe8ca194 <_ZdlPv@@Base+0xfe8b9790>
    c1b0:	movwcs	lr, #10708	; 0x29d4
    c1b4:	andcs	r4, r1, r9, lsl #18
    c1b8:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    c1bc:			; <UNDEFINED> instruction: 0xf7f89200
    c1c0:			; <UNDEFINED> instruction: 0x4630eb9a
    c1c4:	ldcllt	0, cr11, [r0, #-8]!
    c1c8:	andeq	lr, r1, r4, lsr #25
    c1cc:			; <UNDEFINED> instruction: 0x00007bbe
    c1d0:	andeq	r0, r0, r0, lsl #2
    c1d4:	andeq	r9, r0, r0, ror #27
    c1d8:	strdeq	r9, [r0], -r0
    c1dc:	strdeq	r9, [r0], -lr
    c1e0:			; <UNDEFINED> instruction: 0x4604b538
    c1e4:	bmi	3dee24 <_ZdlPv@@Base+0x3ce420>
    c1e8:	stmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    c1ec:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    c1f0:			; <UNDEFINED> instruction: 0xf0056828
    c1f4:	stmiavs	r0!, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    c1f8:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    c1fc:	stmdbmi	fp, {r3, r4, r7, r8, r9, sl, lr}
    c200:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    c204:			; <UNDEFINED> instruction: 0xf9ccf005
    c208:	stmdavs	r3, {r5, r8, fp, sp, lr}
    c20c:			; <UNDEFINED> instruction: 0x4798681b
    c210:	stmdavs	r8!, {r0, r1, r2, r8, fp, lr}
    c214:	pop	{r0, r3, r4, r5, r6, sl, lr}
    c218:			; <UNDEFINED> instruction: 0xf0054038
    c21c:	svclt	0x0000b9c1
    c220:	andeq	lr, r1, r8, lsr #24
    c224:	andeq	r0, r0, ip, asr r1
    c228:	andeq	r9, r0, lr, lsl #29
    c22c:	ldrdeq	r9, [r0], -r6
    c230:	andeq	r6, r0, ip, ror #29
    c234:	blmi	15ea4c <_ZdlPv@@Base+0x14e048>
    c238:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    c23c:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    c240:			; <UNDEFINED> instruction: 0xf0056818
    c244:	svclt	0x0000b9ad
    c248:	ldrdeq	lr, [r1], -r8
    c24c:	andeq	r0, r0, ip, asr r1
    c250:	andeq	r9, r0, sl, lsr #27
    c254:			; <UNDEFINED> instruction: 0x4604b538
    c258:	bmi	29ee84 <_ZdlPv@@Base+0x28e480>
    c25c:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    c260:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    c264:			; <UNDEFINED> instruction: 0xf0056828
    c268:	stmiavs	r0!, {r0, r1, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
    c26c:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    c270:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    c274:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    c278:	ldrhtmi	lr, [r8], -sp
    c27c:	ldmiblt	r0, {r0, r2, ip, sp, lr, pc}
    c280:			; <UNDEFINED> instruction: 0x0001ebb4
    c284:	andeq	r0, r0, ip, asr r1
    c288:	andeq	r9, r0, sl, lsl lr
    c28c:	andeq	r9, r0, r2, lsl #27
    c290:			; <UNDEFINED> instruction: 0x4604b538
    c294:	bmi	3deed4 <_ZdlPv@@Base+0x3ce4d0>
    c298:	stmdbmi	pc, {r0, r1, r3, r4, r5, r6, sl, lr}	; <UNPREDICTABLE>
    c29c:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    c2a0:			; <UNDEFINED> instruction: 0xf0056828
    c2a4:	stmiavs	r0!, {r0, r2, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}^
    c2a8:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    c2ac:	stmdbmi	fp, {r3, r4, r7, r8, r9, sl, lr}
    c2b0:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    c2b4:			; <UNDEFINED> instruction: 0xf974f005
    c2b8:	stmdavs	r3, {r5, r8, fp, sp, lr}
    c2bc:			; <UNDEFINED> instruction: 0x4798681b
    c2c0:	stmdavs	r8!, {r0, r1, r2, r8, fp, lr}
    c2c4:	pop	{r0, r3, r4, r5, r6, sl, lr}
    c2c8:			; <UNDEFINED> instruction: 0xf0054038
    c2cc:	svclt	0x0000b969
    c2d0:	andeq	lr, r1, r8, ror fp
    c2d4:	andeq	r0, r0, ip, asr r1
    c2d8:	ldrdeq	r9, [r0], -lr
    c2dc:	andeq	r9, r0, lr, asr #26
    c2e0:	andeq	r6, r0, ip, lsr lr
    c2e4:	blmi	15eafc <_ZdlPv@@Base+0x14e0f8>
    c2e8:	stmdbmi	r5, {r1, r3, r4, r5, r6, sl, lr}
    c2ec:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
    c2f0:			; <UNDEFINED> instruction: 0xf0056818
    c2f4:	svclt	0x0000b955
    c2f8:	andeq	lr, r1, r8, lsr #22
    c2fc:	andeq	r0, r0, ip, asr r1
    c300:	andeq	r9, r0, r2, lsr #26
    c304:			; <UNDEFINED> instruction: 0x4604b538
    c308:	bmi	29ef34 <_ZdlPv@@Base+0x28e530>
    c30c:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    c310:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    c314:			; <UNDEFINED> instruction: 0xf0056828
    c318:	stmiavs	r0!, {r0, r1, r6, r8, fp, ip, sp, lr, pc}^
    c31c:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    c320:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    c324:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    c328:	ldrhtmi	lr, [r8], -sp
    c32c:	ldmdblt	r8!, {r0, r2, ip, sp, lr, pc}
    c330:	andeq	lr, r1, r4, lsl #22
    c334:	andeq	r0, r0, ip, asr r1
    c338:	andeq	r9, r0, sl, ror #26
    c33c:	strdeq	r9, [r0], -lr
    c340:	addlt	fp, r3, r0, lsr r5
    c344:	andls	r4, r1, fp, lsl #22
    c348:	ldrbtmi	r4, [fp], #-2059	; 0xfffff7f5
    c34c:	stmdbmi	fp, {r0, sl, fp, ip, pc}
    c350:	stmdbvs	r2!, {r0, r2, r3, r4, fp, ip, lr}
    c354:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    c358:			; <UNDEFINED> instruction: 0xf922f005
    c35c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c360:			; <UNDEFINED> instruction: 0x4798681b
    c364:	stmdavs	r8!, {r1, r2, r8, fp, lr}
    c368:	andlt	r4, r3, r9, ror r4
    c36c:	ldrhtmi	lr, [r0], -sp
    c370:	ldmdblt	r6, {r0, r2, ip, sp, lr, pc}
    c374:	andeq	lr, r1, r6, asr #21
    c378:	andeq	r0, r0, ip, asr r1
    c37c:	ldrdeq	r9, [r0], -ip
    c380:	muleq	r0, r8, sp
    c384:			; <UNDEFINED> instruction: 0x4604b538
    c388:	vstrmi	d4, [fp, #-40]	; 0xffffffd8
    c38c:	stmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c390:	ldmdbpl	sp, {r1, r8, fp, sp, lr}^
    c394:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    c398:			; <UNDEFINED> instruction: 0xf902f005
    c39c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c3a0:			; <UNDEFINED> instruction: 0x4798681b
    c3a4:	stmdavs	r8!, {r1, r2, r8, fp, lr}
    c3a8:	pop	{r0, r3, r4, r5, r6, sl, lr}
    c3ac:			; <UNDEFINED> instruction: 0xf0054038
    c3b0:	svclt	0x0000b8f7
    c3b4:	andeq	lr, r1, r4, lsl #21
    c3b8:	andeq	r0, r0, ip, asr r1
    c3bc:	andeq	r9, r0, r8, lsr #25
    c3c0:	andeq	r6, r0, r8, asr sp
    c3c4:			; <UNDEFINED> instruction: 0x4604b538
    c3c8:	bmi	29eff4 <_ZdlPv@@Base+0x28e5f0>
    c3cc:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    c3d0:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    c3d4:			; <UNDEFINED> instruction: 0xf0056828
    c3d8:	stmiavs	r0!, {r0, r1, r5, r6, r7, fp, ip, sp, lr, pc}^
    c3dc:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    c3e0:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    c3e4:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    c3e8:	ldrhtmi	lr, [r8], -sp
    c3ec:	ldmlt	r8, {r0, r2, ip, sp, lr, pc}^
    c3f0:	andeq	lr, r1, r4, asr #20
    c3f4:	andeq	r0, r0, ip, asr r1
    c3f8:	andeq	r9, r0, r6, ror ip
    c3fc:	andeq	r6, r0, sl, lsl sp
    c400:			; <UNDEFINED> instruction: 0x4604b538
    c404:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    c408:	stmdbvs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    c40c:	bcs	22588 <_ZdlPv@@Base+0x11b84>
    c410:	blle	3a64b8 <_ZdlPv@@Base+0x395ab4>
    c414:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    c418:			; <UNDEFINED> instruction: 0xf8c2f005
    c41c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c420:			; <UNDEFINED> instruction: 0x4798681b
    c424:	stmdavs	r8!, {r0, r3, r8, fp, lr}
    c428:	pop	{r0, r3, r4, r5, r6, sl, lr}
    c42c:			; <UNDEFINED> instruction: 0xf0054038
    c430:	stmdbmi	r7, {r0, r1, r2, r4, r5, r7, fp, ip, sp, pc}
    c434:	ldrbtmi	r4, [r9], #-594	; 0xfffffdae
    c438:			; <UNDEFINED> instruction: 0xf8b2f005
    c43c:	svclt	0x0000e7ee
    c440:	andeq	lr, r1, r8, lsl #20
    c444:	andeq	r0, r0, ip, asr r1
    c448:	andeq	r9, r0, sl, lsr ip
    c44c:	ldrdeq	r6, [r0], -r8
    c450:	andeq	r9, r0, r6, lsr #24
    c454:			; <UNDEFINED> instruction: 0x4604b538
    c458:	stmdbmi	pc, {r1, r2, r3, r8, r9, fp, lr}	; <UNPREDICTABLE>
    c45c:	stmdbvs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
    c460:	bcs	225dc <_ZdlPv@@Base+0x11bd8>
    c464:	blle	3a650c <_ZdlPv@@Base+0x395b08>
    c468:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    c46c:			; <UNDEFINED> instruction: 0xf898f005
    c470:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c474:			; <UNDEFINED> instruction: 0x4798681b
    c478:	stmdavs	r8!, {r0, r3, r8, fp, lr}
    c47c:	pop	{r0, r3, r4, r5, r6, sl, lr}
    c480:			; <UNDEFINED> instruction: 0xf0054038
    c484:	stmdbmi	r7, {r0, r2, r3, r7, fp, ip, sp, pc}
    c488:	ldrbtmi	r4, [r9], #-594	; 0xfffffdae
    c48c:			; <UNDEFINED> instruction: 0xf888f005
    c490:	svclt	0x0000e7ee
    c494:			; <UNDEFINED> instruction: 0x0001e9b4
    c498:	andeq	r0, r0, ip, asr r1
    c49c:	strdeq	r9, [r0], -lr
    c4a0:	andeq	r6, r0, r4, lsl #25
    c4a4:	andeq	r9, r0, sl, ror #23
    c4a8:			; <UNDEFINED> instruction: 0x4604b538
    c4ac:	bmi	29f0d8 <_ZdlPv@@Base+0x28e6d4>
    c4b0:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    c4b4:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    c4b8:			; <UNDEFINED> instruction: 0xf0056828
    c4bc:	stmiavs	r0!, {r0, r4, r5, r6, fp, ip, sp, lr, pc}^
    c4c0:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    c4c4:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    c4c8:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    c4cc:	ldrhtmi	lr, [r8], -sp
    c4d0:	stmdalt	r6!, {r0, r2, ip, sp, lr, pc}^
    c4d4:	andeq	lr, r1, r0, ror #18
    c4d8:	andeq	r0, r0, ip, asr r1
    c4dc:	andeq	r9, r0, sl, asr #23
    c4e0:	andeq	r6, r0, r6, lsr ip
    c4e4:			; <UNDEFINED> instruction: 0x4604b5f0
    c4e8:	addlt	r6, r3, r6, ror #17
    c4ec:	ldcmi	6, cr4, [r5, #-32]	; 0xffffffe0
    c4f0:	ldrbtmi	r6, [sp], #-2099	; 0xfffff7cd
    c4f4:			; <UNDEFINED> instruction: 0xf7fb68df
    c4f8:	strmi	pc, [r1], -r1, lsl #30
    c4fc:			; <UNDEFINED> instruction: 0x47b84630
    c500:	ldmib	r4, {r0, r4, r8, r9, fp, lr}^
    c504:	stmiapl	sp!, {r1, r8, sp}^
    c508:	ldmdbmi	r0, {r0, r1, r3, r7, fp, sp, lr}
    c50c:	ldrbtmi	r6, [r9], #-2093	; 0xfffff7d3
    c510:	streq	lr, [r5, #2821]	; 0xb05
    c514:	strmi	r9, [r6], -r0, lsl #10
    c518:			; <UNDEFINED> instruction: 0xf7f82001
    c51c:	ldmib	r4, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    c520:	stmdbmi	fp, {r1, r8, r9, sp}
    c524:	ldmvs	fp, {r0, sp}
    c528:			; <UNDEFINED> instruction: 0xf7f84479
    c52c:	ldmib	r4, {r2, r5, r6, r7, r8, fp, sp, lr, pc}^
    c530:	stmdbmi	r8, {r1, r8, r9, sp}
    c534:	ldmvs	fp, {r0, sp}
    c538:			; <UNDEFINED> instruction: 0xf7f84479
    c53c:			; <UNDEFINED> instruction: 0x4630e9dc
    c540:	ldcllt	0, cr11, [r0, #12]!
    c544:	andeq	lr, r1, lr, lsl r9
    c548:	andeq	r0, r0, ip, lsr #2
    c54c:	andeq	r9, r0, lr, ror fp
    c550:	andeq	r7, r0, r0, lsl r8
    c554:	andeq	r7, r0, r8, lsr #16
    c558:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    c55c:			; <UNDEFINED> instruction: 0x4604447b
    c560:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
    c564:	eorvs	r6, r3, r0, lsl #18
    c568:	stmia	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c56c:			; <UNDEFINED> instruction: 0xf7fc4620
    c570:			; <UNDEFINED> instruction: 0x4620fa9b
    c574:	svclt	0x0000bd10
    c578:	andeq	lr, r1, r4, asr r2
    c57c:	ldrlt	r4, [r0, #-2827]	; 0xfffff4f5
    c580:			; <UNDEFINED> instruction: 0x4604447b
    c584:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
    c588:	eorvs	r6, r3, r0, lsl #18
    c58c:	ldm	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c590:			; <UNDEFINED> instruction: 0xf7fc4620
    c594:	strtmi	pc, [r0], -r9, lsl #21
    c598:	blx	d485b0 <_ZdlPv@@Base+0xd37bac>
    c59c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c5a0:			; <UNDEFINED> instruction: 0xf0044620
    c5a4:			; <UNDEFINED> instruction: 0xf7f8fa2f
    c5a8:	svclt	0x0000e8e4
    c5ac:	andeq	lr, r1, r0, lsr r2
    c5b0:	ldrlt	r4, [r0, #-2823]	; 0xfffff4f9
    c5b4:			; <UNDEFINED> instruction: 0x4604447b
    c5b8:	tstvc	fp, #12582912	; 0xc00000	; <UNPREDICTABLE>
    c5bc:	eorvs	r6, r3, r0, lsl #18
    c5c0:	ldmda	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5c4:			; <UNDEFINED> instruction: 0xf7fc4620
    c5c8:	strtmi	pc, [r0], -pc, ror #20
    c5cc:	svclt	0x0000bd10
    c5d0:	strdeq	lr, [r1], -ip
    c5d4:	ldrlt	r4, [r0, #-2827]	; 0xfffff4f5
    c5d8:			; <UNDEFINED> instruction: 0x4604447b
    c5dc:	tstvc	fp, #12582912	; 0xc00000	; <UNPREDICTABLE>
    c5e0:	eorvs	r6, r3, r0, lsl #18
    c5e4:	stmda	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c5e8:			; <UNDEFINED> instruction: 0xf7fc4620
    c5ec:			; <UNDEFINED> instruction: 0x4620fa5d
    c5f0:	blx	248608 <_ZdlPv@@Base+0x237c04>
    c5f4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    c5f8:			; <UNDEFINED> instruction: 0xf0044620
    c5fc:			; <UNDEFINED> instruction: 0xf7f8fa03
    c600:	svclt	0x0000e8b8
    c604:	ldrdeq	lr, [r1], -r8
    c608:	bmi	c1f2cc <_ZdlPv@@Base+0xc0e8c8>
    c60c:	ldrblt	r4, [r0, #1147]!	; 0x47b
    c610:	ldmpl	fp, {r2, r9, sl, lr}
    c614:	ldmdavs	sp, {r0, r1, r7, ip, sp, pc}
    c618:	stfcsd	f3, [r1, #-116]	; 0xffffff8c
    c61c:	andlt	sp, r3, pc, lsr r0
    c620:	mcrmi	13, 1, fp, cr11, cr0, {7}
    c624:	stcmi	0, cr2, [fp, #-4]!
    c628:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    c62c:			; <UNDEFINED> instruction: 0xf7f84631
    c630:	ldmib	r4, {r1, r5, r6, r8, fp, sp, lr, pc}^
    c634:	stmiavs	r2!, {r0, r1, r8, ip, sp}
    c638:	stmvs	pc, {r0, sp}	; <UNPREDICTABLE>
    c63c:	ldmvs	fp, {r1, r2, r5, r8, fp, lr}
    c640:	smlsdxls	r0, r9, r4, r4
    c644:	ldmdb	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c648:	stmiavs	r2!, {r2, r5, r8, fp, lr}
    c64c:	ldrbtmi	r2, [r9], #-1
    c650:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c654:	stmdavs	r3, {r5, r8, fp, sp, lr}
    c658:			; <UNDEFINED> instruction: 0x4798699b
    c65c:	andcs	r4, r1, r9, lsr #12
    c660:	stmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c664:	andcs	r4, r1, r1, lsr r6
    c668:	stmdb	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c66c:	movwcs	lr, #10708	; 0x29d4
    c670:	andcs	r4, r1, fp, lsl r9
    c674:	ldmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
    c678:	ldmdb	ip!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c67c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c680:			; <UNDEFINED> instruction: 0x4798699b
    c684:	andcs	r4, r1, r9, lsr #12
    c688:	ldmdb	r4!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c68c:	stmiavs	r2!, {r0, r2, r4, r8, fp, lr}
    c690:	ldrbtmi	r2, [r9], #-1
    c694:	pop	{r0, r1, ip, sp, pc}
    c698:			; <UNDEFINED> instruction: 0xf7f840f0
    c69c:	ldmdbmi	r2, {r0, r3, r5, r8, fp, ip, sp, pc}
    c6a0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c6a4:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c6a8:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c6ac:			; <UNDEFINED> instruction: 0x4798699b
    c6b0:	stmdavs	r3, {r5, r8, fp, sp, lr}
    c6b4:			; <UNDEFINED> instruction: 0x4798699b
    c6b8:	strtmi	r4, [r8], -ip, lsl #18
    c6bc:	andlt	r4, r3, r9, ror r4
    c6c0:	ldrhtmi	lr, [r0], #141	; 0x8d
    c6c4:	ldmdblt	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c6c8:	andeq	lr, r1, r4, lsl #16
    c6cc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c6d0:	ldrdeq	r7, [r0], -r0
    c6d4:	muleq	r0, r2, r2
    c6d8:	andeq	r9, r0, r4, ror #20
    c6dc:			; <UNDEFINED> instruction: 0x00007eb2
    c6e0:	andeq	r7, r0, r4, lsl pc
    c6e4:	andeq	r7, r0, r6, lsl pc
    c6e8:	andeq	r9, r0, sl, lsr #20
    c6ec:	andeq	r7, r0, ip, lsr pc
    c6f0:	cfldr32mi	mvfx11, [fp], {112}	; 0x70
    c6f4:	ldrbtmi	r4, [ip], #-2843	; 0xfffff4e5
    c6f8:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    c6fc:	stmdacs	r1, {r4, r8, ip, sp, pc}
    c700:	ldcllt	0, cr13, [r0, #-156]!	; 0xffffff64
    c704:	andcs	r4, r1, r8, lsl sl
    c708:	ldmdbmi	r9, {r3, r4, r8, r9, fp, lr}
    c70c:	stmiapl	r5!, {r1, r2, r5, r7, fp, ip, lr}^
    c710:	ldmdavs	r2!, {r0, r3, r4, r5, r6, sl, lr}
    c714:	bl	ff0a67c8 <_ZdlPv@@Base+0xff095dc4>
    c718:			; <UNDEFINED> instruction: 0xf7f802c2
    c71c:	blmi	586ad4 <_ZdlPv@@Base+0x5760d0>
    c720:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    c724:	ldmdbmi	r4, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    c728:	blmi	51d914 <_ZdlPv@@Base+0x50cf10>
    c72c:	stmiapl	r3!, {r0, sp}^
    c730:			; <UNDEFINED> instruction: 0xf7f8681a
    c734:	ldmdavs	r2!, {r5, r6, r7, fp, sp, lr, pc}
    c738:	andcs	r4, r1, r1, lsl r9
    c73c:	ldrbtmi	r6, [r9], #-2091	; 0xfffff7d5
    c740:	sbceq	lr, r2, #198656	; 0x30800
    c744:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c748:	ldmlt	r2, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    c74c:	ldrbtmi	r4, [r9], #-2317	; 0xfffff6f3
    c750:	stmdbmi	sp, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c754:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    c758:			; <UNDEFINED> instruction: 0xf7f84479
    c75c:	svclt	0x0000b8c9
    c760:	andeq	lr, r1, sl, lsl r7
    c764:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c768:	andeq	r0, r0, ip, lsr #2
    c76c:	muleq	r0, r4, r1
    c770:	strdeq	r9, [r0], -r0
    c774:	andeq	r0, r0, r0, asr #3
    c778:	andeq	r9, r0, r8, asr #19
    c77c:	strdeq	r0, [r0], -r4
    c780:	ldrdeq	r9, [r0], -r2
    c784:	muleq	r0, r6, r9
    c788:	andeq	r9, r0, r8, asr #19
    c78c:	addlt	fp, r2, r0, ror r5
    c790:	strmi	r4, [r4], -r6, lsr #26
    c794:	ldrbtmi	r4, [sp], #-2854	; 0xfffff4da
    c798:	stmiapl	fp!, {r0, ip, pc}^
    c79c:	tstlt	lr, lr, lsl r8
    c7a0:	eorsle	r2, r1, r1, lsl #28
    c7a4:	ldcllt	0, cr11, [r0, #-8]!
    c7a8:	andcs	r4, r1, r2, lsr #18
    c7ac:			; <UNDEFINED> instruction: 0xf7f84479
    c7b0:	blmi	886a40 <_ZdlPv@@Base+0x87603c>
    c7b4:	andcs	r6, r1, r2, ror #17
    c7b8:	stmiapl	fp!, {r5, r8, fp, lr}^
    c7bc:	ldrbtmi	r6, [r9], #-2194	; 0xfffff76e
    c7c0:	bl	ff0e6834 <_ZdlPv@@Base+0xff0d5e30>
    c7c4:			; <UNDEFINED> instruction: 0xf7f803c3
    c7c8:	blmi	786a28 <_ZdlPv@@Base+0x776024>
    c7cc:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    c7d0:	stmiavs	r3!, {r0, r1, r4, r7, r8, fp, ip, sp, pc}^
    c7d4:	ldmdbmi	fp, {r0, sp}
    c7d8:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    c7dc:	stm	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c7e0:	andcs	r4, r1, r9, lsl r9
    c7e4:			; <UNDEFINED> instruction: 0xf7f84479
    c7e8:	stmiavs	r0!, {r1, r2, r7, fp, sp, lr, pc}^
    c7ec:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    c7f0:	pop	{r1, ip, sp, pc}
    c7f4:			; <UNDEFINED> instruction: 0x47184070
    c7f8:	andcs	r6, r1, r3, ror #17
    c7fc:	ldmvs	sl, {r0, r1, r4, r8, fp, lr}
    c800:			; <UNDEFINED> instruction: 0xf7f84479
    c804:			; <UNDEFINED> instruction: 0xe7ebe878
    c808:			; <UNDEFINED> instruction: 0x46304911
    c80c:			; <UNDEFINED> instruction: 0xf7f84479
    c810:	stmiavs	r0!, {r1, r4, r5, r6, fp, sp, lr, pc}^
    c814:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    c818:	stmdbmi	lr, {r3, r4, r7, r8, r9, sl, lr}
    c81c:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    c820:	pop	{r1, ip, sp, pc}
    c824:			; <UNDEFINED> instruction: 0xf7f84070
    c828:	svclt	0x0000b863
    c82c:	andeq	lr, r1, sl, ror r6
    c830:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c834:	andeq	r7, r0, ip, asr #26
    c838:	andeq	r0, r0, ip, lsr #2
    c83c:	andeq	r9, r0, r2, ror r9
    c840:	andeq	r0, r0, r0, asr #3
    c844:	andeq	r9, r0, r2, lsl #19
    c848:	ldrdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    c84c:	andeq	r9, r0, r8, asr #18
    c850:	andeq	r9, r0, r4, ror #18
    c854:	andeq	r9, r0, sl, ror #18
    c858:			; <UNDEFINED> instruction: 0x4604b5f8
    c85c:	bmi	b1f510 <_ZdlPv@@Base+0xb0eb0c>
    c860:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    c864:	tstlt	r5, sp, lsl r8
    c868:	eorsle	r2, fp, r1, lsl #26
    c86c:	svcmi	0x0029bdf8
    c870:	cdpmi	0, 2, cr2, cr9, cr1, {0}
    c874:	cfstrsmi	mvf4, [r9, #-508]!	; 0xfffffe04
    c878:			; <UNDEFINED> instruction: 0x4639447e
    c87c:			; <UNDEFINED> instruction: 0xf7f8447d
    c880:	stmdbvs	r3!, {r1, r3, r4, r5, fp, sp, lr, pc}
    c884:	ldrtmi	r6, [r1], -r2, lsr #17
    c888:	ldmvs	fp, {r0, sp}
    c88c:	ldmda	r2!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c890:	stmdbmi	r3!, {r0, r1, r5, r6, r7, fp, sp, lr}
    c894:	ldmvs	sl, {r0, sp}
    c898:			; <UNDEFINED> instruction: 0xf7f84479
    c89c:	stmdbvs	r0!, {r2, r3, r5, fp, sp, lr, pc}
    c8a0:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    c8a4:			; <UNDEFINED> instruction: 0x46294798
    c8a8:			; <UNDEFINED> instruction: 0xf7f82001
    c8ac:	ldrtmi	lr, [r9], -r4, lsr #16
    c8b0:			; <UNDEFINED> instruction: 0xf7f82001
    c8b4:	stmiavs	r3!, {r5, fp, sp, lr, pc}^
    c8b8:	ldrtmi	r6, [r1], -r2, lsr #17
    c8bc:	ldmvs	fp, {r0, sp}
    c8c0:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8c4:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    c8c8:			; <UNDEFINED> instruction: 0x4798699b
    c8cc:	andcs	r4, r1, r9, lsr #12
    c8d0:	ldmda	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8d4:	stmiavs	r2!, {r0, r1, r4, r8, fp, lr}
    c8d8:	pop	{r0, sp}
    c8dc:	ldrbtmi	r4, [r9], #-248	; 0xffffff08
    c8e0:	stmdalt	r6, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    c8e4:			; <UNDEFINED> instruction: 0x46284910
    c8e8:			; <UNDEFINED> instruction: 0xf7f84479
    c8ec:	stmiavs	r0!, {r2, fp, sp, lr, pc}^
    c8f0:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    c8f4:	stmdbvs	r0!, {r3, r4, r7, r8, r9, sl, lr}
    c8f8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    c8fc:	stmdbmi	fp, {r3, r4, r7, r8, r9, sl, lr}
    c900:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    c904:	ldrhtmi	lr, [r8], #141	; 0x8d
    c908:	svclt	0x00f2f7f7
    c90c:			; <UNDEFINED> instruction: 0x0001e5b0
    c910:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c914:	andeq	r7, r0, r4, lsl #25
    c918:	andeq	r7, r0, r0, lsl sp
    c91c:	andeq	r8, r0, r0, asr #32
    c920:	andeq	r9, r0, r8, lsl #18
    c924:	andeq	r7, r0, sl, asr #25
    c928:	andeq	r9, r0, r8, asr #17
    c92c:	andeq	r7, r0, r2, ror #25
    c930:	cfldr32mi	mvfx11, [r9], {56}	; 0x38
    c934:	ldrbtmi	r4, [ip], #-2841	; 0xfffff4e7
    c938:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    c93c:	stmdacs	r1, {r4, r8, ip, sp, pc}
    c940:	ldclt	0, cr13, [r8, #-140]!	; 0xffffff74
    c944:	andcs	r4, r1, r6, lsl fp
    c948:	stmiapl	r5!, {r1, r2, r4, r8, fp, lr}^
    c94c:	stmdavs	sl!, {r0, r3, r4, r5, r6, sl, lr}
    c950:	sbceq	lr, r2, #198656	; 0x30800
    c954:	svc	0x00cef7f7
    c958:	stmiapl	r3!, {r0, r1, r4, r8, r9, fp, lr}^
    c95c:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    c960:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
    c964:	andcs	r4, r1, r2, lsl fp
    c968:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
    c96c:	svc	0x00c2f7f7
    c970:	ldmdbmi	r0, {r1, r3, r5, fp, sp, lr}
    c974:	pop	{r0, sp}
    c978:	ldrbtmi	r4, [r9], #-56	; 0xffffffc8
    c97c:	sbceq	lr, r2, #198656	; 0x30800
    c980:	svclt	0x00b6f7f7
    c984:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
    c988:	stmdbmi	ip, {r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    c98c:	ldrhtmi	lr, [r8], -sp
    c990:			; <UNDEFINED> instruction: 0xf7f74479
    c994:	svclt	0x0000bfad
    c998:	ldrdeq	lr, [r1], -sl
    c99c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    c9a0:	andeq	r0, r0, ip, lsr #2
    c9a4:	andeq	r9, r0, ip, ror r8
    c9a8:	andeq	r0, r0, r0, asr #3
    c9ac:	andeq	r9, r0, lr, lsl #15
    c9b0:	strdeq	r0, [r0], -r4
    c9b4:	andeq	r9, r0, sl, asr r8
    c9b8:	andeq	r9, r0, lr, asr r7
    c9bc:	andeq	r9, r0, r0, asr r8
    c9c0:			; <UNDEFINED> instruction: 0x4604b570
    c9c4:	blmi	920258 <_ZdlPv@@Base+0x90f854>
    c9c8:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    c9cc:	tstlt	r5, sp, lsl r8
    c9d0:	eorle	r2, pc, r1, lsl #26
    c9d4:	stmdbmi	r1!, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    c9d8:	ldrbtmi	r2, [r9], #-1
    c9dc:	svc	0x008af7f7
    c9e0:	stmiavs	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    c9e4:	ldmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
    c9e8:	ldmvs	r2, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    c9ec:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    c9f0:	biceq	lr, r3, #199680	; 0x30c00
    c9f4:	svc	0x007ef7f7
    c9f8:	ldmpl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    c9fc:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    ca00:	andcs	r6, r1, r3, ror #17
    ca04:	ldmvs	sl, {r0, r3, r4, r8, fp, lr}
    ca08:			; <UNDEFINED> instruction: 0xf7f74479
    ca0c:	ldmdbmi	r8, {r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ca10:	ldrbtmi	r2, [r9], #-1
    ca14:	svc	0x006ef7f7
    ca18:	pop	{r5, r6, r7, fp, sp, lr}
    ca1c:	stmdavs	r3, {r4, r5, r6, lr}
    ca20:			; <UNDEFINED> instruction: 0x4718699b
    ca24:	andcs	r6, r1, r3, ror #17
    ca28:	ldmvs	sl, {r1, r4, r8, fp, lr}
    ca2c:			; <UNDEFINED> instruction: 0xf7f74479
    ca30:	strb	lr, [ip, r2, ror #30]!
    ca34:			; <UNDEFINED> instruction: 0x46284910
    ca38:			; <UNDEFINED> instruction: 0xf7f74479
    ca3c:	stmiavs	r0!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    ca40:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    ca44:	stmdbmi	sp, {r3, r4, r7, r8, r9, sl, lr}
    ca48:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ca4c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    ca50:	svclt	0x004ef7f7
    ca54:	andeq	lr, r1, r8, asr #8
    ca58:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ca5c:	andeq	r7, r0, lr, lsl fp
    ca60:	andeq	r0, r0, ip, lsr #2
    ca64:	andeq	r9, r0, r8, lsl #16
    ca68:	andeq	r0, r0, r0, asr #3
    ca6c:	andeq	r9, r0, r4, asr r7
    ca70:	andeq	r7, r0, sl, lsr #29
    ca74:	andeq	r9, r0, ip, lsl r7
    ca78:	andeq	r9, r0, r8, ror r7
    ca7c:	andeq	r9, r0, r2, asr #15
    ca80:			; <UNDEFINED> instruction: 0x4604b538
    ca84:	bmi	59f6e0 <_ZdlPv@@Base+0x58ecdc>
    ca88:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ca8c:	tstlt	r5, sp, lsl r8
    ca90:	andsle	r2, r2, r1, lsl #26
    ca94:	ldmdbmi	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    ca98:	andcs	r6, r1, r2, lsl #17
    ca9c:			; <UNDEFINED> instruction: 0xf7f74479
    caa0:	stmiavs	r0!, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}^
    caa4:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    caa8:	stmdbmi	pc, {r3, r4, r7, r8, r9, sl, lr}	; <UNPREDICTABLE>
    caac:	andcs	r6, r1, r2, lsr #17
    cab0:	ldrhtmi	lr, [r8], -sp
    cab4:			; <UNDEFINED> instruction: 0xf7f74479
    cab8:	stmdbmi	ip, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, pc}
    cabc:	strtmi	r6, [r8], -r2, lsl #18
    cac0:			; <UNDEFINED> instruction: 0xf7f74479
    cac4:	stmiavs	r0!, {r3, r4, r8, r9, sl, fp, sp, lr, pc}^
    cac8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cacc:	stmdbmi	r8, {r3, r4, r7, r8, r9, sl, lr}
    cad0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    cad4:	ldrhtmi	lr, [r8], -sp
    cad8:	svclt	0x000af7f7
    cadc:	andeq	lr, r1, r8, lsl #7
    cae0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cae4:	andeq	r7, r0, ip, asr #20
    cae8:	andeq	r7, r0, r4, asr #21
    caec:	andeq	r9, r0, r8, ror #14
    caf0:	andeq	r9, r0, lr, ror #14
    caf4:			; <UNDEFINED> instruction: 0x4604b570
    caf8:	blmi	9dff98 <_ZdlPv@@Base+0x9cf594>
    cafc:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    cb00:	tstlt	r3, #1769472	; 0x1b0000
    cb04:	andle	r2, r0, r1, lsl #22
    cb08:	stmdbvs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    cb0c:	blcs	18aab80 <_ZdlPv@@Base+0x189a17c>
    cb10:	ldmdale	r5, {r0, r3, r4, r5, ip, lr, pc}
    cb14:	eorsle	r2, r3, r2, asr #22
    cb18:	teqle	r7, r9, asr #22
    cb1c:	ldrbtmi	r4, [sl], #-2591	; 0xfffff5e1
    cb20:	andcs	r4, r1, pc, lsl r9
    cb24:			; <UNDEFINED> instruction: 0xf7f74479
    cb28:	stmiavs	r0!, {r1, r2, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    cb2c:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cb30:	ldmdbmi	ip, {r3, r4, r7, r8, r9, sl, lr}
    cb34:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cb38:	andcs	r4, r1, r9, ror r4
    cb3c:	mrclt	7, 6, APSR_nzcv, cr8, cr7, {7}
    cb40:	andsle	r2, sl, r9, ror #22
    cb44:	ldrbtmi	r4, [sl], #-2584	; 0xfffff5e8
    cb48:	ldmdbmi	r8, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cb4c:	andcs	r6, r1, r2, lsl #18
    cb50:			; <UNDEFINED> instruction: 0xf7f74479
    cb54:	ldmib	r4, {r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    cb58:	blmi	54d36c <_ZdlPv@@Base+0x53c968>
    cb5c:	stmdavs	r3, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    cb60:	ldmibvs	fp, {r1, r2, r3, r5, fp, sp, lr}
    cb64:	ldrmi	r6, [r8, sl, lsr #32]
    cb68:	stmiavs	r2!, {r1, r4, r8, fp, lr}
    cb6c:	eorvs	r2, lr, r1
    cb70:	pop	{r0, r3, r4, r5, r6, sl, lr}
    cb74:			; <UNDEFINED> instruction: 0xf7f74070
    cb78:	bmi	3fc66c <_ZdlPv@@Base+0x3ebc68>
    cb7c:			; <UNDEFINED> instruction: 0xe7cf447a
    cb80:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
    cb84:	bmi	3c6abc <_ZdlPv@@Base+0x3b60b8>
    cb88:			; <UNDEFINED> instruction: 0xe7c9447a
    cb8c:	ldrbtmi	r4, [sl], #-2573	; 0xfffff5f3
    cb90:	svclt	0x0000e7c6
    cb94:	andeq	lr, r1, r4, lsl r3
    cb98:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cb9c:	andeq	r7, r0, sl, lsl #1
    cba0:	andeq	r9, r0, r0, asr #14
    cba4:	andeq	r9, r0, r8, lsl #14
    cba8:	andeq	r9, r0, r6, lsl #14
    cbac:	andeq	r7, r0, ip, ror r6
    cbb0:	andeq	r0, r0, r8, lsl #2
    cbb4:	andeq	r9, r0, r4, ror #13
    cbb8:	andeq	r7, r0, ip, lsr #32
    cbbc:	andeq	r7, r0, lr, lsl r0
    cbc0:	andeq	r7, r0, r8, lsl r0
    cbc4:			; <UNDEFINED> instruction: 0x000096be
    cbc8:			; <UNDEFINED> instruction: 0x4604b570
    cbcc:	blmi	660434 <_ZdlPv@@Base+0x64fa30>
    cbd0:	ldmpl	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    cbd4:	stmiblt	r5, {r0, r2, r3, r4, fp, sp, lr}^
    cbd8:	stmdavs	r3, {r6, r7, fp, sp, lr}
    cbdc:			; <UNDEFINED> instruction: 0x4798699b
    cbe0:	ldmdbmi	r5, {r0, r1, r5, r6, r7, fp, sp, lr}
    cbe4:	ldmvs	sl, {r0, sp}
    cbe8:			; <UNDEFINED> instruction: 0xf7f74479
    cbec:	blmi	508604 <_ZdlPv@@Base+0x4f7c00>
    cbf0:	andcs	r4, r1, r3, lsl r9
    cbf4:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
    cbf8:			; <UNDEFINED> instruction: 0xf7f7681a
    cbfc:	stmiavs	r0!, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}^
    cc00:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cc04:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cc08:	stccs	7, cr4, [r1, #-96]	; 0xffffffa0
    cc0c:	ldcllt	0, cr13, [r0, #-0]
    cc10:	strtmi	r4, [r8], -ip, lsl #18
    cc14:			; <UNDEFINED> instruction: 0xf7f74479
    cc18:	stmiavs	r0!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}^
    cc1c:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cc20:	stmdbmi	r9, {r3, r4, r7, r8, r9, sl, lr}
    cc24:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    cc28:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    cc2c:	mcrlt	7, 3, pc, cr0, cr7, {7}	; <UNPREDICTABLE>
    cc30:	andeq	lr, r1, r0, asr #4
    cc34:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cc38:	muleq	r0, r8, r6
    cc3c:	andeq	r0, r0, r0, lsl #3
    cc40:	andeq	r7, r0, r2, lsr r2
    cc44:	andeq	r9, r0, ip, ror r6
    cc48:	andeq	r9, r0, sl, lsl r6
    cc4c:	bmi	59f8a8 <_ZdlPv@@Base+0x58eea4>
    cc50:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    cc54:	ldmpl	fp, {r2, r9, sl, lr}
    cc58:	ldmdavs	r8, {r1, r7, ip, sp, pc}
    cc5c:	stmdacs	r1, {r3, r4, r8, ip, sp, pc}
    cc60:	andlt	sp, r2, r5, lsl r0
    cc64:	stmdbvs	r2!, {r4, r8, sl, fp, ip, sp, pc}
    cc68:	ldmdbmi	r0, {r0, sp}
    cc6c:	ldrbtmi	r4, [r9], #-594	; 0xfffffdae
    cc70:			; <UNDEFINED> instruction: 0xf7f79101
    cc74:	stmiavs	r0!, {r6, r9, sl, fp, sp, lr, pc}^
    cc78:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cc7c:	stmdbls	r1, {r3, r4, r7, r8, r9, sl, lr}
    cc80:	andcs	r6, r1, r2, lsr #18
    cc84:	pop	{r1, ip, sp, pc}
    cc88:			; <UNDEFINED> instruction: 0xf7f74010
    cc8c:	stmdbmi	r8, {r0, r4, r5, r9, sl, fp, ip, sp, pc}
    cc90:			; <UNDEFINED> instruction: 0xf7f74479
    cc94:	stmiavs	r0!, {r4, r5, r9, sl, fp, sp, lr, pc}^
    cc98:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cc9c:	pop	{r1, ip, sp, pc}
    cca0:			; <UNDEFINED> instruction: 0x47184010
    cca4:	andeq	lr, r1, r0, asr #3
    cca8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ccac:	andeq	r7, r0, r6, lsr #27
    ccb0:	andeq	r9, r0, r8, lsr #12
    ccb4:	bmi	39f8f0 <_ZdlPv@@Base+0x38eeec>
    ccb8:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    ccbc:	ldmpl	fp, {r2, r9, sl, lr}
    ccc0:	tstlt	r0, r8, lsl r8
    ccc4:	andle	r2, ip, r1, lsl #16
    ccc8:	stmdbmi	sl, {r4, r8, sl, fp, ip, sp, pc}
    cccc:	stmdbvs	r2!, {r0, sp}
    ccd0:			; <UNDEFINED> instruction: 0xf7f74479
    ccd4:	stmiavs	r0!, {r4, r9, sl, fp, sp, lr, pc}^
    ccd8:			; <UNDEFINED> instruction: 0x4010e8bd
    ccdc:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    cce0:	stmdbmi	r5, {r3, r4, r8, r9, sl, lr}
    cce4:			; <UNDEFINED> instruction: 0xf7f74479
    cce8:	ldrb	lr, [r4, r6, lsl #28]!
    ccec:	andeq	lr, r1, r8, asr r1
    ccf0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    ccf4:	andeq	r7, r0, r8, asr r1
    ccf8:	andeq	r9, r0, r8, lsl r6
    ccfc:	bmi	45f944 <_ZdlPv@@Base+0x44ef40>
    cd00:	ldrbtmi	fp, [fp], #-1328	; 0xfffffad0
    cd04:	strmi	fp, [r4], -r3, lsl #1
    cd08:	ldmpl	sp, {r0, ip, pc}
    cd0c:	teqlt	fp, fp, lsr #16
    cd10:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    cd14:			; <UNDEFINED> instruction: 0x4798699b
    cd18:	cmplt	r3, fp, lsr #16
    cd1c:	ldclt	0, cr11, [r0, #-12]!
    cd20:	stmvs	r2, {r0, r3, r8, fp, lr}
    cd24:	ldrbtmi	r2, [r9], #-1
    cd28:	stcl	7, cr15, [r4, #988]!	; 0x3dc
    cd2c:	stmdbmi	r7, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cd30:	stmiavs	r2!, {r0, sp}
    cd34:	andlt	r4, r3, r9, ror r4
    cd38:	ldrhtmi	lr, [r0], -sp
    cd3c:	ldcllt	7, cr15, [r8, #988]	; 0x3dc
    cd40:	andeq	lr, r1, lr, lsl #2
    cd44:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    cd48:	ldrdeq	r7, [r0], -sl
    cd4c:	andeq	r9, r0, ip, lsl #12
    cd50:	addlt	fp, r3, r0, lsr r5
    cd54:	andls	r4, r1, sp, lsl #12
    cd58:			; <UNDEFINED> instruction: 0xf0032014
    cd5c:	stmdbls	r1, {r0, r1, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
    cd60:			; <UNDEFINED> instruction: 0xf7fb4604
    cd64:	blmi	1cc798 <_ZdlPv@@Base+0x1bbd94>
    cd68:			; <UNDEFINED> instruction: 0x61254620
    cd6c:	movwcc	r4, #33915	; 0x847b
    cd70:	andlt	r6, r3, r3, lsr #32
    cd74:			; <UNDEFINED> instruction: 0x4620bd30
    cd78:	cdp2	0, 4, cr15, cr4, cr3, {0}
    cd7c:	ldcl	7, cr15, [r8], #988	; 0x3dc
    cd80:	andeq	sp, r1, r4, asr #20
    cd84:			; <UNDEFINED> instruction: 0x4604b538
    cd88:			; <UNDEFINED> instruction: 0xf7fb4615
    cd8c:	blmi	10c770 <_ZdlPv@@Base+0xfbd6c>
    cd90:			; <UNDEFINED> instruction: 0x61254620
    cd94:	movwcc	r4, #33915	; 0x847b
    cd98:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    cd9c:	andeq	sp, r1, ip, lsl sl
    cda0:			; <UNDEFINED> instruction: 0x4604b510
    cda4:	ldc2	7, cr15, [r8], #-1004	; 0xfffffc14
    cda8:	strtmi	r4, [r0], -r3, lsl #22
    cdac:			; <UNDEFINED> instruction: 0xf503447b
    cdb0:	eorvs	r7, r3, ip, lsr #6
    cdb4:	svclt	0x0000bd10
    cdb8:	andeq	sp, r1, r4, lsl #20
    cdbc:			; <UNDEFINED> instruction: 0x4604b538
    cdc0:	bvs	16e6dd4 <_ZdlPv@@Base+0x16d63d0>
    cdc4:			; <UNDEFINED> instruction: 0xb1c04798
    cdc8:			; <UNDEFINED> instruction: 0xf003200c
    cdcc:			; <UNDEFINED> instruction: 0x4605fdf7
    cdd0:	stc2	7, cr15, [r2], #-1004	; 0xfffffc14
    cdd4:	andscs	r4, r4, r5, lsl fp
    cdd8:			; <UNDEFINED> instruction: 0xf503447b
    cddc:	eorvs	r7, fp, ip, lsr #6
    cde0:	stc2l	0, cr15, [ip, #12]!
    cde4:	strmi	r4, [r4], -r1, lsr #12
    cde8:	mcr2	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    cdec:			; <UNDEFINED> instruction: 0x46204b10
    cdf0:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    cdf4:	eorvs	r3, r3, r8, lsl #6
    cdf8:	andscs	fp, r0, r8, lsr sp
    cdfc:	ldc2l	0, cr15, [lr, #12]
    ce00:	strmi	r4, [r4], -r1, lsr #12
    ce04:	mrc2	7, 1, pc, cr10, cr11, {7}
    ce08:	strtmi	r4, [r0], -sl, lsl #22
    ce0c:	orrscc	r4, r0, #2063597568	; 0x7b000000
    ce10:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    ce14:			; <UNDEFINED> instruction: 0xf0034628
    ce18:			; <UNDEFINED> instruction: 0xf7f7fdf5
    ce1c:	strtmi	lr, [r0], -sl, lsr #25
    ce20:	ldc2l	0, cr15, [r0, #12]!
    ce24:	stc	7, cr15, [r4], #988	; 0x3dc
    ce28:	svclt	0x0000e7f9
    ce2c:	ldrdeq	sp, [r1], -r8
    ce30:			; <UNDEFINED> instruction: 0x0001d9be
    ce34:	andeq	sp, r1, r4, lsr #19
    ce38:			; <UNDEFINED> instruction: 0x4604b510
    ce3c:	mrc2	7, 0, pc, cr14, cr11, {7}
    ce40:	strtmi	r4, [r0], -r2, lsl #22
    ce44:	orrscc	r4, r0, #2063597568	; 0x7b000000
    ce48:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    ce4c:	andeq	sp, r1, ip, ror #18
    ce50:	addlt	fp, r3, r0, lsr r5
    ce54:	andls	r9, r1, r0, lsl #2
    ce58:	stcls	0, cr2, [r0, #-80]	; 0xffffffb0
    ce5c:	stc2	0, cr15, [lr, #12]!
    ce60:	strmi	r9, [r4], -r1, lsl #18
    ce64:	mcr2	7, 0, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    ce68:	strtmi	r4, [r0], -r6, lsl #22
    ce6c:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    ce70:	mvnsvc	pc, #12582912	; 0xc00000
    ce74:	andlt	r6, r3, r3, lsr #32
    ce78:			; <UNDEFINED> instruction: 0x4620bd30
    ce7c:	stc2l	0, cr15, [r2, #12]
    ce80:	ldcl	7, cr15, [r6], #-988	; 0xfffffc24
    ce84:	andeq	sp, r1, r2, asr #18
    ce88:			; <UNDEFINED> instruction: 0x4604b538
    ce8c:			; <UNDEFINED> instruction: 0xf7fb4615
    ce90:	blmi	14c66c <_ZdlPv@@Base+0x13bc68>
    ce94:			; <UNDEFINED> instruction: 0x61254620
    ce98:			; <UNDEFINED> instruction: 0xf503447b
    ce9c:	strdvs	r7, [r3], -r2	; <UNPREDICTABLE>
    cea0:	svclt	0x0000bd38
    cea4:	andeq	sp, r1, r8, lsl r9
    cea8:			; <UNDEFINED> instruction: 0x4604b510
    ceac:	blx	fed4aea2 <_ZdlPv@@Base+0xfed3a49e>
    ceb0:	strtmi	r4, [r0], -r3, lsl #22
    ceb4:			; <UNDEFINED> instruction: 0xf503447b
    ceb8:	eorvs	r7, r3, sp, lsr r3
    cebc:	svclt	0x0000bd10
    cec0:	strdeq	sp, [r1], -ip
    cec4:			; <UNDEFINED> instruction: 0x4604b538
    cec8:	bvs	16e6edc <_ZdlPv@@Base+0x16d64d8>
    cecc:			; <UNDEFINED> instruction: 0xb1c84798
    ced0:			; <UNDEFINED> instruction: 0xf003200c
    ced4:			; <UNDEFINED> instruction: 0x4605fd73
    ced8:	blx	fe7caece <_ZdlPv@@Base+0xfe7ba4ca>
    cedc:	andscs	r4, r4, r5, lsl fp
    cee0:			; <UNDEFINED> instruction: 0xf503447b
    cee4:	eorvs	r7, fp, sp, lsr r3
    cee8:	stc2l	0, cr15, [r8, #-12]!
    ceec:	strmi	r4, [r4], -r1, lsr #12
    cef0:	stc2l	7, cr15, [r4, #1004]	; 0x3ec
    cef4:			; <UNDEFINED> instruction: 0x46204b10
    cef8:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    cefc:	mvnsvc	pc, #12582912	; 0xc00000
    cf00:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    cf04:			; <UNDEFINED> instruction: 0xf0032010
    cf08:			; <UNDEFINED> instruction: 0x4621fd59
    cf0c:			; <UNDEFINED> instruction: 0xf7fb4604
    cf10:	blmi	2cc5ec <_ZdlPv@@Base+0x2bbbe8>
    cf14:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    cf18:	eorvs	r3, r3, ip, asr #6
    cf1c:			; <UNDEFINED> instruction: 0x4628bd38
    cf20:	ldc2l	0, cr15, [r0, #-12]!
    cf24:	stc	7, cr15, [r4], #-988	; 0xfffffc24
    cf28:			; <UNDEFINED> instruction: 0xf0034620
    cf2c:			; <UNDEFINED> instruction: 0xf7f7fd6b
    cf30:	ldrb	lr, [r9, r0, lsr #24]!
    cf34:	ldrdeq	sp, [r1], -r0
    cf38:			; <UNDEFINED> instruction: 0x0001d8b6
    cf3c:	muleq	r1, sl, r8
    cf40:			; <UNDEFINED> instruction: 0x4604b510
    cf44:	ldc2	7, cr15, [sl, #1004]	; 0x3ec
    cf48:	strtmi	r4, [r0], -r2, lsl #22
    cf4c:	movtcc	r4, #50299	; 0xc47b
    cf50:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    cf54:	andeq	sp, r1, r4, ror #16
    cf58:	addlt	fp, r3, r0, lsr r5
    cf5c:	ldrmi	r4, [r1], -sp, lsl #12
    cf60:	andls	r4, r1, r4, lsl #12
    cf64:	stc2	7, cr15, [sl, #1004]	; 0x3ec
    cf68:	strtmi	r4, [r0], -r4, lsl #22
    cf6c:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    cf70:	movwvc	pc, #42243	; 0xa503	; <UNPREDICTABLE>
    cf74:	andlt	r6, r3, r3, lsr #32
    cf78:	svclt	0x0000bd30
    cf7c:	andeq	sp, r1, r2, asr #16
    cf80:			; <UNDEFINED> instruction: 0x460db538
    cf84:			; <UNDEFINED> instruction: 0x46044611
    cf88:	ldc2l	7, cr15, [r8, #-1004]!	; 0xfffffc14
    cf8c:	strtmi	r4, [r0], -r3, lsl #22
    cf90:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    cf94:	tstvc	fp, #12582912	; 0xc00000	; <UNPREDICTABLE>
    cf98:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
    cf9c:	andeq	sp, r1, lr, lsl r8
    cfa0:			; <UNDEFINED> instruction: 0x4604b510
    cfa4:	stc2l	7, cr15, [sl, #-1004]!	; 0xfffffc14
    cfa8:	strtmi	r4, [r0], -r3, lsl #22
    cfac:			; <UNDEFINED> instruction: 0xf503447b
    cfb0:	eorvs	r7, r3, lr, lsr #7
    cfb4:	svclt	0x0000bd10
    cfb8:	andeq	sp, r1, r4, lsl #16
    cfbc:	addlt	fp, r3, r0, lsr r5
    cfc0:	ldrmi	r4, [r1], -sp, lsl #12
    cfc4:	andls	r4, r1, r4, lsl #12
    cfc8:	ldc2l	7, cr15, [r8, #-1004]	; 0xfffffc14
    cfcc:	strtmi	r4, [r0], -r4, lsl #22
    cfd0:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    cfd4:	orrvc	pc, ip, #12582912	; 0xc00000
    cfd8:	andlt	r6, r3, r3, lsr #32
    cfdc:	svclt	0x0000bd30
    cfe0:	ldrdeq	sp, [r1], -lr
    cfe4:			; <UNDEFINED> instruction: 0x460db538
    cfe8:			; <UNDEFINED> instruction: 0x46044611
    cfec:	stc2l	7, cr15, [r6, #-1004]	; 0xfffffc14
    cff0:	strtmi	r4, [r0], -r3, lsl #22
    cff4:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    cff8:	ldrdvs	r3, [r3], -r4	; <UNPREDICTABLE>
    cffc:	svclt	0x0000bd38
    d000:			; <UNDEFINED> instruction: 0x0001d7ba
    d004:			; <UNDEFINED> instruction: 0x4604b510
    d008:	ldc2	7, cr15, [r8, #-1004]!	; 0xfffffc14
    d00c:	strtmi	r4, [r0], -r3, lsl #22
    d010:			; <UNDEFINED> instruction: 0xf503447b
    d014:	ldrdvs	r7, [r3], -r0	; <UNPREDICTABLE>
    d018:	svclt	0x0000bd10
    d01c:	andeq	sp, r1, r0, lsr #15
    d020:	svclt	0x0092f7fa
    d024:	svclt	0x0090f7fa
    d028:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    d02c:	movtcc	r4, #50299	; 0xc47b
    d030:	andvs	r4, r3, r4, lsl #12
    d034:	ldc2	7, cr15, [r8, #-1004]!	; 0xfffffc14
    d038:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d03c:	andeq	sp, r1, r4, lsl #15
    d040:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    d044:	movtcc	r4, #50299	; 0xc47b
    d048:	strmi	r6, [r4], -r3
    d04c:	stc2	7, cr15, [ip, #-1004]!	; 0xfffffc14
    d050:			; <UNDEFINED> instruction: 0xf0034620
    d054:			; <UNDEFINED> instruction: 0x4620fcd7
    d058:			; <UNDEFINED> instruction: 0x4620bd10
    d05c:	ldc2l	0, cr15, [r2], {3}
    d060:	bl	fe1cb044 <_ZdlPv@@Base+0xfe1ba640>
    d064:	andeq	sp, r1, ip, ror #14
    d068:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    d06c:	orrscc	r4, r0, #2063597568	; 0x7b000000
    d070:	andvs	r4, r3, r4, lsl #12
    d074:	ldc2	7, cr15, [r8, #-1004]	; 0xfffffc14
    d078:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d07c:	andeq	sp, r1, r4, asr #14
    d080:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    d084:	orrscc	r4, r0, #2063597568	; 0x7b000000
    d088:	strmi	r6, [r4], -r3
    d08c:	stc2	7, cr15, [ip, #-1004]	; 0xfffffc14
    d090:			; <UNDEFINED> instruction: 0xf0034620
    d094:			; <UNDEFINED> instruction: 0x4620fcb7
    d098:			; <UNDEFINED> instruction: 0x4620bd10
    d09c:	ldc2	0, cr15, [r2], #12
    d0a0:	bl	19cb084 <_ZdlPv@@Base+0x19ba680>
    d0a4:	andeq	sp, r1, ip, lsr #14
    d0a8:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    d0ac:	bicscc	r4, r4, #2063597568	; 0x7b000000
    d0b0:	andvs	r4, r3, r4, lsl #12
    d0b4:	ldc2l	7, cr15, [r8], #1004	; 0x3ec
    d0b8:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d0bc:	andeq	sp, r1, r4, lsl #14
    d0c0:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    d0c4:	bicscc	r4, r4, #2063597568	; 0x7b000000
    d0c8:	strmi	r6, [r4], -r3
    d0cc:	stc2l	7, cr15, [ip], #1004	; 0x3ec
    d0d0:			; <UNDEFINED> instruction: 0xf0034620
    d0d4:			; <UNDEFINED> instruction: 0x4620fc97
    d0d8:			; <UNDEFINED> instruction: 0x4620bd10
    d0dc:	ldc2	0, cr15, [r2], {3}
    d0e0:	bl	11cb0c4 <_ZdlPv@@Base+0x11ba6c0>
    d0e4:	andeq	sp, r1, ip, ror #13
    d0e8:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    d0ec:			; <UNDEFINED> instruction: 0xf503447b
    d0f0:	strmi	r7, [r4], -ip, lsl #7
    d0f4:			; <UNDEFINED> instruction: 0xf7fb6003
    d0f8:			; <UNDEFINED> instruction: 0x4620fcd7
    d0fc:	svclt	0x0000bd10
    d100:	andeq	sp, r1, r4, asr #13
    d104:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    d108:			; <UNDEFINED> instruction: 0xf503447b
    d10c:	andvs	r7, r3, ip, lsl #7
    d110:			; <UNDEFINED> instruction: 0xf7fb4604
    d114:	strtmi	pc, [r0], -r9, asr #25
    d118:	ldc2l	0, cr15, [r4], #-12
    d11c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d120:			; <UNDEFINED> instruction: 0xf0034620
    d124:			; <UNDEFINED> instruction: 0xf7f7fc6f
    d128:	svclt	0x0000eb24
    d12c:	andeq	sp, r1, r8, lsr #13
    d130:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    d134:			; <UNDEFINED> instruction: 0xf503447b
    d138:	strmi	r7, [r4], -lr, lsr #7
    d13c:			; <UNDEFINED> instruction: 0xf7fb6003
    d140:			; <UNDEFINED> instruction: 0x4620fcb3
    d144:	svclt	0x0000bd10
    d148:	andeq	sp, r1, ip, ror r6
    d14c:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    d150:			; <UNDEFINED> instruction: 0xf503447b
    d154:	andvs	r7, r3, lr, lsr #7
    d158:			; <UNDEFINED> instruction: 0xf7fb4604
    d15c:	strtmi	pc, [r0], -r5, lsr #25
    d160:	mrrc2	0, 0, pc, r0, cr3	; <UNPREDICTABLE>
    d164:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d168:			; <UNDEFINED> instruction: 0xf0034620
    d16c:			; <UNDEFINED> instruction: 0xf7f7fc4b
    d170:	svclt	0x0000eb00
    d174:	andeq	sp, r1, r0, ror #12
    d178:	ldrlt	r4, [r0, #-2821]	; 0xfffff4fb
    d17c:			; <UNDEFINED> instruction: 0xf503447b
    d180:			; <UNDEFINED> instruction: 0x460473d0
    d184:			; <UNDEFINED> instruction: 0xf7fb6003
    d188:	strtmi	pc, [r0], -pc, lsl #25
    d18c:	svclt	0x0000bd10
    d190:	andeq	sp, r1, r4, lsr r6
    d194:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    d198:			; <UNDEFINED> instruction: 0xf503447b
    d19c:	ldrdvs	r7, [r3], -r0
    d1a0:			; <UNDEFINED> instruction: 0xf7fb4604
    d1a4:	strtmi	pc, [r0], -r1, lsl #25
    d1a8:	stc2	0, cr15, [ip], #-12
    d1ac:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d1b0:			; <UNDEFINED> instruction: 0xf0034620
    d1b4:			; <UNDEFINED> instruction: 0xf7f7fc27
    d1b8:	svclt	0x0000eadc
    d1bc:	andeq	sp, r1, r8, lsl r6
    d1c0:	bmi	19fddc <_ZdlPv@@Base+0x18f3d8>
    d1c4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    d1c8:	ldmpl	fp, {r2, r9, sl, lr}
    d1cc:	andvs	r3, r3, r8, lsl #6
    d1d0:	blx	dcb1c4 <_ZdlPv@@Base+0xdba7c0>
    d1d4:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d1d8:	andeq	sp, r1, ip, asr #24
    d1dc:	andeq	r0, r0, r8, asr #2
    d1e0:	bmi	29fe0c <_ZdlPv@@Base+0x28f408>
    d1e4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    d1e8:	ldmpl	fp, {r2, r9, sl, lr}
    d1ec:	andvs	r3, r3, r8, lsl #6
    d1f0:	blx	9cb1e4 <_ZdlPv@@Base+0x9ba7e0>
    d1f4:			; <UNDEFINED> instruction: 0xf0034620
    d1f8:	strtmi	pc, [r0], -r5, lsl #24
    d1fc:			; <UNDEFINED> instruction: 0x4620bd10
    d200:	stc2	0, cr15, [r0], {3}
    d204:	b	fed4b1e8 <_ZdlPv@@Base+0xfed3a7e4>
    d208:	andeq	sp, r1, ip, lsr #24
    d20c:	andeq	r0, r0, r8, asr #2
    d210:	bmi	19fe2c <_ZdlPv@@Base+0x18f428>
    d214:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    d218:	ldmpl	fp, {r2, r9, sl, lr}
    d21c:	andvs	r3, r3, r8, lsl #6
    d220:	blx	3cb214 <_ZdlPv@@Base+0x3ba810>
    d224:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d228:	strdeq	sp, [r1], -ip
    d22c:	andeq	r0, r0, r8, asr #2
    d230:	bmi	29fe5c <_ZdlPv@@Base+0x28f458>
    d234:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
    d238:	ldmpl	fp, {r2, r9, sl, lr}
    d23c:	andvs	r3, r3, r8, lsl #6
    d240:			; <UNDEFINED> instruction: 0xf9fef7fb
    d244:			; <UNDEFINED> instruction: 0xf0034620
    d248:			; <UNDEFINED> instruction: 0x4620fbdd
    d24c:			; <UNDEFINED> instruction: 0x4620bd10
    d250:	blx	ff649266 <_ZdlPv@@Base+0xff638862>
    d254:	b	fe34b238 <_ZdlPv@@Base+0xfe33a834>
    d258:	ldrdeq	sp, [r1], -ip
    d25c:	andeq	r0, r0, r8, asr #2
    d260:	stmdavs	r3, {r6, r8, fp, sp, lr}
    d264:			; <UNDEFINED> instruction: 0x47186b9b
    d268:			; <UNDEFINED> instruction: 0x4604b510
    d26c:	stmiavs	r0, {r0, r2, r3, r8, r9, fp, lr}^
    d270:	movwcc	r4, #33915	; 0x847b
    d274:	tstlt	r8, r3, lsr #32
    d278:	b	fe44b25c <_ZdlPv@@Base+0xfe43a858>
    d27c:	tstlt	r8, r0, lsr #18
    d280:	b	fe34b264 <_ZdlPv@@Base+0xfe33a860>
    d284:	tstlt	r0, r0, ror #18
    d288:	ldmvs	fp, {r0, r1, fp, sp, lr}
    d28c:			; <UNDEFINED> instruction: 0x46204798
    d290:			; <UNDEFINED> instruction: 0xf9d6f7fb
    d294:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    d298:			; <UNDEFINED> instruction: 0xf7fb4620
    d29c:			; <UNDEFINED> instruction: 0xf7f7f9d1
    d2a0:	svclt	0x0000ea68
    d2a4:	andeq	sp, r1, r0, lsl #18
    d2a8:			; <UNDEFINED> instruction: 0x4604b510
    d2ac:			; <UNDEFINED> instruction: 0xffdcf7ff
    d2b0:			; <UNDEFINED> instruction: 0xf0034620
    d2b4:	strtmi	pc, [r0], -r7, lsr #23
    d2b8:			; <UNDEFINED> instruction: 0x4620bd10
    d2bc:	blx	fe8c92d2 <_ZdlPv@@Base+0xfe8b88ce>
    d2c0:	b	15cb2a4 <_ZdlPv@@Base+0x15ba8a0>
    d2c4:	ldrbmi	lr, [r0, sp, lsr #18]!
    d2c8:	bmi	ff41ed10 <_ZdlPv@@Base+0xff40e30c>
    d2cc:	blmi	ff41eaec <_ZdlPv@@Base+0xff40e0e8>
    d2d0:	ldrbtmi	fp, [sl], #-202	; 0xffffff36
    d2d4:	strmi	r4, [r9], pc, asr #17
    d2d8:	ldmpl	r3, {r0, r1, r2, r3, r6, r7, r8, sl, fp, lr}^
    d2dc:	cfstrdmi	mvd4, [pc], {120}	; 0x78
    d2e0:	ldmdavs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
    d2e4:			; <UNDEFINED> instruction: 0xf04f9349
    d2e8:			; <UNDEFINED> instruction: 0xf7f70300
    d2ec:	ldrtmi	lr, [r0], -r8, lsl #20
    d2f0:	msrge	CPSR_fs, #14614528	; 0xdf0000
    d2f4:	b	1fcb2d8 <_ZdlPv@@Base+0x1fba8d4>
    d2f8:			; <UNDEFINED> instruction: 0xf505447c
    d2fc:	ldrbtmi	r7, [sl], #1288	; 0x508
    d300:	stmdavs	r1!, {r0, r1, r2, r9, sl, lr}
    d304:			; <UNDEFINED> instruction: 0x4630463a
    d308:	ldmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d30c:	stmdavs	r3!, {r3, r4, r8, fp, ip, sp, pc}^
    d310:	svceq	0x0003ea18
    d314:	strtcc	sp, [r0], #-277	; 0xfffffeeb
    d318:	mvnsle	r4, ip, lsr #5
    d31c:	ldrtmi	sl, [r1], -r4, lsl #24
    d320:			; <UNDEFINED> instruction: 0xf0024620
    d324:	blmi	ff00bf20 <_ZdlPv@@Base+0xfeffb51c>
    d328:			; <UNDEFINED> instruction: 0x462148bf
    d32c:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    d330:			; <UNDEFINED> instruction: 0x461a4478
    d334:	ldc2l	0, cr15, [r2], #-8
    d338:	ldrbtmi	r4, [r8], #-2236	; 0xfffff744
    d33c:	ldmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d340:	bmi	fef05744 <_ZdlPv@@Base+0xfeef4d40>
    d344:	stmiavs	r3!, {r0, sp}
    d348:			; <UNDEFINED> instruction: 0xf85a4dba
    d34c:	movwls	r2, #8194	; 0x2002
    d350:	ldmdavs	r2, {r0, r3, r4, r5, r7, r8, fp, lr}
    d354:	ldrbtmi	r4, [r9], #-4025	; 0xfffff047
    d358:	ldrbtmi	r9, [pc], #-513	; d360 <__printf_chk@plt+0x8a70>
    d35c:	andvs	pc, r5, sl, asr r8	; <UNPREDICTABLE>
    d360:	strls	r6, [r0, #-2101]	; 0xfffff7cb
    d364:			; <UNDEFINED> instruction: 0xf7f7ad09
    d368:	stmiavs	r3!, {r1, r2, r6, r7, r9, fp, sp, lr, pc}^
    d36c:	addvc	pc, r0, #1325400064	; 0x4f000000
    d370:	strtmi	r2, [r8], -r1, lsl #2
    d374:			; <UNDEFINED> instruction: 0xf7f79700
    d378:	ldmdavs	r0!, {r4, r7, r9, fp, sp, lr, pc}
    d37c:			; <UNDEFINED> instruction: 0x462a49b0
    d380:	strls	r4, [r1, #-1579]	; 0xfffff9d5
    d384:	ldrbtmi	r9, [r9], #-0
    d388:			; <UNDEFINED> instruction: 0xf7f72001
    d38c:	stmdbvs	r2!, {r2, r4, r5, r7, r9, fp, sp, lr, pc}
    d390:			; <UNDEFINED> instruction: 0xf0002a00
    d394:	stmibmi	fp!, {r1, r2, r4, r5, r7, pc}
    d398:	ldrbtmi	r2, [r9], #-1
    d39c:	b	feacb380 <_ZdlPv@@Base+0xfeaba97c>
    d3a0:	strvc	lr, [r4, #-2516]	; 0xfffff62c
    d3a4:	strhi	lr, [r6], #-2516	; 0xfffff62c
    d3a8:			; <UNDEFINED> instruction: 0xf0002f00
    d3ac:	stmibmi	r6!, {r0, r1, r3, r4, r8, pc}
    d3b0:	andcs	r4, r1, sl, lsr r6
    d3b4:			; <UNDEFINED> instruction: 0xf7f74479
    d3b8:	stmiami	r4!, {r1, r2, r3, r4, r7, r9, fp, sp, lr, pc}
    d3bc:			; <UNDEFINED> instruction: 0xf7f74478
    d3c0:	stmiami	r3!, {r1, r2, r3, r4, r7, r8, fp, sp, lr, pc}
    d3c4:			; <UNDEFINED> instruction: 0xf7f74478
    d3c8:			; <UNDEFINED> instruction: 0xb16de99a
    d3cc:	strtmi	r4, [sl], -r1, lsr #19
    d3d0:	ldrbtmi	r2, [r9], #-1
    d3d4:	b	fe3cb3b8 <_ZdlPv@@Base+0xfe3ba9b4>
    d3d8:	ldrbtmi	r4, [r8], #-2207	; 0xfffff761
    d3dc:	stmib	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3e0:	ldrbtmi	r4, [r8], #-2206	; 0xfffff762
    d3e4:	stmib	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d3e8:	svceq	0x0000f1b8
    d3ec:	ldmibmi	ip, {r0, r2, r3, ip, lr, pc}
    d3f0:	andcs	r4, r1, r2, asr #12
    d3f4:			; <UNDEFINED> instruction: 0xf7f74479
    d3f8:	ldmmi	sl, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    d3fc:			; <UNDEFINED> instruction: 0xf7f74478
    d400:	ldmmi	r9, {r1, r2, r3, r4, r5, r6, r8, fp, sp, lr, pc}
    d404:			; <UNDEFINED> instruction: 0xf7f74478
    d408:			; <UNDEFINED> instruction: 0x2c00e97a
    d40c:	sbcshi	pc, ip, r0
    d410:			; <UNDEFINED> instruction: 0x46224996
    d414:	ldrbtmi	r2, [r9], #-1
    d418:	b	1b4b3fc <_ZdlPv@@Base+0x1b3a9f8>
    d41c:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    d420:	stmdb	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d424:	ldrbtmi	r4, [r8], #-2195	; 0xfffff76d
    d428:	stmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d42c:	mulcs	r1, r2, r9
    d430:			; <UNDEFINED> instruction: 0xf7f74479
    d434:			; <UNDEFINED> instruction: 0xb125ea60
    d438:	mulcs	r1, r0, r9
    d43c:			; <UNDEFINED> instruction: 0xf7f74479
    d440:	stmibmi	pc, {r1, r3, r4, r6, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    d444:	ldrbtmi	r2, [r9], #-1
    d448:	b	154b42c <_ZdlPv@@Base+0x153aa28>
    d44c:	svceq	0x0000f1b8
    d450:	addhi	pc, sp, r0
    d454:	andcs	r4, r1, fp, lsl #19
    d458:			; <UNDEFINED> instruction: 0xf7f74479
    d45c:	andcs	lr, sl, ip, asr #20
    d460:	ldmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d464:	andcs	r4, r1, r8, lsl #19
    d468:			; <UNDEFINED> instruction: 0xf7f74479
    d46c:	stmibmi	r7, {r2, r6, r9, fp, sp, lr, pc}
    d470:	ldrbtmi	r2, [r9], #-1
    d474:	b	fcb458 <_ZdlPv@@Base+0xfbaa54>
    d478:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
    d47c:	ldmdb	lr!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d480:	andcs	r4, r1, r4, lsl #19
    d484:			; <UNDEFINED> instruction: 0xf7f74479
    d488:	stmibmi	r3, {r1, r2, r4, r5, r9, fp, sp, lr, pc}
    d48c:	ldrbtmi	r2, [r9], #-1
    d490:	b	c4b474 <_ZdlPv@@Base+0xc3aa70>
    d494:	ldrbtmi	r4, [r8], #-2177	; 0xfffff77f
    d498:	ldmdb	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d49c:	ldmdavs	r2!, {r7, r8, fp, lr}
    d4a0:	ldrbtmi	r2, [r9], #-1
    d4a4:	b	9cb488 <_ZdlPv@@Base+0x9baa84>
    d4a8:	subsle	r2, r5, r0, lsl #26
    d4ac:			; <UNDEFINED> instruction: 0x462a497d
    d4b0:	ldrbtmi	r2, [r9], #-1
    d4b4:	b	7cb498 <_ZdlPv@@Base+0x7baa94>
    d4b8:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
    d4bc:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4c0:			; <UNDEFINED> instruction: 0x463a497a
    d4c4:	ldrbtmi	r2, [r9], #-1
    d4c8:	b	54b4ac <_ZdlPv@@Base+0x53aaa8>
    d4cc:			; <UNDEFINED> instruction: 0x46424978
    d4d0:	ldrbtmi	r2, [r9], #-1
    d4d4:	b	3cb4b8 <_ZdlPv@@Base+0x3baab4>
    d4d8:			; <UNDEFINED> instruction: 0x463a4976
    d4dc:	ldrbtmi	r2, [r9], #-1
    d4e0:	b	24b4c4 <_ZdlPv@@Base+0x23aac0>
    d4e4:	ldmdbmi	r4!, {r2, r3, r5, r8, ip, sp, pc}^
    d4e8:	andcs	r4, r1, r2, lsr #12
    d4ec:			; <UNDEFINED> instruction: 0xf7f74479
    d4f0:	ldmdami	r2!, {r1, r9, fp, sp, lr, pc}^
    d4f4:			; <UNDEFINED> instruction: 0xf7f74478
    d4f8:	ldmdami	r1!, {r1, r8, fp, sp, lr, pc}^
    d4fc:			; <UNDEFINED> instruction: 0xf7f74478
    d500:	ldmdami	r0!, {r1, r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    d504:			; <UNDEFINED> instruction: 0xf7f74478
    d508:	stmdami	pc!, {r1, r3, r4, r5, r6, r7, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    d50c:			; <UNDEFINED> instruction: 0xf7f74478
    d510:	stmdbmi	lr!, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}^
    d514:	andcs	r4, r1, sl, asr #12
    d518:			; <UNDEFINED> instruction: 0xf7f74479
    d51c:	ldmdavs	r4!, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
    d520:	strbmi	r4, [fp], -fp, ror #18
    d524:	andcs	r4, r1, sl, asr #12
    d528:	strls	r4, [r0], #-1145	; 0xfffffb87
    d52c:	stmib	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d530:	stmdbmi	r8!, {r2, r4, r5, fp, sp, lr}^
    d534:	strbmi	r4, [sl], -fp, asr #12
    d538:	ldrbtmi	r2, [r9], #-1
    d53c:			; <UNDEFINED> instruction: 0xf7f79400
    d540:	bmi	1987cb0 <_ZdlPv@@Base+0x19772ac>
    d544:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
    d548:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    d54c:	subsmi	r9, sl, r9, asr #22
    d550:	sublt	sp, sl, r9, asr r1
    d554:			; <UNDEFINED> instruction: 0x87f0e8bd
    d558:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    d55c:	stmia	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d560:			; <UNDEFINED> instruction: 0x463a495f
    d564:	ldrbtmi	r2, [r9], #-1
    d568:	stmib	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d56c:	andcs	lr, sl, lr, lsr #15
    d570:	stmia	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d574:	andcs	r4, r1, fp, asr r9
    d578:			; <UNDEFINED> instruction: 0xf7f74479
    d57c:	ldmdami	sl, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}^
    d580:			; <UNDEFINED> instruction: 0xf7f74478
    d584:	ldmdbmi	r9, {r2, r3, r4, r5, r7, fp, sp, lr, pc}^
    d588:	ldrbtmi	r2, [r9], #-1
    d58c:	ldmib	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d590:	ldrbtmi	r4, [r8], #-2135	; 0xfffff7a9
    d594:	ldm	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d598:	ldmdavs	r2!, {r1, r2, r4, r6, r8, fp, lr}
    d59c:	ldrbtmi	r2, [r9], #-1
    d5a0:	stmib	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d5a4:	ldmdbmi	r4, {r0, r2, r5, r8, r9, ip, sp, pc}^
    d5a8:	andcs	r4, r1, sl, lsr #12
    d5ac:			; <UNDEFINED> instruction: 0xf7f74479
    d5b0:	ldmdami	r2, {r1, r5, r7, r8, fp, sp, lr, pc}^
    d5b4:			; <UNDEFINED> instruction: 0xf7f74478
    d5b8:	ldmdbmi	r1, {r1, r5, r7, fp, sp, lr, pc}^
    d5bc:	andcs	r4, r1, sl, lsr r6
    d5c0:			; <UNDEFINED> instruction: 0xf7f74479
    d5c4:			; <UNDEFINED> instruction: 0xe78de998
    d5c8:	andcs	r4, r1, lr, asr #18
    d5cc:			; <UNDEFINED> instruction: 0xf7f74479
    d5d0:	vstrcs.16	s28, [r0, #-292]	; 0xfffffedc	; <UNPREDICTABLE>
    d5d4:	svcge	0x003af43f
    d5d8:	andcs	r4, r1, fp, asr #18
    d5dc:			; <UNDEFINED> instruction: 0xf7f74479
    d5e0:	ldr	lr, [r3, -sl, lsl #19]!
    d5e4:	sbccs	r4, ip, r9, asr #18
    d5e8:			; <UNDEFINED> instruction: 0xf0014479
    d5ec:	ldrb	pc, [lr], r3, ror #31	; <UNPREDICTABLE>
    d5f0:	ldrbtmi	r4, [r8], #-2119	; 0xfffff7b9
    d5f4:	stm	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d5f8:	ldrtmi	r4, [sl], -r6, asr #18
    d5fc:	ldrbtmi	r2, [r9], #-1
    d600:	ldmdb	r8!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d604:			; <UNDEFINED> instruction: 0xf7f7e76e
    d608:	svclt	0x0000e8ae
    d60c:	andeq	sp, r1, lr, lsr fp
    d610:	andeq	r0, r0, r0, ror #1
    d614:	andeq	r9, r0, r4, lsr r1
    d618:	andeq	lr, r1, r0, lsr #17
    d61c:	andeq	lr, r1, r8, lsl #17
    d620:	andeq	sp, r1, r2, lsl fp
    d624:	andeq	r0, r0, r0, ror r1
    d628:	andeq	r9, r0, r8, ror #8
    d62c:	andeq	r9, r0, sl, ror r4
    d630:	andeq	r0, r0, r8, lsl #2
    d634:	andeq	r0, r0, r0, lsl #2
    d638:	andeq	r9, r0, lr, ror #8
    d63c:	strdeq	r9, [r0], -lr
    d640:	ldrdeq	r9, [r0], -sl
    d644:	andeq	r9, r0, r2, lsl #1
    d648:	andeq	r9, r0, r4, lsr #1
    d64c:	strheq	r9, [r0], -r8
    d650:	andeq	r9, r0, r4, asr #1
    d654:	andeq	r9, r0, sl, asr #1
    d658:	andeq	r9, r0, sl, ror #1
    d65c:	strdeq	r9, [r0], -r6
    d660:	andeq	r9, r0, r8, lsr #1
    d664:	strdeq	r9, [r0], -r0
    d668:	strdeq	r9, [r0], -ip
    d66c:	andeq	r9, r0, r6, lsl #1
    d670:	strdeq	r9, [r0], -r6
    d674:	andeq	r9, r0, r2, lsl #2
    d678:	andeq	r9, r0, ip, lsl #2
    d67c:	andeq	r9, r0, r8, lsr r5
    d680:	andeq	r9, r0, r2, lsl #2
    d684:	andeq	r9, r0, r4, lsl #2
    d688:	andeq	r9, r0, r8, lsl #2
    d68c:	andeq	r7, r0, sl, lsr #4
    d690:	andeq	r9, r0, r6, lsl r1
    d694:	andeq	r9, r0, r4, lsr r1
    d698:	andeq	r9, r0, r2, asr r1
    d69c:	andeq	r9, r0, lr, lsl #27
    d6a0:	andeq	r9, r0, r2, asr #2
    d6a4:	andeq	r9, r0, lr, lsl #9
    d6a8:	muleq	r0, sl, r2
    d6ac:	andeq	r9, r0, lr, ror r1
    d6b0:	andeq	r9, r0, lr, lsr r1
    d6b4:	andeq	r9, r0, r6, ror #2
    d6b8:	muleq	r0, r8, r1
    d6bc:	andeq	r9, r0, r4, asr #3
    d6c0:	andeq	r9, r0, ip, asr #3
    d6c4:	andeq	r8, r0, ip, ror #14
    d6c8:	andeq	r9, r0, r4, asr #3
    d6cc:	ldrdeq	r9, [r0], -r4
    d6d0:	ldrdeq	r9, [r0], -ip
    d6d4:	strdeq	r9, [r0], -r2
    d6d8:	andeq	sp, r1, sl, asr #17
    d6dc:	strdeq	r9, [r0], -sl
    d6e0:	ldrdeq	r9, [r0], -lr
    d6e4:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    d6e8:	andeq	r9, r0, r0, lsl r0
    d6ec:	andeq	r9, r0, lr, lsr #32
    d6f0:	muleq	r0, r2, ip
    d6f4:	andeq	r9, r0, r6, asr #32
    d6f8:	muleq	r0, r4, r3
    d6fc:	andeq	r9, r0, r0, lsr #3
    d700:	andeq	r9, r0, r4, lsl #1
    d704:	andeq	r8, r0, r0, ror pc
    d708:	muleq	r0, r8, r3
    d70c:	andeq	r8, r0, r0, asr lr
    d710:	andeq	r9, r0, r2, ror #2
    d714:	andeq	r9, r0, r6, asr #32
    d718:			; <UNDEFINED> instruction: 0x4604b570
    d71c:	addlt	r6, r2, r0, asr #18
    d720:	stmdavs	r3, {r1, r3, r5, r8, sl, fp, lr}
    d724:	ldmvs	fp, {r0, r2, r3, r4, r5, r6, sl, lr}^
    d728:	stmdbvs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    d72c:	stmiavs	r2!, {r3, r5, r8, fp, lr}
    d730:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    d734:	andcs	r4, r1, r6, lsl #12
    d738:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d73c:	stmdbmi	r5!, {r0, r1, r5, r6, r8, fp, sp, lr}
    d740:	stmiavs	r2!, {r0, sp}
    d744:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    d748:	ldm	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d74c:	stmdbmi	r2!, {r0, r1, r5, r6, r8, fp, sp, lr}
    d750:	stmiavs	r2!, {r0, sp}
    d754:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    d758:	stmia	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d75c:	stmdbvs	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}^
    d760:	ldmdbmi	pc, {r0, sp}	; <UNPREDICTABLE>
    d764:	ldmvs	r2, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    d768:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    d76c:	movwcs	lr, #2509	; 0x9cd
    d770:	stmia	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    d774:	bmi	7203e8 <_ZdlPv@@Base+0x70f9e4>
    d778:	ldmdbmi	ip, {r0, sp}
    d77c:	ldrbtmi	r5, [r9], #-2218	; 0xfffff756
    d780:	ldmdavs	r3, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    d784:			; <UNDEFINED> instruction: 0xf7f7682a
    d788:	stmiavs	r0!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}^
    d78c:	stmiavs	r1!, {r4, r6, r8, ip, sp, pc}
    d790:			; <UNDEFINED> instruction: 0xf7ff2201
    d794:	ldmdbmi	r6, {r0, r1, r2, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    d798:	andcs	r6, r1, r2, lsr #17
    d79c:			; <UNDEFINED> instruction: 0xf7f74479
    d7a0:	ldmdblt	r6!, {r1, r3, r5, r7, fp, sp, lr, pc}^
    d7a4:	cmplt	r8, r0, lsr #18
    d7a8:	andcs	r6, r2, #10551296	; 0xa10000
    d7ac:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    d7b0:	stmiavs	r2!, {r4, r8, fp, lr}
    d7b4:	ldrbtmi	r2, [r9], #-1
    d7b8:	ldm	ip, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d7bc:	andlt	r4, r2, r0, lsr r6
    d7c0:	stmdami	sp, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    d7c4:			; <UNDEFINED> instruction: 0xf7f64478
    d7c8:			; <UNDEFINED> instruction: 0xe7ebef9a
    d7cc:	andeq	sp, r1, ip, ror #13
    d7d0:	andeq	r6, r0, r6, lsl #12
    d7d4:	andeq	r6, r0, r6, lsl #12
    d7d8:	andeq	r6, r0, sl, lsl #12
    d7dc:	andeq	r0, r0, r0, lsl #2
    d7e0:	andeq	r9, r0, r0, lsr #4
    d7e4:	andeq	r0, r0, r0, lsr #2
    d7e8:	andeq	r0, r0, r0, lsr r1
    d7ec:	andeq	r9, r0, r6, lsr r2
    d7f0:	andeq	r9, r0, ip, asr #4
    d7f4:	andeq	r9, r0, lr, asr r2
    d7f8:	andeq	r9, r0, r8, lsr r2
    d7fc:			; <UNDEFINED> instruction: 0x4604b538
    d800:	ldmdbmi	r1, {r4, r8, r9, fp, lr}
    d804:	stmiavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}^
    d808:	stmdavs	r8!, {r0, r2, r3, r4, r6, fp, ip, lr}
    d80c:	stmdbmi	pc, {r1, r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
    d810:			; <UNDEFINED> instruction: 0xf0034479
    d814:	stmdbvs	r0!, {r0, r2, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    d818:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    d81c:	stmdbmi	ip, {r3, r4, r7, r8, r9, sl, lr}
    d820:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    d824:	cdp2	0, 11, cr15, cr12, cr3, {0}
    d828:	teqlt	r2, r2, lsr #18
    d82c:	stmdavs	r8!, {r0, r3, r8, fp, lr}
    d830:	pop	{r0, r3, r4, r5, r6, sl, lr}
    d834:			; <UNDEFINED> instruction: 0xf0034038
    d838:	ldclt	14, cr11, [r8, #-716]!	; 0xfffffd34
    d83c:	ldrbtmi	r4, [sl], #-2566	; 0xfffff5fa
    d840:	svclt	0x0000e7e5
    d844:	andeq	sp, r1, ip, lsl #12
    d848:	andeq	r0, r0, ip, asr r1
    d84c:	andeq	r9, r0, r8, lsl r2
    d850:	ldrdeq	r5, [r0], -lr
    d854:	andeq	r9, r0, r8, lsl #4
    d858:	strdeq	r6, [r0], -lr
    d85c:			; <UNDEFINED> instruction: 0x4604b538
    d860:	bmi	6604c8 <_ZdlPv@@Base+0x64fac4>
    d864:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    d868:	stmiblt	sp!, {r0, r2, r3, r4, fp, sp, lr}
    d86c:	smlawtlt	fp, r3, r8, r6
    d870:	stmvs	r2, {r1, r2, r4, r8, fp, lr}
    d874:	ldrbtmi	r2, [r9], #-1
    d878:	ldmda	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d87c:	stmdavs	r3, {r5, r6, r8, fp, sp, lr}
    d880:			; <UNDEFINED> instruction: 0x4798699b
    d884:	cmplt	fp, r3, lsr #18
    d888:	andcs	r4, r1, r1, lsl r9
    d88c:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    d890:	ldrhtmi	lr, [r8], -sp
    d894:	stmdalt	ip!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d898:	andle	r2, r0, r1, lsl #26
    d89c:	stmdbmi	sp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    d8a0:	strtmi	r6, [r8], -r2, asr #17
    d8a4:			; <UNDEFINED> instruction: 0xf7f74479
    d8a8:	stmdbvs	r0!, {r1, r2, r5, fp, sp, lr, pc}^
    d8ac:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    d8b0:	stmdbmi	r9, {r3, r4, r7, r8, r9, sl, lr}
    d8b4:	strtmi	r6, [r8], -r2, lsr #18
    d8b8:	pop	{r0, r3, r4, r5, r6, sl, lr}
    d8bc:			; <UNDEFINED> instruction: 0xf7f74038
    d8c0:	svclt	0x0000b817
    d8c4:	andeq	sp, r1, ip, lsr #11
    d8c8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    d8cc:	andeq	r9, r0, lr, asr #3
    d8d0:	andeq	r9, r0, r2, asr #3
    d8d4:			; <UNDEFINED> instruction: 0x000091b8
    d8d8:			; <UNDEFINED> instruction: 0x000091b8
    d8dc:			; <UNDEFINED> instruction: 0x460fb5f8
    d8e0:			; <UNDEFINED> instruction: 0x46064615
    d8e4:	stmdavc	r4, {r3, r8, ip, sp, pc}
    d8e8:			; <UNDEFINED> instruction: 0xb10db1b4
    d8ec:	cmnlt	r3, fp, lsr #16
    d8f0:			; <UNDEFINED> instruction: 0xf0032018
    d8f4:	strmi	pc, [r4], -r3, ror #16
    d8f8:	mcr2	7, 4, pc, cr14, cr10, {7}	; <UNPREDICTABLE>
    d8fc:	strtmi	r4, [r0], -fp, lsl #22
    d900:	strvs	lr, [r3, #-2500]	; 0xfffff63c
    d904:	smcvs	29771	; 0x744b
    d908:	eorvs	r3, r3, r8, lsl #6
    d90c:			; <UNDEFINED> instruction: 0x4628bdf8
    d910:			; <UNDEFINED> instruction: 0xf7f6461d
    d914:	strb	lr, [fp, r4, asr #30]!
    d918:	svc	0x0040f7f6
    d91c:	strb	r4, [r4, r6, lsr #12]!
    d920:			; <UNDEFINED> instruction: 0xf0034620
    d924:			; <UNDEFINED> instruction: 0xf7f6f86f
    d928:	svclt	0x0000ef24
    d92c:	andeq	sp, r1, ip, ror #4
    d930:			; <UNDEFINED> instruction: 0x4604b5f8
    d934:			; <UNDEFINED> instruction: 0x460f461e
    d938:			; <UNDEFINED> instruction: 0xf7fa4615
    d93c:	blmi	14d2f8 <_ZdlPv@@Base+0x13c8f4>
    d940:	rscvs	r4, r7, r0, lsr #12
    d944:			; <UNDEFINED> instruction: 0x6126447b
    d948:	cmnvs	r5, r8, lsl #6
    d94c:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
    d950:	andeq	sp, r1, ip, lsr #4
    d954:	smlabtcc	r1, r0, r8, r6
    d958:	blvs	fe6e796c <_ZdlPv@@Base+0xfe6d6f68>
    d95c:	svclt	0x00004718
    d960:	mvnsmi	lr, sp, lsr #18
    d964:	stmiavs	r5, {r2, r9, sl, lr}^
    d968:	strmi	fp, [r8], -r2, lsl #1
    d96c:			; <UNDEFINED> instruction: 0xf8df460f
    d970:	stmdavs	fp!, {r2, r7, r8, pc}
    d974:	ldmvs	lr, {r3, r4, r5, r6, r7, sl, lr}^
    d978:	stc2l	7, cr15, [r0], {250}	; 0xfa
    d97c:	strtmi	r4, [r8], -r1, lsl #12
    d980:	blmi	175f848 <_ZdlPv@@Base+0x174ee44>
    d984:	svccs	0x000168e2
    d988:	andpl	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    d98c:	stmdavs	sl!, {r0, r1, r4, r7, fp, sp, lr}
    d990:			; <UNDEFINED> instruction: 0x4611bfd8
    d994:	stcle	6, cr4, [r3, #-24]	; 0xffffffe8
    d998:			; <UNDEFINED> instruction: 0xf8584958
    d99c:	stmdavs	r9, {r0, ip}
    d9a0:	smlabtcs	r0, sp, r9, lr
    d9a4:	ldmdbmi	r6, {r0, sp}^
    d9a8:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    d9ac:	svc	0x00a2f7f6
    d9b0:	stmiavs	r2!, {r2, r4, r6, r8, fp, lr}
    d9b4:	ldrbtmi	r2, [r9], #-1
    d9b8:	svc	0x009cf7f6
    d9bc:	stmiavs	r2!, {r1, r4, r6, r8, fp, lr}
    d9c0:	ldrbtmi	r2, [r9], #-1
    d9c4:	svc	0x0096f7f6
    d9c8:	ldrbtmi	r4, [r8], #-2128	; 0xfffff7b0
    d9cc:	mrc	7, 4, APSR_nzcv, cr6, cr6, {7}
    d9d0:	stmiavs	r2!, {r0, r1, r2, r3, r6, r8, fp, lr}
    d9d4:	ldrbtmi	r2, [r9], #-1
    d9d8:	svc	0x008cf7f6
    d9dc:	stmdavs	sl!, {r0, r2, r3, r6, r8, fp, lr}
    d9e0:	ldrbtmi	r2, [r9], #-1
    d9e4:	svc	0x0086f7f6
    d9e8:	stmdavs	pc!, {r0, r1, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
    d9ec:	stmdbmi	sl, {r0, sp}^
    d9f0:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    d9f4:			; <UNDEFINED> instruction: 0xf7f69700
    d9f8:	stmdbmi	r8, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}^
    d9fc:	ldrbtmi	r2, [r9], #-1
    da00:	svc	0x0078f7f6
    da04:	ldrbtmi	r4, [r8], #-2118	; 0xfffff7ba
    da08:	mrc	7, 3, APSR_nzcv, cr8, cr6, {7}
    da0c:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    da10:	mrc	7, 3, APSR_nzcv, cr4, cr6, {7}
    da14:	stmiavs	r2!, {r2, r6, r8, fp, lr}
    da18:	ldrbtmi	r2, [r9], #-1
    da1c:	svc	0x006af7f6
    da20:	stmdavs	pc!, {r0, r1, r5, r7, fp, sp, lr}	; <UNPREDICTABLE>
    da24:	stmdbmi	r1, {r0, sp}^
    da28:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    da2c:			; <UNDEFINED> instruction: 0xf7f69700
    da30:	ldmdami	pc!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    da34:			; <UNDEFINED> instruction: 0xf7f64478
    da38:	ldmdbmi	lr!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    da3c:	andcs	r6, r1, r2, lsr #17
    da40:			; <UNDEFINED> instruction: 0xf7f64479
    da44:	ldmdbmi	ip!, {r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    da48:	andcs	r6, r1, sl, lsr #16
    da4c:			; <UNDEFINED> instruction: 0xf7f64479
    da50:	ldmib	r4, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}^
    da54:	ldmdbmi	r9!, {r1, r8, r9, sp}
    da58:	ldmvs	fp, {r0, sp}
    da5c:			; <UNDEFINED> instruction: 0xf7f64479
    da60:	ldmib	r4, {r1, r3, r6, r8, r9, sl, fp, sp, lr, pc}^
    da64:	ldmdbmi	r6!, {r1, r8, r9, sp}
    da68:	ldmvs	fp, {r0, sp}
    da6c:	andls	r4, r0, #2030043136	; 0x79000000
    da70:	svc	0x0040f7f6
    da74:	movwcs	lr, #10708	; 0x29d4
    da78:	andcs	r4, r1, r2, lsr r9
    da7c:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    da80:			; <UNDEFINED> instruction: 0xf7f69200
    da84:	stmiavs	r3!, {r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}^
    da88:	andcs	r4, r1, pc, lsr #18
    da8c:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    da90:	svc	0x0030f7f6
    da94:	stmiavs	r2!, {r0, r2, r3, r5, r8, fp, lr}
    da98:	ldrbtmi	r2, [r9], #-1
    da9c:	svc	0x002af7f6
    daa0:	stmdbmi	fp!, {r0, r1, r5, r7, fp, sp, lr}
    daa4:	ldrbtmi	r2, [r9], #-1
    daa8:			; <UNDEFINED> instruction: 0xf7f6461a
    daac:	stmiblt	lr, {r2, r5, r8, r9, sl, fp, sp, lr, pc}^
    dab0:	andcs	r6, r1, r3, ror #17
    dab4:	stmdbmi	r7!, {r1, r5, r7, fp, sp, lr}
    dab8:	ldrbtmi	r6, [r9], #-2203	; 0xfffff765
    dabc:			; <UNDEFINED> instruction: 0xf7f69200
    dac0:	stmdbmi	r5!, {r1, r3, r4, r8, r9, sl, fp, sp, lr, pc}
    dac4:	andcs	r6, r1, fp, lsr #16
    dac8:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    dacc:	svc	0x0012f7f6
    dad0:	stmiavs	r2!, {r1, r5, r8, fp, lr}
    dad4:	ldrbtmi	r2, [r9], #-1
    dad8:	svc	0x000cf7f6
    dadc:	andlt	r4, r2, r0, lsr r6
    dae0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    dae4:	andcs	r4, r1, lr, lsl r9
    dae8:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    daec:	svc	0x0002f7f6
    daf0:	svclt	0x0000e7de
    daf4:	muleq	r1, ip, r4
    daf8:	andeq	r0, r0, ip, lsr #2
    dafc:	muleq	r0, r4, r1
    db00:	andeq	r9, r0, sl, lsr #8
    db04:	andeq	r6, r0, lr, asr #24
    db08:	andeq	r9, r0, lr, lsr r4
    db0c:	andeq	r9, r0, sl, asr #8
    db10:	andeq	r9, r0, r2, asr r4
    db14:	andeq	r9, r0, r6, ror #8
    db18:	andeq	r9, r0, lr, ror r4
    db1c:	andeq	r9, r0, r2, lsl #11
    db20:	andeq	r9, r0, sl, lsl #11
    db24:	andeq	r9, r0, lr, lsl #11
    db28:	andeq	r6, r0, lr, lsr #24
    db2c:	andeq	r9, r0, r6, lsl #11
    db30:	muleq	r0, r4, ip
    db34:	ldrdeq	r6, [r0], -r8
    db38:	strdeq	r9, [r0], -ip
    db3c:	andeq	r9, r0, r8, lsl r6
    db40:	andeq	r9, r0, r0, asr #12
    db44:	andeq	r9, r0, r6, asr r6
    db48:	andeq	r9, r0, lr, ror #12
    db4c:	andeq	r9, r0, sl, lsl #13
    db50:	andeq	r9, r0, r6, lsr #13
    db54:	strdeq	r9, [r0], -r2
    db58:			; <UNDEFINED> instruction: 0x000096ba
    db5c:	andeq	r6, r0, r2, ror fp
    db60:	andeq	r9, r0, r2, lsl #13
    db64:			; <UNDEFINED> instruction: 0x4604b538
    db68:	bmi	2a0794 <_ZdlPv@@Base+0x28fd90>
    db6c:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    db70:	ldrbtmi	r5, [r9], #-2205	; 0xfffff763
    db74:			; <UNDEFINED> instruction: 0xf0036828
    db78:	stmiavs	r0!, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}^
    db7c:	ldmdavs	fp, {r0, r1, fp, sp, lr}
    db80:	stmdbmi	r6, {r3, r4, r7, r8, r9, sl, lr}
    db84:	ldrbtmi	r6, [r9], #-2088	; 0xfffff7d8
    db88:	ldrhtmi	lr, [r8], -sp
    db8c:	stclt	0, cr15, [r8, #-12]
    db90:	andeq	sp, r1, r4, lsr #5
    db94:	andeq	r0, r0, ip, asr r1
    db98:	andeq	r9, r0, r2, lsr #12
    db9c:	andeq	r5, r0, sl, ror r5
    dba0:	bmi	c20864 <_ZdlPv@@Base+0xc0fe60>
    dba4:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    dba8:	ldmpl	fp, {r2, r9, sl, lr}
    dbac:	ldmdavs	sp, {r1, r7, ip, sp, pc}
    dbb0:	stfcsd	f3, [r1, #-116]	; 0xffffff8c
    dbb4:	andlt	sp, r2, r3, asr #32
    dbb8:	mcrmi	13, 1, fp, cr11, cr0, {3}
    dbbc:	stcmi	0, cr2, [fp, #-4]!
    dbc0:	ldrbtmi	r4, [sp], #-1150	; 0xfffffb82
    dbc4:			; <UNDEFINED> instruction: 0xf7f64631
    dbc8:	stmdbmi	r9!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
    dbcc:	andcs	r6, r1, r2, lsr #17
    dbd0:			; <UNDEFINED> instruction: 0xf7f64479
    dbd4:	stmdbmi	r7!, {r4, r7, r9, sl, fp, sp, lr, pc}
    dbd8:	andcs	r6, r1, r2, lsr #17
    dbdc:			; <UNDEFINED> instruction: 0xf7f64479
    dbe0:	stmdbmi	r5!, {r1, r3, r7, r9, sl, fp, sp, lr, pc}
    dbe4:	andcs	r6, r1, r2, lsr #17
    dbe8:			; <UNDEFINED> instruction: 0xf7f64479
    dbec:	stmdbmi	r3!, {r2, r7, r9, sl, fp, sp, lr, pc}
    dbf0:	andcs	r6, r1, r2, lsr #17
    dbf4:			; <UNDEFINED> instruction: 0xf7f64479
    dbf8:			; <UNDEFINED> instruction: 0x4629ee7e
    dbfc:			; <UNDEFINED> instruction: 0xf7f62001
    dc00:			; <UNDEFINED> instruction: 0x4631ee7a
    dc04:			; <UNDEFINED> instruction: 0xf7f62001
    dc08:	stmiavs	r2!, {r1, r2, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    dc0c:	andcs	r6, r1, r3, ror #17
    dc10:	ldmvs	fp, {r0, r1, r3, r4, r8, fp, lr}
    dc14:	andls	r4, r0, #2030043136	; 0x79000000
    dc18:	mcr	7, 3, pc, cr12, cr6, {7}	; <UNPREDICTABLE>
    dc1c:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    dc20:			; <UNDEFINED> instruction: 0x4798699b
    dc24:	andcs	r4, r1, r9, lsr #12
    dc28:	mcr	7, 3, pc, cr4, cr6, {7}	; <UNPREDICTABLE>
    dc2c:	stmiavs	r2!, {r0, r2, r4, r8, fp, lr}
    dc30:	ldrbtmi	r2, [r9], #-1
    dc34:	pop	{r1, ip, sp, pc}
    dc38:			; <UNDEFINED> instruction: 0xf7f64070
    dc3c:	ldmdbmi	r2, {r0, r3, r4, r6, r9, sl, fp, ip, sp, pc}
    dc40:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    dc44:	mrc	7, 2, APSR_nzcv, cr6, cr6, {7}
    dc48:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    dc4c:			; <UNDEFINED> instruction: 0x4798699b
    dc50:	strtmi	r4, [r8], -lr, lsl #18
    dc54:	andlt	r4, r2, r9, ror r4
    dc58:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    dc5c:	mcrlt	7, 2, pc, cr8, cr6, {7}	; <UNPREDICTABLE>
    dc60:	andeq	sp, r1, ip, ror #4
    dc64:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    dc68:	andeq	r6, r0, r8, lsr r9
    dc6c:	strdeq	r6, [r0], -sl
    dc70:	andeq	r6, r0, r8, lsl r9
    dc74:	andeq	r6, r0, r4, lsr #18
    dc78:			; <UNDEFINED> instruction: 0x000095b4
    dc7c:	andeq	r6, r0, r4, lsl #19
    dc80:	muleq	r0, r4, r5
    dc84:	andeq	r6, r0, r6, ror r9
    dc88:	andeq	r9, r0, lr, lsl #11
    dc8c:	andeq	r9, r0, r4, lsl #11
    dc90:	addlt	fp, r2, r0, lsl r5
    dc94:	andscs	r4, r0, r1, lsl #12
    dc98:			; <UNDEFINED> instruction: 0xf0029101
    dc9c:	stmdbls	r1, {r0, r1, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    dca0:			; <UNDEFINED> instruction: 0xf7fa4604
    dca4:	blmi	1cd858 <_ZdlPv@@Base+0x1bce54>
    dca8:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    dcac:	eorvs	r3, r3, r8, lsl #6
    dcb0:	ldclt	0, cr11, [r0, #-8]
    dcb4:			; <UNDEFINED> instruction: 0xf0024620
    dcb8:			; <UNDEFINED> instruction: 0xf7f6fea5
    dcbc:	svclt	0x0000ed5a
    dcc0:	andeq	ip, r1, r6, lsl pc
    dcc4:			; <UNDEFINED> instruction: 0x4604b510
    dcc8:	mrc2	7, 6, pc, cr8, cr10, {7}
    dccc:	strtmi	r4, [r0], -r2, lsl #22
    dcd0:	movwcc	r4, #33915	; 0x847b
    dcd4:	ldclt	0, cr6, [r0, #-140]	; 0xffffff74
    dcd8:	strdeq	ip, [r1], -r0
    dcdc:	ldrlt	r4, [r0, #-2820]	; 0xfffff4fc
    dce0:	movwcc	r4, #33915	; 0x847b
    dce4:	andvs	r4, r3, r4, lsl #12
    dce8:	mrc2	7, 6, pc, cr14, cr10, {7}
    dcec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    dcf0:	andeq	ip, r1, r0, ror #29
    dcf4:	ldrlt	r4, [r0, #-2824]	; 0xfffff4f8
    dcf8:	movwcc	r4, #33915	; 0x847b
    dcfc:	strmi	r6, [r4], -r3
    dd00:	mrc2	7, 6, pc, cr2, cr10, {7}
    dd04:			; <UNDEFINED> instruction: 0xf0024620
    dd08:			; <UNDEFINED> instruction: 0x4620fe7d
    dd0c:			; <UNDEFINED> instruction: 0x4620bd10
    dd10:	cdp2	0, 7, cr15, cr8, cr2, {0}
    dd14:	stc	7, cr15, [ip, #-984]!	; 0xfffffc28
    dd18:	andeq	ip, r1, r8, asr #29
    dd1c:	push	{r0, r1, r6, r8, fp, sp, lr}
    dd20:	blcs	1fce8 <_ZdlPv@@Base+0xf2e4>
    dd24:	ldrdhi	pc, [r4, -pc]!	; <UNPREDICTABLE>
    dd28:	strmi	fp, [r4], -r4, lsl #1
    dd2c:	cfstrsle	mvf4, [ip, #-992]	; 0xfffffc20
    dd30:	strcs	r4, [r0, #-1550]	; 0xfffff9f2
    dd34:	ldrtmi	r6, [r1], -r3, lsr #18
    dd38:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    dd3c:	stmdavs	r3, {r0, r8, sl, ip, sp}
    dd40:			; <UNDEFINED> instruction: 0x479868db
    dd44:	adcmi	r6, fp, #1622016	; 0x18c000
    dd48:	stmdbmi	r1, {r2, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
    dd4c:	stmiavs	r2!, {r0, sp}
    dd50:			; <UNDEFINED> instruction: 0xf7f64479
    dd54:	stmdbvs	r3!, {r4, r6, r7, r8, sl, fp, sp, lr, pc}^
    dd58:	vstrle	d2, [lr, #-0]
    dd5c:	strcs	r4, [r0, #-3645]	; 0xfffff1c3
    dd60:	stmdbvs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}
    dd64:	ldrtmi	r2, [r1], -r1
    dd68:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    dd6c:	ldmvs	sl, {r0, r2, sl, lr}
    dd70:	stcl	7, cr15, [r0, #984]	; 0x3d8
    dd74:	adcmi	r6, fp, #1622016	; 0x18c000
    dd78:	strdcs	sp, [sl], -r3
    dd7c:	stcl	7, cr15, [r6], {246}	; 0xf6
    dd80:	stmibvs	r3!, {r0, r2, r4, r5, r8, fp, lr}^
    dd84:	stmiavs	r2!, {r0, sp}
    dd88:	andpl	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    dd8c:	stmdavs	sp!, {r0, r1, r4, r5, r8, fp, lr}
    dd90:	strtmi	r4, [fp], #-1145	; 0xfffffb87
    dd94:	stc	7, cr15, [lr, #984]!	; 0x3d8
    dd98:	blcs	6832c <_ZdlPv@@Base+0x57928>
    dd9c:	blmi	c45214 <_ZdlPv@@Base+0xc34810>
    dda0:			; <UNDEFINED> instruction: 0xf8df2700
    dda4:	strcs	sl, [r1], -r0, asr #1
    dda8:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    ddac:	stmdbvs	r2!, {r1, r3, r4, r5, r6, r7, sl, lr}
    ddb0:			; <UNDEFINED> instruction: 0xf8d92001
    ddb4:	ldrbmi	r5, [r1], -r0
    ddb8:	eorgt	pc, r6, r2, asr r8	; <UNPREDICTABLE>
    ddbc:	ldmibpl	r2, {r1, r2, sl, lr}^
    ddc0:	streq	lr, [r5, #2821]	; 0xb05
    ddc4:			; <UNDEFINED> instruction: 0xf8dc3704
    ddc8:	ldmvs	r2, {r3, ip, sp}
    ddcc:			; <UNDEFINED> instruction: 0xf7f69500
    ddd0:	stmdbvs	r3!, {r1, r4, r7, r8, sl, fp, sp, lr, pc}^
    ddd4:	sfmle	f4, 2, [sl], #716	; 0x2cc
    ddd8:	ldrbtmi	r4, [r8], #-2083	; 0xfffff7dd
    dddc:	stc	7, cr15, [lr], {246}	; 0xf6
    dde0:	stmdbmi	r3!, {r1, r5, r9, fp, lr}
    dde4:	stmiavs	r3!, {r0, sp}
    dde8:	andpl	pc, r2, r8, asr r8	; <UNPREDICTABLE>
    ddec:	andne	pc, r1, r8, asr r8	; <UNPREDICTABLE>
    ddf0:	stmdavs	sp!, {r1, r5, r6, r8, fp, sp, lr}
    ddf4:	bcc	67e20 <_ZdlPv@@Base+0x5741c>
    ddf8:	ldrmi	r9, [sl], -r0, lsl #4
    ddfc:	tstls	r1, r9, asr #22
    de00:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
    de04:	ldcl	7, cr15, [r6, #-984]!	; 0xfffffc28
    de08:	stmiavs	r3!, {r1, r5, r8, fp, sp, lr}
    de0c:	ldmdbmi	sl, {r0, sp}
    de10:	ldrbtmi	r6, [r9], #-2069	; 0xfffff7eb
    de14:	stmiavs	sp!, {r1, r3, r4, r9, sl, lr}
    de18:			; <UNDEFINED> instruction: 0xf7f69500
    de1c:	stmdbvs	r2!, {r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}^
    de20:	andcs	r6, r1, r3, lsr #17
    de24:			; <UNDEFINED> instruction: 0xf1026925
    de28:	stmdbcc	r1, {r7, r8, lr}
    de2c:	movwls	r1, #11860	; 0x2e54
    de30:			; <UNDEFINED> instruction: 0xf855461a
    de34:	ldmdbmi	r1, {r0, r5, ip, lr}
    de38:	ldrbtmi	r6, [r9], #-2221	; 0xfffff753
    de3c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    de40:	ldcl	7, cr15, [r8, #-984]	; 0xfffffc28
    de44:	andlt	r2, r4, r0
    de48:			; <UNDEFINED> instruction: 0x87f0e8bd
    de4c:	andeq	sp, r1, r4, ror #1
    de50:	andeq	r9, r0, r0, lsr #9
    de54:	andeq	r6, r0, r4, ror #18
    de58:	andeq	r0, r0, r4, lsl r1
    de5c:	andeq	r9, r0, ip, ror #8
    de60:	andeq	r0, r0, ip, lsr #2
    de64:	andeq	r9, r0, r0, ror #8
    de68:	andeq	r9, r0, lr, asr #8
    de6c:	andeq	r0, r0, ip, ror #1
    de70:	andeq	r0, r0, r0, lsl #2
    de74:	andeq	r9, r0, lr, lsr r4
    de78:	andeq	r6, r0, r2, asr #22
    de7c:	andeq	r9, r0, r6, lsr #8
    de80:	svcmi	0x00f0e92d
    de84:	stmiavs	r0, {r2, r9, sl, lr}^
    de88:			; <UNDEFINED> instruction: 0xf8dfb085
    de8c:	stmdacs	r0, {r5, r6, r9, sp, pc}
    de90:	vqshl.u8	q10, q13, q8
    de94:	stmdbvs	r3!, {r0, r1, r5, r8, pc}^
    de98:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de9c:	strbmi	r4, [r8], fp, lsl #13
    dea0:			; <UNDEFINED> instruction: 0xf853464f
    dea4:	adcseq	r2, lr, r7, lsr #32
    dea8:	stmdbcs	r0, {r0, r4, r7, fp, sp, lr}
    deac:	strcs	sp, [r0, #-3342]	; 0xfffff2f2
    deb0:			; <UNDEFINED> instruction: 0x46596853
    deb4:	eoreq	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    deb8:	stmdavs	r3, {r0, r8, sl, ip, sp}
    debc:			; <UNDEFINED> instruction: 0x479868db
    dec0:	ldmibpl	sl, {r0, r1, r5, r6, r8, fp, sp, lr}
    dec4:	adcmi	r6, r9, #9502720	; 0x910000
    dec8:	stmiavs	r0!, {r1, r4, r5, r6, r7, sl, fp, ip, lr, pc}^
    decc:	strmi	r6, [r8, #2325]	; 0x915
    ded0:	streq	pc, [r1, -r7, lsl #2]
    ded4:	svclt	0x00b84602
    ded8:	strmi	r4, [r9, #1672]!	; 0x688
    dedc:			; <UNDEFINED> instruction: 0x46a9bfb8
    dee0:	lfmle	f4, 2, [lr], {184}	; 0xb8
    dee4:			; <UNDEFINED> instruction: 0xf1082800
    dee8:	movwls	r3, #9215	; 0x23ff
    deec:	blmi	fe0453ac <_ZdlPv@@Base+0xfe0349a8>
    def0:	cdpmi	7, 8, cr2, cr0, cr0, {0}
    def4:			; <UNDEFINED> instruction: 0xf8cd447b
    def8:	ldrbtmi	r8, [lr], #-12
    defc:	stmiavs	r2!, {r0, r1, r3, r4, r7, r9, sl, lr}
    df00:			; <UNDEFINED> instruction: 0x4659463b
    df04:			; <UNDEFINED> instruction: 0xf7f62001
    df08:	stmdbvs	r3!, {r1, r2, r4, r5, r6, r7, sl, fp, sp, lr, pc}^
    df0c:			; <UNDEFINED> instruction: 0xf85300bd
    df10:	ldmvs	r3, {r0, r1, r2, r5, sp}
    df14:	svclt	0x00c82b00
    df18:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    df1c:	ldmdavs	r3, {r0, r2, r3, r8, sl, fp, ip, lr, pc}^
    df20:	ldrtmi	r2, [r1], -r1
    df24:	eorcc	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    df28:	ldmvs	sl, {r7, sl, lr}
    df2c:	stcl	7, cr15, [r2], #984	; 0x3d8
    df30:	ldmdbpl	sl, {r0, r1, r5, r6, r8, fp, sp, lr}^
    df34:	strbmi	r6, [r3, #-2195]	; 0xfffff76d
    df38:	strdcs	sp, [sl], -r1
    df3c:			; <UNDEFINED> instruction: 0xf7f63701
    df40:	stmiavs	r2!, {r1, r2, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    df44:	lfmle	f4, 2, [sl], {186}	; 0xba
    df48:	ldrdhi	pc, [ip], -sp
    df4c:	vnmlane.f16	s9, s12, s21	; <UNPREDICTABLE>
    df50:	andcs	r4, r1, sl, ror #22
    df54:			; <UNDEFINED> instruction: 0xf85a68a2
    df58:			; <UNDEFINED> instruction: 0xf85a5001
    df5c:	stmdavs	fp!, {r0, r1, ip}
    df60:	stmdbmi	r7!, {r0, r2, r3, fp, sp, lr}^
    df64:	ldrbtmi	r4, [r9], #-131	; 0xffffff7d
    df68:	movwcc	pc, #27397	; 0x6b05	; <UNPREDICTABLE>
    df6c:	stcl	7, cr15, [r2], {246}	; 0xf6
    df70:	blcs	28304 <_ZdlPv@@Base+0x17900>
    df74:	cdpmi	13, 6, cr13, cr3, cr12, {0}
    df78:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    df7c:	stmiavs	r2!, {r0, r1, r3, r5, r9, sl, lr}
    df80:	andcs	r4, r1, r1, lsr r6
    df84:	ldc	7, cr15, [r6], #984	; 0x3d8
    df88:	strcc	r6, [r1, #-2275]	; 0xfffff71d
    df8c:	lfmle	f4, 2, [r5], #684	; 0x2ac
    df90:			; <UNDEFINED> instruction: 0xf7f6200a
    df94:	blmi	1748e8c <_ZdlPv@@Base+0x1738488>
    df98:	andcs	r4, r1, ip, asr r9
    df9c:			; <UNDEFINED> instruction: 0xf85a68a2
    dfa0:	ldrbtmi	r3, [r9], #-3
    dfa4:	strbmi	r6, [fp], #-2075	; 0xfffff7e5
    dfa8:	stc	7, cr15, [r4], #984	; 0x3d8
    dfac:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    dfb0:			; <UNDEFINED> instruction: 0xf8dfdd2e
    dfb4:			; <UNDEFINED> instruction: 0xf04fb15c
    dfb8:	stmdbvs	r3!, {r8, fp}^
    dfbc:			; <UNDEFINED> instruction: 0xf85344fb
    dfc0:	b	13d606c <_ZdlPv@@Base+0x13c5668>
    dfc4:	ldmvs	r1, {r0, r3, r7, r9, sl}
    dfc8:	vldrle.16	s4, [sp, #-2]	; <UNPREDICTABLE>
    dfcc:	strcs	r4, [r1, #-2897]	; 0xfffff4af
    dfd0:	andvc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    dfd4:			; <UNDEFINED> instruction: 0x46596852
    dfd8:	andcs	r6, r1, fp, lsr r8
    dfdc:	vstmiaeq	r5, {d14}
    dfe0:	eor	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    dfe4:			; <UNDEFINED> instruction: 0xf85c4405
    dfe8:	bl	d9000 <_ZdlPv@@Base+0xc85fc>
    dfec:			; <UNDEFINED> instruction: 0xf8de0c83
    dff0:	ldmvs	r2, {r3, ip, sp}
    dff4:	andgt	pc, r0, sp, asr #17
    dff8:	ldcl	7, cr15, [ip], #-984	; 0xfffffc28
    dffc:	ldmibpl	sl, {r0, r1, r5, r6, r8, fp, sp, lr}
    e000:	adcmi	r6, r9, #9502720	; 0x910000
    e004:	stmiavs	r0!, {r1, r2, r5, r6, r7, sl, fp, ip, lr, pc}^
    e008:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    e00c:	cfldr64le	mvdx4, [r6], {72}	; 0x48
    e010:	ldrbtmi	r4, [r8], #-2113	; 0xfffff7bf
    e014:	bl	1ccbff4 <_ZdlPv@@Base+0x1cbb5f0>
    e018:	bmi	1060520 <_ZdlPv@@Base+0x104fb1c>
    e01c:	stmiavs	r3!, {r0, sp}
    e020:	andpl	pc, r1, sl, asr r8	; <UNPREDICTABLE>
    e024:	andcs	pc, r2, sl, asr r8	; <UNPREDICTABLE>
    e028:	tstls	r0, r2, lsl #18
    e02c:			; <UNDEFINED> instruction: 0x461a6811
    e030:	blne	12680ec <_ZdlPv@@Base+0x12576e8>
    e034:	ldmdbmi	fp!, {r0, r8, ip, pc}
    e038:			; <UNDEFINED> instruction: 0xf7f64479
    e03c:	stmiavs	r3!, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    e040:	andcs	r4, r1, r9, lsr r9
    e044:	ldrbtmi	r4, [r9], #-1562	; 0xfffff9e6
    e048:	mrrc	7, 15, pc, r4, cr6	; <UNPREDICTABLE>
    e04c:	blcs	283e0 <_ZdlPv@@Base+0x179dc>
    e050:	mrcmi	13, 1, sp, cr6, cr0, {0}
    e054:	ldrbtmi	r2, [lr], #-1280	; 0xfffffb00
    e058:	andcs	r6, r1, r3, ror #18
    e05c:			; <UNDEFINED> instruction: 0xf8534631
    e060:	strmi	r3, [r5], #-37	; 0xffffffdb
    e064:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, sp, lr}
    e068:			; <UNDEFINED> instruction: 0xf7f6689a
    e06c:	stmiavs	r3!, {r2, r6, sl, fp, sp, lr, pc}^
    e070:	lfmle	f4, 2, [r1], #684	; 0x2ac
    e074:	ldrbtmi	r4, [r8], #-2094	; 0xfffff7d2
    e078:	bl	104c058 <_ZdlPv@@Base+0x103b654>
    e07c:	bls	a8310 <_ZdlPv@@Base+0x9790c>
    e080:	stmdbmi	ip!, {r0, sp}
    e084:	andls	r9, r0, #67108864	; 0x4000000
    e088:			; <UNDEFINED> instruction: 0x461a4479
    e08c:	ldc	7, cr15, [r2], #-984	; 0xfffffc28
    e090:	stmdacs	r0, {r5, r6, r7, fp, sp, lr}
    e094:			; <UNDEFINED> instruction: 0xf108dd1a
    e098:	svcmi	0x00274380
    e09c:	strcs	r3, [r0, #-2817]	; 0xfffff4ff
    e0a0:	addseq	r4, lr, pc, ror r4
    e0a4:	adcmi	lr, r8, #1
    e0a8:	stmdbvs	r3!, {r4, r8, sl, fp, ip, lr, pc}^
    e0ac:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    e0b0:	ldmvs	sl, {r0, r8, sl, ip, sp}
    e0b4:	mvnsle	r4, r2, asr #10
    e0b8:			; <UNDEFINED> instruction: 0x4639685b
    e0bc:	ldmibpl	fp, {r0, sp}
    e0c0:			; <UNDEFINED> instruction: 0xf7f6689a
    e0c4:	stmiavs	r0!, {r3, r4, sl, fp, sp, lr, pc}^
    e0c8:	sfmle	f4, 2, [lr], #672	; 0x2a0
    e0cc:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    e0d0:	bl	54c0b0 <_ZdlPv@@Base+0x53b6ac>
    e0d4:	andlt	r2, r5, r0
    e0d8:	svchi	0x00f0e8bd
    e0dc:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    e0e0:	mvnscc	pc, #79	; 0x4f
    e0e4:	strbmi	r4, [r8], r2, lsl #12
    e0e8:	str	r9, [pc, -r2, lsl #6]!
    e0ec:	andeq	ip, r1, r0, lsl #31
    e0f0:	muleq	r0, r8, r3
    e0f4:	andeq	r6, r0, sl, asr #15
    e0f8:	andeq	r0, r0, r4, asr #2
    e0fc:	andeq	r0, r0, r4, asr r1
    e100:	andeq	r6, r0, lr, lsl #17
    e104:	andeq	r9, r0, r2, lsr #6
    e108:	andeq	r0, r0, r4, lsl r1
    e10c:	andeq	r9, r0, sl, asr r2
    e110:	andeq	r9, r0, r0, asr r2
    e114:	andeq	r0, r0, ip, lsr #2
    e118:	andeq	r9, r0, r6, lsl r2
    e11c:	andeq	r0, r0, ip, ror #1
    e120:	andeq	r0, r0, r0, lsl #2
    e124:	andeq	r9, r0, r8, lsl #4
    e128:	andeq	r9, r0, r6, ror #4
    e12c:	andeq	r6, r0, r6, asr #15
    e130:	andeq	r9, r0, lr, asr #4
    e134:	andeq	r9, r0, r4, asr #4
    e138:	andeq	r6, r0, r8, lsl #15
    e13c:	strdeq	r9, [r0], -r6
    e140:	stmdbmi	r7!, {r1, r2, r5, r6, r8, r9, fp, lr}^
    e144:	push	{r0, r1, r3, r4, r5, r6, sl, lr}
    e148:			; <UNDEFINED> instruction: 0x460441f0
    e14c:	addlt	r5, r2, fp, asr r8
    e150:	stccs	8, cr6, [r0, #-116]	; 0xffffff8c
    e154:	stccs	0, cr13, [r1, #-240]	; 0xffffff10
    e158:	andlt	sp, r2, r2
    e15c:	ldrhhi	lr, [r0, #141]!	; 0x8d
    e160:	andls	r6, r1, #2146304	; 0x20c000
    e164:			; <UNDEFINED> instruction: 0xf0002b01
    e168:	blcs	ae448 <_ZdlPv@@Base+0x9da44>
    e16c:	adchi	pc, sp, r0
    e170:			; <UNDEFINED> instruction: 0xf0002b00
    e174:	ldmdbmi	fp, {r0, r2, r3, r5, r7, pc}^
    e178:	ldrbtmi	r2, [r9], #-112	; 0xffffff90
    e17c:	blx	6ca188 <_ZdlPv@@Base+0x6b9784>
    e180:	ldmdbmi	r9, {r0, r9, fp, ip, pc}^
    e184:	ldrbtmi	r2, [r9], #-1
    e188:	bl	fed4c168 <_ZdlPv@@Base+0xfed3b764>
    e18c:	blcs	28720 <_ZdlPv@@Base+0x17d1c>
    e190:	svcmi	0x0056dd16
    e194:	cdpmi	5, 5, cr2, cr6, cr0, {0}
    e198:	ldrbtmi	r4, [lr], #-1151	; 0xfffffb81
    e19c:	andcs	r4, r1, r9, lsr r6
    e1a0:	bl	fea4c180 <_ZdlPv@@Base+0xfea3b77c>
    e1a4:			; <UNDEFINED> instruction: 0xf8536923
    e1a8:	strcc	r0, [r1, #-37]	; 0xffffffdb
    e1ac:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    e1b0:			; <UNDEFINED> instruction: 0x46314798
    e1b4:			; <UNDEFINED> instruction: 0xf7f62001
    e1b8:	stmdbvs	r3!, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}^
    e1bc:	sfmle	f4, 2, [sp], #684	; 0x2ac
    e1c0:	andcs	r4, r1, ip, asr #18
    e1c4:	andlt	r4, r2, r9, ror r4
    e1c8:	ldrhmi	lr, [r0, #141]!	; 0x8d
    e1cc:	bllt	fe44c1ac <_ZdlPv@@Base+0xfe43b7a8>
    e1d0:	stmvs	r2, {r0, r3, r6, r8, fp, lr}
    e1d4:	ldrbtmi	r2, [r9], #-1
    e1d8:	bl	fe34c1b8 <_ZdlPv@@Base+0xfe33b7b4>
    e1dc:	blcs	28770 <_ZdlPv@@Base+0x17d6c>
    e1e0:	svcmi	0x0046dd5c
    e1e4:			; <UNDEFINED> instruction: 0x8118f8df
    e1e8:	ldrbtmi	r4, [r8], #1151	; 0x47f
    e1ec:			; <UNDEFINED> instruction: 0xb120e02b
    e1f0:	subcs	r4, sl, r4, asr #18
    e1f4:			; <UNDEFINED> instruction: 0xf0014479
    e1f8:	stmdbvs	r3!, {r0, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
    e1fc:	stmdavs	r3, {r3, r4, r7, r8, fp, ip, lr}
    e200:			; <UNDEFINED> instruction: 0x4798699b
    e204:	stmdbmi	r0, {r0, r1, r5, r8, fp, sp, lr}^
    e208:	ldmibpl	fp, {r0, sp}
    e20c:	ldmvs	sl, {r0, r3, r4, r5, r6, sl, lr}
    e210:	bl	1c4c1f0 <_ZdlPv@@Base+0x1c3b7ec>
    e214:	stmdacs	r1, {r5, r7, r8, fp, sp, lr}
    e218:	stmdacs	r2, {r1, r2, r3, r5, ip, lr, pc}
    e21c:			; <UNDEFINED> instruction: 0xb120d022
    e220:	subscs	r4, sl, sl, lsr r9
    e224:			; <UNDEFINED> instruction: 0xf0014479
    e228:	stmdbvs	r3!, {r0, r2, r6, r7, r8, fp, ip, sp, lr, pc}^
    e22c:	adcmi	r1, sl, #1440	; 0x5a0
    e230:	ldmdbmi	r7!, {r1, r2, ip, lr, pc}
    e234:	stmiavs	r2!, {r0, sp}
    e238:			; <UNDEFINED> instruction: 0xf7f64479
    e23c:	stmdbvs	r3!, {r2, r3, r4, r6, r8, r9, fp, sp, lr, pc}^
    e240:	addsmi	r3, sp, #4194304	; 0x400000
    e244:	stmibvs	r0!, {r1, r3, r5, r9, fp, ip, lr, pc}
    e248:	stmdacs	r1, {r1, r2, r3, r5, r7}
    e24c:	stmdacs	r2, {r0, r2, r3, r4, ip, lr, pc}
    e250:	stmdbvs	r3!, {r0, r2, r3, r6, r7, r8, ip, lr, pc}
    e254:	stmiavs	r2!, {r0, r6, r9, sl, lr}
    e258:	ldmibpl	fp, {r0, sp}
    e25c:			; <UNDEFINED> instruction: 0xf7f6689b
    e260:	strb	lr, [sl, sl, asr #22]
    e264:	andcs	r6, r1, r2, lsr #18
    e268:	stmiavs	r3!, {r1, r3, r5, r8, fp, lr}
    e26c:	ldrbtmi	r5, [r9], #-2450	; 0xfffff66e
    e270:			; <UNDEFINED> instruction: 0xf7f66892
    e274:	ldrb	lr, [r8, r0, asr #22]
    e278:	stmdbmi	r7!, {r1, r5, r8, fp, sp, lr}
    e27c:	ldmibpl	r2, {r0, r1, r5, r7, fp, sp, lr}
    e280:	ldmvs	r2, {r0, r3, r4, r5, r6, sl, lr}
    e284:	bl	dcc264 <_ZdlPv@@Base+0xdbb860>
    e288:	stmdbvs	r3!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    e28c:	stmiavs	r2!, {r0, r3, r4, r5, r9, sl, lr}
    e290:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    e294:			; <UNDEFINED> instruction: 0xf7f6689b
    e298:	str	lr, [lr, lr, lsr #22]!
    e29c:	andcs	r4, r1, pc, lsl r9
    e2a0:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    e2a4:	bl	9cc284 <_ZdlPv@@Base+0x9bb880>
    e2a8:	ldmdbmi	sp, {r1, r5, r6, r8, fp, sp, lr}
    e2ac:	stmiavs	r3!, {r0, sp}
    e2b0:	ldrbtmi	r3, [r9], #-2561	; 0xfffff5ff
    e2b4:	bl	7cc294 <_ZdlPv@@Base+0x7bb890>
    e2b8:	stmiavs	r2!, {r1, r3, r4, r8, fp, lr}
    e2bc:	ldrbtmi	r2, [r9], #-1
    e2c0:	pop	{r1, ip, sp, pc}
    e2c4:			; <UNDEFINED> instruction: 0xf7f641f0
    e2c8:	bmi	5fcf1c <_ZdlPv@@Base+0x5ec518>
    e2cc:			; <UNDEFINED> instruction: 0xe758447a
    e2d0:	ldrbtmi	r4, [sl], #-2582	; 0xfffff5ea
    e2d4:	bmi	5c8030 <_ZdlPv@@Base+0x5b762c>
    e2d8:			; <UNDEFINED> instruction: 0xe752447a
    e2dc:	andeq	ip, r1, ip, asr #25
    e2e0:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e2e4:	muleq	r0, r6, r1
    e2e8:			; <UNDEFINED> instruction: 0x000091ba
    e2ec:	ldrdeq	r9, [r0], -r0
    e2f0:	ldrdeq	r9, [r0], -sl
    e2f4:	muleq	r0, r8, r1
    e2f8:	andeq	r6, r0, sl, lsr #6
    e2fc:	muleq	r0, r4, r8
    e300:	strdeq	r6, [r0], -r2
    e304:	andeq	r9, r0, ip, lsl r1
    e308:	andeq	r8, r0, r4, ror r0
    e30c:	andeq	r9, r0, ip, ror #1
    e310:	strdeq	r9, [r0], -r8
    e314:	andeq	r6, r0, lr, ror #14
    e318:	strdeq	r7, [r0], -ip
    e31c:	muleq	r0, lr, r0
    e320:	andeq	r9, r0, r6, asr #32
    e324:	andeq	r6, r0, sl, ror #5
    e328:	andeq	r9, r0, r4, lsr #32
    e32c:	andeq	r5, r0, r2, lsr #17
    e330:	andeq	r5, r0, r4, lsr #17
    e334:	svcmi	0x00f0e92d
    e338:	stc	6, cr4, [sp, #-16]!
    e33c:			; <UNDEFINED> instruction: 0xf8df8b02
    e340:	blmi	fe9bada8 <_ZdlPv@@Base+0xfe9aa3a4>
    e344:	strdlt	r4, [r5], fp
    e348:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    e34c:	teqlt	sp, sp, lsl r8
    e350:			; <UNDEFINED> instruction: 0xf0002d01
    e354:	ldrdlt	r8, [r5], -r9
    e358:	blhi	c9654 <_ZdlPv@@Base+0xb8c50>
    e35c:	svchi	0x00f0e8bd
    e360:	mulcs	r1, pc, fp	; <UNPREDICTABLE>
    e364:			; <UNDEFINED> instruction: 0xf85b499f
    e368:	ldrbtmi	r3, [r9], #-3
    e36c:	movwls	r6, #14362	; 0x381a
    e370:	b	ff04c350 <_ZdlPv@@Base+0xff03b94c>
    e374:	blcs	28708 <_ZdlPv@@Base+0x17d04>
    e378:	adcshi	pc, sl, r0, asr #6
    e37c:	ssatmi	r4, #9, sl, lsl #23
    e380:	rsbls	pc, r8, #14614528	; 0xdf0000
    e384:	rsbge	pc, r8, #14614528	; 0xdf0000
    e388:	ldrbtmi	r4, [r9], #1147	; 0x47b
    e38c:	andlt	pc, r8, sp, asr #17
    e390:	bcc	449bb8 <_ZdlPv@@Base+0x4391b4>
    e394:	mcr	4, 0, r4, cr8, cr10, {7}
    e398:	vmov	r9, s17
    e39c:	andcs	r1, r1, r0, lsl sl
    e3a0:	b	13e8630 <_ZdlPv@@Base+0x13d7c2c>
    e3a4:			; <UNDEFINED> instruction: 0xf7f60688
    e3a8:	stmdbvs	r2!, {r1, r2, r5, r7, r9, fp, sp, lr, pc}^
    e3ac:	eorcc	pc, r8, r2, asr r8	; <UNPREDICTABLE>
    e3b0:	stmdbcs	r0, {r0, r3, r4, r7, fp, sp, lr}
    e3b4:	cdp	15, 1, cr11, cr8, cr2, {6}
    e3b8:	strcs	fp, [r0, #-2704]	; 0xfffff570
    e3bc:	ldcle	6, cr4, [r8], #-772	; 0xfffffcfc
    e3c0:			; <UNDEFINED> instruction: 0xb128e06c
    e3c4:	sbcscs	r4, r0, fp, lsl #19
    e3c8:			; <UNDEFINED> instruction: 0xf0014479
    e3cc:	stmdbvs	r2!, {r0, r1, r4, r5, r6, r7, fp, ip, sp, lr, pc}^
    e3d0:	ldmdavs	fp, {r0, r1, r4, r7, r8, fp, ip, lr}^
    e3d4:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    e3d8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    e3dc:	stmdbvs	r3!, {r3, r4, r7, r8, r9, sl, lr}^
    e3e0:	andcs	r4, r1, r5, lsl #19
    e3e4:	ldrbtmi	r5, [r9], #-2459	; 0xfffff665
    e3e8:			; <UNDEFINED> instruction: 0xf853685b
    e3ec:	ldmvs	sl, {r3, ip, sp}
    e3f0:	b	fe04c3d0 <_ZdlPv@@Base+0xfe03b9cc>
    e3f4:	ldmibpl	r3, {r1, r5, r6, r8, fp, sp, lr}
    e3f8:	stmdacs	r1, {r3, r4, r6, r7, fp, sp, lr}
    e3fc:	stmdacs	r2, {r0, r2, r3, r5, ip, lr, pc}
    e400:	teqlt	r0, r9, lsr r0
    e404:	rsccs	r4, r0, sp, ror r9
    e408:			; <UNDEFINED> instruction: 0xf0014479
    e40c:	stmdbvs	r2!, {r0, r1, r4, r6, r7, fp, ip, sp, lr, pc}^
    e410:	ldmvs	r9, {r0, r1, r4, r7, r8, fp, ip, lr}
    e414:	adcmi	r1, r8, #72, 28	; 0x480
    e418:	ldmdbmi	r9!, {r3, ip, lr, pc}^
    e41c:	stmiavs	r2!, {r0, sp}
    e420:			; <UNDEFINED> instruction: 0xf7f64479
    e424:	stmdbvs	r2!, {r3, r5, r6, r9, fp, sp, lr, pc}^
    e428:	ldmvs	r9, {r0, r1, r4, r7, r8, fp, ip, lr}
    e42c:	addmi	r3, sp, #4194304	; 0x400000
    e430:	ldmvs	r8, {r0, r1, r4, r5, r9, fp, ip, lr, pc}^
    e434:	stmeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    e438:	eorle	r2, r2, r1, lsl #16
    e43c:	bicle	r2, r0, r2, lsl #16
    e440:			; <UNDEFINED> instruction: 0x4659685f
    e444:	strbmi	r6, [fp], -r2, lsr #17
    e448:			; <UNDEFINED> instruction: 0xf8572001
    e44c:	ldmvs	pc!, {r3, ip, sp, lr}	; <UNPREDICTABLE>
    e450:			; <UNDEFINED> instruction: 0xf7f69700
    e454:	stmdbvs	r2!, {r4, r6, r9, fp, sp, lr, pc}^
    e458:	stmdbmi	sl!, {r1, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    e45c:	stmiavs	r3!, {r1, r3, r4, r6, fp, sp, lr}
    e460:			; <UNDEFINED> instruction: 0xf8524479
    e464:	ldmvs	r2, {r3, sp}
    e468:	andls	pc, r0, sp, asr #17
    e46c:	b	10cc44c <_ZdlPv@@Base+0x10bba48>
    e470:	ldmibpl	r3, {r1, r5, r6, r8, fp, sp, lr}
    e474:	stmdbmi	r4!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    e478:	ldmdavs	sl, {r0, sp}^
    e47c:	stmiavs	r3!, {r0, r3, r4, r5, r6, sl, lr}
    e480:	ldmdavs	pc, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    e484:	stmiavs	r2!, {r0, r4, r6, r9, sl, lr}
    e488:			; <UNDEFINED> instruction: 0xf857464b
    e48c:	ldmvs	pc!, {r0, r2, r5, ip, sp, lr}	; <UNPREDICTABLE>
    e490:			; <UNDEFINED> instruction: 0xf7f69700
    e494:	stmdbvs	r2!, {r4, r5, r9, fp, sp, lr, pc}^
    e498:			; <UNDEFINED> instruction: 0x46c8e79a
    e49c:	andcs	r4, r1, fp, asr r9
    e4a0:	ldrbtmi	r6, [r9], #-2210	; 0xfffff75e
    e4a4:	b	9cc484 <_ZdlPv@@Base+0x9bba80>
    e4a8:	ldmdbmi	r9, {r1, r5, r6, r8, fp, sp, lr}^
    e4ac:	stmiavs	r3!, {r0, sp}
    e4b0:	ldrbtmi	r5, [r9], #-2450	; 0xfffff66e
    e4b4:	bcc	68704 <_ZdlPv@@Base+0x57d00>
    e4b8:	b	74c498 <_ZdlPv@@Base+0x73ba94>
    e4bc:	stmiavs	r2!, {r0, r2, r4, r6, r8, fp, lr}
    e4c0:	ldrbtmi	r4, [r9], #-1603	; 0xfffff9bd
    e4c4:			; <UNDEFINED> instruction: 0xf7f62001
    e4c8:	stmiavs	r3!, {r1, r2, r4, r9, fp, sp, lr, pc}^
    e4cc:	strbmi	r1, [r2, #-3674]	; 0xfffff1a6
    e4d0:	bls	c24fc <_ZdlPv@@Base+0xb1af8>
    e4d4:	blmi	14164e0 <_ZdlPv@@Base+0x1405adc>
    e4d8:	ldmpl	r3, {r4, r6, r8, fp, lr}^
    e4dc:	ldmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    e4e0:	b	24c4c0 <_ZdlPv@@Base+0x23babc>
    e4e4:			; <UNDEFINED> instruction: 0xf10868e3
    e4e8:	ldrmi	r0, [r8, #2049]	; 0x801
    e4ec:	svcge	0x0055f6ff
    e4f0:	andcs	r9, r1, r3, lsl #22
    e4f4:	ldmdavs	sl, {r1, r3, r6, r8, fp, lr}
    e4f8:	andlt	r4, r5, r9, ror r4
    e4fc:	blhi	c97f8 <_ZdlPv@@Base+0xb8df4>
    e500:	svcmi	0x00f0e8bd
    e504:	ldmiblt	r4!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e508:	strtmi	r6, [r8], -r3, asr #18
    e50c:	ldmdavs	fp, {r0, r2, r6, r8, fp, lr}
    e510:	ldmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
    e514:	movwls	r4, #13853	; 0x361d
    e518:	stmib	ip!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e51c:	ldclle	13, cr2, [r1, #-0]
    e520:	strcs	r4, [r0, -r1, asr #22]
    e524:	ldrdls	pc, [r4, -pc]
    e528:	ldrbtmi	r4, [r9], #1147	; 0x47b
    e52c:	bcc	449d54 <_ZdlPv@@Base+0x439350>
    e530:	ldrbtmi	r4, [fp], #-2879	; 0xfffff4c1
    e534:	cdp	3, 1, cr9, cr8, cr2, {0}
    e538:	andcs	r1, r1, r0, lsl sl
    e53c:	ldmib	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e540:	stmdbcs	r0, {r0, r5, r6, r7, fp, sp, lr}
    e544:			; <UNDEFINED> instruction: 0xf8dfdd35
    e548:	b	13fa900 <_ZdlPv@@Base+0x13e9efc>
    e54c:	strcs	r0, [r0, #-2183]	; 0xfffff779
    e550:			; <UNDEFINED> instruction: 0xe01844fb
    e554:			; <UNDEFINED> instruction: 0xf82ef001
    e558:			; <UNDEFINED> instruction: 0x46524937
    e55c:	strmi	r2, [r5], #-1
    e560:			; <UNDEFINED> instruction: 0xf7f64479
    e564:	stmdbvs	r3!, {r3, r6, r7, r8, fp, sp, lr, pc}^
    e568:	ldmdavs	fp, {r0, r1, r3, r4, r7, r8, fp, ip, lr}^
    e56c:	andeq	pc, r8, r3, asr r8	; <UNPREDICTABLE>
    e570:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    e574:	ldmdbmi	r1!, {r3, r4, r7, r8, r9, sl, lr}
    e578:	ldrbtmi	r2, [r9], #-1
    e57c:	ldmib	sl!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e580:	adcmi	r6, fp, #14876672	; 0xe30000
    e584:	stmdbvs	r3!, {r0, r2, r4, r8, sl, fp, ip, lr, pc}^
    e588:			; <UNDEFINED> instruction: 0xf85300ae
    e58c:	ldmvs	fp, {r0, r2, r5, ip, sp}^
    e590:	andle	r2, fp, r1, lsl #22
    e594:	blcs	a0a44 <_ZdlPv@@Base+0x90040>
    e598:	rscseq	pc, pc, pc, asr #32
    e59c:	svclt	0x00084479
    e5a0:	sbcsle	r4, r9, sl, asr #13
    e5a4:	bicsle	r2, r5, r0, lsl #22
    e5a8:			; <UNDEFINED> instruction: 0xe7d546da
    e5ac:	ldrdge	pc, [r8], -sp
    e5b0:	stmdbmi	r4!, {r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    e5b4:	strcc	r2, [r1, -r1]
    e5b8:			; <UNDEFINED> instruction: 0xf7f64479
    e5bc:	blls	108c34 <_ZdlPv@@Base+0xf8230>
    e5c0:			; <UNDEFINED> instruction: 0xd1b842bb
    e5c4:	andcs	r4, r1, r0, lsr #18
    e5c8:	andlt	r4, r5, r9, ror r4
    e5cc:	blhi	c98c8 <_ZdlPv@@Base+0xb8ec4>
    e5d0:	svcmi	0x00f0e8bd
    e5d4:	stmiblt	ip, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e5d8:	andeq	ip, r1, ip, asr #21
    e5dc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    e5e0:	andeq	r0, r0, r4, asr #2
    e5e4:			; <UNDEFINED> instruction: 0x00005abe
    e5e8:	andeq	r6, r0, r8, ror r1
    e5ec:	andeq	r9, r0, lr
    e5f0:	andeq	r9, r0, r4, lsr #32
    e5f4:	andeq	r8, r0, r8, asr #30
    e5f8:	muleq	r0, sl, lr
    e5fc:	andeq	r8, r0, r8, lsl #30
    e600:	andeq	r8, r0, r0, lsl pc
    e604:	muleq	r0, r4, pc	; <UNPREDICTABLE>
    e608:	andeq	r8, r0, r8, asr pc
    e60c:	muleq	r0, lr, lr
    e610:	andeq	r8, r0, r6, asr #28
    e614:	andeq	r8, r0, r2, asr #29
    e618:	andeq	r0, r0, r4, asr r1
    e61c:	andeq	r5, r0, ip, asr #18
    e620:	andeq	r5, r0, r0, lsr r9
    e624:	andeq	r8, r0, r0, lsl #30
    e628:	strdeq	r8, [r0], -r4
    e62c:	andeq	r8, r0, r6, asr #27
    e630:	andeq	r5, r0, sl, asr #12
    e634:	andeq	r5, r0, r4, lsr #12
    e638:	andeq	r8, r0, r4, asr #29
    e63c:	andeq	r8, r0, r2, asr #29
    e640:	andeq	r8, r0, r4, ror sp
    e644:	andeq	r8, r0, ip, lsl #29
    e648:	muleq	r0, r4, sp
    e64c:			; <UNDEFINED> instruction: 0xf7fa300c
    e650:	svclt	0x0000ba01
    e654:	blcs	28968 <_ZdlPv@@Base+0x17f64>
    e658:	ldrblt	sp, [r0, #-3342]!	; 0xfffff2f2
    e65c:	strmi	r4, [lr], -r5, lsl #12
    e660:	stmdbvs	fp!, {sl, sp}^
    e664:			; <UNDEFINED> instruction: 0xf8534631
    e668:	strcc	r0, [r1], #-36	; 0xffffffdc
    e66c:			; <UNDEFINED> instruction: 0xf9f2f7fa
    e670:	adcmi	r6, r3, #15400960	; 0xeb0000
    e674:	ldcllt	12, cr13, [r0, #-980]!	; 0xfffffc2c
    e678:	svclt	0x00004770
    e67c:	bmi	528990 <_ZdlPv@@Base+0x517f8c>
    e680:	ldrblt	r2, [r0, #-2816]!	; 0xfffff500
    e684:			; <UNDEFINED> instruction: 0x4606447a
    e688:	andeq	pc, r8, #-2147483648	; 0x80000000
    e68c:	eorsvs	r6, r2, r0, asr #18
    e690:	strcs	sp, [r0], #-3342	; 0xfffff2f2
    e694:	eorpl	pc, r4, r0, asr r8	; <UNPREDICTABLE>
    e698:			; <UNDEFINED> instruction: 0x4628b13d
    e69c:			; <UNDEFINED> instruction: 0xf9c0f7fa
    e6a0:			; <UNDEFINED> instruction: 0xf0024628
    e6a4:	ldmdbvs	r0!, {r0, r1, r2, r3, r5, r7, r8, fp, ip, sp, lr, pc}^
    e6a8:	strcc	r6, [r1], #-2291	; 0xfffff70d
    e6ac:	lfmle	f4, 2, [r1], #652	; 0x28c
    e6b0:			; <UNDEFINED> instruction: 0xf7f6b108
    e6b4:			; <UNDEFINED> instruction: 0x4630e874
    e6b8:			; <UNDEFINED> instruction: 0xffc2f7f9
    e6bc:	ldcllt	6, cr4, [r0, #-192]!	; 0xffffff40
    e6c0:			; <UNDEFINED> instruction: 0xf0024628
    e6c4:			; <UNDEFINED> instruction: 0x4630f99f
    e6c8:			; <UNDEFINED> instruction: 0xffbaf7f9
    e6cc:	ldmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6d0:	andeq	ip, r1, ip, lsl #11
    e6d4:			; <UNDEFINED> instruction: 0x4604b510
    e6d8:			; <UNDEFINED> instruction: 0xffd0f7ff
    e6dc:			; <UNDEFINED> instruction: 0xf0024620
    e6e0:			; <UNDEFINED> instruction: 0x4620f991
    e6e4:			; <UNDEFINED> instruction: 0x4620bd10
    e6e8:			; <UNDEFINED> instruction: 0xf98cf002
    e6ec:	stmda	r0, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e6f0:	addlt	fp, r2, r0, lsl r5
    e6f4:	tstls	r1, r4, lsl #12
    e6f8:			; <UNDEFINED> instruction: 0xff8ef7f9
    e6fc:	strtmi	r4, [r0], -sl, lsl #22
    e700:	ldrbtmi	r9, [fp], #-2305	; 0xfffff6ff
    e704:			; <UNDEFINED> instruction: 0xf840334c
    e708:			; <UNDEFINED> instruction: 0xf7fa3b0c
    e70c:	andcs	pc, r2, #1294336	; 0x13c000
    e710:	strtmi	r2, [r0], -r0, lsl #6
    e714:	movwcs	lr, #27076	; 0x69c4
    e718:	ldclt	0, cr11, [r0, #-8]
    e71c:			; <UNDEFINED> instruction: 0xf7f94620
    e720:			; <UNDEFINED> instruction: 0xf7f6ff8f
    e724:	svclt	0x0000e826
    e728:	andeq	ip, r1, lr, lsl #10
    e72c:			; <UNDEFINED> instruction: 0x4605b570
    e730:			; <UNDEFINED> instruction: 0xf7f9460e
    e734:	blmi	3ce500 <_ZdlPv@@Base+0x3bdafc>
    e738:	ldrbtmi	r2, [fp], #-40	; 0xffffffd8
    e73c:	eorvs	r3, fp, r8, lsl #6
    e740:	svc	0x00ecf7f5
    e744:			; <UNDEFINED> instruction: 0xf1001f03
    e748:	strcs	r0, [r0], #-548	; 0xfffffddc
    e74c:			; <UNDEFINED> instruction: 0xf8436168
    e750:	addsmi	r4, r3, #4, 30
    e754:	movwcs	sp, #4603	; 0x11fb
    e758:	andvs	r2, r6, sl, lsl #4
    e75c:	stmib	r5, {r3, r5, r9, sl, lr}^
    e760:	lfmlt	f3, 2, [r0, #-12]!
    e764:			; <UNDEFINED> instruction: 0xf7f94628
    e768:			; <UNDEFINED> instruction: 0xf7f6ff6b
    e76c:	svclt	0x0000e802
    e770:	ldrdeq	ip, [r1], -r6
    e774:			; <UNDEFINED> instruction: 0x4604b570
    e778:	ldrdcc	lr, [r3], -r0
    e77c:	stmdbvs	r6!, {r0, r2, r3, r9, sl, lr}^
    e780:	blle	55f194 <_ZdlPv@@Base+0x54e790>
    e784:			; <UNDEFINED> instruction: 0xf06f0043
    e788:	addsmi	r4, r3, #96, 4
    e78c:	svclt	0x00346123
    e790:			; <UNDEFINED> instruction: 0xf04f00c0
    e794:			; <UNDEFINED> instruction: 0xf7f530ff
    e798:	stmiavs	r2!, {r1, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
    e79c:	addseq	r4, r2, r1, lsr r6
    e7a0:			; <UNDEFINED> instruction: 0xf7f66160
    e7a4:			; <UNDEFINED> instruction: 0x4630e81c
    e7a8:	svc	0x00f8f7f5
    e7ac:	stmiavs	r3!, {r1, r2, r5, r6, r8, fp, sp, lr}^
    e7b0:	rscvs	r1, r2, sl, asr ip
    e7b4:	eorpl	pc, r3, r6, asr #16
    e7b8:	svclt	0x0000bd70
    e7bc:			; <UNDEFINED> instruction: 0x4604b510
    e7c0:			; <UNDEFINED> instruction: 0xf8f4f7fa
    e7c4:	movwcs	r2, #514	; 0x202
    e7c8:	rscvs	r4, r2, r0, lsr #12
    e7cc:	ldflts	f6, [r0, #-140]	; 0xffffff74
    e7d0:	ldrbmi	r6, [r0, -r1, asr #1]!
    e7d4:	ldrbmi	r6, [r0, -r1, lsl #2]!
    e7d8:	strmi	r6, [fp], -r2, asr #17
    e7dc:	bcs	bbda4 <_ZdlPv@@Base+0xab3a0>
    e7e0:	addlt	r4, r4, r3, lsl sp
    e7e4:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    e7e8:	ldmdbmi	r2, {r3, r4, fp, ip, lr, pc}
    e7ec:	cfstrspl	mvf4, [sl], {121}	; 0x79
    e7f0:	stmdbvs	r6!, {r0, r4, fp, lr}
    e7f4:	stmdapl	sp!, {r0, r4, r8, fp, lr}
    e7f8:			; <UNDEFINED> instruction: 0x96004479
    e7fc:			; <UNDEFINED> instruction: 0xf0026828
    e800:	stmdbmi	pc, {r0, r1, r2, r3, r6, r7, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    e804:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    e808:			; <UNDEFINED> instruction: 0xf9c6f7fa
    e80c:	stmdavs	r8!, {r0, r2, r3, r8, fp, lr}
    e810:	andlt	r4, r4, r9, ror r4
    e814:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    e818:	cdplt	0, 12, cr15, cr2, cr2, {0}
    e81c:	vrhadd.s8	d25, d0, d3
    e820:	stmdbmi	r9, {r0, r2, r4, r6, ip}
    e824:			; <UNDEFINED> instruction: 0xf0004479
    e828:	blls	10e344 <_ZdlPv@@Base+0xfd940>
    e82c:	ldrb	r2, [pc, r0, lsl #4]
    e830:	andeq	ip, r1, sl, lsr #12
    e834:	andeq	r8, r0, r0, lsl #25
    e838:	andeq	r0, r0, ip, asr r1
    e83c:	andeq	r8, r0, r4, asr ip
    e840:	andeq	r8, r0, r2, asr ip
    e844:	strdeq	r4, [r0], -r0
    e848:	andeq	r8, r0, ip, ror #21
    e84c:	andcc	r4, ip, r2, lsl #18
    e850:			; <UNDEFINED> instruction: 0xf7ff4479
    e854:	svclt	0x0000bfc1
    e858:	andeq	r5, r0, ip, lsl r3
    e85c:	bmi	6214c0 <_ZdlPv@@Base+0x610abc>
    e860:	ldmdbmi	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    e864:	mvnsmi	lr, sp, lsr #18
    e868:	ldmpl	pc, {r0, r2, r9, sl, lr}	; <UNPREDICTABLE>
    e86c:	mrcmi	4, 0, r4, cr6, cr9, {3}
    e870:	ldrbtmi	r6, [lr], #-2104	; 0xfffff7c8
    e874:	cdp2	0, 9, cr15, cr4, cr2, {0}
    e878:	ldrtmi	r6, [r1], -fp, ror #18
    e87c:			; <UNDEFINED> instruction: 0xf7ff6818
    e880:	stmiavs	fp!, {r0, r1, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    e884:	vldrle	d2, [r1, #-4]
    e888:	ldrdhi	pc, [r0], #-143	; 0xffffff71
    e88c:	ldrbtmi	r2, [r8], #1025	; 0x401
    e890:	ldmdavs	r8!, {r0, r6, r9, sl, lr}
    e894:	cdp2	0, 8, cr15, cr4, cr2, {0}
    e898:	ldrtmi	r6, [r1], -fp, ror #18
    e89c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    e8a0:			; <UNDEFINED> instruction: 0xf7ff3401
    e8a4:	stmiavs	fp!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    e8a8:	lfmle	f4, 2, [r1], #652	; 0x28c
    e8ac:	ldmdavs	r8!, {r3, r8, fp, lr}
    e8b0:	pop	{r0, r3, r4, r5, r6, sl, lr}
    e8b4:			; <UNDEFINED> instruction: 0xf00241f0
    e8b8:	svclt	0x0000be73
    e8bc:			; <UNDEFINED> instruction: 0x0001c5b0
    e8c0:	andeq	r0, r0, ip, asr r1
    e8c4:	strdeq	r8, [r0], -r4
    e8c8:	andeq	r5, r0, r2, lsl #7
    e8cc:	andeq	r7, r0, r2, ror #15
    e8d0:	andeq	r4, r0, r0, asr r8
    e8d4:	ldrlt	r4, [r0, #-2825]	; 0xfffff4f7
    e8d8:	movtcc	r4, #50299	; 0xc47b
    e8dc:			; <UNDEFINED> instruction: 0xf8404604
    e8e0:			; <UNDEFINED> instruction: 0xf7fa3b0c
    e8e4:			; <UNDEFINED> instruction: 0x4620f89d
    e8e8:	mcr2	7, 5, pc, cr10, cr9, {7}	; <UNPREDICTABLE>
    e8ec:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    e8f0:			; <UNDEFINED> instruction: 0xf7f94620
    e8f4:			; <UNDEFINED> instruction: 0xf7f5fea5
    e8f8:	svclt	0x0000ef3c
    e8fc:	andeq	ip, r1, r8, lsr r3
    e900:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    e904:	movtcc	r4, #50299	; 0xc47b
    e908:			; <UNDEFINED> instruction: 0xf8404604
    e90c:			; <UNDEFINED> instruction: 0xf7fa3b0c
    e910:	strtmi	pc, [r0], -r7, lsl #17
    e914:	mrc2	7, 4, pc, cr4, cr9, {7}
    e918:			; <UNDEFINED> instruction: 0xf0024620
    e91c:			; <UNDEFINED> instruction: 0x4620f873
    e920:			; <UNDEFINED> instruction: 0x4620bd10
    e924:	mcr2	7, 4, pc, cr12, cr9, {7}	; <UNPREDICTABLE>
    e928:			; <UNDEFINED> instruction: 0xf0024620
    e92c:			; <UNDEFINED> instruction: 0xf7f5f86b
    e930:	ldrb	lr, [r9, r0, lsr #30]!
    e934:	andeq	ip, r1, ip, lsl #6
    e938:	svclt	0x00004770
    e93c:			; <UNDEFINED> instruction: 0x4604b510
    e940:	stmdbvs	r0, {r1, r2, r8, r9, fp, lr}
    e944:	movwcc	r4, #33915	; 0x847b
    e948:	tstlt	r8, r3, lsr #32
    e94c:	svc	0x0026f7f5
    e950:			; <UNDEFINED> instruction: 0xf7fa4620
    e954:	strtmi	pc, [r0], -r9, lsr #17
    e958:	svclt	0x0000bd10
    e95c:	andeq	ip, r1, ip, ror #6
    e960:			; <UNDEFINED> instruction: 0x4604b510
    e964:			; <UNDEFINED> instruction: 0xffeaf7ff
    e968:			; <UNDEFINED> instruction: 0xf0024620
    e96c:	strtmi	pc, [r0], -fp, asr #16
    e970:			; <UNDEFINED> instruction: 0x4620bd10
    e974:			; <UNDEFINED> instruction: 0xf846f002
    e978:	mrc	7, 7, APSR_nzcv, cr10, cr5, {7}
    e97c:			; <UNDEFINED> instruction: 0x4604b538
    e980:	stmdavs	r3, {r6, r7, fp, sp, lr}
    e984:			; <UNDEFINED> instruction: 0x479868db
    e988:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, sp, lr}
    e98c:	ldrmi	r4, [r8], -r5, lsl #12
    e990:			; <UNDEFINED> instruction: 0x47986913
    e994:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    e998:			; <UNDEFINED> instruction: 0x4798695b
    e99c:	andcs	r4, r1, sp, lsr #18
    e9a0:			; <UNDEFINED> instruction: 0xf7f54479
    e9a4:	stmiavs	r0!, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    e9a8:	ldmibvs	fp, {r0, r1, fp, sp, lr}
    e9ac:	mulcs	sl, r8, r7
    e9b0:	mcr	7, 5, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
    e9b4:	stmdbmi	r8!, {r0, r1, r5, r6, r7, fp, sp, lr}
    e9b8:	ldmvs	sl, {r0, sp}
    e9bc:			; <UNDEFINED> instruction: 0xf7f54479
    e9c0:	stmiavs	r3!, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    e9c4:	andcs	r4, r1, r5, lsr #18
    e9c8:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    e9cc:	svc	0x0092f7f5
    e9d0:	stmdbmi	r3!, {r0, r1, r5, r6, r7, fp, sp, lr}
    e9d4:	ldmvs	sl, {r0, sp}
    e9d8:			; <UNDEFINED> instruction: 0xf7f54479
    e9dc:	stmiavs	r3!, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    e9e0:	andcs	r4, r1, r0, lsr #18
    e9e4:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    e9e8:	svc	0x0084f7f5
    e9ec:	ldmdbmi	lr, {r0, r1, r5, r6, r7, fp, sp, lr}
    e9f0:	ldmvs	sl, {r0, sp}
    e9f4:			; <UNDEFINED> instruction: 0xf7f54479
    e9f8:	ldmdbmi	ip, {r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    e9fc:	andcs	r6, r1, r2, lsr #18
    ea00:			; <UNDEFINED> instruction: 0xf7f54479
    ea04:	ldmdbmi	sl, {r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ea08:	andcs	r6, r1, r2, lsr #17
    ea0c:			; <UNDEFINED> instruction: 0xf7f54479
    ea10:	ldmdbmi	r8, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ea14:	andcs	r6, r1, r2, lsr #17
    ea18:			; <UNDEFINED> instruction: 0xf7f54479
    ea1c:	ldmdbmi	r6, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ea20:	andcs	r6, r1, r2, lsr #17
    ea24:			; <UNDEFINED> instruction: 0xf7f54479
    ea28:	ldmdbmi	r4, {r1, r2, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ea2c:	andcs	r6, r1, r2, lsr #17
    ea30:			; <UNDEFINED> instruction: 0xf7f54479
    ea34:	ldmdbmi	r2, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
    ea38:	andcs	r6, r1, r2, lsr #17
    ea3c:			; <UNDEFINED> instruction: 0xf7f54479
    ea40:	ldmdbmi	r0, {r1, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    ea44:	andcs	r6, r1, r2, lsr #17
    ea48:			; <UNDEFINED> instruction: 0xf7f54479
    ea4c:	qsaxmi	lr, r8, r4
    ea50:	svclt	0x0000bd38
    ea54:	andeq	r8, r0, ip, ror #21
    ea58:	ldrdeq	r8, [r0], -ip
    ea5c:	andeq	r8, r0, r2, ror #21
    ea60:	andeq	r8, r0, r8, ror #21
    ea64:	andeq	r8, r0, lr, ror #21
    ea68:	strdeq	r8, [r0], -r8	; <UNPREDICTABLE>
    ea6c:	andeq	r8, r0, r4, lsl #22
    ea70:	andeq	r8, r0, r0, lsl #22
    ea74:	andeq	r8, r0, r4, lsl #22
    ea78:	andeq	r8, r0, ip, lsl #22
    ea7c:	andeq	r8, r0, r4, lsl fp
    ea80:	andeq	r8, r0, ip, lsl fp
    ea84:	andeq	r8, r0, r8, lsr #22
    ea88:			; <UNDEFINED> instruction: 0x4604b538
    ea8c:	vstrmi	d4, [fp, #-40]	; 0xffffffd8
    ea90:	stmdbmi	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ea94:	ldmdbpl	sp, {r1, r8, fp, sp, lr}^
    ea98:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    ea9c:	stc2	0, cr15, [r0, #8]
    eaa0:	stmdavs	r3, {r5, r6, r7, fp, sp, lr}
    eaa4:			; <UNDEFINED> instruction: 0x4798681b
    eaa8:	stmdavs	r8!, {r1, r2, r8, fp, lr}
    eaac:	pop	{r0, r3, r4, r5, r6, sl, lr}
    eab0:			; <UNDEFINED> instruction: 0xf0024038
    eab4:	svclt	0x0000bd75
    eab8:	andeq	ip, r1, r0, lsl #7
    eabc:	andeq	r0, r0, ip, asr r1
    eac0:	strdeq	r8, [r0], -r0
    eac4:	andeq	r4, r0, r4, asr r6
    eac8:	bmi	2a16f4 <_ZdlPv@@Base+0x290cf0>
    eacc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    ead0:	tstlt	r3, fp, lsl r8
    ead4:	andle	r2, r6, r1, lsl #22
    ead8:	stmdbmi	r7, {r4, r5, r6, r8, r9, sl, lr}
    eadc:	andcs	r6, r1, r2, lsl #17
    eae0:			; <UNDEFINED> instruction: 0xf7f54479
    eae4:	stmdbmi	r5, {r0, r2, r8, r9, sl, fp, ip, sp, pc}
    eae8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    eaec:	svclt	0x0000f7f5
    eaf0:	andeq	ip, r1, r4, asr #6
    eaf4:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    eaf8:			; <UNDEFINED> instruction: 0x00008ab8
    eafc:			; <UNDEFINED> instruction: 0x00008aba
    eb00:	addlt	fp, r3, r0, lsr r5
    eb04:	andscs	r4, r4, r5, lsl #12
    eb08:			; <UNDEFINED> instruction: 0xf0019101
    eb0c:	stmdbls	r1, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    eb10:			; <UNDEFINED> instruction: 0xf7f94604
    eb14:	blmi	1ce9e8 <_ZdlPv@@Base+0x1bdfe4>
    eb18:			; <UNDEFINED> instruction: 0x61254620
    eb1c:	movwcc	r4, #33915	; 0x847b
    eb20:	andlt	r6, r3, r3, lsr #32
    eb24:			; <UNDEFINED> instruction: 0x4620bd30
    eb28:			; <UNDEFINED> instruction: 0xff6cf001
    eb2c:	mcr	7, 1, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
    eb30:	muleq	r1, r4, r1
    eb34:			; <UNDEFINED> instruction: 0x460db538
    eb38:			; <UNDEFINED> instruction: 0x46044611
    eb3c:			; <UNDEFINED> instruction: 0xff9ef7f9
    eb40:	strtmi	r4, [r0], -r3, lsl #22
    eb44:	ldrbtmi	r6, [fp], #-293	; 0xfffffedb
    eb48:	eorvs	r3, r3, r8, lsl #6
    eb4c:	svclt	0x0000bd38
    eb50:	andeq	ip, r1, sl, ror #2
    eb54:	svcmi	0x00f0e92d
    eb58:	lfmmi	f7, 3, [ip, #692]	; 0x2b4
    eb5c:	stmibmi	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    eb60:			; <UNDEFINED> instruction: 0xf8dfa809
    eb64:	andcs	r1, r0, #236, 18	; 0x3b0000
    eb68:			; <UNDEFINED> instruction: 0xf8df447c
    eb6c:	andls	r3, r1, r8, ror #19
    eb70:	ldrbtmi	sl, [fp], #-3437	; 0xfffff293
    eb74:	stmdapl	r1!, {r1, r9, ip, pc}^
    eb78:			; <UNDEFINED> instruction: 0xf8df27c8
    eb7c:	ssatmi	r9, #27, ip, asr #19
    eb80:			; <UNDEFINED> instruction: 0xf8cd6809
    eb84:			; <UNDEFINED> instruction: 0xf04f14d4
    eb88:			; <UNDEFINED> instruction: 0xf06f0100
    eb8c:	andsvs	r0, sl, r1, lsl #2
    eb90:	ldrshvs	r4, [r9], #-73	; 0xffffffb7
    eb94:			; <UNDEFINED> instruction: 0xf8df4606
    eb98:	strmi	r3, [r4], -r4, asr #19
    eb9c:	ssatmi	r4, #9, r7, lsl #12
    eba0:	movwls	r4, #25723	; 0x647b
    eba4:	ldmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    eba8:	ldrbtmi	r8, [fp], #-2
    ebac:			; <UNDEFINED> instruction: 0xf8df9300
    ebb0:	ldrbtmi	r3, [fp], #-2484	; 0xfffff64c
    ebb4:			; <UNDEFINED> instruction: 0xf8df9304
    ebb8:	ldrbtmi	r3, [fp], #-2480	; 0xfffff650
    ebbc:	blls	337d8 <_ZdlPv@@Base+0x22dd4>
    ebc0:	andslt	pc, r7, r3, lsr r9	; <UNPREDICTABLE>
    ebc4:	svceq	0x004cf11b
    ebc8:			; <UNDEFINED> instruction: 0xf000465b
    ebcc:			; <UNDEFINED> instruction: 0xf8df8096
    ebd0:	ldrbtmi	r2, [sl], #-2460	; 0xfffff664
    ebd4:	stcne	8, cr6, [r1], {80}	; 0x50
    ebd8:	cmphi	r8, r0	; <UNPREDICTABLE>
    ebdc:	vsub.i8	d18, d0, d0
    ebe0:			; <UNDEFINED> instruction: 0xf5b08122
    ebe4:	svclt	0x00a47f9e
    ebe8:	movweq	pc, #8459	; 0x210b	; <UNPREDICTABLE>
    ebec:	ble	1d73fc <_ZdlPv@@Base+0x1c69f8>
    ebf0:	ldmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ebf4:	ldrmi	r4, [r8], #-1147	; 0xfffffb85
    ebf8:			; <UNDEFINED> instruction: 0x211cf890
    ebfc:	movweq	lr, #11019	; 0x2b0b
    ec00:	svcvc	0x00bef5b3
    ec04:			; <UNDEFINED> instruction: 0xf8dfd279
    ec08:	ldrbtmi	r1, [r9], #-2412	; 0xfffff694
    ec0c:	subeq	lr, r3, r1, lsl #22
    ec10:	subseq	pc, r8, #176, 18	; 0x2c0000
    ec14:			; <UNDEFINED> instruction: 0xd1704290
    ec18:			; <UNDEFINED> instruction: 0xf893440b
    ec1c:	svccs	0x00007550
    ec20:	tsthi	r8, r0, asr #32	; <UNPREDICTABLE>
    ec24:	strtmi	r6, [fp], pc, ror #16
    ec28:			; <UNDEFINED> instruction: 0x371af991
    ec2c:	cmpeq	r1, pc, rrx	; <UNPREDICTABLE>
    ec30:			; <UNDEFINED> instruction: 0x2000f9b4
    ec34:	streq	pc, [r4, #-267]	; 0xfffffef5
    ec38:	andvc	pc, r4, fp, asr #17
    ec3c:			; <UNDEFINED> instruction: 0xf5b34413
    ec40:	andle	r7, r9, #760	; 0x2f8
    ec44:	ldmdbeq	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ec48:	bl	1fe30 <_ZdlPv@@Base+0xf42c>
    ec4c:			; <UNDEFINED> instruction: 0xf9b70743
    ec50:	addsmi	r7, r7, #88, 4	; 0x80000005
    ec54:	teqhi	r0, r0	; <UNPREDICTABLE>
    ec58:	bl	f5870 <_ZdlPv@@Base+0xe4e6c>
    ec5c:			; <UNDEFINED> instruction: 0xf9b30341
    ec60:	ldrmi	r2, [r7], -r8, lsl #16
    ec64:	movwmi	pc, #266	; 0x10a	; <UNPREDICTABLE>
    ec68:	blcc	6edf8 <_ZdlPv@@Base+0x5e3f4>
    ec6c:	subseq	r3, fp, r2, lsl #8
    ec70:	addsmi	r1, r4, #15859712	; 0xf20000
    ec74:	blne	fe943968 <_ZdlPv@@Base+0xfe932f64>
    ec78:	andvc	pc, pc, #536870916	; 0x20000004
    ec7c:	b	13e02cc <_ZdlPv@@Base+0x13cf8c8>
    ec80:			; <UNDEFINED> instruction: 0xf1050564
    ec84:	vrshl.s8	d0, d1, d0
    ec88:	movwcc	r8, #9248	; 0x2420
    ec8c:	bvc	44b59c <_ZdlPv@@Base+0x43ab98>
    ec90:			; <UNDEFINED> instruction: 0xf04f459a
    ec94:	svclt	0x00280006
    ec98:	blx	2070a <_ZdlPv@@Base+0xfd06>
    ec9c:	andcc	pc, r3, sl
    eca0:	stc	7, cr15, [r2, #980]!	; 0x3d4
    eca4:			; <UNDEFINED> instruction: 0xf0002800
    eca8:	bl	2fcf0 <_ZdlPv@@Base+0x1f2ec>
    ecac:	adceq	r0, sp, sl, asr #22
    ecb0:	ldrtmi	r1, [r1], -r2, lsr #25
    ecb4:			; <UNDEFINED> instruction: 0xf7f59003
    ecb8:			; <UNDEFINED> instruction: 0x4641ed92
    ecbc:	ldrbmi	r4, [r8], -sl, lsr #12
    ecc0:	stmdaeq	sl, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    ecc4:	stc	7, cr15, [sl, #980]	; 0x3d4
    ecc8:	addsmi	r9, lr, #1024	; 0x400
    eccc:	andle	r9, r3, r3, lsl #22
    ecd0:			; <UNDEFINED> instruction: 0xf7f54630
    ecd4:	blls	10a094 <_ZdlPv@@Base+0xf9690>
    ecd8:	stmdaeq	r2, {r3, r5, r7, r8, ip, sp, lr, pc}
    ecdc:	ldrmi	r4, [r8], #1052	; 0x41c
    ece0:	strbmi	r3, [r4, #-3332]	; 0xfffff2fc
    ece4:			; <UNDEFINED> instruction: 0xf080445d
    ece8:			; <UNDEFINED> instruction: 0x46d883f7
    ecec:	svccs	0x0048461e
    ecf0:	svcge	0x0065f47f
    ecf4:	strcs	r4, [r0, #-1588]	; 0xfffff9cc
    ecf8:			; <UNDEFINED> instruction: 0xf8dfe0b1
    ecfc:	ldrbtmi	r3, [fp], #-2176	; 0xfffff780
    ed00:			; <UNDEFINED> instruction: 0xf897441f
    ed04:	bcs	1883c <_ZdlPv@@Base+0x7e38>
    ed08:	blls	c31e8 <_ZdlPv@@Base+0xb27e4>
    ed0c:			; <UNDEFINED> instruction: 0xf0002b00
    ed10:	blls	af030 <_ZdlPv@@Base+0x9e62c>
    ed14:	tstle	r8, r3, lsl #22
    ed18:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ed1c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ed20:	vpmax.u8	d2, d0, d0
    ed24:			; <UNDEFINED> instruction: 0xf0008096
    ed28:	bls	16fc98 <_ZdlPv@@Base+0x15f294>
    ed2c:	adcsmi	lr, r4, #7
    ed30:	addshi	pc, r4, r0
    ed34:	vstrcc.16	s30, [r2, #-104]	; 0xffffff98	; <UNPREDICTABLE>
    ed38:			; <UNDEFINED> instruction: 0xf9393d04
    ed3c:			; <UNDEFINED> instruction: 0xf11bb013
    ed40:	rscsle	r0, r4, ip, asr #30
    ed44:	bleq	8b178 <_ZdlPv@@Base+0x7a774>
    ed48:	svcvc	0x00bef5bb
    ed4c:	bl	c3910 <_ZdlPv@@Base+0xb2f0c>
    ed50:			; <UNDEFINED> instruction: 0xf9b3034b
    ed54:	blcs	5b6bc <_ZdlPv@@Base+0x4acb8>
    ed58:	ldrmi	sp, [r3], #489	; 0x1e9
    ed5c:	ldrbvc	pc, [r0, #-2203]	; 0xfffff765	; <UNPREDICTABLE>
    ed60:	rscle	r2, r4, r0, lsl #30
    ed64:	ldmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ed68:	eorslt	r2, sl, #-1073741824	; 0xc0000000
    ed6c:	ldrbtmi	r9, [fp], #-258	; 0xfffffefe
    ed70:	ldmvs	fp, {r2, r8, sl, ip, sp}
    ed74:	ldrb	r6, [r5, -fp, lsr #32]!
    ed78:	mrcne	4, 6, r4, cr1, cr3, {0}
    ed7c:			; <UNDEFINED> instruction: 0x0770f893
    ed80:	movweq	pc, #4544	; 0x11c0	; <UNPREDICTABLE>
    ed84:	eorvc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    ed88:	blcs	12205bc <_ZdlPv@@Base+0x120fbb8>
    ed8c:			; <UNDEFINED> instruction: 0x83baf200
    ed90:			; <UNDEFINED> instruction: 0xf013e8df
    ed94:			; <UNDEFINED> instruction: 0x032f0340
    ed98:	cmpeq	r0, #1677721601	; 0x64000001
    ed9c:	adceq	r0, lr, #-1207959551	; 0xb8000001
    eda0:	addeq	r0, r2, #1342177288	; 0x50000008
    eda4:	rsbeq	r0, r5, #116, 4	; 0x40000007
    eda8:	cmneq	sl, #134217730	; 0x8000002
    edac:	movweq	r0, #13200	; 0x3390
    edb0:	tsteq	lr, r4, ror #2
    edb4:	teqeq	sp, r0, lsl #2
    edb8:			; <UNDEFINED> instruction: 0x0120012f
    edbc:	orreq	r0, sl, r6, lsl r1
    edc0:	rsceq	r0, r9, #128, 2
    edc4:	adceq	r0, r7, #252, 4	; 0xc000000f
    edc8:	addseq	r0, r8, #160, 4
    edcc:	addeq	r0, sp, #171	; 0xab
    edd0:	adceq	r0, fp, ip, lsr #4
    edd4:	cmpeq	r5, r1, asr r1
    edd8:	adcseq	r0, r9, #196, 4	; 0x4000000c
    eddc:	cmpeq	r9, pc, lsl #6
    ede0:			; <UNDEFINED> instruction: 0x01b101bd
    ede4:	mvneq	r0, sp, lsl #4
    ede8:			; <UNDEFINED> instruction: 0x019701ff
    edec:	sbcseq	r0, r0, #-268435443	; 0xf000000d
    edf0:	rscseq	r0, r1, #-671088640	; 0xd8000000
    edf4:	tsteq	sl, #-1811939328	; 0x94000000
    edf8:	subseq	r0, r1, #-1879048187	; 0x90000005
    edfc:	ldrsheq	r0, [r9], #4
    ee00:	adcseq	r0, pc, ip, asr #1
    ee04:	andseq	r0, fp, #183	; 0xb7
    ee08:			; <UNDEFINED> instruction: 0x01a40237
    ee0c:	ldrdeq	r0, [r9, #22]
    ee10:	mvnseq	r0, pc, lsr #4
    ee14:			; <UNDEFINED> instruction: 0x017d009f
    ee18:	addseq	r0, pc, r9, lsr #4
    ee1c:	umullseq	r0, r7, r7, r0
    ee20:			; <UNDEFINED> instruction: 0x01700290
    ee24:			; <UNDEFINED> instruction: 0xf8df0245
    ee28:	andcs	r1, r0, r0, ror #14
    ee2c:	ldrbtmi	r4, [r9], #-1538	; 0xfffff9fe
    ee30:	strbt	r6, [r5], r8, asr #32
    ee34:	tstlt	fp, r2, lsl #22
    ee38:	movwls	r3, #11009	; 0x2b01
    ee3c:			; <UNDEFINED> instruction: 0x174cf8df
    ee40:	andeq	pc, r1, pc, rrx
    ee44:	strcc	fp, [r4, #-570]	; 0xfffffdc6
    ee48:	stmvs	fp, {r0, r3, r4, r5, r6, sl, lr}
    ee4c:	eorvs	r6, fp, r8, asr #32
    ee50:			; <UNDEFINED> instruction: 0xf06fe708
    ee54:	subsvs	r0, sl, r1, lsl #4
    ee58:	ldrb	r9, [r0, -r5, lsl #20]!
    ee5c:	blls	58268 <_ZdlPv@@Base+0x47864>
    ee60:	mulle	r2, ip, r2
    ee64:			; <UNDEFINED> instruction: 0xf7f54620
    ee68:			; <UNDEFINED> instruction: 0xf8dfec24
    ee6c:			; <UNDEFINED> instruction: 0xf8df2724
    ee70:	ldrbtmi	r3, [sl], #-1760	; 0xfffff920
    ee74:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ee78:	ldrbcc	pc, [r4], #2269	; 0x8dd	; <UNPREDICTABLE>
    ee7c:			; <UNDEFINED> instruction: 0xf040405a
    ee80:			; <UNDEFINED> instruction: 0x46288339
    ee84:	lfmmi	f7, 3, [ip, #52]	; 0x34
    ee88:	svchi	0x00f0e8bd
    ee8c:			; <UNDEFINED> instruction: 0xf8cd9207
    ee90:			; <UNDEFINED> instruction: 0xf7f8b00c
    ee94:	bls	20ec30 <_ZdlPv@@Base+0x1fe22c>
    ee98:	subsvs	r9, r0, r3, lsl #22
    ee9c:			; <UNDEFINED> instruction: 0xf8dfe69e
    eea0:			; <UNDEFINED> instruction: 0xf8df26f4
    eea4:	ldrbtmi	r0, [sl], #-1780	; 0xfffff90c
    eea8:	ldmdavs	r3, {r3, r4, r5, r6, sl, lr}
    eeac:	andsvs	r3, r3, r1, lsl #6
    eeb0:			; <UNDEFINED> instruction: 0xffd0f7f8
    eeb4:	strb	r9, [r2, -r5, lsl #20]
    eeb8:			; <UNDEFINED> instruction: 0xf8934403
    eebc:	eorslt	r7, sl, #80, 10	; 0x14000000
    eec0:	ssatmi	lr, #12, r0, asr #13
    eec4:			; <UNDEFINED> instruction: 0xf85b3c02
    eec8:	tstcs	r0, r4, lsl #18
    eecc:	mvnscc	pc, #79	; 0x4f
    eed0:	strtmi	lr, [fp], lr, lsr #13
    eed4:			; <UNDEFINED> instruction: 0xf85b2102
    eed8:			; <UNDEFINED> instruction: 0x3c040908
    eedc:			; <UNDEFINED> instruction: 0xf7ff4607
    eee0:	tstcs	pc, r7, ror ip	; <UNPREDICTABLE>
    eee4:	movweq	pc, #12399	; 0x306f	; <UNPREDICTABLE>
    eee8:	strtmi	lr, [fp], r2, lsr #13
    eeec:			; <UNDEFINED> instruction: 0xf85b2102
    eef0:			; <UNDEFINED> instruction: 0x3c047908
    eef4:	andeq	pc, ip, r7, lsl #2
    eef8:	stc2l	7, cr15, [sl], #-1020	; 0xfffffc04
    eefc:			; <UNDEFINED> instruction: 0x232e2108
    ef00:			; <UNDEFINED> instruction: 0xf855e696
    ef04:	stccc	12, cr7, [r6], {4}
    ef08:	bleq	34b5a4 <_ZdlPv@@Base+0x33aba0>
    ef0c:	movwcs	r2, #53515	; 0xd10b
    ef10:			; <UNDEFINED> instruction: 0xf855e68e
    ef14:	strtmi	r7, [fp], r8, lsl #24
    ef18:	stmdbne	ip, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    ef1c:			; <UNDEFINED> instruction: 0xf1073c06
    ef20:			; <UNDEFINED> instruction: 0xf7f9000c
    ef24:	tstcs	sl, r9, asr sp	; <UNPREDICTABLE>
    ef28:	str	r2, [r1], r9, lsl #6
    ef2c:			; <UNDEFINED> instruction: 0xf0012020
    ef30:	stmdavs	r9!, {r0, r2, r6, r8, sl, fp, ip, sp, lr, pc}
    ef34:			; <UNDEFINED> instruction: 0xf7ff4607
    ef38:			; <UNDEFINED> instruction: 0xf1a5fbdb
    ef3c:			; <UNDEFINED> instruction: 0x3c020b04
    ef40:	movwcs	r2, #37130	; 0x910a
    ef44:			; <UNDEFINED> instruction: 0xf8d5e674
    ef48:	bge	23af50 <_ZdlPv@@Base+0x22a54c>
    ef4c:			; <UNDEFINED> instruction: 0x164cf8df
    ef50:	ldrbtmi	r9, [r9], #-515	; 0xfffffdfd
    ef54:			; <UNDEFINED> instruction: 0xf7f54658
    ef58:	bls	10a178 <_ZdlPv@@Base+0xf9774>
    ef5c:	svclt	0x00082801
    ef60:			; <UNDEFINED> instruction: 0xf1bb6817
    ef64:	andle	r0, r2, r0, lsl #30
    ef68:			; <UNDEFINED> instruction: 0xf7f54658
    ef6c:			; <UNDEFINED> instruction: 0xf1a5ec18
    ef70:			; <UNDEFINED> instruction: 0x3c020b04
    ef74:			; <UNDEFINED> instruction: 0xf06f2109
    ef78:	ldrb	r0, [r9], -r6, lsl #6
    ef7c:			; <UNDEFINED> instruction: 0xf1a56829
    ef80:			; <UNDEFINED> instruction: 0xf8550b0c
    ef84:	stccc	12, cr0, [r6], {4}
    ef88:	ldc2	7, cr15, [sl, #1020]!	; 0x3fc
    ef8c:			; <UNDEFINED> instruction: 0x232e2108
    ef90:	strb	r4, [sp], -r7, lsl #12
    ef94:	stmdavs	sl!, {r8, sp}
    ef98:	stceq	8, cr15, [r8], {85}	; 0x55
    ef9c:	bleq	34b638 <_ZdlPv@@Base+0x33ac34>
    efa0:	ldc2	7, cr15, [r0], {252}	; 0xfc
    efa4:	tstcs	r6, r6, lsl #24
    efa8:	movteq	pc, #8303	; 0x206f	; <UNPREDICTABLE>
    efac:	ldrt	r4, [pc], -r7, lsl #12
    efb0:	stccc	6, cr4, [r2], {171}	; 0xab
    efb4:	stmdbvc	r4, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    efb8:			; <UNDEFINED> instruction: 0xf06f2106
    efbc:	ldrt	r0, [r7], -r2, asr #6
    efc0:	stccc	6, cr4, [r2], {171}	; 0xab
    efc4:	stmdbeq	r4, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    efc8:	ldc2	7, cr15, [r2, #1004]!	; 0x3ec
    efcc:			; <UNDEFINED> instruction: 0x232e2108
    efd0:	strt	r4, [sp], -r7, lsl #12
    efd4:	stcne	8, cr15, [r8], {85}	; 0x55
    efd8:	bleq	54b674 <_ZdlPv@@Base+0x53ac70>
    efdc:	stccc	8, cr6, [sl], {42}	; 0x2a
    efe0:	ldceq	8, cr15, [r0], {85}	; 0x55
    efe4:	stc2l	7, cr15, [lr], #-1008	; 0xfffffc10
    efe8:			; <UNDEFINED> instruction: 0xf06f2107
    efec:	strmi	r0, [r7], -ip, lsl #6
    eff0:	stmdavs	r9!, {r1, r2, r3, r4, r9, sl, sp, lr, pc}
    eff4:			; <UNDEFINED> instruction: 0xf8552200
    eff8:			; <UNDEFINED> instruction: 0xf1a50c08
    effc:			; <UNDEFINED> instruction: 0xf7fc0b0c
    f000:	stccc	12, cr15, [r6], {97}	; 0x61
    f004:			; <UNDEFINED> instruction: 0xf06f2107
    f008:	strmi	r0, [r7], -ip, lsl #6
    f00c:	ssatmi	lr, #12, r0, lsl #12
    f010:			; <UNDEFINED> instruction: 0xf85b3c02
    f014:	tstcs	r7, r4, lsl #18
    f018:	movweq	pc, #49263	; 0xc06f	; <UNPREDICTABLE>
    f01c:	ldmdb	r5, {r3, r9, sl, sp, lr, pc}^
    f020:			; <UNDEFINED> instruction: 0xf1a50103
    f024:	stmdavs	sl!, {r2, r4, r8, r9, fp}
    f028:			; <UNDEFINED> instruction: 0xf7fe3c0a
    f02c:	tstcs	r8, r7, asr ip	; <UNPREDICTABLE>
    f030:	strmi	r2, [r7], -lr, lsr #6
    f034:			; <UNDEFINED> instruction: 0xf855e5fc
    f038:	stccc	12, cr7, [r8], {4}
    f03c:	bleq	44b6d8 <_ZdlPv@@Base+0x43acd4>
    f040:			; <UNDEFINED> instruction: 0x232e2108
    f044:			; <UNDEFINED> instruction: 0xf855e5f4
    f048:			; <UNDEFINED> instruction: 0xf1a50c04
    f04c:			; <UNDEFINED> instruction: 0xf7fb0b08
    f050:	stccc	13, cr15, [r4], {91}	; 0x5b
    f054:			; <UNDEFINED> instruction: 0x232e2108
    f058:	strb	r4, [r9, #1543]!	; 0x607
    f05c:			; <UNDEFINED> instruction: 0xf1a56829
    f060:			; <UNDEFINED> instruction: 0xf8550b0c
    f064:	stccc	12, cr0, [r6], {8}
    f068:			; <UNDEFINED> instruction: 0xffaaf7fa
    f06c:	movwcs	r2, #4357	; 0x1105
    f070:	ldrb	r4, [sp, #1543]	; 0x607
    f074:	streq	pc, [r8, #-2271]!	; 0xfffff721
    f078:	bleq	14b714 <_ZdlPv@@Base+0x13ad10>
    f07c:	ldrbtmi	r3, [r8], #-3074	; 0xfffff3fe
    f080:	blx	16cb090 <_ZdlPv@@Base+0x16ba68c>
    f084:			; <UNDEFINED> instruction: 0xf06f2111
    f088:			; <UNDEFINED> instruction: 0x4607031c
    f08c:	ssatmi	lr, #12, r0, asr #11
    f090:	str	r2, [r0, -r0, lsl #2]!
    f094:	stccc	6, cr4, [r4], {171}	; 0xab
    f098:	stmdbeq	r8, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f09c:	stc2l	7, cr15, [r8, #-1004]	; 0xfffffc14
    f0a0:			; <UNDEFINED> instruction: 0x232e2108
    f0a4:	strb	r4, [r3, #1543]	; 0x607
    f0a8:			; <UNDEFINED> instruction: 0xf0012010
    f0ac:	stmdavs	r9!, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    f0b0:			; <UNDEFINED> instruction: 0xf7f94607
    f0b4:			; <UNDEFINED> instruction: 0xf1a5fd21
    f0b8:			; <UNDEFINED> instruction: 0x3c020b04
    f0bc:			; <UNDEFINED> instruction: 0x232e2108
    f0c0:			; <UNDEFINED> instruction: 0x2010e5b6
    f0c4:	ldc2l	0, cr15, [sl], #-4
    f0c8:	strmi	r6, [r7], -r9, lsr #16
    f0cc:			; <UNDEFINED> instruction: 0xff68f7fd
    f0d0:	bleq	24b76c <_ZdlPv@@Base+0x23ad68>
    f0d4:	tstcs	r8, r4, lsl #24
    f0d8:	str	r2, [r9, #814]!	; 0x32e
    f0dc:	stceq	8, cr15, [r4], {85}	; 0x55
    f0e0:			; <UNDEFINED> instruction: 0xf85b46ab
    f0e4:			; <UNDEFINED> instruction: 0x3c041908
    f0e8:			; <UNDEFINED> instruction: 0xf7ff4607
    f0ec:	tstcs	ip, r3, asr #22	; <UNPREDICTABLE>
    f0f0:	movteq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    f0f4:	stmdavs	r9!, {r2, r3, r4, r7, r8, sl, sp, lr, pc}
    f0f8:	bleq	34b794 <_ZdlPv@@Base+0x33ad90>
    f0fc:	stceq	8, cr15, [r8], {85}	; 0x55
    f100:			; <UNDEFINED> instruction: 0xf7fd3c06
    f104:	smlatbcs	r8, r5, lr, pc	; <UNPREDICTABLE>
    f108:	strmi	r2, [r7], -lr, lsr #6
    f10c:	stmdavs	r9!, {r4, r7, r8, sl, sp, lr, pc}
    f110:	bleq	34b7ac <_ZdlPv@@Base+0x33ada8>
    f114:	stceq	8, cr15, [r8], {85}	; 0x55
    f118:			; <UNDEFINED> instruction: 0xf7fd3c06
    f11c:	tstcs	r8, r9, lsl lr	; <UNPREDICTABLE>
    f120:	strmi	r2, [r7], -lr, lsr #6
    f124:			; <UNDEFINED> instruction: 0xf855e584
    f128:	strtmi	r0, [fp], r8, lsl #24
    f12c:	stmdbne	ip, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f130:	strmi	r3, [r7], -r6, lsl #24
    f134:	mrrc2	7, 15, pc, r0, cr9	; <UNPREDICTABLE>
    f138:			; <UNDEFINED> instruction: 0xf06f210d
    f13c:	ldrb	r0, [r7, #-814]!	; 0xfffffcd2
    f140:			; <UNDEFINED> instruction: 0xf0012014
    f144:	stmdavs	r9!, {r0, r1, r3, r4, r5, sl, fp, ip, sp, lr, pc}
    f148:			; <UNDEFINED> instruction: 0xf7ff4607
    f14c:			; <UNDEFINED> instruction: 0xf1a5fb37
    f150:			; <UNDEFINED> instruction: 0x3c020b04
    f154:			; <UNDEFINED> instruction: 0xf06f210d
    f158:	strb	r0, [r9, #-814]!	; 0xfffffcd2
    f15c:			; <UNDEFINED> instruction: 0xf95ef7f9
    f160:			; <UNDEFINED> instruction: 0xf9eaf002
    f164:	andscs	r9, r4, r3
    f168:	stc2	0, cr15, [r8], #-4
    f16c:	stmdavs	sl!, {r0, r1, r8, fp, ip, pc}
    f170:			; <UNDEFINED> instruction: 0xf7fd4607
    f174:	str	pc, [fp, r5, lsl #30]!
    f178:	stceq	8, cr15, [r4], {85}	; 0x55
    f17c:	bleq	44b818 <_ZdlPv@@Base+0x43ae14>
    f180:	stcne	8, cr15, [ip], {85}	; 0x55
    f184:	strmi	r3, [r7], -r8, lsl #24
    f188:	blx	94d18e <_ZdlPv@@Base+0x93c78a>
    f18c:	tstcs	r6, #-2147483645	; 0x80000003
    f190:			; <UNDEFINED> instruction: 0xf7f9e54e
    f194:			; <UNDEFINED> instruction: 0xf002f92b
    f198:	andls	pc, r3, pc, asr #19
    f19c:			; <UNDEFINED> instruction: 0xf0012014
    f1a0:	stmdbls	r3, {r0, r2, r3, sl, fp, ip, sp, lr, pc}
    f1a4:	strmi	r6, [r7], -sl, lsr #16
    f1a8:	mcr2	7, 7, pc, cr10, cr13, {7}	; <UNPREDICTABLE>
    f1ac:			; <UNDEFINED> instruction: 0xf7f9e790
    f1b0:			; <UNDEFINED> instruction: 0xf002f929
    f1b4:	andls	pc, r3, r1, asr #19
    f1b8:			; <UNDEFINED> instruction: 0xf0012014
    f1bc:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    f1c0:	strmi	r6, [r7], -sl, lsr #16
    f1c4:	mrc2	7, 6, pc, cr12, cr13, {7}
    f1c8:			; <UNDEFINED> instruction: 0xf855e782
    f1cc:			; <UNDEFINED> instruction: 0xf1a57c04
    f1d0:			; <UNDEFINED> instruction: 0xf8550b10
    f1d4:	stccc	12, cr1, [r8], {12}
    f1d8:	andeq	pc, ip, r7, lsl #2
    f1dc:	blx	ffecd1e0 <_ZdlPv@@Base+0xffebc7dc>
    f1e0:	movwcs	r2, #53515	; 0xd10b
    f1e4:	strtmi	lr, [fp], r4, lsr #10
    f1e8:	ldrbt	r2, [r4], -r1, lsl #2
    f1ec:	smlatbcs	r1, fp, r6, r4
    f1f0:			; <UNDEFINED> instruction: 0xf855e67d
    f1f4:	stccc	12, cr7, [r6], {4}
    f1f8:	bleq	34b894 <_ZdlPv@@Base+0x33ae90>
    f1fc:	tstcs	r6, #-2147483645	; 0x80000003
    f200:	andscs	lr, r8, r6, lsl r5
    f204:	blx	ff6cb212 <_ZdlPv@@Base+0xff6ba80e>
    f208:	strmi	r6, [r7], -r9, lsr #16
    f20c:	blx	fe3cd210 <_ZdlPv@@Base+0xfe3bc80c>
    f210:	bleq	14b8ac <_ZdlPv@@Base+0x13aea8>
    f214:	tstcs	ip, r2, lsl #24
    f218:	movteq	pc, #45167	; 0xb06f	; <UNPREDICTABLE>
    f21c:	stmiami	r1!, {r3, r8, sl, sp, lr, pc}^
    f220:	bleq	14b8bc <_ZdlPv@@Base+0x13aeb8>
    f224:	ldrbtmi	r3, [r8], #-3074	; 0xfffff3fe
    f228:			; <UNDEFINED> instruction: 0xf986f002
    f22c:			; <UNDEFINED> instruction: 0xf06f2111
    f230:			; <UNDEFINED> instruction: 0x4607031c
    f234:			; <UNDEFINED> instruction: 0x2010e4fc
    f238:	blx	ff04b246 <_ZdlPv@@Base+0xff03a842>
    f23c:	strmi	r6, [r7], -r9, lsr #16
    f240:	mcr2	7, 7, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
    f244:	stmdavs	r8!, {r2, r6, r8, r9, sl, sp, lr, pc}
    f248:	bleq	34b8e4 <_ZdlPv@@Base+0x33aee0>
    f24c:	stcne	8, cr15, [r4], {85}	; 0x55
    f250:	strmi	r3, [r7], -r6, lsl #24
    f254:	blx	fe94d24a <_ZdlPv@@Base+0xfe93c846>
    f258:			; <UNDEFINED> instruction: 0x232e2108
    f25c:	stmdavs	sl!, {r3, r5, r6, r7, sl, sp, lr, pc}
    f260:	bleq	54b8fc <_ZdlPv@@Base+0x53aef8>
    f264:	stcne	8, cr15, [r8], {85}	; 0x55
    f268:	ldceq	8, cr15, [r0], {85}	; 0x55
    f26c:			; <UNDEFINED> instruction: 0xffecf7f9
    f270:	tstcs	r4, sl, lsl #24
    f274:	movteq	pc, #41071	; 0xa06f	; <UNPREDICTABLE>
    f278:	ldrb	r4, [r9], #1543	; 0x607
    f27c:	andcs	r6, r0, #2686976	; 0x290000
    f280:	stceq	8, cr15, [r8], {85}	; 0x55
    f284:	bleq	34b920 <_ZdlPv@@Base+0x33af1c>
    f288:			; <UNDEFINED> instruction: 0xffdef7f9
    f28c:	tstcs	r4, r6, lsl #24
    f290:	movteq	pc, #41071	; 0xa06f	; <UNPREDICTABLE>
    f294:	strb	r4, [fp], #1543	; 0x607
    f298:	tstcs	r0, sl, lsr #16
    f29c:			; <UNDEFINED> instruction: 0x46abe7f0
    f2a0:			; <UNDEFINED> instruction: 0xf85b3c02
    f2a4:	tstcs	r4, r4, lsl #18
    f2a8:	movteq	pc, #41071	; 0xa06f	; <UNPREDICTABLE>
    f2ac:	strtmi	lr, [fp], r0, asr #9
    f2b0:	ldr	r2, [ip], -r0, lsl #2
    f2b4:	stccc	6, cr4, [r2], {171}	; 0xab
    f2b8:	stmdbvc	r4, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f2bc:			; <UNDEFINED> instruction: 0xf06f2111
    f2c0:	ldrt	r0, [r5], #796	; 0x31c
    f2c4:	stcvc	8, cr15, [r4], {85}	; 0x55
    f2c8:			; <UNDEFINED> instruction: 0xf1a53c06
    f2cc:	tstcs	r8, ip, lsl #22
    f2d0:	strt	r2, [sp], #814	; 0x32e
    f2d4:			; <UNDEFINED> instruction: 0xf0012010
    f2d8:			; <UNDEFINED> instruction: 0x4607fb71
    f2dc:	stc2	7, cr15, [r0], #-996	; 0xfffffc1c
    f2e0:	andcs	lr, ip, r9, ror #13
    f2e4:	blx	1acb2f2 <_ZdlPv@@Base+0x1aba8ee>
    f2e8:			; <UNDEFINED> instruction: 0xf7f94607
    f2ec:	strbt	pc, [r2], sp, lsr #24	; <UNPREDICTABLE>
    f2f0:	stccc	6, cr4, [r4], {171}	; 0xab
    f2f4:	stmdbeq	r8, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f2f8:	ldc2	7, cr15, [r0], {252}	; 0xfc
    f2fc:			; <UNDEFINED> instruction: 0xf06f2103
    f300:			; <UNDEFINED> instruction: 0x46070310
    f304:			; <UNDEFINED> instruction: 0xf855e494
    f308:			; <UNDEFINED> instruction: 0xf1a50c04
    f30c:			; <UNDEFINED> instruction: 0xf7fd0b08
    f310:	stccc	13, cr15, [r4], {85}	; 0x55
    f314:			; <UNDEFINED> instruction: 0x232e2108
    f318:	str	r4, [r9], #1543	; 0x607
    f31c:	tsteq	r1, r5, asr r9
    f320:			; <UNDEFINED> instruction: 0xf7fe2200
    f324:			; <UNDEFINED> instruction: 0xf1a5fadb
    f328:			; <UNDEFINED> instruction: 0x3c060b0c
    f32c:			; <UNDEFINED> instruction: 0x232e2108
    f330:	ldrbt	r4, [sp], #-1543	; 0xfffff9f9
    f334:			; <UNDEFINED> instruction: 0xf0012014
    f338:	stmdavs	sl!, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
    f33c:	stcne	8, cr15, [r4], {85}	; 0x55
    f340:			; <UNDEFINED> instruction: 0xf7fd4607
    f344:			; <UNDEFINED> instruction: 0xf1a5fe09
    f348:			; <UNDEFINED> instruction: 0x3c060b0c
    f34c:			; <UNDEFINED> instruction: 0x232e2108
    f350:	andscs	lr, r4, lr, ror #8
    f354:	blx	ccb362 <_ZdlPv@@Base+0xcba95e>
    f358:			; <UNDEFINED> instruction: 0xf855682a
    f35c:	strmi	r1, [r7], -r4, lsl #24
    f360:	mcr2	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    f364:	andscs	lr, r0, pc, ror #15
    f368:	blx	a4b376 <_ZdlPv@@Base+0xa3a972>
    f36c:	strmi	r6, [r7], -r9, lsr #16
    f370:	blx	ff0cd35e <_ZdlPv@@Base+0xff0bc95a>
    f374:	andscs	lr, r4, ip, lsr #13
    f378:	blx	84b386 <_ZdlPv@@Base+0x83a982>
    f37c:	stcne	8, cr15, [r4], {85}	; 0x55
    f380:	submi	r6, r9, #2752512	; 0x2a0000
    f384:			; <UNDEFINED> instruction: 0xf7fd4607
    f388:	ldrb	pc, [ip, sp, lsr #28]	; <UNPREDICTABLE>
    f38c:			; <UNDEFINED> instruction: 0xf001200c
    f390:			; <UNDEFINED> instruction: 0x4607fb15
    f394:	blx	ffb4d382 <_ZdlPv@@Base+0xffb3c97e>
    f398:	stmdavs	r9!, {r0, r2, r3, r7, r9, sl, sp, lr, pc}
    f39c:	bleq	34ba38 <_ZdlPv@@Base+0x33b034>
    f3a0:	stceq	8, cr15, [r8], {85}	; 0x55
    f3a4:			; <UNDEFINED> instruction: 0xf7fa3c06
    f3a8:	smlattcs	r5, pc, sp, pc	; <UNPREDICTABLE>
    f3ac:	strmi	r2, [r7], -r1, lsl #6
    f3b0:			; <UNDEFINED> instruction: 0xf855e43e
    f3b4:			; <UNDEFINED> instruction: 0xf1a50c04
    f3b8:			; <UNDEFINED> instruction: 0xf7fd0b08
    f3bc:	stccc	13, cr15, [r4], {131}	; 0x83
    f3c0:			; <UNDEFINED> instruction: 0x232e2108
    f3c4:	ldrt	r4, [r3], #-1543	; 0xfffff9f9
    f3c8:			; <UNDEFINED> instruction: 0xf0012014
    f3cc:			; <UNDEFINED> instruction: 0xf855faf7
    f3d0:	stmdavs	sl!, {r2, sl, fp, ip}
    f3d4:	strmi	r4, [r7], -r9, asr #4
    f3d8:	ldc2l	7, cr15, [r0, #1012]!	; 0x3f4
    f3dc:			; <UNDEFINED> instruction: 0x2014e7b3
    f3e0:	blx	ffb4b3ec <_ZdlPv@@Base+0xffb3a9e8>
    f3e4:			; <UNDEFINED> instruction: 0xf855682a
    f3e8:	strmi	r1, [r7], -r4, lsl #24
    f3ec:	stc2l	7, cr15, [r6, #1012]!	; 0x3f4
    f3f0:	strtmi	lr, [fp], r9, lsr #15
    f3f4:			; <UNDEFINED> instruction: 0xf85b3c02
    f3f8:	tstcs	r2, r4, lsl #18
    f3fc:	ldr	r2, [r7], #-768	; 0xfffffd00
    f400:			; <UNDEFINED> instruction: 0xf0012014
    f404:	stmdavs	sl!, {r0, r1, r3, r4, r6, r7, r9, fp, ip, sp, lr, pc}
    f408:	stcne	8, cr15, [r4], {85}	; 0x55
    f40c:			; <UNDEFINED> instruction: 0xf7fd4607
    f410:	ldr	pc, [r8, r9, ror #27]
    f414:	stccc	6, cr4, [r2], {171}	; 0xab
    f418:	stmdbeq	r4, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f41c:			; <UNDEFINED> instruction: 0xf960f7f9
    f420:	bls	1a21ac <_ZdlPv@@Base+0x1917a8>
    f424:	strmi	r2, [r1], -r1
    f428:			; <UNDEFINED> instruction: 0xf06f58d2
    f42c:	andsvs	r0, r0, fp, asr #6
    f430:	bllt	fffcd434 <_ZdlPv@@Base+0xfffbca30>
    f434:	stccc	6, cr4, [r2], {171}	; 0xab
    f438:	stmdbvc	r4, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f43c:			; <UNDEFINED> instruction: 0xf06f2103
    f440:			; <UNDEFINED> instruction: 0xf7ff0310
    f444:			; <UNDEFINED> instruction: 0xf855bbf5
    f448:			; <UNDEFINED> instruction: 0xf8dbbc04
    f44c:	ldrbmi	r3, [r8], -r0
    f450:			; <UNDEFINED> instruction: 0x479869db
    f454:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    f458:	strtmi	sp, [fp], r4, asr #32
    f45c:			; <UNDEFINED> instruction: 0xf85b4638
    f460:			; <UNDEFINED> instruction: 0x3c041908
    f464:			; <UNDEFINED> instruction: 0xf81af7fa
    f468:	movwcs	r2, #258	; 0x102
    f46c:	bllt	ff84d470 <_ZdlPv@@Base+0xff83ca6c>
    f470:	stccc	6, cr4, [r4], {171}	; 0xab
    f474:	stmdbeq	r8, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f478:	blx	8cd472 <_ZdlPv@@Base+0x8bca6e>
    f47c:			; <UNDEFINED> instruction: 0xf06f2103
    f480:			; <UNDEFINED> instruction: 0x46070310
    f484:	bllt	ff54d488 <_ZdlPv@@Base+0xff53ca84>
    f488:	stccc	6, cr4, [r2], {171}	; 0xab
    f48c:	stmdbvc	r4, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f490:	movwcs	r2, #4357	; 0x1105
    f494:	bllt	ff34d498 <_ZdlPv@@Base+0xff33ca94>
    f498:	andcs	r6, r0, #2686976	; 0x290000
    f49c:	stceq	8, cr15, [r8], {85}	; 0x55
    f4a0:	bleq	54bb3c <_ZdlPv@@Base+0x53b138>
    f4a4:	ldcvc	8, cr15, [r0], {85}	; 0x55
    f4a8:	mcr2	7, 6, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
    f4ac:	strmi	r2, [r1], -r0, lsl #4
    f4b0:			; <UNDEFINED> instruction: 0xe6db4638
    f4b4:	stccc	6, cr4, [r4], {171}	; 0xab
    f4b8:	stmdbeq	r8, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
    f4bc:	blx	ffa4d4be <_ZdlPv@@Base+0xffa3caba>
    f4c0:	movwcs	r2, #4357	; 0x1105
    f4c4:			; <UNDEFINED> instruction: 0xf7ff4607
    f4c8:	ldmdami	r8!, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, pc}
    f4cc:	strcs	r4, [r2, #-1588]	; 0xfffff9cc
    f4d0:			; <UNDEFINED> instruction: 0xf7f84478
    f4d4:	strb	pc, [r2], #3263	; 0xcbf	; <UNPREDICTABLE>
    f4d8:	strcs	r4, [r1, #-1564]	; 0xfffff9e4
    f4dc:	ldrtmi	lr, [r4], -r2, asr #9
    f4e0:	ldrt	r2, [ip], #1281	; 0x501
    f4e4:			; <UNDEFINED> instruction: 0xf0012020
    f4e8:	ldrbmi	pc, [r9], -r9, ror #20	; <UNPREDICTABLE>
    f4ec:			; <UNDEFINED> instruction: 0xf7fa4607
    f4f0:	ldr	pc, [r2, r1, lsl #16]!
    f4f4:	ldmdb	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f4f8:			; <UNDEFINED> instruction: 0xf0014638
    f4fc:			; <UNDEFINED> instruction: 0xf7f5fa83
    f500:			; <UNDEFINED> instruction: 0xe7f9e938
    f504:	bl	fe9621b4 <_ZdlPv@@Base+0xfe9517b0>
    f508:	bl	fe912310 <_ZdlPv@@Base+0xfe90190c>
    f50c:	ldrbtmi	r0, [fp], #-1088	; 0xfffffbc0
    f510:			; <UNDEFINED> instruction: 0x4618441a
    f514:			; <UNDEFINED> instruction: 0x37bcf892
    f518:	smlaltbeq	pc, r2, r3, r1	; <UNPREDICTABLE>
    f51c:			; <UNDEFINED> instruction: 0xf9904408
    f520:			; <UNDEFINED> instruction: 0xf7ff375c
    f524:	strb	fp, [r7, r5, lsl #23]!
    f528:	strb	lr, [r5, r6, ror #15]!
    f52c:	strb	lr, [r3, r4, ror #15]!
    f530:	strb	lr, [r1, r2, ror #15]!
    f534:	ldrb	lr, [pc, r0, ror #15]
    f538:			; <UNDEFINED> instruction: 0xe7dde7de
    f53c:			; <UNDEFINED> instruction: 0xe7dbe7dc
    f540:			; <UNDEFINED> instruction: 0xe7d9e7da
    f544:			; <UNDEFINED> instruction: 0xe7d7e7d8
    f548:	svclt	0x0000e7d6
    f54c:	andeq	ip, r1, r8, lsr #5
    f550:	andeq	r0, r0, r0, ror #1
    f554:	andeq	pc, r1, r2, lsr ip	; <UNPREDICTABLE>
    f558:	andeq	r8, r0, r4, lsl #21
    f55c:	andeq	ip, r1, r0, ror r2
    f560:	andeq	r8, r0, sl, ror #20
    f564:	andeq	r8, r0, r2, ror #20
    f568:	andeq	r8, r0, sl, asr sl
    f56c:	ldrdeq	pc, [r1], -r2
    f570:	andeq	r8, r0, r0, lsr #20
    f574:	andeq	r8, r0, sl, lsl #20
    f578:	andeq	r8, r0, ip, asr #19
    f57c:	andeq	r8, r0, r6, lsl r9
    f580:	andeq	pc, r1, r8, lsl #21
    f584:	andeq	pc, r1, r6, lsr sl	; <UNPREDICTABLE>
    f588:	andeq	pc, r1, r6, ror r9	; <UNPREDICTABLE>
    f58c:	andeq	pc, r1, ip, asr r9	; <UNPREDICTABLE>
    f590:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    f594:	strdeq	pc, [r1], -lr
    f598:	andeq	r8, r0, r8, asr #14
    f59c:	andeq	r3, r0, sl, lsl #24
    f5a0:	andeq	r7, r0, lr, lsr #22
    f5a4:	andeq	r4, r0, r2, lsl #1
    f5a8:	andeq	r0, r0, r8, lsr #3
    f5ac:	andeq	r8, r0, r0, lsr r1
    f5b0:	andeq	r8, r0, r6, lsl #2
    f5b4:			; <UNDEFINED> instruction: 0x460bb530
    f5b8:	addlt	r4, r3, pc, lsl #26
    f5bc:	strmi	r4, [r4], -pc, lsl #20
    f5c0:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    f5c4:	orrslt	r6, sl, r2, lsl r8
    f5c8:	tstls	r1, sp, lsl #16
    f5cc:	stmdapl	sp!, {r0, r2, r3, r8, fp, lr}
    f5d0:	stmdavs	r8!, {r0, r3, r4, r5, r6, sl, lr}
    f5d4:			; <UNDEFINED> instruction: 0xffe4f001
    f5d8:	stmdbmi	fp, {r0, r8, r9, fp, ip, pc}
    f5dc:	stmdavs	r8!, {r1, r5, r9, sl, lr}
    f5e0:			; <UNDEFINED> instruction: 0xf0014479
    f5e4:	stmdavs	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f5e8:	stmdb	r4, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f5ec:	ldm	ip, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f5f0:	stmiapl	sp!, {r0, r1, r9, fp, lr}
    f5f4:	svclt	0x0000e7f1
    f5f8:	andeq	fp, r1, r0, asr r8
    f5fc:	andeq	r0, r0, r4, lsr #2
    f600:	andeq	r0, r0, ip, asr r1
    f604:	andeq	r8, r0, r0, ror r8
    f608:	andeq	r8, r0, r8, ror #16
    f60c:	svcmi	0x00f0e92d
    f610:	stmibmi	r3, {r0, r3, r7, ip, sp, pc}
    f614:	stmmi	r3, {sl, sp}
    f618:	stceq	0, cr15, [r1], {79}	; 0x4f
    f61c:	ldrbtmi	r4, [r9], #-2946	; 0xfffff47e
    f620:	ldrbtmi	r4, [r8], #-3458	; 0xfffff27e
    f624:	andlt	pc, r8, #14614528	; 0xdf0000
    f628:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    f62c:	ldrbtmi	r9, [fp], #1287	; 0x507
    f630:	andvc	pc, r4, #268435456	; 0x10000000
    f634:			; <UNDEFINED> instruction: 0xf50b4f7f
    f638:	andls	r7, r2, #532480	; 0x82000
    f63c:	andvc	pc, r4, #0, 4
    f640:			; <UNDEFINED> instruction: 0xf6039203
    f644:	blls	1cfe5c <_ZdlPv@@Base+0x1bf458>
    f648:			; <UNDEFINED> instruction: 0xf50b447f
    f64c:			; <UNDEFINED> instruction: 0xf50b7601
    f650:	vmla.i8	<illegal reg q3.5>, <illegal reg q5.5>, <illegal reg q0.5>
    f654:	vrshl.s8	d4, d4, d11
    f658:			; <UNDEFINED> instruction: 0xf6035804
    f65c:	strls	r1, [r6, -r4, lsl #6]
    f660:	vhsub.s8	d9, d11, d4
    f664:	movwls	r6, #22276	; 0x5704
    f668:	blgt	10d79c <_ZdlPv@@Base+0xfcd98>
    f66c:			; <UNDEFINED> instruction: 0xf0349700
    f670:	cmnle	ip, pc, ror r3
    f674:			; <UNDEFINED> instruction: 0xf7f59101
    f678:	stmdbls	r1, {r3, r4, r7, fp, sp, lr, pc}
    f67c:	stmdavs	r2, {r0, r1, r5, r6}
    f680:	andscs	pc, r4, r2, lsr r8	; <UNPREDICTABLE>
    f684:	addvs	pc, r0, #301989888	; 0x12000000
    f688:	andcs	fp, r1, #28, 30	; 0x70
    f68c:	andcs	pc, r0, sl, lsl #17
    f690:			; <UNDEFINED> instruction: 0xf88ad101
    f694:	stmdavs	r2, {sp}
    f698:			; <UNDEFINED> instruction: 0xf4125ad2
    f69c:	svclt	0x000e7280
    f6a0:	andcs	r7, r1, #50	; 0x32
    f6a4:	stmdavs	r2, {r1, r4, r5, ip, sp, lr}
    f6a8:			; <UNDEFINED> instruction: 0xf4125ad2
    f6ac:	svclt	0x000e7200
    f6b0:	andcs	pc, r0, r9, lsl #17
    f6b4:			; <UNDEFINED> instruction: 0xf8892201
    f6b8:			; <UNDEFINED> instruction: 0xf1a42000
    f6bc:	bcs	24ff84 <_ZdlPv@@Base+0x23f580>
    f6c0:	adchi	pc, sl, r0, asr #4
    f6c4:	eorvc	r2, sl, r0, lsl #4
    f6c8:	bpl	ff4a96d8 <_ZdlPv@@Base+0xff498cd4>
    f6cc:	addpl	pc, r0, #301989888	; 0x12000000
    f6d0:	addhi	pc, sp, r0, asr #32
    f6d4:	ldrdgt	pc, [r0, #-143]!	; 0xffffff71
    f6d8:	vqshl.s8	q2, q14, q14
    f6dc:			; <UNDEFINED> instruction: 0xf80c7c04
    f6e0:	stmdavs	r2, {r2, sp}
    f6e4:			; <UNDEFINED> instruction: 0xf4125ad2
    f6e8:			; <UNDEFINED> instruction: 0xf0405200
    f6ec:			; <UNDEFINED> instruction: 0xf8888089
    f6f0:	stmdavs	r2, {sp}
    f6f4:			; <UNDEFINED> instruction: 0xf0125ad2
    f6f8:	cmnle	ip, r4, lsl #4
    f6fc:	teqgt	ip, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
    f700:			; <UNDEFINED> instruction: 0xf60c44fc
    f704:			; <UNDEFINED> instruction: 0xf80c0c04
    f708:	stmdavs	r2, {r2, sp}
    f70c:			; <UNDEFINED> instruction: 0xf0125ad2
    f710:	cmnle	r8, r8, lsl #4
    f714:	eorsvc	r9, sl, r0, lsl #30
    f718:	bpl	ff4a9728 <_ZdlPv@@Base+0xff498d24>
    f71c:	cfstrsmi	mvf15, [r0], {18}
    f720:			; <UNDEFINED> instruction: 0xf8dfd14a
    f724:	ldrbtmi	lr, [lr], #284	; 0x11c
    f728:	andne	pc, r4, #14680064	; 0xe00000
    f72c:	andgt	pc, r4, r2, lsl #16
    f730:	cdppl	8, 13, cr6, cr2, cr2, {0}
    f734:	svclt	0x00a42a00
    f738:	cfmadd32cs	mvax0, mvfx15, mvfx4, mvfx14
    f73c:	andgt	pc, r4, lr, lsl #16
    f740:	stmdavs	r2, {r1, r5, r6, r8, r9, fp, ip, lr, pc}
    f744:			; <UNDEFINED> instruction: 0xf10a3401
    f748:	strcc	r0, [r1], -r1, lsl #20
    f74c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    f750:	bpl	ff4dcb5c <_ZdlPv@@Base+0xff4cc158>
    f754:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    f758:	vmlsl.u8	<illegal reg q12.5>, d3, d0
    f75c:			; <UNDEFINED> instruction: 0xf80b0340
    f760:			; <UNDEFINED> instruction: 0xf0343f01
    f764:			; <UNDEFINED> instruction: 0xf102037f
    f768:	andls	r0, r0, #268435456	; 0x10000000
    f76c:	svcls	0x0002d082
    f770:	andcs	pc, r4, #1048576	; 0x100000
    f774:	stceq	6, cr15, [r4], {1}
    f778:	andne	pc, r4, r1, lsl #12
    f77c:	strtpl	r2, [r3], #768	; 0x300
    f780:	andcc	pc, ip, r4, lsl #16
    f784:	strbpl	r9, [r3, #2560]!	; 0xa00
    f788:	strcc	r5, [r1], #-1059	; 0xfffffbdd
    f78c:	svcvc	0x0080f5b4
    f790:	blcc	8d7a0 <_ZdlPv@@Base+0x7cd9c>
    f794:	blcc	8d7c4 <_ZdlPv@@Base+0x7cdc0>
    f798:	blcc	8d7b8 <_ZdlPv@@Base+0x7cdb4>
    f79c:	blcc	8d7c8 <_ZdlPv@@Base+0x7cdc4>
    f7a0:	blcc	8d7bc <_ZdlPv@@Base+0x7cdb8>
    f7a4:	blcc	8d7cc <_ZdlPv@@Base+0x7cdc8>
    f7a8:			; <UNDEFINED> instruction: 0xf80b9200
    f7ac:			; <UNDEFINED> instruction: 0xf47f3f01
    f7b0:	andlt	sl, r9, lr, asr pc
    f7b4:	svchi	0x00f0e8bd
    f7b8:	andcs	r9, r1, #5, 30
    f7bc:	stmdavs	r2, {r1, r3, r4, r5, r8, sl, ip, lr}
    f7c0:	bcs	27310 <_ZdlPv@@Base+0x1690c>
    f7c4:	bls	20644c <_ZdlPv@@Base+0x1f5a48>
    f7c8:	stceq	0, cr15, [r0], {79}	; 0x4f
    f7cc:	andcs	pc, r4, #2097152	; 0x200000
    f7d0:	andgt	pc, r4, r2, lsl #16
    f7d4:	svcls	0x0004e7b5
    f7d8:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    f7dc:	bpl	ff4a97ec <_ZdlPv@@Base+0xff498de8>
    f7e0:	andeq	pc, r8, #18
    f7e4:	svcls	0x0000d096
    f7e8:	eorsvc	r2, sl, r1, lsl #4
    f7ec:	svcls	0x0003e794
    f7f0:	ldrpl	r2, [sl, #-513]!	; 0xfffffdff
    f7f4:	bpl	ff4a9804 <_ZdlPv@@Base+0xff498e00>
    f7f8:	andpl	pc, r0, #301989888	; 0x12000000
    f7fc:	svcge	0x0077f43f
    f800:			; <UNDEFINED> instruction: 0xf8882201
    f804:	ldrb	r2, [r4, -r0]!
    f808:			; <UNDEFINED> instruction: 0xf04f9a06
    f80c:			; <UNDEFINED> instruction: 0xf6020c01
    f810:			; <UNDEFINED> instruction: 0xf8022204
    f814:	ldr	ip, [r4, r4]
    f818:	eorvc	r2, sl, r1, lsl #4
    f81c:	svclt	0x0000e754
    f820:	muleq	r1, r2, r1
    f824:	andeq	pc, r1, lr, lsl #3
    f828:	andeq	pc, r1, r8, lsl #3
    f82c:	andeq	pc, r1, r6, lsl #3
    f830:	andeq	pc, r1, r2, lsl #3
    f834:	andeq	pc, r1, r8, ror #2
    f838:	ldrdeq	pc, [r1], -r8
    f83c:	strheq	pc, [r1], -r0	; <UNPREDICTABLE>
    f840:	andeq	pc, r1, sl, lsl #1
    f844:			; <UNDEFINED> instruction: 0xf1001e43
    f848:	strdcs	r0, [r0, -pc]
    f84c:	svcne	0x0001f803
    f850:			; <UNDEFINED> instruction: 0xd1fb4293
    f854:	svclt	0x00004770
    f858:			; <UNDEFINED> instruction: 0xf1001e43
    f85c:	strdcs	r0, [r0, -pc]
    f860:	svcne	0x0001f803
    f864:			; <UNDEFINED> instruction: 0xd1fb4293
    f868:	svclt	0x00004770
    f86c:	mcrne	4, 2, fp, cr3, cr0, {0}
    f870:	ldrbteq	pc, [pc], #256	; f878 <__printf_chk@plt+0xaf88>	; <UNPREDICTABLE>
    f874:			; <UNDEFINED> instruction: 0xf8032200
    f878:	adcmi	r2, r3, #1, 30
    f87c:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f880:	andcs	fp, r1, #-1073741814	; 0xc000000a
    f884:			; <UNDEFINED> instruction: 0xf81154c2
    f888:	blcs	1f494 <_ZdlPv@@Base+0xea90>
    f88c:			; <UNDEFINED> instruction: 0xf85dd1fa
    f890:	ldrbmi	r4, [r0, -r4, lsl #22]!
    f894:	mcrne	4, 2, fp, cr3, cr0, {0}
    f898:	ldrbteq	pc, [pc], #256	; f8a0 <__printf_chk@plt+0xafb0>	; <UNPREDICTABLE>
    f89c:			; <UNDEFINED> instruction: 0xf8032200
    f8a0:	adcmi	r2, r3, #1, 30
    f8a4:	stmdavc	fp, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    f8a8:	andcs	fp, r1, #-1073741814	; 0xc000000a
    f8ac:			; <UNDEFINED> instruction: 0xf81154c2
    f8b0:	blcs	1f4bc <_ZdlPv@@Base+0xeab8>
    f8b4:			; <UNDEFINED> instruction: 0xf85dd1fa
    f8b8:	ldrbmi	r4, [r0, -r4, lsl #22]!
    f8bc:	svclt	0x00004770
    f8c0:	stmdbcc	r1, {r4, r5, sl, ip, sp, pc}
    f8c4:	strvc	pc, [r0], #1280	; 0x500
    f8c8:	strcs	r4, [r1, #-1539]	; 0xfffff9fd
    f8cc:	svccs	0x0001f811
    f8d0:	andsvc	fp, sp, r2, lsl #2
    f8d4:	adcmi	r3, r3, #67108864	; 0x4000000
    f8d8:	ldfltd	f5, [r0], #-992	; 0xfffffc20
    f8dc:	svclt	0x00004770
    f8e0:	ldrbtmi	r4, [fp], #-2822	; 0xfffff4fa
    f8e4:	stmdblt	r3, {r0, r1, r3, r4, fp, sp, lr}^
    f8e8:	addlt	fp, r3, r0, lsl #10
    f8ec:			; <UNDEFINED> instruction: 0xf7ff9001
    f8f0:	stmdals	r1, {r0, r2, r3, r7, r9, sl, fp, ip, sp, lr, pc}
    f8f4:			; <UNDEFINED> instruction: 0xf85db003
    f8f8:	ldrbmi	pc, [r0, -r4, lsl #22]!	; <UNPREDICTABLE>
    f8fc:	andeq	lr, r1, lr, asr #29
    f900:			; <UNDEFINED> instruction: 0x4604b510
    f904:	ldrbtmi	r4, [r8], #-2052	; 0xfffff7fc
    f908:	svc	0x00d4f7f4
    f90c:	blmi	fbd54 <_ZdlPv@@Base+0xeb350>
    f910:	andsvs	r4, r8, fp, ror r4
    f914:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
    f918:	andeq	r8, r0, lr, ror #10
    f91c:	muleq	r1, r0, r4
    f920:	andvs	r2, r3, r1, lsl #6
    f924:	addvs	fp, r1, r9, lsl #2
    f928:	stmdbmi	r2, {r4, r5, r6, r8, r9, sl, lr}
    f92c:	addvs	r4, r1, r9, ror r4
    f930:	svclt	0x00004770
    f934:	andeq	r8, r0, ip, asr r5
    f938:	andvs	r2, r2, r0, lsl #4
    f93c:	svclt	0x00004770
    f940:	addvs	r2, r1, r3, lsl #4
    f944:	ldrbmi	r6, [r0, -r2]!
    f948:	addvs	r2, r1, r4, lsl #4
    f94c:	ldrbmi	r6, [r0, -r2]!
    f950:	andvc	r2, r1, #536870912	; 0x20000000
    f954:	ldrbmi	r6, [r0, -r2]!
    f958:	sfm	f2, 4, [r0, #20]
    f95c:	andvs	r0, r2, r2, lsl #22
    f960:	svclt	0x00004770
    f964:	blx	fec2996c <_ZdlPv@@Base+0xfec18f68>
    f968:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    f96c:	svclt	0x00004770
    f970:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
    f974:			; <UNDEFINED> instruction: 0x4c193b01
    f978:	blcs	120b70 <_ZdlPv@@Base+0x11016c>
    f97c:	ldm	pc, {r0, r2, r3, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    f980:	strne	pc, [lr], -r3
    f984:	andeq	r2, r3, lr, lsl r8
    f988:	ldmib	r0, {r0, r2, r4, r8, sl, fp, lr}^
    f98c:	ldmdbmi	r5, {r1, r8, r9, sp}
    f990:	ldrbtmi	r5, [r9], #-2400	; 0xfffff6a0
    f994:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f998:			; <UNDEFINED> instruction: 0xf0016800
    f99c:	blmi	43f1a8 <_ZdlPv@@Base+0x42e7a4>
    f9a0:	stmiapl	r3!, {r7, fp, sp, lr}^
    f9a4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f9a8:			; <UNDEFINED> instruction: 0xf7f46819
    f9ac:	blmi	33f7a0 <_ZdlPv@@Base+0x32ed9c>
    f9b0:	stmiapl	r3!, {r9, fp, ip, sp, lr}^
    f9b4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f9b8:			; <UNDEFINED> instruction: 0xf7f46819
    f9bc:	stmvs	r0, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, pc}
    f9c0:	cdp2	0, 15, cr15, cr4, cr0, {0}
    f9c4:	stmiapl	r3!, {r1, r2, r8, r9, fp, lr}^
    f9c8:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    f9cc:			; <UNDEFINED> instruction: 0xf7f46819
    f9d0:	stmvs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, pc}
    f9d4:			; <UNDEFINED> instruction: 0xff24f000
    f9d8:	ldcllt	7, cr14, [r0, #-976]!	; 0xfffffc30
    f9dc:	muleq	r1, r8, r4
    f9e0:	andeq	r0, r0, ip, asr r1
    f9e4:	strdeq	r8, [r0], -lr
    f9e8:	svcmi	0x00f0e92d
    f9ec:	ldcmi	0, cr11, [r5, #-524]!	; 0xfffffdf4
    f9f0:	movwls	r4, #5636	; 0x1604
    f9f4:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, sl, lr}
    f9f8:			; <UNDEFINED> instruction: 0x4698d05d
    f9fc:			; <UNDEFINED> instruction: 0xf8134603
    fa00:			; <UNDEFINED> instruction: 0xb3200b01
    fa04:	ldrdls	pc, [r0], #143	; 0x8f
    fa08:			; <UNDEFINED> instruction: 0xf8df460e
    fa0c:	ldrmi	fp, [r7], -r0, asr #1
    fa10:	ldrsbtge	pc, [ip], pc	; <UNPREDICTABLE>
    fa14:	ldrbtmi	r4, [fp], #1273	; 0x4f9
    fa18:	stmdacs	r5!, {r1, r3, r4, r5, r6, r7, sl, lr}
    fa1c:	stmdavc	r3!, {r2, r4, r5, r8, ip, lr, pc}^
    fa20:	blcc	95ca30 <_ZdlPv@@Base+0x94c02c>
    fa24:	stmdale	r9, {r1, r2, r3, r8, r9, fp, sp}
    fa28:			; <UNDEFINED> instruction: 0xf003e8df
    fa2c:	stmdaeq	r8, {r0, r1, r2, r5, fp}
    fa30:	stmdaeq	r8, {r3, fp}
    fa34:	stmdaeq	r8, {r3, fp}
    fa38:	andseq	r1, r4, r1, lsr #22
    fa3c:	rsbscs	r4, r8, r9, asr #12
    fa40:	ldc2	7, cr15, [r8, #1020]!	; 0x3fc
    fa44:			; <UNDEFINED> instruction: 0xf8134623
    fa48:	stmdacs	r0, {r0, r8, r9, fp}
    fa4c:	andlt	sp, r3, r5, ror #3
    fa50:	svchi	0x00f0e8bd
    fa54:	ldrdcc	pc, [r0], -r8
    fa58:	strbmi	fp, [r0], -fp, ror #3
    fa5c:			; <UNDEFINED> instruction: 0xff88f7ff
    fa60:	ldmdavs	fp!, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fa64:			; <UNDEFINED> instruction: 0x4638b313
    fa68:			; <UNDEFINED> instruction: 0xff82f7ff
    fa6c:	ldmdavs	r3!, {r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fa70:			; <UNDEFINED> instruction: 0x4630b1b3
    fa74:			; <UNDEFINED> instruction: 0xff7cf7ff
    fa78:	blmi	5c9a10 <_ZdlPv@@Base+0x5b900c>
    fa7c:	stmiapl	fp!, {r0, r2, r5, sp}^
    fa80:			; <UNDEFINED> instruction: 0xf7f46819
    fa84:	bfi	lr, lr, #29, #1
    fa88:			; <UNDEFINED> instruction: 0x461c4a12
    fa8c:	ldmdavs	r9, {r0, r1, r3, r5, r7, fp, ip, lr}
    fa90:	mrc	7, 3, APSR_nzcv, cr6, cr4, {7}
    fa94:			; <UNDEFINED> instruction: 0x4659e7d6
    fa98:			; <UNDEFINED> instruction: 0xf7ff2074
    fa9c:	ldrb	pc, [ip, fp, lsl #27]	; <UNPREDICTABLE>
    faa0:	rsbcs	r4, ip, sp, lsl #18
    faa4:			; <UNDEFINED> instruction: 0xf7ff4479
    faa8:	strb	pc, [r2, r5, lsl #27]!	; <UNPREDICTABLE>
    faac:	rsbscs	r4, r0, r1, asr r6
    fab0:	stc2	7, cr15, [r0, #1020]	; 0x3fc
    fab4:	stmdbmi	r9, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    fab8:	ldrbtmi	r2, [r9], #-98	; 0xffffff9e
    fabc:	ldc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
    fac0:	cdple	8, 15, cr7, cr15, cr3, {1}
    fac4:	andeq	fp, r1, ip, lsl r4
    fac8:	andeq	r8, r0, r0, lsl #9
    facc:	andeq	r8, r0, lr, ror r4
    fad0:	andeq	r8, r0, ip, ror r4
    fad4:	andeq	r0, r0, ip, asr r1
    fad8:	strdeq	r8, [r0], -r0
    fadc:	ldrdeq	r8, [r0], -sl
    fae0:	svcmi	0x00f0e92d
    fae4:	mcrrmi	0, 8, fp, r4, cr5
    fae8:			; <UNDEFINED> instruction: 0xf8df4617
    faec:	bicsmi	ip, r2, #16, 2
    faf0:	svceq	0x00d2447c
    faf4:	stmdacs	r0, {r1, r2, r3, r4, r9, sl, lr}
    faf8:	sadd16mi	fp, r3, r4
    fafc:			; <UNDEFINED> instruction: 0xf8542300
    fb00:	ldmib	sp, {r2, r3, ip, lr}^
    fb04:	ldmib	sp, {r1, r2, r3, r8, fp, pc}^
    fb08:	strls	sl, [r2, #-2832]	; 0xfffff4f0
    fb0c:	bls	a1328 <_ZdlPv@@Base+0x90924>
    fb10:	ldmdavs	r2, {r0, r1, r8, ip, pc}
    fb14:	subsle	r2, r9, r0, lsl #20
    fb18:	movwls	r4, #10297	; 0x2839
    fb1c:	stmdapl	r4!, {r0, r3, r4, r5, r8, fp, lr}
    fb20:	stmdavs	r0!, {r0, r3, r4, r5, r6, sl, lr}
    fb24:	ldc2	0, cr15, [ip, #-4]!
    fb28:	orrlt	r9, r3, r2, lsl #22
    fb2c:	blcs	b6dbe0 <_ZdlPv@@Base+0xb5d1dc>
    fb30:	stmdavc	fp!, {r0, r1, r8, ip, lr, pc}^
    fb34:			; <UNDEFINED> instruction: 0x4d34b90b
    fb38:	blls	e0d34 <_ZdlPv@@Base+0xd0330>
    fb3c:	blcs	29bc4 <_ZdlPv@@Base+0x191c0>
    fb40:	ldmdbmi	r2!, {r1, r2, r3, r6, ip, lr, pc}
    fb44:	strls	r4, [r0, -sl, lsr #12]
    fb48:			; <UNDEFINED> instruction: 0xf0014479
    fb4c:	stmdavs	r1!, {r0, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    fb50:			; <UNDEFINED> instruction: 0xf7f42020
    fb54:	mvnslt	lr, r6, lsr lr
    fb58:			; <UNDEFINED> instruction: 0xd1272e02
    fb5c:	andcs	r4, ip, #44, 16	; 0x2c0000
    fb60:	tstcs	r1, r3, lsr #16
    fb64:			; <UNDEFINED> instruction: 0xf7f44478
    fb68:	stmdavs	r1!, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    fb6c:			; <UNDEFINED> instruction: 0xf7f42020
    fb70:	ldrbmi	lr, [fp], -r8, lsr #28
    fb74:			; <UNDEFINED> instruction: 0x46494652
    fb78:			; <UNDEFINED> instruction: 0xf7ff4640
    fb7c:	stmdavs	r1!, {r0, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    fb80:			; <UNDEFINED> instruction: 0xf7f4200a
    fb84:	stmdavs	r0!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    fb88:	mrc	7, 3, APSR_nzcv, cr4, cr4, {7}
    fb8c:	pop	{r0, r2, ip, sp, pc}
    fb90:			; <UNDEFINED> instruction: 0xf0004ff0
    fb94:	ldmdami	pc, {r0, r1, r3, r5, r6, r7, fp, ip, sp, pc}	; <UNPREDICTABLE>
    fb98:	stmdavs	r3!, {r0, r8, sp}
    fb9c:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
    fba0:	mrc	7, 0, APSR_nzcv, cr6, cr4, {7}
    fba4:	eorcs	r6, r0, r1, lsr #16
    fba8:	mcr	7, 0, pc, cr10, cr4, {7}	; <UNPREDICTABLE>
    fbac:			; <UNDEFINED> instruction: 0x4652465b
    fbb0:	strbmi	r4, [r0], -r9, asr #12
    fbb4:			; <UNDEFINED> instruction: 0xff18f7ff
    fbb8:	andcs	r6, sl, r1, lsr #16
    fbbc:	mcr	7, 0, pc, cr0, cr4, {7}	; <UNPREDICTABLE>
    fbc0:	andlt	r6, r5, r0, lsr #16
    fbc4:	svcmi	0x00f0e8bd
    fbc8:	mrclt	7, 2, APSR_nzcv, cr2, cr4, {7}
    fbcc:	blmi	33e020 <_ZdlPv@@Base+0x32d61c>
    fbd0:	strb	r5, [r0, r4, ror #17]
    fbd4:	stmiapl	r4!, {r1, r3, r8, r9, fp, lr}^
    fbd8:	blcs	b6dc8c <_ZdlPv@@Base+0xb5d288>
    fbdc:	str	sp, [r8, sp, lsr #3]!
    fbe0:	ldrtmi	r4, [fp], -sp, lsl #18
    fbe4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    fbe8:	ldc2l	0, cr15, [sl], {1}
    fbec:	eorcs	r6, r0, r1, lsr #16
    fbf0:	stcl	7, cr15, [r6, #976]!	; 0x3d0
    fbf4:	svclt	0x0000e7af
    fbf8:	andeq	fp, r1, r0, lsr #6
    fbfc:	andeq	r0, r0, r4, lsr #2
    fc00:	andeq	r0, r0, ip, asr r1
    fc04:	andeq	r8, r0, ip, lsr #7
    fc08:	andeq	r8, r0, r0, lsl #7
    fc0c:	andeq	r8, r0, r8, lsl #7
    fc10:	andeq	r8, r0, r0, lsl #7
    fc14:	andeq	r8, r0, r6, asr r3
    fc18:	strdeq	r8, [r0], -r6
    fc1c:			; <UNDEFINED> instruction: 0x4605b5f0
    fc20:	strmi	r4, [lr], -lr, lsl #24
    fc24:	ldrmi	r4, [r7], -lr, lsl #16
    fc28:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    fc2c:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    fc30:	strtmi	fp, [r2], -r7, lsl #1
    fc34:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    fc38:	ldmdapl	r2, {r0, r8, r9, sp}^
    fc3c:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    fc40:	andls	r6, r5, #65536	; 0x10000
    fc44:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    fc48:	stmib	sp, {fp, sp, lr}^
    fc4c:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    fc50:			; <UNDEFINED> instruction: 0xf7ff5600
    fc54:	andlt	pc, r7, r5, asr #30
    fc58:	svclt	0x0000bdf0
    fc5c:	andeq	fp, r1, r6, ror #3
    fc60:	andeq	r0, r0, ip, lsr #3
    fc64:	muleq	r0, ip, r1
    fc68:	andeq	r0, r0, r0, lsl r1
    fc6c:			; <UNDEFINED> instruction: 0x4605b5f0
    fc70:	strmi	r4, [lr], -lr, lsl #24
    fc74:	ldrmi	r4, [r7], -lr, lsl #16
    fc78:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    fc7c:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    fc80:	strtmi	fp, [r2], -r7, lsl #1
    fc84:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    fc88:	ldmdapl	r2, {r8, r9, sp}^
    fc8c:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    fc90:	andls	r6, r5, #65536	; 0x10000
    fc94:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    fc98:	stmib	sp, {fp, sp, lr}^
    fc9c:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    fca0:			; <UNDEFINED> instruction: 0xf7ff5600
    fca4:	andlt	pc, r7, sp, lsl pc	; <UNPREDICTABLE>
    fca8:	svclt	0x0000bdf0
    fcac:	muleq	r1, r6, r1
    fcb0:	andeq	r0, r0, ip, lsr #3
    fcb4:	muleq	r0, ip, r1
    fcb8:	andeq	r0, r0, r0, lsl r1
    fcbc:			; <UNDEFINED> instruction: 0x4605b5f0
    fcc0:	strmi	r4, [lr], -lr, lsl #24
    fcc4:	ldrmi	r4, [r7], -lr, lsl #16
    fcc8:	ldrbtmi	r4, [ip], #-2318	; 0xfffff6f2
    fccc:	ldrsbt	pc, [r8], -pc	; <UNPREDICTABLE>
    fcd0:	strtmi	fp, [r2], -r7, lsl #1
    fcd4:	ldmdapl	r0, {r2, r3, r4, r7, r9, sl, lr}
    fcd8:	ldmdapl	r2, {r1, r8, r9, sp}^
    fcdc:	andmi	pc, lr, r4, asr r8	; <UNPREDICTABLE>
    fce0:	andls	r6, r5, #65536	; 0x10000
    fce4:	stmdavs	r2!, {r0, r2, fp, ip, pc}
    fce8:	stmib	sp, {fp, sp, lr}^
    fcec:	stmib	sp, {r1, sl, fp, ip, sp, lr}^
    fcf0:			; <UNDEFINED> instruction: 0xf7ff5600
    fcf4:	strdlt	pc, [r7], -r5
    fcf8:	svclt	0x0000bdf0
    fcfc:	andeq	fp, r1, r6, asr #2
    fd00:	andeq	r0, r0, ip, lsr #3
    fd04:	muleq	r0, ip, r1
    fd08:	andeq	r0, r0, r0, lsl r1
    fd0c:	addlt	fp, r5, r0, lsr r5
    fd10:	strpl	lr, [r8], #-2525	; 0xfffff623
    fd14:	strmi	r9, [sl], -r0, lsl #4
    fd18:	stmib	sp, {r8, sp}^
    fd1c:	movwcs	r3, #5377	; 0x1501
    fd20:			; <UNDEFINED> instruction: 0xf7ff9403
    fd24:	ldrdlt	pc, [r5], -sp
    fd28:	svclt	0x0000bd30
    fd2c:	addlt	fp, r5, r0, lsr r5
    fd30:	strpl	lr, [r8], #-2525	; 0xfffff623
    fd34:	movwcs	r9, #769	; 0x301
    fd38:	strmi	r9, [sl], -r0, lsl #4
    fd3c:	ldrmi	r9, [r9], -r2, lsl #10
    fd40:			; <UNDEFINED> instruction: 0xf7ff9403
    fd44:	andlt	pc, r5, sp, asr #29
    fd48:	svclt	0x0000bd30
    fd4c:	addlt	fp, r5, r0, lsr r5
    fd50:	strpl	lr, [r8], #-2525	; 0xfffff623
    fd54:	strmi	r9, [sl], -r0, lsl #4
    fd58:	stmib	sp, {r8, sp}^
    fd5c:	movwcs	r3, #9473	; 0x2501
    fd60:			; <UNDEFINED> instruction: 0xf7ff9403
    fd64:			; <UNDEFINED> instruction: 0xb005febd
    fd68:	svclt	0x0000bd30
    fd6c:	strlt	r2, [r8, #-3]
    fd70:	ldc	7, cr15, [r0], #976	; 0x3d0
    fd74:	svcmi	0x00f0e92d
    fd78:	ldmib	r1, {r0, r1, r3, r7, r9, sl, lr}^
    fd7c:			; <UNDEFINED> instruction: 0xf8d18608
    fd80:	ldrmi	lr, [r0, #0]!
    fd84:	ldrbmi	fp, [r6, #-4024]!	; 0xfffff048
    fd88:	bl	3fc88 <_ZdlPv@@Base+0x2f284>
    fd8c:	ldrbtmi	r0, [r7], -r6, lsl #25
    fd90:	ble	7a16a4 <_ZdlPv@@Base+0x790ca0>
    fd94:	bl	fe996c84 <_ZdlPv@@Base+0xfe986280>
    fd98:	strbmi	r0, [sl, #-2307]	; 0xfffff6fd
    fd9c:	bl	fea0722c <_ZdlPv@@Base+0xfe9f6828>
    fda0:	ldrmi	r0, [r9], #1801	; 0x709
    fda4:	addeq	lr, r3, #0, 22
    fda8:	stmibeq	r9, {r8, r9, fp, sp, lr, pc}
    fdac:	streq	lr, [r7], #2816	; 0xb00
    fdb0:	ldmdavs	r5, {r0, r5, fp, sp, lr}
    fdb4:	blne	14dec4 <_ZdlPv@@Base+0x13d4c0>
    fdb8:			; <UNDEFINED> instruction: 0xf8444591
    fdbc:	mvnsle	r5, r4, lsl #22
    fdc0:	svclt	0x00d442b7
    fdc4:	andcs	r2, r1, #0, 4
    fdc8:	svclt	0x00a842b3
    fdcc:	bcs	185d4 <_ZdlPv@@Base+0x7bd0>
    fdd0:	bl	febc4558 <_ZdlPv@@Base+0xfebb3b54>
    fdd4:			; <UNDEFINED> instruction: 0xf8cb0606
    fdd8:	strbmi	lr, [r6], #-36	; 0xffffffdc
    fddc:	eorvs	pc, r0, fp, asr #17
    fde0:	svchi	0x00f0e8bd
    fde4:	beq	10a9f4 <_ZdlPv@@Base+0xf9ff0>
    fde8:	orreq	lr, r3, #0, 22
    fdec:	bl	2177c <_ZdlPv@@Base+0x10d78>
    fdf0:	ldmdavs	r4, {r1, r3, r7, r8, fp}
    fdf4:			; <UNDEFINED> instruction: 0xf843681d
    fdf8:	ldrmi	r4, [r9, #2820]	; 0xb04
    fdfc:	blpl	14df0c <_ZdlPv@@Base+0x13d508>
    fe00:			; <UNDEFINED> instruction: 0x4653d1f7
    fe04:	svclt	0x0000e7dc
    fe08:	svcmi	0x00f0e92d
    fe0c:			; <UNDEFINED> instruction: 0x4692b091
    fe10:	ldcls	8, cr7, [sp], {18}
    fe14:	movwls	r2, #14906	; 0x3a3a
    fe18:	stmdavs	r5!, {r1, r8, ip, pc}^
    fe1c:	movwcs	fp, #3852	; 0xf0c
    fe20:	cfmadd32ne	mvax1, mvfx4, mvfx6, mvfx11
    fe24:			; <UNDEFINED> instruction: 0xf8df9304
    fe28:	ldrbtmi	r3, [fp], #-1920	; 0xfffff880
    fe2c:	vcgt.u8	d25, d0, d5
    fe30:	stmdavs	r3!, {r2, r6, r7, pc}
    fe34:	rscvs	r2, r2, r0, lsl #4
    fe38:	cmple	r5, r0, lsl #22
    fe3c:	eorvs	r2, r3, r1, lsl #6
    fe40:	andcs	r6, r0, #805306374	; 0x30000006
    fe44:	blls	7286d8 <_ZdlPv@@Base+0x717cd4>
    fe48:	blcs	283d8 <_ZdlPv@@Base+0x179d4>
    fe4c:	addshi	pc, r7, r0
    fe50:	mvnvs	r2, r1, lsl #6
    fe54:	mulne	r0, sl, r8
    fe58:			; <UNDEFINED> instruction: 0xf000292d
    fe5c:	stmdbcs	fp!, {r0, r1, r2, r5, r7, r8, pc}
    fe60:			; <UNDEFINED> instruction: 0x61a2bf1c
    fe64:	tstle	r3, r3, lsr #2
    fe68:	beq	8c298 <_ZdlPv@@Base+0x7b894>
    fe6c:			; <UNDEFINED> instruction: 0x612361a2
    fe70:	bvs	18e9f00 <_ZdlPv@@Base+0x18d94fc>
    fe74:	bvs	8e08c8 <_ZdlPv@@Base+0x8cfec4>
    fe78:	rsbvs	fp, r2, #200, 30	; 0x320
    fe7c:	stmibvs	r3!, {r1, r3, r4, r7, r9, lr}
    fe80:	eorvs	fp, r2, #184, 30	; 0x2e0
    fe84:			; <UNDEFINED> instruction: 0xf0002b01
    fe88:	addsmi	r8, r6, #155	; 0x9b
    fe8c:	addshi	pc, r0, r0
    fe90:			; <UNDEFINED> instruction: 0xf8509802
    fe94:	stmdavc	fp!, {r1, r5, ip, lr}
    fe98:	cmnle	r2, sp, lsr #22
    fe9c:	blcs	b6e050 <_ZdlPv@@Base+0xb5d64c>
    fea0:	stmiavc	fp!, {r0, r1, r2, r3, r4, r6, r8, ip, lr, pc}
    fea4:	cmple	ip, r0, lsl #22
    fea8:	andcc	r6, r1, #143360	; 0x23000
    feac:	eorvs	r6, r2, r1, ror #20
    feb0:			; <UNDEFINED> instruction: 0xf000428b
    feb4:	addmi	r8, sl, #0, 4
    feb8:	strtmi	sp, [r1], -r3
    febc:			; <UNDEFINED> instruction: 0xff5af7ff
    fec0:	rsbvs	r6, r6, #143360	; 0x23000
    fec4:	rsbs	r6, r5, r6, lsr #32
    fec8:	bcs	2a358 <_ZdlPv@@Base+0x19954>
    fecc:	stmdbvs	r5!, {r3, r4, r5, r7, ip, lr, pc}^
    fed0:	sbcle	r2, sp, r0, lsl #26
    fed4:	blcs	2df88 <_ZdlPv@@Base+0x1d584>
    fed8:	blls	104208 <_ZdlPv@@Base+0xf3804>
    fedc:	stmdavs	r3!, {r0, r1, r4, r6, r7, r8, ip, sp, pc}
    fee0:	movwls	r9, #31234	; 0x7a02
    fee4:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    fee8:	stmib	sp, {r0, r4, r6, fp, ip, sp, lr}^
    feec:	addseq	r3, fp, r9, lsl #4
    fef0:	movwls	r2, #59693	; 0xe92d
    fef4:	ldrmi	r9, [r3], -r8, lsl #2
    fef8:	mrshi	pc, (UNDEF: 1)	; <UNPREDICTABLE>
    fefc:	cmplt	sl, fp, lsl sl
    ff00:	blcs	2e174 <_ZdlPv@@Base+0x1d770>
    ff04:	rscshi	pc, fp, r0, asr #32
    ff08:			; <UNDEFINED> instruction: 0xf7f44650
    ff0c:	stmdacs	r0, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    ff10:	rscshi	pc, r5, r0
    ff14:	cmnvs	r7, pc, ror #24
    ff18:	mulhi	r0, r5, r8
    ff1c:			; <UNDEFINED> instruction: 0x46414650
    ff20:			; <UNDEFINED> instruction: 0xf7f446c1
    ff24:	stmdavc	fp!, {r1, r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    ff28:	rsbsle	r2, fp, r0, lsl #22
    ff2c:	svceq	0x003af1b8
    ff30:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    ff34:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
    ff38:	stmdavc	r3, {r1, fp, ip, sp, lr}^
    ff3c:	rsbsle	r2, r5, r7, asr sl
    ff40:	tstle	r8, sl, lsr fp
    ff44:	stmdavc	sl!, {r0, r1, r7, fp, ip, sp, lr}^
    ff48:			; <UNDEFINED> instruction: 0xf0002b3a
    ff4c:	stmdavs	r3!, {r1, r2, r3, r5, r7, r8, pc}
    ff50:			; <UNDEFINED> instruction: 0xf0002a00
    ff54:	movwcc	r8, #4547	; 0x11c3
    ff58:	eorvs	r6, r3, r7, ror #1
    ff5c:	cmnvs	r3, r0, lsl #6
    ff60:	stmdavc	fp!, {r0, r3, sp, lr, pc}
    ff64:	suble	r2, sp, sp, lsr #22
    ff68:	teqlt	r3, #2670592	; 0x28c000
    ff6c:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    ff70:	rscvs	r3, r5, r1, lsl #4
    ff74:	strbmi	r6, [r8], -r2, lsr #32
    ff78:	pop	{r0, r4, ip, sp, pc}
    ff7c:			; <UNDEFINED> instruction: 0xf8df8ff0
    ff80:	ldrbtmi	r0, [r8], #-1580	; 0xfffff9d4
    ff84:	ldc	7, cr15, [r6], {244}	; 0xf4
    ff88:			; <UNDEFINED> instruction: 0xf0002800
    ff8c:	movwcs	r8, #4257	; 0x10a1
    ff90:			; <UNDEFINED> instruction: 0xf89a61e3
    ff94:	stmdbvs	r5!, {ip, sp}^
    ff98:			; <UNDEFINED> instruction: 0xf0002b2d
    ff9c:	blcs	af0250 <_ZdlPv@@Base+0xadf84c>
    ffa0:	blls	73fc18 <_ZdlPv@@Base+0x72f214>
    ffa4:			; <UNDEFINED> instruction: 0xf00061a3
    ffa8:	movwcs	r8, #4256	; 0x10a0
    ffac:	str	r6, [pc, r3, lsr #2]
    ffb0:			; <UNDEFINED> instruction: 0x3608e9d4
    ffb4:	svclt	0x001842b3
    ffb8:			; <UNDEFINED> instruction: 0xf04f6023
    ffbc:			; <UNDEFINED> instruction: 0xe7da39ff
    ffc0:	movwne	lr, #35284	; 0x89d4
    ffc4:			; <UNDEFINED> instruction: 0xd07e4299
    ffc8:	mulle	r4, sl, r2
    ffcc:	strtmi	r9, [r1], -r2, lsl #16
    ffd0:	mrc2	7, 6, pc, cr0, cr15, {7}
    ffd4:	addsmi	r6, lr, #2293760	; 0x230000
    ffd8:	rschi	pc, lr, r0, asr #6
    ffdc:	bl	b67ec <_ZdlPv@@Base+0xa5de8>
    ffe0:	and	r0, r4, r3, lsl #3
    ffe4:	eorvs	r3, r3, r1, lsl #6
    ffe8:			; <UNDEFINED> instruction: 0xf00042b3
    ffec:			; <UNDEFINED> instruction: 0xf85180e5
    fff0:	ldmdavc	r0, {r2, r8, r9, fp, sp}
    fff4:	mvnsle	r2, sp, lsr #16
    fff8:	bcs	2e148 <_ZdlPv@@Base+0x1d744>
    fffc:	stmdavs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}
   10000:	strb	r6, [r2, -r3, ror #4]
   10004:	blcs	2e1b8 <_ZdlPv@@Base+0x1d7b4>
   10008:			; <UNDEFINED> instruction: 0xf1a3d0ae
   1000c:	bls	d0cc8 <_ZdlPv@@Base+0xc02c4>
   10010:			; <UNDEFINED> instruction: 0xf383fab3
   10014:	bcs	12588 <_ZdlPv@@Base+0x1b84>
   10018:	movwcs	fp, #3848	; 0xf08
   1001c:	ldrmi	r3, [sp], #-769	; 0xfffffcff
   10020:	ldrb	r6, [sl, -r5, ror #2]
   10024:	movwcc	r6, #6179	; 0x1823
   10028:	ldrb	r6, [pc, -r3, lsr #32]!
   1002c:	orrle	r2, r7, fp, lsr fp
   10030:	stmdavs	r3!, {r1, r3, r5, r6, fp, ip, sp, lr}
   10034:			; <UNDEFINED> instruction: 0xf0002a00
   10038:	movwcc	r8, #4502	; 0x1196
   1003c:	eorvs	r6, r3, r7, ror #1
   10040:	ldmdavc	sp!, {r0, r1, r2, r5, r6, r8, sp, lr}
   10044:	svclt	0x00182d00
   10048:			; <UNDEFINED> instruction: 0xf0002d3d
   1004c:			; <UNDEFINED> instruction: 0x463b823e
   10050:	svcpl	0x0001f813
   10054:	svclt	0x00182d00
   10058:	mvnsle	r2, sp, lsr sp
   1005c:	stmdbls	r3, {r1, r2, r8, r9, ip, pc}
   10060:	blcs	2a094 <_ZdlPv@@Base+0x19690>
   10064:	eorshi	pc, r3, #0
   10068:			; <UNDEFINED> instruction: 0xf04f9a06
   1006c:	ldrls	r0, [sp], #-2048	; 0xfffff800
   10070:	blne	ff4a1a9c <_ZdlPv@@Base+0xff491098>
   10074:	strls	r9, [r8], -r7, lsl #10
   10078:			; <UNDEFINED> instruction: 0xf8cd461d
   1007c:	strbmi	sl, [r6], -r4, lsr #32
   10080:	ldrsbtlt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   10084:			; <UNDEFINED> instruction: 0x46444692
   10088:	andhi	pc, ip, sp, asr #17
   1008c:	strcs	lr, [r1], -r7
   10090:	svcpl	0x0010f859
   10094:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   10098:			; <UNDEFINED> instruction: 0xf0002d00
   1009c:			; <UNDEFINED> instruction: 0x4639813a
   100a0:			; <UNDEFINED> instruction: 0x46284652
   100a4:	bl	2ce07c <_ZdlPv@@Base+0x2bd678>
   100a8:	strtmi	r4, [r8], -r1, lsl #12
   100ac:	mvnle	r2, r0, lsl #18
   100b0:	bl	fe84e088 <_ZdlPv@@Base+0xfe83d684>
   100b4:			; <UNDEFINED> instruction: 0xf0004550
   100b8:	stfcsd	f0, [r0], {193}	; 0xc1
   100bc:	strbmi	sp, [ip], -r7, ror #3
   100c0:	andhi	pc, ip, sp, asr #17
   100c4:	addsmi	lr, sl, #228, 14	; 0x3900000
   100c8:	ldrmi	sp, [r3], -r5, lsl #1
   100cc:	str	r6, [r2, r2, lsr #4]
   100d0:	stmdbvs	r5!, {r2, r3, r4, r8, r9, fp, ip, pc}^
   100d4:			; <UNDEFINED> instruction: 0xf89a61e3
   100d8:	blcs	b5c0e0 <_ZdlPv@@Base+0xb4b6dc>
   100dc:	blcs	b0410c <_ZdlPv@@Base+0xaf3708>
   100e0:	movwcs	fp, #7964	; 0x1f1c
   100e4:			; <UNDEFINED> instruction: 0xf47f61a3
   100e8:	movwcs	sl, #3936	; 0xf60
   100ec:	beq	8c51c <_ZdlPv@@Base+0x7bb18>
   100f0:	ldrb	r6, [sl, -r3, lsr #3]
   100f4:			; <UNDEFINED> instruction: 0xf10a2302
   100f8:			; <UNDEFINED> instruction: 0x61a30a01
   100fc:	stmdavc	fp!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   10100:	blcs	21bac <_ZdlPv@@Base+0x111a8>
   10104:	blcs	f7fd6c <_ZdlPv@@Base+0xf6f368>
   10108:	andle	r9, r5, pc, lsl #6
   1010c:	svccc	0x0001f819
   10110:	svclt	0x00182b00
   10114:	mvnsle	r2, sp, lsr fp
   10118:	ldmdavs	pc, {r0, r1, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   1011c:			; <UNDEFINED> instruction: 0xf0002f00
   10120:	bl	fea7038c <_ZdlPv@@Base+0xfea5f988>
   10124:			; <UNDEFINED> instruction: 0xf04f0205
   10128:	ldrmi	r0, [fp], r0, lsl #16
   1012c:	strls	lr, [fp], -sp, asr #19
   10130:	mvnscc	pc, #79	; 0x4f
   10134:	eorsge	pc, r4, sp, asr #17
   10138:			; <UNDEFINED> instruction: 0x4646941d
   1013c:			; <UNDEFINED> instruction: 0x46444692
   10140:	and	r9, ip, r6, lsl #6
   10144:	stmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
   10148:			; <UNDEFINED> instruction: 0xf8db6860
   1014c:	addmi	r1, r8, #4
   10150:			; <UNDEFINED> instruction: 0x2601d034
   10154:	svcvc	0x0010f85b
   10158:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   1015c:			; <UNDEFINED> instruction: 0x4652b1b7
   10160:	ldrtmi	r4, [r8], -r9, lsr #12
   10164:	b	feace13c <_ZdlPv@@Base+0xfeabd738>
   10168:	mvnsle	r2, r0, lsl #16
   1016c:			; <UNDEFINED> instruction: 0xf7f44638
   10170:	ldrbmi	lr, [r0, #-2882]	; 0xfffff4be
   10174:	stccs	0, cr13, [r0], {68}	; 0x44
   10178:	ldrbmi	sp, [ip], -r4, ror #3
   1017c:	svcvc	0x0010f85b
   10180:	andshi	pc, r8, sp, asr #17
   10184:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   10188:	mvnle	r2, r0, lsl #30
   1018c:			; <UNDEFINED> instruction: 0x46224633
   10190:			; <UNDEFINED> instruction: 0x960be9dd
   10194:	ldrsbtge	pc, [r4], -sp	; <UNPREDICTABLE>
   10198:	blcs	37214 <_ZdlPv@@Base+0x26810>
   1019c:	addhi	pc, lr, r0, asr #32
   101a0:	subsle	r2, r7, r0, lsl #20
   101a4:			; <UNDEFINED> instruction: 0x8018f8dd
   101a8:	eor	r4, pc, r7, lsl r6	; <UNPREDICTABLE>
   101ac:			; <UNDEFINED> instruction: 0xf10a6123
   101b0:	movwcs	r0, #10753	; 0x2a01
   101b4:	ldrb	r6, [fp], -r3, lsr #3
   101b8:			; <UNDEFINED> instruction: 0xe721461a
   101bc:			; <UNDEFINED> instruction: 0xf8db68a0
   101c0:	addmi	r1, r8, #8
   101c4:	stmiavs	r0!, {r0, r2, r6, r7, r8, ip, lr, pc}^
   101c8:	ldrdne	pc, [ip], -fp
   101cc:	svclt	0x00184288
   101d0:	ldr	r2, [pc, r1, lsl #12]!
   101d4:	cmnlt	r3, r4, lsl #22
   101d8:	blmi	ffd761f4 <_ZdlPv@@Base+0xffd657f0>
   101dc:	stmibvs	r1!, {r1, r9, fp, ip, pc}^
   101e0:	ldmdavs	r2, {r0, r1, r6, r7, fp, ip, lr}
   101e4:			; <UNDEFINED> instruction: 0x46436818
   101e8:			; <UNDEFINED> instruction: 0xf0002900
   101ec:	ldmibmi	r1!, {r0, r7, pc}^
   101f0:			; <UNDEFINED> instruction: 0xf0014479
   101f4:			; <UNDEFINED> instruction: 0xf8c4f9d5
   101f8:			; <UNDEFINED> instruction: 0xf04f8008
   101fc:			; <UNDEFINED> instruction: 0xe6ba093f
   10200:			; <UNDEFINED> instruction: 0x960be9dd
   10204:			; <UNDEFINED> instruction: 0xf8dd465f
   10208:	ldcls	0, cr10, [sp], {52}	; 0x34
   1020c:	ldmdavs	sl!, {r0, r1, r2, r8, r9, fp, ip, pc}^
   10210:	eorvs	r3, r3, r1, lsl #6
   10214:	mulne	r0, r9, r8
   10218:	bcs	7e8c4 <_ZdlPv@@Base+0x6dec0>
   1021c:	strtmi	sp, [r8], -sp, rrx
   10220:	b	ffa4e1f8 <_ZdlPv@@Base+0xffa3d7f4>
   10224:	strtmi	r9, [r8], #-2842	; 0xfffff4e6
   10228:	tstlt	fp, r0, ror #2
   1022c:	andhi	pc, r0, r3, asr #17
   10230:			; <UNDEFINED> instruction: 0xf8d768bb
   10234:	blcs	3426c <_ZdlPv@@Base+0x23868>
   10238:	mrcge	4, 4, APSR_nzcv, cr13, cr15, {1}
   1023c:	andls	pc, r0, r3, asr #17
   10240:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10244:	bcs	49ca8 <_ZdlPv@@Base+0x392a4>
   10248:	adchi	pc, r6, r0
   1024c:	movweq	pc, #4361	; 0x1109	; <UNPREDICTABLE>
   10250:	strb	r6, [r4, r3, ror #1]!
   10254:	blcs	36ec8 <_ZdlPv@@Base+0x264c4>
   10258:	adcshi	pc, pc, r0
   1025c:	blcs	b76e84 <_ZdlPv@@Base+0xb66480>
   10260:	tsthi	r5, r0	; <UNPREDICTABLE>
   10264:	ldrbmi	r9, [r0], -pc, lsl #18
   10268:	bl	dce240 <_ZdlPv@@Base+0xdbd83c>
   1026c:			; <UNDEFINED> instruction: 0xf47f2800
   10270:	blls	13bbbc <_ZdlPv@@Base+0x12b1b8>
   10274:	stmibmi	lr, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
   10278:	blls	2b6294 <_ZdlPv@@Base+0x2a5890>
   1027c:	stmdapl	r0, {r1, r9, fp, ip, pc}^
   10280:	ldmdavc	fp, {r0, r2, r3, r6, r7, r8, fp, lr}
   10284:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   10288:	stmdavs	r0, {r8, sl, ip, pc}
   1028c:			; <UNDEFINED> instruction: 0xf988f001
   10290:	movwls	r6, #38947	; 0x9823
   10294:	andcs	r4, r0, #205824	; 0x32400
   10298:			; <UNDEFINED> instruction: 0xf04f9909
   1029c:	ldrbtmi	r0, [fp], #-2367	; 0xfffff6c1
   102a0:	smlatbcc	r1, r2, r0, r6
   102a4:	eorvs	r6, r1, r3, ror #2
   102a8:	mvnslt	lr, r5, ror #12
   102ac:	rscvs	r6, r7, r3, lsr #16
   102b0:	eorvs	r3, r3, r1, lsl #6
   102b4:			; <UNDEFINED> instruction: 0x4613e652
   102b8:	str	r6, [r2], -r2, lsr #4
   102bc:	blcs	36ed4 <_ZdlPv@@Base+0x264d0>
   102c0:			; <UNDEFINED> instruction: 0x4628d15b
   102c4:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   102c8:	b	fe54e2a0 <_ZdlPv@@Base+0xfe53d89c>
   102cc:	movwcc	r9, #6919	; 0x1b07
   102d0:	movwcs	r6, #35	; 0x23
   102d4:	strtmi	r6, [r8], #-163	; 0xffffff5d
   102d8:	strb	r6, [ip], -r0, ror #2
   102dc:			; <UNDEFINED> instruction: 0xf000429e
   102e0:	bls	b0564 <_ZdlPv@@Base+0x9fb60>
   102e4:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   102e8:	eorvs	r3, r3, r1, lsl #6
   102ec:	ldrt	r6, [r5], -r2, ror #1
   102f0:	ldrbtmi	r4, [r9], #-2483	; 0xfffff64d
   102f4:			; <UNDEFINED> instruction: 0xf954f001
   102f8:	adcsmi	lr, r3, #32768000	; 0x1f40000
   102fc:	adchi	pc, r7, r0, lsl #5
   10300:	blls	b6b40 <_ZdlPv@@Base+0xa613c>
   10304:	bls	1e1358 <_ZdlPv@@Base+0x1d0954>
   10308:	andcc	r6, r2, #5963776	; 0x5b0000
   1030c:	rscvs	r6, r3, r2, lsr #32
   10310:			; <UNDEFINED> instruction: 0xf8cde785
   10314:			; <UNDEFINED> instruction: 0x4633b074
   10318:	ldmib	sp, {r0, r1, r5, r7, r9, sl, lr}^
   1031c:			; <UNDEFINED> instruction: 0xf8dd5607
   10320:	ldcls	0, cr10, [sp], {36}	; 0x24
   10324:			; <UNDEFINED> instruction: 0xf0402b00
   10328:			; <UNDEFINED> instruction: 0xf1bb80a4
   1032c:			; <UNDEFINED> instruction: 0xf0000f00
   10330:			; <UNDEFINED> instruction: 0xf8db80ce
   10334:	stccs	0, cr3, [r0, #-16]
   10338:	blcs	444d4 <_ZdlPv@@Base+0x33ad0>
   1033c:	sbcshi	pc, r3, r0
   10340:	movwcc	r9, #6918	; 0x1b06
   10344:	ldrtmi	r6, [r8], -r3, ror #1
   10348:	b	154e320 <_ZdlPv@@Base+0x153d91c>
   1034c:	ldrtmi	r9, [r8], #-2842	; 0xfffff4e6
   10350:	tstlt	r3, r0, ror #2
   10354:	blls	e1bc4 <_ZdlPv@@Base+0xd11c0>
   10358:	ldmib	fp, {r0, r1, r4, sp, lr}^
   1035c:	blcs	1e76c <_ZdlPv@@Base+0xdd68>
   10360:	svcge	0x006cf47f
   10364:	addsmi	lr, lr, #7340032	; 0x700000
   10368:	addshi	pc, r5, r0
   1036c:			; <UNDEFINED> instruction: 0xf8529a02
   10370:	movwcc	r7, #4131	; 0x1023
   10374:	rscvs	r6, r7, r3, lsr #32
   10378:	stcls	6, cr14, [r5, #-392]	; 0xfffffe78
   1037c:	bls	a25b4 <_ZdlPv@@Base+0x91bb0>
   10380:	stmdapl	r8!, {r4, r7, r8, fp, lr}
   10384:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
   10388:	stmdavs	r0, {r1, r4, fp, sp, lr}
   1038c:			; <UNDEFINED> instruction: 0xf908f001
   10390:	stmdbvs	r5!, {r0, r1, r5, fp, sp, lr}^
   10394:	ldr	r9, [r4, r7, lsl #6]
   10398:			; <UNDEFINED> instruction: 0xb1a39b04
   1039c:	stmdals	r7, {r1, r9, fp, ip, pc}
   103a0:	stmdbls	r5, {r0, r1, r7, r8, r9, fp, lr}
   103a4:	eorpl	pc, r0, r2, asr r8	; <UNPREDICTABLE>
   103a8:	stmiapl	r8, {r1, r4, fp, sp, lr}^
   103ac:	ldmdavs	r9!, {r0, r1, r3, r5, r6, fp, ip, sp, lr}
   103b0:	stmdavs	r0, {r0, r2, r3, r5, r8, r9, fp, sp}
   103b4:	addshi	pc, r0, r0
   103b8:	tstls	r0, fp, lsr #16
   103bc:	ldrbtmi	r4, [r9], #-2434	; 0xfffff67e
   103c0:			; <UNDEFINED> instruction: 0xf8eef001
   103c4:	strtmi	r6, [r8], -r5, ror #18
   103c8:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   103cc:	b	4ce3a4 <_ZdlPv@@Base+0x4bd9a0>
   103d0:	strdvs	r6, [r3], fp	; <UNPREDICTABLE>
   103d4:	cmnvs	r0, r8, lsr #8
   103d8:	blls	149b14 <_ZdlPv@@Base+0x139110>
   103dc:			; <UNDEFINED> instruction: 0xf43f2b00
   103e0:	blls	23c14c <_ZdlPv@@Base+0x22b748>
   103e4:			; <UNDEFINED> instruction: 0xf47f2b2d
   103e8:	strtmi	sl, [fp], -r6, asr #30
   103ec:	stcls	8, cr4, [r5, #-448]	; 0xfffffe40
   103f0:	ldmdbmi	r6!, {r1, r9, fp, ip, pc}^
   103f4:	ldmdavs	r2, {r3, r5, fp, ip, lr}
   103f8:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   103fc:			; <UNDEFINED> instruction: 0xf8d0f001
   10400:	movwls	r6, #38947	; 0x9823
   10404:	blcs	8a124 <_ZdlPv@@Base+0x79720>
   10408:	stmdavs	r3!, {r0, r2, r3, r4, r7, r8, ip, lr, pc}
   1040c:	vrshr.s64	d4, d19, #64
   10410:	bls	b0664 <_ZdlPv@@Base+0x9fc60>
   10414:	eorcs	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   10418:	eorvs	r3, r3, r1, lsl #6
   1041c:	ldr	r6, [r2, r2, ror #1]
   10420:	blcs	37038 <_ZdlPv@@Base+0x26634>
   10424:			; <UNDEFINED> instruction: 0xf8c4d145
   10428:			; <UNDEFINED> instruction: 0xf89a8008
   1042c:	blcs	e9c434 <_ZdlPv@@Base+0xe8ba30>
   10430:			; <UNDEFINED> instruction: 0xf04fbf0c
   10434:			; <UNDEFINED> instruction: 0xf04f093a
   10438:	str	r0, [pc, #2367]	; 10d7f <_ZdlPv@@Base+0x37b>
   1043c:	ldmib	sp, {r2, r3, r4, r6, r9, sl, lr}^
   10440:			; <UNDEFINED> instruction: 0xf8dd5607
   10444:	strbmi	sl, [fp], r4, lsr #32
   10448:	andhi	pc, ip, sp, asr #17
   1044c:	blls	14a218 <_ZdlPv@@Base+0x139814>
   10450:	cmple	r3, r0, lsl #22
   10454:			; <UNDEFINED> instruction: 0xf7f44628
   10458:	ldmvs	fp!, {r1, r2, r3, r6, r7, r8, fp, sp, lr, pc}^
   1045c:	strtmi	r6, [r8], #-163	; 0xffffff5d
   10460:			; <UNDEFINED> instruction: 0xf89a6160
   10464:	blcs	e9c46c <_ZdlPv@@Base+0xe8ba68>
   10468:	mcrge	4, 6, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   1046c:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   10470:	blls	149a7c <_ZdlPv@@Base+0x139078>
   10474:	cmple	r0, r0, lsl #22
   10478:			; <UNDEFINED> instruction: 0xf04f4638
   1047c:			; <UNDEFINED> instruction: 0xf7f4093f
   10480:	stmdavs	r3!, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   10484:	eorvs	r3, r3, r1, lsl #6
   10488:	cmnvs	r0, r8, lsr r4
   1048c:	blls	149a60 <_ZdlPv@@Base+0x13905c>
   10490:			; <UNDEFINED> instruction: 0xd1aa2b00
   10494:	blls	14a094 <_ZdlPv@@Base+0x139690>
   10498:	cmple	fp, r0, lsl #22
   1049c:	andhi	pc, r8, r4, asr #17
   104a0:	mulcc	r0, sl, r8
   104a4:	svclt	0x000c2b3a
   104a8:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   104ac:	ldmdbeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   104b0:	cfstr32ls	mvfx14, [r5, #-388]	; 0xfffffe7c
   104b4:	ldmdami	lr!, {r0, r1, r6, r9, sl, lr}
   104b8:	stmdbmi	r5, {r1, r9, fp, ip, pc}^
   104bc:	ldmdavs	r2, {r3, r5, fp, ip, lr}
   104c0:	stmdavs	r0, {r0, r3, r4, r5, r6, sl, lr}
   104c4:			; <UNDEFINED> instruction: 0xf86cf001
   104c8:	strls	lr, [r6, -sp, lsr #15]
   104cc:	movwcs	lr, #1479	; 0x5c7
   104d0:	ldmdbeq	r7, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
   104d4:	strb	r6, [lr, #-355]	; 0xfffffe9d
   104d8:	ldmdbmi	lr!, {r0, r1, r3, r9, sl, lr}
   104dc:			; <UNDEFINED> instruction: 0xf0014479
   104e0:	stmdbvs	r5!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   104e4:	blls	14a2a8 <_ZdlPv@@Base+0x1398a4>
   104e8:	teqle	pc, r0, lsl #22
   104ec:			; <UNDEFINED> instruction: 0xf04f4638
   104f0:			; <UNDEFINED> instruction: 0xf7f4093f
   104f4:	ldrtmi	lr, [r8], #-2432	; 0xfffff680
   104f8:	ldr	r6, [ip, #-352]!	; 0xfffffea0
   104fc:	stmdals	r7, {r1, r9, fp, ip, pc}
   10500:			; <UNDEFINED> instruction: 0xf852492b
   10504:	stmdals	r5, {r5, ip, sp}
   10508:	stmdapl	r0, {r1, r4, fp, sp, lr}^
   1050c:	stmdavs	r0, {r1, r4, r5, r8, fp, lr}
   10510:			; <UNDEFINED> instruction: 0xf0014479
   10514:	stmdbvs	r5!, {r0, r2, r6, fp, ip, sp, lr, pc}^
   10518:	blmi	98a390 <_ZdlPv@@Base+0x97998c>
   1051c:	stmdavs	r1!, {r0, r2, fp, ip, pc}
   10520:	stmiapl	r0, {r1, r8, sl, fp, ip, pc}^
   10524:	eorcc	pc, r1, r5, asr r8	; <UNPREDICTABLE>
   10528:	stmdavs	sl!, {r2, r3, r5, r8, fp, lr}
   1052c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   10530:			; <UNDEFINED> instruction: 0xf836f001
   10534:	ldr	r6, [pc, r7, ror #18]
   10538:	bllt	ab6d50 <_ZdlPv@@Base+0xaa634c>
   1053c:	strtmi	r6, [r8], -r5, ror #18
   10540:	ldmdb	r8, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10544:	cmnvs	r0, r8, lsr #8
   10548:	mulcc	r0, sl, r8
   1054c:			; <UNDEFINED> instruction: 0xf47f2b3a
   10550:			; <UNDEFINED> instruction: 0xe78bae54
   10554:	strbmi	r9, [r3], -r5, lsl #26
   10558:	bls	a25b4 <_ZdlPv@@Base+0x91bb0>
   1055c:	stmdapl	r8!, {r5, r8, fp, lr}
   10560:	ldrbtmi	r6, [r9], #-2066	; 0xfffff7ee
   10564:			; <UNDEFINED> instruction: 0xf0016800
   10568:			; <UNDEFINED> instruction: 0xe797f81b
   1056c:	stmdals	r5, {r4, r8, fp, lr}
   10570:			; <UNDEFINED> instruction: 0xf8db9a02
   10574:	stmdapl	r0, {ip, sp}^
   10578:	ldmdavs	r2, {r1, r3, r4, r8, fp, lr}
   1057c:	ldrbtmi	r6, [r9], #-2048	; 0xfffff800
   10580:			; <UNDEFINED> instruction: 0xf80ef001
   10584:	ldr	r6, [r1, r7, ror #18]!
   10588:			; <UNDEFINED> instruction: 0xf1034909
   1058c:	stmdals	r5, {r7, r8, r9, lr}
   10590:	vstrls	d3, [r2, #-4]
   10594:	ldmdbmi	r4, {r6, fp, ip, lr}
   10598:			; <UNDEFINED> instruction: 0xf855682a
   1059c:	ldrbtmi	r3, [r9], #-35	; 0xffffffdd
   105a0:			; <UNDEFINED> instruction: 0xf0006800
   105a4:			; <UNDEFINED> instruction: 0xe7c9fffd
   105a8:	andeq	sl, r1, r6, ror #31
   105ac:	andeq	r7, r0, lr, ror pc
   105b0:	andeq	r0, r0, ip, asr r1
   105b4:	andeq	r7, r0, r8, lsl #28
   105b8:	andeq	r7, r0, r2, asr sp
   105bc:	muleq	r0, lr, pc	; <UNPREDICTABLE>
   105c0:	andeq	r7, r0, r2, lsr #26
   105c4:	andeq	r7, r0, sl, lsl #23
   105c8:	andeq	r7, r0, r2, lsr #23
   105cc:	andeq	r7, r0, r0, asr #23
   105d0:	andeq	r7, r0, r0, ror fp
   105d4:	andeq	r7, r0, r4, asr sl
   105d8:	andeq	r7, r0, r0, lsl #21
   105dc:	andeq	r7, r0, sl, lsr #22
   105e0:	andeq	r7, r0, lr, asr #21
   105e4:	strdeq	r7, [r0], -lr
   105e8:	strdeq	r7, [r0], -r2
   105ec:	mvnsmi	lr, sp, lsr #18
   105f0:			; <UNDEFINED> instruction: 0xf8dfb084
   105f4:	svcls	0x000a8044
   105f8:	ldrbtmi	r9, [r8], #3339	; 0xd0b
   105fc:			; <UNDEFINED> instruction: 0xf8d84c0f
   10600:	ldrbtmi	r6, [ip], #-0
   10604:	strls	r9, [r3], #-1792	; 0xfffff900
   10608:	svcls	0x000c9501
   1060c:	ldrdpl	pc, [r4], -r8
   10610:	stmib	r4, {r1, r8, r9, sl, ip, pc}^
   10614:			; <UNDEFINED> instruction: 0xf7ff6500
   10618:	bmi	28f5fc <_ZdlPv@@Base+0x27ebf8>
   1061c:	blmi	26a6a8 <_ZdlPv@@Base+0x259ca4>
   10620:	stmiavs	r5!, {r1, r3, r4, r5, r6, sl, lr}
   10624:	andne	pc, r0, r8, asr #17
   10628:	ldmpl	r3, {r0, r5, r6, r7, fp, sp, lr}^
   1062c:	andpl	pc, r8, r8, asr #17
   10630:	andlt	r6, r4, r9, lsl r0
   10634:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10638:	andeq	fp, r1, sl, lsr #15
   1063c:	ldrdeq	lr, [r1], -r2
   10640:	strdeq	sl, [r1], -r0
   10644:	andeq	r0, r0, r4, lsl #2
   10648:	addlt	fp, r4, r0, lsl r5
   1064c:	strcs	r2, [r1], #-768	; 0xfffffd00
   10650:	movwcc	lr, #2509	; 0x9cd
   10654:			; <UNDEFINED> instruction: 0xf7ff9402
   10658:	andlt	pc, r4, r9, asr #31
   1065c:	svclt	0x0000bd10
   10660:	addlt	fp, r5, r0, lsr r5
   10664:	cfstrsls	mvf2, [r8, #-0]
   10668:	strmi	lr, [r1], #-2509	; 0xfffff633
   1066c:			; <UNDEFINED> instruction: 0xf7ff9500
   10670:			; <UNDEFINED> instruction: 0xb005ffbd
   10674:	svclt	0x0000bd30
   10678:	addlt	fp, r4, r0, ror r5
   1067c:	cfcpysls	mvf2, mvf8
   10680:	strls	r9, [r2], #-3337	; 0xfffff2f7
   10684:	strls	r9, [r3, #-1536]	; 0xfffffa00
   10688:			; <UNDEFINED> instruction: 0xf7ff9401
   1068c:			; <UNDEFINED> instruction: 0xb004fbbd
   10690:	svclt	0x0000bd70
   10694:	addlt	fp, r5, r0, lsr r5
   10698:	stceq	0, cr15, [r0], {79}	; 0x4f
   1069c:	cfstr32ls	mvfx2, [r8], {1}
   106a0:			; <UNDEFINED> instruction: 0x5c01e9cd
   106a4:			; <UNDEFINED> instruction: 0xf7ff9400
   106a8:	andlt	pc, r5, r1, lsr #31
   106ac:	svclt	0x0000bd30
   106b0:	addlt	fp, r4, r0, ror r5
   106b4:	stcls	6, cr2, [r8], {-0}
   106b8:	strls	r9, [r2], -r9, lsl #26
   106bc:	strcs	r9, [r1], #-1024	; 0xfffffc00
   106c0:	strls	r9, [r1], #-1283	; 0xfffffafd
   106c4:	blx	fe84e6ca <_ZdlPv@@Base+0xfe83dcc6>
   106c8:	ldcllt	0, cr11, [r0, #-16]!
   106cc:	blmi	5a2f28 <_ZdlPv@@Base+0x592524>
   106d0:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   106d4:	ldmdbmi	r5, {r0, r2, r7, ip, sp, pc}
   106d8:			; <UNDEFINED> instruction: 0x466d58d3
   106dc:	cfldrsmi	mvf4, [r4], {121}	; 0x79
   106e0:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   106e4:			; <UNDEFINED> instruction: 0xf04f9303
   106e8:			; <UNDEFINED> instruction: 0xf0000300
   106ec:	blmi	48f930 <_ZdlPv@@Base+0x47ef2c>
   106f0:			; <UNDEFINED> instruction: 0x4628447c
   106f4:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   106f8:	cdp2	0, 15, cr15, cr4, cr0, {0}
   106fc:			; <UNDEFINED> instruction: 0xf0004628
   10700:	bmi	38fa34 <_ZdlPv@@Base+0x37f030>
   10704:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10708:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1070c:	subsmi	r9, sl, r3, lsl #22
   10710:	andlt	sp, r5, r1, lsl #2
   10714:			; <UNDEFINED> instruction: 0xf7f4bd30
   10718:	strtmi	lr, [r8], -r6, lsr #16
   1071c:	ldc2	0, cr15, [ip]
   10720:	stmda	r6!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10724:	andeq	sl, r1, lr, lsr r7
   10728:	andeq	r0, r0, r0, ror #1
   1072c:	ldrdeq	r7, [r0], -r0
   10730:	andeq	sl, r1, r0, lsr #14
   10734:			; <UNDEFINED> instruction: 0x000001b0
   10738:	andeq	sl, r1, sl, lsl #14
   1073c:	blmi	5a2f98 <_ZdlPv@@Base+0x592594>
   10740:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   10744:	ldmdbmi	r5, {r0, r2, r7, ip, sp, pc}
   10748:			; <UNDEFINED> instruction: 0x466d58d3
   1074c:	cfldrsmi	mvf4, [r4], {121}	; 0x79
   10750:	ldmdavs	fp, {r3, r5, r9, sl, lr}
   10754:			; <UNDEFINED> instruction: 0xf04f9303
   10758:			; <UNDEFINED> instruction: 0xf0000300
   1075c:	blmi	48f8c0 <_ZdlPv@@Base+0x47eebc>
   10760:			; <UNDEFINED> instruction: 0x4628447c
   10764:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
   10768:	cdp2	0, 11, cr15, cr12, cr0, {0}
   1076c:			; <UNDEFINED> instruction: 0xf0004628
   10770:	bmi	38f9c4 <_ZdlPv@@Base+0x37efc0>
   10774:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10778:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1077c:	subsmi	r9, sl, r3, lsl #22
   10780:	andlt	sp, r5, r1, lsl #2
   10784:			; <UNDEFINED> instruction: 0xf7f3bd30
   10788:	strtmi	lr, [r8], -lr, ror #31
   1078c:	stc2	0, cr15, [r4], {0}
   10790:	svc	0x00eef7f3
   10794:	andeq	sl, r1, lr, asr #13
   10798:	andeq	r0, r0, r0, ror #1
   1079c:	andeq	r7, r0, ip, ror r9
   107a0:			; <UNDEFINED> instruction: 0x0001a6b0
   107a4:			; <UNDEFINED> instruction: 0x000001b0
   107a8:	muleq	r1, sl, r6
   107ac:	ldrbtlt	r1, [r0], #-3587	; 0xfffff1fd
   107b0:			; <UNDEFINED> instruction: 0x4c19da1c
   107b4:	strbvs	pc, [r7, #-582]!	; 0xfffffdba	; <UNPREDICTABLE>
   107b8:	strbvs	pc, [r6, #-710]!	; 0xfffffd3a	; <UNPREDICTABLE>
   107bc:	ldrbtmi	r2, [ip], #-1546	; 0xfffff9f6
   107c0:	blx	fe15d81a <_ZdlPv@@Base+0xfe14ce16>
   107c4:	ldrbne	r2, [sl, r3, lsl #2]
   107c8:	bl	ff0a2050 <_ZdlPv@@Base+0xff09164c>
   107cc:	blx	19125a <_ZdlPv@@Base+0x180856>
   107d0:			; <UNDEFINED> instruction: 0x46133112
   107d4:	eorseq	pc, r0, #1073741872	; 0x40000030
   107d8:	stccs	8, cr15, [r1, #-16]
   107dc:	mvnsle	r2, r0, lsl #22
   107e0:			; <UNDEFINED> instruction: 0x232d3802
   107e4:	stccc	8, cr15, [r1], {4}
   107e8:			; <UNDEFINED> instruction: 0x4770bc70
   107ec:			; <UNDEFINED> instruction: 0xf64c480b
   107f0:			; <UNDEFINED> instruction: 0xf6cc44cd
   107f4:	strcs	r4, [sl, #-1228]	; 0xfffffb34
   107f8:	andscc	r4, r4, r8, ror r4
   107fc:	andne	pc, r3, #164, 22	; 0x29000
   10800:	blx	152b52 <_ZdlPv@@Base+0x14214e>
   10804:			; <UNDEFINED> instruction: 0x46133112
   10808:	eorseq	pc, r0, #1073741824	; 0x40000000
   1080c:	stccs	8, cr15, [r1, #-0]
   10810:	mvnsle	r2, r0, lsl #22
   10814:			; <UNDEFINED> instruction: 0x4770bc70
   10818:	andeq	lr, r1, lr, lsr fp
   1081c:	andeq	lr, r1, r4, lsl #22
   10820:	ldrbtlt	r4, [r0], #-2316	; 0xfffff6f4
   10824:			; <UNDEFINED> instruction: 0xf64c4479
   10828:	smlawtcc	ip, sp, r5, r4
   1082c:	strbmi	pc, [ip, #1740]	; 0x6cc	; <UNPREDICTABLE>
   10830:	blx	fe95a062 <_ZdlPv@@Base+0xfe94965e>
   10834:	strmi	r2, [r4], -r0, lsl #6
   10838:	b	13db864 <_ZdlPv@@Base+0x13cae60>
   1083c:	blx	191792 <_ZdlPv@@Base+0x180d8e>
   10840:			; <UNDEFINED> instruction: 0x46180213
   10844:	teqeq	r0, #-2147483648	; 0x80000000	; <UNPREDICTABLE>
   10848:	stccc	8, cr15, [r1, #-4]
   1084c:			; <UNDEFINED> instruction: 0x4608d8f1
   10850:			; <UNDEFINED> instruction: 0x4770bc70
   10854:	ldrdeq	lr, [r1], -r8
   10858:	blmi	132318c <_ZdlPv@@Base+0x1312788>
   1085c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   10860:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   10864:	ldmdavs	fp, {r1, r3, r6, r9, fp, lr}
   10868:			; <UNDEFINED> instruction: 0xf04f9303
   1086c:	stmdavc	r3, {r8, r9}
   10870:	blcs	821a60 <_ZdlPv@@Base+0x81105c>
   10874:			; <UNDEFINED> instruction: 0xf810d103
   10878:	blcs	820484 <_ZdlPv@@Base+0x80fa80>
   1087c:	stmdbmi	r5, {r0, r1, r3, r4, r5, r6, r7, ip, lr, pc}^
   10880:	stclpl	8, cr5, [ip], {81}	; 0x51
   10884:	subsle	r2, pc, r0, lsl #24
   10888:	strcs	r7, [r0], #-2051	; 0xfffff7fd
   1088c:			; <UNDEFINED> instruction: 0xf1a3250a
   10890:			; <UNDEFINED> instruction: 0xf8100230
   10894:	blx	1604a2 <_ZdlPv@@Base+0x14fa9e>
   10898:	cfstrdpl	mvd2, [sl], {4}
   1089c:	mvnsle	r2, r0, lsl #20
   108a0:	bicseq	pc, pc, r3
   108a4:	svclt	0x00182b0a
   108a8:	andle	r2, r2, r0, lsl #18
   108ac:			; <UNDEFINED> instruction: 0xf810e061
   108b0:	blcs	8204bc <_ZdlPv@@Base+0x80fab8>
   108b4:			; <UNDEFINED> instruction: 0xf1a3d0fb
   108b8:	blx	fec910e8 <_ZdlPv@@Base+0xfec806e4>
   108bc:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   108c0:	svclt	0x00082b00
   108c4:	bcs	190d0 <_ZdlPv@@Base+0x86cc>
   108c8:	stmdavc	r1, {r0, r3, r6, r8, ip, lr, pc}
   108cc:	ldmdbcs	ip, {r0, r2, r9, sl, lr}^
   108d0:	stmdbcs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   108d4:	movwcs	fp, #7948	; 0x1f0c
   108d8:			; <UNDEFINED> instruction: 0xf0112300
   108dc:	svclt	0x00080fdf
   108e0:	ldmdblt	r3!, {r0, r8, r9, sp}^
   108e4:	svccs	0x0001f815
   108e8:	svclt	0x00182a5c
   108ec:	svclt	0x000c2a0a
   108f0:	movwcs	r2, #769	; 0x301
   108f4:	svceq	0x00dff012
   108f8:	movwcs	fp, #7944	; 0x1f08
   108fc:	rscsle	r2, r1, r0, lsl #22
   10900:	strbtmi	r1, [lr], -sl, lsr #20
   10904:	ldrtmi	r4, [r0], -r1, lsl #12
   10908:	blx	18cc912 <_ZdlPv@@Base+0x18bbf0e>
   1090c:	blcs	82e9c0 <_ZdlPv@@Base+0x81dfbc>
   10910:			; <UNDEFINED> instruction: 0xf815d103
   10914:	blcs	820520 <_ZdlPv@@Base+0x80fb1c>
   10918:	blcs	44d0c <_ZdlPv@@Base+0x34308>
   1091c:	blcs	2c0584 <_ZdlPv@@Base+0x2afb80>
   10920:	ldmib	sp, {r0, r3, r5, r8, ip, lr, pc}^
   10924:	addsmi	r3, r3, #268435456	; 0x10000000
   10928:	bls	471a8 <_ZdlPv@@Base+0x367a4>
   1092c:	tstls	r1, r9, asr ip
   10930:	ldrbpl	r2, [r1], #256	; 0x100
   10934:			; <UNDEFINED> instruction: 0xf0009800
   10938:			; <UNDEFINED> instruction: 0x4620fe13
   1093c:	cdp2	0, 2, cr15, cr6, cr0, {0}
   10940:	ldrtmi	r2, [r0], -r1, lsl #8
   10944:	blx	fea4c94e <_ZdlPv@@Base+0xfea3bf4a>
   10948:	blmi	42319c <_ZdlPv@@Base+0x412798>
   1094c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10950:	blls	ea9c0 <_ZdlPv@@Base+0xd9fbc>
   10954:	tstle	r0, sl, asr r0
   10958:	andlt	r4, r4, r0, lsr #12
   1095c:			; <UNDEFINED> instruction: 0x4620bd70
   10960:			; <UNDEFINED> instruction: 0xf0002401
   10964:			; <UNDEFINED> instruction: 0xe7effe13
   10968:			; <UNDEFINED> instruction: 0xf0004630
   1096c:	blls	8f960 <_ZdlPv@@Base+0x7ef5c>
   10970:			; <UNDEFINED> instruction: 0x4614e7db
   10974:	strcs	lr, [r0], #-2024	; 0xfffff818
   10978:			; <UNDEFINED> instruction: 0xf7f3e7e3
   1097c:			; <UNDEFINED> instruction: 0x4630eef4
   10980:	blx	fe2cc98a <_ZdlPv@@Base+0xfe2bbf86>
   10984:	mrc	7, 7, APSR_nzcv, cr4, cr3, {7}
   10988:			; <UNDEFINED> instruction: 0x0001a5b4
   1098c:	andeq	r0, r0, r0, ror #1
   10990:	andeq	sl, r1, r0, lsr #11
   10994:	andeq	r0, r0, r8, ror r1
   10998:	andeq	sl, r1, r4, asr #9
   1099c:	svclt	0x00004770
   109a0:	addlt	fp, r3, r0, lsl #10
   109a4:			; <UNDEFINED> instruction: 0xf7f39001
   109a8:	stmdbls	r1, {r1, r2, r5, r8, r9, sl, fp, sp, lr, pc}
   109ac:	andcs	r4, r2, r2, lsl #12
   109b0:			; <UNDEFINED> instruction: 0xf85db003
   109b4:			; <UNDEFINED> instruction: 0xf7f3eb04
   109b8:	svclt	0x0000bf2f

000109bc <_Znwj@@Base>:
   109bc:	cmp	r0, #1
   109be:	push	{r3, lr}
   109c0:	it	cc
   109c2:	movcc	r0, #1
   109c4:	blx	47e8 <malloc@plt>
   109c8:	ldr	r3, [pc, #40]	; (109f4 <_Znwj@@Base+0x38>)
   109ca:	add	r3, pc
   109cc:	cbz	r0, 109d0 <_Znwj@@Base+0x14>
   109ce:	pop	{r3, pc}
   109d0:	ldr	r2, [pc, #36]	; (109f8 <_Znwj@@Base+0x3c>)
   109d2:	ldr	r3, [r3, r2]
   109d4:	ldr	r0, [r3, #0]
   109d6:	cbz	r0, 109e4 <_Znwj@@Base+0x28>
   109d8:	bl	109a0 <__printf_chk@plt+0xc0b0>
   109dc:	ldr	r0, [pc, #28]	; (109fc <_Znwj@@Base+0x40>)
   109de:	add	r0, pc
   109e0:	bl	109a0 <__printf_chk@plt+0xc0b0>
   109e4:	ldr	r0, [pc, #24]	; (10a00 <_Znwj@@Base+0x44>)
   109e6:	add	r0, pc
   109e8:	bl	109a0 <__printf_chk@plt+0xc0b0>
   109ec:	mov.w	r0, #4294967295	; 0xffffffff
   109f0:	blx	4834 <_exit@plt>
   109f4:	add	r4, pc, #280	; (adr r4, 10b10 <_ZdlPv@@Base+0x10c>)
   109f6:	movs	r1, r0
   109f8:	lsls	r4, r4, #4
   109fa:	movs	r0, r0
   109fc:	strb	r6, [r7, #29]
   109fe:	movs	r0, r0
   10a00:	strb	r2, [r7, #29]
	...

00010a04 <_ZdlPv@@Base>:
   10a04:	cbz	r0, 10a0a <_ZdlPv@@Base+0x6>
   10a06:	b.w	46ac <free@plt>
   10a0a:	bx	lr
   10a0c:	cbz	r0, 10a12 <_ZdlPv@@Base+0xe>
   10a0e:	b.w	46ac <free@plt>
   10a12:	bx	lr
   10a14:	push	{r4, lr}
   10a16:	mov	r4, r0
   10a18:	cbz	r0, 10a3e <_ZdlPv@@Base+0x3a>
   10a1a:	ldrb	r0, [r4, #0]
   10a1c:	mov	r2, r4
   10a1e:	cbnz	r0, 10a34 <_ZdlPv@@Base+0x30>
   10a20:	b.n	10a3c <_ZdlPv@@Base+0x38>
   10a22:	add.w	r0, r3, r0, lsl #4
   10a26:	ands.w	r1, r0, #4026531840	; 0xf0000000
   10a2a:	bic.w	r3, r0, #4026531840	; 0xf0000000
   10a2e:	it	ne
   10a30:	eorne.w	r0, r3, r1, lsr #24
   10a34:	ldrb.w	r3, [r2, #1]!
   10a38:	cmp	r3, #0
   10a3a:	bne.n	10a22 <_ZdlPv@@Base+0x1e>
   10a3c:	pop	{r4, pc}
   10a3e:	ldr	r1, [pc, #12]	; (10a4c <_ZdlPv@@Base+0x48>)
   10a40:	movs	r0, #27
   10a42:	add	r1, pc
   10a44:	bl	f5b4 <__printf_chk@plt+0xacc4>
   10a48:	b.n	10a1a <_ZdlPv@@Base+0x16>
   10a4a:	nop
   10a4c:	strb	r6, [r5, #28]
   10a4e:	movs	r0, r0
   10a50:	push	{r3, r4, r5, r6, r7, lr}
   10a52:	cmp	r0, #100	; 0x64
   10a54:	ldr	r6, [pc, #52]	; (10a8c <_ZdlPv@@Base+0x88>)
   10a56:	add	r6, pc
   10a58:	bls.n	10a86 <_ZdlPv@@Base+0x82>
   10a5a:	ldr	r4, [pc, #52]	; (10a90 <_ZdlPv@@Base+0x8c>)
   10a5c:	mov	r5, r0
   10a5e:	ldr	r7, [pc, #52]	; (10a94 <_ZdlPv@@Base+0x90>)
   10a60:	movw	r0, #503	; 0x1f7
   10a64:	add	r4, pc
   10a66:	add	r7, pc
   10a68:	adds	r4, #8
   10a6a:	b.n	10a80 <_ZdlPv@@Base+0x7c>
   10a6c:	cbnz	r0, 10a7c <_ZdlPv@@Base+0x78>
   10a6e:	ldr	r3, [pc, #40]	; (10a98 <_ZdlPv@@Base+0x94>)
   10a70:	mov	r0, r7
   10a72:	ldr	r3, [r6, r3]
   10a74:	mov	r2, r3
   10a76:	mov	r1, r3
   10a78:	bl	fcbc <__printf_chk@plt+0xb3cc>
   10a7c:	ldr.w	r0, [r4], #4
   10a80:	cmp	r5, r0
   10a82:	bcs.n	10a6c <_ZdlPv@@Base+0x68>
   10a84:	pop	{r3, r4, r5, r6, r7, pc}
   10a86:	movs	r0, #101	; 0x65
   10a88:	pop	{r3, r4, r5, r6, r7, pc}
   10a8a:	nop
   10a8c:	add	r3, pc, #744	; (adr r3, 10d78 <_ZdlPv@@Base+0x374>)
   10a8e:	movs	r1, r0
   10a90:	strb	r4, [r0, #29]
   10a92:	movs	r0, r0
   10a94:	strb	r6, [r5, #28]
   10a96:	movs	r0, r0
   10a98:	lsls	r0, r6, #5
   10a9a:	movs	r0, r0
   10a9c:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10aa0:	mov	r8, r0
   10aa2:	ldr.w	r9, [sp, #40]	; 0x28
   10aa6:	mov	r5, r1
   10aa8:	mov	r7, r2
   10aaa:	mov	r4, r3
   10aac:	cmp	r3, #0
   10aae:	bne.n	10b40 <_ZdlPv@@Base+0x13c>
   10ab0:	cbz	r5, 10aca <_ZdlPv@@Base+0xc6>
   10ab2:	mov	r0, r5
   10ab4:	blx	48b4 <getenv@plt>
   10ab8:	mov	r6, r0
   10aba:	cbz	r0, 10aca <_ZdlPv@@Base+0xc6>
   10abc:	ldrb	r3, [r0, #0]
   10abe:	movs	r5, #1
   10ac0:	cbz	r3, 10ace <_ZdlPv@@Base+0xca>
   10ac2:	blx	47f4 <strlen@plt>
   10ac6:	adds	r5, r0, #2
   10ac8:	b.n	10ace <_ZdlPv@@Base+0xca>
   10aca:	movs	r5, #1
   10acc:	movs	r6, #0
   10ace:	cmp.w	r9, #0
   10ad2:	mov	sl, r4
   10ad4:	ite	ne
   10ad6:	movne.w	fp, #2
   10ada:	moveq.w	fp, #0
   10ade:	cbz	r4, 10ae6 <_ZdlPv@@Base+0xe2>
   10ae0:	ldrb	r0, [r4, #0]
   10ae2:	mov	sl, r0
   10ae4:	cbnz	r0, 10b34 <_ZdlPv@@Base+0x130>
   10ae6:	add	r5, fp
   10ae8:	mov	r0, r7
   10aea:	cbz	r7, 10af0 <_ZdlPv@@Base+0xec>
   10aec:	ldrb	r0, [r7, #0]
   10aee:	cbnz	r0, 10b2c <_ZdlPv@@Base+0x128>
   10af0:	add	r5, sl
   10af2:	add	r0, r5
   10af4:	blx	471c <_Znaj@plt+0x4>
   10af8:	movs	r3, #0
   10afa:	mov	r5, r0
   10afc:	str.w	r0, [r8]
   10b00:	strb	r3, [r0, #0]
   10b02:	cbz	r6, 10b08 <_ZdlPv@@Base+0x104>
   10b04:	ldrb	r3, [r6, #0]
   10b06:	cbnz	r3, 10b62 <_ZdlPv@@Base+0x15e>
   10b08:	cmp.w	r9, #0
   10b0c:	bne.n	10b4c <_ZdlPv@@Base+0x148>
   10b0e:	cbz	r4, 10b14 <_ZdlPv@@Base+0x110>
   10b10:	ldrb	r3, [r4, #0]
   10b12:	cbnz	r3, 10b82 <_ZdlPv@@Base+0x17e>
   10b14:	cbz	r7, 10b1a <_ZdlPv@@Base+0x116>
   10b16:	ldrb	r3, [r7, #0]
   10b18:	cbnz	r3, 10b78 <_ZdlPv@@Base+0x174>
   10b1a:	mov	r0, r5
   10b1c:	blx	47f4 <strlen@plt>
   10b20:	mov	r3, r0
   10b22:	mov	r0, r8
   10b24:	str.w	r3, [r8, #4]
   10b28:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10b2c:	mov	r0, r7
   10b2e:	blx	47f4 <strlen@plt>
   10b32:	b.n	10af0 <_ZdlPv@@Base+0xec>
   10b34:	mov	r0, r4
   10b36:	blx	47f4 <strlen@plt>
   10b3a:	add.w	sl, r0, #1
   10b3e:	b.n	10ae6 <_ZdlPv@@Base+0xe2>
   10b40:	ldr	r0, [pc, #88]	; (10b9c <_ZdlPv@@Base+0x198>)
   10b42:	add	r0, pc
   10b44:	blx	48b4 <getenv@plt>
   10b48:	mov	r4, r0
   10b4a:	b.n	10ab0 <_ZdlPv@@Base+0xac>
   10b4c:	mov	r0, r5
   10b4e:	blx	47f4 <strlen@plt>
   10b52:	ldr	r3, [pc, #76]	; (10ba0 <_ZdlPv@@Base+0x19c>)
   10b54:	movs	r2, #46	; 0x2e
   10b56:	add	r3, pc
   10b58:	ldrh	r3, [r3, #0]
   10b5a:	strb	r2, [r5, r0]
   10b5c:	adds	r0, #1
   10b5e:	strh	r3, [r5, r0]
   10b60:	b.n	10b0e <_ZdlPv@@Base+0x10a>
   10b62:	mov	r1, r6
   10b64:	blx	46ec <stpcpy@plt>
   10b68:	ldr	r3, [pc, #56]	; (10ba4 <_ZdlPv@@Base+0x1a0>)
   10b6a:	add	r3, pc
   10b6c:	ldrh	r3, [r3, #0]
   10b6e:	strh	r3, [r0, #0]
   10b70:	cmp.w	r9, #0
   10b74:	beq.n	10b0e <_ZdlPv@@Base+0x10a>
   10b76:	b.n	10b4c <_ZdlPv@@Base+0x148>
   10b78:	mov	r1, r7
   10b7a:	mov	r0, r5
   10b7c:	blx	4758 <strcat@plt>
   10b80:	b.n	10b1a <_ZdlPv@@Base+0x116>
   10b82:	mov	r0, r5
   10b84:	blx	47f4 <strlen@plt>
   10b88:	mov	r1, r4
   10b8a:	add	r0, r5
   10b8c:	blx	46ec <stpcpy@plt>
   10b90:	ldr	r3, [pc, #20]	; (10ba8 <_ZdlPv@@Base+0x1a4>)
   10b92:	add	r3, pc
   10b94:	ldrh	r3, [r3, #0]
   10b96:	strh	r3, [r0, #0]
   10b98:	b.n	10b14 <_ZdlPv@@Base+0x110>
   10b9a:	nop
   10b9c:	strb	r6, [r7, #26]
   10b9e:	movs	r0, r0
   10ba0:	strb	r2, [r6, #26]
   10ba2:	movs	r0, r0
   10ba4:	strb	r6, [r3, #26]
   10ba6:	movs	r0, r0
   10ba8:	strb	r6, [r6, #25]
   10baa:	movs	r0, r0
   10bac:	push	{r4, lr}
   10bae:	mov	r4, r0
   10bb0:	ldr	r0, [r0, #0]
   10bb2:	cbz	r0, 10bb8 <_ZdlPv@@Base+0x1b4>
   10bb4:	blx	479c <_ZdaPv@plt+0x4>
   10bb8:	mov	r0, r4
   10bba:	pop	{r4, pc}
   10bbc:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10bc0:	mov	r5, r0
   10bc2:	ldr.w	r8, [r0]
   10bc6:	mov	sl, r1
   10bc8:	mov	r0, r8
   10bca:	blx	47f4 <strlen@plt>
   10bce:	mov	r4, r0
   10bd0:	mov	r0, sl
   10bd2:	blx	47f4 <strlen@plt>
   10bd6:	mov	r6, r0
   10bd8:	adds	r0, r4, r0
   10bda:	adds	r0, #2
   10bdc:	blx	471c <_Znaj@plt+0x4>
   10be0:	ldr.w	r9, [r5, #4]
   10be4:	mov	r1, r8
   10be6:	sub.w	r4, r4, r9
   10bea:	mov	r2, r4
   10bec:	str	r0, [r5, #0]
   10bee:	add.w	fp, r0, r4
   10bf2:	mov	r7, r0
   10bf4:	blx	47dc <memcpy@plt>
   10bf8:	cmp.w	r9, #0
   10bfc:	beq.n	10c32 <_ZdlPv@@Base+0x22e>
   10bfe:	add.w	r5, fp, r6
   10c02:	mov	r1, sl
   10c04:	adds	r5, #1
   10c06:	mov	r2, r6
   10c08:	mov	r0, fp
   10c0a:	blx	47dc <memcpy@plt>
   10c0e:	movs	r3, #58	; 0x3a
   10c10:	strb.w	r3, [fp, r6]
   10c14:	add.w	r6, r5, r9
   10c18:	add.w	r1, r8, r4
   10c1c:	mov	r2, r9
   10c1e:	mov	r0, r5
   10c20:	blx	47dc <memcpy@plt>
   10c24:	movs	r3, #0
   10c26:	mov	r0, r8
   10c28:	strb	r3, [r6, #0]
   10c2a:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c2e:	b.w	4798 <_ZdaPv@plt>
   10c32:	add.w	fp, fp, #1
   10c36:	mov	r2, r6
   10c38:	add	r6, fp
   10c3a:	mov	r1, sl
   10c3c:	mov	r0, fp
   10c3e:	movs	r5, #58	; 0x3a
   10c40:	strb	r5, [r7, r4]
   10c42:	blx	47dc <memcpy@plt>
   10c46:	movs	r3, #0
   10c48:	mov	r0, r8
   10c4a:	strb	r3, [r6, #0]
   10c4c:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c50:	b.w	4798 <_ZdaPv@plt>
   10c54:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10c58:	sub	sp, #12
   10c5a:	mov	r4, r0
   10c5c:	mov	r7, r1
   10c5e:	str	r2, [sp, #4]
   10c60:	cmp	r1, #0
   10c62:	beq.n	10d42 <_ZdlPv@@Base+0x33e>
   10c64:	ldrb	r3, [r7, #0]
   10c66:	cmp	r3, #47	; 0x2f
   10c68:	beq.n	10cfc <_ZdlPv@@Base+0x2f8>
   10c6a:	ldr	r6, [r4, #0]
   10c6c:	ldrb	r3, [r6, #0]
   10c6e:	cmp	r3, #0
   10c70:	beq.n	10cfc <_ZdlPv@@Base+0x2f8>
   10c72:	mov	r0, r7
   10c74:	ldr.w	fp, [pc, #248]	; 10d70 <_ZdlPv@@Base+0x36c>
   10c78:	blx	47f4 <strlen@plt>
   10c7c:	ldr.w	sl, [pc, #244]	; 10d74 <_ZdlPv@@Base+0x370>
   10c80:	add	fp, pc
   10c82:	add	sl, pc
   10c84:	add.w	r8, r0, #1
   10c88:	b.n	10ce4 <_ZdlPv@@Base+0x2e0>
   10c8a:	cmp	r6, r4
   10c8c:	sub.w	r9, r4, r6
   10c90:	mov	r0, fp
   10c92:	bcs.n	10ca0 <_ZdlPv@@Base+0x29c>
   10c94:	ldrb.w	r1, [r4, #-1]
   10c98:	blx	48d8 <strchr@plt>
   10c9c:	cmp	r0, #0
   10c9e:	beq.n	10d1e <_ZdlPv@@Base+0x31a>
   10ca0:	add.w	r0, r8, r9
   10ca4:	blx	471c <_Znaj@plt+0x4>
   10ca8:	mov	r1, r6
   10caa:	mov	r2, r9
   10cac:	mov	r5, r0
   10cae:	blx	47dc <memcpy@plt>
   10cb2:	mov	r1, r7
   10cb4:	add.w	r0, r5, r9
   10cb8:	blx	474c <strcpy@plt>
   10cbc:	mov	r0, r5
   10cbe:	bl	11538 <_ZdlPv@@Base+0xb34>
   10cc2:	adds	r6, r4, #1
   10cc4:	mov	r9, r0
   10cc6:	mov	r0, r5
   10cc8:	blx	479c <_ZdaPv@plt+0x4>
   10ccc:	mov	r1, sl
   10cce:	mov	r0, r9
   10cd0:	blx	4880 <fopen64@plt>
   10cd4:	mov	r5, r0
   10cd6:	mov	r0, r9
   10cd8:	cmp	r5, #0
   10cda:	bne.n	10d58 <_ZdlPv@@Base+0x354>
   10cdc:	blx	46b0 <free@plt+0x4>
   10ce0:	ldrb	r3, [r4, #0]
   10ce2:	cbz	r3, 10d4e <_ZdlPv@@Base+0x34a>
   10ce4:	movs	r1, #58	; 0x3a
   10ce6:	mov	r0, r6
   10ce8:	blx	48d8 <strchr@plt>
   10cec:	mov	r4, r0
   10cee:	cmp	r0, #0
   10cf0:	bne.n	10c8a <_ZdlPv@@Base+0x286>
   10cf2:	mov	r0, r6
   10cf4:	blx	47f4 <strlen@plt>
   10cf8:	adds	r4, r6, r0
   10cfa:	b.n	10c8a <_ZdlPv@@Base+0x286>
   10cfc:	ldr	r1, [pc, #120]	; (10d78 <_ZdlPv@@Base+0x374>)
   10cfe:	mov	r0, r7
   10d00:	add	r1, pc
   10d02:	blx	4880 <fopen64@plt>
   10d06:	mov	r5, r0
   10d08:	cbz	r0, 10d4e <_ZdlPv@@Base+0x34a>
   10d0a:	ldr	r4, [sp, #4]
   10d0c:	cbz	r4, 10d16 <_ZdlPv@@Base+0x312>
   10d0e:	mov	r0, r7
   10d10:	bl	11538 <_ZdlPv@@Base+0xb34>
   10d14:	str	r0, [r4, #0]
   10d16:	mov	r0, r5
   10d18:	add	sp, #12
   10d1a:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d1e:	add.w	r3, r9, #1
   10d22:	str	r3, [sp, #0]
   10d24:	add.w	r0, r3, r8
   10d28:	blx	471c <_Znaj@plt+0x4>
   10d2c:	mov	r1, r6
   10d2e:	mov	r2, r9
   10d30:	mov	r5, r0
   10d32:	blx	47dc <memcpy@plt>
   10d36:	ldr	r3, [sp, #0]
   10d38:	movs	r1, #47	; 0x2f
   10d3a:	strb.w	r1, [r5, r9]
   10d3e:	mov	r9, r3
   10d40:	b.n	10cb2 <_ZdlPv@@Base+0x2ae>
   10d42:	ldr	r1, [pc, #56]	; (10d7c <_ZdlPv@@Base+0x378>)
   10d44:	movs	r0, #97	; 0x61
   10d46:	add	r1, pc
   10d48:	bl	f5b4 <__printf_chk@plt+0xacc4>
   10d4c:	b.n	10c64 <_ZdlPv@@Base+0x260>
   10d4e:	movs	r5, #0
   10d50:	mov	r0, r5
   10d52:	add	sp, #12
   10d54:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d58:	ldr	r3, [sp, #4]
   10d5a:	cbz	r3, 10d68 <_ZdlPv@@Base+0x364>
   10d5c:	mov	r0, r5
   10d5e:	str.w	r9, [r3]
   10d62:	add	sp, #12
   10d64:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10d68:	blx	46b0 <free@plt+0x4>
   10d6c:	b.n	10d16 <_ZdlPv@@Base+0x312>
   10d6e:	nop
   10d70:	subs	r6, #192	; 0xc0
   10d72:	movs	r0, r0
   10d74:	cmp	r7, #58	; 0x3a
   10d76:	movs	r0, r0
   10d78:	cmp	r6, #188	; 0xbc
   10d7a:	movs	r0, r0
   10d7c:	strb	r6, [r0, #19]
   10d7e:	movs	r0, r0
   10d80:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10d84:	mov	r7, r0
   10d86:	vpush	{d8}
   10d8a:	mov	r5, r1
   10d8c:	ldr.w	r9, [pc, #408]	; 10f28 <_ZdlPv@@Base+0x524>
   10d90:	mov	r8, r2
   10d92:	mov	r6, r3
   10d94:	add	r9, pc
   10d96:	sub	sp, #12
   10d98:	cmp	r3, #0
   10d9a:	beq.w	10ec4 <_ZdlPv@@Base+0x4c0>
   10d9e:	movs	r1, #114	; 0x72
   10da0:	mov	r0, r6
   10da2:	blx	48d8 <strchr@plt>
   10da6:	mov	r4, r0
   10da8:	cmp	r5, #0
   10daa:	beq.n	10e6c <_ZdlPv@@Base+0x468>
   10dac:	ldrb	r3, [r5, #0]
   10dae:	cmp	r3, #45	; 0x2d
   10db0:	beq.n	10e66 <_ZdlPv@@Base+0x462>
   10db2:	cmp	r4, #0
   10db4:	beq.n	10e9a <_ZdlPv@@Base+0x496>
   10db6:	ldrb	r3, [r5, #0]
   10db8:	cmp	r3, #47	; 0x2f
   10dba:	beq.n	10e9a <_ZdlPv@@Base+0x496>
   10dbc:	ldr.w	sl, [r7]
   10dc0:	ldrb.w	r2, [sl]
   10dc4:	cmp	r2, #0
   10dc6:	beq.n	10e9a <_ZdlPv@@Base+0x496>
   10dc8:	ldr	r3, [pc, #352]	; (10f2c <_ZdlPv@@Base+0x528>)
   10dca:	mov	r0, r5
   10dcc:	mov	r7, sl
   10dce:	add	r3, pc
   10dd0:	vmov	s16, r3
   10dd4:	blx	47f4 <strlen@plt>
   10dd8:	str.w	r8, [sp, #4]
   10ddc:	add.w	r9, r0, #1
   10de0:	b.n	10e4e <_ZdlPv@@Base+0x44a>
   10de2:	cmp	r7, r4
   10de4:	sub.w	r8, r4, r7
   10de8:	bcs.n	10dfa <_ZdlPv@@Base+0x3f6>
   10dea:	vmov	r0, s16
   10dee:	ldrb.w	r1, [r4, #-1]
   10df2:	blx	48d8 <strchr@plt>
   10df6:	cmp	r0, #0
   10df8:	beq.n	10eca <_ZdlPv@@Base+0x4c6>
   10dfa:	add.w	r0, r9, r8
   10dfe:	blx	471c <_Znaj@plt+0x4>
   10e02:	mov	r1, r7
   10e04:	mov	r2, r8
   10e06:	mov	sl, r0
   10e08:	blx	47dc <memcpy@plt>
   10e0c:	mov	r1, r5
   10e0e:	add.w	r0, sl, r8
   10e12:	blx	474c <strcpy@plt>
   10e16:	mov	r0, sl
   10e18:	bl	11538 <_ZdlPv@@Base+0xb34>
   10e1c:	mov	r7, r0
   10e1e:	mov	r0, sl
   10e20:	blx	479c <_ZdaPv@plt+0x4>
   10e24:	mov	r1, r6
   10e26:	mov	r0, r7
   10e28:	blx	4880 <fopen64@plt>
   10e2c:	mov	sl, r0
   10e2e:	cmp	r0, #0
   10e30:	bne.n	10f0e <_ZdlPv@@Base+0x50a>
   10e32:	blx	484c <__errno_location@plt>
   10e36:	mov	r8, r0
   10e38:	mov	r0, r7
   10e3a:	ldr.w	r7, [r8]
   10e3e:	blx	46b0 <free@plt+0x4>
   10e42:	cmp	r7, #2
   10e44:	bne.n	10f08 <_ZdlPv@@Base+0x504>
   10e46:	ldrb	r2, [r4, #0]
   10e48:	cmp	r2, #0
   10e4a:	beq.n	10f08 <_ZdlPv@@Base+0x504>
   10e4c:	adds	r7, r4, #1
   10e4e:	movs	r1, #58	; 0x3a
   10e50:	mov	r0, r7
   10e52:	blx	48d8 <strchr@plt>
   10e56:	mov	r4, r0
   10e58:	cmp	r0, #0
   10e5a:	bne.n	10de2 <_ZdlPv@@Base+0x3de>
   10e5c:	mov	r0, r7
   10e5e:	blx	47f4 <strlen@plt>
   10e62:	adds	r4, r7, r0
   10e64:	b.n	10de2 <_ZdlPv@@Base+0x3de>
   10e66:	ldrb	r3, [r5, #1]
   10e68:	cmp	r3, #0
   10e6a:	bne.n	10db2 <_ZdlPv@@Base+0x3ae>
   10e6c:	cmp.w	r8, #0
   10e70:	beq.n	10e82 <_ZdlPv@@Base+0x47e>
   10e72:	cmp	r4, #0
   10e74:	beq.n	10f02 <_ZdlPv@@Base+0x4fe>
   10e76:	ldr	r0, [pc, #184]	; (10f30 <_ZdlPv@@Base+0x52c>)
   10e78:	add	r0, pc
   10e7a:	bl	11538 <_ZdlPv@@Base+0xb34>
   10e7e:	str.w	r0, [r8]
   10e82:	cbz	r4, 10eec <_ZdlPv@@Base+0x4e8>
   10e84:	ldr	r3, [pc, #172]	; (10f34 <_ZdlPv@@Base+0x530>)
   10e86:	ldr.w	r3, [r9, r3]
   10e8a:	ldr.w	sl, [r3]
   10e8e:	mov	r0, sl
   10e90:	add	sp, #12
   10e92:	vpop	{d8}
   10e96:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10e9a:	mov	r1, r6
   10e9c:	mov	r0, r5
   10e9e:	blx	4880 <fopen64@plt>
   10ea2:	mov	sl, r0
   10ea4:	cmp	r0, #0
   10ea6:	beq.n	10e8e <_ZdlPv@@Base+0x48a>
   10ea8:	cmp.w	r8, #0
   10eac:	beq.n	10e8e <_ZdlPv@@Base+0x48a>
   10eae:	mov	r0, r5
   10eb0:	bl	11538 <_ZdlPv@@Base+0xb34>
   10eb4:	str.w	r0, [r8]
   10eb8:	mov	r0, sl
   10eba:	add	sp, #12
   10ebc:	vpop	{d8}
   10ec0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10ec4:	ldr	r6, [pc, #112]	; (10f38 <_ZdlPv@@Base+0x534>)
   10ec6:	add	r6, pc
   10ec8:	b.n	10d9e <_ZdlPv@@Base+0x39a>
   10eca:	add.w	fp, r8, #1
   10ece:	add.w	r0, fp, r9
   10ed2:	blx	471c <_Znaj@plt+0x4>
   10ed6:	mov	r2, r8
   10ed8:	mov	r1, r7
   10eda:	mov	sl, r0
   10edc:	blx	47dc <memcpy@plt>
   10ee0:	mov.w	r3, #47	; 0x2f
   10ee4:	strb.w	r3, [sl, r8]
   10ee8:	mov	r8, fp
   10eea:	b.n	10e0c <_ZdlPv@@Base+0x408>
   10eec:	ldr	r3, [pc, #76]	; (10f3c <_ZdlPv@@Base+0x538>)
   10eee:	ldr.w	r3, [r9, r3]
   10ef2:	ldr.w	sl, [r3]
   10ef6:	mov	r0, sl
   10ef8:	add	sp, #12
   10efa:	vpop	{d8}
   10efe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   10f02:	ldr	r0, [pc, #60]	; (10f40 <_ZdlPv@@Base+0x53c>)
   10f04:	add	r0, pc
   10f06:	b.n	10e7a <_ZdlPv@@Base+0x476>
   10f08:	str.w	r7, [r8]
   10f0c:	b.n	10e8e <_ZdlPv@@Base+0x48a>
   10f0e:	ldr.w	r8, [sp, #4]
   10f12:	cmp.w	r8, #0
   10f16:	beq.n	10f1e <_ZdlPv@@Base+0x51a>
   10f18:	str.w	r7, [r8]
   10f1c:	b.n	10e8e <_ZdlPv@@Base+0x48a>
   10f1e:	mov	r0, r7
   10f20:	blx	46b0 <free@plt+0x4>
   10f24:	b.n	10e8e <_ZdlPv@@Base+0x48a>
   10f26:	nop
   10f28:	add	r0, pc, #496	; (adr r0, 1111c <_ZdlPv@@Base+0x718>)
   10f2a:	movs	r1, r0
   10f2c:	subs	r5, #114	; 0x72
   10f2e:	movs	r0, r0
   10f30:	strb	r4, [r7, #14]
   10f32:	movs	r0, r0
   10f34:	lsls	r4, r1, #3
   10f36:	movs	r0, r0
   10f38:	cmp	r4, #246	; 0xf6
   10f3a:	movs	r0, r0
   10f3c:	lsls	r0, r6, #6
   10f3e:	movs	r0, r0
   10f40:	strb	r0, [r7, #12]
   10f42:	movs	r0, r0
   10f44:	push	{r3, r4, r5, lr}
   10f46:	mov	r4, r2
   10f48:	cmp	r1, r4
   10f4a:	mov	r5, r3
   10f4c:	mov	r2, r0
   10f4e:	it	ge
   10f50:	strge	r1, [r3, #0]
   10f52:	bge.n	10f6c <_ZdlPv@@Base+0x568>
   10f54:	cbz	r2, 10f5a <_ZdlPv@@Base+0x556>
   10f56:	blx	479c <_ZdaPv@plt+0x4>
   10f5a:	cbz	r4, 10f68 <_ZdlPv@@Base+0x564>
   10f5c:	lsls	r0, r4, #1
   10f5e:	str	r0, [r5, #0]
   10f60:	ldmia.w	sp!, {r3, r4, r5, lr}
   10f64:	b.w	4718 <_Znaj@plt>
   10f68:	mov	r0, r4
   10f6a:	str	r4, [r5, #0]
   10f6c:	pop	{r3, r4, r5, pc}
   10f6e:	nop
   10f70:	cmp	r1, r3
   10f72:	push	{r3, r4, r5, r6, r7, lr}
   10f74:	mov	r5, r0
   10f76:	bge.n	10fa8 <_ZdlPv@@Base+0x5a4>
   10f78:	mov	r4, r3
   10f7a:	cbz	r3, 10f98 <_ZdlPv@@Base+0x594>
   10f7c:	lsls	r0, r3, #1
   10f7e:	ldr	r3, [sp, #24]
   10f80:	mov	r6, r2
   10f82:	str	r0, [r3, #0]
   10f84:	blx	471c <_Znaj@plt+0x4>
   10f88:	cmp	r6, #0
   10f8a:	it	ne
   10f8c:	cmpne	r4, r6
   10f8e:	mov	r7, r0
   10f90:	bgt.n	10fb2 <_ZdlPv@@Base+0x5ae>
   10f92:	cbnz	r5, 10fba <_ZdlPv@@Base+0x5b6>
   10f94:	mov	r0, r7
   10f96:	pop	{r3, r4, r5, r6, r7, pc}
   10f98:	cbz	r0, 10f9e <_ZdlPv@@Base+0x59a>
   10f9a:	blx	479c <_ZdaPv@plt+0x4>
   10f9e:	ldr	r3, [sp, #24]
   10fa0:	movs	r7, #0
   10fa2:	mov	r0, r7
   10fa4:	str	r7, [r3, #0]
   10fa6:	pop	{r3, r4, r5, r6, r7, pc}
   10fa8:	ldr	r3, [sp, #24]
   10faa:	mov	r7, r0
   10fac:	mov	r0, r7
   10fae:	str	r1, [r3, #0]
   10fb0:	pop	{r3, r4, r5, r6, r7, pc}
   10fb2:	mov	r2, r6
   10fb4:	mov	r1, r5
   10fb6:	blx	47dc <memcpy@plt>
   10fba:	mov	r0, r5
   10fbc:	blx	479c <_ZdaPv@plt+0x4>
   10fc0:	mov	r0, r7
   10fc2:	pop	{r3, r4, r5, r6, r7, pc}
   10fc4:	movs	r2, #0
   10fc6:	strd	r2, r2, [r0]
   10fca:	str	r2, [r0, #8]
   10fcc:	bx	lr
   10fce:	nop
   10fd0:	cmp	r2, #0
   10fd2:	push	{r4, r5, r6, lr}
   10fd4:	mov	r4, r0
   10fd6:	mov	r5, r2
   10fd8:	mov	r6, r1
   10fda:	str	r2, [r0, #4]
   10fdc:	blt.n	10ffc <_ZdlPv@@Base+0x5f8>
   10fde:	itt	eq
   10fe0:	streq	r2, [r0, #8]
   10fe2:	streq	r2, [r0, #0]
   10fe4:	beq.n	10ff8 <_ZdlPv@@Base+0x5f4>
   10fe6:	lsls	r0, r5, #1
   10fe8:	str	r0, [r4, #8]
   10fea:	blx	471c <_Znaj@plt+0x4>
   10fee:	mov	r2, r5
   10ff0:	mov	r1, r6
   10ff2:	str	r0, [r4, #0]
   10ff4:	blx	47dc <memcpy@plt>
   10ff8:	mov	r0, r4
   10ffa:	pop	{r4, r5, r6, pc}
   10ffc:	ldr	r1, [pc, #8]	; (11008 <_ZdlPv@@Base+0x604>)
   10ffe:	movs	r0, #87	; 0x57
   11000:	add	r1, pc
   11002:	bl	f5b4 <__printf_chk@plt+0xacc4>
   11006:	b.n	10fe6 <_ZdlPv@@Base+0x5e2>
   11008:	strb	r4, [r0, #9]
   1100a:	movs	r0, r0
   1100c:	push	{r3, r4, r5, lr}
   1100e:	mov	r4, r0
   11010:	mov	r5, r1
   11012:	cbz	r1, 1103e <_ZdlPv@@Base+0x63a>
   11014:	mov	r0, r1
   11016:	blx	47f4 <strlen@plt>
   1101a:	str	r0, [r4, #4]
   1101c:	cbz	r0, 11036 <_ZdlPv@@Base+0x632>
   1101e:	lsls	r0, r0, #1
   11020:	str	r0, [r4, #8]
   11022:	blx	471c <_Znaj@plt+0x4>
   11026:	ldr	r2, [r4, #4]
   11028:	str	r0, [r4, #0]
   1102a:	cbz	r2, 11032 <_ZdlPv@@Base+0x62e>
   1102c:	mov	r1, r5
   1102e:	blx	47dc <memcpy@plt>
   11032:	mov	r0, r4
   11034:	pop	{r3, r4, r5, pc}
   11036:	str	r0, [r4, #8]
   11038:	str	r0, [r4, #0]
   1103a:	mov	r0, r4
   1103c:	pop	{r3, r4, r5, pc}
   1103e:	strd	r1, r1, [r0]
   11042:	mov	r0, r4
   11044:	str	r1, [r4, #8]
   11046:	pop	{r3, r4, r5, pc}
   11048:	push	{r3, r4, r5, lr}
   1104a:	movs	r3, #2
   1104c:	mov	r4, r0
   1104e:	movs	r2, #1
   11050:	strd	r2, r3, [r0, #4]
   11054:	mov	r0, r3
   11056:	mov	r5, r1
   11058:	blx	471c <_Znaj@plt+0x4>
   1105c:	mov	r3, r0
   1105e:	mov	r0, r4
   11060:	str	r3, [r4, #0]
   11062:	strb	r5, [r3, #0]
   11064:	pop	{r3, r4, r5, pc}
   11066:	nop
   11068:	push	{r3, r4, r5, lr}
   1106a:	mov	r4, r0
   1106c:	ldr	r0, [r1, #4]
   1106e:	str	r0, [r4, #4]
   11070:	cbz	r0, 11090 <_ZdlPv@@Base+0x68c>
   11072:	lsls	r0, r0, #1
   11074:	str	r0, [r4, #8]
   11076:	mov	r5, r1
   11078:	blx	471c <_Znaj@plt+0x4>
   1107c:	ldr	r2, [r4, #4]
   1107e:	str	r0, [r4, #0]
   11080:	cbnz	r2, 11086 <_ZdlPv@@Base+0x682>
   11082:	mov	r0, r4
   11084:	pop	{r3, r4, r5, pc}
   11086:	ldr	r1, [r5, #0]
   11088:	blx	47dc <memcpy@plt>
   1108c:	mov	r0, r4
   1108e:	pop	{r3, r4, r5, pc}
   11090:	str	r0, [r4, #8]
   11092:	str	r0, [r4, #0]
   11094:	mov	r0, r4
   11096:	pop	{r3, r4, r5, pc}
   11098:	push	{r4, lr}
   1109a:	mov	r4, r0
   1109c:	ldr	r0, [r0, #0]
   1109e:	cbz	r0, 110a4 <_ZdlPv@@Base+0x6a0>
   110a0:	blx	479c <_ZdaPv@plt+0x4>
   110a4:	mov	r0, r4
   110a6:	pop	{r4, pc}
   110a8:	push	{r3, r4, r5, lr}
   110aa:	add.w	r3, r0, #8
   110ae:	ldr	r2, [r1, #4]
   110b0:	mov	r4, r0
   110b2:	mov	r5, r1
   110b4:	ldr	r1, [r0, #8]
   110b6:	ldr	r0, [r0, #0]
   110b8:	bl	10f44 <_ZdlPv@@Base+0x540>
   110bc:	ldr	r2, [r5, #4]
   110be:	strd	r0, r2, [r4]
   110c2:	cbnz	r2, 110c8 <_ZdlPv@@Base+0x6c4>
   110c4:	mov	r0, r4
   110c6:	pop	{r3, r4, r5, pc}
   110c8:	ldr	r1, [r5, #0]
   110ca:	blx	47dc <memcpy@plt>
   110ce:	mov	r0, r4
   110d0:	pop	{r3, r4, r5, pc}
   110d2:	nop
   110d4:	push	{r4, r5, r6, lr}
   110d6:	mov	r4, r0
   110d8:	cbz	r1, 110fc <_ZdlPv@@Base+0x6f8>
   110da:	mov	r0, r1
   110dc:	mov	r5, r1
   110de:	blx	47f4 <strlen@plt>
   110e2:	ldr	r1, [r4, #8]
   110e4:	add.w	r3, r4, #8
   110e8:	mov	r6, r0
   110ea:	mov	r2, r0
   110ec:	ldr	r0, [r4, #0]
   110ee:	bl	10f44 <_ZdlPv@@Base+0x540>
   110f2:	strd	r0, r6, [r4]
   110f6:	cbnz	r6, 11110 <_ZdlPv@@Base+0x70c>
   110f8:	mov	r0, r4
   110fa:	pop	{r4, r5, r6, pc}
   110fc:	ldr	r0, [r0, #0]
   110fe:	cbz	r0, 11104 <_ZdlPv@@Base+0x700>
   11100:	blx	479c <_ZdaPv@plt+0x4>
   11104:	movs	r3, #0
   11106:	mov	r0, r4
   11108:	strd	r3, r3, [r4]
   1110c:	str	r3, [r4, #8]
   1110e:	pop	{r4, r5, r6, pc}
   11110:	mov	r2, r6
   11112:	mov	r1, r5
   11114:	blx	47dc <memcpy@plt>
   11118:	mov	r0, r4
   1111a:	pop	{r4, r5, r6, pc}
   1111c:	push	{r3, r4, r5, lr}
   1111e:	movs	r2, #1
   11120:	mov	r4, r0
   11122:	add.w	r3, r0, #8
   11126:	mov	r5, r1
   11128:	ldr	r1, [r0, #8]
   1112a:	ldr	r0, [r0, #0]
   1112c:	bl	10f44 <_ZdlPv@@Base+0x540>
   11130:	movs	r2, #1
   11132:	str	r2, [r4, #4]
   11134:	mov	r3, r0
   11136:	str	r0, [r4, #0]
   11138:	mov	r0, r4
   1113a:	strb	r5, [r3, #0]
   1113c:	pop	{r3, r4, r5, pc}
   1113e:	nop
   11140:	push	{r3, r4, r5, lr}
   11142:	mov	r5, r0
   11144:	ldr	r0, [r0, #0]
   11146:	mov	r4, r1
   11148:	cbz	r0, 1114e <_ZdlPv@@Base+0x74a>
   1114a:	blx	479c <_ZdaPv@plt+0x4>
   1114e:	ldrd	r1, r2, [r4, #4]
   11152:	movs	r3, #0
   11154:	ldr	r0, [r4, #0]
   11156:	str	r2, [r5, #8]
   11158:	strd	r0, r1, [r5]
   1115c:	strd	r3, r3, [r4]
   11160:	str	r3, [r4, #8]
   11162:	pop	{r3, r4, r5, pc}
   11164:	push	{r4, r5, lr}
   11166:	mov	r5, r0
   11168:	ldr	r2, [r0, #4]
   1116a:	mov	r4, r0
   1116c:	ldr.w	r0, [r5], #8
   11170:	sub	sp, #12
   11172:	ldr	r1, [r4, #8]
   11174:	adds	r3, r2, #1
   11176:	str	r5, [sp, #0]
   11178:	bl	10f70 <_ZdlPv@@Base+0x56c>
   1117c:	str	r0, [r4, #0]
   1117e:	add	sp, #12
   11180:	pop	{r4, r5, pc}
   11182:	nop
   11184:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11188:	mov	r4, r0
   1118a:	sub	sp, #8
   1118c:	cbz	r1, 111b4 <_ZdlPv@@Base+0x7b0>
   1118e:	mov	r0, r1
   11190:	mov	r5, r1
   11192:	blx	47f4 <strlen@plt>
   11196:	ldr	r7, [r4, #4]
   11198:	ldr	r1, [r4, #8]
   1119a:	add.w	r8, r0, r7
   1119e:	mov	r6, r0
   111a0:	cmp	r1, r8
   111a2:	ldr	r0, [r4, #0]
   111a4:	blt.n	111bc <_ZdlPv@@Base+0x7b8>
   111a6:	add	r0, r7
   111a8:	mov	r2, r6
   111aa:	mov	r1, r5
   111ac:	blx	47dc <memcpy@plt>
   111b0:	str.w	r8, [r4, #4]
   111b4:	mov	r0, r4
   111b6:	add	sp, #8
   111b8:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   111bc:	add.w	r3, r4, #8
   111c0:	mov	r2, r7
   111c2:	str	r3, [sp, #0]
   111c4:	mov	r3, r8
   111c6:	bl	10f70 <_ZdlPv@@Base+0x56c>
   111ca:	ldr	r7, [r4, #4]
   111cc:	str	r0, [r4, #0]
   111ce:	b.n	111a6 <_ZdlPv@@Base+0x7a2>
   111d0:	ldr	r2, [r1, #4]
   111d2:	push	{r4, r5, r6, r7, lr}
   111d4:	mov	r4, r0
   111d6:	sub	sp, #12
   111d8:	cbz	r2, 111f2 <_ZdlPv@@Base+0x7ee>
   111da:	mov	r5, r1
   111dc:	ldrd	r6, r1, [r0, #4]
   111e0:	ldr	r0, [r0, #0]
   111e2:	adds	r7, r2, r6
   111e4:	cmp	r1, r7
   111e6:	blt.n	111f8 <_ZdlPv@@Base+0x7f4>
   111e8:	ldr	r1, [r5, #0]
   111ea:	add	r0, r6
   111ec:	blx	47dc <memcpy@plt>
   111f0:	str	r7, [r4, #4]
   111f2:	mov	r0, r4
   111f4:	add	sp, #12
   111f6:	pop	{r4, r5, r6, r7, pc}
   111f8:	mov	r2, r6
   111fa:	add.w	r3, r4, #8
   111fe:	str	r3, [sp, #0]
   11200:	mov	r3, r7
   11202:	bl	10f70 <_ZdlPv@@Base+0x56c>
   11206:	ldr	r2, [r5, #4]
   11208:	ldr	r6, [r4, #4]
   1120a:	str	r0, [r4, #0]
   1120c:	b.n	111e8 <_ZdlPv@@Base+0x7e4>
   1120e:	nop
   11210:	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   11214:	subs	r5, r2, #0
   11216:	sub	sp, #8
   11218:	ble.n	1123a <_ZdlPv@@Base+0x836>
   1121a:	mov	r7, r1
   1121c:	ldrd	r6, r1, [r0, #4]
   11220:	mov	r4, r0
   11222:	ldr	r0, [r0, #0]
   11224:	add.w	r8, r6, r5
   11228:	cmp	r1, r8
   1122a:	blt.n	11240 <_ZdlPv@@Base+0x83c>
   1122c:	add	r0, r6
   1122e:	mov	r2, r5
   11230:	mov	r1, r7
   11232:	blx	47dc <memcpy@plt>
   11236:	str.w	r8, [r4, #4]
   1123a:	add	sp, #8
   1123c:	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   11240:	add.w	r3, r4, #8
   11244:	mov	r2, r6
   11246:	str	r3, [sp, #0]
   11248:	mov	r3, r8
   1124a:	bl	10f70 <_ZdlPv@@Base+0x56c>
   1124e:	ldr	r6, [r4, #4]
   11250:	str	r0, [r4, #0]
   11252:	b.n	1122c <_ZdlPv@@Base+0x828>
   11254:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   11258:	mov	r4, r0
   1125a:	ldr	r6, [sp, #32]
   1125c:	mov	r8, r1
   1125e:	mov	r5, r2
   11260:	mov	r7, r3
   11262:	cmp	r6, #0
   11264:	it	ge
   11266:	cmpge	r2, #0
   11268:	blt.n	1127a <_ZdlPv@@Base+0x876>
   1126a:	adds	r0, r5, r6
   1126c:	str	r0, [r4, #4]
   1126e:	cbnz	r0, 1128c <_ZdlPv@@Base+0x888>
   11270:	str	r0, [r4, #8]
   11272:	str	r0, [r4, #0]
   11274:	mov	r0, r4
   11276:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1127a:	ldr	r1, [pc, #72]	; (112c4 <_ZdlPv@@Base+0x8c0>)
   1127c:	movs	r0, #215	; 0xd7
   1127e:	add	r1, pc
   11280:	bl	f5b4 <__printf_chk@plt+0xacc4>
   11284:	adds	r0, r5, r6
   11286:	str	r0, [r4, #4]
   11288:	cmp	r0, #0
   1128a:	beq.n	11270 <_ZdlPv@@Base+0x86c>
   1128c:	lsls	r0, r0, #1
   1128e:	str	r0, [r4, #8]
   11290:	blx	471c <_Znaj@plt+0x4>
   11294:	mov	r9, r0
   11296:	str	r0, [r4, #0]
   11298:	cbz	r5, 112b4 <_ZdlPv@@Base+0x8b0>
   1129a:	mov	r1, r8
   1129c:	mov	r2, r5
   1129e:	blx	47dc <memcpy@plt>
   112a2:	cmp	r6, #0
   112a4:	beq.n	11274 <_ZdlPv@@Base+0x870>
   112a6:	add.w	r0, r9, r5
   112aa:	mov	r2, r6
   112ac:	mov	r1, r7
   112ae:	blx	47dc <memcpy@plt>
   112b2:	b.n	11274 <_ZdlPv@@Base+0x870>
   112b4:	mov	r2, r6
   112b6:	mov	r1, r7
   112b8:	blx	47dc <memcpy@plt>
   112bc:	mov	r0, r4
   112be:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   112c2:	nop
   112c4:	ldr	r6, [r0, #124]	; 0x7c
   112c6:	movs	r0, r0
   112c8:	ldr	r2, [r0, #4]
   112ca:	push	{r3, lr}
   112cc:	mov	r3, r0
   112ce:	ldr	r0, [r1, #4]
   112d0:	cmp	r2, r0
   112d2:	bgt.n	112da <_ZdlPv@@Base+0x8d6>
   112d4:	movs	r0, #1
   112d6:	cbnz	r2, 112ec <_ZdlPv@@Base+0x8e8>
   112d8:	pop	{r3, pc}
   112da:	cmp	r0, #0
   112dc:	beq.n	112d8 <_ZdlPv@@Base+0x8d4>
   112de:	mov	r2, r0
   112e0:	ldr	r1, [r1, #0]
   112e2:	ldr	r0, [r3, #0]
   112e4:	blx	488c <memcmp@plt>
   112e8:	lsrs	r0, r0, #31
   112ea:	pop	{r3, pc}
   112ec:	ldr	r1, [r1, #0]
   112ee:	ldr	r0, [r3, #0]
   112f0:	blx	488c <memcmp@plt>
   112f4:	cmp	r0, #0
   112f6:	ite	gt
   112f8:	movgt	r0, #0
   112fa:	movle	r0, #1
   112fc:	pop	{r3, pc}
   112fe:	nop
   11300:	ldr	r2, [r0, #4]
   11302:	push	{r3, lr}
   11304:	mov	r3, r0
   11306:	ldr	r0, [r1, #4]
   11308:	cmp	r2, r0
   1130a:	bge.n	11312 <_ZdlPv@@Base+0x90e>
   1130c:	movs	r0, #1
   1130e:	cbnz	r2, 11324 <_ZdlPv@@Base+0x920>
   11310:	pop	{r3, pc}
   11312:	cmp	r0, #0
   11314:	beq.n	11310 <_ZdlPv@@Base+0x90c>
   11316:	mov	r2, r0
   11318:	ldr	r1, [r1, #0]
   1131a:	ldr	r0, [r3, #0]
   1131c:	blx	488c <memcmp@plt>
   11320:	lsrs	r0, r0, #31
   11322:	pop	{r3, pc}
   11324:	ldr	r1, [r1, #0]
   11326:	ldr	r0, [r3, #0]
   11328:	blx	488c <memcmp@plt>
   1132c:	cmp	r0, #0
   1132e:	ite	gt
   11330:	movgt	r0, #0
   11332:	movle	r0, #1
   11334:	pop	{r3, pc}
   11336:	nop
   11338:	ldr	r2, [r1, #4]
   1133a:	push	{r3, lr}
   1133c:	mov	r3, r0
   1133e:	ldr	r0, [r0, #4]
   11340:	cmp	r0, r2
   11342:	blt.n	1134a <_ZdlPv@@Base+0x946>
   11344:	movs	r0, #1
   11346:	cbnz	r2, 11362 <_ZdlPv@@Base+0x95e>
   11348:	pop	{r3, pc}
   1134a:	cmp	r0, #0
   1134c:	beq.n	11348 <_ZdlPv@@Base+0x944>
   1134e:	mov	r2, r0
   11350:	ldr	r1, [r1, #0]
   11352:	ldr	r0, [r3, #0]
   11354:	blx	488c <memcmp@plt>
   11358:	cmp	r0, #0
   1135a:	ite	le
   1135c:	movle	r0, #0
   1135e:	movgt	r0, #1
   11360:	pop	{r3, pc}
   11362:	ldr	r1, [r1, #0]
   11364:	ldr	r0, [r3, #0]
   11366:	blx	488c <memcmp@plt>
   1136a:	mvns	r0, r0
   1136c:	lsrs	r0, r0, #31
   1136e:	pop	{r3, pc}
   11370:	ldr	r2, [r1, #4]
   11372:	push	{r3, lr}
   11374:	mov	r3, r0
   11376:	ldr	r0, [r0, #4]
   11378:	cmp	r0, r2
   1137a:	ble.n	11382 <_ZdlPv@@Base+0x97e>
   1137c:	movs	r0, #1
   1137e:	cbnz	r2, 1139a <_ZdlPv@@Base+0x996>
   11380:	pop	{r3, pc}
   11382:	cmp	r0, #0
   11384:	beq.n	11380 <_ZdlPv@@Base+0x97c>
   11386:	mov	r2, r0
   11388:	ldr	r1, [r1, #0]
   1138a:	ldr	r0, [r3, #0]
   1138c:	blx	488c <memcmp@plt>
   11390:	cmp	r0, #0
   11392:	ite	le
   11394:	movle	r0, #0
   11396:	movgt	r0, #1
   11398:	pop	{r3, pc}
   1139a:	ldr	r1, [r1, #0]
   1139c:	ldr	r0, [r3, #0]
   1139e:	blx	488c <memcmp@plt>
   113a2:	mvns	r0, r0
   113a4:	lsrs	r0, r0, #31
   113a6:	pop	{r3, pc}
   113a8:	push	{r4, r5, r6, lr}
   113aa:	subs	r4, r1, #0
   113ac:	sub	sp, #8
   113ae:	mov	r5, r0
   113b0:	blt.n	113be <_ZdlPv@@Base+0x9ba>
   113b2:	ldr	r1, [r5, #8]
   113b4:	cmp	r1, r4
   113b6:	blt.n	113d0 <_ZdlPv@@Base+0x9cc>
   113b8:	str	r4, [r5, #4]
   113ba:	add	sp, #8
   113bc:	pop	{r4, r5, r6, pc}
   113be:	ldr	r1, [pc, #40]	; (113e8 <_ZdlPv@@Base+0x9e4>)
   113c0:	movw	r0, #263	; 0x107
   113c4:	add	r1, pc
   113c6:	bl	f5b4 <__printf_chk@plt+0xacc4>
   113ca:	ldr	r1, [r5, #8]
   113cc:	cmp	r1, r4
   113ce:	bge.n	113b8 <_ZdlPv@@Base+0x9b4>
   113d0:	mov	r6, r5
   113d2:	ldr	r2, [r5, #4]
   113d4:	ldr.w	r0, [r6], #8
   113d8:	mov	r3, r4
   113da:	str	r6, [sp, #0]
   113dc:	bl	10f70 <_ZdlPv@@Base+0x56c>
   113e0:	str	r4, [r5, #4]
   113e2:	str	r0, [r5, #0]
   113e4:	add	sp, #8
   113e6:	pop	{r4, r5, r6, pc}
   113e8:	ldr	r0, [r0, #104]	; 0x68
   113ea:	movs	r0, r0
   113ec:	movs	r3, #0
   113ee:	str	r3, [r0, #4]
   113f0:	bx	lr
   113f2:	nop
   113f4:	push	{r4, lr}
   113f6:	ldr	r4, [r0, #0]
   113f8:	cbz	r4, 11408 <_ZdlPv@@Base+0xa04>
   113fa:	ldr	r2, [r0, #4]
   113fc:	mov	r0, r4
   113fe:	blx	4858 <memchr@plt>
   11402:	cbz	r0, 11408 <_ZdlPv@@Base+0xa04>
   11404:	subs	r0, r0, r4
   11406:	pop	{r4, pc}
   11408:	mov.w	r0, #4294967295	; 0xffffffff
   1140c:	pop	{r4, pc}
   1140e:	nop
   11410:	push	{r3, r4, r5, lr}
   11412:	ldrd	r4, r5, [r0]
   11416:	cmp	r5, #0
   11418:	add.w	r0, r5, #1
   1141c:	ble.n	11454 <_ZdlPv@@Base+0xa50>
   1141e:	add	r5, r4
   11420:	subs	r4, #1
   11422:	subs	r5, #1
   11424:	movs	r1, #0
   11426:	mov	r3, r4
   11428:	ldrb.w	r2, [r3, #1]!
   1142c:	cbnz	r2, 11430 <_ZdlPv@@Base+0xa2c>
   1142e:	adds	r1, #1
   11430:	cmp	r3, r5
   11432:	bne.n	11428 <_ZdlPv@@Base+0xa24>
   11434:	subs	r0, r0, r1
   11436:	blx	47e8 <malloc@plt>
   1143a:	mov	r1, r0
   1143c:	ldrb.w	r2, [r4, #1]!
   11440:	mov	r3, r1
   11442:	cbz	r2, 1144a <_ZdlPv@@Base+0xa46>
   11444:	strb.w	r2, [r3], #1
   11448:	mov	r1, r3
   1144a:	cmp	r4, r5
   1144c:	bne.n	1143c <_ZdlPv@@Base+0xa38>
   1144e:	movs	r3, #0
   11450:	strb	r3, [r1, #0]
   11452:	pop	{r3, r4, r5, pc}
   11454:	blx	47e8 <malloc@plt>
   11458:	movs	r3, #0
   1145a:	mov	r1, r0
   1145c:	strb	r3, [r1, #0]
   1145e:	pop	{r3, r4, r5, pc}
   11460:	push	{r3, r4, r5, r6, r7, lr}
   11462:	mov	r5, r0
   11464:	ldrd	r0, r2, [r0]
   11468:	subs	r7, r2, #1
   1146a:	bmi.n	1149a <_ZdlPv@@Base+0xa96>
   1146c:	add	r2, r0
   1146e:	mov	r3, r7
   11470:	b.n	11476 <_ZdlPv@@Base+0xa72>
   11472:	subs	r3, #1
   11474:	bcc.n	114c0 <_ZdlPv@@Base+0xabc>
   11476:	ldrb.w	r1, [r2, #-1]!
   1147a:	cmp	r1, #32
   1147c:	beq.n	11472 <_ZdlPv@@Base+0xa6e>
   1147e:	cbz	r3, 114dc <_ZdlPv@@Base+0xad8>
   11480:	ldrb	r2, [r0, #0]
   11482:	cmp	r2, #32
   11484:	bne.n	114d2 <_ZdlPv@@Base+0xace>
   11486:	add	r3, r0
   11488:	adds	r2, r0, #1
   1148a:	subs	r6, r3, r2
   1148c:	mov	r4, r2
   1148e:	ldrb.w	r1, [r2], #1
   11492:	cmp	r1, #32
   11494:	beq.n	1148a <_ZdlPv@@Base+0xa86>
   11496:	cmp	r7, r6
   11498:	bne.n	1149c <_ZdlPv@@Base+0xa98>
   1149a:	pop	{r3, r4, r5, r6, r7, pc}
   1149c:	cmp	r6, #0
   1149e:	blt.n	114c0 <_ZdlPv@@Base+0xabc>
   114a0:	ldr	r0, [r5, #8]
   114a2:	adds	r6, #1
   114a4:	str	r6, [r5, #4]
   114a6:	blx	471c <_Znaj@plt+0x4>
   114aa:	mov	r1, r4
   114ac:	ldr	r2, [r5, #4]
   114ae:	mov	r4, r0
   114b0:	blx	47dc <memcpy@plt>
   114b4:	ldr	r0, [r5, #0]
   114b6:	cbz	r0, 114bc <_ZdlPv@@Base+0xab8>
   114b8:	blx	479c <_ZdaPv@plt+0x4>
   114bc:	str	r4, [r5, #0]
   114be:	pop	{r3, r4, r5, r6, r7, pc}
   114c0:	movs	r4, #0
   114c2:	str	r4, [r5, #4]
   114c4:	cmp	r0, #0
   114c6:	beq.n	1149a <_ZdlPv@@Base+0xa96>
   114c8:	blx	479c <_ZdaPv@plt+0x4>
   114cc:	str	r4, [r5, #0]
   114ce:	str	r4, [r5, #8]
   114d0:	pop	{r3, r4, r5, r6, r7, pc}
   114d2:	cmp	r7, r3
   114d4:	beq.n	1149a <_ZdlPv@@Base+0xa96>
   114d6:	mov	r4, r0
   114d8:	mov	r6, r3
   114da:	b.n	114a0 <_ZdlPv@@Base+0xa9c>
   114dc:	cmp	r7, #0
   114de:	bne.n	114d6 <_ZdlPv@@Base+0xad2>
   114e0:	pop	{r3, r4, r5, r6, r7, pc}
   114e2:	nop
   114e4:	push	{r4, r5, r6, lr}
   114e6:	ldrd	r4, r5, [r0]
   114ea:	cmp	r5, #0
   114ec:	ble.n	11504 <_ZdlPv@@Base+0xb00>
   114ee:	add	r5, r4
   114f0:	subs	r4, #1
   114f2:	subs	r5, #1
   114f4:	mov	r6, r1
   114f6:	ldrb.w	r0, [r4, #1]!
   114fa:	mov	r1, r6
   114fc:	blx	4780 <putc@plt+0x4>
   11500:	cmp	r4, r5
   11502:	bne.n	114f6 <_ZdlPv@@Base+0xaf2>
   11504:	pop	{r4, r5, r6, pc}
   11506:	nop
   11508:	push	{r4, r5, lr}
   1150a:	sub	sp, #12
   1150c:	ldr	r5, [pc, #32]	; (11530 <_ZdlPv@@Base+0xb2c>)
   1150e:	mov	r4, r0
   11510:	ldr	r3, [pc, #32]	; (11534 <_ZdlPv@@Base+0xb30>)
   11512:	movs	r2, #12
   11514:	add	r5, pc
   11516:	str	r1, [sp, #0]
   11518:	add	r3, pc
   1151a:	movs	r1, #1
   1151c:	mov	r0, r5
   1151e:	blx	4898 <__sprintf_chk@plt>
   11522:	mov	r1, r5
   11524:	mov	r0, r4
   11526:	bl	1100c <_ZdlPv@@Base+0x608>
   1152a:	mov	r0, r4
   1152c:	add	sp, #12
   1152e:	pop	{r4, r5, pc}
   11530:	udf	#60	; 0x3c
   11532:	movs	r1, r0
   11534:	asrs	r4, r0, #25
   11536:	movs	r0, r0
   11538:	push	{r4, lr}
   1153a:	mov	r4, r0
   1153c:	sub	sp, #8
   1153e:	cbz	r0, 11558 <_ZdlPv@@Base+0xb54>
   11540:	blx	47f4 <strlen@plt>
   11544:	adds	r2, r0, #1
   11546:	str	r2, [sp, #4]
   11548:	mov	r0, r2
   1154a:	blx	47e8 <malloc@plt>
   1154e:	mov	r1, r4
   11550:	ldr	r2, [sp, #4]
   11552:	mov	r4, r0
   11554:	blx	47dc <memcpy@plt>
   11558:	mov	r0, r4
   1155a:	add	sp, #8
   1155c:	pop	{r4, pc}
   1155e:	nop
   11560:	push	{r3, r4, r5, lr}
   11562:	mov	r4, r0
   11564:	ldr	r3, [pc, #28]	; (11584 <_ZdlPv@@Base+0xb80>)
   11566:	ldr	r2, [pc, #32]	; (11588 <_ZdlPv@@Base+0xb84>)
   11568:	add	r3, pc
   1156a:	ldr	r5, [r3, r2]
   1156c:	ldr	r0, [r5, #0]
   1156e:	cbz	r0, 11578 <_ZdlPv@@Base+0xb74>
   11570:	mov	r1, r4
   11572:	blx	4840 <strcmp@plt>
   11576:	cbz	r0, 11580 <_ZdlPv@@Base+0xb7c>
   11578:	mov	r0, r4
   1157a:	bl	11538 <_ZdlPv@@Base+0xb34>
   1157e:	str	r0, [r5, #0]
   11580:	pop	{r3, r4, r5, pc}
   11582:	nop
   11584:	ldr	r0, [sp, #672]	; 0x2a0
   11586:	movs	r1, r0
   11588:	lsls	r4, r3, #6
   1158a:	movs	r0, r0
   1158c:	ldr	r3, [pc, #8]	; (11598 <_ZdlPv@@Base+0xb94>)
   1158e:	ldr	r2, [pc, #12]	; (1159c <_ZdlPv@@Base+0xb98>)
   11590:	add	r3, pc
   11592:	ldr	r3, [r3, r2]
   11594:	str	r0, [r3, #0]
   11596:	bx	lr
   11598:	ldr	r0, [sp, #512]	; 0x200
   1159a:	movs	r1, r0
   1159c:	lsls	r0, r2, #4
   1159e:	movs	r0, r0
   115a0:	push	{r1, r2, r3}
   115a2:	ldr.w	ip, [pc, #192]	; 11664 <_ZdlPv@@Base+0xc60>
   115a6:	push	{r4, r5, r6, r7, lr}
   115a8:	sub.w	sp, sp, #2016	; 0x7e0
   115ac:	addw	r3, sp, #2036	; 0x7f4
   115b0:	ldr	r5, [pc, #180]	; (11668 <_ZdlPv@@Base+0xc64>)
   115b2:	add	ip, pc
   115b4:	add	r4, sp, #4
   115b6:	ldr.w	r2, [r3], #4
   115ba:	add	r7, sp, #12
   115bc:	ldr.w	r5, [ip, r5]
   115c0:	mov	r1, r4
   115c2:	mov	r6, r0
   115c4:	mov	r0, r7
   115c6:	ldr	r5, [r5, #0]
   115c8:	str.w	r5, [sp, #2012]	; 0x7dc
   115cc:	mov.w	r5, #0
   115d0:	mov.w	r5, #2000	; 0x7d0
   115d4:	str	r3, [sp, #8]
   115d6:	str	r5, [sp, #4]
   115d8:	bl	1167c <_ZdlPv@@Base+0xc78>
   115dc:	ldr	r4, [r4, #0]
   115de:	cbz	r0, 1163c <_ZdlPv@@Base+0xc38>
   115e0:	mov	r3, r6
   115e2:	mov	r2, r4
   115e4:	movs	r1, #1
   115e6:	mov	r5, r0
   115e8:	blx	47d0 <fwrite@plt+0x4>
   115ec:	cmp	r0, r4
   115ee:	bcc.n	1161c <_ZdlPv@@Base+0xc18>
   115f0:	cmp	r5, r7
   115f2:	beq.n	115fa <_ZdlPv@@Base+0xbf6>
   115f4:	mov	r0, r5
   115f6:	blx	46b0 <free@plt+0x4>
   115fa:	subs	r0, r4, #0
   115fc:	blt.n	11648 <_ZdlPv@@Base+0xc44>
   115fe:	ldr	r2, [pc, #108]	; (1166c <_ZdlPv@@Base+0xc68>)
   11600:	ldr	r3, [pc, #100]	; (11668 <_ZdlPv@@Base+0xc64>)
   11602:	add	r2, pc
   11604:	ldr	r3, [r2, r3]
   11606:	ldr	r2, [r3, #0]
   11608:	ldr.w	r3, [sp, #2012]	; 0x7dc
   1160c:	eors	r2, r3
   1160e:	bne.n	1165e <_ZdlPv@@Base+0xc5a>
   11610:	add.w	sp, sp, #2016	; 0x7e0
   11614:	ldmia.w	sp!, {r4, r5, r6, r7, lr}
   11618:	add	sp, #12
   1161a:	bx	lr
   1161c:	cmp	r5, r7
   1161e:	it	eq
   11620:	moveq.w	r0, #4294967295	; 0xffffffff
   11624:	beq.n	115fe <_ZdlPv@@Base+0xbfa>
   11626:	blx	484c <__errno_location@plt>
   1162a:	mov	r4, r0
   1162c:	mov	r0, r5
   1162e:	ldr	r5, [r4, #0]
   11630:	blx	46b0 <free@plt+0x4>
   11634:	mov.w	r0, #4294967295	; 0xffffffff
   11638:	str	r5, [r4, #0]
   1163a:	b.n	115fe <_ZdlPv@@Base+0xbfa>
   1163c:	mov	r0, r6
   1163e:	bl	11670 <_ZdlPv@@Base+0xc6c>
   11642:	mov.w	r0, #4294967295	; 0xffffffff
   11646:	b.n	115fe <_ZdlPv@@Base+0xbfa>
   11648:	blx	484c <__errno_location@plt>
   1164c:	movs	r2, #75	; 0x4b
   1164e:	mov	r3, r0
   11650:	mov	r0, r6
   11652:	str	r2, [r3, #0]
   11654:	bl	11670 <_ZdlPv@@Base+0xc6c>
   11658:	mov.w	r0, #4294967295	; 0xffffffff
   1165c:	b.n	115fe <_ZdlPv@@Base+0xbfa>
   1165e:	blx	4764 <__stack_chk_fail@plt>
   11662:	nop
   11664:	ldr	r0, [sp, #376]	; 0x178
   11666:	movs	r1, r0
   11668:	lsls	r0, r4, #3
   1166a:	movs	r0, r0
   1166c:	ldr	r0, [sp, #56]	; 0x38
   1166e:	movs	r1, r0
   11670:	ldr	r3, [r0, #0]
   11672:	orr.w	r3, r3, #32
   11676:	str	r3, [r0, #0]
   11678:	bx	lr
   1167a:	nop
   1167c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   11680:	sub.w	sp, sp, #572	; 0x23c
   11684:	add	r7, sp, #32
   11686:	mov	r6, r2
   11688:	add.w	r5, r7, #208	; 0xd0
   1168c:	add.w	r4, r7, #88	; 0x58
   11690:	str	r5, [r7, #28]
   11692:	mov	r5, r0
   11694:	str	r5, [r7, #40]	; 0x28
   11696:	mov	r0, r2
   11698:	ldr.w	r5, [pc, #2556]	; 12098 <_ZdlPv@@Base+0x1694>
   1169c:	str	r4, [r7, #60]	; 0x3c
   1169e:	mov	r4, r1
   116a0:	str	r4, [r7, #20]
   116a2:	mov	r4, r3
   116a4:	ldr.w	r3, [pc, #2548]	; 1209c <_ZdlPv@@Base+0x1698>
   116a8:	add	r5, pc
   116aa:	ldr.w	r8, [r7, #60]	; 0x3c
   116ae:	ldr	r1, [r7, #28]
   116b0:	ldr	r3, [r5, r3]
   116b2:	mov	r2, r8
   116b4:	ldr	r3, [r3, #0]
   116b6:	str.w	r3, [r7, #532]	; 0x214
   116ba:	mov.w	r3, #0
   116be:	bl	12154 <_ZdlPv@@Base+0x1750>
   116c2:	cmp	r0, #0
   116c4:	blt.w	11b28 <_ZdlPv@@Base+0x1124>
   116c8:	mov	r0, r4
   116ca:	mov	r1, r8
   116cc:	bl	120a4 <_ZdlPv@@Base+0x16a0>
   116d0:	ldr	r3, [r7, #28]
   116d2:	cmp	r0, #0
   116d4:	blt.w	11f7a <_ZdlPv@@Base+0x1576>
   116d8:	ldr	r2, [r3, #8]
   116da:	ldr	r3, [r3, #12]
   116dc:	adds	r2, #7
   116de:	it	cs
   116e0:	movcs.w	r2, #4294967295	; 0xffffffff
   116e4:	adds	r3, r3, r2
   116e6:	bcs.w	11b0e <_ZdlPv@@Base+0x110a>
   116ea:	movs	r0, #6
   116ec:	adds	r0, r3, r0
   116ee:	bcs.w	11b0e <_ZdlPv@@Base+0x110a>
   116f2:	cmp.w	r0, #4000	; 0xfa0
   116f6:	bcc.w	11898 <_ZdlPv@@Base+0xe94>
   116fa:	adds	r5, r0, #1
   116fc:	beq.w	11b0e <_ZdlPv@@Base+0x110a>
   11700:	blx	47e8 <malloc@plt>
   11704:	str	r0, [r7, #52]	; 0x34
   11706:	cmp	r0, #0
   11708:	beq.w	11b0e <_ZdlPv@@Base+0x110a>
   1170c:	ldr	r3, [r7, #40]	; 0x28
   1170e:	str	r0, [r7, #16]
   11710:	cmp	r3, #0
   11712:	beq.w	118b2 <_ZdlPv@@Base+0xeae>
   11716:	ldr	r3, [r7, #20]
   11718:	ldr.w	r9, [r3]
   1171c:	ldr	r3, [r7, #28]
   1171e:	movs	r4, #0
   11720:	ldr	r5, [r7, #40]	; 0x28
   11722:	str	r4, [r7, #24]
   11724:	ldr.w	fp, [r3, #4]
   11728:	ldr.w	r3, [fp]
   1172c:	cmp	r3, r6
   1172e:	beq.w	11a82 <_ZdlPv@@Base+0x107e>
   11732:	sub.w	r8, r3, r6
   11736:	adds.w	sl, r4, r8
   1173a:	it	cs
   1173c:	movcs.w	sl, #4294967295	; 0xffffffff
   11740:	cmp	r9, sl
   11742:	bcs.n	1179e <_ZdlPv@@Base+0xd9a>
   11744:	cmp.w	r9, #0
   11748:	beq.w	11af6 <_ZdlPv@@Base+0x10f2>
   1174c:	blt.w	11a8e <_ZdlPv@@Base+0x108a>
   11750:	mov.w	r9, r9, lsl #1
   11754:	cmp	r9, sl
   11756:	it	cc
   11758:	movcc	r9, sl
   1175a:	cmp.w	r9, #4294967295	; 0xffffffff
   1175e:	beq.w	11a8e <_ZdlPv@@Base+0x108a>
   11762:	ldr	r2, [r7, #40]	; 0x28
   11764:	subs	r3, r5, r2
   11766:	cmp	r5, r2
   11768:	it	ne
   1176a:	cmpne	r5, #0
   1176c:	clz	r3, r3
   11770:	mov.w	r3, r3, lsr #5
   11774:	str	r3, [r7, #68]	; 0x44
   11776:	bne.w	11afc <_ZdlPv@@Base+0x10f8>
   1177a:	mov	r0, r9
   1177c:	blx	47e8 <malloc@plt>
   11780:	ldr	r3, [r7, #68]	; 0x44
   11782:	cmp	r0, #0
   11784:	beq.w	11a8e <_ZdlPv@@Base+0x108a>
   11788:	cmp	r4, #0
   1178a:	it	eq
   1178c:	moveq	r3, #0
   1178e:	cmp	r3, #0
   11790:	beq.w	11f76 <_ZdlPv@@Base+0x1572>
   11794:	mov	r1, r5
   11796:	mov	r2, r4
   11798:	mov	r5, r0
   1179a:	blx	47dc <memcpy@plt>
   1179e:	adds	r0, r5, r4
   117a0:	mov	r2, r8
   117a2:	mov	r1, r6
   117a4:	blx	47dc <memcpy@plt>
   117a8:	ldr	r3, [r7, #28]
   117aa:	ldr	r2, [r7, #24]
   117ac:	ldr	r3, [r3, #0]
   117ae:	cmp	r3, r2
   117b0:	beq.w	11fb8 <_ZdlPv@@Base+0x15b4>
   117b4:	ldrb.w	r2, [fp, #36]	; 0x24
   117b8:	ldr.w	r3, [fp, #40]	; 0x28
   117bc:	cmp	r2, #37	; 0x25
   117be:	beq.w	11a00 <_ZdlPv@@Base+0xffc>
   117c2:	adds	r4, r3, #1
   117c4:	beq.w	12094 <_ZdlPv@@Base+0x1690>
   117c8:	ldr	r1, [r7, #60]	; 0x3c
   117ca:	lsls	r3, r3, #4
   117cc:	cmp	r2, #110	; 0x6e
   117ce:	ldr	r6, [r1, #4]
   117d0:	add.w	r1, r6, r3
   117d4:	ldr	r4, [r6, r3]
   117d6:	beq.w	119ee <_ZdlPv@@Base+0xfea>
   117da:	ldr.w	r3, [fp, #8]
   117de:	movs	r2, #37	; 0x25
   117e0:	ldr	r1, [r7, #52]	; 0x34
   117e2:	lsls	r0, r3, #31
   117e4:	strb	r2, [r1, #0]
   117e6:	itete	pl
   117e8:	addpl	r2, r1, #1
   117ea:	ldrmi	r1, [r7, #52]	; 0x34
   117ec:	strpl	r2, [r7, #64]	; 0x40
   117ee:	addmi	r2, r1, #2
   117f0:	ittt	mi
   117f2:	strmi	r2, [r7, #64]	; 0x40
   117f4:	movmi	r2, #39	; 0x27
   117f6:	strbmi	r2, [r1, #1]
   117f8:	lsls	r1, r3, #30
   117fa:	itttt	mi
   117fc:	ldrmi	r2, [r7, #64]	; 0x40
   117fe:	movmi	r1, #45	; 0x2d
   11800:	strbmi.w	r1, [r2], #1
   11804:	strmi	r2, [r7, #64]	; 0x40
   11806:	lsls	r2, r3, #29
   11808:	itttt	mi
   1180a:	ldrmi	r2, [r7, #64]	; 0x40
   1180c:	movmi	r1, #43	; 0x2b
   1180e:	strbmi.w	r1, [r2], #1
   11812:	strmi	r2, [r7, #64]	; 0x40
   11814:	lsls	r0, r3, #28
   11816:	itttt	mi
   11818:	ldrmi	r2, [r7, #64]	; 0x40
   1181a:	movmi	r1, #32
   1181c:	strbmi.w	r1, [r2], #1
   11820:	strmi	r2, [r7, #64]	; 0x40
   11822:	lsls	r1, r3, #27
   11824:	itttt	mi
   11826:	ldrmi	r2, [r7, #64]	; 0x40
   11828:	movmi	r1, #35	; 0x23
   1182a:	strbmi.w	r1, [r2], #1
   1182e:	strmi	r2, [r7, #64]	; 0x40
   11830:	lsls	r2, r3, #25
   11832:	itttt	mi
   11834:	ldrmi	r2, [r7, #64]	; 0x40
   11836:	movmi	r1, #73	; 0x49
   11838:	strbmi.w	r1, [r2], #1
   1183c:	strmi	r2, [r7, #64]	; 0x40
   1183e:	lsls	r0, r3, #26
   11840:	ittt	mi
   11842:	ldrmi	r3, [r7, #64]	; 0x40
   11844:	movmi	r2, #48	; 0x30
   11846:	strbmi.w	r2, [r3], #1
   1184a:	ldrd	r1, r2, [fp, #12]
   1184e:	it	mi
   11850:	strmi	r3, [r7, #64]	; 0x40
   11852:	cmp	r1, r2
   11854:	beq.n	11864 <_ZdlPv@@Base+0xe60>
   11856:	ldr	r3, [r7, #64]	; 0x40
   11858:	subs	r2, r2, r1
   1185a:	mov	r0, r3
   1185c:	add	r3, r2
   1185e:	str	r3, [r7, #64]	; 0x40
   11860:	blx	47dc <memcpy@plt>
   11864:	ldrd	r1, r2, [fp, #24]
   11868:	cmp	r1, r2
   1186a:	beq.n	1187a <_ZdlPv@@Base+0xe76>
   1186c:	ldr	r3, [r7, #64]	; 0x40
   1186e:	subs	r2, r2, r1
   11870:	mov	r0, r3
   11872:	add	r3, r2
   11874:	str	r3, [r7, #64]	; 0x40
   11876:	blx	47dc <memcpy@plt>
   1187a:	subs	r3, r4, #7
   1187c:	cmp	r3, #9
   1187e:	bhi.n	118cc <_ZdlPv@@Base+0xec8>
   11880:	tbh	[pc, r3, lsl #1]
   11884:	movs	r7, r3
   11886:	movs	r7, r3
   11888:	movs	r2, r3
   1188a:	movs	r2, r3
   1188c:	movs	r4, r4
   1188e:	lsls	r6, r0, #11
   11890:	movs	r4, r4
   11892:	movs	r7, r3
   11894:	movs	r4, r4
   11896:	movs	r7, r3
   11898:	adds	r3, #13
   1189a:	movs	r2, #0
   1189c:	bic.w	r3, r3, #7
   118a0:	str	r2, [r7, #16]
   118a2:	sub.w	sp, sp, r3
   118a6:	add	r3, sp, #32
   118a8:	str	r3, [r7, #52]	; 0x34
   118aa:	ldr	r3, [r7, #40]	; 0x28
   118ac:	cmp	r3, #0
   118ae:	bne.w	11716 <_ZdlPv@@Base+0xd12>
   118b2:	ldr.w	r9, [r7, #40]	; 0x28
   118b6:	b.n	1171c <_ZdlPv@@Base+0xd18>
   118b8:	ldr	r3, [r7, #64]	; 0x40
   118ba:	movs	r2, #108	; 0x6c
   118bc:	strb.w	r2, [r3], #1
   118c0:	str	r3, [r7, #64]	; 0x40
   118c2:	ldr	r3, [r7, #64]	; 0x40
   118c4:	movs	r2, #108	; 0x6c
   118c6:	strb.w	r2, [r3], #1
   118ca:	str	r3, [r7, #64]	; 0x40
   118cc:	ldrb.w	r3, [fp, #36]	; 0x24
   118d0:	mov.w	r0, #0
   118d4:	ldr	r2, [r7, #64]	; 0x40
   118d6:	strb	r0, [r2, #1]
   118d8:	strb	r3, [r2, #0]
   118da:	ldr.w	r3, [fp, #20]
   118de:	adds	r1, r3, #1
   118e0:	beq.w	11b22 <_ZdlPv@@Base+0x111e>
   118e4:	lsls	r3, r3, #4
   118e6:	adds	r2, r6, r3
   118e8:	ldr	r3, [r6, r3]
   118ea:	cmp	r3, #5
   118ec:	bne.w	12094 <_ZdlPv@@Base+0x1690>
   118f0:	ldr	r2, [r2, #8]
   118f2:	mov.w	r8, #1
   118f6:	str	r2, [r7, #80]	; 0x50
   118f8:	ldr.w	r3, [fp, #32]
   118fc:	adds	r2, r3, #1
   118fe:	beq.n	1191a <_ZdlPv@@Base+0xf16>
   11900:	lsls	r3, r3, #4
   11902:	adds	r2, r6, r3
   11904:	ldr	r3, [r6, r3]
   11906:	cmp	r3, #5
   11908:	bne.w	12094 <_ZdlPv@@Base+0x1690>
   1190c:	ldr	r2, [r2, #8]
   1190e:	add.w	r3, r7, #80	; 0x50
   11912:	str.w	r2, [r3, r8, lsl #2]
   11916:	add.w	r8, r8, #1
   1191a:	movs	r3, #2
   1191c:	adds.w	r3, sl, r3
   11920:	str	r3, [r7, #36]	; 0x24
   11922:	bcs.w	11a86 <_ZdlPv@@Base+0x1082>
   11926:	cmp	r9, r3
   11928:	bcs.w	11f0e <_ZdlPv@@Base+0x150a>
   1192c:	cmp.w	r9, #0
   11930:	bne.w	11de8 <_ZdlPv@@Base+0x13e4>
   11934:	ldr	r3, [r7, #36]	; 0x24
   11936:	cmp	r3, #12
   11938:	it	ls
   1193a:	movls.w	r9, #12
   1193e:	bhi.w	11df8 <_ZdlPv@@Base+0x13f4>
   11942:	ldr	r2, [r7, #40]	; 0x28
   11944:	subs	r3, r5, r2
   11946:	cmp	r5, r2
   11948:	it	ne
   1194a:	cmpne	r5, #0
   1194c:	clz	r3, r3
   11950:	mov.w	r3, r3, lsr #5
   11954:	str	r3, [r7, #68]	; 0x44
   11956:	bne.w	11efc <_ZdlPv@@Base+0x14f8>
   1195a:	mov	r0, r9
   1195c:	blx	47e8 <malloc@plt>
   11960:	ldr	r3, [r7, #68]	; 0x44
   11962:	mov	r6, r0
   11964:	cmp	r0, #0
   11966:	beq.w	11a8e <_ZdlPv@@Base+0x108a>
   1196a:	cmp.w	sl, #0
   1196e:	it	eq
   11970:	moveq	r3, #0
   11972:	cbz	r3, 1197c <_ZdlPv@@Base+0xf78>
   11974:	mov	r1, r5
   11976:	mov	r2, sl
   11978:	blx	47dc <memcpy@plt>
   1197c:	mov.w	r3, #0
   11980:	strb.w	r3, [r6, sl]
   11984:	subs	r3, r4, #1
   11986:	str	r3, [r7, #44]	; 0x2c
   11988:	blx	484c <__errno_location@plt>
   1198c:	add.w	r4, r7, #76	; 0x4c
   11990:	sub.w	r5, r9, sl
   11994:	str.w	fp, [r7, #48]	; 0x30
   11998:	str	r5, [r7, #68]	; 0x44
   1199a:	ldr	r3, [r0, #0]
   1199c:	str	r0, [r7, #56]	; 0x38
   1199e:	str	r3, [r7, #12]
   119a0:	add.w	r3, r7, #80	; 0x50
   119a4:	str	r3, [r7, #32]
   119a6:	mov.w	r3, #4294967295	; 0xffffffff
   119aa:	str	r3, [r4, #0]
   119ac:	ldr	r3, [r7, #56]	; 0x38
   119ae:	ldr	r1, [r7, #68]	; 0x44
   119b0:	mov	r2, r3
   119b2:	cmp	r1, #0
   119b4:	mov.w	r3, #0
   119b8:	str	r3, [r2, #0]
   119ba:	ldr	r3, [r7, #44]	; 0x2c
   119bc:	it	lt
   119be:	mvnlt.w	r1, #2147483648	; 0x80000000
   119c2:	cmp	r3, #16
   119c4:	bhi.w	12094 <_ZdlPv@@Base+0x1690>
   119c8:	tbh	[pc, r3, lsl #1]
   119cc:	lsls	r7, r7, #7
   119ce:	lsls	r1, r6, #7
   119d0:	lsls	r3, r1, #7
   119d2:	lsls	r5, r5, #6
   119d4:	lsls	r6, r0, #3
   119d6:	lsls	r6, r0, #3
   119d8:	lsls	r6, r0, #3
   119da:	lsls	r6, r0, #3
   119dc:	lsls	r0, r7, #4
   119de:	lsls	r0, r7, #4
   119e0:	lsls	r6, r1, #6
   119e2:	lsls	r6, r1, #6
   119e4:	lsls	r6, r0, #3
   119e6:	lsls	r6, r0, #3
   119e8:	lsls	r6, r0, #3
   119ea:	lsls	r6, r0, #3
   119ec:	lsls	r6, r0, #3
   119ee:	subs	r4, #18
   119f0:	cmp	r4, #4
   119f2:	bhi.w	12094 <_ZdlPv@@Base+0x1690>
   119f6:	tbb	[pc, r4]
   119fa:	add	r5, pc, #680	; (adr r5, 11ca4 <_ZdlPv@@Base+0x12a0>)
   119fc:	ldr	r1, [sp, #612]	; 0x264
   119fe:	lsls	r6, r3, #2
   11a00:	adds	r3, #1
   11a02:	bne.w	12094 <_ZdlPv@@Base+0x1690>
   11a06:	movs	r4, #1
   11a08:	adds.w	r4, sl, r4
   11a0c:	it	cs
   11a0e:	movcs.w	r4, #4294967295	; 0xffffffff
   11a12:	cmp	r9, r4
   11a14:	bcs.n	11a64 <_ZdlPv@@Base+0x1060>
   11a16:	cmp.w	r9, #0
   11a1a:	bne.w	11e06 <_ZdlPv@@Base+0x1402>
   11a1e:	mov.w	r9, #12
   11a22:	cmp	r9, r4
   11a24:	it	cc
   11a26:	movcc	r9, r4
   11a28:	cmp.w	r9, #4294967295	; 0xffffffff
   11a2c:	beq.n	11a8e <_ZdlPv@@Base+0x108a>
   11a2e:	ldr	r3, [r7, #40]	; 0x28
   11a30:	subs	r6, r5, r3
   11a32:	cmp	r5, r3
   11a34:	it	ne
   11a36:	cmpne	r5, #0
   11a38:	clz	r6, r6
   11a3c:	mov.w	r6, r6, lsr #5
   11a40:	bne.w	11f64 <_ZdlPv@@Base+0x1560>
   11a44:	mov	r0, r9
   11a46:	blx	47e8 <malloc@plt>
   11a4a:	cbz	r0, 11a8e <_ZdlPv@@Base+0x108a>
   11a4c:	cmp.w	sl, #0
   11a50:	it	eq
   11a52:	moveq	r6, #0
   11a54:	cmp	r6, #0
   11a56:	beq.w	11fb4 <_ZdlPv@@Base+0x15b0>
   11a5a:	mov	r1, r5
   11a5c:	mov	r2, sl
   11a5e:	mov	r5, r0
   11a60:	blx	47dc <memcpy@plt>
   11a64:	movs	r3, #37	; 0x25
   11a66:	strb.w	r3, [r5, sl]
   11a6a:	ldr.w	r6, [fp, #4]
   11a6e:	add.w	fp, fp, #44	; 0x2c
   11a72:	ldr	r3, [r7, #24]
   11a74:	adds	r3, #1
   11a76:	str	r3, [r7, #24]
   11a78:	ldr.w	r3, [fp]
   11a7c:	cmp	r3, r6
   11a7e:	bne.w	11732 <_ZdlPv@@Base+0xd2e>
   11a82:	mov	sl, r4
   11a84:	b.n	117a8 <_ZdlPv@@Base+0xda4>
   11a86:	cmp.w	r9, #4294967295	; 0xffffffff
   11a8a:	beq.w	11f0e <_ZdlPv@@Base+0x150a>
   11a8e:	blx	484c <__errno_location@plt>
   11a92:	str	r0, [r7, #56]	; 0x38
   11a94:	ldr	r3, [r7, #40]	; 0x28
   11a96:	cmp	r5, r3
   11a98:	it	ne
   11a9a:	cmpne	r5, #0
   11a9c:	bne.w	11e22 <_ZdlPv@@Base+0x141e>
   11aa0:	ldr	r3, [r7, #16]
   11aa2:	cbz	r3, 11aaa <_ZdlPv@@Base+0x10a6>
   11aa4:	mov	r0, r3
   11aa6:	blx	46b0 <free@plt+0x4>
   11aaa:	ldr	r3, [r7, #28]
   11aac:	ldr	r0, [r3, #4]
   11aae:	add.w	r3, r7, #224	; 0xe0
   11ab2:	cmp	r0, r3
   11ab4:	beq.n	11aba <_ZdlPv@@Base+0x10b6>
   11ab6:	blx	46b0 <free@plt+0x4>
   11aba:	ldr	r3, [r7, #60]	; 0x3c
   11abc:	ldr	r0, [r3, #4]
   11abe:	add.w	r3, r7, #96	; 0x60
   11ac2:	cmp	r0, r3
   11ac4:	beq.n	11aca <_ZdlPv@@Base+0x10c6>
   11ac6:	blx	46b0 <free@plt+0x4>
   11aca:	ldr	r2, [r7, #56]	; 0x38
   11acc:	movs	r5, #0
   11ace:	movs	r3, #12
   11ad0:	str	r3, [r2, #0]
   11ad2:	ldr.w	r2, [pc, #1484]	; 120a0 <_ZdlPv@@Base+0x169c>
   11ad6:	ldr.w	r3, [pc, #1476]	; 1209c <_ZdlPv@@Base+0x1698>
   11ada:	add	r2, pc
   11adc:	ldr	r3, [r2, r3]
   11ade:	ldr	r2, [r3, #0]
   11ae0:	ldr.w	r3, [r7, #532]	; 0x214
   11ae4:	eors	r2, r3
   11ae6:	bne.w	12090 <_ZdlPv@@Base+0x168c>
   11aea:	mov	r0, r5
   11aec:	add.w	r7, r7, #540	; 0x21c
   11af0:	mov	sp, r7
   11af2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   11af6:	mov.w	r9, #12
   11afa:	b.n	11754 <_ZdlPv@@Base+0xd50>
   11afc:	mov	r1, r9
   11afe:	mov	r0, r5
   11b00:	blx	4740 <realloc@plt>
   11b04:	cmp	r0, #0
   11b06:	beq.w	11e1c <_ZdlPv@@Base+0x1418>
   11b0a:	mov	r5, r0
   11b0c:	b.n	1179e <_ZdlPv@@Base+0xd9a>
   11b0e:	blx	484c <__errno_location@plt>
   11b12:	ldr	r3, [r7, #28]
   11b14:	str	r0, [r7, #56]	; 0x38
   11b16:	ldr	r0, [r3, #4]
   11b18:	add.w	r3, r7, #224	; 0xe0
   11b1c:	cmp	r0, r3
   11b1e:	bne.n	11ab6 <_ZdlPv@@Base+0x10b2>
   11b20:	b.n	11aba <_ZdlPv@@Base+0x10b6>
   11b22:	mov.w	r8, #0
   11b26:	b.n	118f8 <_ZdlPv@@Base+0xef4>
   11b28:	movs	r5, #0
   11b2a:	b.n	11ad2 <_ZdlPv@@Base+0x10ce>
   11b2c:	ldr	r3, [r1, #8]
   11b2e:	mov	r4, sl
   11b30:	str.w	sl, [r3]
   11b34:	b.n	11a6a <_ZdlPv@@Base+0x1066>
   11b36:	ldr	r3, [r1, #8]
   11b38:	movs	r2, #0
   11b3a:	mov	r4, sl
   11b3c:	str.w	sl, [r3]
   11b40:	str	r2, [r3, #4]
   11b42:	b.n	11a6a <_ZdlPv@@Base+0x1066>
   11b44:	ldr	r3, [r1, #8]
   11b46:	mov	r4, sl
   11b48:	strh.w	sl, [r3]
   11b4c:	b.n	11a6a <_ZdlPv@@Base+0x1066>
   11b4e:	ldr	r3, [r1, #8]
   11b50:	mov	r4, sl
   11b52:	strb.w	sl, [r3]
   11b56:	b.n	11a6a <_ZdlPv@@Base+0x1066>
   11b58:	ldr	r3, [r7, #48]	; 0x30
   11b5a:	cmp.w	r8, #1
   11b5e:	add.w	r0, r6, sl
   11b62:	ldr	r2, [r3, #40]	; 0x28
   11b64:	ldr	r3, [r7, #60]	; 0x3c
   11b66:	ldr	r3, [r3, #4]
   11b68:	add.w	r3, r3, r2, lsl #4
   11b6c:	ldr	r2, [r3, #8]
   11b6e:	beq.w	11d40 <_ZdlPv@@Base+0x133c>
   11b72:	cmp.w	r8, #2
   11b76:	beq.w	11d84 <_ZdlPv@@Base+0x1380>
   11b7a:	strd	r2, r4, [sp, #4]
   11b7e:	mov.w	r3, #4294967295	; 0xffffffff
   11b82:	ldr	r2, [r7, #52]	; 0x34
   11b84:	str	r1, [r7, #8]
   11b86:	str	r2, [sp, #0]
   11b88:	movs	r2, #1
   11b8a:	blx	4800 <__snprintf_chk@plt>
   11b8e:	ldr	r1, [r7, #8]
   11b90:	ldr	r2, [r4, #0]
   11b92:	cmp	r2, #0
   11b94:	blt.n	11c82 <_ZdlPv@@Base+0x127e>
   11b96:	cmp	r2, r1
   11b98:	mov	r3, r2
   11b9a:	bcs.n	11bac <_ZdlPv@@Base+0x11a8>
   11b9c:	add.w	ip, r6, r2
   11ba0:	ldrb.w	ip, [ip, sl]
   11ba4:	cmp.w	ip, #0
   11ba8:	bne.w	12094 <_ZdlPv@@Base+0x1690>
   11bac:	cmp	r2, r0
   11bae:	bge.n	11bb4 <_ZdlPv@@Base+0x11b0>
   11bb0:	mov	r3, r0
   11bb2:	str	r0, [r4, #0]
   11bb4:	adds	r2, r3, #1
   11bb6:	cmp	r2, r1
   11bb8:	bcc.w	11f12 <_ZdlPv@@Base+0x150e>
   11bbc:	mvn.w	r2, #2147483648	; 0x80000000
   11bc0:	cmp	r1, r2
   11bc2:	beq.w	11f26 <_ZdlPv@@Base+0x1522>
   11bc6:	ldr	r2, [r7, #36]	; 0x24
   11bc8:	add	r3, r2
   11bca:	cmp	sl, r3
   11bcc:	it	hi
   11bce:	movhi.w	r3, #4294967295	; 0xffffffff
   11bd2:	cmp.w	r9, #0
   11bd6:	blt.w	11e2a <_ZdlPv@@Base+0x1426>
   11bda:	mov.w	r2, r9, lsl #1
   11bde:	cmp	r3, r2
   11be0:	it	cc
   11be2:	movcc	r3, r2
   11be4:	cmp	r9, r3
   11be6:	bcs.w	119a6 <_ZdlPv@@Base+0xfa2>
   11bea:	cmp	r2, r3
   11bec:	it	cc
   11bee:	movcc	r2, r3
   11bf0:	cmp.w	r2, #4294967295	; 0xffffffff
   11bf4:	mov	r9, r2
   11bf6:	beq.w	11e32 <_ZdlPv@@Base+0x142e>
   11bfa:	ldr	r3, [r7, #40]	; 0x28
   11bfc:	subs	r5, r6, r3
   11bfe:	cmp	r6, r3
   11c00:	it	ne
   11c02:	cmpne	r6, #0
   11c04:	clz	r5, r5
   11c08:	mov.w	r5, r5, lsr #5
   11c0c:	bne.w	11e36 <_ZdlPv@@Base+0x1432>
   11c10:	mov	r0, r2
   11c12:	blx	47e8 <malloc@plt>
   11c16:	cmp	r0, #0
   11c18:	beq.w	11e32 <_ZdlPv@@Base+0x142e>
   11c1c:	cmp.w	sl, #0
   11c20:	it	eq
   11c22:	moveq	r5, #0
   11c24:	cmp	r5, #0
   11c26:	beq.w	11e56 <_ZdlPv@@Base+0x1452>
   11c2a:	mov	r1, r6
   11c2c:	mov	r2, sl
   11c2e:	mov	r6, r0
   11c30:	blx	47dc <memcpy@plt>
   11c34:	sub.w	r3, r9, sl
   11c38:	str	r3, [r7, #68]	; 0x44
   11c3a:	b.n	119a6 <_ZdlPv@@Base+0xfa2>
   11c3c:	ldr	r3, [r7, #48]	; 0x30
   11c3e:	cmp.w	r8, #1
   11c42:	add.w	r0, r6, sl
   11c46:	ldr	r2, [r3, #40]	; 0x28
   11c48:	ldr	r3, [r7, #60]	; 0x3c
   11c4a:	ldr	r3, [r3, #4]
   11c4c:	add.w	r3, r3, r2, lsl #4
   11c50:	ldrd	r2, r3, [r3, #8]
   11c54:	mov	fp, r2
   11c56:	mov	ip, r3
   11c58:	beq.w	11ed8 <_ZdlPv@@Base+0x14d4>
   11c5c:	cmp.w	r8, #2
   11c60:	beq.w	11eac <_ZdlPv@@Base+0x14a8>
   11c64:	strd	r2, r3, [sp, #8]
   11c68:	mov.w	r3, #4294967295	; 0xffffffff
   11c6c:	ldr	r2, [r7, #52]	; 0x34
   11c6e:	str	r4, [sp, #16]
   11c70:	str	r1, [r7, #8]
   11c72:	str	r2, [sp, #0]
   11c74:	movs	r2, #1
   11c76:	blx	4800 <__snprintf_chk@plt>
   11c7a:	ldr	r2, [r4, #0]
   11c7c:	ldr	r1, [r7, #8]
   11c7e:	cmp	r2, #0
   11c80:	bge.n	11b96 <_ZdlPv@@Base+0x1192>
   11c82:	ldr	r3, [r7, #64]	; 0x40
   11c84:	ldrb	r3, [r3, #1]
   11c86:	cmp	r3, #0
   11c88:	bne.w	11e4c <_ZdlPv@@Base+0x1448>
   11c8c:	cmp	r0, #0
   11c8e:	bge.n	11bb0 <_ZdlPv@@Base+0x11ac>
   11c90:	ldr	r3, [r7, #56]	; 0x38
   11c92:	ldr.w	fp, [r7, #48]	; 0x30
   11c96:	ldr	r4, [r3, #0]
   11c98:	cbnz	r4, 11caa <_ZdlPv@@Base+0x12a6>
   11c9a:	ldrb.w	r3, [fp, #36]	; 0x24
   11c9e:	and.w	r3, r3, #239	; 0xef
   11ca2:	cmp	r3, #99	; 0x63
   11ca4:	ite	eq
   11ca6:	moveq	r4, #84	; 0x54
   11ca8:	movne	r4, #22
   11caa:	ldr	r3, [r7, #40]	; 0x28
   11cac:	cmp	r6, r3
   11cae:	it	ne
   11cb0:	cmpne	r6, #0
   11cb2:	bne.w	11fa4 <_ZdlPv@@Base+0x15a0>
   11cb6:	ldr	r3, [r7, #16]
   11cb8:	cbz	r3, 11cc0 <_ZdlPv@@Base+0x12bc>
   11cba:	mov	r0, r3
   11cbc:	blx	46b0 <free@plt+0x4>
   11cc0:	ldr	r3, [r7, #28]
   11cc2:	ldr	r0, [r3, #4]
   11cc4:	add.w	r3, r7, #224	; 0xe0
   11cc8:	cmp	r0, r3
   11cca:	beq.n	11cd0 <_ZdlPv@@Base+0x12cc>
   11ccc:	blx	46b0 <free@plt+0x4>
   11cd0:	ldr	r3, [r7, #60]	; 0x3c
   11cd2:	ldr	r0, [r3, #4]
   11cd4:	add.w	r3, r7, #96	; 0x60
   11cd8:	cmp	r0, r3
   11cda:	beq.n	11ce0 <_ZdlPv@@Base+0x12dc>
   11cdc:	blx	46b0 <free@plt+0x4>
   11ce0:	ldr	r3, [r7, #56]	; 0x38
   11ce2:	movs	r5, #0
   11ce4:	str	r4, [r3, #0]
   11ce6:	b.n	11ad2 <_ZdlPv@@Base+0x10ce>
   11ce8:	ldr	r3, [r7, #48]	; 0x30
   11cea:	cmp.w	r8, #1
   11cee:	add.w	r0, r6, sl
   11cf2:	ldr	r2, [r3, #40]	; 0x28
   11cf4:	ldr	r3, [r7, #60]	; 0x3c
   11cf6:	ldr	r3, [r3, #4]
   11cf8:	add.w	r3, r3, r2, lsl #4
   11cfc:	vldr	d7, [r3, #8]
   11d00:	beq.w	11e88 <_ZdlPv@@Base+0x1484>
   11d04:	cmp.w	r8, #2
   11d08:	beq.w	11e60 <_ZdlPv@@Base+0x145c>
   11d0c:	ldr	r2, [r7, #52]	; 0x34
   11d0e:	mov.w	r3, #4294967295	; 0xffffffff
   11d12:	vstr	d7, [sp, #8]
   11d16:	str	r4, [sp, #16]
   11d18:	str	r2, [sp, #0]
   11d1a:	movs	r2, #1
   11d1c:	str	r1, [r7, #8]
   11d1e:	blx	4800 <__snprintf_chk@plt>
   11d22:	ldr	r1, [r7, #8]
   11d24:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11d26:	ldr	r3, [r7, #48]	; 0x30
   11d28:	cmp.w	r8, #1
   11d2c:	add.w	r0, r6, sl
   11d30:	ldr	r2, [r3, #40]	; 0x28
   11d32:	ldr	r3, [r7, #60]	; 0x3c
   11d34:	ldr	r3, [r3, #4]
   11d36:	add.w	r3, r3, r2, lsl #4
   11d3a:	ldrh	r2, [r3, #8]
   11d3c:	bne.w	11b72 <_ZdlPv@@Base+0x116e>
   11d40:	ldr	r3, [r7, #32]
   11d42:	str	r1, [r7, #4]
   11d44:	ldr	r5, [r3, #0]
   11d46:	mov.w	r3, #4294967295	; 0xffffffff
   11d4a:	str	r2, [sp, #8]
   11d4c:	mov	r2, r8
   11d4e:	str	r4, [sp, #12]
   11d50:	str	r5, [r7, #8]
   11d52:	ldr	r5, [r7, #52]	; 0x34
   11d54:	str	r5, [sp, #0]
   11d56:	ldr	r5, [r7, #8]
   11d58:	str	r5, [sp, #4]
   11d5a:	blx	4800 <__snprintf_chk@plt>
   11d5e:	ldr	r1, [r7, #4]
   11d60:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11d62:	ldr	r3, [r7, #48]	; 0x30
   11d64:	cmp.w	r8, #1
   11d68:	add.w	r0, r6, sl
   11d6c:	ldr	r2, [r3, #40]	; 0x28
   11d6e:	ldr	r3, [r7, #60]	; 0x3c
   11d70:	ldr	r3, [r3, #4]
   11d72:	add.w	r3, r3, r2, lsl #4
   11d76:	ldrsh.w	r2, [r3, #8]
   11d7a:	beq.n	11d40 <_ZdlPv@@Base+0x133c>
   11d7c:	cmp.w	r8, #2
   11d80:	bne.w	11b7a <_ZdlPv@@Base+0x1176>
   11d84:	ldr	r3, [r7, #32]
   11d86:	ldr	r5, [r3, #4]
   11d88:	ldr	r3, [r3, #0]
   11d8a:	strd	r2, r4, [sp, #12]
   11d8e:	movs	r2, #1
   11d90:	str	r5, [r7, #8]
   11d92:	ldr	r5, [r7, #52]	; 0x34
   11d94:	str	r3, [r7, #4]
   11d96:	mov.w	r3, #4294967295	; 0xffffffff
   11d9a:	str	r5, [sp, #0]
   11d9c:	ldr	r5, [r7, #8]
   11d9e:	str	r1, [r7, #8]
   11da0:	str	r5, [sp, #8]
   11da2:	ldr	r5, [r7, #4]
   11da4:	str	r5, [sp, #4]
   11da6:	blx	4800 <__snprintf_chk@plt>
   11daa:	ldr	r1, [r7, #8]
   11dac:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11dae:	ldr	r3, [r7, #48]	; 0x30
   11db0:	cmp.w	r8, #1
   11db4:	add.w	r0, r6, sl
   11db8:	ldr	r2, [r3, #40]	; 0x28
   11dba:	ldr	r3, [r7, #60]	; 0x3c
   11dbc:	ldr	r3, [r3, #4]
   11dbe:	add.w	r3, r3, r2, lsl #4
   11dc2:	ldrb	r2, [r3, #8]
   11dc4:	bne.w	11b72 <_ZdlPv@@Base+0x116e>
   11dc8:	b.n	11d40 <_ZdlPv@@Base+0x133c>
   11dca:	ldr	r3, [r7, #48]	; 0x30
   11dcc:	cmp.w	r8, #1
   11dd0:	add.w	r0, r6, sl
   11dd4:	ldr	r2, [r3, #40]	; 0x28
   11dd6:	ldr	r3, [r7, #60]	; 0x3c
   11dd8:	ldr	r3, [r3, #4]
   11dda:	add.w	r3, r3, r2, lsl #4
   11dde:	ldrsb.w	r2, [r3, #8]
   11de2:	bne.w	11b72 <_ZdlPv@@Base+0x116e>
   11de6:	b.n	11d40 <_ZdlPv@@Base+0x133c>
   11de8:	blt.w	11a8e <_ZdlPv@@Base+0x108a>
   11dec:	ldr	r3, [r7, #36]	; 0x24
   11dee:	mov.w	r9, r9, lsl #1
   11df2:	cmp	r9, r3
   11df4:	bcs.w	11942 <_ZdlPv@@Base+0xf3e>
   11df8:	ldr	r3, [r7, #36]	; 0x24
   11dfa:	adds	r3, #1
   11dfc:	beq.w	11a8e <_ZdlPv@@Base+0x108a>
   11e00:	ldr.w	r9, [r7, #36]	; 0x24
   11e04:	b.n	11942 <_ZdlPv@@Base+0xf3e>
   11e06:	blt.w	11a8e <_ZdlPv@@Base+0x108a>
   11e0a:	mov.w	r9, r9, lsl #1
   11e0e:	b.n	11a22 <_ZdlPv@@Base+0x101e>
   11e10:	ldr	r3, [r7, #64]	; 0x40
   11e12:	movs	r2, #76	; 0x4c
   11e14:	strb.w	r2, [r3], #1
   11e18:	str	r3, [r7, #64]	; 0x40
   11e1a:	b.n	118cc <_ZdlPv@@Base+0xec8>
   11e1c:	blx	484c <__errno_location@plt>
   11e20:	str	r0, [r7, #56]	; 0x38
   11e22:	mov	r0, r5
   11e24:	blx	46b0 <free@plt+0x4>
   11e28:	b.n	11aa0 <_ZdlPv@@Base+0x109c>
   11e2a:	cmp.w	r9, #4294967295	; 0xffffffff
   11e2e:	beq.w	119a6 <_ZdlPv@@Base+0xfa2>
   11e32:	mov	r5, r6
   11e34:	b.n	11a94 <_ZdlPv@@Base+0x1090>
   11e36:	mov	r1, r9
   11e38:	mov	r0, r6
   11e3a:	blx	4740 <realloc@plt>
   11e3e:	cmp	r0, #0
   11e40:	beq.n	11e32 <_ZdlPv@@Base+0x142e>
   11e42:	sub.w	r3, r9, sl
   11e46:	mov	r6, r0
   11e48:	str	r3, [r7, #68]	; 0x44
   11e4a:	b.n	119a6 <_ZdlPv@@Base+0xfa2>
   11e4c:	ldr	r3, [r7, #64]	; 0x40
   11e4e:	mov.w	r2, #0
   11e52:	strb	r2, [r3, #1]
   11e54:	b.n	119a6 <_ZdlPv@@Base+0xfa2>
   11e56:	sub.w	r3, r9, sl
   11e5a:	mov	r6, r0
   11e5c:	str	r3, [r7, #68]	; 0x44
   11e5e:	b.n	119a6 <_ZdlPv@@Base+0xfa2>
   11e60:	ldr	r3, [r7, #32]
   11e62:	ldr	r2, [r7, #52]	; 0x34
   11e64:	str	r1, [r7, #4]
   11e66:	ldr	r5, [r3, #4]
   11e68:	ldr	r3, [r3, #0]
   11e6a:	str	r2, [sp, #0]
   11e6c:	movs	r2, #1
   11e6e:	str	r5, [sp, #8]
   11e70:	str	r3, [r7, #8]
   11e72:	mov.w	r3, #4294967295	; 0xffffffff
   11e76:	ldr	r5, [r7, #8]
   11e78:	vstr	d7, [sp, #16]
   11e7c:	str	r4, [sp, #24]
   11e7e:	str	r5, [sp, #4]
   11e80:	blx	4800 <__snprintf_chk@plt>
   11e84:	ldr	r1, [r7, #4]
   11e86:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11e88:	ldr	r3, [r7, #32]
   11e8a:	mov	r2, r8
   11e8c:	str	r1, [r7, #4]
   11e8e:	ldr	r5, [r3, #0]
   11e90:	mov.w	r3, #4294967295	; 0xffffffff
   11e94:	vstr	d7, [sp, #8]
   11e98:	str	r4, [sp, #16]
   11e9a:	str	r5, [r7, #8]
   11e9c:	ldr	r5, [r7, #52]	; 0x34
   11e9e:	str	r5, [sp, #0]
   11ea0:	ldr	r5, [r7, #8]
   11ea2:	str	r5, [sp, #4]
   11ea4:	blx	4800 <__snprintf_chk@plt>
   11ea8:	ldr	r1, [r7, #4]
   11eaa:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11eac:	ldr	r3, [r7, #32]
   11eae:	mov	r2, fp
   11eb0:	str	r1, [r7, #4]
   11eb2:	ldr	r5, [r3, #4]
   11eb4:	ldr	r3, [r3, #0]
   11eb6:	str	r4, [sp, #24]
   11eb8:	str	r5, [sp, #8]
   11eba:	str	r3, [r7, #8]
   11ebc:	mov	r3, ip
   11ebe:	ldr	r5, [r7, #8]
   11ec0:	strd	r2, r3, [sp, #16]
   11ec4:	mov.w	r3, #4294967295	; 0xffffffff
   11ec8:	ldr	r2, [r7, #52]	; 0x34
   11eca:	str	r5, [sp, #4]
   11ecc:	str	r2, [sp, #0]
   11ece:	movs	r2, #1
   11ed0:	blx	4800 <__snprintf_chk@plt>
   11ed4:	ldr	r1, [r7, #4]
   11ed6:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11ed8:	ldr	r3, [r7, #32]
   11eda:	mov	r2, r8
   11edc:	str	r1, [r7, #4]
   11ede:	ldr	r5, [r3, #0]
   11ee0:	mov.w	r3, #4294967295	; 0xffffffff
   11ee4:	str	r4, [sp, #16]
   11ee6:	strd	fp, ip, [sp, #8]
   11eea:	str	r5, [r7, #8]
   11eec:	ldr	r5, [r7, #52]	; 0x34
   11eee:	str	r5, [sp, #0]
   11ef0:	ldr	r5, [r7, #8]
   11ef2:	str	r5, [sp, #4]
   11ef4:	blx	4800 <__snprintf_chk@plt>
   11ef8:	ldr	r1, [r7, #4]
   11efa:	b.n	11b90 <_ZdlPv@@Base+0x118c>
   11efc:	mov	r1, r9
   11efe:	mov	r0, r5
   11f00:	blx	4740 <realloc@plt>
   11f04:	mov	r6, r0
   11f06:	cmp	r0, #0
   11f08:	bne.w	1197c <_ZdlPv@@Base+0xf78>
   11f0c:	b.n	11a8e <_ZdlPv@@Base+0x108a>
   11f0e:	mov	r6, r5
   11f10:	b.n	1197c <_ZdlPv@@Base+0xf78>
   11f12:	add.w	r4, sl, r3
   11f16:	ldr	r3, [r7, #56]	; 0x38
   11f18:	ldr.w	fp, [r7, #48]	; 0x30
   11f1c:	mov	r5, r6
   11f1e:	mov	r2, r3
   11f20:	ldr	r3, [r7, #12]
   11f22:	str	r3, [r2, #0]
   11f24:	b.n	11a6a <_ZdlPv@@Base+0x1066>
   11f26:	ldr	r3, [r7, #40]	; 0x28
   11f28:	cmp	r6, r3
   11f2a:	it	ne
   11f2c:	cmpne	r6, #0
   11f2e:	bne.n	11fac <_ZdlPv@@Base+0x15a8>
   11f30:	ldr	r3, [r7, #16]
   11f32:	cbz	r3, 11f3a <_ZdlPv@@Base+0x1536>
   11f34:	mov	r0, r3
   11f36:	blx	46b0 <free@plt+0x4>
   11f3a:	ldr	r3, [r7, #28]
   11f3c:	ldr	r0, [r3, #4]
   11f3e:	add.w	r3, r7, #224	; 0xe0
   11f42:	cmp	r0, r3
   11f44:	beq.n	11f4a <_ZdlPv@@Base+0x1546>
   11f46:	blx	46b0 <free@plt+0x4>
   11f4a:	ldr	r3, [r7, #60]	; 0x3c
   11f4c:	ldr	r0, [r3, #4]
   11f4e:	add.w	r3, r7, #96	; 0x60
   11f52:	cmp	r0, r3
   11f54:	beq.n	11f5a <_ZdlPv@@Base+0x1556>
   11f56:	blx	46b0 <free@plt+0x4>
   11f5a:	ldr	r2, [r7, #56]	; 0x38
   11f5c:	movs	r3, #75	; 0x4b
   11f5e:	movs	r5, #0
   11f60:	str	r3, [r2, #0]
   11f62:	b.n	11ad2 <_ZdlPv@@Base+0x10ce>
   11f64:	mov	r1, r9
   11f66:	mov	r0, r5
   11f68:	blx	4740 <realloc@plt>
   11f6c:	cmp	r0, #0
   11f6e:	beq.w	11e1c <_ZdlPv@@Base+0x1418>
   11f72:	mov	r5, r0
   11f74:	b.n	11a64 <_ZdlPv@@Base+0x1060>
   11f76:	mov	r5, r0
   11f78:	b.n	1179e <_ZdlPv@@Base+0xd9a>
   11f7a:	ldr	r0, [r3, #4]
   11f7c:	add.w	r3, r7, #224	; 0xe0
   11f80:	cmp	r0, r3
   11f82:	beq.n	11f88 <_ZdlPv@@Base+0x1584>
   11f84:	blx	46b0 <free@plt+0x4>
   11f88:	ldr	r3, [r7, #60]	; 0x3c
   11f8a:	ldr	r0, [r3, #4]
   11f8c:	add.w	r3, r7, #96	; 0x60
   11f90:	cmp	r0, r3
   11f92:	beq.n	11f98 <_ZdlPv@@Base+0x1594>
   11f94:	blx	46b0 <free@plt+0x4>
   11f98:	blx	484c <__errno_location@plt>
   11f9c:	movs	r5, #0
   11f9e:	movs	r3, #22
   11fa0:	str	r3, [r0, #0]
   11fa2:	b.n	11ad2 <_ZdlPv@@Base+0x10ce>
   11fa4:	mov	r0, r6
   11fa6:	blx	46b0 <free@plt+0x4>
   11faa:	b.n	11cb6 <_ZdlPv@@Base+0x12b2>
   11fac:	mov	r0, r6
   11fae:	blx	46b0 <free@plt+0x4>
   11fb2:	b.n	11f30 <_ZdlPv@@Base+0x152c>
   11fb4:	mov	r5, r0
   11fb6:	b.n	11a64 <_ZdlPv@@Base+0x1060>
   11fb8:	movs	r4, #1
   11fba:	adds.w	r4, sl, r4
   11fbe:	bcs.n	12088 <_ZdlPv@@Base+0x1684>
   11fc0:	cmp	r9, r4
   11fc2:	bcs.n	1200a <_ZdlPv@@Base+0x1606>
   11fc4:	cmp.w	r9, #0
   11fc8:	bne.n	1206e <_ZdlPv@@Base+0x166a>
   11fca:	cmp	r4, #12
   11fcc:	it	ls
   11fce:	movls.w	r9, #12
   11fd2:	bhi.n	1207a <_ZdlPv@@Base+0x1676>
   11fd4:	ldr	r3, [r7, #40]	; 0x28
   11fd6:	subs	r6, r5, r3
   11fd8:	cmp	r5, r3
   11fda:	it	ne
   11fdc:	cmpne	r5, #0
   11fde:	clz	r6, r6
   11fe2:	mov.w	r6, r6, lsr #5
   11fe6:	bne.n	1205c <_ZdlPv@@Base+0x1658>
   11fe8:	mov	r0, r9
   11fea:	blx	47e8 <malloc@plt>
   11fee:	cmp	r0, #0
   11ff0:	beq.w	11a8e <_ZdlPv@@Base+0x108a>
   11ff4:	cmp.w	sl, #0
   11ff8:	it	eq
   11ffa:	moveq	r6, #0
   11ffc:	cmp	r6, #0
   11ffe:	beq.n	12084 <_ZdlPv@@Base+0x1680>
   12000:	mov	r1, r5
   12002:	mov	r2, sl
   12004:	mov	r5, r0
   12006:	blx	47dc <memcpy@plt>
   1200a:	movs	r3, #0
   1200c:	strb.w	r3, [r5, sl]
   12010:	ldr	r3, [r7, #40]	; 0x28
   12012:	cmp	r5, r3
   12014:	it	ne
   12016:	cmpne	r9, r4
   12018:	bhi.n	1204c <_ZdlPv@@Base+0x1648>
   1201a:	ldr	r3, [r7, #16]
   1201c:	cbz	r3, 12024 <_ZdlPv@@Base+0x1620>
   1201e:	mov	r0, r3
   12020:	blx	46b0 <free@plt+0x4>
   12024:	ldr	r3, [r7, #28]
   12026:	ldr	r0, [r3, #4]
   12028:	add.w	r3, r7, #224	; 0xe0
   1202c:	cmp	r0, r3
   1202e:	beq.n	12034 <_ZdlPv@@Base+0x1630>
   12030:	blx	46b0 <free@plt+0x4>
   12034:	ldr	r3, [r7, #60]	; 0x3c
   12036:	ldr	r0, [r3, #4]
   12038:	add.w	r3, r7, #96	; 0x60
   1203c:	cmp	r0, r3
   1203e:	beq.n	12044 <_ZdlPv@@Base+0x1640>
   12040:	blx	46b0 <free@plt+0x4>
   12044:	ldr	r3, [r7, #20]
   12046:	str.w	sl, [r3]
   1204a:	b.n	11ad2 <_ZdlPv@@Base+0x10ce>
   1204c:	mov	r0, r5
   1204e:	mov	r1, r4
   12050:	blx	4740 <realloc@plt>
   12054:	cmp	r0, #0
   12056:	it	ne
   12058:	movne	r5, r0
   1205a:	b.n	1201a <_ZdlPv@@Base+0x1616>
   1205c:	mov	r1, r9
   1205e:	mov	r0, r5
   12060:	blx	4740 <realloc@plt>
   12064:	cmp	r0, #0
   12066:	beq.w	11e1c <_ZdlPv@@Base+0x1418>
   1206a:	mov	r5, r0
   1206c:	b.n	1200a <_ZdlPv@@Base+0x1606>
   1206e:	blt.w	11a8e <_ZdlPv@@Base+0x108a>
   12072:	mov.w	r9, r9, lsl #1
   12076:	cmp	r9, r4
   12078:	bcs.n	11fd4 <_ZdlPv@@Base+0x15d0>
   1207a:	adds	r3, r4, #1
   1207c:	it	ne
   1207e:	movne	r9, r4
   12080:	bne.n	11fd4 <_ZdlPv@@Base+0x15d0>
   12082:	b.n	11a8e <_ZdlPv@@Base+0x108a>
   12084:	mov	r5, r0
   12086:	b.n	1200a <_ZdlPv@@Base+0x1606>
   12088:	cmp.w	r9, #4294967295	; 0xffffffff
   1208c:	beq.n	1200a <_ZdlPv@@Base+0x1606>
   1208e:	b.n	11a8e <_ZdlPv@@Base+0x108a>
   12090:	blx	4764 <__stack_chk_fail@plt>
   12094:	blx	4728 <abort@plt>
   12098:	str	r7, [sp, #416]	; 0x1a0
   1209a:	movs	r1, r0
   1209c:	lsls	r0, r4, #3
   1209e:	movs	r0, r0
   120a0:	str	r3, [sp, #216]	; 0xd8
   120a2:	movs	r1, r0
   120a4:	ldrd	r3, r2, [r1]
   120a8:	cmp	r3, #0
   120aa:	beq.n	12140 <_ZdlPv@@Base+0x173c>
   120ac:	push	{r4, r5, r6, r7}
   120ae:	adds	r2, #8
   120b0:	ldr	r5, [pc, #152]	; (1214c <_ZdlPv@@Base+0x1748>)
   120b2:	movs	r4, #0
   120b4:	ldr.w	ip, [pc, #152]	; 12150 <_ZdlPv@@Base+0x174c>
   120b8:	add	r5, pc
   120ba:	add	ip, pc
   120bc:	ldr.w	r3, [r2, #-8]
   120c0:	subs	r3, #1
   120c2:	cmp	r3, #21
   120c4:	bhi.n	12144 <_ZdlPv@@Base+0x1740>
   120c6:	tbb	[pc, r3]
   120ca:	movs	r2, #34	; 0x22
   120cc:	subs	r6, r3, #0
   120ce:	lsrs	r3, r1, #12
   120d0:	lsrs	r3, r1, #12
   120d2:	asrs	r6, r2, #24
   120d4:	movs	r6, #38	; 0x26
   120d6:	lsrs	r3, r1, #12
   120d8:	adds	r5, #46	; 0x2e
   120da:	lsrs	r3, r1, #12
   120dc:	lsrs	r3, r1, #12
   120de:	lsrs	r3, r1, #12
   120e0:	ldr.w	r3, [r0], #4
   120e4:	str	r3, [r2, #0]
   120e6:	ldr	r3, [r1, #0]
   120e8:	adds	r4, #1
   120ea:	adds	r2, #16
   120ec:	cmp	r3, r4
   120ee:	bhi.n	120bc <_ZdlPv@@Base+0x16b8>
   120f0:	movs	r0, #0
   120f2:	pop	{r4, r5, r6, r7}
   120f4:	bx	lr
   120f6:	adds	r0, #7
   120f8:	bic.w	r0, r0, #7
   120fc:	ldrd	r6, r7, [r0], #8
   12100:	strd	r6, r7, [r2]
   12104:	b.n	120e6 <_ZdlPv@@Base+0x16e2>
   12106:	ldr.w	r3, [r0], #4
   1210a:	strh	r3, [r2, #0]
   1210c:	b.n	120e6 <_ZdlPv@@Base+0x16e2>
   1210e:	ldr.w	r3, [r0], #4
   12112:	strb	r3, [r2, #0]
   12114:	b.n	120e6 <_ZdlPv@@Base+0x16e2>
   12116:	adds	r0, #7
   12118:	bic.w	r0, r0, #7
   1211c:	ldrd	r6, r7, [r0], #8
   12120:	strd	r6, r7, [r2]
   12124:	b.n	120e6 <_ZdlPv@@Base+0x16e2>
   12126:	ldr.w	r3, [r0], #4
   1212a:	cmp	r3, #0
   1212c:	bne.n	120e4 <_ZdlPv@@Base+0x16e0>
   1212e:	str.w	ip, [r2]
   12132:	b.n	120e6 <_ZdlPv@@Base+0x16e2>
   12134:	ldr.w	r3, [r0], #4
   12138:	cmp	r3, #0
   1213a:	bne.n	120e4 <_ZdlPv@@Base+0x16e0>
   1213c:	str	r5, [r2, #0]
   1213e:	b.n	120e6 <_ZdlPv@@Base+0x16e2>
   12140:	movs	r0, #0
   12142:	bx	lr
   12144:	mov.w	r0, #4294967295	; 0xffffffff
   12148:	b.n	120f2 <_ZdlPv@@Base+0x16ee>
   1214a:	nop
   1214c:	str	r4, [r1, #28]
   1214e:	movs	r0, r0
   12150:	str	r2, [r0, #28]
   12152:	movs	r0, r0
   12154:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   12158:	mov	fp, r2
   1215a:	sub	sp, #52	; 0x34
   1215c:	movs	r2, #0
   1215e:	mov	r3, r1
   12160:	mov	r7, r1
   12162:	mov	r8, r0
   12164:	mov	r0, fp
   12166:	str.w	r2, [r3], #16
   1216a:	movs	r1, #7
   1216c:	str	r3, [r7, #4]
   1216e:	mov	r6, r2
   12170:	str.w	r2, [r0], #8
   12174:	mov	sl, r2
   12176:	str	r1, [sp, #4]
   12178:	str	r2, [sp, #24]
   1217a:	strd	r0, r2, [sp, #8]
   1217e:	str	r2, [sp, #28]
   12180:	movw	r2, #39321	; 0x9999
   12184:	str	r1, [sp, #20]
   12186:	movt	r2, #6553	; 0x1999
   1218a:	movw	r1, #29789	; 0x745d
   1218e:	str	r3, [sp, #32]
   12190:	movt	r1, #1489	; 0x5d1
   12194:	str.w	r0, [fp, #4]
   12198:	str	r2, [sp, #36]	; 0x24
   1219a:	str	r1, [sp, #40]	; 0x28
   1219c:	b.n	121a2 <_ZdlPv@@Base+0x179e>
   1219e:	cmp	r0, #37	; 0x25
   121a0:	beq.n	121c4 <_ZdlPv@@Base+0x17c0>
   121a2:	mov	r2, r8
   121a4:	ldrb.w	r0, [r8], #1
   121a8:	mov	r5, r8
   121aa:	cmp	r0, #0
   121ac:	bne.n	1219e <_ZdlPv@@Base+0x179a>
   121ae:	movs	r1, #44	; 0x2c
   121b0:	mul.w	r1, r1, r6
   121b4:	str	r2, [r3, r1]
   121b6:	ldr	r3, [sp, #12]
   121b8:	str	r3, [r7, #8]
   121ba:	ldr	r3, [sp, #24]
   121bc:	str	r3, [r7, #12]
   121be:	add	sp, #52	; 0x34
   121c0:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   121c4:	movs	r1, #44	; 0x2c
   121c6:	mul.w	r0, r1, r6
   121ca:	mov.w	r1, #4294967295	; 0xffffffff
   121ce:	adds	r6, r3, r0
   121d0:	str	r2, [r3, r0]
   121d2:	strd	sl, sl, [r6, #8]
   121d6:	str.w	sl, [r6, #16]
   121da:	strd	sl, sl, [r6, #24]
   121de:	str	r1, [r6, #20]
   121e0:	str	r1, [r6, #32]
   121e2:	str	r1, [r6, #40]	; 0x28
   121e4:	ldrb.w	r4, [r8]
   121e8:	sub.w	r0, r4, #48	; 0x30
   121ec:	uxtb	r3, r0
   121ee:	cmp	r3, #9
   121f0:	bls.w	12562 <_ZdlPv@@Base+0x1b5e>
   121f4:	mov.w	r9, #4294967295	; 0xffffffff
   121f8:	b.n	1221e <_ZdlPv@@Base+0x181a>
   121fa:	cmp	r4, #45	; 0x2d
   121fc:	beq.n	12230 <_ZdlPv@@Base+0x182c>
   121fe:	cmp	r4, #43	; 0x2b
   12200:	beq.n	1223a <_ZdlPv@@Base+0x1836>
   12202:	cmp	r4, #32
   12204:	beq.n	12244 <_ZdlPv@@Base+0x1840>
   12206:	cmp	r4, #35	; 0x23
   12208:	beq.n	1224e <_ZdlPv@@Base+0x184a>
   1220a:	cmp	r4, #48	; 0x30
   1220c:	beq.n	12258 <_ZdlPv@@Base+0x1854>
   1220e:	cmp	r4, #73	; 0x49
   12210:	bne.n	12262 <_ZdlPv@@Base+0x185e>
   12212:	ldr	r3, [r6, #8]
   12214:	orr.w	r3, r3, #64	; 0x40
   12218:	str	r3, [r6, #8]
   1221a:	ldrb	r4, [r1, #0]
   1221c:	mov	r5, r1
   1221e:	cmp	r4, #39	; 0x27
   12220:	add.w	r1, r5, #1
   12224:	bne.n	121fa <_ZdlPv@@Base+0x17f6>
   12226:	ldr	r3, [r6, #8]
   12228:	orr.w	r3, r3, #1
   1222c:	str	r3, [r6, #8]
   1222e:	b.n	1221a <_ZdlPv@@Base+0x1816>
   12230:	ldr	r3, [r6, #8]
   12232:	orr.w	r3, r3, #2
   12236:	str	r3, [r6, #8]
   12238:	b.n	1221a <_ZdlPv@@Base+0x1816>
   1223a:	ldr	r3, [r6, #8]
   1223c:	orr.w	r3, r3, #4
   12240:	str	r3, [r6, #8]
   12242:	b.n	1221a <_ZdlPv@@Base+0x1816>
   12244:	ldr	r3, [r6, #8]
   12246:	orr.w	r3, r3, #8
   1224a:	str	r3, [r6, #8]
   1224c:	b.n	1221a <_ZdlPv@@Base+0x1816>
   1224e:	ldr	r3, [r6, #8]
   12250:	orr.w	r3, r3, #16
   12254:	str	r3, [r6, #8]
   12256:	b.n	1221a <_ZdlPv@@Base+0x1816>
   12258:	ldr	r3, [r6, #8]
   1225a:	orr.w	r3, r3, #32
   1225e:	str	r3, [r6, #8]
   12260:	b.n	1221a <_ZdlPv@@Base+0x1816>
   12262:	cmp	r4, #42	; 0x2a
   12264:	beq.w	12372 <_ZdlPv@@Base+0x196e>
   12268:	sub.w	r3, r4, #48	; 0x30
   1226c:	cmp	r3, #9
   1226e:	bls.w	1277a <_ZdlPv@@Base+0x1d76>
   12272:	cmp	r4, #46	; 0x2e
   12274:	beq.w	12422 <_ZdlPv@@Base+0x1a1e>
   12278:	adds	r5, #1
   1227a:	movs	r3, #0
   1227c:	movs	r1, #1
   1227e:	b.n	12284 <_ZdlPv@@Base+0x1880>
   12280:	ldrb.w	r4, [r5], #1
   12284:	cmp	r4, #104	; 0x68
   12286:	mov	r8, r5
   12288:	ittt	eq
   1228a:	andeq.w	r2, r3, #1
   1228e:	lsleq.w	r2, r1, r2
   12292:	orreq	r3, r2
   12294:	beq.n	12280 <_ZdlPv@@Base+0x187c>
   12296:	cmp	r4, #76	; 0x4c
   12298:	it	eq
   1229a:	orreq.w	r3, r3, #4
   1229e:	beq.n	12280 <_ZdlPv@@Base+0x187c>
   122a0:	cmp	r4, #108	; 0x6c
   122a2:	it	eq
   122a4:	addeq	r3, #8
   122a6:	beq.n	12280 <_ZdlPv@@Base+0x187c>
   122a8:	cmp	r4, #106	; 0x6a
   122aa:	it	eq
   122ac:	addeq	r3, #16
   122ae:	beq.n	12280 <_ZdlPv@@Base+0x187c>
   122b0:	and.w	r2, r4, #223	; 0xdf
   122b4:	cmp	r2, #90	; 0x5a
   122b6:	beq.n	12280 <_ZdlPv@@Base+0x187c>
   122b8:	cmp	r4, #116	; 0x74
   122ba:	beq.n	12280 <_ZdlPv@@Base+0x187c>
   122bc:	sub.w	r2, r4, #37	; 0x25
   122c0:	cmp	r2, #83	; 0x53
   122c2:	bhi.w	125b2 <_ZdlPv@@Base+0x1bae>
   122c6:	tbh	[pc, r2, lsl #1]
   122ca:	lsls	r6, r3, #4
   122cc:	lsls	r4, r6, #5
   122ce:	lsls	r4, r6, #5
   122d0:	lsls	r4, r6, #5
   122d2:	lsls	r4, r6, #5
   122d4:	lsls	r4, r6, #5
   122d6:	lsls	r4, r6, #5
   122d8:	lsls	r4, r6, #5
   122da:	lsls	r4, r6, #5
   122dc:	lsls	r4, r6, #5
   122de:	lsls	r4, r6, #5
   122e0:	lsls	r4, r6, #5
   122e2:	lsls	r4, r6, #5
   122e4:	lsls	r4, r6, #5
   122e6:	lsls	r4, r6, #5
   122e8:	lsls	r4, r6, #5
   122ea:	lsls	r4, r6, #5
   122ec:	lsls	r4, r6, #5
   122ee:	lsls	r4, r6, #5
   122f0:	lsls	r4, r6, #5
   122f2:	lsls	r4, r6, #5
   122f4:	lsls	r4, r6, #5
   122f6:	lsls	r4, r6, #5
   122f8:	lsls	r4, r6, #5
   122fa:	lsls	r4, r6, #5
   122fc:	lsls	r4, r6, #5
   122fe:	lsls	r4, r6, #5
   12300:	lsls	r4, r6, #5
   12302:	lsls	r6, r3, #6
   12304:	lsls	r4, r6, #5
   12306:	lsls	r6, r3, #8
   12308:	lsls	r4, r6, #5
   1230a:	lsls	r6, r3, #6
   1230c:	lsls	r6, r3, #6
   1230e:	lsls	r6, r3, #6
   12310:	lsls	r4, r6, #5
   12312:	lsls	r4, r6, #5
   12314:	lsls	r4, r6, #5
   12316:	lsls	r4, r6, #5
   12318:	lsls	r4, r6, #5
   1231a:	lsls	r4, r6, #5
   1231c:	lsls	r4, r6, #5
   1231e:	lsls	r4, r6, #5
   12320:	lsls	r4, r6, #5
   12322:	lsls	r4, r6, #5
   12324:	lsls	r4, r6, #5
   12326:	lsls	r1, r4, #11
   12328:	lsls	r4, r6, #5
   1232a:	lsls	r4, r6, #5
   1232c:	lsls	r4, r6, #5
   1232e:	lsls	r4, r6, #5
   12330:	lsls	r6, r4, #7
   12332:	lsls	r4, r6, #5
   12334:	lsls	r4, r6, #5
   12336:	lsls	r4, r6, #5
   12338:	lsls	r4, r6, #5
   1233a:	lsls	r4, r6, #5
   1233c:	lsls	r4, r6, #5
   1233e:	lsls	r4, r6, #5
   12340:	lsls	r4, r6, #5
   12342:	lsls	r6, r3, #6
   12344:	lsls	r4, r6, #5
   12346:	lsls	r0, r3, #8
   12348:	lsls	r7, r7, #7
   1234a:	lsls	r6, r3, #6
   1234c:	lsls	r6, r3, #6
   1234e:	lsls	r6, r3, #6
   12350:	lsls	r4, r6, #5
   12352:	lsls	r7, r7, #7
   12354:	lsls	r4, r6, #5
   12356:	lsls	r4, r6, #5
   12358:	lsls	r4, r6, #5
   1235a:	lsls	r4, r6, #5
   1235c:	lsls	r3, r4, #3
   1235e:	lsls	r6, r4, #7
   12360:	lsls	r6, r3, #11
   12362:	lsls	r4, r6, #5
   12364:	lsls	r4, r6, #5
   12366:	lsls	r2, r4, #8
   12368:	lsls	r4, r6, #5
   1236a:	lsls	r6, r4, #7
   1236c:	lsls	r4, r6, #5
   1236e:	lsls	r4, r6, #5
   12370:	lsls	r6, r4, #7
   12372:	ldr	r3, [sp, #12]
   12374:	str	r5, [r6, #12]
   12376:	str	r1, [r6, #16]
   12378:	cmp	r3, #1
   1237a:	ldrb	r2, [r5, #1]
   1237c:	it	cc
   1237e:	movcc	r3, #1
   12380:	str	r3, [sp, #12]
   12382:	subs	r2, #48	; 0x30
   12384:	uxtb	r3, r2
   12386:	cmp	r3, #9
   12388:	bls.w	12642 <_ZdlPv@@Base+0x1c3e>
   1238c:	ldr	r2, [sp, #28]
   1238e:	adds	r3, r2, #1
   12390:	str	r2, [r6, #20]
   12392:	adds	r2, #1
   12394:	beq.w	125b2 <_ZdlPv@@Base+0x1bae>
   12398:	mov	r5, r1
   1239a:	ldr	r4, [sp, #28]
   1239c:	str	r3, [sp, #28]
   1239e:	ldr	r2, [sp, #4]
   123a0:	ldr.w	r3, [fp, #4]
   123a4:	cmp	r2, r4
   123a6:	bhi.w	1284c <_ZdlPv@@Base+0x1e48>
   123aa:	ldr	r2, [sp, #4]
   123ac:	lsls	r2, r2, #1
   123ae:	str	r2, [sp, #4]
   123b0:	cmp	r2, r4
   123b2:	itt	ls
   123b4:	addls	r2, r4, #1
   123b6:	strls	r2, [sp, #4]
   123b8:	ldr	r2, [sp, #4]
   123ba:	cmp.w	r2, #268435456	; 0x10000000
   123be:	bcs.w	12906 <_ZdlPv@@Base+0x1f02>
   123c2:	lsls	r1, r2, #4
   123c4:	ldr	r2, [sp, #8]
   123c6:	cmp	r2, r3
   123c8:	beq.w	12852 <_ZdlPv@@Base+0x1e4e>
   123cc:	mov	r0, r3
   123ce:	blx	4740 <realloc@plt>
   123d2:	ldr.w	r1, [fp, #4]
   123d6:	mov	r3, r0
   123d8:	cmp	r0, #0
   123da:	beq.w	12904 <_ZdlPv@@Base+0x1f00>
   123de:	ldr	r0, [sp, #8]
   123e0:	ldr.w	r2, [fp]
   123e4:	cmp	r0, r1
   123e6:	beq.w	12864 <_ZdlPv@@Base+0x1e60>
   123ea:	str.w	r3, [fp, #4]
   123ee:	cmp	r2, r4
   123f0:	bhi.n	12408 <_ZdlPv@@Base+0x1a04>
   123f2:	sub.w	r0, r3, #16
   123f6:	adds	r2, #1
   123f8:	cmp	r2, r4
   123fa:	mov.w	r1, r2, lsl #4
   123fe:	str.w	sl, [r0, r1]
   12402:	bls.n	123f6 <_ZdlPv@@Base+0x19f2>
   12404:	str.w	r2, [fp]
   12408:	lsls	r4, r4, #4
   1240a:	ldr	r2, [r3, r4]
   1240c:	cmp	r2, #0
   1240e:	bne.w	127a8 <_ZdlPv@@Base+0x1da4>
   12412:	mov	r1, r5
   12414:	movs	r2, #5
   12416:	str	r2, [r3, r4]
   12418:	ldrb.w	r4, [r1], #1
   1241c:	cmp	r4, #46	; 0x2e
   1241e:	bne.w	12278 <_ZdlPv@@Base+0x1874>
   12422:	ldrb	r3, [r5, #1]
   12424:	str	r5, [r6, #24]
   12426:	cmp	r3, #42	; 0x2a
   12428:	bne.w	125de <_ZdlPv@@Base+0x1bda>
   1242c:	ldr	r3, [sp, #24]
   1242e:	adds	r1, r5, #2
   12430:	str	r1, [r6, #28]
   12432:	cmp	r3, #2
   12434:	mov	r8, r1
   12436:	it	cc
   12438:	movcc	r3, #2
   1243a:	str	r3, [sp, #24]
   1243c:	ldrb	r3, [r5, #2]
   1243e:	subs	r3, #48	; 0x30
   12440:	uxtb	r2, r3
   12442:	cmp	r2, #9
   12444:	bls.w	128a6 <_ZdlPv@@Base+0x1ea2>
   12448:	ldr	r4, [r6, #32]
   1244a:	adds	r5, r4, #1
   1244c:	beq.w	12894 <_ZdlPv@@Base+0x1e90>
   12450:	ldr	r2, [sp, #4]
   12452:	ldr.w	r3, [fp, #4]
   12456:	cmp	r2, r4
   12458:	bls.w	12810 <_ZdlPv@@Base+0x1e0c>
   1245c:	ldr.w	r2, [fp]
   12460:	cmp	r2, r4
   12462:	bhi.n	1247a <_ZdlPv@@Base+0x1a76>
   12464:	sub.w	r0, r3, #16
   12468:	adds	r2, #1
   1246a:	cmp	r2, r4
   1246c:	mov.w	r1, r2, lsl #4
   12470:	str.w	sl, [r0, r1]
   12474:	bls.n	12468 <_ZdlPv@@Base+0x1a64>
   12476:	str.w	r2, [fp]
   1247a:	lsls	r4, r4, #4
   1247c:	ldr	r2, [r3, r4]
   1247e:	cmp	r2, #0
   12480:	bne.w	12802 <_ZdlPv@@Base+0x1dfe>
   12484:	movs	r2, #5
   12486:	mov	r5, r8
   12488:	str	r2, [r3, r4]
   1248a:	ldrb.w	r4, [r8]
   1248e:	b.n	12278 <_ZdlPv@@Base+0x1874>
   12490:	cmp	r3, #15
   12492:	bgt.w	1287a <_ZdlPv@@Base+0x1e76>
   12496:	lsls	r1, r3, #29
   12498:	bmi.w	1287a <_ZdlPv@@Base+0x1e76>
   1249c:	cmp	r3, #7
   1249e:	itt	gt
   124a0:	movgt	r3, #21
   124a2:	strgt	r3, [sp, #16]
   124a4:	bgt.n	124ba <_ZdlPv@@Base+0x1ab6>
   124a6:	lsls	r2, r3, #30
   124a8:	itt	mi
   124aa:	movmi	r3, #18
   124ac:	strmi	r3, [sp, #16]
   124ae:	bmi.n	124ba <_ZdlPv@@Base+0x1ab6>
   124b0:	and.w	r3, r3, #1
   124b4:	rsb	r3, r3, #20
   124b8:	str	r3, [sp, #16]
   124ba:	cmp.w	r9, #4294967295	; 0xffffffff
   124be:	it	ne
   124c0:	strne.w	r9, [r6, #40]	; 0x28
   124c4:	beq.w	12766 <_ZdlPv@@Base+0x1d62>
   124c8:	ldr	r2, [sp, #4]
   124ca:	ldr.w	r3, [fp, #4]
   124ce:	cmp	r2, r9
   124d0:	bls.w	1271a <_ZdlPv@@Base+0x1d16>
   124d4:	ldr.w	r2, [fp]
   124d8:	cmp	r2, r9
   124da:	bhi.n	124f2 <_ZdlPv@@Base+0x1aee>
   124dc:	sub.w	r0, r3, #16
   124e0:	adds	r2, #1
   124e2:	cmp	r2, r9
   124e4:	mov.w	r1, r2, lsl #4
   124e8:	str.w	sl, [r0, r1]
   124ec:	bls.n	124e0 <_ZdlPv@@Base+0x1adc>
   124ee:	str.w	r2, [fp]
   124f2:	mov.w	r9, r9, lsl #4
   124f6:	ldr.w	r2, [r3, r9]
   124fa:	cmp	r2, #0
   124fc:	bne.w	1275c <_ZdlPv@@Base+0x1d58>
   12500:	ldr	r2, [sp, #16]
   12502:	str.w	r2, [r3, r9]
   12506:	strb.w	r4, [r6, #36]	; 0x24
   1250a:	ldr	r3, [r7, #0]
   1250c:	str	r5, [r6, #4]
   1250e:	adds	r6, r3, #1
   12510:	ldr	r3, [sp, #20]
   12512:	str	r6, [r7, #0]
   12514:	cmp	r3, r6
   12516:	it	hi
   12518:	ldrhi	r3, [r7, #4]
   1251a:	bhi.w	121a2 <_ZdlPv@@Base+0x179e>
   1251e:	ldr	r3, [sp, #20]
   12520:	cmp	r3, #0
   12522:	blt.w	12930 <_ZdlPv@@Base+0x1f2c>
   12526:	ldr	r3, [sp, #20]
   12528:	ldr	r2, [sp, #40]	; 0x28
   1252a:	cmp.w	r2, r3, lsl #1
   1252e:	mov.w	r4, r3, lsl #1
   12532:	bcc.w	12930 <_ZdlPv@@Base+0x1f2c>
   12536:	movs	r1, #88	; 0x58
   12538:	ldr	r5, [r7, #4]
   1253a:	mul.w	r1, r1, r3
   1253e:	ldr	r3, [sp, #32]
   12540:	cmp	r3, r5
   12542:	beq.n	12620 <_ZdlPv@@Base+0x1c1c>
   12544:	mov	r0, r5
   12546:	blx	4740 <realloc@plt>
   1254a:	mov	r3, r0
   1254c:	cmp	r0, #0
   1254e:	beq.w	12930 <_ZdlPv@@Base+0x1f2c>
   12552:	ldrd	r6, r5, [r7]
   12556:	ldr	r2, [sp, #32]
   12558:	cmp	r2, r5
   1255a:	beq.n	1262e <_ZdlPv@@Base+0x1c2a>
   1255c:	str	r4, [sp, #20]
   1255e:	str	r3, [r7, #4]
   12560:	b.n	121a2 <_ZdlPv@@Base+0x179e>
   12562:	mov	r2, r8
   12564:	ldrb.w	r3, [r2, #1]!
   12568:	sub.w	r1, r3, #48	; 0x30
   1256c:	cmp	r1, #9
   1256e:	bls.n	12564 <_ZdlPv@@Base+0x1b60>
   12570:	cmp	r3, #36	; 0x24
   12572:	bne.w	121f4 <_ZdlPv@@Base+0x17f0>
   12576:	ldr	r5, [sp, #36]	; 0x24
   12578:	movs	r3, #0
   1257a:	movs	r1, #10
   1257c:	b.n	12586 <_ZdlPv@@Base+0x1b82>
   1257e:	uxtb	r4, r0
   12580:	cmp	r4, #9
   12582:	bhi.w	128f2 <_ZdlPv@@Base+0x1eee>
   12586:	cmp	r3, r5
   12588:	mov	r2, r8
   1258a:	ite	ls
   1258c:	mulls	r3, r1
   1258e:	movhi.w	r3, #4294967295	; 0xffffffff
   12592:	adds.w	r9, r0, r3
   12596:	ldrb.w	r0, [r8, #1]
   1259a:	add.w	r8, r8, #1
   1259e:	sub.w	r0, r0, #48	; 0x30
   125a2:	mov	r3, r9
   125a4:	bcc.n	1257e <_ZdlPv@@Base+0x1b7a>
   125a6:	uxtb	r4, r0
   125a8:	mov.w	r3, #4294967295	; 0xffffffff
   125ac:	cmp	r4, #9
   125ae:	mov	r2, r8
   125b0:	bls.n	12592 <_ZdlPv@@Base+0x1b8e>
   125b2:	ldr.w	r3, [fp, #4]
   125b6:	ldr	r2, [sp, #8]
   125b8:	cmp	r2, r3
   125ba:	beq.n	125c2 <_ZdlPv@@Base+0x1bbe>
   125bc:	mov	r0, r3
   125be:	blx	46b0 <free@plt+0x4>
   125c2:	ldr	r0, [r7, #4]
   125c4:	ldr	r3, [sp, #32]
   125c6:	cmp	r3, r0
   125c8:	beq.n	125ce <_ZdlPv@@Base+0x1bca>
   125ca:	blx	46b0 <free@plt+0x4>
   125ce:	blx	484c <__errno_location@plt>
   125d2:	movs	r2, #22
   125d4:	mov	r3, r0
   125d6:	mov.w	r0, #4294967295	; 0xffffffff
   125da:	str	r2, [r3, #0]
   125dc:	b.n	121be <_ZdlPv@@Base+0x17ba>
   125de:	ldrb	r3, [r5, #1]
   125e0:	subs	r3, #48	; 0x30
   125e2:	cmp	r3, #9
   125e4:	bhi.w	12944 <_ZdlPv@@Base+0x1f40>
   125e8:	ldrb.w	r3, [r1, #1]!
   125ec:	subs	r3, #48	; 0x30
   125ee:	cmp	r3, #9
   125f0:	bls.n	125e8 <_ZdlPv@@Base+0x1be4>
   125f2:	subs	r3, r1, r5
   125f4:	mov	r5, r1
   125f6:	ldr	r2, [sp, #24]
   125f8:	str	r1, [r6, #28]
   125fa:	cmp	r2, r3
   125fc:	ldrb	r4, [r1, #0]
   125fe:	it	cc
   12600:	movcc	r2, r3
   12602:	str	r2, [sp, #24]
   12604:	b.n	12278 <_ZdlPv@@Base+0x1874>
   12606:	cmp	r3, #15
   12608:	itt	gt
   1260a:	movgt	r3, #12
   1260c:	strgt	r3, [sp, #16]
   1260e:	bgt.w	124ba <_ZdlPv@@Base+0x1ab6>
   12612:	tst.w	r3, #4
   12616:	ite	ne
   12618:	movne	r3, #12
   1261a:	moveq	r3, #11
   1261c:	str	r3, [sp, #16]
   1261e:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   12620:	mov	r0, r1
   12622:	blx	47e8 <malloc@plt>
   12626:	mov	r3, r0
   12628:	cmp	r0, #0
   1262a:	beq.w	127d2 <_ZdlPv@@Base+0x1dce>
   1262e:	movs	r2, #44	; 0x2c
   12630:	mov	r0, r3
   12632:	mul.w	r2, r2, r6
   12636:	mov	r1, r5
   12638:	blx	47dc <memcpy@plt>
   1263c:	ldr	r6, [r7, #0]
   1263e:	mov	r3, r0
   12640:	b.n	1255c <_ZdlPv@@Base+0x1b58>
   12642:	mov	r0, r1
   12644:	ldrb.w	r3, [r0, #1]!
   12648:	sub.w	r4, r3, #48	; 0x30
   1264c:	cmp	r4, #9
   1264e:	bls.n	12644 <_ZdlPv@@Base+0x1c40>
   12650:	cmp	r3, #36	; 0x24
   12652:	bne.w	1238c <_ZdlPv@@Base+0x1988>
   12656:	mov	r3, r1
   12658:	movs	r0, #10
   1265a:	movs	r1, #0
   1265c:	b.n	1266a <_ZdlPv@@Base+0x1c66>
   1265e:	uxtb.w	ip, r2
   12662:	cmp.w	ip, #9
   12666:	bhi.w	12936 <_ZdlPv@@Base+0x1f32>
   1266a:	ldr	r4, [sp, #36]	; 0x24
   1266c:	mov	r5, r3
   1266e:	cmp	r1, r4
   12670:	ite	ls
   12672:	mulls	r1, r0
   12674:	movhi.w	r1, #4294967295	; 0xffffffff
   12678:	adds	r4, r2, r1
   1267a:	ldrb	r2, [r3, #1]
   1267c:	add.w	r3, r3, #1
   12680:	sub.w	r2, r2, #48	; 0x30
   12684:	mov	r1, r4
   12686:	bcc.n	1265e <_ZdlPv@@Base+0x1c5a>
   12688:	uxtb	r4, r2
   1268a:	mov.w	r1, #4294967295	; 0xffffffff
   1268e:	cmp	r4, #9
   12690:	mov	r5, r3
   12692:	bls.n	12678 <_ZdlPv@@Base+0x1c74>
   12694:	b.n	125b2 <_ZdlPv@@Base+0x1bae>
   12696:	cmp	r3, #15
   12698:	bgt.w	12874 <_ZdlPv@@Base+0x1e70>
   1269c:	lsls	r2, r3, #29
   1269e:	bmi.w	12874 <_ZdlPv@@Base+0x1e70>
   126a2:	cmp	r3, #7
   126a4:	itt	gt
   126a6:	movgt	r3, #8
   126a8:	strgt	r3, [sp, #16]
   126aa:	bgt.w	124ba <_ZdlPv@@Base+0x1ab6>
   126ae:	lsls	r0, r3, #30
   126b0:	itt	mi
   126b2:	movmi	r3, #2
   126b4:	strmi	r3, [sp, #16]
   126b6:	bmi.w	124ba <_ZdlPv@@Base+0x1ab6>
   126ba:	tst.w	r3, #1
   126be:	ite	ne
   126c0:	movne	r3, #4
   126c2:	moveq	r3, #6
   126c4:	str	r3, [sp, #16]
   126c6:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   126c8:	cmp	r3, #15
   126ca:	bgt.w	12880 <_ZdlPv@@Base+0x1e7c>
   126ce:	lsls	r0, r3, #29
   126d0:	bmi.w	12880 <_ZdlPv@@Base+0x1e7c>
   126d4:	cmp	r3, #7
   126d6:	itt	gt
   126d8:	movgt	r3, #7
   126da:	strgt	r3, [sp, #16]
   126dc:	bgt.w	124ba <_ZdlPv@@Base+0x1ab6>
   126e0:	lsls	r1, r3, #30
   126e2:	itt	mi
   126e4:	movmi	r3, #1
   126e6:	strmi	r3, [sp, #16]
   126e8:	bmi.w	124ba <_ZdlPv@@Base+0x1ab6>
   126ec:	tst.w	r3, #1
   126f0:	ite	ne
   126f2:	movne	r3, #3
   126f4:	moveq	r3, #5
   126f6:	str	r3, [sp, #16]
   126f8:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   126fa:	cmp	r3, #7
   126fc:	ite	gt
   126fe:	movgt	r3, #14
   12700:	movle	r3, #13
   12702:	str	r3, [sp, #16]
   12704:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   12706:	movs	r3, #14
   12708:	movs	r4, #99	; 0x63
   1270a:	str	r3, [sp, #16]
   1270c:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   1270e:	cmp	r3, #7
   12710:	ite	gt
   12712:	movgt	r3, #16
   12714:	movle	r3, #15
   12716:	str	r3, [sp, #16]
   12718:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   1271a:	ldr	r2, [sp, #4]
   1271c:	lsls	r2, r2, #1
   1271e:	str	r2, [sp, #4]
   12720:	cmp	r2, r9
   12722:	itt	ls
   12724:	addls.w	r2, r9, #1
   12728:	strls	r2, [sp, #4]
   1272a:	ldr	r2, [sp, #4]
   1272c:	cmp.w	r2, #268435456	; 0x10000000
   12730:	bcs.w	12906 <_ZdlPv@@Base+0x1f02>
   12734:	lsls	r1, r2, #4
   12736:	ldr	r2, [sp, #8]
   12738:	cmp	r2, r3
   1273a:	beq.n	127b6 <_ZdlPv@@Base+0x1db2>
   1273c:	mov	r0, r3
   1273e:	blx	4740 <realloc@plt>
   12742:	mov	r3, r0
   12744:	cmp	r0, #0
   12746:	beq.w	12930 <_ZdlPv@@Base+0x1f2c>
   1274a:	ldr.w	r2, [fp, #4]
   1274e:	ldr	r1, [sp, #8]
   12750:	cmp	r1, r2
   12752:	beq.w	1295e <_ZdlPv@@Base+0x1f5a>
   12756:	str.w	r3, [fp, #4]
   1275a:	b.n	124d4 <_ZdlPv@@Base+0x1ad0>
   1275c:	ldr	r1, [sp, #16]
   1275e:	cmp	r2, r1
   12760:	beq.w	12506 <_ZdlPv@@Base+0x1b02>
   12764:	b.n	125b6 <_ZdlPv@@Base+0x1bb2>
   12766:	ldr	r2, [sp, #28]
   12768:	adds	r3, r2, #1
   1276a:	str	r2, [r6, #40]	; 0x28
   1276c:	adds	r2, #1
   1276e:	beq.w	125b2 <_ZdlPv@@Base+0x1bae>
   12772:	ldr.w	r9, [sp, #28]
   12776:	str	r3, [sp, #28]
   12778:	b.n	124c8 <_ZdlPv@@Base+0x1ac4>
   1277a:	str	r5, [r6, #12]
   1277c:	mov	r0, r5
   1277e:	ldrb	r3, [r5, #0]
   12780:	subs	r3, #48	; 0x30
   12782:	cmp	r3, #9
   12784:	bhi.n	12794 <_ZdlPv@@Base+0x1d90>
   12786:	mov	r3, r0
   12788:	ldrb.w	r2, [r0, #1]!
   1278c:	subs	r2, #48	; 0x30
   1278e:	cmp	r2, #9
   12790:	bls.n	12786 <_ZdlPv@@Base+0x1d82>
   12792:	adds	r1, r3, #2
   12794:	ldr	r3, [sp, #12]
   12796:	subs	r5, r0, r5
   12798:	str	r0, [r6, #16]
   1279a:	cmp	r3, r5
   1279c:	ldrb	r4, [r0, #0]
   1279e:	it	cc
   127a0:	movcc	r3, r5
   127a2:	mov	r5, r0
   127a4:	str	r3, [sp, #12]
   127a6:	b.n	12272 <_ZdlPv@@Base+0x186e>
   127a8:	cmp	r2, #5
   127aa:	bne.w	125b6 <_ZdlPv@@Base+0x1bb2>
   127ae:	mov	r1, r5
   127b0:	ldrb.w	r4, [r1], #1
   127b4:	b.n	12272 <_ZdlPv@@Base+0x186e>
   127b6:	mov	r0, r1
   127b8:	str	r3, [sp, #44]	; 0x2c
   127ba:	blx	47e8 <malloc@plt>
   127be:	ldr	r3, [sp, #44]	; 0x2c
   127c0:	cbz	r0, 127e2 <_ZdlPv@@Base+0x1dde>
   127c2:	ldr.w	r2, [fp]
   127c6:	mov	r1, r3
   127c8:	lsls	r2, r2, #4
   127ca:	blx	47dc <memcpy@plt>
   127ce:	mov	r3, r0
   127d0:	b.n	12756 <_ZdlPv@@Base+0x1d52>
   127d2:	ldr.w	r3, [fp, #4]
   127d6:	ldr	r2, [sp, #8]
   127d8:	cmp	r2, r3
   127da:	beq.n	127ee <_ZdlPv@@Base+0x1dea>
   127dc:	mov	r0, r3
   127de:	blx	46b0 <free@plt+0x4>
   127e2:	ldr	r0, [r7, #4]
   127e4:	ldr	r3, [sp, #32]
   127e6:	cmp	r3, r0
   127e8:	beq.n	127ee <_ZdlPv@@Base+0x1dea>
   127ea:	blx	46b0 <free@plt+0x4>
   127ee:	blx	484c <__errno_location@plt>
   127f2:	movs	r2, #12
   127f4:	mov	r3, r0
   127f6:	mov.w	r0, #4294967295	; 0xffffffff
   127fa:	str	r2, [r3, #0]
   127fc:	add	sp, #52	; 0x34
   127fe:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12802:	cmp	r2, #5
   12804:	bne.w	125b6 <_ZdlPv@@Base+0x1bb2>
   12808:	ldrb.w	r4, [r8]
   1280c:	mov	r5, r8
   1280e:	b.n	12278 <_ZdlPv@@Base+0x1874>
   12810:	ldr	r2, [sp, #4]
   12812:	lsls	r2, r2, #1
   12814:	str	r2, [sp, #4]
   12816:	cmp	r2, r4
   12818:	itt	ls
   1281a:	addls	r2, r4, #1
   1281c:	strls	r2, [sp, #4]
   1281e:	ldr	r2, [sp, #4]
   12820:	cmp.w	r2, #268435456	; 0x10000000
   12824:	bcs.n	12906 <_ZdlPv@@Base+0x1f02>
   12826:	lsls	r1, r2, #4
   12828:	ldr	r2, [sp, #8]
   1282a:	cmp	r2, r3
   1282c:	beq.n	12910 <_ZdlPv@@Base+0x1f0c>
   1282e:	mov	r0, r3
   12830:	blx	4740 <realloc@plt>
   12834:	mov	r3, r0
   12836:	cmp	r0, #0
   12838:	beq.n	12930 <_ZdlPv@@Base+0x1f2c>
   1283a:	ldr.w	r2, [fp, #4]
   1283e:	ldr	r1, [sp, #8]
   12840:	cmp	r1, r2
   12842:	beq.w	1295a <_ZdlPv@@Base+0x1f56>
   12846:	str.w	r3, [fp, #4]
   1284a:	b.n	1245c <_ZdlPv@@Base+0x1a58>
   1284c:	ldr.w	r2, [fp]
   12850:	b.n	123ee <_ZdlPv@@Base+0x19ea>
   12852:	mov	r0, r1
   12854:	blx	47e8 <malloc@plt>
   12858:	cmp	r0, #0
   1285a:	beq.n	127e2 <_ZdlPv@@Base+0x1dde>
   1285c:	ldr.w	r2, [fp]
   12860:	mov	r3, r0
   12862:	ldr	r1, [sp, #8]
   12864:	lsls	r2, r2, #4
   12866:	mov	r0, r3
   12868:	blx	47dc <memcpy@plt>
   1286c:	ldr.w	r2, [fp]
   12870:	mov	r3, r0
   12872:	b.n	123ea <_ZdlPv@@Base+0x19e6>
   12874:	movs	r3, #10
   12876:	str	r3, [sp, #16]
   12878:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   1287a:	movs	r3, #22
   1287c:	str	r3, [sp, #16]
   1287e:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   12880:	movs	r3, #9
   12882:	str	r3, [sp, #16]
   12884:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   12886:	movs	r3, #17
   12888:	str	r3, [sp, #16]
   1288a:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   1288c:	movs	r3, #16
   1288e:	movs	r4, #115	; 0x73
   12890:	str	r3, [sp, #16]
   12892:	b.n	124ba <_ZdlPv@@Base+0x1ab6>
   12894:	ldr	r2, [sp, #28]
   12896:	adds	r3, r2, #1
   12898:	str	r2, [r6, #32]
   1289a:	adds	r2, #1
   1289c:	beq.w	125b2 <_ZdlPv@@Base+0x1bae>
   128a0:	ldr	r4, [sp, #28]
   128a2:	str	r3, [sp, #28]
   128a4:	b.n	12450 <_ZdlPv@@Base+0x1a4c>
   128a6:	mov	r0, r1
   128a8:	ldrb.w	r2, [r0, #1]!
   128ac:	sub.w	r4, r2, #48	; 0x30
   128b0:	cmp	r4, #9
   128b2:	bls.n	128a8 <_ZdlPv@@Base+0x1ea4>
   128b4:	cmp	r2, #36	; 0x24
   128b6:	bne.w	12448 <_ZdlPv@@Base+0x1a44>
   128ba:	movs	r2, #0
   128bc:	movs	r0, #10
   128be:	b.n	128c6 <_ZdlPv@@Base+0x1ec2>
   128c0:	uxtb	r5, r3
   128c2:	cmp	r5, #9
   128c4:	bhi.n	1294a <_ZdlPv@@Base+0x1f46>
   128c6:	ldr	r4, [sp, #36]	; 0x24
   128c8:	mov	ip, r1
   128ca:	cmp	r2, r4
   128cc:	ite	ls
   128ce:	mulls	r2, r0
   128d0:	movhi.w	r2, #4294967295	; 0xffffffff
   128d4:	adds	r4, r3, r2
   128d6:	ldrb	r3, [r1, #1]
   128d8:	add.w	r1, r1, #1
   128dc:	sub.w	r3, r3, #48	; 0x30
   128e0:	mov	r2, r4
   128e2:	bcc.n	128c0 <_ZdlPv@@Base+0x1ebc>
   128e4:	uxtb	r4, r3
   128e6:	mov.w	r2, #4294967295	; 0xffffffff
   128ea:	cmp	r4, #9
   128ec:	mov	ip, r1
   128ee:	bls.n	128d4 <_ZdlPv@@Base+0x1ed0>
   128f0:	b.n	125b2 <_ZdlPv@@Base+0x1bae>
   128f2:	add.w	r9, r9, #4294967295	; 0xffffffff
   128f6:	cmn.w	r9, #3
   128fa:	bhi.w	125b2 <_ZdlPv@@Base+0x1bae>
   128fe:	ldrb	r4, [r2, #2]
   12900:	adds	r5, r2, #2
   12902:	b.n	1221e <_ZdlPv@@Base+0x181a>
   12904:	mov	r3, r1
   12906:	ldr	r2, [sp, #8]
   12908:	cmp	r2, r3
   1290a:	bne.w	127dc <_ZdlPv@@Base+0x1dd8>
   1290e:	b.n	127e2 <_ZdlPv@@Base+0x1dde>
   12910:	mov	r0, r1
   12912:	str	r3, [sp, #16]
   12914:	blx	47e8 <malloc@plt>
   12918:	ldr	r3, [sp, #16]
   1291a:	cmp	r0, #0
   1291c:	beq.w	127e2 <_ZdlPv@@Base+0x1dde>
   12920:	ldr.w	r2, [fp]
   12924:	mov	r1, r3
   12926:	lsls	r2, r2, #4
   12928:	blx	47dc <memcpy@plt>
   1292c:	mov	r3, r0
   1292e:	b.n	12846 <_ZdlPv@@Base+0x1e42>
   12930:	ldr.w	r3, [fp, #4]
   12934:	b.n	12906 <_ZdlPv@@Base+0x1f02>
   12936:	subs	r4, #1
   12938:	adds	r2, r4, #3
   1293a:	bhi.w	125b2 <_ZdlPv@@Base+0x1bae>
   1293e:	adds	r5, #2
   12940:	str	r4, [r6, #20]
   12942:	b.n	1239e <_ZdlPv@@Base+0x199a>
   12944:	mov	r5, r1
   12946:	movs	r3, #1
   12948:	b.n	125f6 <_ZdlPv@@Base+0x1bf2>
   1294a:	subs	r4, #1
   1294c:	adds	r3, r4, #3
   1294e:	bhi.w	125b2 <_ZdlPv@@Base+0x1bae>
   12952:	add.w	r8, ip, #2
   12956:	str	r4, [r6, #32]
   12958:	b.n	12450 <_ZdlPv@@Base+0x1a4c>
   1295a:	mov	r3, r1
   1295c:	b.n	12920 <_ZdlPv@@Base+0x1f1c>
   1295e:	mov	r3, r1
   12960:	b.n	127c2 <_ZdlPv@@Base+0x1dbe>
   12962:	nop
   12964:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   12968:	mov	r7, r0
   1296a:	ldr	r6, [pc, #48]	; (1299c <_ZdlPv@@Base+0x1f98>)
   1296c:	mov	r8, r1
   1296e:	ldr	r5, [pc, #48]	; (129a0 <_ZdlPv@@Base+0x1f9c>)
   12970:	mov	r9, r2
   12972:	add	r6, pc
   12974:	blx	4670 <__aeabi_atexit@plt-0x20>
   12978:	add	r5, pc
   1297a:	subs	r6, r6, r5
   1297c:	asrs	r6, r6, #2
   1297e:	beq.n	12996 <_ZdlPv@@Base+0x1f92>
   12980:	subs	r5, #4
   12982:	movs	r4, #0
   12984:	ldr.w	r3, [r5, #4]!
   12988:	adds	r4, #1
   1298a:	mov	r2, r9
   1298c:	mov	r1, r8
   1298e:	mov	r0, r7
   12990:	blx	r3
   12992:	cmp	r6, r4
   12994:	bne.n	12984 <_ZdlPv@@Base+0x1f80>
   12996:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   1299a:	nop
   1299c:	strb	r2, [r2, #8]
   1299e:	movs	r1, r0
   129a0:	strb	r4, [r7, #6]
   129a2:	movs	r1, r0
   129a4:	bx	lr
   129a6:	nop

Disassembly of section .fini:

000129a8 <.fini>:
   129a8:	push	{r3, lr}
   129ac:	pop	{r3, pc}
