<stg><name>rej_uniform</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="icmp_ln337_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="63" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
:0  %ctr_1 = alloca i32

]]></Node>
<StgValue><ssdm name="ctr_1"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %buflen_read = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %buflen)

]]></Node>
<StgValue><ssdm name="buflen_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2  %len_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %len)

]]></Node>
<StgValue><ssdm name="len_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %a_offset2_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a_offset2)

]]></Node>
<StgValue><ssdm name="a_offset2_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:4  %a_offset1_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %a_offset1)

]]></Node>
<StgValue><ssdm name="a_offset1_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %a_offset_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %a_offset)

]]></Node>
<StgValue><ssdm name="a_offset_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="11">
<![CDATA[
:6  %buflen_cast = zext i11 %buflen_read to i32

]]></Node>
<StgValue><ssdm name="buflen_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="10">
<![CDATA[
:7  %len_cast = zext i10 %len_read to i32

]]></Node>
<StgValue><ssdm name="len_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="2" op_2_bw="2" op_3_bw="8">
<![CDATA[
:8  %tmp_1 = call i12 @_ssdm_op_BitConcatenate.i12.i2.i2.i8(i2 %a_offset_read, i2 %a_offset1_read, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="12">
<![CDATA[
:9  %zext_ln344_1_cast = zext i12 %tmp_1 to i13

]]></Node>
<StgValue><ssdm name="zext_ln344_1_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="32">
<![CDATA[
:10  %trunc_ln344 = trunc i32 %a_offset2_read to i9

]]></Node>
<StgValue><ssdm name="trunc_ln344"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  store i32 0, i32* %ctr_1

]]></Node>
<StgValue><ssdm name="store_ln337"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %pos_0 = phi i32 [ 0, %0 ], [ %pos_2, %rej_uniform_label0_end ]

]]></Node>
<StgValue><ssdm name="pos_0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %ctr_1_load = load i32* %ctr_1

]]></Node>
<StgValue><ssdm name="ctr_1_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %icmp_ln337 = icmp ult i32 %ctr_1_load, %len_cast

]]></Node>
<StgValue><ssdm name="icmp_ln337"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln337, label %2, label %.critedge

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %pos_2 = add i32 %pos_0, 3

]]></Node>
<StgValue><ssdm name="pos_2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %icmp_ln337_1 = icmp ugt i32 %pos_2, %buflen_cast

]]></Node>
<StgValue><ssdm name="icmp_ln337_1"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln337_1, label %.critedge, label %rej_uniform_label0_begin

]]></Node>
<StgValue><ssdm name="br_ln337"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="icmp_ln337_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="32">
<![CDATA[
rej_uniform_label0_begin:4  %zext_ln338 = zext i32 %pos_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln338"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="icmp_ln337_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
rej_uniform_label0_begin:5  %buf_addr = getelementptr [842 x i8]* %buf_r, i64 0, i64 %zext_ln338

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337" val="1"/>
<literal name="icmp_ln337_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="10">
<![CDATA[
rej_uniform_label0_begin:6  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln337_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln337" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="32">
<![CDATA[
.critedge:0  ret i32 %ctr_1_load

]]></Node>
<StgValue><ssdm name="ret_ln348"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="29" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rej_uniform_label0_begin:3  %pos = add i32 1, %pos_0

]]></Node>
<StgValue><ssdm name="pos"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="10">
<![CDATA[
rej_uniform_label0_begin:6  %buf_load = load i8* %buf_addr, align 1

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
rej_uniform_label0_begin:7  %pos_1 = add i32 2, %pos_0

]]></Node>
<StgValue><ssdm name="pos_1"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="32">
<![CDATA[
rej_uniform_label0_begin:8  %zext_ln339 = zext i32 %pos to i64

]]></Node>
<StgValue><ssdm name="zext_ln339"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
rej_uniform_label0_begin:9  %buf_addr_1 = getelementptr [842 x i8]* %buf_r, i64 0, i64 %zext_ln339

]]></Node>
<StgValue><ssdm name="buf_addr_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="10">
<![CDATA[
rej_uniform_label0_begin:10  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
rej_uniform_label0_begin:11  %zext_ln340 = zext i32 %pos_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="10" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
rej_uniform_label0_begin:12  %buf_addr_2 = getelementptr [842 x i8]* %buf_r, i64 0, i64 %zext_ln340

]]></Node>
<StgValue><ssdm name="buf_addr_2"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="10">
<![CDATA[
rej_uniform_label0_begin:13  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
rej_uniform_label0_begin:0  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str1731) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln337"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
rej_uniform_label0_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str1731)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
rej_uniform_label0_begin:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 256, i32 128, [1 x i8]* @p_str122) nounwind

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln338"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="10">
<![CDATA[
rej_uniform_label0_begin:10  %buf_load_1 = load i8* %buf_addr_1, align 1

]]></Node>
<StgValue><ssdm name="buf_load_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="10">
<![CDATA[
rej_uniform_label0_begin:13  %buf_load_2 = load i8* %buf_addr_2, align 1

]]></Node>
<StgValue><ssdm name="buf_load_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="7" op_0_bw="8">
<![CDATA[
rej_uniform_label0_begin:14  %trunc_ln341 = trunc i8 %buf_load_2 to i7

]]></Node>
<StgValue><ssdm name="trunc_ln341"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="23" op_0_bw="23" op_1_bw="7" op_2_bw="8" op_3_bw="8">
<![CDATA[
rej_uniform_label0_begin:15  %tmp_s = call i23 @_ssdm_op_BitConcatenate.i23.i7.i8.i8(i7 %trunc_ln341, i8 %buf_load_1, i8 %buf_load)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
rej_uniform_label0_begin:16  %icmp_ln343 = icmp ult i23 %tmp_s, -8191

]]></Node>
<StgValue><ssdm name="icmp_ln343"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
rej_uniform_label0_begin:17  br i1 %icmp_ln343, label %3, label %rej_uniform_label0_end

]]></Node>
<StgValue><ssdm name="br_ln343"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %ctr = add i32 1, %ctr_1_load

]]></Node>
<StgValue><ssdm name="ctr"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32">
<![CDATA[
:1  %trunc_ln344_1 = trunc i32 %ctr_1_load to i9

]]></Node>
<StgValue><ssdm name="trunc_ln344_1"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:2  %add_ln344 = add i9 %trunc_ln344, %trunc_ln344_1

]]></Node>
<StgValue><ssdm name="add_ln344"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="13" op_0_bw="9">
<![CDATA[
:3  %zext_ln344 = zext i9 %add_ln344 to i13

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  %add_ln344_2 = add i13 %zext_ln344_1_cast, %zext_ln344

]]></Node>
<StgValue><ssdm name="add_ln344_2"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="13">
<![CDATA[
:5  %zext_ln344_1 = zext i13 %add_ln344_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln344_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="12" op_0_bw="23" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %a_addr = getelementptr [4096 x i23]* %a, i64 0, i64 %zext_ln344_1

]]></Node>
<StgValue><ssdm name="a_addr"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="23" op_1_bw="12">
<![CDATA[
:7  store i23 %tmp_s, i23* %a_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32">
<![CDATA[
:8  store i32 %ctr, i32* %ctr_1

]]></Node>
<StgValue><ssdm name="store_ln344"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln343" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %rej_uniform_label0_end

]]></Node>
<StgValue><ssdm name="br_ln344"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
rej_uniform_label0_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str1731, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0">
<![CDATA[
rej_uniform_label0_end:1  br label %1

]]></Node>
<StgValue><ssdm name="br_ln345"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
