#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26f8510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26f86a0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x26eb2d0 .functor NOT 1, L_0x2745650, C4<0>, C4<0>, C4<0>;
L_0x2745430 .functor XOR 2, L_0x27452d0, L_0x2745390, C4<00>, C4<00>;
L_0x2745540 .functor XOR 2, L_0x2745430, L_0x27454a0, C4<00>, C4<00>;
v0x27411b0_0 .net *"_ivl_10", 1 0, L_0x27454a0;  1 drivers
v0x27412b0_0 .net *"_ivl_12", 1 0, L_0x2745540;  1 drivers
v0x2741390_0 .net *"_ivl_2", 1 0, L_0x2744520;  1 drivers
v0x2741450_0 .net *"_ivl_4", 1 0, L_0x27452d0;  1 drivers
v0x2741530_0 .net *"_ivl_6", 1 0, L_0x2745390;  1 drivers
v0x2741660_0 .net *"_ivl_8", 1 0, L_0x2745430;  1 drivers
v0x2741740_0 .net "a", 0 0, v0x273e4a0_0;  1 drivers
v0x27417e0_0 .net "b", 0 0, v0x273e540_0;  1 drivers
v0x2741880_0 .net "c", 0 0, v0x273e5e0_0;  1 drivers
v0x2741920_0 .var "clk", 0 0;
v0x27419c0_0 .net "d", 0 0, v0x273e720_0;  1 drivers
v0x2741a60_0 .net "out_pos_dut", 0 0, L_0x2745150;  1 drivers
v0x2741b00_0 .net "out_pos_ref", 0 0, L_0x2743030;  1 drivers
v0x2741ba0_0 .net "out_sop_dut", 0 0, L_0x2743f90;  1 drivers
v0x2741c40_0 .net "out_sop_ref", 0 0, L_0x2718c50;  1 drivers
v0x2741ce0_0 .var/2u "stats1", 223 0;
v0x2741d80_0 .var/2u "strobe", 0 0;
v0x2741e20_0 .net "tb_match", 0 0, L_0x2745650;  1 drivers
v0x2741ef0_0 .net "tb_mismatch", 0 0, L_0x26eb2d0;  1 drivers
v0x2741f90_0 .net "wavedrom_enable", 0 0, v0x273e9f0_0;  1 drivers
v0x2742060_0 .net "wavedrom_title", 511 0, v0x273ea90_0;  1 drivers
L_0x2744520 .concat [ 1 1 0 0], L_0x2743030, L_0x2718c50;
L_0x27452d0 .concat [ 1 1 0 0], L_0x2743030, L_0x2718c50;
L_0x2745390 .concat [ 1 1 0 0], L_0x2745150, L_0x2743f90;
L_0x27454a0 .concat [ 1 1 0 0], L_0x2743030, L_0x2718c50;
L_0x2745650 .cmp/eeq 2, L_0x2744520, L_0x2745540;
S_0x26f8830 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x26f86a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x26eb6b0 .functor AND 1, v0x273e5e0_0, v0x273e720_0, C4<1>, C4<1>;
L_0x26eba90 .functor NOT 1, v0x273e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x26ebe70 .functor NOT 1, v0x273e540_0, C4<0>, C4<0>, C4<0>;
L_0x26ec0f0 .functor AND 1, L_0x26eba90, L_0x26ebe70, C4<1>, C4<1>;
L_0x2703130 .functor AND 1, L_0x26ec0f0, v0x273e5e0_0, C4<1>, C4<1>;
L_0x2718c50 .functor OR 1, L_0x26eb6b0, L_0x2703130, C4<0>, C4<0>;
L_0x27424b0 .functor NOT 1, v0x273e540_0, C4<0>, C4<0>, C4<0>;
L_0x2742520 .functor OR 1, L_0x27424b0, v0x273e720_0, C4<0>, C4<0>;
L_0x2742630 .functor AND 1, v0x273e5e0_0, L_0x2742520, C4<1>, C4<1>;
L_0x27426f0 .functor NOT 1, v0x273e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x27427c0 .functor OR 1, L_0x27426f0, v0x273e540_0, C4<0>, C4<0>;
L_0x2742830 .functor AND 1, L_0x2742630, L_0x27427c0, C4<1>, C4<1>;
L_0x27429b0 .functor NOT 1, v0x273e540_0, C4<0>, C4<0>, C4<0>;
L_0x2742a20 .functor OR 1, L_0x27429b0, v0x273e720_0, C4<0>, C4<0>;
L_0x2742940 .functor AND 1, v0x273e5e0_0, L_0x2742a20, C4<1>, C4<1>;
L_0x2742bb0 .functor NOT 1, v0x273e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x2742cb0 .functor OR 1, L_0x2742bb0, v0x273e720_0, C4<0>, C4<0>;
L_0x2742d70 .functor AND 1, L_0x2742940, L_0x2742cb0, C4<1>, C4<1>;
L_0x2742f20 .functor XNOR 1, L_0x2742830, L_0x2742d70, C4<0>, C4<0>;
v0x26eac00_0 .net *"_ivl_0", 0 0, L_0x26eb6b0;  1 drivers
v0x26eb000_0 .net *"_ivl_12", 0 0, L_0x27424b0;  1 drivers
v0x26eb3e0_0 .net *"_ivl_14", 0 0, L_0x2742520;  1 drivers
v0x26eb7c0_0 .net *"_ivl_16", 0 0, L_0x2742630;  1 drivers
v0x26ebba0_0 .net *"_ivl_18", 0 0, L_0x27426f0;  1 drivers
v0x26ebf80_0 .net *"_ivl_2", 0 0, L_0x26eba90;  1 drivers
v0x26ec200_0 .net *"_ivl_20", 0 0, L_0x27427c0;  1 drivers
v0x273ca10_0 .net *"_ivl_24", 0 0, L_0x27429b0;  1 drivers
v0x273caf0_0 .net *"_ivl_26", 0 0, L_0x2742a20;  1 drivers
v0x273cbd0_0 .net *"_ivl_28", 0 0, L_0x2742940;  1 drivers
v0x273ccb0_0 .net *"_ivl_30", 0 0, L_0x2742bb0;  1 drivers
v0x273cd90_0 .net *"_ivl_32", 0 0, L_0x2742cb0;  1 drivers
v0x273ce70_0 .net *"_ivl_36", 0 0, L_0x2742f20;  1 drivers
L_0x7f59dfea4018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x273cf30_0 .net *"_ivl_38", 0 0, L_0x7f59dfea4018;  1 drivers
v0x273d010_0 .net *"_ivl_4", 0 0, L_0x26ebe70;  1 drivers
v0x273d0f0_0 .net *"_ivl_6", 0 0, L_0x26ec0f0;  1 drivers
v0x273d1d0_0 .net *"_ivl_8", 0 0, L_0x2703130;  1 drivers
v0x273d2b0_0 .net "a", 0 0, v0x273e4a0_0;  alias, 1 drivers
v0x273d370_0 .net "b", 0 0, v0x273e540_0;  alias, 1 drivers
v0x273d430_0 .net "c", 0 0, v0x273e5e0_0;  alias, 1 drivers
v0x273d4f0_0 .net "d", 0 0, v0x273e720_0;  alias, 1 drivers
v0x273d5b0_0 .net "out_pos", 0 0, L_0x2743030;  alias, 1 drivers
v0x273d670_0 .net "out_sop", 0 0, L_0x2718c50;  alias, 1 drivers
v0x273d730_0 .net "pos0", 0 0, L_0x2742830;  1 drivers
v0x273d7f0_0 .net "pos1", 0 0, L_0x2742d70;  1 drivers
L_0x2743030 .functor MUXZ 1, L_0x7f59dfea4018, L_0x2742830, L_0x2742f20, C4<>;
S_0x273d970 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x26f86a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x273e4a0_0 .var "a", 0 0;
v0x273e540_0 .var "b", 0 0;
v0x273e5e0_0 .var "c", 0 0;
v0x273e680_0 .net "clk", 0 0, v0x2741920_0;  1 drivers
v0x273e720_0 .var "d", 0 0;
v0x273e810_0 .var/2u "fail", 0 0;
v0x273e8b0_0 .var/2u "fail1", 0 0;
v0x273e950_0 .net "tb_match", 0 0, L_0x2745650;  alias, 1 drivers
v0x273e9f0_0 .var "wavedrom_enable", 0 0;
v0x273ea90_0 .var "wavedrom_title", 511 0;
E_0x26f6e80/0 .event negedge, v0x273e680_0;
E_0x26f6e80/1 .event posedge, v0x273e680_0;
E_0x26f6e80 .event/or E_0x26f6e80/0, E_0x26f6e80/1;
S_0x273dca0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x273d970;
 .timescale -12 -12;
v0x273dee0_0 .var/2s "i", 31 0;
E_0x26f6d20 .event posedge, v0x273e680_0;
S_0x273dfe0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x273d970;
 .timescale -12 -12;
v0x273e1e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x273e2c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x273d970;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x273ec70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x26f86a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x27431e0 .functor NOT 1, v0x273e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x2743270 .functor NOT 1, v0x273e540_0, C4<0>, C4<0>, C4<0>;
L_0x2743410 .functor AND 1, L_0x27431e0, L_0x2743270, C4<1>, C4<1>;
L_0x2743520 .functor AND 1, L_0x2743410, v0x273e5e0_0, C4<1>, C4<1>;
L_0x2743720 .functor NOT 1, v0x273e720_0, C4<0>, C4<0>, C4<0>;
L_0x27438a0 .functor AND 1, L_0x2743520, L_0x2743720, C4<1>, C4<1>;
L_0x27439f0 .functor NOT 1, v0x273e4a0_0, C4<0>, C4<0>, C4<0>;
L_0x2743b70 .functor AND 1, L_0x27439f0, v0x273e540_0, C4<1>, C4<1>;
L_0x2743c80 .functor AND 1, L_0x2743b70, v0x273e5e0_0, C4<1>, C4<1>;
L_0x2743d40 .functor AND 1, L_0x2743c80, v0x273e720_0, C4<1>, C4<1>;
L_0x2743e60 .functor OR 1, L_0x27438a0, L_0x2743d40, C4<0>, C4<0>;
L_0x2743f20 .functor AND 1, v0x273e4a0_0, v0x273e540_0, C4<1>, C4<1>;
L_0x2744000 .functor AND 1, L_0x2743f20, v0x273e5e0_0, C4<1>, C4<1>;
L_0x27440c0 .functor AND 1, L_0x2744000, v0x273e720_0, C4<1>, C4<1>;
L_0x2743f90 .functor OR 1, L_0x2743e60, L_0x27440c0, C4<0>, C4<0>;
L_0x27442f0 .functor NOT 1, v0x273e540_0, C4<0>, C4<0>, C4<0>;
L_0x27443f0 .functor OR 1, v0x273e4a0_0, L_0x27442f0, C4<0>, C4<0>;
L_0x27444b0 .functor NOT 1, v0x273e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x27445c0 .functor OR 1, L_0x27443f0, L_0x27444b0, C4<0>, C4<0>;
L_0x27446d0 .functor NOT 1, v0x273e5e0_0, C4<0>, C4<0>, C4<0>;
L_0x27447f0 .functor OR 1, v0x273e4a0_0, L_0x27446d0, C4<0>, C4<0>;
L_0x27448b0 .functor NOT 1, v0x273e720_0, C4<0>, C4<0>, C4<0>;
L_0x27449e0 .functor OR 1, L_0x27447f0, L_0x27448b0, C4<0>, C4<0>;
L_0x2744af0 .functor AND 1, L_0x27445c0, L_0x27449e0, C4<1>, C4<1>;
L_0x2744cd0 .functor NOT 1, v0x273e540_0, C4<0>, C4<0>, C4<0>;
L_0x2744d40 .functor OR 1, L_0x2744cd0, v0x273e5e0_0, C4<0>, C4<0>;
L_0x2744ee0 .functor NOT 1, v0x273e720_0, C4<0>, C4<0>, C4<0>;
L_0x2744f50 .functor OR 1, L_0x2744d40, L_0x2744ee0, C4<0>, C4<0>;
L_0x2745150 .functor AND 1, L_0x2744af0, L_0x2744f50, C4<1>, C4<1>;
v0x273ee30_0 .net *"_ivl_0", 0 0, L_0x27431e0;  1 drivers
v0x273ef10_0 .net *"_ivl_10", 0 0, L_0x27438a0;  1 drivers
v0x273eff0_0 .net *"_ivl_12", 0 0, L_0x27439f0;  1 drivers
v0x273f0e0_0 .net *"_ivl_14", 0 0, L_0x2743b70;  1 drivers
v0x273f1c0_0 .net *"_ivl_16", 0 0, L_0x2743c80;  1 drivers
v0x273f2f0_0 .net *"_ivl_18", 0 0, L_0x2743d40;  1 drivers
v0x273f3d0_0 .net *"_ivl_2", 0 0, L_0x2743270;  1 drivers
v0x273f4b0_0 .net *"_ivl_20", 0 0, L_0x2743e60;  1 drivers
v0x273f590_0 .net *"_ivl_22", 0 0, L_0x2743f20;  1 drivers
v0x273f700_0 .net *"_ivl_24", 0 0, L_0x2744000;  1 drivers
v0x273f7e0_0 .net *"_ivl_26", 0 0, L_0x27440c0;  1 drivers
v0x273f8c0_0 .net *"_ivl_30", 0 0, L_0x27442f0;  1 drivers
v0x273f9a0_0 .net *"_ivl_32", 0 0, L_0x27443f0;  1 drivers
v0x273fa80_0 .net *"_ivl_34", 0 0, L_0x27444b0;  1 drivers
v0x273fb60_0 .net *"_ivl_36", 0 0, L_0x27445c0;  1 drivers
v0x273fc40_0 .net *"_ivl_38", 0 0, L_0x27446d0;  1 drivers
v0x273fd20_0 .net *"_ivl_4", 0 0, L_0x2743410;  1 drivers
v0x273ff10_0 .net *"_ivl_40", 0 0, L_0x27447f0;  1 drivers
v0x273fff0_0 .net *"_ivl_42", 0 0, L_0x27448b0;  1 drivers
v0x27400d0_0 .net *"_ivl_44", 0 0, L_0x27449e0;  1 drivers
v0x27401b0_0 .net *"_ivl_46", 0 0, L_0x2744af0;  1 drivers
v0x2740290_0 .net *"_ivl_48", 0 0, L_0x2744cd0;  1 drivers
v0x2740370_0 .net *"_ivl_50", 0 0, L_0x2744d40;  1 drivers
v0x2740450_0 .net *"_ivl_52", 0 0, L_0x2744ee0;  1 drivers
v0x2740530_0 .net *"_ivl_54", 0 0, L_0x2744f50;  1 drivers
v0x2740610_0 .net *"_ivl_6", 0 0, L_0x2743520;  1 drivers
v0x27406f0_0 .net *"_ivl_8", 0 0, L_0x2743720;  1 drivers
v0x27407d0_0 .net "a", 0 0, v0x273e4a0_0;  alias, 1 drivers
v0x2740870_0 .net "b", 0 0, v0x273e540_0;  alias, 1 drivers
v0x2740960_0 .net "c", 0 0, v0x273e5e0_0;  alias, 1 drivers
v0x2740a50_0 .net "d", 0 0, v0x273e720_0;  alias, 1 drivers
v0x2740b40_0 .net "out_pos", 0 0, L_0x2745150;  alias, 1 drivers
v0x2740c00_0 .net "out_sop", 0 0, L_0x2743f90;  alias, 1 drivers
S_0x2740f90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x26f86a0;
 .timescale -12 -12;
E_0x26e09f0 .event anyedge, v0x2741d80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2741d80_0;
    %nor/r;
    %assign/vec4 v0x2741d80_0, 0;
    %wait E_0x26e09f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x273d970;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273e810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x273e8b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x273d970;
T_4 ;
    %wait E_0x26f6e80;
    %load/vec4 v0x273e950_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x273e810_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x273d970;
T_5 ;
    %wait E_0x26f6d20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %wait E_0x26f6d20;
    %load/vec4 v0x273e810_0;
    %store/vec4 v0x273e8b0_0, 0, 1;
    %fork t_1, S_0x273dca0;
    %jmp t_0;
    .scope S_0x273dca0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x273dee0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x273dee0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x26f6d20;
    %load/vec4 v0x273dee0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x273dee0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x273dee0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x273d970;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26f6e80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x273e720_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e5e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x273e540_0, 0;
    %assign/vec4 v0x273e4a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x273e810_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x273e8b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x26f86a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2741920_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2741d80_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x26f86a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x2741920_0;
    %inv;
    %store/vec4 v0x2741920_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x26f86a0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x273e680_0, v0x2741ef0_0, v0x2741740_0, v0x27417e0_0, v0x2741880_0, v0x27419c0_0, v0x2741c40_0, v0x2741ba0_0, v0x2741b00_0, v0x2741a60_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x26f86a0;
T_9 ;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x26f86a0;
T_10 ;
    %wait E_0x26f6e80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2741ce0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
    %load/vec4 v0x2741e20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2741ce0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x2741c40_0;
    %load/vec4 v0x2741c40_0;
    %load/vec4 v0x2741ba0_0;
    %xor;
    %load/vec4 v0x2741c40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x2741b00_0;
    %load/vec4 v0x2741b00_0;
    %load/vec4 v0x2741a60_0;
    %xor;
    %load/vec4 v0x2741b00_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x2741ce0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2741ce0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response46/top_module.sv";
