// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fiat_25519_carry_mul_fiat_25519_carry_mul,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvb1156-2-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=79,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=3399,HLS_SYN_LUT=5705,HLS_VERSION=2023_1_1}" *)

module fiat_25519_carry_mul (
        ap_clk,
        ap_rst_n,
        m_axi_mem_AWVALID,
        m_axi_mem_AWREADY,
        m_axi_mem_AWADDR,
        m_axi_mem_AWID,
        m_axi_mem_AWLEN,
        m_axi_mem_AWSIZE,
        m_axi_mem_AWBURST,
        m_axi_mem_AWLOCK,
        m_axi_mem_AWCACHE,
        m_axi_mem_AWPROT,
        m_axi_mem_AWQOS,
        m_axi_mem_AWREGION,
        m_axi_mem_AWUSER,
        m_axi_mem_WVALID,
        m_axi_mem_WREADY,
        m_axi_mem_WDATA,
        m_axi_mem_WSTRB,
        m_axi_mem_WLAST,
        m_axi_mem_WID,
        m_axi_mem_WUSER,
        m_axi_mem_ARVALID,
        m_axi_mem_ARREADY,
        m_axi_mem_ARADDR,
        m_axi_mem_ARID,
        m_axi_mem_ARLEN,
        m_axi_mem_ARSIZE,
        m_axi_mem_ARBURST,
        m_axi_mem_ARLOCK,
        m_axi_mem_ARCACHE,
        m_axi_mem_ARPROT,
        m_axi_mem_ARQOS,
        m_axi_mem_ARREGION,
        m_axi_mem_ARUSER,
        m_axi_mem_RVALID,
        m_axi_mem_RREADY,
        m_axi_mem_RDATA,
        m_axi_mem_RLAST,
        m_axi_mem_RID,
        m_axi_mem_RUSER,
        m_axi_mem_RRESP,
        m_axi_mem_BVALID,
        m_axi_mem_BREADY,
        m_axi_mem_BRESP,
        m_axi_mem_BID,
        m_axi_mem_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 32'd1;
parameter    ap_ST_fsm_state2 = 32'd2;
parameter    ap_ST_fsm_state3 = 32'd4;
parameter    ap_ST_fsm_state4 = 32'd8;
parameter    ap_ST_fsm_state5 = 32'd16;
parameter    ap_ST_fsm_state6 = 32'd32;
parameter    ap_ST_fsm_state7 = 32'd64;
parameter    ap_ST_fsm_state8 = 32'd128;
parameter    ap_ST_fsm_state9 = 32'd256;
parameter    ap_ST_fsm_state10 = 32'd512;
parameter    ap_ST_fsm_state11 = 32'd1024;
parameter    ap_ST_fsm_state12 = 32'd2048;
parameter    ap_ST_fsm_state13 = 32'd4096;
parameter    ap_ST_fsm_state14 = 32'd8192;
parameter    ap_ST_fsm_state15 = 32'd16384;
parameter    ap_ST_fsm_state16 = 32'd32768;
parameter    ap_ST_fsm_state17 = 32'd65536;
parameter    ap_ST_fsm_state18 = 32'd131072;
parameter    ap_ST_fsm_state19 = 32'd262144;
parameter    ap_ST_fsm_state20 = 32'd524288;
parameter    ap_ST_fsm_state21 = 32'd1048576;
parameter    ap_ST_fsm_state22 = 32'd2097152;
parameter    ap_ST_fsm_state23 = 32'd4194304;
parameter    ap_ST_fsm_state24 = 32'd8388608;
parameter    ap_ST_fsm_state25 = 32'd16777216;
parameter    ap_ST_fsm_state26 = 32'd33554432;
parameter    ap_ST_fsm_state27 = 32'd67108864;
parameter    ap_ST_fsm_state28 = 32'd134217728;
parameter    ap_ST_fsm_state29 = 32'd268435456;
parameter    ap_ST_fsm_state30 = 32'd536870912;
parameter    ap_ST_fsm_state31 = 32'd1073741824;
parameter    ap_ST_fsm_state32 = 32'd2147483648;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_ID_WIDTH = 1;
parameter    C_M_AXI_MEM_ADDR_WIDTH = 64;
parameter    C_M_AXI_MEM_DATA_WIDTH = 32;
parameter    C_M_AXI_MEM_AWUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_ARUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_WUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_RUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_BUSER_WIDTH = 1;
parameter    C_M_AXI_MEM_USER_VALUE = 0;
parameter    C_M_AXI_MEM_PROT_VALUE = 0;
parameter    C_M_AXI_MEM_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_MEM_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_mem_AWVALID;
input   m_axi_mem_AWREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_AWADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_AWID;
output  [7:0] m_axi_mem_AWLEN;
output  [2:0] m_axi_mem_AWSIZE;
output  [1:0] m_axi_mem_AWBURST;
output  [1:0] m_axi_mem_AWLOCK;
output  [3:0] m_axi_mem_AWCACHE;
output  [2:0] m_axi_mem_AWPROT;
output  [3:0] m_axi_mem_AWQOS;
output  [3:0] m_axi_mem_AWREGION;
output  [C_M_AXI_MEM_AWUSER_WIDTH - 1:0] m_axi_mem_AWUSER;
output   m_axi_mem_WVALID;
input   m_axi_mem_WREADY;
output  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_WDATA;
output  [C_M_AXI_MEM_WSTRB_WIDTH - 1:0] m_axi_mem_WSTRB;
output   m_axi_mem_WLAST;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_WID;
output  [C_M_AXI_MEM_WUSER_WIDTH - 1:0] m_axi_mem_WUSER;
output   m_axi_mem_ARVALID;
input   m_axi_mem_ARREADY;
output  [C_M_AXI_MEM_ADDR_WIDTH - 1:0] m_axi_mem_ARADDR;
output  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_ARID;
output  [7:0] m_axi_mem_ARLEN;
output  [2:0] m_axi_mem_ARSIZE;
output  [1:0] m_axi_mem_ARBURST;
output  [1:0] m_axi_mem_ARLOCK;
output  [3:0] m_axi_mem_ARCACHE;
output  [2:0] m_axi_mem_ARPROT;
output  [3:0] m_axi_mem_ARQOS;
output  [3:0] m_axi_mem_ARREGION;
output  [C_M_AXI_MEM_ARUSER_WIDTH - 1:0] m_axi_mem_ARUSER;
input   m_axi_mem_RVALID;
output   m_axi_mem_RREADY;
input  [C_M_AXI_MEM_DATA_WIDTH - 1:0] m_axi_mem_RDATA;
input   m_axi_mem_RLAST;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_RID;
input  [C_M_AXI_MEM_RUSER_WIDTH - 1:0] m_axi_mem_RUSER;
input  [1:0] m_axi_mem_RRESP;
input   m_axi_mem_BVALID;
output   m_axi_mem_BREADY;
input  [1:0] m_axi_mem_BRESP;
input  [C_M_AXI_MEM_ID_WIDTH - 1:0] m_axi_mem_BID;
input  [C_M_AXI_MEM_BUSER_WIDTH - 1:0] m_axi_mem_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [31:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] out1;
wire   [63:0] arg1;
wire   [63:0] arg2;
reg    mem_blk_n_AR;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state12;
reg    mem_blk_n_AW;
wire    ap_CS_fsm_state25;
reg    mem_blk_n_B;
wire    ap_CS_fsm_state32;
reg   [61:0] trunc_ln23_1_reg_1142;
reg   [61:0] trunc_ln30_1_reg_1148;
reg   [61:0] trunc_ln75_1_reg_1154;
wire   [25:0] trunc_ln62_fu_484_p1;
reg   [25:0] trunc_ln62_reg_1230;
wire    ap_CS_fsm_state24;
reg   [38:0] lshr_ln62_3_reg_1236;
reg   [25:0] trunc_ln62_9_reg_1241;
wire   [24:0] add_ln63_1_fu_610_p2;
reg   [24:0] add_ln63_1_reg_1246;
wire   [25:0] add_ln64_1_fu_616_p2;
reg   [25:0] add_ln64_1_reg_1252;
wire   [24:0] out1_w_3_fu_622_p2;
reg   [24:0] out1_w_3_reg_1257;
reg   [38:0] trunc_ln62_18_reg_1262;
wire   [25:0] out1_w_4_fu_839_p2;
reg   [25:0] out1_w_4_reg_1267;
wire   [24:0] out1_w_5_fu_844_p2;
reg   [24:0] out1_w_5_reg_1272;
wire   [25:0] out1_w_6_fu_850_p2;
reg   [25:0] out1_w_6_reg_1277;
wire   [24:0] out1_w_7_fu_856_p2;
reg   [24:0] out1_w_7_reg_1282;
wire   [25:0] out1_w_8_fu_862_p2;
reg   [25:0] out1_w_8_reg_1287;
wire   [24:0] out1_w_9_fu_868_p2;
reg   [24:0] out1_w_9_reg_1292;
wire   [25:0] out1_w_fu_892_p2;
reg   [25:0] out1_w_reg_1302;
wire    ap_CS_fsm_state26;
wire   [24:0] out1_w_1_fu_925_p2;
reg   [24:0] out1_w_1_reg_1307;
wire   [26:0] out1_w_2_fu_955_p2;
reg   [26:0] out1_w_2_reg_1312;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_BREADY;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_9_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_9_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_8_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_8_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_7_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_7_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_6_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_6_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_5_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_5_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_4_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_4_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_3_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_3_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_2_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_2_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_1_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_1_out_ap_vld;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_out;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_ready;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out1;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out1_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out2;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out2_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out3;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out3_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out4;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out4_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out5;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out5_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out6;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out6_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out7;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out7_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out8;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out8_ap_vld;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_add7138_out;
wire    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_add7138_out_ap_vld;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_done;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_idle;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_ready;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WVALID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WDATA;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WSTRB;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WLAST;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WID;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARVALID;
wire   [63:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARADDR;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARID;
wire   [31:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARLEN;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARSIZE;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARBURST;
wire   [1:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARLOCK;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARCACHE;
wire   [2:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARPROT;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARQOS;
wire   [3:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARREGION;
wire   [0:0] grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARUSER;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_RREADY;
wire    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_BREADY;
reg    mem_AWVALID;
wire    mem_AWREADY;
reg   [63:0] mem_AWADDR;
reg   [31:0] mem_AWLEN;
reg    mem_WVALID;
wire    mem_WREADY;
reg    mem_ARVALID;
wire    mem_ARREADY;
reg   [63:0] mem_ARADDR;
reg   [31:0] mem_ARLEN;
wire    mem_RVALID;
reg    mem_RREADY;
wire   [31:0] mem_RDATA;
wire   [8:0] mem_RFIFONUM;
wire    mem_BVALID;
reg    mem_BREADY;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state11;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
reg    grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start_reg;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state23;
reg    grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg;
wire    ap_CS_fsm_state27;
wire  signed [63:0] sext_ln23_fu_372_p1;
wire  signed [63:0] sext_ln30_fu_382_p1;
wire  signed [63:0] sext_ln75_fu_874_p1;
wire   [38:0] mul_ln62_fu_337_p0;
wire   [5:0] mul_ln62_fu_337_p1;
wire   [37:0] lshr_ln_fu_488_p4;
wire   [63:0] zext_ln62_1_fu_498_p1;
wire   [63:0] add_ln62_fu_516_p2;
wire   [38:0] lshr_ln62_1_fu_522_p4;
wire   [63:0] zext_ln62_2_fu_532_p1;
wire   [63:0] add_ln62_1_fu_550_p2;
wire   [37:0] lshr_ln62_2_fu_556_p4;
wire   [63:0] zext_ln62_3_fu_566_p1;
wire   [63:0] add_ln62_2_fu_584_p2;
wire   [24:0] trunc_ln62_3_fu_506_p4;
wire   [24:0] trunc_ln62_1_fu_502_p1;
wire   [25:0] trunc_ln62_5_fu_540_p4;
wire   [25:0] trunc_ln62_2_fu_536_p1;
wire   [24:0] trunc_ln62_7_fu_574_p4;
wire   [24:0] trunc_ln62_4_fu_570_p1;
wire   [63:0] zext_ln62_4_fu_646_p1;
wire   [63:0] add_ln62_3_fu_653_p2;
wire   [37:0] lshr_ln62_4_fu_659_p4;
wire   [63:0] zext_ln62_5_fu_669_p1;
wire   [63:0] add_ln62_4_fu_687_p2;
wire   [38:0] lshr_ln62_5_fu_693_p4;
wire   [63:0] zext_ln62_6_fu_703_p1;
wire   [63:0] add_ln62_5_fu_721_p2;
wire   [37:0] lshr_ln62_6_fu_727_p4;
wire   [63:0] zext_ln62_7_fu_737_p1;
wire   [63:0] add_ln62_6_fu_755_p2;
wire   [38:0] lshr_ln62_7_fu_761_p4;
wire   [63:0] zext_ln62_8_fu_771_p1;
wire   [63:0] add_ln62_7_fu_789_p2;
wire   [37:0] lshr_ln62_8_fu_795_p4;
wire   [63:0] zext_ln62_9_fu_805_p1;
wire   [63:0] add_ln62_8_fu_823_p2;
wire   [25:0] trunc_ln62_6_fu_649_p1;
wire   [24:0] trunc_ln62_s_fu_677_p4;
wire   [24:0] trunc_ln62_8_fu_673_p1;
wire   [25:0] trunc_ln62_11_fu_711_p4;
wire   [25:0] trunc_ln62_10_fu_707_p1;
wire   [24:0] trunc_ln62_13_fu_745_p4;
wire   [24:0] trunc_ln62_12_fu_741_p1;
wire   [25:0] trunc_ln62_15_fu_779_p4;
wire   [25:0] trunc_ln62_14_fu_775_p1;
wire   [24:0] trunc_ln62_17_fu_813_p4;
wire   [24:0] trunc_ln62_16_fu_809_p1;
wire   [43:0] mul_ln62_fu_337_p2;
wire   [25:0] trunc_ln62_19_fu_888_p1;
wire   [43:0] zext_ln63_fu_898_p1;
wire   [43:0] add_ln63_fu_901_p2;
wire   [17:0] tmp_s_fu_907_p4;
wire   [24:0] zext_ln63_2_fu_921_p1;
wire   [25:0] zext_ln63_1_fu_917_p1;
wire   [25:0] zext_ln64_fu_931_p1;
wire   [25:0] add_ln64_fu_934_p2;
wire   [0:0] tmp_fu_940_p3;
wire   [26:0] zext_ln64_2_fu_952_p1;
wire   [26:0] zext_ln64_1_fu_948_p1;
reg   [31:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
reg    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire   [43:0] mul_ln62_fu_337_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 32'd1;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start_reg = 1'b0;
#0 grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg = 1'b0;
end

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln23(trunc_ln23_1_reg_1142),
    .arg1_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_9_out),
    .arg1_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_9_out_ap_vld),
    .arg1_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_8_out),
    .arg1_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_8_out_ap_vld),
    .arg1_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_7_out),
    .arg1_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_7_out_ap_vld),
    .arg1_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_6_out),
    .arg1_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_6_out_ap_vld),
    .arg1_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_5_out),
    .arg1_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_5_out_ap_vld),
    .arg1_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_4_out),
    .arg1_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_4_out_ap_vld),
    .arg1_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_3_out),
    .arg1_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_3_out_ap_vld),
    .arg1_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_2_out),
    .arg1_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_2_out_ap_vld),
    .arg1_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_1_out),
    .arg1_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_1_out_ap_vld),
    .arg1_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_out),
    .arg1_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(1'b0),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(1'b0),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(mem_ARREADY),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(mem_RVALID),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(mem_RDATA),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(mem_RFIFONUM),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(1'b0),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln30(trunc_ln30_1_reg_1148),
    .arg2_r_9_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_9_out),
    .arg2_r_9_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_9_out_ap_vld),
    .arg2_r_8_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_8_out),
    .arg2_r_8_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_8_out_ap_vld),
    .arg2_r_7_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_7_out),
    .arg2_r_7_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_7_out_ap_vld),
    .arg2_r_6_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_6_out),
    .arg2_r_6_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_6_out_ap_vld),
    .arg2_r_5_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_5_out),
    .arg2_r_5_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_5_out_ap_vld),
    .arg2_r_4_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_4_out),
    .arg2_r_4_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_4_out_ap_vld),
    .arg2_r_3_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_3_out),
    .arg2_r_3_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_3_out_ap_vld),
    .arg2_r_2_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_2_out),
    .arg2_r_2_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_2_out_ap_vld),
    .arg2_r_1_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_1_out),
    .arg2_r_1_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_1_out_ap_vld),
    .arg2_r_out(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_out),
    .arg2_r_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1 grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_ready),
    .arg1_r_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_out),
    .arg1_r_1_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_1_out),
    .arg1_r_2_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_2_out),
    .arg1_r_3_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_3_out),
    .arg1_r_4_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_4_out),
    .arg1_r_5_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_5_out),
    .arg1_r_6_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_6_out),
    .arg1_r_7_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_7_out),
    .arg1_r_8_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_8_out),
    .arg1_r_9_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_arg1_r_9_out),
    .arg2_r_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_out),
    .arg2_r_1_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_1_out),
    .arg2_r_2_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_2_out),
    .arg2_r_3_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_3_out),
    .arg2_r_4_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_4_out),
    .arg2_r_5_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_5_out),
    .arg2_r_6_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_6_out),
    .arg2_r_7_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_7_out),
    .arg2_r_8_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_8_out),
    .arg2_r_9_reload(grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_arg2_r_9_out),
    .p_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out),
    .p_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out_ap_vld),
    .p_out1(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out1),
    .p_out1_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out1_ap_vld),
    .p_out2(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out2),
    .p_out2_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out2_ap_vld),
    .p_out3(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out3),
    .p_out3_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out3_ap_vld),
    .p_out4(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out4),
    .p_out4_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out4_ap_vld),
    .p_out5(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out5),
    .p_out5_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out5_ap_vld),
    .p_out6(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out6),
    .p_out6_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out6_ap_vld),
    .p_out7(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out7),
    .p_out7_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out7_ap_vld),
    .p_out8(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out8),
    .p_out8_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out8_ap_vld),
    .add7138_out(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_add7138_out),
    .add7138_out_ap_vld(grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_add7138_out_ap_vld)
);

fiat_25519_carry_mul_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start),
    .ap_done(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_done),
    .ap_idle(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_idle),
    .ap_ready(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_ready),
    .m_axi_mem_AWVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWVALID),
    .m_axi_mem_AWREADY(mem_AWREADY),
    .m_axi_mem_AWADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWADDR),
    .m_axi_mem_AWID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWID),
    .m_axi_mem_AWLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWLEN),
    .m_axi_mem_AWSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWSIZE),
    .m_axi_mem_AWBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWBURST),
    .m_axi_mem_AWLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWLOCK),
    .m_axi_mem_AWCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWCACHE),
    .m_axi_mem_AWPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWPROT),
    .m_axi_mem_AWQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWQOS),
    .m_axi_mem_AWREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWREGION),
    .m_axi_mem_AWUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWUSER),
    .m_axi_mem_WVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WVALID),
    .m_axi_mem_WREADY(mem_WREADY),
    .m_axi_mem_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WDATA),
    .m_axi_mem_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WSTRB),
    .m_axi_mem_WLAST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WLAST),
    .m_axi_mem_WID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WID),
    .m_axi_mem_WUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WUSER),
    .m_axi_mem_ARVALID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARVALID),
    .m_axi_mem_ARREADY(1'b0),
    .m_axi_mem_ARADDR(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARADDR),
    .m_axi_mem_ARID(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARID),
    .m_axi_mem_ARLEN(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARLEN),
    .m_axi_mem_ARSIZE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARSIZE),
    .m_axi_mem_ARBURST(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARBURST),
    .m_axi_mem_ARLOCK(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARLOCK),
    .m_axi_mem_ARCACHE(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARCACHE),
    .m_axi_mem_ARPROT(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARPROT),
    .m_axi_mem_ARQOS(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARQOS),
    .m_axi_mem_ARREGION(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARREGION),
    .m_axi_mem_ARUSER(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_ARUSER),
    .m_axi_mem_RVALID(1'b0),
    .m_axi_mem_RREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_RREADY),
    .m_axi_mem_RDATA(32'd0),
    .m_axi_mem_RLAST(1'b0),
    .m_axi_mem_RID(1'd0),
    .m_axi_mem_RFIFONUM(9'd0),
    .m_axi_mem_RUSER(1'd0),
    .m_axi_mem_RRESP(2'd0),
    .m_axi_mem_BVALID(mem_BVALID),
    .m_axi_mem_BREADY(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_BREADY),
    .m_axi_mem_BRESP(2'd0),
    .m_axi_mem_BID(1'd0),
    .m_axi_mem_BUSER(1'd0),
    .sext_ln75(trunc_ln75_1_reg_1154),
    .zext_ln63(out1_w_reg_1302),
    .zext_ln64(out1_w_1_reg_1307),
    .out1_w_2(out1_w_2_reg_1312),
    .zext_ln66(out1_w_3_reg_1257),
    .zext_ln67(out1_w_4_reg_1267),
    .zext_ln68(out1_w_5_reg_1272),
    .zext_ln69(out1_w_6_reg_1277),
    .zext_ln70(out1_w_7_reg_1282),
    .zext_ln71(out1_w_8_reg_1287),
    .zext_ln14(out1_w_9_reg_1292)
);

fiat_25519_carry_mul_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .out1(out1),
    .arg1(arg1),
    .arg2(arg2),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

fiat_25519_carry_mul_mem_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 5 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_MEM_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_MEM_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_MEM_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_MEM_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_MEM_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_MEM_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_MEM_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_MEM_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_MEM_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_MEM_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_MEM_CACHE_VALUE ),
    .USER_RFIFONUM_WIDTH( 9 ),
    .USER_DW( 32 ),
    .USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ))
mem_m_axi_U(
    .AWVALID(m_axi_mem_AWVALID),
    .AWREADY(m_axi_mem_AWREADY),
    .AWADDR(m_axi_mem_AWADDR),
    .AWID(m_axi_mem_AWID),
    .AWLEN(m_axi_mem_AWLEN),
    .AWSIZE(m_axi_mem_AWSIZE),
    .AWBURST(m_axi_mem_AWBURST),
    .AWLOCK(m_axi_mem_AWLOCK),
    .AWCACHE(m_axi_mem_AWCACHE),
    .AWPROT(m_axi_mem_AWPROT),
    .AWQOS(m_axi_mem_AWQOS),
    .AWREGION(m_axi_mem_AWREGION),
    .AWUSER(m_axi_mem_AWUSER),
    .WVALID(m_axi_mem_WVALID),
    .WREADY(m_axi_mem_WREADY),
    .WDATA(m_axi_mem_WDATA),
    .WSTRB(m_axi_mem_WSTRB),
    .WLAST(m_axi_mem_WLAST),
    .WID(m_axi_mem_WID),
    .WUSER(m_axi_mem_WUSER),
    .ARVALID(m_axi_mem_ARVALID),
    .ARREADY(m_axi_mem_ARREADY),
    .ARADDR(m_axi_mem_ARADDR),
    .ARID(m_axi_mem_ARID),
    .ARLEN(m_axi_mem_ARLEN),
    .ARSIZE(m_axi_mem_ARSIZE),
    .ARBURST(m_axi_mem_ARBURST),
    .ARLOCK(m_axi_mem_ARLOCK),
    .ARCACHE(m_axi_mem_ARCACHE),
    .ARPROT(m_axi_mem_ARPROT),
    .ARQOS(m_axi_mem_ARQOS),
    .ARREGION(m_axi_mem_ARREGION),
    .ARUSER(m_axi_mem_ARUSER),
    .RVALID(m_axi_mem_RVALID),
    .RREADY(m_axi_mem_RREADY),
    .RDATA(m_axi_mem_RDATA),
    .RLAST(m_axi_mem_RLAST),
    .RID(m_axi_mem_RID),
    .RUSER(m_axi_mem_RUSER),
    .RRESP(m_axi_mem_RRESP),
    .BVALID(m_axi_mem_BVALID),
    .BREADY(m_axi_mem_BREADY),
    .BRESP(m_axi_mem_BRESP),
    .BID(m_axi_mem_BID),
    .BUSER(m_axi_mem_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(mem_ARVALID),
    .I_ARREADY(mem_ARREADY),
    .I_ARADDR(mem_ARADDR),
    .I_ARLEN(mem_ARLEN),
    .I_RVALID(mem_RVALID),
    .I_RREADY(mem_RREADY),
    .I_RDATA(mem_RDATA),
    .I_RFIFONUM(mem_RFIFONUM),
    .I_AWVALID(mem_AWVALID),
    .I_AWREADY(mem_AWREADY),
    .I_AWADDR(mem_AWADDR),
    .I_AWLEN(mem_AWLEN),
    .I_WVALID(mem_WVALID),
    .I_WREADY(mem_WREADY),
    .I_WDATA(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WDATA),
    .I_WSTRB(grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WSTRB),
    .I_BVALID(mem_BVALID),
    .I_BREADY(mem_BREADY)
);

fiat_25519_carry_mul_mul_39ns_6ns_44_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 39 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 44 ))
mul_39ns_6ns_44_1_1_U115(
    .din0(mul_ln62_fu_337_p0),
    .din1(mul_ln62_fu_337_p1),
    .dout(mul_ln62_fu_337_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state20)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state26)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state22)) begin
            grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start_reg <= 1'b1;
        end else if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_ready == 1'b1)) begin
            grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln63_1_reg_1246 <= add_ln63_1_fu_610_p2;
        add_ln64_1_reg_1252 <= add_ln64_1_fu_616_p2;
        lshr_ln62_3_reg_1236 <= {{add_ln62_2_fu_584_p2[63:25]}};
        out1_w_3_reg_1257 <= out1_w_3_fu_622_p2;
        trunc_ln62_9_reg_1241 <= {{add_ln62_2_fu_584_p2[50:25]}};
        trunc_ln62_reg_1230 <= trunc_ln62_fu_484_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        out1_w_1_reg_1307 <= out1_w_1_fu_925_p2;
        out1_w_2_reg_1312 <= out1_w_2_fu_955_p2;
        out1_w_reg_1302 <= out1_w_fu_892_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        out1_w_4_reg_1267 <= out1_w_4_fu_839_p2;
        out1_w_5_reg_1272 <= out1_w_5_fu_844_p2;
        out1_w_6_reg_1277 <= out1_w_6_fu_850_p2;
        out1_w_7_reg_1282 <= out1_w_7_fu_856_p2;
        out1_w_8_reg_1287 <= out1_w_8_fu_862_p2;
        out1_w_9_reg_1292 <= out1_w_9_fu_868_p2;
        trunc_ln62_18_reg_1262 <= {{add_ln62_8_fu_823_p2[63:25]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        trunc_ln23_1_reg_1142 <= {{arg1[63:2]}};
        trunc_ln30_1_reg_1148 <= {{arg2[63:2]}};
        trunc_ln75_1_reg_1154 <= {{out1[63:2]}};
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_done == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((mem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

always @ (*) begin
    if ((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_done == 1'b0)) begin
        ap_ST_fsm_state27_blk = 1'b1;
    end else begin
        ap_ST_fsm_state27_blk = 1'b0;
    end
end

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((mem_ARREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((mem_BVALID == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        mem_ARADDR = sext_ln30_fu_382_p1;
    end else if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        mem_ARADDR = sext_ln23_fu_372_p1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARADDR;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARADDR;
    end else begin
        mem_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARLEN;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARLEN;
    end else begin
        mem_ARLEN = 'bx;
    end
end

always @ (*) begin
    if ((((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12)) | ((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        mem_ARVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_ARVALID;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_ARVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_ARVALID;
    end else begin
        mem_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWADDR = sext_ln75_fu_874_p1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWADDR = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWADDR;
    end else begin
        mem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWLEN = 32'd10;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWLEN = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWLEN;
    end else begin
        mem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
        mem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_AWVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_AWVALID;
    end else begin
        mem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
        mem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_BREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_BREADY;
    end else begin
        mem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_m_axi_mem_RREADY;
    end else if (((1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10))) begin
        mem_RREADY = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_m_axi_mem_RREADY;
    end else begin
        mem_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26))) begin
        mem_WVALID = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_m_axi_mem_WVALID;
    end else begin
        mem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state2))) begin
        mem_blk_n_AR = m_axi_mem_ARREADY;
    end else begin
        mem_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        mem_blk_n_AW = m_axi_mem_AWREADY;
    end else begin
        mem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        mem_blk_n_B = m_axi_mem_BVALID;
    end else begin
        mem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((mem_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((mem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state25))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state27))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((mem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln62_1_fu_550_p2 = (zext_ln62_2_fu_532_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out2);

assign add_ln62_2_fu_584_p2 = (zext_ln62_3_fu_566_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out3);

assign add_ln62_3_fu_653_p2 = (zext_ln62_4_fu_646_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out4);

assign add_ln62_4_fu_687_p2 = (zext_ln62_5_fu_669_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out5);

assign add_ln62_5_fu_721_p2 = (zext_ln62_6_fu_703_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out6);

assign add_ln62_6_fu_755_p2 = (zext_ln62_7_fu_737_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out7);

assign add_ln62_7_fu_789_p2 = (zext_ln62_8_fu_771_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out8);

assign add_ln62_8_fu_823_p2 = (zext_ln62_9_fu_805_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_add7138_out);

assign add_ln62_fu_516_p2 = (zext_ln62_1_fu_498_p1 + grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out1);

assign add_ln63_1_fu_610_p2 = (trunc_ln62_3_fu_506_p4 + trunc_ln62_1_fu_502_p1);

assign add_ln63_fu_901_p2 = (mul_ln62_fu_337_p2 + zext_ln63_fu_898_p1);

assign add_ln64_1_fu_616_p2 = (trunc_ln62_5_fu_540_p4 + trunc_ln62_2_fu_536_p1);

assign add_ln64_fu_934_p2 = (zext_ln63_1_fu_917_p1 + zext_ln64_fu_931_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_1_READ_fu_252_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_2_READ_fu_269_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start = grp_fiat_25519_carry_mul_Pipeline_ARRAY_WRITE_fu_320_ap_start_reg;

assign grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_ap_start_reg;

assign lshr_ln62_1_fu_522_p4 = {{add_ln62_fu_516_p2[63:25]}};

assign lshr_ln62_2_fu_556_p4 = {{add_ln62_1_fu_550_p2[63:26]}};

assign lshr_ln62_4_fu_659_p4 = {{add_ln62_3_fu_653_p2[63:26]}};

assign lshr_ln62_5_fu_693_p4 = {{add_ln62_4_fu_687_p2[63:25]}};

assign lshr_ln62_6_fu_727_p4 = {{add_ln62_5_fu_721_p2[63:26]}};

assign lshr_ln62_7_fu_761_p4 = {{add_ln62_6_fu_755_p2[63:25]}};

assign lshr_ln62_8_fu_795_p4 = {{add_ln62_7_fu_789_p2[63:26]}};

assign lshr_ln_fu_488_p4 = {{grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out[63:26]}};

assign mul_ln62_fu_337_p0 = mul_ln62_fu_337_p00;

assign mul_ln62_fu_337_p00 = trunc_ln62_18_reg_1262;

assign mul_ln62_fu_337_p1 = 44'd19;

assign out1_w_1_fu_925_p2 = (zext_ln63_2_fu_921_p1 + add_ln63_1_reg_1246);

assign out1_w_2_fu_955_p2 = (zext_ln64_2_fu_952_p1 + zext_ln64_1_fu_948_p1);

assign out1_w_3_fu_622_p2 = (trunc_ln62_7_fu_574_p4 + trunc_ln62_4_fu_570_p1);

assign out1_w_4_fu_839_p2 = (trunc_ln62_9_reg_1241 + trunc_ln62_6_fu_649_p1);

assign out1_w_5_fu_844_p2 = (trunc_ln62_s_fu_677_p4 + trunc_ln62_8_fu_673_p1);

assign out1_w_6_fu_850_p2 = (trunc_ln62_11_fu_711_p4 + trunc_ln62_10_fu_707_p1);

assign out1_w_7_fu_856_p2 = (trunc_ln62_13_fu_745_p4 + trunc_ln62_12_fu_741_p1);

assign out1_w_8_fu_862_p2 = (trunc_ln62_15_fu_779_p4 + trunc_ln62_14_fu_775_p1);

assign out1_w_9_fu_868_p2 = (trunc_ln62_17_fu_813_p4 + trunc_ln62_16_fu_809_p1);

assign out1_w_fu_892_p2 = (trunc_ln62_19_fu_888_p1 + trunc_ln62_reg_1230);

assign sext_ln23_fu_372_p1 = $signed(trunc_ln23_1_reg_1142);

assign sext_ln30_fu_382_p1 = $signed(trunc_ln30_1_reg_1148);

assign sext_ln75_fu_874_p1 = $signed(trunc_ln75_1_reg_1154);

assign tmp_fu_940_p3 = add_ln64_fu_934_p2[32'd25];

assign tmp_s_fu_907_p4 = {{add_ln63_fu_901_p2[43:26]}};

assign trunc_ln62_10_fu_707_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out6[25:0];

assign trunc_ln62_11_fu_711_p4 = {{add_ln62_4_fu_687_p2[50:25]}};

assign trunc_ln62_12_fu_741_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out7[24:0];

assign trunc_ln62_13_fu_745_p4 = {{add_ln62_5_fu_721_p2[50:26]}};

assign trunc_ln62_14_fu_775_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out8[25:0];

assign trunc_ln62_15_fu_779_p4 = {{add_ln62_6_fu_755_p2[50:25]}};

assign trunc_ln62_16_fu_809_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_add7138_out[24:0];

assign trunc_ln62_17_fu_813_p4 = {{add_ln62_7_fu_789_p2[50:26]}};

assign trunc_ln62_19_fu_888_p1 = mul_ln62_fu_337_p2[25:0];

assign trunc_ln62_1_fu_502_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out1[24:0];

assign trunc_ln62_2_fu_536_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out2[25:0];

assign trunc_ln62_3_fu_506_p4 = {{grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out[50:26]}};

assign trunc_ln62_4_fu_570_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out3[24:0];

assign trunc_ln62_5_fu_540_p4 = {{add_ln62_fu_516_p2[50:25]}};

assign trunc_ln62_6_fu_649_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out4[25:0];

assign trunc_ln62_7_fu_574_p4 = {{add_ln62_1_fu_550_p2[50:26]}};

assign trunc_ln62_8_fu_673_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out5[24:0];

assign trunc_ln62_fu_484_p1 = grp_fiat_25519_carry_mul_Pipeline_VITIS_LOOP_35_1_fu_286_p_out[25:0];

assign trunc_ln62_s_fu_677_p4 = {{add_ln62_3_fu_653_p2[50:26]}};

assign zext_ln62_1_fu_498_p1 = lshr_ln_fu_488_p4;

assign zext_ln62_2_fu_532_p1 = lshr_ln62_1_fu_522_p4;

assign zext_ln62_3_fu_566_p1 = lshr_ln62_2_fu_556_p4;

assign zext_ln62_4_fu_646_p1 = lshr_ln62_3_reg_1236;

assign zext_ln62_5_fu_669_p1 = lshr_ln62_4_fu_659_p4;

assign zext_ln62_6_fu_703_p1 = lshr_ln62_5_fu_693_p4;

assign zext_ln62_7_fu_737_p1 = lshr_ln62_6_fu_727_p4;

assign zext_ln62_8_fu_771_p1 = lshr_ln62_7_fu_761_p4;

assign zext_ln62_9_fu_805_p1 = lshr_ln62_8_fu_795_p4;

assign zext_ln63_1_fu_917_p1 = tmp_s_fu_907_p4;

assign zext_ln63_2_fu_921_p1 = tmp_s_fu_907_p4;

assign zext_ln63_fu_898_p1 = trunc_ln62_reg_1230;

assign zext_ln64_1_fu_948_p1 = tmp_fu_940_p3;

assign zext_ln64_2_fu_952_p1 = add_ln64_1_reg_1252;

assign zext_ln64_fu_931_p1 = add_ln63_1_reg_1246;

endmodule //fiat_25519_carry_mul
