ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f4xx_hal_msp.c **** 
  25:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f4xx_hal_msp.c **** 
  27:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f4xx_hal_msp.c **** 
  30:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** 
  32:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f4xx_hal_msp.c **** 
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f4xx_hal_msp.c **** /**
  61:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f4xx_hal_msp.c ****   */
  63:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32f4xx_hal_msp.c **** 
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Base_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  91              	HAL_TIM_Base_MspInit:
  92              	.LVL0:
  93              	.LFB135:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 4


  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  94              		.loc 1 87 1 is_stmt 1 view -0
  95              		.cfi_startproc
  96              		@ args = 0, pretend = 0, frame = 8
  97              		@ frame_needed = 0, uses_anonymous_args = 0
  98              		.loc 1 87 1 is_stmt 0 view .LVU15
  99 0000 00B5     		push	{lr}
 100              	.LCFI2:
 101              		.cfi_def_cfa_offset 4
 102              		.cfi_offset 14, -4
 103 0002 83B0     		sub	sp, sp, #12
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 16
  88:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 106              		.loc 1 88 3 is_stmt 1 view .LVU16
 107              		.loc 1 88 15 is_stmt 0 view .LVU17
 108 0004 0368     		ldr	r3, [r0]
 109              		.loc 1 88 5 view .LVU18
 110 0006 184A     		ldr	r2, .L11
 111 0008 9342     		cmp	r3, r2
 112 000a 05D0     		beq	.L9
  89:Core/Src/stm32f4xx_hal_msp.c ****   {
  90:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 0 */
  91:Core/Src/stm32f4xx_hal_msp.c **** 
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  94:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_ENABLE();
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 7, 0);
  97:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
  98:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspInit 1 */
 101:Core/Src/stm32f4xx_hal_msp.c ****   }
 102:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 113              		.loc 1 102 8 is_stmt 1 view .LVU19
 114              		.loc 1 102 10 is_stmt 0 view .LVU20
 115 000c 174A     		ldr	r2, .L11+4
 116 000e 9342     		cmp	r3, r2
 117 0010 16D0     		beq	.L10
 118              	.LVL1:
 119              	.L5:
 103:Core/Src/stm32f4xx_hal_msp.c ****   {
 104:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 0 */
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 0 */
 107:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 108:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_ENABLE();
 109:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM7_IRQn, 6, 0);
 111:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 112:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 5


 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspInit 1 */
 115:Core/Src/stm32f4xx_hal_msp.c ****   }
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** }
 120              		.loc 1 117 1 view .LVU21
 121 0012 03B0     		add	sp, sp, #12
 122              	.LCFI4:
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 4
 125              		@ sp needed
 126 0014 5DF804FB 		ldr	pc, [sp], #4
 127              	.LVL2:
 128              	.L9:
 129              	.LCFI5:
 130              		.cfi_restore_state
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 131              		.loc 1 94 5 is_stmt 1 view .LVU22
 132              	.LBB4:
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 133              		.loc 1 94 5 view .LVU23
 134 0018 0022     		movs	r2, #0
 135 001a 0092     		str	r2, [sp]
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 136              		.loc 1 94 5 view .LVU24
 137 001c 144B     		ldr	r3, .L11+8
 138 001e 196C     		ldr	r1, [r3, #64]
 139 0020 41F01001 		orr	r1, r1, #16
 140 0024 1964     		str	r1, [r3, #64]
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 141              		.loc 1 94 5 view .LVU25
 142 0026 1B6C     		ldr	r3, [r3, #64]
 143 0028 03F01003 		and	r3, r3, #16
 144 002c 0093     		str	r3, [sp]
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 145              		.loc 1 94 5 view .LVU26
 146 002e 009B     		ldr	r3, [sp]
 147              	.LBE4:
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt Init */
 148              		.loc 1 94 5 view .LVU27
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 149              		.loc 1 96 5 view .LVU28
 150 0030 0721     		movs	r1, #7
 151 0032 3620     		movs	r0, #54
 152              	.LVL3:
  96:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 153              		.loc 1 96 5 is_stmt 0 view .LVU29
 154 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 155              	.LVL4:
  97:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspInit 1 */
 156              		.loc 1 97 5 is_stmt 1 view .LVU30
 157 0038 3620     		movs	r0, #54
 158 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 159              	.LVL5:
 160 003e E8E7     		b	.L5
 161              	.LVL6:
 162              	.L10:
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 6


 108:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 163              		.loc 1 108 5 view .LVU31
 164              	.LBB5:
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 165              		.loc 1 108 5 view .LVU32
 166 0040 0022     		movs	r2, #0
 167 0042 0192     		str	r2, [sp, #4]
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 168              		.loc 1 108 5 view .LVU33
 169 0044 0A4B     		ldr	r3, .L11+8
 170 0046 196C     		ldr	r1, [r3, #64]
 171 0048 41F02001 		orr	r1, r1, #32
 172 004c 1964     		str	r1, [r3, #64]
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 173              		.loc 1 108 5 view .LVU34
 174 004e 1B6C     		ldr	r3, [r3, #64]
 175 0050 03F02003 		and	r3, r3, #32
 176 0054 0193     		str	r3, [sp, #4]
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 177              		.loc 1 108 5 view .LVU35
 178 0056 019B     		ldr	r3, [sp, #4]
 179              	.LBE5:
 108:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt Init */
 180              		.loc 1 108 5 view .LVU36
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 181              		.loc 1 110 5 view .LVU37
 182 0058 0621     		movs	r1, #6
 183 005a 3720     		movs	r0, #55
 184              	.LVL7:
 110:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM7_IRQn);
 185              		.loc 1 110 5 is_stmt 0 view .LVU38
 186 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 187              	.LVL8:
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspInit 1 */
 188              		.loc 1 111 5 is_stmt 1 view .LVU39
 189 0060 3720     		movs	r0, #55
 190 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 191              	.LVL9:
 192              		.loc 1 117 1 is_stmt 0 view .LVU40
 193 0066 D4E7     		b	.L5
 194              	.L12:
 195              		.align	2
 196              	.L11:
 197 0068 00100040 		.word	1073745920
 198 006c 00140040 		.word	1073746944
 199 0070 00380240 		.word	1073887232
 200              		.cfi_endproc
 201              	.LFE135:
 203              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 204              		.align	1
 205              		.global	HAL_TIM_Base_MspDeInit
 206              		.syntax unified
 207              		.thumb
 208              		.thumb_func
 210              	HAL_TIM_Base_MspDeInit:
 211              	.LVL10:
 212              	.LFB136:
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 7


 118:Core/Src/stm32f4xx_hal_msp.c **** 
 119:Core/Src/stm32f4xx_hal_msp.c **** /**
 120:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 121:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 122:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 123:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 124:Core/Src/stm32f4xx_hal_msp.c **** */
 125:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 126:Core/Src/stm32f4xx_hal_msp.c **** {
 213              		.loc 1 126 1 is_stmt 1 view -0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 0
 216              		@ frame_needed = 0, uses_anonymous_args = 0
 217              		.loc 1 126 1 is_stmt 0 view .LVU42
 218 0000 08B5     		push	{r3, lr}
 219              	.LCFI6:
 220              		.cfi_def_cfa_offset 8
 221              		.cfi_offset 3, -8
 222              		.cfi_offset 14, -4
 127:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM6)
 223              		.loc 1 127 3 is_stmt 1 view .LVU43
 224              		.loc 1 127 15 is_stmt 0 view .LVU44
 225 0002 0368     		ldr	r3, [r0]
 226              		.loc 1 127 5 view .LVU45
 227 0004 0D4A     		ldr	r2, .L19
 228 0006 9342     		cmp	r3, r2
 229 0008 03D0     		beq	.L17
 128:Core/Src/stm32f4xx_hal_msp.c ****   {
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c **** 
 131:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 0 */
 132:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM6_CLK_DISABLE();
 134:Core/Src/stm32f4xx_hal_msp.c **** 
 135:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM6 interrupt DeInit */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM6_DAC_IRQn);
 137:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM6_MspDeInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c ****   }
 141:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM7)
 230              		.loc 1 141 8 is_stmt 1 view .LVU46
 231              		.loc 1 141 10 is_stmt 0 view .LVU47
 232 000a 0D4A     		ldr	r2, .L19+4
 233 000c 9342     		cmp	r3, r2
 234 000e 0AD0     		beq	.L18
 235              	.LVL11:
 236              	.L13:
 142:Core/Src/stm32f4xx_hal_msp.c ****   {
 143:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 0 */
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 0 */
 146:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 147:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM7_CLK_DISABLE();
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 149:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM7 interrupt DeInit */
 150:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM7_IRQn);
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 8


 151:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 152:Core/Src/stm32f4xx_hal_msp.c **** 
 153:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM7_MspDeInit 1 */
 154:Core/Src/stm32f4xx_hal_msp.c ****   }
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c **** }
 237              		.loc 1 156 1 view .LVU48
 238 0010 08BD     		pop	{r3, pc}
 239              	.LVL12:
 240              	.L17:
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 133 5 is_stmt 1 view .LVU49
 242 0012 02F50A32 		add	r2, r2, #141312
 243 0016 136C     		ldr	r3, [r2, #64]
 244 0018 23F01003 		bic	r3, r3, #16
 245 001c 1364     		str	r3, [r2, #64]
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 246              		.loc 1 136 5 view .LVU50
 247 001e 3620     		movs	r0, #54
 248              	.LVL13:
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM6_MspDeInit 1 */
 249              		.loc 1 136 5 is_stmt 0 view .LVU51
 250 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 251              	.LVL14:
 252 0024 F4E7     		b	.L13
 253              	.LVL15:
 254              	.L18:
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 255              		.loc 1 147 5 is_stmt 1 view .LVU52
 256 0026 02F50932 		add	r2, r2, #140288
 257 002a 136C     		ldr	r3, [r2, #64]
 258 002c 23F02003 		bic	r3, r3, #32
 259 0030 1364     		str	r3, [r2, #64]
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 260              		.loc 1 150 5 view .LVU53
 261 0032 3720     		movs	r0, #55
 262              	.LVL16:
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM7_MspDeInit 1 */
 263              		.loc 1 150 5 is_stmt 0 view .LVU54
 264 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 265              	.LVL17:
 266              		.loc 1 156 1 view .LVU55
 267 0038 EAE7     		b	.L13
 268              	.L20:
 269 003a 00BF     		.align	2
 270              	.L19:
 271 003c 00100040 		.word	1073745920
 272 0040 00140040 		.word	1073746944
 273              		.cfi_endproc
 274              	.LFE136:
 276              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 277              		.align	1
 278              		.global	HAL_UART_MspInit
 279              		.syntax unified
 280              		.thumb
 281              		.thumb_func
 283              	HAL_UART_MspInit:
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 9


 284              	.LVL18:
 285              	.LFB137:
 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c **** /**
 159:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 160:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 161:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 162:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 163:Core/Src/stm32f4xx_hal_msp.c **** */
 164:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 165:Core/Src/stm32f4xx_hal_msp.c **** {
 286              		.loc 1 165 1 is_stmt 1 view -0
 287              		.cfi_startproc
 288              		@ args = 0, pretend = 0, frame = 40
 289              		@ frame_needed = 0, uses_anonymous_args = 0
 290              		.loc 1 165 1 is_stmt 0 view .LVU57
 291 0000 10B5     		push	{r4, lr}
 292              	.LCFI7:
 293              		.cfi_def_cfa_offset 8
 294              		.cfi_offset 4, -8
 295              		.cfi_offset 14, -4
 296 0002 8AB0     		sub	sp, sp, #40
 297              	.LCFI8:
 298              		.cfi_def_cfa_offset 48
 166:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 299              		.loc 1 166 3 is_stmt 1 view .LVU58
 300              		.loc 1 166 20 is_stmt 0 view .LVU59
 301 0004 0023     		movs	r3, #0
 302 0006 0593     		str	r3, [sp, #20]
 303 0008 0693     		str	r3, [sp, #24]
 304 000a 0793     		str	r3, [sp, #28]
 305 000c 0893     		str	r3, [sp, #32]
 306 000e 0993     		str	r3, [sp, #36]
 167:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 307              		.loc 1 167 3 is_stmt 1 view .LVU60
 308              		.loc 1 167 11 is_stmt 0 view .LVU61
 309 0010 0368     		ldr	r3, [r0]
 310              		.loc 1 167 5 view .LVU62
 311 0012 2F4A     		ldr	r2, .L27
 312 0014 9342     		cmp	r3, r2
 313 0016 04D0     		beq	.L25
 168:Core/Src/stm32f4xx_hal_msp.c ****   {
 169:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 171:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 173:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 176:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 177:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 178:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 179:Core/Src/stm32f4xx_hal_msp.c ****     */
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 10


 184:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt Init */
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 189:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 190:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 193:Core/Src/stm32f4xx_hal_msp.c ****   }
 194:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 314              		.loc 1 194 8 is_stmt 1 view .LVU63
 315              		.loc 1 194 10 is_stmt 0 view .LVU64
 316 0018 2E4A     		ldr	r2, .L27+4
 317 001a 9342     		cmp	r3, r2
 318 001c 2CD0     		beq	.L26
 319              	.LVL19:
 320              	.L21:
 195:Core/Src/stm32f4xx_hal_msp.c ****   {
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 0 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 0 */
 199:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 200:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_ENABLE();
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 202:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 203:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 204:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 205:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 206:Core/Src/stm32f4xx_hal_msp.c ****     */
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 211:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 212:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt Init */
 215:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART3_IRQn, 8, 0);
 216:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 217:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 218:Core/Src/stm32f4xx_hal_msp.c **** 
 219:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspInit 1 */
 220:Core/Src/stm32f4xx_hal_msp.c ****   }
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c **** }
 321              		.loc 1 222 1 view .LVU65
 322 001e 0AB0     		add	sp, sp, #40
 323              	.LCFI9:
 324              		.cfi_remember_state
 325              		.cfi_def_cfa_offset 8
 326              		@ sp needed
 327 0020 10BD     		pop	{r4, pc}
 328              	.LVL20:
 329              	.L25:
 330              	.LCFI10:
 331              		.cfi_restore_state
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 11


 173:Core/Src/stm32f4xx_hal_msp.c **** 
 332              		.loc 1 173 5 is_stmt 1 view .LVU66
 333              	.LBB6:
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 334              		.loc 1 173 5 view .LVU67
 335 0022 0024     		movs	r4, #0
 336 0024 0194     		str	r4, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 337              		.loc 1 173 5 view .LVU68
 338 0026 2C4B     		ldr	r3, .L27+8
 339 0028 1A6C     		ldr	r2, [r3, #64]
 340 002a 42F40032 		orr	r2, r2, #131072
 341 002e 1A64     		str	r2, [r3, #64]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 342              		.loc 1 173 5 view .LVU69
 343 0030 1A6C     		ldr	r2, [r3, #64]
 344 0032 02F40032 		and	r2, r2, #131072
 345 0036 0192     		str	r2, [sp, #4]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 173 5 view .LVU70
 347 0038 019A     		ldr	r2, [sp, #4]
 348              	.LBE6:
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 349              		.loc 1 173 5 view .LVU71
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 350              		.loc 1 175 5 view .LVU72
 351              	.LBB7:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 352              		.loc 1 175 5 view .LVU73
 353 003a 0294     		str	r4, [sp, #8]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 354              		.loc 1 175 5 view .LVU74
 355 003c 1A6B     		ldr	r2, [r3, #48]
 356 003e 42F00102 		orr	r2, r2, #1
 357 0042 1A63     		str	r2, [r3, #48]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 358              		.loc 1 175 5 view .LVU75
 359 0044 1B6B     		ldr	r3, [r3, #48]
 360 0046 03F00103 		and	r3, r3, #1
 361 004a 0293     		str	r3, [sp, #8]
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 362              		.loc 1 175 5 view .LVU76
 363 004c 029B     		ldr	r3, [sp, #8]
 364              	.LBE7:
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 365              		.loc 1 175 5 view .LVU77
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 366              		.loc 1 180 5 view .LVU78
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 367              		.loc 1 180 25 is_stmt 0 view .LVU79
 368 004e 0C23     		movs	r3, #12
 369 0050 0593     		str	r3, [sp, #20]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 370              		.loc 1 181 5 is_stmt 1 view .LVU80
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 371              		.loc 1 181 26 is_stmt 0 view .LVU81
 372 0052 0223     		movs	r3, #2
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 12


 373 0054 0693     		str	r3, [sp, #24]
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 374              		.loc 1 182 5 is_stmt 1 view .LVU82
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 375              		.loc 1 183 5 view .LVU83
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 376              		.loc 1 183 27 is_stmt 0 view .LVU84
 377 0056 0323     		movs	r3, #3
 378 0058 0893     		str	r3, [sp, #32]
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 379              		.loc 1 184 5 is_stmt 1 view .LVU85
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 380              		.loc 1 184 31 is_stmt 0 view .LVU86
 381 005a 0723     		movs	r3, #7
 382 005c 0993     		str	r3, [sp, #36]
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 383              		.loc 1 185 5 is_stmt 1 view .LVU87
 384 005e 05A9     		add	r1, sp, #20
 385 0060 1E48     		ldr	r0, .L27+12
 386              	.LVL21:
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 387              		.loc 1 185 5 is_stmt 0 view .LVU88
 388 0062 FFF7FEFF 		bl	HAL_GPIO_Init
 389              	.LVL22:
 188:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 390              		.loc 1 188 5 is_stmt 1 view .LVU89
 391 0066 2246     		mov	r2, r4
 392 0068 2146     		mov	r1, r4
 393 006a 2620     		movs	r0, #38
 394 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 395              	.LVL23:
 189:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 396              		.loc 1 189 5 view .LVU90
 397 0070 2620     		movs	r0, #38
 398 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 399              	.LVL24:
 400 0076 D2E7     		b	.L21
 401              	.LVL25:
 402              	.L26:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 403              		.loc 1 200 5 view .LVU91
 404              	.LBB8:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 405              		.loc 1 200 5 view .LVU92
 406 0078 0024     		movs	r4, #0
 407 007a 0394     		str	r4, [sp, #12]
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 408              		.loc 1 200 5 view .LVU93
 409 007c 164B     		ldr	r3, .L27+8
 410 007e 1A6C     		ldr	r2, [r3, #64]
 411 0080 42F48022 		orr	r2, r2, #262144
 412 0084 1A64     		str	r2, [r3, #64]
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 413              		.loc 1 200 5 view .LVU94
 414 0086 1A6C     		ldr	r2, [r3, #64]
 415 0088 02F48022 		and	r2, r2, #262144
 416 008c 0392     		str	r2, [sp, #12]
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 13


 200:Core/Src/stm32f4xx_hal_msp.c **** 
 417              		.loc 1 200 5 view .LVU95
 418 008e 039A     		ldr	r2, [sp, #12]
 419              	.LBE8:
 200:Core/Src/stm32f4xx_hal_msp.c **** 
 420              		.loc 1 200 5 view .LVU96
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 421              		.loc 1 202 5 view .LVU97
 422              	.LBB9:
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 423              		.loc 1 202 5 view .LVU98
 424 0090 0494     		str	r4, [sp, #16]
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 425              		.loc 1 202 5 view .LVU99
 426 0092 1A6B     		ldr	r2, [r3, #48]
 427 0094 42F00202 		orr	r2, r2, #2
 428 0098 1A63     		str	r2, [r3, #48]
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 429              		.loc 1 202 5 view .LVU100
 430 009a 1B6B     		ldr	r3, [r3, #48]
 431 009c 03F00203 		and	r3, r3, #2
 432 00a0 0493     		str	r3, [sp, #16]
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 433              		.loc 1 202 5 view .LVU101
 434 00a2 049B     		ldr	r3, [sp, #16]
 435              	.LBE9:
 202:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 436              		.loc 1 202 5 view .LVU102
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 437              		.loc 1 207 5 view .LVU103
 207:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 438              		.loc 1 207 25 is_stmt 0 view .LVU104
 439 00a4 4FF44063 		mov	r3, #3072
 440 00a8 0593     		str	r3, [sp, #20]
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 441              		.loc 1 208 5 is_stmt 1 view .LVU105
 208:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 442              		.loc 1 208 26 is_stmt 0 view .LVU106
 443 00aa 0223     		movs	r3, #2
 444 00ac 0693     		str	r3, [sp, #24]
 209:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 445              		.loc 1 209 5 is_stmt 1 view .LVU107
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 446              		.loc 1 210 5 view .LVU108
 210:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 447              		.loc 1 210 27 is_stmt 0 view .LVU109
 448 00ae 0323     		movs	r3, #3
 449 00b0 0893     		str	r3, [sp, #32]
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 450              		.loc 1 211 5 is_stmt 1 view .LVU110
 211:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 451              		.loc 1 211 31 is_stmt 0 view .LVU111
 452 00b2 0723     		movs	r3, #7
 453 00b4 0993     		str	r3, [sp, #36]
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 454              		.loc 1 212 5 is_stmt 1 view .LVU112
 455 00b6 05A9     		add	r1, sp, #20
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 14


 456 00b8 0948     		ldr	r0, .L27+16
 457              	.LVL26:
 212:Core/Src/stm32f4xx_hal_msp.c **** 
 458              		.loc 1 212 5 is_stmt 0 view .LVU113
 459 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL27:
 215:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART3_IRQn);
 461              		.loc 1 215 5 is_stmt 1 view .LVU114
 462 00be 2246     		mov	r2, r4
 463 00c0 0821     		movs	r1, #8
 464 00c2 2720     		movs	r0, #39
 465 00c4 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 466              	.LVL28:
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspInit 1 */
 467              		.loc 1 216 5 view .LVU115
 468 00c8 2720     		movs	r0, #39
 469 00ca FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 470              	.LVL29:
 471              		.loc 1 222 1 is_stmt 0 view .LVU116
 472 00ce A6E7     		b	.L21
 473              	.L28:
 474              		.align	2
 475              	.L27:
 476 00d0 00440040 		.word	1073759232
 477 00d4 00480040 		.word	1073760256
 478 00d8 00380240 		.word	1073887232
 479 00dc 00000240 		.word	1073872896
 480 00e0 00040240 		.word	1073873920
 481              		.cfi_endproc
 482              	.LFE137:
 484              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 485              		.align	1
 486              		.global	HAL_UART_MspDeInit
 487              		.syntax unified
 488              		.thumb
 489              		.thumb_func
 491              	HAL_UART_MspDeInit:
 492              	.LVL30:
 493              	.LFB138:
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c **** /**
 225:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 226:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 227:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 228:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 229:Core/Src/stm32f4xx_hal_msp.c **** */
 230:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 231:Core/Src/stm32f4xx_hal_msp.c **** {
 494              		.loc 1 231 1 is_stmt 1 view -0
 495              		.cfi_startproc
 496              		@ args = 0, pretend = 0, frame = 0
 497              		@ frame_needed = 0, uses_anonymous_args = 0
 498              		.loc 1 231 1 is_stmt 0 view .LVU118
 499 0000 08B5     		push	{r3, lr}
 500              	.LCFI11:
 501              		.cfi_def_cfa_offset 8
 502              		.cfi_offset 3, -8
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 15


 503              		.cfi_offset 14, -4
 232:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 504              		.loc 1 232 3 is_stmt 1 view .LVU119
 505              		.loc 1 232 11 is_stmt 0 view .LVU120
 506 0002 0368     		ldr	r3, [r0]
 507              		.loc 1 232 5 view .LVU121
 508 0004 114A     		ldr	r2, .L35
 509 0006 9342     		cmp	r3, r2
 510 0008 03D0     		beq	.L33
 233:Core/Src/stm32f4xx_hal_msp.c ****   {
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 235:Core/Src/stm32f4xx_hal_msp.c **** 
 236:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 237:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 238:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 239:Core/Src/stm32f4xx_hal_msp.c **** 
 240:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 241:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 242:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 243:Core/Src/stm32f4xx_hal_msp.c ****     */
 244:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 245:Core/Src/stm32f4xx_hal_msp.c **** 
 246:Core/Src/stm32f4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 247:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 251:Core/Src/stm32f4xx_hal_msp.c ****   }
 252:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART3)
 511              		.loc 1 252 8 is_stmt 1 view .LVU122
 512              		.loc 1 252 10 is_stmt 0 view .LVU123
 513 000a 114A     		ldr	r2, .L35+4
 514 000c 9342     		cmp	r3, r2
 515 000e 0ED0     		beq	.L34
 516              	.LVL31:
 517              	.L29:
 253:Core/Src/stm32f4xx_hal_msp.c ****   {
 254:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 0 */
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 0 */
 257:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 258:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART3_CLK_DISABLE();
 259:Core/Src/stm32f4xx_hal_msp.c **** 
 260:Core/Src/stm32f4xx_hal_msp.c ****     /**USART3 GPIO Configuration
 261:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> USART3_TX
 262:Core/Src/stm32f4xx_hal_msp.c ****     PB11     ------> USART3_RX
 263:Core/Src/stm32f4xx_hal_msp.c ****     */
 264:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10|GPIO_PIN_11);
 265:Core/Src/stm32f4xx_hal_msp.c **** 
 266:Core/Src/stm32f4xx_hal_msp.c ****     /* USART3 interrupt DeInit */
 267:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART3_IRQn);
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 269:Core/Src/stm32f4xx_hal_msp.c **** 
 270:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART3_MspDeInit 1 */
 271:Core/Src/stm32f4xx_hal_msp.c ****   }
 272:Core/Src/stm32f4xx_hal_msp.c **** 
 273:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 16


 518              		.loc 1 273 1 view .LVU124
 519 0010 08BD     		pop	{r3, pc}
 520              	.LVL32:
 521              	.L33:
 238:Core/Src/stm32f4xx_hal_msp.c **** 
 522              		.loc 1 238 5 is_stmt 1 view .LVU125
 523 0012 02F5FA32 		add	r2, r2, #128000
 524 0016 136C     		ldr	r3, [r2, #64]
 525 0018 23F40033 		bic	r3, r3, #131072
 526 001c 1364     		str	r3, [r2, #64]
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 527              		.loc 1 244 5 view .LVU126
 528 001e 0C21     		movs	r1, #12
 529 0020 0C48     		ldr	r0, .L35+8
 530              	.LVL33:
 244:Core/Src/stm32f4xx_hal_msp.c **** 
 531              		.loc 1 244 5 is_stmt 0 view .LVU127
 532 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 533              	.LVL34:
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 534              		.loc 1 247 5 is_stmt 1 view .LVU128
 535 0026 2620     		movs	r0, #38
 536 0028 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 537              	.LVL35:
 538 002c F0E7     		b	.L29
 539              	.LVL36:
 540              	.L34:
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 541              		.loc 1 258 5 view .LVU129
 542 002e 02F5F832 		add	r2, r2, #126976
 543 0032 136C     		ldr	r3, [r2, #64]
 544 0034 23F48023 		bic	r3, r3, #262144
 545 0038 1364     		str	r3, [r2, #64]
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 546              		.loc 1 264 5 view .LVU130
 547 003a 4FF44061 		mov	r1, #3072
 548 003e 0648     		ldr	r0, .L35+12
 549              	.LVL37:
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 550              		.loc 1 264 5 is_stmt 0 view .LVU131
 551 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 552              	.LVL38:
 267:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART3_MspDeInit 1 */
 553              		.loc 1 267 5 is_stmt 1 view .LVU132
 554 0044 2720     		movs	r0, #39
 555 0046 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 556              	.LVL39:
 557              		.loc 1 273 1 is_stmt 0 view .LVU133
 558 004a E1E7     		b	.L29
 559              	.L36:
 560              		.align	2
 561              	.L35:
 562 004c 00440040 		.word	1073759232
 563 0050 00480040 		.word	1073760256
 564 0054 00000240 		.word	1073872896
 565 0058 00040240 		.word	1073873920
 566              		.cfi_endproc
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 17


 567              	.LFE138:
 569              		.text
 570              	.Letext0:
 571              		.file 2 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 572              		.file 3 "D:/DATN/RealTimeMonitoring/GUI_Python/SerialCommunicator/Tool/ArmGnuToolchain/arm-none-ea
 573              		.file 4 "D:/DATN/RealTimeMonitoring/GUI_Python/SerialCommunicator/Tool/ArmGnuToolchain/arm-none-ea
 574              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 575              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 576              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 577              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 578              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 579              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s 			page 18


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:80     .text.HAL_MspInit:00000034 $d
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:85     .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:91     .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:197    .text.HAL_TIM_Base_MspInit:00000068 $d
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:204    .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:210    .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:271    .text.HAL_TIM_Base_MspDeInit:0000003c $d
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:277    .text.HAL_UART_MspInit:00000000 $t
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:283    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:476    .text.HAL_UART_MspInit:000000d0 $d
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:485    .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:491    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\CuongLe\AppData\Local\Temp\ccZ2dR9Z.s:562    .text.HAL_UART_MspDeInit:0000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
HAL_GPIO_Init
HAL_GPIO_DeInit
