Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Apr 16 21:37:55 2024
| Host         : P2-01 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file WrapperUser_timing_summary_routed.rpt -pb WrapperUser_timing_summary_routed.pb -rpx WrapperUser_timing_summary_routed.rpx -warn_on_violation
| Design       : WrapperUser
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 72          
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  13          
SYNTH-13   Warning           combinational multiplier                    4           
TIMING-16  Warning           Large setup violation                       142         
TIMING-18  Warning           Missing input or output delay               31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (189)
5. checking no_input_delay (3)
6. checking no_output_delay (34)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 42 register/latch pins with no clock driven by root clock pin: clock_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/p1/read_data_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga/pixCounter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (189)
--------------------------------------------------
 There are 189 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (34)
--------------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.441    -1401.170                    142                  459        0.190        0.000                      0                  459        3.750        0.000                       0                   202  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -10.441    -1401.170                    142                  459        0.190        0.000                      0                  459        3.750        0.000                       0                   202  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :          142  Failing Endpoints,  Worst Slack      -10.441ns,  Total Violation    -1401.170ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.441ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.825ns  (logic 14.110ns (71.173%)  route 5.715ns (28.827%))
  Logic Levels:           9  (DSP48E1=4 LUT4=2 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.959ns = ( 14.959 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[15])
                                                      1.518    23.106 f  vga/address__1/P[15]
                         net (fo=12, routed)          1.433    24.539    vga/Sprites/P[15]
    SLICE_X61Y101        LUT4 (Prop_lut4_I2_O)        0.124    24.663 r  vga/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_gate_2_LOPT_REMAP/O
                         net (fo=1, routed)           0.439    25.102    vga/Sprites/MemoryArray_reg_0_ENARDEN_cooolgate_en_sig_2
    RAMB36_X1Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.537    14.959    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y20         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_0/CLKARDCLK
                         clock pessimism              0.180    15.139    
                         clock uncertainty           -0.035    15.104    
    RAMB36_X1Y20         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.661    vga/Sprites/MemoryArray_reg_0
  -------------------------------------------------------------------
                         required time                         14.661    
                         arrival time                         -25.102    
  -------------------------------------------------------------------
                         slack                                -10.441    

Slack (VIOLATED) :        -10.344ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.604ns  (logic 13.986ns (71.343%)  route 5.618ns (28.657%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.518    23.106 r  vga/address__1/P[6]
                         net (fo=8, routed)           1.775    24.881    vga/Sprites/P[6]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -24.881    
  -------------------------------------------------------------------
                         slack                                -10.344    

Slack (VIOLATED) :        -10.333ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.715ns  (logic 14.110ns (71.568%)  route 5.605ns (28.432%))
  Logic Levels:           9  (DSP48E1=4 LUT2=1 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[17])
                                                      1.518    23.106 f  vga/address__1/P[17]
                         net (fo=9, routed)           0.909    24.015    vga/Sprites/P[17]
    SLICE_X60Y94         LUT2 (Prop_lut2_I0_O)        0.124    24.139 r  vga/Sprites/MemoryArray_reg_0_i_1/O
                         net (fo=2, routed)           0.854    24.993    vga/Sprites/MemoryArray_reg_0_i_1_n_0
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.660    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.660    
                         arrival time                         -24.993    
  -------------------------------------------------------------------
                         slack                                -10.333    

Slack (VIOLATED) :        -10.286ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.546ns  (logic 13.986ns (71.555%)  route 5.560ns (28.445%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[5])
                                                      1.518    23.106 r  vga/address__1/P[5]
                         net (fo=8, routed)           1.717    24.823    vga/Sprites/P[5]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -24.823    
  -------------------------------------------------------------------
                         slack                                -10.286    

Slack (VIOLATED) :        -10.234ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.494ns  (logic 13.986ns (71.746%)  route 5.508ns (28.254%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[13])
                                                      1.518    23.106 r  vga/address__1/P[13]
                         net (fo=8, routed)           1.665    24.771    vga/Sprites/P[13]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -24.771    
  -------------------------------------------------------------------
                         slack                                -10.234    

Slack (VIOLATED) :        -10.229ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.547ns  (logic 13.986ns (71.549%)  route 5.561ns (28.451%))
  Logic Levels:           8  (DSP48E1=4 LUT4=2 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.203ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 15.060 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.848     5.450    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.322 r  vga/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.387    vga/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.812 f  vga/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=6, routed)           1.790    10.602    vga/ImageData/colorAddr[3]
    SLICE_X61Y70         LUT4 (Prop_lut4_I2_O)        0.124    10.726 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.049    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.725    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.795 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.826    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.842 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.844    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.557 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.559    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    23.077 r  vga/address__1/P[16]
                         net (fo=9, routed)           1.192    24.269    vga/Sprites/P[16]
    SLICE_X64Y90         LUT4 (Prop_lut4_I0_O)        0.124    24.393 r  vga/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_gate_5_LOPT_REMAP/O
                         net (fo=1, routed)           0.605    24.998    vga/Sprites/MemoryArray_reg_2_ENARDEN_cooolgate_en_sig_4
    RAMB36_X2Y18         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.638    15.060    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y18         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_2/CLKARDCLK
                         clock pessimism              0.187    15.247    
                         clock uncertainty           -0.035    15.212    
    RAMB36_X2Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.769    vga/Sprites/MemoryArray_reg_2
  -------------------------------------------------------------------
                         required time                         14.769    
                         arrival time                         -24.998    
  -------------------------------------------------------------------
                         slack                                -10.229    

Slack (VIOLATED) :        -10.212ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_3/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.532ns  (logic 13.986ns (71.606%)  route 5.546ns (28.394%))
  Logic Levels:           8  (DSP48E1=4 LUT2=1 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.848     5.450    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.322 r  vga/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.387    vga/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.812 f  vga/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=6, routed)           1.790    10.602    vga/ImageData/colorAddr[3]
    SLICE_X61Y70         LUT4 (Prop_lut4_I2_O)        0.124    10.726 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.049    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.725    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.795 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.826    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.842 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.844    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.557 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.559    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[16])
                                                      1.518    23.077 r  vga/address__1/P[16]
                         net (fo=9, routed)           0.705    23.782    vga/Sprites/P[16]
    SLICE_X59Y90         LUT2 (Prop_lut2_I0_O)        0.124    23.906 r  vga/Sprites/MemoryArray_reg_2_i_1/O
                         net (fo=2, routed)           1.076    24.982    vga/Sprites/MemoryArray_reg_2_i_1_n_0
    RAMB36_X2Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_3/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.639    15.061    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.248    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.770    vga/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.770    
                         arrival time                         -24.982    
  -------------------------------------------------------------------
                         slack                                -10.212    

Slack (VIOLATED) :        -10.211ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.471ns  (logic 13.986ns (71.830%)  route 5.485ns (28.170%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    23.106 r  vga/address__1/P[2]
                         net (fo=8, routed)           1.642    24.748    vga/Sprites/P[2]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[2])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -24.748    
  -------------------------------------------------------------------
                         slack                                -10.211    

Slack (VIOLATED) :        -10.203ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_3/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.400ns  (logic 13.862ns (71.455%)  route 5.538ns (28.545%))
  Logic Levels:           7  (DSP48E1=4 LUT4=1 LUT6=1 RAMB36E1=1)
  Clock Path Skew:        -0.202ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.848     5.450    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y8          RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.322 r  vga/ImageData/MemoryArray_reg_0_3/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.387    vga/ImageData/MemoryArray_reg_0_3_n_0
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.812 f  vga/ImageData/MemoryArray_reg_1_3/DOADO[0]
                         net (fo=6, routed)           1.790    10.602    vga/ImageData/colorAddr[3]
    SLICE_X61Y70         LUT4 (Prop_lut4_I2_O)        0.124    10.726 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.049    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.173 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.725    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.795 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.826    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.842 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.844    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.557 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.559    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    23.077 r  vga/address__1/P[3]
                         net (fo=8, routed)           1.773    24.850    vga/Sprites/P[3]
    RAMB36_X2Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_3/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.639    15.061    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X2Y19         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_3/CLKARDCLK
                         clock pessimism              0.187    15.248    
                         clock uncertainty           -0.035    15.213    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.647    vga/Sprites/MemoryArray_reg_3
  -------------------------------------------------------------------
                         required time                         14.647    
                         arrival time                         -24.850    
  -------------------------------------------------------------------
                         slack                                -10.203    

Slack (VIOLATED) :        -10.199ns  (required time - arrival time)
  Source:                 vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        19.459ns  (logic 13.986ns (71.874%)  route 5.473ns (28.126%))
  Logic Levels:           8  (DSP48E1=4 LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 14.958 - 10.000 ) 
    Source Clock Delay      (SCD):    5.277ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.675     5.277    vga/ImageData/clk_IBUF_BUFG
    RAMB36_X1Y10         RAMB36E1                                     r  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     8.149 r  vga/ImageData/MemoryArray_reg_0_8/CASCADEOUTA
                         net (fo=1, routed)           0.065     8.214    vga/ImageData/MemoryArray_reg_0_8_n_0
    RAMB36_X1Y11         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     8.639 f  vga/ImageData/MemoryArray_reg_1_8/DOADO[0]
                         net (fo=1, routed)           1.541    10.180    vga/ImageData/colorAddr[8]
    SLICE_X61Y71         LUT6 (Prop_lut6_I2_O)        0.124    10.304 r  vga/ImageData/VGA_R_OBUF[3]_inst_i_3/O
                         net (fo=6, routed)           0.327    10.631    vga/ImageData/VGA_R_OBUF[3]_inst_i_3_n_0
    SLICE_X61Y70         LUT4 (Prop_lut4_I0_O)        0.124    10.755 r  vga/ImageData/address1_i_17/O
                         net (fo=3, routed)           0.322    11.078    vga/ImageData/MemoryArray_reg_1_0_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I5_O)        0.124    11.202 r  vga/ImageData/address1_i_3_comp/O
                         net (fo=1, routed)           0.552    11.754    vga/final_ascii[4]
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_D[4]_P[7])
                                                      5.070    16.824 r  vga/address1/P[7]
                         net (fo=1, routed)           1.031    17.855    vga/address1_n_98
    DSP48_X1Y32          DSP48E1 (Prop_dsp48e1_C[7]_PCOUT[47])
                                                      2.016    19.871 r  vga/address/PCOUT[47]
                         net (fo=1, routed)           0.002    19.873    vga/address_n_106
    DSP48_X1Y33          DSP48E1 (Prop_dsp48e1_PCIN[47]_PCOUT[47])
                                                      1.713    21.586 r  vga/address__0/PCOUT[47]
                         net (fo=1, routed)           0.002    21.588    vga/address__0_n_106
    DSP48_X1Y34          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[12])
                                                      1.518    23.106 r  vga/address__1/P[12]
                         net (fo=8, routed)           1.630    24.736    vga/Sprites/P[12]
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         1.536    14.958    vga/Sprites/clk_IBUF_BUFG
    RAMB36_X1Y21         RAMB36E1                                     r  vga/Sprites/MemoryArray_reg_1/CLKARDCLK
                         clock pessimism              0.180    15.138    
                         clock uncertainty           -0.035    15.103    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.537    vga/Sprites/MemoryArray_reg_1
  -------------------------------------------------------------------
                         required time                         14.537    
                         arrival time                         -24.736    
  -------------------------------------------------------------------
                         slack                                -10.199    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga/p1/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.564     1.483    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  vga/p1/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga/p1/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.121     1.745    vga/p1/ps2_data_clean_reg_n_0
    SLICE_X39Y86         FDRE                                         r  vga/p1/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  vga/p1/ps2_data_s_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.072     1.555    vga/p1/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.745    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/rx_parity_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.984%)  route 0.159ns (46.016%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.566     1.485    vga/p1/clk_IBUF_BUFG
    SLICE_X36Y84         FDRE                                         r  vga/p1/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga/p1/frame_reg[1]/Q
                         net (fo=2, routed)           0.159     1.785    vga/p1/CONV_INTEGER[0]
    SLICE_X38Y84         LUT3 (Prop_lut3_I1_O)        0.045     1.830 r  vga/p1/rx_parity_i_1/O
                         net (fo=1, routed)           0.000     1.830    vga/p1/rx_parity_i_1_n_0
    SLICE_X38Y84         FDRE                                         r  vga/p1/rx_parity_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.834     1.999    vga/p1/clk_IBUF_BUFG
    SLICE_X38Y84         FDRE                                         r  vga/p1/rx_parity_reg/C
                         clock pessimism             -0.479     1.519    
    SLICE_X38Y84         FDRE (Hold_fdre_C_D)         0.120     1.639    vga/p1/rx_parity_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 vga/ascii_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/price3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.829%)  route 0.136ns (49.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.556     1.475    vga/clk_IBUF_BUFG
    SLICE_X61Y72         FDRE                                         r  vga/ascii_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y72         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  vga/ascii_reg[6]/Q
                         net (fo=10, routed)          0.136     1.753    vga/ascii[6]
    SLICE_X61Y71         FDRE                                         r  vga/price3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.825     1.990    vga/clk_IBUF_BUFG
    SLICE_X61Y71         FDRE                                         r  vga/price3_reg[6]/C
                         clock pessimism             -0.500     1.489    
    SLICE_X61Y71         FDRE (Hold_fdre_C_D)         0.066     1.555    vga/price3_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 vga/p1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.209ns (68.682%)  route 0.095ns (31.318%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.564     1.483    vga/p1/clk_IBUF_BUFG
    SLICE_X38Y85         FDCE                                         r  vga/p1/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDCE (Prop_fdce_C_Q)         0.164     1.647 r  vga/p1/FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.095     1.743    vga/p1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X39Y85         LUT4 (Prop_lut4_I2_O)        0.045     1.788 r  vga/p1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    vga/p1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X39Y85         FDPE                                         r  vga/p1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y85         FDPE                                         r  vga/p1/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.503     1.496    
    SLICE_X39Y85         FDPE (Hold_fdpe_C_D)         0.092     1.588    vga/p1/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/p1/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_clk_h_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.701%)  route 0.126ns (40.299%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.564     1.483    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  vga/p1/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDCE (Prop_fdce_C_Q)         0.141     1.624 r  vga/p1/FSM_onehot_state_reg[2]/Q
                         net (fo=3, routed)           0.126     1.750    vga/p1/FSM_onehot_state_reg_n_0_[2]
    SLICE_X40Y85         LUT6 (Prop_lut6_I3_O)        0.045     1.795 r  vga/p1/ps2_clk_h_inv_i_2/O
                         net (fo=1, routed)           0.000     1.795    vga/p1/ps2_clk_h_inv_i_1_n_0
    SLICE_X40Y85         FDRE                                         r  vga/p1/ps2_clk_h_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X40Y85         FDRE                                         r  vga/p1/ps2_clk_h_reg_inv/C
                         clock pessimism             -0.501     1.498    
    SLICE_X40Y85         FDRE (Hold_fdre_C_D)         0.091     1.589    vga/p1/ps2_clk_h_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 vga/p1/clk_inter_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.564     1.483    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  vga/p1/clk_inter_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.128     1.611 r  vga/p1/clk_inter_reg/Q
                         net (fo=2, routed)           0.070     1.681    vga/p1/clk_inter
    SLICE_X39Y86         LUT4 (Prop_lut4_I0_O)        0.099     1.780 r  vga/p1/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     1.780    vga/p1/ps2_clk_clean_i_1_n_0
    SLICE_X39Y86         FDRE                                         r  vga/p1/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  vga/p1/ps2_clk_clean_reg/C
                         clock pessimism             -0.516     1.483    
    SLICE_X39Y86         FDRE (Hold_fdre_C_D)         0.091     1.574    vga/p1/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 vga/entercount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/orderready_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.083%)  route 0.158ns (45.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.552     1.471    vga/clk_IBUF_BUFG
    SLICE_X55Y76         FDRE                                         r  vga/entercount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y76         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  vga/entercount_reg[0]/Q
                         net (fo=22, routed)          0.158     1.770    vga/ASCII/entercount_reg[0]
    SLICE_X54Y76         LUT6 (Prop_lut6_I1_O)        0.045     1.815 r  vga/ASCII/orderready_i_1/O
                         net (fo=1, routed)           0.000     1.815    vga/ASCII_n_21
    SLICE_X54Y76         FDRE                                         r  vga/orderready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.819     1.984    vga/clk_IBUF_BUFG
    SLICE_X54Y76         FDRE                                         r  vga/orderready_reg/C
                         clock pessimism             -0.499     1.484    
    SLICE_X54Y76         FDRE (Hold_fdre_C_D)         0.120     1.604    vga/orderready_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga/p1/ps2_clk_s_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.438%)  route 0.132ns (41.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.564     1.483    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y86         FDRE                                         r  vga/p1/ps2_clk_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga/p1/ps2_clk_s_reg/Q
                         net (fo=4, routed)           0.132     1.757    vga/p1/ps2_clk_s
    SLICE_X39Y85         LUT6 (Prop_lut6_I0_O)        0.045     1.802 r  vga/p1/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    vga/p1/FSM_onehot_state[3]_i_1_n_0
    SLICE_X39Y85         FDCE                                         r  vga/p1/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.835     2.000    vga/p1/clk_IBUF_BUFG
    SLICE_X39Y85         FDCE                                         r  vga/p1/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.501     1.498    
    SLICE_X39Y85         FDCE (Hold_fdce_C_D)         0.091     1.589    vga/p1/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 vga/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/price2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.593%)  route 0.121ns (42.407%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.556     1.475    vga/clk_IBUF_BUFG
    SLICE_X60Y72         FDRE                                         r  vga/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y72         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  vga/ascii_reg[2]/Q
                         net (fo=10, routed)          0.121     1.760    vga/ascii[2]
    SLICE_X58Y72         FDRE                                         r  vga/price2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.824     1.989    vga/clk_IBUF_BUFG
    SLICE_X58Y72         FDRE                                         r  vga/price2_reg[2]/C
                         clock pessimism             -0.500     1.488    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.059     1.547    vga/price2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 vga/p1/frame_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/p1/rx_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.345%)  route 0.177ns (55.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.566     1.485    vga/p1/clk_IBUF_BUFG
    SLICE_X37Y84         FDRE                                         r  vga/p1/frame_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  vga/p1/frame_reg[6]/Q
                         net (fo=3, routed)           0.177     1.803    vga/p1/CONV_INTEGER[5]
    SLICE_X41Y84         FDRE                                         r  vga/p1/rx_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=201, routed)         0.834     1.999    vga/p1/clk_IBUF_BUFG
    SLICE_X41Y84         FDRE                                         r  vga/p1/rx_data_reg[5]/C
                         clock pessimism             -0.479     1.519    
    SLICE_X41Y84         FDRE (Hold_fdre_C_D)         0.070     1.589    vga/p1/rx_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.214    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y10  vga/ImageData/MemoryArray_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y14  vga/ImageData/MemoryArray_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y14  vga/ImageData/MemoryArray_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   vga/ImageData/MemoryArray_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y16  vga/ImageData/MemoryArray_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y12  vga/ImageData/MemoryArray_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X3Y13  vga/ImageData/MemoryArray_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y12  vga/ImageData/MemoryArray_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y10  vga/ImageData/MemoryArray_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y11  vga/ImageData/MemoryArray_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y73  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y73  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X60Y75  vga/ASCII/MemoryArray_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y73  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X56Y73  vga/ASCII/MemoryArray_reg_0_255_1_1/RAMS64E_A/CLK



