#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul  6 16:25:52 2021
# Process ID: 15652
# Current directory: E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1
# Command line: vivado.exe -log led_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source led_test.tcl -notrace
# Log file: E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test.vdi
# Journal file: E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source led_test.tcl -notrace
Command: link_design -top led_test -part xczu7eg-ffvc1156-2-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7eg-ffvc1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.srcs/constrs_1/new/system_pin.xdc]
Finished Parsing XDC File [E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.srcs/constrs_1/new/system_pin.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1503.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1503.648 ; gain = 1180.023
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1503.648 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 219ff0e5f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1576.258 ; gain = 72.609

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 18bfa7e39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18bfa7e39

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 153a161c7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 153a161c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a66e2529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.116 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a66e2529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.118 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1679.559 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1a66e2529

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1679.559 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a66e2529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1679.559 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a66e2529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.559 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.559 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1a66e2529

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1679.559 ; gain = 175.910
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1679.559 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1679.559 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_test_drc_opted.rpt -pb led_test_drc_opted.pb -rpx led_test_drc_opted.rpx
Command: report_drc -file led_test_drc_opted.rpt -pb led_test_drc_opted.pb -rpx led_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1680.867 ; gain = 1.309
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7eg'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.852 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b6bf352b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1686.852 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.852 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18dffbdb5

Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 27c97ed0f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 27c97ed0f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Phase 1 Placer Initialization | Checksum: 27c97ed0f

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b50b7129

Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c37b6e99

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Phase 2 Global Placement | Checksum: 27e0f560c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 27e0f560c

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14f00d978

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1becfe925

Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1c78e2d88

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1e63181a6

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 181e27356

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 185d565fd

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 1ad7f72bb

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 19a5c46ea

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Phase 3 Detail Placement | Checksum: 19a5c46ea

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1a7ab8450

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1a7ab8450

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.704. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1667723f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Phase 4.1 Post Commit Optimization | Checksum: 1667723f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1667723f5

Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1df1edd84

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3674.426 ; gain = 1987.574

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: f9c3fee6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Phase 4 Post Placement Optimization and Clean-Up | Checksum: f9c3fee6

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3674.426 ; gain = 1987.574
Ending Placer Task | Checksum: ec6f86bb

Time (s): cpu = 00:00:54 ; elapsed = 00:00:55 . Memory (MB): peak = 3674.426 ; gain = 1987.574
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 3674.426 ; gain = 1993.559
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file led_test_utilization_placed.rpt -pb led_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3674.426 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu7eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 5e7579f5 ConstDB: 0 ShapeSum: 15525337 RouteDB: 78a7b98f

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 913e9120

Time (s): cpu = 00:01:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3674.426 ; gain = 0.000
Post Restoration Checksum: NetGraph: 6ec0be88 NumContArr: 84f1d405 Constraints: 6527aba1 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 158da3e2e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 158da3e2e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 158da3e2e

Time (s): cpu = 00:01:38 ; elapsed = 00:01:20 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 2423c7b9e

Time (s): cpu = 00:01:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2e6aeb2da

Time (s): cpu = 00:01:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.819  | TNS=0.000  | WHS=0.034  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 2830b60dd

Time (s): cpu = 00:01:39 ; elapsed = 00:01:21 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1f00115d8

Time (s): cpu = 00:01:42 ; elapsed = 00:01:23 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.500  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: dc5fab3e

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1568b5c57

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 1568b5c57

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1568b5c57

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1568b5c57

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 1568b5c57

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1916fcbd3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.500  | TNS=0.000  | WHS=0.058  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1916fcbd3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 1916fcbd3

Time (s): cpu = 00:01:42 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00097055 %
  Global Horizontal Routing Utilization  = 0.000778819 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: ce2b971a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: ce2b971a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ce2b971a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=8.500  | TNS=0.000  | WHS=0.058  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: ce2b971a

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:43 ; elapsed = 00:01:24 . Memory (MB): peak = 3674.426 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:46 ; elapsed = 00:01:26 . Memory (MB): peak = 3674.426 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3674.426 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 3674.426 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_test_drc_routed.rpt -pb led_test_drc_routed.pb -rpx led_test_drc_routed.rpx
Command: report_drc -file led_test_drc_routed.rpt -pb led_test_drc_routed.pb -rpx led_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_test_methodology_drc_routed.rpt -pb led_test_methodology_drc_routed.pb -rpx led_test_methodology_drc_routed.rpx
Command: report_methodology -file led_test_methodology_drc_routed.rpt -pb led_test_methodology_drc_routed.pb -rpx led_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_test_power_routed.rpt -pb led_test_power_summary_routed.pb -rpx led_test_power_routed.rpx
Command: report_power -file led_test_power_routed.rpt -pb led_test_power_summary_routed.pb -rpx led_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file led_test_route_status.rpt -pb led_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_test_timing_summary_routed.rpt -pb led_test_timing_summary_routed.pb -rpx led_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file led_test_bus_skew_routed.rpt -pb led_test_bus_skew_routed.pb -rpx led_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 16:28:58 2021...
#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul  6 16:29:21 2021
# Process ID: 9528
# Current directory: E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1
# Command line: vivado.exe -log led_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source led_test.tcl -notrace
# Log file: E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1/led_test.vdi
# Journal file: E:/Project/Doing/FpgaDev/FpgaDevDemo/demo210706_helloworld/demo210706_helloworld.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source led_test.tcl -notrace
Command: open_checkpoint led_test_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 249.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xczu7eg-ffvc1156-2-i
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.192 . Memory (MB): peak = 1563.715 ; gain = 5.113
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.194 . Memory (MB): peak = 1563.715 ; gain = 5.113
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1563.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3 (64-bit) build 2405991
open_checkpoint: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1563.750 ; gain = 1313.984
Command: write_bitstream -force led_test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu7eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu7eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 118189312 bits.
Writing bitstream ./led_test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1935.156 ; gain = 371.406
INFO: [Common 17-206] Exiting Vivado at Tue Jul  6 16:30:09 2021...
