Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sat Sep 20 02:35:49 2025
| Host         : T480 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_nexys_a7_prime_7seg_control_sets_placed.rpt
| Design       : top_nexys_a7_prime_7seg
| Device       : xc7a100t
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    15 |
|    Minimum number of control sets                        |    15 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    57 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    15 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              60 |           20 |
| Yes          | No                    | No                     |               8 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             312 |           85 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+----------------------+---------------------+------------------+----------------+--------------+
| Clock Signal |     Enable Signal    |   Set/Reset Signal  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+----------------------+---------------------+------------------+----------------+--------------+
|  clk_pix     |                      |                     |                3 |              3 |         1.00 |
|  clk_pix     | sel                  |                     |                2 |              8 |         4.00 |
|  clk_pix     | tim/y[9]_i_1_n_0     | pf/rst              |                4 |             10 |         2.50 |
|  clk_pix     | s7/idx               | pf/rst              |                3 |             15 |         5.00 |
|  clk_pix     |                      | hz1_cnt[0]_i_1_n_0  |                7 |             25 |         3.57 |
|  clk_pix     | pf/cand_n            | pf/rst              |                7 |             26 |         3.71 |
|  clk_pix     | pf/d                 | pf/rst              |                6 |             26 |         4.33 |
|  clk_pix     | pf/prime[26]_i_1_n_0 | pf/rst              |                7 |             27 |         3.86 |
|  clk_pix     | pf/E[0]              | pf/rst              |                6 |             27 |         4.50 |
|  clk_pix     | tick_1hz             | pf/rst              |                6 |             27 |         4.50 |
|  clk_pix     | b2d/count[4]_i_1_n_0 | pf/rst              |               11 |             31 |         2.82 |
|  clk_pix     | b2d/bcd_busy         | b2d/bcd[31]_i_1_n_0 |                5 |             32 |         6.40 |
|  clk_pix     | b2d/E[0]             | pf/rst              |               13 |             32 |         2.46 |
|  clk_pix     |                      | pf/rst              |               13 |             35 |         2.69 |
|  clk_pix     | pf/div_n             | pf/rst              |               17 |             59 |         3.47 |
+--------------+----------------------+---------------------+------------------+----------------+--------------+


