TRACE::2021-03-09.23:24:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:13::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:13::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:13::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:13::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.23:24:15::SCWPlatform::Opened new HwDB with name design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-09.23:24:15::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw"
		}]
}
TRACE::2021-03-09.23:24:15::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-09.23:24:15::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:24:15::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:24:15::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:15::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-09.23:24:15::SCWPlatform::Generating the sources  .
TRACE::2021-03-09.23:24:15::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-09.23:24:15::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:15::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-09.23:24:15::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:15::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.23:24:15::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.23:24:15::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.23:24:15::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.23:24:25::SCWPlatform::Generating sources Done.
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-09.23:24:25::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-09.23:24:25::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-09.23:24:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.23:24:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.23:24:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:24:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:24:25::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:24:25::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:24:25::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:25::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:24:25::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.23:24:25::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-09.23:24:25::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:24:25::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-09.23:24:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:27::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-09.23:24:27::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-09.23:24:27::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-09.23:24:27::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.23:24:27::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:24:27::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:27::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:27::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-09.23:24:27::SCWPlatform::Started generating the artifacts platform data_process_hw
TRACE::2021-03-09.23:24:27::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.23:24:28::SCWPlatform::Started generating the artifacts for system configuration data_process_hw
LOG::2021-03-09.23:24:28::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.23:24:28::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.23:24:28::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:24:28::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-09.23:24:28::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.23:24:28::SCWSystem::Not a boot domain 
LOG::2021-03-09.23:24:28::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.23:24:28::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.23:24:28::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.23:24:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/qemu/
TRACE::2021-03-09.23:24:28::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/standalone_domain/qemu/
TRACE::2021-03-09.23:24:28::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:24:28::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:24:28::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.23:24:28::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-09.23:24:28::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-09.23:24:28::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.23:24:28::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.23:24:28::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-09.23:24:28::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-09.23:24:28::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.23:24:28::SCWSystem::Completed Processing the sysconfig data_process_hw
LOG::2021-03-09.23:24:28::SCWPlatform::Completed generating the artifacts for system configuration data_process_hw
TRACE::2021-03-09.23:24:28::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.23:24:28::SCWSystem::Writing the bif file for system config data_process_hw
TRACE::2021-03-09.23:24:28::SCWSystem::dir created 
TRACE::2021-03-09.23:24:28::SCWSystem::Writing the bif 
TRACE::2021-03-09.23:24:28::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.23:24:28::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.23:24:28::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.23:24:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.23:24:28::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:28::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:28::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:28::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:28::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:28::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:28::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:28::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:28::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:28::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:24:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_0
TRACE::2021-03-09.23:24:30::SCWPlatform::Opened existing hwdb design_1_wrapper_0
TRACE::2021-03-09.23:24:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:24:30::SCWPlatform::Clearing the existing platform
TRACE::2021-03-09.23:24:30::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-09.23:24:30::SCWBDomain::clearing the fsbl build
TRACE::2021-03-09.23:24:30::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:30::SCWSystem::Clearing the domains completed.
TRACE::2021-03-09.23:24:30::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:30::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:30::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWReader::Active system found as  data_process_hw
TRACE::2021-03-09.23:24:32::SCWReader::Handling sysconfig data_process_hw
TRACE::2021-03-09.23:24:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:24:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:24:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-09.23:24:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.23:24:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:24:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-09.23:24:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.23:24:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWReader::No isolation master present  
TRACE::2021-03-09.23:24:32::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:24:32::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:24:32::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:24:32::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:24:32::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:24:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:24:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:24:32::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.23:24:32::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:32::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:32::SCWReader::No isolation master present  
LOG::2021-03-09.23:24:39::SCWPlatform::Started generating the artifacts platform data_process_hw
TRACE::2021-03-09.23:24:39::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.23:24:39::SCWPlatform::Started generating the artifacts for system configuration data_process_hw
LOG::2021-03-09.23:24:39::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.23:24:39::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.23:24:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:24:39::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-09.23:24:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:24:39::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.23:24:39::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:24:39::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:24:39::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl & make 
TRACE::2021-03-09.23:24:39::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-09.23:24:39::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-09.23:24:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:24:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:24:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:24:39::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:39::SCWBDomain::/libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:39::SCWBDomain::libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:24:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.23:24:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.23:24:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:39::SCWBDomain::/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:39::SCWBDomain::libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:24:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:24:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:24:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:39::SCWBDomain::/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:39::SCWBDomain::libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:24:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:39::SCWBDomain::/libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:39::SCWBDomain::libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:24:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:39::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:39::SCWBDomain::/libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:39::SCWBDomain::libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:24:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:39::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:39::SCWBDomain::/libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:24:39::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:24:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:24:40::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.23:24:40::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.23:24:40::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:24:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:24:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.23:24:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.23:24:40::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:40::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:40::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:40::SCWBDomain::libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:24:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:24:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:24:40::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:40::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:40::SCWBDomain::/libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:24:40::SCWBDomain::"Compiling axidma"

TRACE::2021-03-09.23:24:41::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:41::SCWBDomain::libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:24:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:24:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:24:41::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:24:41::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:41::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:41::SCWBDomain::/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:24:41::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:42::SCWBDomain::libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:24:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.23:24:42::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.23:24:42::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:42::SCWBDomain::/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:42::SCWBDomain::libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:24:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:24:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:24:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:42::SCWBDomain::/libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:42::SCWBDomain::libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:24:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:42::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:42::SCWBDomain::/libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:42::SCWBDomain::libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:24:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:24:42::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:24:42::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:42::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:42::SCWBDomain::/libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:24:42::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-09.23:24:43::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:43::SCWBDomain::libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:24:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:24:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:24:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:24:43::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:43::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:43::SCWBDomain::/libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:24:43::SCWBDomain::"Compiling emacps"

TRACE::2021-03-09.23:24:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:44::SCWBDomain::libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:24:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:24:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:44::SCWBDomain::/libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:24:44::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-09.23:24:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:44::SCWBDomain::libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:24:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:24:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:44::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:44::SCWBDomain::/libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:24:44::SCWBDomain::"Compiling qspips"

TRACE::2021-03-09.23:24:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:45::SCWBDomain::libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:24:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:24:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:45::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:45::SCWBDomain::/libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:24:45::SCWBDomain::"Compiling scugic"

TRACE::2021-03-09.23:24:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:46::SCWBDomain::libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:24:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:24:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:46::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:46::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:46::SCWBDomain::/libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:24:46::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-09.23:24:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:46::SCWBDomain::libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:24:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:24:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:46::SCWBDomain::/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:24:46::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-09.23:24:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:47::SCWBDomain::libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:24:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:24:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.23:24:47::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.23:24:47::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-09.23:24:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:47::SCWBDomain::/libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:24:47::SCWBDomain::"Compiling sdps"

TRACE::2021-03-09.23:24:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:47::SCWBDomain::libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:24:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:24:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:24:47::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:24:47::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:48::SCWBDomain::/libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:24:48::SCWBDomain::"Compiling standalone"

TRACE::2021-03-09.23:24:50::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:50::SCWBDomain::/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:24:50::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:50::SCWBDomain::libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:24:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:50::SCWBDomain::libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:24:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:24:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:50::SCWBDomain::/libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:24:50::SCWBDomain::"Compiling uartps"

TRACE::2021-03-09.23:24:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:51::SCWBDomain::libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:24:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:24:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:24:51::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:24:51::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:51::SCWBDomain::/libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:24:51::SCWBDomain::"Compiling usbps"

TRACE::2021-03-09.23:24:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:52::SCWBDomain::libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:24:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:24:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:52::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:52::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:52::SCWBDomain::/libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:24:52::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-09.23:24:53::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:53::SCWBDomain::libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:24:53::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:24:53::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:53::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:53::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:53::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:53::SCWBDomain::/libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:24:53::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-09.23:24:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:54::SCWBDomain::libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:24:54::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-09.23:24:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:54::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:54::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:54::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:24:54::SCWBDomain::/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:24:54::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:24:54::SCWBDomain::libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:24:54::SCWBDomain::'Finished building libraries'

TRACE::2021-03-09.23:24:54::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-09.23:24:54::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:24:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.23:24:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-09.23:24:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.23:24:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-09.23:24:54::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:24:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.23:24:54::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:24:54::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:24:54::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-09.23:24:54::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:24:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:24:55::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:24:55::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-09.23:24:55::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:24:55::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-09.23:24:55::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-09.23:24:55::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-09.23:24:55::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-03-09.23:24:55::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-09.23:24:55::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.23:24:55::SCWSystem::Not a boot domain 
LOG::2021-03-09.23:24:55::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.23:24:55::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.23:24:55::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.23:24:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/qemu/
TRACE::2021-03-09.23:24:55::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/standalone_domain/qemu/
TRACE::2021-03-09.23:24:55::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.23:24:55::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:55::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:55::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:55::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:24:55::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:24:55::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:24:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:24:55::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:24:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:24:55::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:55::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:24:55::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:55::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:24:55::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:24:55::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:24:55::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.23:24:55::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-09.23:24:55::SCWMssOS::doing bsp build ... 
TRACE::2021-03-09.23:24:55::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:24:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:24:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.23:24:55::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.23:24:55::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:24:55::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:24:55::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:55::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:55::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:24:55::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:24:55::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:55::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:24:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:55::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:55::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.23:24:56::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.23:24:56::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:24:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:24:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.23:24:56::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.23:24:56::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:24:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:24:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:24:56::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:24:56::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:24:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:24:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:24:56::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:56::SCWMssOS::"Compiling axidma"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:24:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:24:57::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:24:57::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:24:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.23:24:57::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.23:24:57::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:24:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:24:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:24:57::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:24:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:57::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-09.23:24:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:24:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:24:58::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:24:58::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:58::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-09.23:24:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:24:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:24:58::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:24:58::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:24:58::SCWMssOS::"Compiling emacps"

TRACE::2021-03-09.23:24:59::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:24:59::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:24:59::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:24:59::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:24:59::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-09.23:25:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:25:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:25:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:25:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:25:00::SCWMssOS::"Compiling qspips"

TRACE::2021-03-09.23:25:00::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:25:00::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:25:00::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:25:00::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:25:00::SCWMssOS::"Compiling scugic"

TRACE::2021-03-09.23:25:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:25:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:25:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:25:01::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-09.23:25:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:25:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:25:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:25:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:25:02::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-09.23:25:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:25:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.23:25:02::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.23:25:02::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-09.23:25:02::SCWMssOS::"Compiling sdps"

TRACE::2021-03-09.23:25:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:25:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:25:03::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:25:03::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:25:03::SCWMssOS::"Compiling standalone"

TRACE::2021-03-09.23:25:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:25:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:25:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:25:06::SCWMssOS::"Compiling uartps"

TRACE::2021-03-09.23:25:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:25:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:25:06::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:25:06::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:25:06::SCWMssOS::"Compiling usbps"

TRACE::2021-03-09.23:25:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:25:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:25:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:25:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:25:07::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-09.23:25:08::SCWMssOS::'Finished building libraries'

TRACE::2021-03-09.23:25:08::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.23:25:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.23:25:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-09.23:25:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.23:25:08::SCWSystem::Completed Processing the sysconfig data_process_hw
LOG::2021-03-09.23:25:08::SCWPlatform::Completed generating the artifacts for system configuration data_process_hw
TRACE::2021-03-09.23:25:08::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.23:25:08::SCWSystem::Writing the bif file for system config data_process_hw
TRACE::2021-03-09.23:25:08::SCWSystem::dir created 
TRACE::2021-03-09.23:25:08::SCWSystem::Writing the bif 
TRACE::2021-03-09.23:25:08::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.23:25:08::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.23:25:08::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.23:25:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:25:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:25:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:25:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:25:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:25:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:25:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:25:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:25:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:25:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:25:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:25:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:25:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:25:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:25:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:25:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:25:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.23:25:08::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.23:25:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:25:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:25:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:25:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:25:08::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:25:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:25:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:25:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:25:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:25::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::In reload Mss file.
TRACE::2021-03-09.23:27:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-09.23:27:26::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-09.23:27:26::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-09.23:27:26::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.23:27:26::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:27:26::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:27:26::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:26::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:26::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:26::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:26::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:29::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:29::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:29::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:29::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:29::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:29::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:27:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:27:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:31::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:31::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:31::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:31::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:31::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:31::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:31::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:31::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:32::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-09.23:27:32::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-09.23:27:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"399eef1bb6d25709371c05ae11a5f3ef",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:27:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:33::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:33::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::In reload Mss file.
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:34::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:27:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:27:34::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.23:27:34::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:34::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:34::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:34::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:34::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:34::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:34::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:34::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:34::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:34::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:27:34::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:27:34::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:34::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:27:34::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-09.23:27:36::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
TRACE::2021-03-09.23:27:37::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:37::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:37::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:37::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:37::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:37::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:37::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:37::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:37::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:37::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-09.23:27:37::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-09.23:27:37::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-09.23:27:37::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-09.23:27:37::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:37::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:37::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:37::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:27:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:27:37::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:27:45::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:27:45::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:27:45::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:27:45::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:45::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:45::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:45::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:45::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:45::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:45::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:45::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:45::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2021-03-09.23:27:50::SCWPlatform::Started generating the artifacts platform data_process_hw
TRACE::2021-03-09.23:27:50::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.23:27:50::SCWPlatform::Started generating the artifacts for system configuration data_process_hw
LOG::2021-03-09.23:27:50::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.23:27:50::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.23:27:50::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:27:50::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-09.23:27:50::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.23:27:50::SCWSystem::Not a boot domain 
LOG::2021-03-09.23:27:50::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.23:27:50::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.23:27:50::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.23:27:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/qemu/
TRACE::2021-03-09.23:27:50::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/standalone_domain/qemu/
TRACE::2021-03-09.23:27:50::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.23:27:50::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:50::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:50::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:50::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:27:50::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:27:50::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:27:50::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:27:50::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:27:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:27:50::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:50::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:27:50::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:50::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:50::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:50::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:27:50::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:27:50::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:50::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:27:50::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:27:50::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:27:50::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.23:27:50::SCWDomain::Building the domain :  standalone_domain
TRACE::2021-03-09.23:27:50::SCWMssOS::doing bsp build ... 
TRACE::2021-03-09.23:27:50::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-09.23:27:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:27:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:27:50::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.23:27:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.23:27:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:27:50::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:27:50::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:27:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:27:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:50::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:27:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:27:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:27:50::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:27:51::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:27:51::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.23:27:51::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.23:27:51::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:27:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:27:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.23:27:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.23:27:51::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:27:51::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:27:51::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:27:51::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:27:51::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:27:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:27:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:27:51::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:51::SCWMssOS::"Compiling axidma"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:27:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:27:52::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:27:52::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:27:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.23:27:52::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.23:27:52::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:27:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:27:52::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:27:52::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:27:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:27:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:27:52::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:27:52::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-09.23:27:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:27:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:27:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:27:53::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:53::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-09.23:27:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:27:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:27:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:27:53::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:53::SCWMssOS::"Compiling emacps"

TRACE::2021-03-09.23:27:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:27:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:27:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:27:54::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:27:54::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-09.23:27:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:27:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:27:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:27:55::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:27:55::SCWMssOS::"Compiling qspips"

TRACE::2021-03-09.23:27:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:27:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:27:56::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:27:56::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:27:56::SCWMssOS::"Compiling scugic"

TRACE::2021-03-09.23:27:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:27:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:27:56::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:27:56::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:56::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-09.23:27:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:27:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:27:57::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:27:57::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-09.23:27:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:27:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.23:27:57::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.23:27:57::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-09.23:27:57::SCWMssOS::"Compiling sdps"

TRACE::2021-03-09.23:27:58::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:27:58::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:27:58::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:27:58::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:27:58::SCWMssOS::"Compiling standalone"

TRACE::2021-03-09.23:28:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:28:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:28:01::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:28:01::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:28:01::SCWMssOS::"Compiling uartps"

TRACE::2021-03-09.23:28:01::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:28:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:28:01::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:28:01::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:28:01::SCWMssOS::"Compiling usbps"

TRACE::2021-03-09.23:28:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:28:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:28:02::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:28:02::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:28:02::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-09.23:28:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:28:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:28:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:28:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:28:03::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-09.23:28:04::SCWMssOS::'Finished building libraries'

TRACE::2021-03-09.23:28:04::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.23:28:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.23:28:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-09.23:28:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.23:28:04::SCWSystem::Completed Processing the sysconfig data_process_hw
LOG::2021-03-09.23:28:04::SCWPlatform::Completed generating the artifacts for system configuration data_process_hw
TRACE::2021-03-09.23:28:04::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.23:28:04::SCWSystem::Writing the bif file for system config data_process_hw
TRACE::2021-03-09.23:28:04::SCWSystem::dir created 
TRACE::2021-03-09.23:28:04::SCWSystem::Writing the bif 
TRACE::2021-03-09.23:28:04::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.23:28:04::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.23:28:04::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.23:28:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:28:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:28:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:28:04::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:28:04::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:28:04::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:28:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:28:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:28:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:28:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:28:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:28:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:28:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.23:28:04::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.23:28:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:28:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:28:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:28:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:28:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:28:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:28:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:28:04::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:28:04::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:29:54::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl & make clean
TRACE::2021-03-09.23:29:54::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2021-03-09.23:29:54::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a executable.elf *.o

TRACE::2021-03-09.23:29:54::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2021-03-09.23:29:54::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2021-03-09.23:29:54::SCWMssOS::cleaning the bsp 
TRACE::2021-03-09.23:29:54::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s clean 

TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s clean 

TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s clean 

TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s clean 

TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s clean 

TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s clean 

TRACE::2021-03-09.23:29:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s clean 

TRACE::2021-03-09.23:29:55::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2021-03-09.23:30:24::SCWPlatform::Started generating the artifacts platform data_process_hw
TRACE::2021-03-09.23:30:24::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.23:30:24::SCWPlatform::Started generating the artifacts for system configuration data_process_hw
LOG::2021-03-09.23:30:24::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.23:30:24::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.23:30:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:30:24::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-09.23:30:24::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:24::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:24::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:24::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:30:24::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:24::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:30:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:30:24::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:30:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:30:24::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:30:24::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:30:24::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:30:24::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-09.23:30:24::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:30:24::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:30:24::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl & make 
TRACE::2021-03-09.23:30:24::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-09.23:30:24::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-09.23:30:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:30:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:30:24::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:30:24::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:24::SCWBDomain::/libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:24::SCWBDomain::libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:30:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:30:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.23:30:24::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.23:30:24::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:24::SCWBDomain::/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:24::SCWBDomain::libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:30:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:30:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:30:24::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:30:24::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:24::SCWBDomain::/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:24::SCWBDomain::libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:30:24::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:30:24::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:24::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:24::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:24::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:24::SCWBDomain::/libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:30:25::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:30:25::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.23:30:25::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.23:30:25::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:30:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:30:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.23:30:25::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.23:30:25::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:25::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:25::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:25::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:25::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:25::SCWBDomain::libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:30:25::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:30:25::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:30:25::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:25::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:25::SCWBDomain::/libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:30:25::SCWBDomain::"Compiling axidma"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:26::SCWBDomain::libsrc/axidma_v9_11/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:30:26::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:30:26::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:26::SCWBDomain::/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:26::SCWBDomain::libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.23:30:26::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.23:30:26::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:26::SCWBDomain::/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:26::SCWBDomain::libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:30:26::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:30:26::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:26::SCWBDomain::/libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:26::SCWBDomain::libsrc/ddrps_v1_1/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:30:26::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:26::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:26::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:26::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:26::SCWBDomain::/libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:30:26::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-09.23:30:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:27::SCWBDomain::libsrc/devcfg_v3_6/src'

TRACE::2021-03-09.23:30:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:30:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:30:27::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:30:27::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:27::SCWBDomain::/libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:30:27::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-09.23:30:27::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:27::SCWBDomain::libsrc/dmaps_v2_6/src'

TRACE::2021-03-09.23:30:27::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:30:27::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:30:27::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:30:27::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:27::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:27::SCWBDomain::/libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:30:27::SCWBDomain::"Compiling emacps"

TRACE::2021-03-09.23:30:28::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:28::SCWBDomain::libsrc/emacps_v3_11/src'

TRACE::2021-03-09.23:30:28::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:30:28::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:28::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:28::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:28::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:28::SCWBDomain::/libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:30:28::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-09.23:30:29::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:29::SCWBDomain::libsrc/gpiops_v3_7/src'

TRACE::2021-03-09.23:30:29::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:30:29::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:29::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:29::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:29::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:29::SCWBDomain::/libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:30:29::SCWBDomain::"Compiling qspips"

TRACE::2021-03-09.23:30:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:30::SCWBDomain::libsrc/qspips_v3_7/src'

TRACE::2021-03-09.23:30:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:30:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:30::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:30::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:30::SCWBDomain::/libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:30:30::SCWBDomain::"Compiling scugic"

TRACE::2021-03-09.23:30:30::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:30::SCWBDomain::libsrc/scugic_v4_2/src'

TRACE::2021-03-09.23:30:30::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:30:30::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:30::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:30::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:30::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:30::SCWBDomain::/libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:30:30::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-09.23:30:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:31::SCWBDomain::libsrc/scutimer_v2_2/src'

TRACE::2021-03-09.23:30:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:30:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:31::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:31::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:31::SCWBDomain::/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:30:31::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-09.23:30:31::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:31::SCWBDomain::libsrc/scuwdt_v2_2/src'

TRACE::2021-03-09.23:30:31::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:30:31::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.23:30:31::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.23:30:31::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-09.23:30:31::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:31::SCWBDomain::/libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:30:31::SCWBDomain::"Compiling sdps"

TRACE::2021-03-09.23:30:32::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:32::SCWBDomain::libsrc/sdps_v3_9/src'

TRACE::2021-03-09.23:30:32::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:30:32::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:30:32::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:30:32::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:32::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:32::SCWBDomain::/libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:30:32::SCWBDomain::"Compiling standalone"

TRACE::2021-03-09.23:30:34::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:34::SCWBDomain::/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:30:34::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:34::SCWBDomain::libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-09.23:30:34::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:34::SCWBDomain::libsrc/standalone_v7_2/src'

TRACE::2021-03-09.23:30:34::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:30:34::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:34::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:34::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:35::SCWBDomain::/libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:30:35::SCWBDomain::"Compiling uartps"

TRACE::2021-03-09.23:30:35::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:35::SCWBDomain::libsrc/uartps_v3_9/src'

TRACE::2021-03-09.23:30:35::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:30:35::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:30:35::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:30:35::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:35::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:35::SCWBDomain::/libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:30:35::SCWBDomain::"Compiling usbps"

TRACE::2021-03-09.23:30:36::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:36::SCWBDomain::libsrc/usbps_v2_5/src'

TRACE::2021-03-09.23:30:36::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:30:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:36::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:36::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:36::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:36::SCWBDomain::/libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:30:36::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-09.23:30:37::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:37::SCWBDomain::libsrc/xadcps_v2_4/src'

TRACE::2021-03-09.23:30:37::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:30:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:37::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:37::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:37::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:37::SCWBDomain::/libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:30:37::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-09.23:30:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:38::SCWBDomain::libsrc/xilffs_v4_3/src'

TRACE::2021-03-09.23:30:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-09.23:30:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:38::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:38::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0
TRACE::2021-03-09.23:30:38::SCWBDomain::/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:30:38::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/ps7_cortexa9_0/
TRACE::2021-03-09.23:30:38::SCWBDomain::libsrc/xilrsa_v1_6/src'

TRACE::2021-03-09.23:30:38::SCWBDomain::'Finished building libraries'

TRACE::2021-03-09.23:30:38::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp'

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-09.23:30:38::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:30:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-09.23:30:38::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.23:30:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-09.23:30:38::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:30:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.23:30:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-09.23:30:38::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:30:38::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:30:38::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-09.23:30:38::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:30:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-09.23:30:39::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-09.23:30:39::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-09.23:30:39::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-09.23:30:39::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  nor.o  qspi.o  ps7_init.o
TRACE::2021-03-09.23:30:39::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-09.23:30:39::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-09.23:30:39::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                    -Wl,--gc-section
TRACE::2021-03-09.23:30:39::SCWBDomain::s -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-09.23:30:39::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.23:30:39::SCWSystem::Not a boot domain 
LOG::2021-03-09.23:30:39::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.23:30:39::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.23:30:39::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.23:30:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/qemu/
TRACE::2021-03-09.23:30:39::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/standalone_domain/qemu/
TRACE::2021-03-09.23:30:39::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.23:30:39::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:39::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:39::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:39::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:30:39::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:39::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:30:39::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:30:39::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:30:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:30:39::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:39::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:30:39::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:39::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:30:39::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:39::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:30:39::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.23:30:39::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-09.23:30:39::SCWMssOS::doing bsp build ... 
TRACE::2021-03-09.23:30:39::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:30:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:30:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-09.23:30:39::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-09.23:30:39::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:30:39::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:30:39::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:39::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:39::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:30:39::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:30:39::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-09.23:30:39::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-09.23:30:39::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:39::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:39::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:39::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:30:39::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:30:39::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:30:39::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:30:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-09.23:30:40::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-09.23:30:40::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:30:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:30:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:40::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:40::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:30:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:30:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-09.23:30:40::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-09.23:30:40::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-09.23:30:40::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:30:40::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:30:40::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:40::SCWMssOS::"Compiling axidma"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-09.23:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-09.23:30:41::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-09.23:30:41::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-09.23:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-09.23:30:41::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-09.23:30:41::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-09.23:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:30:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:30:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-09.23:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:41::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:41::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-09.23:30:41::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:30:41::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:30:41::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:41::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-09.23:30:42::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-09.23:30:42::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-09.23:30:42::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-09.23:30:42::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:42::SCWMssOS::"Compiling emacps"

TRACE::2021-03-09.23:30:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-09.23:30:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:43::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-09.23:30:43::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-09.23:30:43::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:43::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:43::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:43::SCWMssOS::"Compiling qspips"

TRACE::2021-03-09.23:30:44::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-09.23:30:44::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:44::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:44::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:44::SCWMssOS::"Compiling scugic"

TRACE::2021-03-09.23:30:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-09.23:30:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-09.23:30:45::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-09.23:30:45::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:45::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-09.23:30:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-09.23:30:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:45::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:45::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:45::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-09.23:30:45::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-09.23:30:45::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-09.23:30:45::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-09.23:30:45::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-09.23:30:45::SCWMssOS::"Compiling sdps"

TRACE::2021-03-09.23:30:46::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-09.23:30:46::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-09.23:30:46::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-09.23:30:46::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:46::SCWMssOS::"Compiling standalone"

TRACE::2021-03-09.23:30:49::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-09.23:30:49::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:49::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:49::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:49::SCWMssOS::"Compiling uartps"

TRACE::2021-03-09.23:30:50::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-09.23:30:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-09.23:30:50::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-09.23:30:50::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-09.23:30:50::SCWMssOS::"Compiling usbps"

TRACE::2021-03-09.23:30:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-09.23:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:51::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-09.23:30:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-09.23:30:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-09.23:30:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-09.23:30:51::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-09.23:30:51::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-09.23:30:52::SCWMssOS::'Finished building libraries'

TRACE::2021-03-09.23:30:52::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.23:30:52::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.23:30:52::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-09.23:30:52::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.23:30:52::SCWSystem::Completed Processing the sysconfig data_process_hw
LOG::2021-03-09.23:30:52::SCWPlatform::Completed generating the artifacts for system configuration data_process_hw
TRACE::2021-03-09.23:30:52::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.23:30:52::SCWSystem::Writing the bif file for system config data_process_hw
TRACE::2021-03-09.23:30:52::SCWSystem::dir created 
TRACE::2021-03-09.23:30:52::SCWSystem::Writing the bif 
TRACE::2021-03-09.23:30:52::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.23:30:52::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.23:30:52::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.23:30:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:30:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:30:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:30:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:30:52::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:30:52::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:30:52::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:30:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:30:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:30:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:30:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:30:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:30:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:30:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:30:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:30:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:30:52::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:30:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:30:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:30:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:30:52::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:52::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:30:52::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:52::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.23:30:52::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.23:30:52::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:52::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:30:53::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:30:53::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:30:53::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:30:53::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:30:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:30:53::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:30:53::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:30:53::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:09::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:40:09::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:40:09::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa
TRACE::2021-03-09.23:40:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:11::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:11::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa
TRACE::2021-03-09.23:40:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:11::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-03-09.23:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:11::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:11::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2021-03-09.23:40:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa
TRACE::2021-03-09.23:40:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/tempdsa/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:12::SCWPlatform::update - Opened existing hwdb design_1_wrapper_4
TRACE::2021-03-09.23:40:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:12::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-09.23:40:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:12::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-09.23:40:12::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:12::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.23:40:14::SCWPlatform::Opened new HwDB with name design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-03-09.23:40:14::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.23:40:14::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:40:14::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:40:14::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:14::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Opened existing hwdb design_1_wrapper_5
TRACE::2021-03-09.23:40:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:14::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-09.23:40:15::SCWPlatform::Clearing the existing platform
TRACE::2021-03-09.23:40:15::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-09.23:40:15::SCWBDomain::clearing the fsbl build
TRACE::2021-03-09.23:40:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:15::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:15::SCWSystem::Clearing the domains completed.
TRACE::2021-03-09.23:40:15::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-09.23:40:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:15::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:15::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened new HwDB with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWReader::Active system found as  data_process_hw
TRACE::2021-03-09.23:40:17::SCWReader::Handling sysconfig data_process_hw
TRACE::2021-03-09.23:40:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:40:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:40:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2021-03-09.23:40:17::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-09.23:40:17::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:40:17::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-09.23:40:17::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:17::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:17::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:17::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.23:40:17::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:17::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWReader::No isolation master present  
TRACE::2021-03-09.23:40:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-09.23:40:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-09.23:40:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:17::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:17::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:17::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:17::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:17::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-09.23:40:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-09.23:40:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:18::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-09.23:40:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-09.23:40:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-09.23:40:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:18::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:18::SCWPlatform::Opened existing hwdb design_1_wrapper_6
TRACE::2021-03-09.23:40:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:18::SCWReader::No isolation master present  
LOG::2021-03-09.23:40:22::SCWPlatform::Started generating the artifacts platform data_process_hw
TRACE::2021-03-09.23:40:22::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-09.23:40:22::SCWPlatform::Started generating the artifacts for system configuration data_process_hw
LOG::2021-03-09.23:40:22::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-09.23:40:22::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-09.23:40:22::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-09.23:40:22::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-09.23:40:22::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-09.23:40:22::SCWSystem::Not a boot domain 
LOG::2021-03-09.23:40:22::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-09.23:40:23::SCWDomain::Generating domain artifcats
TRACE::2021-03-09.23:40:23::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-09.23:40:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/qemu/
TRACE::2021-03-09.23:40:23::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/export/data_process_hw/sw/data_process_hw/standalone_domain/qemu/
TRACE::2021-03-09.23:40:23::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_6
TRACE::2021-03-09.23:40:23::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-09.23:40:23::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-09.23:40:23::SCWPlatform::Opened new HwDB with name design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-09.23:40:23::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-09.23:40:23::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-09.23:40:23::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-09.23:40:23::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-09.23:40:23::SCWMssOS::Copying to export directory.
TRACE::2021-03-09.23:40:23::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-09.23:40:23::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-09.23:40:23::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-09.23:40:23::SCWSystem::Completed Processing the sysconfig data_process_hw
LOG::2021-03-09.23:40:23::SCWPlatform::Completed generating the artifacts for system configuration data_process_hw
TRACE::2021-03-09.23:40:23::SCWPlatform::Started preparing the platform 
TRACE::2021-03-09.23:40:23::SCWSystem::Writing the bif file for system config data_process_hw
TRACE::2021-03-09.23:40:23::SCWSystem::dir created 
TRACE::2021-03-09.23:40:23::SCWSystem::Writing the bif 
TRACE::2021-03-09.23:40:23::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-09.23:40:23::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-09.23:40:23::SCWPlatform::Completed generating the platform
TRACE::2021-03-09.23:40:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:23::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-09.23:40:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-09.23:40:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWWriter::formatted JSON is {
	"platformName":	"data_process_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"data_process_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/PRwithZycap/data_stream_process/design_1_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/design_1_wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"data_process_hw",
	"systems":	[{
			"systemName":	"data_process_hw",
			"systemDesc":	"data_process_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"data_process_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"3c0a30bf8dd8567f6f4993dd134ea95a",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"ba9b700ab38403a5570b4c2dd9dc39e7",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-09.23:40:23::SCWPlatform::updated the xpfm file.
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw
TRACE::2021-03-09.23:40:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/hw/design_1_wrapper.xsa
TRACE::2021-03-09.23:40:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-09.23:40:23::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWPlatform::Opened existing hwdb design_1_wrapper_7
TRACE::2021-03-09.23:40:23::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-09.23:40:23::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-09.23:40:23::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
C:/GitHub/ReconHardware/FPGA_Files/Software/PRwithZycap/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-09.23:40:23::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Software/data_process_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
