
STM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005040  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000140  0800514c  0800514c  0000614c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800528c  0800528c  00007064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  0800528c  0800528c  00007064  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  0800528c  0800528c  00007064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800528c  0800528c  0000628c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005290  08005290  00006290  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08005294  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002d4  20000064  080052f8  00007064  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000338  080052f8  00007338  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007064  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010a3c  00000000  00000000  0000708d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000285a  00000000  00000000  00017ac9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001090  00000000  00000000  0001a328  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d0b  00000000  00000000  0001b3b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000319a  00000000  00000000  0001c0c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014af1  00000000  00000000  0001f25d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092558  00000000  00000000  00033d4e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c62a6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004a88  00000000  00000000  000c62ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000cad74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000064 	.word	0x20000064
 8000128:	00000000 	.word	0x00000000
 800012c:	08005134 	.word	0x08005134

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000068 	.word	0x20000068
 8000148:	08005134 	.word	0x08005134

0800014c <__aeabi_frsub>:
 800014c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000150:	e002      	b.n	8000158 <__addsf3>
 8000152:	bf00      	nop

08000154 <__aeabi_fsub>:
 8000154:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000158 <__addsf3>:
 8000158:	0042      	lsls	r2, r0, #1
 800015a:	bf1f      	itttt	ne
 800015c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000160:	ea92 0f03 	teqne	r2, r3
 8000164:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000168:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800016c:	d06a      	beq.n	8000244 <__addsf3+0xec>
 800016e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000172:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000176:	bfc1      	itttt	gt
 8000178:	18d2      	addgt	r2, r2, r3
 800017a:	4041      	eorgt	r1, r0
 800017c:	4048      	eorgt	r0, r1
 800017e:	4041      	eorgt	r1, r0
 8000180:	bfb8      	it	lt
 8000182:	425b      	neglt	r3, r3
 8000184:	2b19      	cmp	r3, #25
 8000186:	bf88      	it	hi
 8000188:	4770      	bxhi	lr
 800018a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 800018e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000192:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000196:	bf18      	it	ne
 8000198:	4240      	negne	r0, r0
 800019a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800019e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80001a2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80001a6:	bf18      	it	ne
 80001a8:	4249      	negne	r1, r1
 80001aa:	ea92 0f03 	teq	r2, r3
 80001ae:	d03f      	beq.n	8000230 <__addsf3+0xd8>
 80001b0:	f1a2 0201 	sub.w	r2, r2, #1
 80001b4:	fa41 fc03 	asr.w	ip, r1, r3
 80001b8:	eb10 000c 	adds.w	r0, r0, ip
 80001bc:	f1c3 0320 	rsb	r3, r3, #32
 80001c0:	fa01 f103 	lsl.w	r1, r1, r3
 80001c4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80001c8:	d502      	bpl.n	80001d0 <__addsf3+0x78>
 80001ca:	4249      	negs	r1, r1
 80001cc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80001d0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80001d4:	d313      	bcc.n	80001fe <__addsf3+0xa6>
 80001d6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80001da:	d306      	bcc.n	80001ea <__addsf3+0x92>
 80001dc:	0840      	lsrs	r0, r0, #1
 80001de:	ea4f 0131 	mov.w	r1, r1, rrx
 80001e2:	f102 0201 	add.w	r2, r2, #1
 80001e6:	2afe      	cmp	r2, #254	@ 0xfe
 80001e8:	d251      	bcs.n	800028e <__addsf3+0x136>
 80001ea:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 80001ee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80001f2:	bf08      	it	eq
 80001f4:	f020 0001 	biceq.w	r0, r0, #1
 80001f8:	ea40 0003 	orr.w	r0, r0, r3
 80001fc:	4770      	bx	lr
 80001fe:	0049      	lsls	r1, r1, #1
 8000200:	eb40 0000 	adc.w	r0, r0, r0
 8000204:	3a01      	subs	r2, #1
 8000206:	bf28      	it	cs
 8000208:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 800020c:	d2ed      	bcs.n	80001ea <__addsf3+0x92>
 800020e:	fab0 fc80 	clz	ip, r0
 8000212:	f1ac 0c08 	sub.w	ip, ip, #8
 8000216:	ebb2 020c 	subs.w	r2, r2, ip
 800021a:	fa00 f00c 	lsl.w	r0, r0, ip
 800021e:	bfaa      	itet	ge
 8000220:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000224:	4252      	neglt	r2, r2
 8000226:	4318      	orrge	r0, r3
 8000228:	bfbc      	itt	lt
 800022a:	40d0      	lsrlt	r0, r2
 800022c:	4318      	orrlt	r0, r3
 800022e:	4770      	bx	lr
 8000230:	f092 0f00 	teq	r2, #0
 8000234:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000238:	bf06      	itte	eq
 800023a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 800023e:	3201      	addeq	r2, #1
 8000240:	3b01      	subne	r3, #1
 8000242:	e7b5      	b.n	80001b0 <__addsf3+0x58>
 8000244:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000248:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800024c:	bf18      	it	ne
 800024e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000252:	d021      	beq.n	8000298 <__addsf3+0x140>
 8000254:	ea92 0f03 	teq	r2, r3
 8000258:	d004      	beq.n	8000264 <__addsf3+0x10c>
 800025a:	f092 0f00 	teq	r2, #0
 800025e:	bf08      	it	eq
 8000260:	4608      	moveq	r0, r1
 8000262:	4770      	bx	lr
 8000264:	ea90 0f01 	teq	r0, r1
 8000268:	bf1c      	itt	ne
 800026a:	2000      	movne	r0, #0
 800026c:	4770      	bxne	lr
 800026e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000272:	d104      	bne.n	800027e <__addsf3+0x126>
 8000274:	0040      	lsls	r0, r0, #1
 8000276:	bf28      	it	cs
 8000278:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 800027c:	4770      	bx	lr
 800027e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000282:	bf3c      	itt	cc
 8000284:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000288:	4770      	bxcc	lr
 800028a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 800028e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000292:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000296:	4770      	bx	lr
 8000298:	ea7f 6222 	mvns.w	r2, r2, asr #24
 800029c:	bf16      	itet	ne
 800029e:	4608      	movne	r0, r1
 80002a0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80002a4:	4601      	movne	r1, r0
 80002a6:	0242      	lsls	r2, r0, #9
 80002a8:	bf06      	itte	eq
 80002aa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80002ae:	ea90 0f01 	teqeq	r0, r1
 80002b2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80002b6:	4770      	bx	lr

080002b8 <__aeabi_ui2f>:
 80002b8:	f04f 0300 	mov.w	r3, #0
 80002bc:	e004      	b.n	80002c8 <__aeabi_i2f+0x8>
 80002be:	bf00      	nop

080002c0 <__aeabi_i2f>:
 80002c0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80002c4:	bf48      	it	mi
 80002c6:	4240      	negmi	r0, r0
 80002c8:	ea5f 0c00 	movs.w	ip, r0
 80002cc:	bf08      	it	eq
 80002ce:	4770      	bxeq	lr
 80002d0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80002d4:	4601      	mov	r1, r0
 80002d6:	f04f 0000 	mov.w	r0, #0
 80002da:	e01c      	b.n	8000316 <__aeabi_l2f+0x2a>

080002dc <__aeabi_ul2f>:
 80002dc:	ea50 0201 	orrs.w	r2, r0, r1
 80002e0:	bf08      	it	eq
 80002e2:	4770      	bxeq	lr
 80002e4:	f04f 0300 	mov.w	r3, #0
 80002e8:	e00a      	b.n	8000300 <__aeabi_l2f+0x14>
 80002ea:	bf00      	nop

080002ec <__aeabi_l2f>:
 80002ec:	ea50 0201 	orrs.w	r2, r0, r1
 80002f0:	bf08      	it	eq
 80002f2:	4770      	bxeq	lr
 80002f4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 80002f8:	d502      	bpl.n	8000300 <__aeabi_l2f+0x14>
 80002fa:	4240      	negs	r0, r0
 80002fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000300:	ea5f 0c01 	movs.w	ip, r1
 8000304:	bf02      	ittt	eq
 8000306:	4684      	moveq	ip, r0
 8000308:	4601      	moveq	r1, r0
 800030a:	2000      	moveq	r0, #0
 800030c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000310:	bf08      	it	eq
 8000312:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000316:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800031a:	fabc f28c 	clz	r2, ip
 800031e:	3a08      	subs	r2, #8
 8000320:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000324:	db10      	blt.n	8000348 <__aeabi_l2f+0x5c>
 8000326:	fa01 fc02 	lsl.w	ip, r1, r2
 800032a:	4463      	add	r3, ip
 800032c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000330:	f1c2 0220 	rsb	r2, r2, #32
 8000334:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000338:	fa20 f202 	lsr.w	r2, r0, r2
 800033c:	eb43 0002 	adc.w	r0, r3, r2
 8000340:	bf08      	it	eq
 8000342:	f020 0001 	biceq.w	r0, r0, #1
 8000346:	4770      	bx	lr
 8000348:	f102 0220 	add.w	r2, r2, #32
 800034c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000350:	f1c2 0220 	rsb	r2, r2, #32
 8000354:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000358:	fa21 f202 	lsr.w	r2, r1, r2
 800035c:	eb43 0002 	adc.w	r0, r3, r2
 8000360:	bf08      	it	eq
 8000362:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000366:	4770      	bx	lr

08000368 <__aeabi_fmul>:
 8000368:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800036c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000370:	bf1e      	ittt	ne
 8000372:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000376:	ea92 0f0c 	teqne	r2, ip
 800037a:	ea93 0f0c 	teqne	r3, ip
 800037e:	d06f      	beq.n	8000460 <__aeabi_fmul+0xf8>
 8000380:	441a      	add	r2, r3
 8000382:	ea80 0c01 	eor.w	ip, r0, r1
 8000386:	0240      	lsls	r0, r0, #9
 8000388:	bf18      	it	ne
 800038a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 800038e:	d01e      	beq.n	80003ce <__aeabi_fmul+0x66>
 8000390:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000394:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000398:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 800039c:	fba0 3101 	umull	r3, r1, r0, r1
 80003a0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80003a4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80003a8:	bf3e      	ittt	cc
 80003aa:	0049      	lslcc	r1, r1, #1
 80003ac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80003b0:	005b      	lslcc	r3, r3, #1
 80003b2:	ea40 0001 	orr.w	r0, r0, r1
 80003b6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80003ba:	2afd      	cmp	r2, #253	@ 0xfd
 80003bc:	d81d      	bhi.n	80003fa <__aeabi_fmul+0x92>
 80003be:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80003c2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80003c6:	bf08      	it	eq
 80003c8:	f020 0001 	biceq.w	r0, r0, #1
 80003cc:	4770      	bx	lr
 80003ce:	f090 0f00 	teq	r0, #0
 80003d2:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80003d6:	bf08      	it	eq
 80003d8:	0249      	lsleq	r1, r1, #9
 80003da:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80003de:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80003e2:	3a7f      	subs	r2, #127	@ 0x7f
 80003e4:	bfc2      	ittt	gt
 80003e6:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80003ea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80003ee:	4770      	bxgt	lr
 80003f0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80003f4:	f04f 0300 	mov.w	r3, #0
 80003f8:	3a01      	subs	r2, #1
 80003fa:	dc5d      	bgt.n	80004b8 <__aeabi_fmul+0x150>
 80003fc:	f112 0f19 	cmn.w	r2, #25
 8000400:	bfdc      	itt	le
 8000402:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000406:	4770      	bxle	lr
 8000408:	f1c2 0200 	rsb	r2, r2, #0
 800040c:	0041      	lsls	r1, r0, #1
 800040e:	fa21 f102 	lsr.w	r1, r1, r2
 8000412:	f1c2 0220 	rsb	r2, r2, #32
 8000416:	fa00 fc02 	lsl.w	ip, r0, r2
 800041a:	ea5f 0031 	movs.w	r0, r1, rrx
 800041e:	f140 0000 	adc.w	r0, r0, #0
 8000422:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000426:	bf08      	it	eq
 8000428:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800042c:	4770      	bx	lr
 800042e:	f092 0f00 	teq	r2, #0
 8000432:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000436:	bf02      	ittt	eq
 8000438:	0040      	lsleq	r0, r0, #1
 800043a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800043e:	3a01      	subeq	r2, #1
 8000440:	d0f9      	beq.n	8000436 <__aeabi_fmul+0xce>
 8000442:	ea40 000c 	orr.w	r0, r0, ip
 8000446:	f093 0f00 	teq	r3, #0
 800044a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 800044e:	bf02      	ittt	eq
 8000450:	0049      	lsleq	r1, r1, #1
 8000452:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000456:	3b01      	subeq	r3, #1
 8000458:	d0f9      	beq.n	800044e <__aeabi_fmul+0xe6>
 800045a:	ea41 010c 	orr.w	r1, r1, ip
 800045e:	e78f      	b.n	8000380 <__aeabi_fmul+0x18>
 8000460:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000464:	ea92 0f0c 	teq	r2, ip
 8000468:	bf18      	it	ne
 800046a:	ea93 0f0c 	teqne	r3, ip
 800046e:	d00a      	beq.n	8000486 <__aeabi_fmul+0x11e>
 8000470:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000474:	bf18      	it	ne
 8000476:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800047a:	d1d8      	bne.n	800042e <__aeabi_fmul+0xc6>
 800047c:	ea80 0001 	eor.w	r0, r0, r1
 8000480:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000484:	4770      	bx	lr
 8000486:	f090 0f00 	teq	r0, #0
 800048a:	bf17      	itett	ne
 800048c:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000490:	4608      	moveq	r0, r1
 8000492:	f091 0f00 	teqne	r1, #0
 8000496:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 800049a:	d014      	beq.n	80004c6 <__aeabi_fmul+0x15e>
 800049c:	ea92 0f0c 	teq	r2, ip
 80004a0:	d101      	bne.n	80004a6 <__aeabi_fmul+0x13e>
 80004a2:	0242      	lsls	r2, r0, #9
 80004a4:	d10f      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004a6:	ea93 0f0c 	teq	r3, ip
 80004aa:	d103      	bne.n	80004b4 <__aeabi_fmul+0x14c>
 80004ac:	024b      	lsls	r3, r1, #9
 80004ae:	bf18      	it	ne
 80004b0:	4608      	movne	r0, r1
 80004b2:	d108      	bne.n	80004c6 <__aeabi_fmul+0x15e>
 80004b4:	ea80 0001 	eor.w	r0, r0, r1
 80004b8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80004bc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004c0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80004c4:	4770      	bx	lr
 80004c6:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80004ca:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80004ce:	4770      	bx	lr

080004d0 <__aeabi_fdiv>:
 80004d0:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004d4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80004d8:	bf1e      	ittt	ne
 80004da:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80004de:	ea92 0f0c 	teqne	r2, ip
 80004e2:	ea93 0f0c 	teqne	r3, ip
 80004e6:	d069      	beq.n	80005bc <__aeabi_fdiv+0xec>
 80004e8:	eba2 0203 	sub.w	r2, r2, r3
 80004ec:	ea80 0c01 	eor.w	ip, r0, r1
 80004f0:	0249      	lsls	r1, r1, #9
 80004f2:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80004f6:	d037      	beq.n	8000568 <__aeabi_fdiv+0x98>
 80004f8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80004fc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000500:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000504:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000508:	428b      	cmp	r3, r1
 800050a:	bf38      	it	cc
 800050c:	005b      	lslcc	r3, r3, #1
 800050e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000512:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000516:	428b      	cmp	r3, r1
 8000518:	bf24      	itt	cs
 800051a:	1a5b      	subcs	r3, r3, r1
 800051c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000520:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000524:	bf24      	itt	cs
 8000526:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800052a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800052e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000532:	bf24      	itt	cs
 8000534:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000538:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800053c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000540:	bf24      	itt	cs
 8000542:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000546:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800054a:	011b      	lsls	r3, r3, #4
 800054c:	bf18      	it	ne
 800054e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000552:	d1e0      	bne.n	8000516 <__aeabi_fdiv+0x46>
 8000554:	2afd      	cmp	r2, #253	@ 0xfd
 8000556:	f63f af50 	bhi.w	80003fa <__aeabi_fmul+0x92>
 800055a:	428b      	cmp	r3, r1
 800055c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000560:	bf08      	it	eq
 8000562:	f020 0001 	biceq.w	r0, r0, #1
 8000566:	4770      	bx	lr
 8000568:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 800056c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000570:	327f      	adds	r2, #127	@ 0x7f
 8000572:	bfc2      	ittt	gt
 8000574:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000578:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 800057c:	4770      	bxgt	lr
 800057e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000582:	f04f 0300 	mov.w	r3, #0
 8000586:	3a01      	subs	r2, #1
 8000588:	e737      	b.n	80003fa <__aeabi_fmul+0x92>
 800058a:	f092 0f00 	teq	r2, #0
 800058e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000592:	bf02      	ittt	eq
 8000594:	0040      	lsleq	r0, r0, #1
 8000596:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 800059a:	3a01      	subeq	r2, #1
 800059c:	d0f9      	beq.n	8000592 <__aeabi_fdiv+0xc2>
 800059e:	ea40 000c 	orr.w	r0, r0, ip
 80005a2:	f093 0f00 	teq	r3, #0
 80005a6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80005aa:	bf02      	ittt	eq
 80005ac:	0049      	lsleq	r1, r1, #1
 80005ae:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 80005b2:	3b01      	subeq	r3, #1
 80005b4:	d0f9      	beq.n	80005aa <__aeabi_fdiv+0xda>
 80005b6:	ea41 010c 	orr.w	r1, r1, ip
 80005ba:	e795      	b.n	80004e8 <__aeabi_fdiv+0x18>
 80005bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d108      	bne.n	80005d8 <__aeabi_fdiv+0x108>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	f47f af7d 	bne.w	80004c6 <__aeabi_fmul+0x15e>
 80005cc:	ea93 0f0c 	teq	r3, ip
 80005d0:	f47f af70 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005d4:	4608      	mov	r0, r1
 80005d6:	e776      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005d8:	ea93 0f0c 	teq	r3, ip
 80005dc:	d104      	bne.n	80005e8 <__aeabi_fdiv+0x118>
 80005de:	024b      	lsls	r3, r1, #9
 80005e0:	f43f af4c 	beq.w	800047c <__aeabi_fmul+0x114>
 80005e4:	4608      	mov	r0, r1
 80005e6:	e76e      	b.n	80004c6 <__aeabi_fmul+0x15e>
 80005e8:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 80005ec:	bf18      	it	ne
 80005ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 80005f2:	d1ca      	bne.n	800058a <__aeabi_fdiv+0xba>
 80005f4:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 80005f8:	f47f af5c 	bne.w	80004b4 <__aeabi_fmul+0x14c>
 80005fc:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000600:	f47f af3c 	bne.w	800047c <__aeabi_fmul+0x114>
 8000604:	e75f      	b.n	80004c6 <__aeabi_fmul+0x15e>
 8000606:	bf00      	nop

08000608 <__gesf2>:
 8000608:	f04f 3cff 	mov.w	ip, #4294967295
 800060c:	e006      	b.n	800061c <__cmpsf2+0x4>
 800060e:	bf00      	nop

08000610 <__lesf2>:
 8000610:	f04f 0c01 	mov.w	ip, #1
 8000614:	e002      	b.n	800061c <__cmpsf2+0x4>
 8000616:	bf00      	nop

08000618 <__cmpsf2>:
 8000618:	f04f 0c01 	mov.w	ip, #1
 800061c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000620:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000624:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000628:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800062c:	bf18      	it	ne
 800062e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000632:	d011      	beq.n	8000658 <__cmpsf2+0x40>
 8000634:	b001      	add	sp, #4
 8000636:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800063a:	bf18      	it	ne
 800063c:	ea90 0f01 	teqne	r0, r1
 8000640:	bf58      	it	pl
 8000642:	ebb2 0003 	subspl.w	r0, r2, r3
 8000646:	bf88      	it	hi
 8000648:	17c8      	asrhi	r0, r1, #31
 800064a:	bf38      	it	cc
 800064c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000650:	bf18      	it	ne
 8000652:	f040 0001 	orrne.w	r0, r0, #1
 8000656:	4770      	bx	lr
 8000658:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800065c:	d102      	bne.n	8000664 <__cmpsf2+0x4c>
 800065e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000662:	d105      	bne.n	8000670 <__cmpsf2+0x58>
 8000664:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000668:	d1e4      	bne.n	8000634 <__cmpsf2+0x1c>
 800066a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800066e:	d0e1      	beq.n	8000634 <__cmpsf2+0x1c>
 8000670:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000674:	4770      	bx	lr
 8000676:	bf00      	nop

08000678 <__aeabi_cfrcmple>:
 8000678:	4684      	mov	ip, r0
 800067a:	4608      	mov	r0, r1
 800067c:	4661      	mov	r1, ip
 800067e:	e7ff      	b.n	8000680 <__aeabi_cfcmpeq>

08000680 <__aeabi_cfcmpeq>:
 8000680:	b50f      	push	{r0, r1, r2, r3, lr}
 8000682:	f7ff ffc9 	bl	8000618 <__cmpsf2>
 8000686:	2800      	cmp	r0, #0
 8000688:	bf48      	it	mi
 800068a:	f110 0f00 	cmnmi.w	r0, #0
 800068e:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000690 <__aeabi_fcmpeq>:
 8000690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000694:	f7ff fff4 	bl	8000680 <__aeabi_cfcmpeq>
 8000698:	bf0c      	ite	eq
 800069a:	2001      	moveq	r0, #1
 800069c:	2000      	movne	r0, #0
 800069e:	f85d fb08 	ldr.w	pc, [sp], #8
 80006a2:	bf00      	nop

080006a4 <__aeabi_fcmplt>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff ffea 	bl	8000680 <__aeabi_cfcmpeq>
 80006ac:	bf34      	ite	cc
 80006ae:	2001      	movcc	r0, #1
 80006b0:	2000      	movcs	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_fcmple>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffe0 	bl	8000680 <__aeabi_cfcmpeq>
 80006c0:	bf94      	ite	ls
 80006c2:	2001      	movls	r0, #1
 80006c4:	2000      	movhi	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_fcmpge>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffd2 	bl	8000678 <__aeabi_cfrcmple>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_fcmpgt>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffc8 	bl	8000678 <__aeabi_cfrcmple>
 80006e8:	bf34      	ite	cc
 80006ea:	2001      	movcc	r0, #1
 80006ec:	2000      	movcs	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_fcmpun>:
 80006f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80006f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80006fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000700:	d102      	bne.n	8000708 <__aeabi_fcmpun+0x14>
 8000702:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000706:	d108      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000708:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 800070c:	d102      	bne.n	8000714 <__aeabi_fcmpun+0x20>
 800070e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000712:	d102      	bne.n	800071a <__aeabi_fcmpun+0x26>
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	4770      	bx	lr
 800071a:	f04f 0001 	mov.w	r0, #1
 800071e:	4770      	bx	lr

08000720 <__aeabi_f2iz>:
 8000720:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000724:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000728:	d30f      	bcc.n	800074a <__aeabi_f2iz+0x2a>
 800072a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800072e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000732:	d90d      	bls.n	8000750 <__aeabi_f2iz+0x30>
 8000734:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000738:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800073c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000740:	fa23 f002 	lsr.w	r0, r3, r2
 8000744:	bf18      	it	ne
 8000746:	4240      	negne	r0, r0
 8000748:	4770      	bx	lr
 800074a:	f04f 0000 	mov.w	r0, #0
 800074e:	4770      	bx	lr
 8000750:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000754:	d101      	bne.n	800075a <__aeabi_f2iz+0x3a>
 8000756:	0242      	lsls	r2, r0, #9
 8000758:	d105      	bne.n	8000766 <__aeabi_f2iz+0x46>
 800075a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800075e:	bf08      	it	eq
 8000760:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000764:	4770      	bx	lr
 8000766:	f04f 0000 	mov.w	r0, #0
 800076a:	4770      	bx	lr

0800076c <Lire_Tab>:

// *************************** INCLUDES ************************************ // 
#include "Mem_Tac.h"

// ************************* SETUP MAIN PROGRAM **************************** //
Point Lire_Tab(uint8_t* Coord_Table){
 800076c:	b580      	push	{r7, lr}
 800076e:	b0b0      	sub	sp, #192	@ 0xc0
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
 8000774:	6039      	str	r1, [r7, #0]
    Point Coord_Mem = {0, 0};
 8000776:	2300      	movs	r3, #0
 8000778:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800077c:	2300      	movs	r3, #0
 800077e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    
    // Tableau 2D de Points
    Point Tableau_Mem[7][3] = {
 8000782:	4a1f      	ldr	r2, [pc, #124]	@ (8000800 <Lire_Tab+0x94>)
 8000784:	f107 0310 	add.w	r3, r7, #16
 8000788:	4611      	mov	r1, r2
 800078a:	22a8      	movs	r2, #168	@ 0xa8
 800078c:	4618      	mov	r0, r3
 800078e:	f004 f82f 	bl	80047f0 <memcpy>
        {{-3,29},{1,29},{5,29}},
        {{-3,32},{1,32},{5,32}},
        {{-3,35},{1,35},{5,35}} 
    };

    Point Tab = Simple_Tab(Coord_Table);
 8000792:	f107 0308 	add.w	r3, r7, #8
 8000796:	6839      	ldr	r1, [r7, #0]
 8000798:	4618      	mov	r0, r3
 800079a:	f000 f833 	bl	8000804 <Simple_Tab>

    // Bounds check - return {0,0} if invalid
    if (Tab.x < 0 || Tab.x > 6 || Tab.y < 0 || Tab.y > 2){
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	db08      	blt.n	80007b6 <Lire_Tab+0x4a>
 80007a4:	68bb      	ldr	r3, [r7, #8]
 80007a6:	2b06      	cmp	r3, #6
 80007a8:	dc05      	bgt.n	80007b6 <Lire_Tab+0x4a>
 80007aa:	68fb      	ldr	r3, [r7, #12]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	db02      	blt.n	80007b6 <Lire_Tab+0x4a>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	2b02      	cmp	r3, #2
 80007b4:	dd08      	ble.n	80007c8 <Lire_Tab+0x5c>
        return Coord_Mem;
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	461a      	mov	r2, r3
 80007ba:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80007be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007c2:	e882 0003 	stmia.w	r2, {r0, r1}
 80007c6:	e017      	b.n	80007f8 <Lire_Tab+0x8c>
    }

    Coord_Mem = Tableau_Mem[Tab.x][Tab.y];
 80007c8:	68ba      	ldr	r2, [r7, #8]
 80007ca:	68f9      	ldr	r1, [r7, #12]
 80007cc:	4613      	mov	r3, r2
 80007ce:	005b      	lsls	r3, r3, #1
 80007d0:	4413      	add	r3, r2
 80007d2:	440b      	add	r3, r1
 80007d4:	00db      	lsls	r3, r3, #3
 80007d6:	33c0      	adds	r3, #192	@ 0xc0
 80007d8:	443b      	add	r3, r7
 80007da:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 80007de:	3bb0      	subs	r3, #176	@ 0xb0
 80007e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007e4:	e882 0003 	stmia.w	r2, {r0, r1}

    return Coord_Mem;
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	461a      	mov	r2, r3
 80007ec:	f107 03b8 	add.w	r3, r7, #184	@ 0xb8
 80007f0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80007f4:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80007f8:	6878      	ldr	r0, [r7, #4]
 80007fa:	37c0      	adds	r7, #192	@ 0xc0
 80007fc:	46bd      	mov	sp, r7
 80007fe:	bd80      	pop	{r7, pc}
 8000800:	0800514c 	.word	0x0800514c

08000804 <Simple_Tab>:

// ***************************** FUNCTIONS ********************************* //
Point Simple_Tab(uint8_t* data){
 8000804:	b480      	push	{r7}
 8000806:	b085      	sub	sp, #20
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
    Point Tab = {-1, -1};
 800080e:	4a46      	ldr	r2, [pc, #280]	@ (8000928 <Simple_Tab+0x124>)
 8000810:	f107 0308 	add.w	r3, r7, #8
 8000814:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000818:	e883 0003 	stmia.w	r3, {r0, r1}

    if (data == NULL) return Tab;
 800081c:	683b      	ldr	r3, [r7, #0]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d108      	bne.n	8000834 <Simple_Tab+0x30>
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	461a      	mov	r2, r3
 8000826:	f107 0308 	add.w	r3, r7, #8
 800082a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800082e:	e882 0003 	stmia.w	r2, {r0, r1}
 8000832:	e073      	b.n	800091c <Simple_Tab+0x118>

    // y index from data[2]
    if       (data[4] >  210)                     Tab.y = 0;
 8000834:	683b      	ldr	r3, [r7, #0]
 8000836:	3304      	adds	r3, #4
 8000838:	781b      	ldrb	r3, [r3, #0]
 800083a:	2bd2      	cmp	r3, #210	@ 0xd2
 800083c:	d902      	bls.n	8000844 <Simple_Tab+0x40>
 800083e:	2300      	movs	r3, #0
 8000840:	60fb      	str	r3, [r7, #12]
 8000842:	e013      	b.n	800086c <Simple_Tab+0x68>
    else if ((data[4] <= 210) && (data[4] > 100)) Tab.y = 1;
 8000844:	683b      	ldr	r3, [r7, #0]
 8000846:	3304      	adds	r3, #4
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	2bd2      	cmp	r3, #210	@ 0xd2
 800084c:	d807      	bhi.n	800085e <Simple_Tab+0x5a>
 800084e:	683b      	ldr	r3, [r7, #0]
 8000850:	3304      	adds	r3, #4
 8000852:	781b      	ldrb	r3, [r3, #0]
 8000854:	2b64      	cmp	r3, #100	@ 0x64
 8000856:	d902      	bls.n	800085e <Simple_Tab+0x5a>
 8000858:	2301      	movs	r3, #1
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	e006      	b.n	800086c <Simple_Tab+0x68>
    else if  (data[4] <= 100)                     Tab.y = 2;
 800085e:	683b      	ldr	r3, [r7, #0]
 8000860:	3304      	adds	r3, #4
 8000862:	781b      	ldrb	r3, [r3, #0]
 8000864:	2b64      	cmp	r3, #100	@ 0x64
 8000866:	d801      	bhi.n	800086c <Simple_Tab+0x68>
 8000868:	2302      	movs	r3, #2
 800086a:	60fb      	str	r3, [r7, #12]

    // x index from data[4]
    if       (data[3] >  220)                     Tab.x = 0;
 800086c:	683b      	ldr	r3, [r7, #0]
 800086e:	3303      	adds	r3, #3
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	2bdc      	cmp	r3, #220	@ 0xdc
 8000874:	d902      	bls.n	800087c <Simple_Tab+0x78>
 8000876:	2300      	movs	r3, #0
 8000878:	60bb      	str	r3, [r7, #8]
 800087a:	e047      	b.n	800090c <Simple_Tab+0x108>
    else if ((data[3] <= 220) && (data[3] > 210)) Tab.x = 1;
 800087c:	683b      	ldr	r3, [r7, #0]
 800087e:	3303      	adds	r3, #3
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2bdc      	cmp	r3, #220	@ 0xdc
 8000884:	d807      	bhi.n	8000896 <Simple_Tab+0x92>
 8000886:	683b      	ldr	r3, [r7, #0]
 8000888:	3303      	adds	r3, #3
 800088a:	781b      	ldrb	r3, [r3, #0]
 800088c:	2bd2      	cmp	r3, #210	@ 0xd2
 800088e:	d902      	bls.n	8000896 <Simple_Tab+0x92>
 8000890:	2301      	movs	r3, #1
 8000892:	60bb      	str	r3, [r7, #8]
 8000894:	e03a      	b.n	800090c <Simple_Tab+0x108>
    else if ((data[3] <= 210) && (data[3] > 170)) Tab.x = 2;
 8000896:	683b      	ldr	r3, [r7, #0]
 8000898:	3303      	adds	r3, #3
 800089a:	781b      	ldrb	r3, [r3, #0]
 800089c:	2bd2      	cmp	r3, #210	@ 0xd2
 800089e:	d807      	bhi.n	80008b0 <Simple_Tab+0xac>
 80008a0:	683b      	ldr	r3, [r7, #0]
 80008a2:	3303      	adds	r3, #3
 80008a4:	781b      	ldrb	r3, [r3, #0]
 80008a6:	2baa      	cmp	r3, #170	@ 0xaa
 80008a8:	d902      	bls.n	80008b0 <Simple_Tab+0xac>
 80008aa:	2302      	movs	r3, #2
 80008ac:	60bb      	str	r3, [r7, #8]
 80008ae:	e02d      	b.n	800090c <Simple_Tab+0x108>
    else if ((data[3] <= 170) && (data[3] > 160)) Tab.x = 3;
 80008b0:	683b      	ldr	r3, [r7, #0]
 80008b2:	3303      	adds	r3, #3
 80008b4:	781b      	ldrb	r3, [r3, #0]
 80008b6:	2baa      	cmp	r3, #170	@ 0xaa
 80008b8:	d807      	bhi.n	80008ca <Simple_Tab+0xc6>
 80008ba:	683b      	ldr	r3, [r7, #0]
 80008bc:	3303      	adds	r3, #3
 80008be:	781b      	ldrb	r3, [r3, #0]
 80008c0:	2ba0      	cmp	r3, #160	@ 0xa0
 80008c2:	d902      	bls.n	80008ca <Simple_Tab+0xc6>
 80008c4:	2303      	movs	r3, #3
 80008c6:	60bb      	str	r3, [r7, #8]
 80008c8:	e020      	b.n	800090c <Simple_Tab+0x108>
    else if ((data[3] <= 160) && (data[3] > 140)) Tab.x = 4;
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	3303      	adds	r3, #3
 80008ce:	781b      	ldrb	r3, [r3, #0]
 80008d0:	2ba0      	cmp	r3, #160	@ 0xa0
 80008d2:	d807      	bhi.n	80008e4 <Simple_Tab+0xe0>
 80008d4:	683b      	ldr	r3, [r7, #0]
 80008d6:	3303      	adds	r3, #3
 80008d8:	781b      	ldrb	r3, [r3, #0]
 80008da:	2b8c      	cmp	r3, #140	@ 0x8c
 80008dc:	d902      	bls.n	80008e4 <Simple_Tab+0xe0>
 80008de:	2304      	movs	r3, #4
 80008e0:	60bb      	str	r3, [r7, #8]
 80008e2:	e013      	b.n	800090c <Simple_Tab+0x108>
    else if ((data[3] <= 140) && (data[3] > 100)) Tab.x = 5;
 80008e4:	683b      	ldr	r3, [r7, #0]
 80008e6:	3303      	adds	r3, #3
 80008e8:	781b      	ldrb	r3, [r3, #0]
 80008ea:	2b8c      	cmp	r3, #140	@ 0x8c
 80008ec:	d807      	bhi.n	80008fe <Simple_Tab+0xfa>
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	3303      	adds	r3, #3
 80008f2:	781b      	ldrb	r3, [r3, #0]
 80008f4:	2b64      	cmp	r3, #100	@ 0x64
 80008f6:	d902      	bls.n	80008fe <Simple_Tab+0xfa>
 80008f8:	2305      	movs	r3, #5
 80008fa:	60bb      	str	r3, [r7, #8]
 80008fc:	e006      	b.n	800090c <Simple_Tab+0x108>
    else if  (data[3] <= 100 )                    Tab.x = 6;
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	3303      	adds	r3, #3
 8000902:	781b      	ldrb	r3, [r3, #0]
 8000904:	2b64      	cmp	r3, #100	@ 0x64
 8000906:	d801      	bhi.n	800090c <Simple_Tab+0x108>
 8000908:	2306      	movs	r3, #6
 800090a:	60bb      	str	r3, [r7, #8]
    
    return Tab;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	461a      	mov	r2, r3
 8000910:	f107 0308 	add.w	r3, r7, #8
 8000914:	e893 0003 	ldmia.w	r3, {r0, r1}
 8000918:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800091c:	6878      	ldr	r0, [r7, #4]
 800091e:	3714      	adds	r7, #20
 8000920:	46bd      	mov	sp, r7
 8000922:	bc80      	pop	{r7}
 8000924:	4770      	bx	lr
 8000926:	bf00      	nop
 8000928:	080051f4 	.word	0x080051f4

0800092c <UART_Send>:
extern UART_HandleTypeDef huart1;
uint8_t PICs_8Bit[8];

// ************************* SETUP MAIN PROGRAM **************************** //
// ----- Transmit ----- //
void UART_Send(uint8_t M_0, uint8_t M_1, uint8_t M_2, uint8_t M_3, uint8_t M_4){
 800092c:	b590      	push	{r4, r7, lr}
 800092e:	b085      	sub	sp, #20
 8000930:	af00      	add	r7, sp, #0
 8000932:	4604      	mov	r4, r0
 8000934:	4608      	mov	r0, r1
 8000936:	4611      	mov	r1, r2
 8000938:	461a      	mov	r2, r3
 800093a:	4623      	mov	r3, r4
 800093c:	71fb      	strb	r3, [r7, #7]
 800093e:	4603      	mov	r3, r0
 8000940:	71bb      	strb	r3, [r7, #6]
 8000942:	460b      	mov	r3, r1
 8000944:	717b      	strb	r3, [r7, #5]
 8000946:	4613      	mov	r3, r2
 8000948:	713b      	strb	r3, [r7, #4]
    uint8_t CheckSum;
    UART_Com('G');
 800094a:	2047      	movs	r0, #71	@ 0x47
 800094c:	f000 f830 	bl	80009b0 <UART_Com>
    UART_Com('O');
 8000950:	204f      	movs	r0, #79	@ 0x4f
 8000952:	f000 f82d 	bl	80009b0 <UART_Com>
    UART_Com(M_0);
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	4618      	mov	r0, r3
 800095a:	f000 f829 	bl	80009b0 <UART_Com>
    UART_Com(M_1);
 800095e:	79bb      	ldrb	r3, [r7, #6]
 8000960:	4618      	mov	r0, r3
 8000962:	f000 f825 	bl	80009b0 <UART_Com>
    UART_Com(M_2);
 8000966:	797b      	ldrb	r3, [r7, #5]
 8000968:	4618      	mov	r0, r3
 800096a:	f000 f821 	bl	80009b0 <UART_Com>
    UART_Com(M_3);
 800096e:	793b      	ldrb	r3, [r7, #4]
 8000970:	4618      	mov	r0, r3
 8000972:	f000 f81d 	bl	80009b0 <UART_Com>
    UART_Com(M_4);
 8000976:	f897 3020 	ldrb.w	r3, [r7, #32]
 800097a:	4618      	mov	r0, r3
 800097c:	f000 f818 	bl	80009b0 <UART_Com>

    CheckSum = (uint8_t)('G' + 'O' + M_0 + M_1 + M_2 + M_3 + M_4);
 8000980:	79fa      	ldrb	r2, [r7, #7]
 8000982:	79bb      	ldrb	r3, [r7, #6]
 8000984:	4413      	add	r3, r2
 8000986:	b2da      	uxtb	r2, r3
 8000988:	797b      	ldrb	r3, [r7, #5]
 800098a:	4413      	add	r3, r2
 800098c:	b2da      	uxtb	r2, r3
 800098e:	793b      	ldrb	r3, [r7, #4]
 8000990:	4413      	add	r3, r2
 8000992:	b2da      	uxtb	r2, r3
 8000994:	f897 3020 	ldrb.w	r3, [r7, #32]
 8000998:	4413      	add	r3, r2
 800099a:	b2db      	uxtb	r3, r3
 800099c:	3b6a      	subs	r3, #106	@ 0x6a
 800099e:	73fb      	strb	r3, [r7, #15]
    UART_Com(CheckSum);
 80009a0:	7bfb      	ldrb	r3, [r7, #15]
 80009a2:	4618      	mov	r0, r3
 80009a4:	f000 f804 	bl	80009b0 <UART_Com>
}
 80009a8:	bf00      	nop
 80009aa:	3714      	adds	r7, #20
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd90      	pop	{r4, r7, pc}

080009b0 <UART_Com>:

void UART_Com(uint8_t V_TX){
 80009b0:	b580      	push	{r7, lr}
 80009b2:	b082      	sub	sp, #8
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	4603      	mov	r3, r0
 80009b8:	71fb      	strb	r3, [r7, #7]
    HAL_UART_Transmit(&huart1, &V_TX, 1, 1);
 80009ba:	1df9      	adds	r1, r7, #7
 80009bc:	2301      	movs	r3, #1
 80009be:	2201      	movs	r2, #1
 80009c0:	4803      	ldr	r0, [pc, #12]	@ (80009d0 <UART_Com+0x20>)
 80009c2:	f003 fc77 	bl	80042b4 <HAL_UART_Transmit>
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	2000019c 	.word	0x2000019c

080009d4 <UART_Receive>:

// ----- Receive ----- //
// read 8 bytes (blocking) and return pointer to buffer
uint8_t* UART_Receive(void){
 80009d4:	b590      	push	{r4, r7, lr}
 80009d6:	b083      	sub	sp, #12
 80009d8:	af00      	add	r7, sp, #0
    for (uint8_t i = 0; i < 8; i++){
 80009da:	2300      	movs	r3, #0
 80009dc:	71fb      	strb	r3, [r7, #7]
 80009de:	e009      	b.n	80009f4 <UART_Receive+0x20>
        PICs_8Bit[i] = UART_Read_1bit();
 80009e0:	79fc      	ldrb	r4, [r7, #7]
 80009e2:	f000 f811 	bl	8000a08 <UART_Read_1bit>
 80009e6:	4603      	mov	r3, r0
 80009e8:	461a      	mov	r2, r3
 80009ea:	4b06      	ldr	r3, [pc, #24]	@ (8000a04 <UART_Receive+0x30>)
 80009ec:	551a      	strb	r2, [r3, r4]
    for (uint8_t i = 0; i < 8; i++){
 80009ee:	79fb      	ldrb	r3, [r7, #7]
 80009f0:	3301      	adds	r3, #1
 80009f2:	71fb      	strb	r3, [r7, #7]
 80009f4:	79fb      	ldrb	r3, [r7, #7]
 80009f6:	2b07      	cmp	r3, #7
 80009f8:	d9f2      	bls.n	80009e0 <UART_Receive+0xc>
    }
    return PICs_8Bit;
 80009fa:	4b02      	ldr	r3, [pc, #8]	@ (8000a04 <UART_Receive+0x30>)
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	370c      	adds	r7, #12
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd90      	pop	{r4, r7, pc}
 8000a04:	20000080 	.word	0x20000080

08000a08 <UART_Read_1bit>:

// ***************************** FUNCTIONS ********************************* //
// ----- read one bit at a time ----- //
uint8_t UART_Read_1bit(void){
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b082      	sub	sp, #8
 8000a0c:	af00      	add	r7, sp, #0
    uint8_t ucCaract = 0;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	71fb      	strb	r3, [r7, #7]
    // Use 1000 ms timeout for robustness during debug; reduce later if needed
    if (HAL_UART_Receive(&huart1, &ucCaract, 1, 1000) != HAL_OK) {
 8000a12:	1df9      	adds	r1, r7, #7
 8000a14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a18:	2201      	movs	r2, #1
 8000a1a:	4806      	ldr	r0, [pc, #24]	@ (8000a34 <UART_Read_1bit+0x2c>)
 8000a1c:	f003 fcd5 	bl	80043ca <HAL_UART_Receive>
 8000a20:	4603      	mov	r3, r0
 8000a22:	2b00      	cmp	r3, #0
 8000a24:	d001      	beq.n	8000a2a <UART_Read_1bit+0x22>
        // on timeout or error return 0 (NUL). You can change behaviour if desired.
        return 0;
 8000a26:	2300      	movs	r3, #0
 8000a28:	e000      	b.n	8000a2c <UART_Read_1bit+0x24>
    }
    return ucCaract;
 8000a2a:	79fb      	ldrb	r3, [r7, #7]
 8000a2c:	4618      	mov	r0, r3
 8000a2e:	3708      	adds	r7, #8
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	2000019c 	.word	0x2000019c

08000a38 <ADC_Read_Raw>:
extern ADC_HandleTypeDef hadc1;


//************************* SETUP MAIN PROGRAM *******************************
uint16_t ADC_Read_Raw(void)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
    uint16_t adcVal = 0;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Start(&hadc1);
 8000a42:	480a      	ldr	r0, [pc, #40]	@ (8000a6c <ADC_Read_Raw+0x34>)
 8000a44:	f001 fb54 	bl	80020f0 <HAL_ADC_Start>

    // Attendre conversion complète
    HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000a48:	f04f 31ff 	mov.w	r1, #4294967295
 8000a4c:	4807      	ldr	r0, [pc, #28]	@ (8000a6c <ADC_Read_Raw+0x34>)
 8000a4e:	f001 fc29 	bl	80022a4 <HAL_ADC_PollForConversion>

    // Lire valeur brute (0–4095)
    adcVal = HAL_ADC_GetValue(&hadc1);
 8000a52:	4806      	ldr	r0, [pc, #24]	@ (8000a6c <ADC_Read_Raw+0x34>)
 8000a54:	f001 fd2c 	bl	80024b0 <HAL_ADC_GetValue>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	80fb      	strh	r3, [r7, #6]

    HAL_ADC_Stop(&hadc1);
 8000a5c:	4803      	ldr	r0, [pc, #12]	@ (8000a6c <ADC_Read_Raw+0x34>)
 8000a5e:	f001 fbf5 	bl	800224c <HAL_ADC_Stop>

    return adcVal;
 8000a62:	88fb      	ldrh	r3, [r7, #6]
 8000a64:	4618      	mov	r0, r3
 8000a66:	3708      	adds	r7, #8
 8000a68:	46bd      	mov	sp, r7
 8000a6a:	bd80      	pop	{r7, pc}
 8000a6c:	200000d0 	.word	0x200000d0

08000a70 <ARM_LOGIC>:
bool RUN_ONCE = TRUE;
bool loop = TRUE;

//************************* SETUP MAIN PROGRAM *******************************
// controlls every parts of the arm
int ARM_LOGIC(int x_coord, int y_coord, int z_coord, bool hand_inst, int *Out_Pivots) {
 8000a70:	b590      	push	{r4, r7, lr}
 8000a72:	b089      	sub	sp, #36	@ 0x24
 8000a74:	af02      	add	r7, sp, #8
 8000a76:	60f8      	str	r0, [r7, #12]
 8000a78:	60b9      	str	r1, [r7, #8]
 8000a7a:	607a      	str	r2, [r7, #4]
 8000a7c:	70fb      	strb	r3, [r7, #3]
    bool RUN_ONCE = TRUE;  // Local, fresh each call
 8000a7e:	2301      	movs	r3, #1
 8000a80:	75fb      	strb	r3, [r7, #23]
    bool loop = FALSE;
 8000a82:	2300      	movs	r3, #0
 8000a84:	75bb      	strb	r3, [r7, #22]

    // shitty fix to make it move in 2 steps if you put the height at AUTO
    while (RUN_ONCE || loop) {
 8000a86:	e05c      	b.n	8000b42 <ARM_LOGIC+0xd2>
        RUN_ONCE = FALSE;
 8000a88:	2300      	movs	r3, #0
 8000a8a:	75fb      	strb	r3, [r7, #23]
        loop = FALSE;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	75bb      	strb	r3, [r7, #22]

        x = (float)y_coord;
 8000a90:	68b8      	ldr	r0, [r7, #8]
 8000a92:	f7ff fc15 	bl	80002c0 <__aeabi_i2f>
 8000a96:	4603      	mov	r3, r0
 8000a98:	4a42      	ldr	r2, [pc, #264]	@ (8000ba4 <ARM_LOGIC+0x134>)
 8000a9a:	6013      	str	r3, [r2, #0]
        y = (float)x_coord;
 8000a9c:	68f8      	ldr	r0, [r7, #12]
 8000a9e:	f7ff fc0f 	bl	80002c0 <__aeabi_i2f>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	4a40      	ldr	r2, [pc, #256]	@ (8000ba8 <ARM_LOGIC+0x138>)
 8000aa6:	6013      	str	r3, [r2, #0]
        z = (float)z_coord;
 8000aa8:	6878      	ldr	r0, [r7, #4]
 8000aaa:	f7ff fc09 	bl	80002c0 <__aeabi_i2f>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	4a3e      	ldr	r2, [pc, #248]	@ (8000bac <ARM_LOGIC+0x13c>)
 8000ab2:	6013      	str	r3, [r2, #0]
        state = hand_inst;
 8000ab4:	4a3e      	ldr	r2, [pc, #248]	@ (8000bb0 <ARM_LOGIC+0x140>)
 8000ab6:	78fb      	ldrb	r3, [r7, #3]
 8000ab8:	7013      	strb	r3, [r2, #0]

        BASE_ROTATION(Pivots);
 8000aba:	483e      	ldr	r0, [pc, #248]	@ (8000bb4 <ARM_LOGIC+0x144>)
 8000abc:	f000 f882 	bl	8000bc4 <BASE_ROTATION>

        if (ARM_ROTATIONS(Pivots) != 0) {
 8000ac0:	483c      	ldr	r0, [pc, #240]	@ (8000bb4 <ARM_LOGIC+0x144>)
 8000ac2:	f000 f8ad 	bl	8000c20 <ARM_ROTATIONS>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	d002      	beq.n	8000ad2 <ARM_LOGIC+0x62>
            return -1; // return error code
 8000acc:	f04f 33ff 	mov.w	r3, #4294967295
 8000ad0:	e063      	b.n	8000b9a <ARM_LOGIC+0x12a>
        }    

        WRIST_ANGLE(Pivots);
 8000ad2:	4838      	ldr	r0, [pc, #224]	@ (8000bb4 <ARM_LOGIC+0x144>)
 8000ad4:	f000 fa7e 	bl	8000fd4 <WRIST_ANGLE>
        PIV_TRANSLATE(Pivots, Out_Pivots);
 8000ad8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000ada:	4836      	ldr	r0, [pc, #216]	@ (8000bb4 <ARM_LOGIC+0x144>)
 8000adc:	f000 fbb2 	bl	8001244 <PIV_TRANSLATE>
        ESTIMATE_DELAY();
 8000ae0:	f000 fc4a 	bl	8001378 <ESTIMATE_DELAY>

        if (!VERIFY_PIVOTS(Out_Pivots)) {
 8000ae4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000ae6:	f000 fc1b 	bl	8001320 <VERIFY_PIVOTS>
 8000aea:	4603      	mov	r3, r0
 8000aec:	f083 0301 	eor.w	r3, r3, #1
 8000af0:	b2db      	uxtb	r3, r3
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d002      	beq.n	8000afc <ARM_LOGIC+0x8c>
            return -1; // return error code
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295
 8000afa:	e04e      	b.n	8000b9a <ARM_LOGIC+0x12a>
        }

        // sends the pivots value to the PIC
        UART_Send(
            (uint8_t)Out_Pivots[0],
 8000afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000afe:	681b      	ldr	r3, [r3, #0]
        UART_Send(
 8000b00:	b2d8      	uxtb	r0, r3
            (uint8_t)Out_Pivots[1],
 8000b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b04:	3304      	adds	r3, #4
 8000b06:	681b      	ldr	r3, [r3, #0]
        UART_Send(
 8000b08:	b2d9      	uxtb	r1, r3
            (uint8_t)Out_Pivots[2],
 8000b0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b0c:	3308      	adds	r3, #8
 8000b0e:	681b      	ldr	r3, [r3, #0]
        UART_Send(
 8000b10:	b2da      	uxtb	r2, r3
            (uint8_t)Out_Pivots[3],
 8000b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b14:	330c      	adds	r3, #12
 8000b16:	681b      	ldr	r3, [r3, #0]
        UART_Send(
 8000b18:	b2dc      	uxtb	r4, r3
            (uint8_t)Out_Pivots[4]
 8000b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b1c:	3310      	adds	r3, #16
 8000b1e:	681b      	ldr	r3, [r3, #0]
        UART_Send(
 8000b20:	b2db      	uxtb	r3, r3
 8000b22:	9300      	str	r3, [sp, #0]
 8000b24:	4623      	mov	r3, r4
 8000b26:	f7ff ff01 	bl	800092c <UART_Send>
        );

        // estimated time of deplacement
        HAL_Delay(Estim_delay);
 8000b2a:	4b23      	ldr	r3, [pc, #140]	@ (8000bb8 <ARM_LOGIC+0x148>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	4618      	mov	r0, r3
 8000b30:	f001 f9e2 	bl	8001ef8 <HAL_Delay>

        // if when to position lower z and redo the logic
        if (z_coord == AUTO) {
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	2b43      	cmp	r3, #67	@ 0x43
 8000b38:	d103      	bne.n	8000b42 <ARM_LOGIC+0xd2>
            loop = TRUE;
 8000b3a:	2301      	movs	r3, #1
 8000b3c:	75bb      	strb	r3, [r7, #22]
            z_coord = 7;
 8000b3e:	2307      	movs	r3, #7
 8000b40:	607b      	str	r3, [r7, #4]
    while (RUN_ONCE || loop) {
 8000b42:	7dfb      	ldrb	r3, [r7, #23]
 8000b44:	2b00      	cmp	r3, #0
 8000b46:	d19f      	bne.n	8000a88 <ARM_LOGIC+0x18>
 8000b48:	7dbb      	ldrb	r3, [r7, #22]
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d19c      	bne.n	8000a88 <ARM_LOGIC+0x18>
        }
    }
    
    // controll the hand (keeps the arm at the same pos)
    HAND_CONTROL(Out_Pivots, state);
 8000b4e:	4b18      	ldr	r3, [pc, #96]	@ (8000bb0 <ARM_LOGIC+0x140>)
 8000b50:	781b      	ldrb	r3, [r3, #0]
 8000b52:	4619      	mov	r1, r3
 8000b54:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8000b56:	f000 facb 	bl	80010f0 <HAND_CONTROL>
    UART_Send(
        (uint8_t)Out_Pivots[0],
 8000b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b5c:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000b5e:	b2d8      	uxtb	r0, r3
        (uint8_t)Out_Pivots[1],
 8000b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b62:	3304      	adds	r3, #4
 8000b64:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000b66:	b2d9      	uxtb	r1, r3
        (uint8_t)Out_Pivots[2],
 8000b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b6a:	3308      	adds	r3, #8
 8000b6c:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000b6e:	b2da      	uxtb	r2, r3
        (uint8_t)Out_Pivots[3],
 8000b70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b72:	330c      	adds	r3, #12
 8000b74:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000b76:	b2dc      	uxtb	r4, r3
        (uint8_t)Out_Pivots[4]
 8000b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b7a:	3310      	adds	r3, #16
 8000b7c:	681b      	ldr	r3, [r3, #0]
    UART_Send(
 8000b7e:	b2db      	uxtb	r3, r3
 8000b80:	9300      	str	r3, [sp, #0]
 8000b82:	4623      	mov	r3, r4
 8000b84:	f7ff fed2 	bl	800092c <UART_Send>
    );
    
    // Update previous pivots at the end
    Old_x = x;
 8000b88:	4b06      	ldr	r3, [pc, #24]	@ (8000ba4 <ARM_LOGIC+0x134>)
 8000b8a:	681b      	ldr	r3, [r3, #0]
 8000b8c:	4a0b      	ldr	r2, [pc, #44]	@ (8000bbc <ARM_LOGIC+0x14c>)
 8000b8e:	6013      	str	r3, [r2, #0]
    Old_y = y;
 8000b90:	4b05      	ldr	r3, [pc, #20]	@ (8000ba8 <ARM_LOGIC+0x138>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a0a      	ldr	r2, [pc, #40]	@ (8000bc0 <ARM_LOGIC+0x150>)
 8000b96:	6013      	str	r3, [r2, #0]

    return 0;
 8000b98:	2300      	movs	r3, #0
}
 8000b9a:	4618      	mov	r0, r3
 8000b9c:	371c      	adds	r7, #28
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd90      	pop	{r4, r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	20000088 	.word	0x20000088
 8000ba8:	2000008c 	.word	0x2000008c
 8000bac:	20000090 	.word	0x20000090
 8000bb0:	20000094 	.word	0x20000094
 8000bb4:	200000a8 	.word	0x200000a8
 8000bb8:	200000cc 	.word	0x200000cc
 8000bbc:	200000c0 	.word	0x200000c0
 8000bc0:	200000c4 	.word	0x200000c4

08000bc4 <BASE_ROTATION>:

// ***************************** FUNCTIONS ************************************* //
// ----- BASE ROTATION (PIV 0) ----- //
// Calculates the base rotation angle to point the arm toward the target
// Uses atan2(y,x) to get the angle in the horizontal plane
void BASE_ROTATION(int *Pivots){
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	6078      	str	r0, [r7, #4]
    Pivots[0] = (int)roundf(atan2f(y, x) * 180.0f / PI) + 3;
 8000bcc:	4b10      	ldr	r3, [pc, #64]	@ (8000c10 <BASE_ROTATION+0x4c>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	4a10      	ldr	r2, [pc, #64]	@ (8000c14 <BASE_ROTATION+0x50>)
 8000bd2:	6812      	ldr	r2, [r2, #0]
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	4618      	mov	r0, r3
 8000bd8:	f003 fe38 	bl	800484c <atan2f>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	490e      	ldr	r1, [pc, #56]	@ (8000c18 <BASE_ROTATION+0x54>)
 8000be0:	4618      	mov	r0, r3
 8000be2:	f7ff fbc1 	bl	8000368 <__aeabi_fmul>
 8000be6:	4603      	mov	r3, r0
 8000be8:	490c      	ldr	r1, [pc, #48]	@ (8000c1c <BASE_ROTATION+0x58>)
 8000bea:	4618      	mov	r0, r3
 8000bec:	f7ff fc70 	bl	80004d0 <__aeabi_fdiv>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f003 fe54 	bl	80048a0 <roundf>
 8000bf8:	4603      	mov	r3, r0
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff fd90 	bl	8000720 <__aeabi_f2iz>
 8000c00:	4603      	mov	r3, r0
 8000c02:	1cda      	adds	r2, r3, #3
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	601a      	str	r2, [r3, #0]
}
 8000c08:	bf00      	nop
 8000c0a:	3708      	adds	r7, #8
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}
 8000c10:	2000008c 	.word	0x2000008c
 8000c14:	20000088 	.word	0x20000088
 8000c18:	43340000 	.word	0x43340000
 8000c1c:	40490fd0 	.word	0x40490fd0

08000c20 <ARM_ROTATIONS>:
// Calculates shoulder and elbow angles using inverse kinematics
// First gets horizontal distance, then adds vertical offset (height)
// 'reach' is the 3D straight-line distance from shoulder to target wrist position
// Uses law of cosines to solve the triangle formed by upper arm, forearm, and reach
// Returns -1 if target is unreachable (too far or too close)
int ARM_ROTATIONS(int *Pivots) {    
 8000c20:	b590      	push	{r4, r7, lr}
 8000c22:	b08f      	sub	sp, #60	@ 0x3c
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
    // Horizontal distance from base to target
    distance = hypotf(x, y);
 8000c28:	4b5f      	ldr	r3, [pc, #380]	@ (8000da8 <ARM_ROTATIONS+0x188>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	4a5f      	ldr	r2, [pc, #380]	@ (8000dac <ARM_ROTATIONS+0x18c>)
 8000c2e:	6812      	ldr	r2, [r2, #0]
 8000c30:	4611      	mov	r1, r2
 8000c32:	4618      	mov	r0, r3
 8000c34:	f003 fe0c 	bl	8004850 <hypotf>
 8000c38:	4603      	mov	r3, r0
 8000c3a:	4a5d      	ldr	r2, [pc, #372]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000c3c:	6013      	str	r3, [r2, #0]
    
    height = z;
 8000c3e:	4b5d      	ldr	r3, [pc, #372]	@ (8000db4 <ARM_ROTATIONS+0x194>)
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	4a5d      	ldr	r2, [pc, #372]	@ (8000db8 <ARM_ROTATIONS+0x198>)
 8000c44:	6013      	str	r3, [r2, #0]
    // used later to have a 2 step movement
    if ((int)height == AUTO) height = 10.0f;
 8000c46:	4b5c      	ldr	r3, [pc, #368]	@ (8000db8 <ARM_ROTATIONS+0x198>)
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff fd68 	bl	8000720 <__aeabi_f2iz>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b43      	cmp	r3, #67	@ 0x43
 8000c54:	d102      	bne.n	8000c5c <ARM_ROTATIONS+0x3c>
 8000c56:	4b58      	ldr	r3, [pc, #352]	@ (8000db8 <ARM_ROTATIONS+0x198>)
 8000c58:	4a58      	ldr	r2, [pc, #352]	@ (8000dbc <ARM_ROTATIONS+0x19c>)
 8000c5a:	601a      	str	r2, [r3, #0]
    
    // Vertical offset and also need to apply
    // compensation based on distance
    // 10→15: error 4→5
    if      (distance <= 15.0f) {compensation = -4.0f - (distance - 10.0f) * 0.2f;} 
 8000c5c:	4b54      	ldr	r3, [pc, #336]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4957      	ldr	r1, [pc, #348]	@ (8000dc0 <ARM_ROTATIONS+0x1a0>)
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fd28 	bl	80006b8 <__aeabi_fcmple>
 8000c68:	4603      	mov	r3, r0
 8000c6a:	2b00      	cmp	r3, #0
 8000c6c:	d014      	beq.n	8000c98 <ARM_ROTATIONS+0x78>
 8000c6e:	4b50      	ldr	r3, [pc, #320]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4952      	ldr	r1, [pc, #328]	@ (8000dbc <ARM_ROTATIONS+0x19c>)
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff fa6d 	bl	8000154 <__aeabi_fsub>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4951      	ldr	r1, [pc, #324]	@ (8000dc4 <ARM_ROTATIONS+0x1a4>)
 8000c7e:	4618      	mov	r0, r3
 8000c80:	f7ff fb72 	bl	8000368 <__aeabi_fmul>
 8000c84:	4603      	mov	r3, r0
 8000c86:	4619      	mov	r1, r3
 8000c88:	484f      	ldr	r0, [pc, #316]	@ (8000dc8 <ARM_ROTATIONS+0x1a8>)
 8000c8a:	f7ff fa63 	bl	8000154 <__aeabi_fsub>
 8000c8e:	4603      	mov	r3, r0
 8000c90:	461a      	mov	r2, r3
 8000c92:	4b4e      	ldr	r3, [pc, #312]	@ (8000dcc <ARM_ROTATIONS+0x1ac>)
 8000c94:	601a      	str	r2, [r3, #0]
 8000c96:	e03a      	b.n	8000d0e <ARM_ROTATIONS+0xee>
    // 15→25: error 5→0  
    else if (distance <= 25.0f) {compensation = -5.0f + (distance - 15.0f) * 0.5f;} 
 8000c98:	4b45      	ldr	r3, [pc, #276]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	494c      	ldr	r1, [pc, #304]	@ (8000dd0 <ARM_ROTATIONS+0x1b0>)
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f7ff fd0a 	bl	80006b8 <__aeabi_fcmple>
 8000ca4:	4603      	mov	r3, r0
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d015      	beq.n	8000cd6 <ARM_ROTATIONS+0xb6>
 8000caa:	4b41      	ldr	r3, [pc, #260]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000cac:	681b      	ldr	r3, [r3, #0]
 8000cae:	4944      	ldr	r1, [pc, #272]	@ (8000dc0 <ARM_ROTATIONS+0x1a0>)
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f7ff fa4f 	bl	8000154 <__aeabi_fsub>
 8000cb6:	4603      	mov	r3, r0
 8000cb8:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8000cbc:	4618      	mov	r0, r3
 8000cbe:	f7ff fb53 	bl	8000368 <__aeabi_fmul>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	4943      	ldr	r1, [pc, #268]	@ (8000dd4 <ARM_ROTATIONS+0x1b4>)
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	f7ff fa44 	bl	8000154 <__aeabi_fsub>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	461a      	mov	r2, r3
 8000cd0:	4b3e      	ldr	r3, [pc, #248]	@ (8000dcc <ARM_ROTATIONS+0x1ac>)
 8000cd2:	601a      	str	r2, [r3, #0]
 8000cd4:	e01b      	b.n	8000d0e <ARM_ROTATIONS+0xee>
    // 25→35: error 0→-3
    else if (distance <= 35.0f) {compensation = (distance - 25.0f) * 0.3f;} 
 8000cd6:	4b36      	ldr	r3, [pc, #216]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	493f      	ldr	r1, [pc, #252]	@ (8000dd8 <ARM_ROTATIONS+0x1b8>)
 8000cdc:	4618      	mov	r0, r3
 8000cde:	f7ff fceb 	bl	80006b8 <__aeabi_fcmple>
 8000ce2:	4603      	mov	r3, r0
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d00f      	beq.n	8000d08 <ARM_ROTATIONS+0xe8>
 8000ce8:	4b31      	ldr	r3, [pc, #196]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000cea:	681b      	ldr	r3, [r3, #0]
 8000cec:	4938      	ldr	r1, [pc, #224]	@ (8000dd0 <ARM_ROTATIONS+0x1b0>)
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f7ff fa30 	bl	8000154 <__aeabi_fsub>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	4939      	ldr	r1, [pc, #228]	@ (8000ddc <ARM_ROTATIONS+0x1bc>)
 8000cf8:	4618      	mov	r0, r3
 8000cfa:	f7ff fb35 	bl	8000368 <__aeabi_fmul>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	461a      	mov	r2, r3
 8000d02:	4b32      	ldr	r3, [pc, #200]	@ (8000dcc <ARM_ROTATIONS+0x1ac>)
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	e002      	b.n	8000d0e <ARM_ROTATIONS+0xee>
    // 35+: stays -3
    else                        {compensation = 3.0f;}
 8000d08:	4b30      	ldr	r3, [pc, #192]	@ (8000dcc <ARM_ROTATIONS+0x1ac>)
 8000d0a:	4a35      	ldr	r2, [pc, #212]	@ (8000de0 <ARM_ROTATIONS+0x1c0>)
 8000d0c:	601a      	str	r2, [r3, #0]
    
    height += compensation;
 8000d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8000db8 <ARM_ROTATIONS+0x198>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4a2e      	ldr	r2, [pc, #184]	@ (8000dcc <ARM_ROTATIONS+0x1ac>)
 8000d14:	6812      	ldr	r2, [r2, #0]
 8000d16:	4611      	mov	r1, r2
 8000d18:	4618      	mov	r0, r3
 8000d1a:	f7ff fa1d 	bl	8000158 <__addsf3>
 8000d1e:	4603      	mov	r3, r0
 8000d20:	461a      	mov	r2, r3
 8000d22:	4b25      	ldr	r3, [pc, #148]	@ (8000db8 <ARM_ROTATIONS+0x198>)
 8000d24:	601a      	str	r2, [r3, #0]

    // 3D distance in vertical plane from shoulder to wrist
    reach = hypotf(distance, height);
 8000d26:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <ARM_ROTATIONS+0x190>)
 8000d28:	681b      	ldr	r3, [r3, #0]
 8000d2a:	4a23      	ldr	r2, [pc, #140]	@ (8000db8 <ARM_ROTATIONS+0x198>)
 8000d2c:	6812      	ldr	r2, [r2, #0]
 8000d2e:	4611      	mov	r1, r2
 8000d30:	4618      	mov	r0, r3
 8000d32:	f003 fd8d 	bl	8004850 <hypotf>
 8000d36:	4603      	mov	r3, r0
 8000d38:	4a2a      	ldr	r2, [pc, #168]	@ (8000de4 <ARM_ROTATIONS+0x1c4>)
 8000d3a:	6013      	str	r3, [r2, #0]
    
    float L1f = L1;
 8000d3c:	4b2a      	ldr	r3, [pc, #168]	@ (8000de8 <ARM_ROTATIONS+0x1c8>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	627b      	str	r3, [r7, #36]	@ 0x24
    float L2f = L2;
 8000d42:	4b2a      	ldr	r3, [pc, #168]	@ (8000dec <ARM_ROTATIONS+0x1cc>)
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	623b      	str	r3, [r7, #32]
    
    // Check if target is reachable
    if (reach > (L1f + L2f) - 0.001f) return -1;  // too far
 8000d48:	6a39      	ldr	r1, [r7, #32]
 8000d4a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d4c:	f7ff fa04 	bl	8000158 <__addsf3>
 8000d50:	4603      	mov	r3, r0
 8000d52:	4927      	ldr	r1, [pc, #156]	@ (8000df0 <ARM_ROTATIONS+0x1d0>)
 8000d54:	4618      	mov	r0, r3
 8000d56:	f7ff f9fd 	bl	8000154 <__aeabi_fsub>
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	461a      	mov	r2, r3
 8000d5e:	4b21      	ldr	r3, [pc, #132]	@ (8000de4 <ARM_ROTATIONS+0x1c4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4619      	mov	r1, r3
 8000d64:	4610      	mov	r0, r2
 8000d66:	f7ff fc9d 	bl	80006a4 <__aeabi_fcmplt>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d002      	beq.n	8000d76 <ARM_ROTATIONS+0x156>
 8000d70:	f04f 33ff 	mov.w	r3, #4294967295
 8000d74:	e11f      	b.n	8000fb6 <ARM_ROTATIONS+0x396>
    if (reach < fabsf(L1f - L2f) + 0.001f) return -1;  // too close
 8000d76:	6a39      	ldr	r1, [r7, #32]
 8000d78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d7a:	f7ff f9eb 	bl	8000154 <__aeabi_fsub>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8000d84:	491a      	ldr	r1, [pc, #104]	@ (8000df0 <ARM_ROTATIONS+0x1d0>)
 8000d86:	4618      	mov	r0, r3
 8000d88:	f7ff f9e6 	bl	8000158 <__addsf3>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	461a      	mov	r2, r3
 8000d90:	4b14      	ldr	r3, [pc, #80]	@ (8000de4 <ARM_ROTATIONS+0x1c4>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4619      	mov	r1, r3
 8000d96:	4610      	mov	r0, r2
 8000d98:	f7ff fca2 	bl	80006e0 <__aeabi_fcmpgt>
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d028      	beq.n	8000df4 <ARM_ROTATIONS+0x1d4>
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	e106      	b.n	8000fb6 <ARM_ROTATIONS+0x396>
 8000da8:	20000088 	.word	0x20000088
 8000dac:	2000008c 	.word	0x2000008c
 8000db0:	20000098 	.word	0x20000098
 8000db4:	20000090 	.word	0x20000090
 8000db8:	2000009c 	.word	0x2000009c
 8000dbc:	41200000 	.word	0x41200000
 8000dc0:	41700000 	.word	0x41700000
 8000dc4:	3e4ccccd 	.word	0x3e4ccccd
 8000dc8:	c0800000 	.word	0xc0800000
 8000dcc:	200000a4 	.word	0x200000a4
 8000dd0:	41c80000 	.word	0x41c80000
 8000dd4:	40a00000 	.word	0x40a00000
 8000dd8:	420c0000 	.word	0x420c0000
 8000ddc:	3e99999a 	.word	0x3e99999a
 8000de0:	40400000 	.word	0x40400000
 8000de4:	200000a0 	.word	0x200000a0
 8000de8:	20000000 	.word	0x20000000
 8000dec:	20000004 	.word	0x20000004
 8000df0:	3a83126f 	.word	0x3a83126f
    
    // Calculate elbow angle using law of cosines
    // This is the internal angle between upper arm and forearm
    float cos_internal = (L1f*L1f + L2f*L2f - reach*reach) / (2.0f * L1f * L2f);
 8000df4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000df6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000df8:	f7ff fab6 	bl	8000368 <__aeabi_fmul>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	461c      	mov	r4, r3
 8000e00:	6a39      	ldr	r1, [r7, #32]
 8000e02:	6a38      	ldr	r0, [r7, #32]
 8000e04:	f7ff fab0 	bl	8000368 <__aeabi_fmul>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	4620      	mov	r0, r4
 8000e0e:	f7ff f9a3 	bl	8000158 <__addsf3>
 8000e12:	4603      	mov	r3, r0
 8000e14:	461c      	mov	r4, r3
 8000e16:	4b6a      	ldr	r3, [pc, #424]	@ (8000fc0 <ARM_ROTATIONS+0x3a0>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a69      	ldr	r2, [pc, #420]	@ (8000fc0 <ARM_ROTATIONS+0x3a0>)
 8000e1c:	6812      	ldr	r2, [r2, #0]
 8000e1e:	4611      	mov	r1, r2
 8000e20:	4618      	mov	r0, r3
 8000e22:	f7ff faa1 	bl	8000368 <__aeabi_fmul>
 8000e26:	4603      	mov	r3, r0
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4620      	mov	r0, r4
 8000e2c:	f7ff f992 	bl	8000154 <__aeabi_fsub>
 8000e30:	4603      	mov	r3, r0
 8000e32:	461c      	mov	r4, r3
 8000e34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e36:	4619      	mov	r1, r3
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f7ff f98d 	bl	8000158 <__addsf3>
 8000e3e:	4603      	mov	r3, r0
 8000e40:	6a39      	ldr	r1, [r7, #32]
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff fa90 	bl	8000368 <__aeabi_fmul>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4620      	mov	r0, r4
 8000e4e:	f7ff fb3f 	bl	80004d0 <__aeabi_fdiv>
 8000e52:	4603      	mov	r3, r0
 8000e54:	637b      	str	r3, [r7, #52]	@ 0x34
    if (cos_internal > 1.0f) cos_internal = 1.0f;
 8000e56:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000e5a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000e5c:	f7ff fc40 	bl	80006e0 <__aeabi_fcmpgt>
 8000e60:	4603      	mov	r3, r0
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d002      	beq.n	8000e6c <ARM_ROTATIONS+0x24c>
 8000e66:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000e6a:	637b      	str	r3, [r7, #52]	@ 0x34
    if (cos_internal < -1.0f) cos_internal = -1.0f;
 8000e6c:	4955      	ldr	r1, [pc, #340]	@ (8000fc4 <ARM_ROTATIONS+0x3a4>)
 8000e6e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000e70:	f7ff fc18 	bl	80006a4 <__aeabi_fcmplt>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <ARM_ROTATIONS+0x25e>
 8000e7a:	4b52      	ldr	r3, [pc, #328]	@ (8000fc4 <ARM_ROTATIONS+0x3a4>)
 8000e7c:	637b      	str	r3, [r7, #52]	@ 0x34
    float internal_rad = acosf(cos_internal);
 8000e7e:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8000e80:	f003 fcc4 	bl	800480c <acosf>
 8000e84:	61f8      	str	r0, [r7, #28]
    float pivot2_deg = internal_rad * (180.0f / PI);
 8000e86:	4950      	ldr	r1, [pc, #320]	@ (8000fc8 <ARM_ROTATIONS+0x3a8>)
 8000e88:	69f8      	ldr	r0, [r7, #28]
 8000e8a:	f7ff fa6d 	bl	8000368 <__aeabi_fmul>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	61bb      	str	r3, [r7, #24]
    
    // Calculate shoulder angle
    // alpha = angle to target from horizontal
    // beta = angle offset due to arm triangle geometry
    float alpha = atan2f(height, distance);
 8000e92:	4b4e      	ldr	r3, [pc, #312]	@ (8000fcc <ARM_ROTATIONS+0x3ac>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	4a4e      	ldr	r2, [pc, #312]	@ (8000fd0 <ARM_ROTATIONS+0x3b0>)
 8000e98:	6812      	ldr	r2, [r2, #0]
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f003 fcd5 	bl	800484c <atan2f>
 8000ea2:	6178      	str	r0, [r7, #20]
    
    float cos_beta = (L1f*L1f + reach*reach - L2f*L2f) / (2.0f * L1f * reach);
 8000ea4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8000ea6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000ea8:	f7ff fa5e 	bl	8000368 <__aeabi_fmul>
 8000eac:	4603      	mov	r3, r0
 8000eae:	461c      	mov	r4, r3
 8000eb0:	4b43      	ldr	r3, [pc, #268]	@ (8000fc0 <ARM_ROTATIONS+0x3a0>)
 8000eb2:	681b      	ldr	r3, [r3, #0]
 8000eb4:	4a42      	ldr	r2, [pc, #264]	@ (8000fc0 <ARM_ROTATIONS+0x3a0>)
 8000eb6:	6812      	ldr	r2, [r2, #0]
 8000eb8:	4611      	mov	r1, r2
 8000eba:	4618      	mov	r0, r3
 8000ebc:	f7ff fa54 	bl	8000368 <__aeabi_fmul>
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4620      	mov	r0, r4
 8000ec6:	f7ff f947 	bl	8000158 <__addsf3>
 8000eca:	4603      	mov	r3, r0
 8000ecc:	461c      	mov	r4, r3
 8000ece:	6a39      	ldr	r1, [r7, #32]
 8000ed0:	6a38      	ldr	r0, [r7, #32]
 8000ed2:	f7ff fa49 	bl	8000368 <__aeabi_fmul>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4619      	mov	r1, r3
 8000eda:	4620      	mov	r0, r4
 8000edc:	f7ff f93a 	bl	8000154 <__aeabi_fsub>
 8000ee0:	4603      	mov	r3, r0
 8000ee2:	461c      	mov	r4, r3
 8000ee4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	4618      	mov	r0, r3
 8000eea:	f7ff f935 	bl	8000158 <__addsf3>
 8000eee:	4603      	mov	r3, r0
 8000ef0:	461a      	mov	r2, r3
 8000ef2:	4b33      	ldr	r3, [pc, #204]	@ (8000fc0 <ARM_ROTATIONS+0x3a0>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	4619      	mov	r1, r3
 8000ef8:	4610      	mov	r0, r2
 8000efa:	f7ff fa35 	bl	8000368 <__aeabi_fmul>
 8000efe:	4603      	mov	r3, r0
 8000f00:	4619      	mov	r1, r3
 8000f02:	4620      	mov	r0, r4
 8000f04:	f7ff fae4 	bl	80004d0 <__aeabi_fdiv>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (cos_beta > 1.0f) cos_beta = 1.0f;
 8000f0c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8000f10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000f12:	f7ff fbe5 	bl	80006e0 <__aeabi_fcmpgt>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d002      	beq.n	8000f22 <ARM_ROTATIONS+0x302>
 8000f1c:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 8000f20:	633b      	str	r3, [r7, #48]	@ 0x30
    if (cos_beta < -1.0f) cos_beta = -1.0f;
 8000f22:	4928      	ldr	r1, [pc, #160]	@ (8000fc4 <ARM_ROTATIONS+0x3a4>)
 8000f24:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000f26:	f7ff fbbd 	bl	80006a4 <__aeabi_fcmplt>
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	2b00      	cmp	r3, #0
 8000f2e:	d001      	beq.n	8000f34 <ARM_ROTATIONS+0x314>
 8000f30:	4b24      	ldr	r3, [pc, #144]	@ (8000fc4 <ARM_ROTATIONS+0x3a4>)
 8000f32:	633b      	str	r3, [r7, #48]	@ 0x30
    float beta = acosf(cos_beta);
 8000f34:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000f36:	f003 fc69 	bl	800480c <acosf>
 8000f3a:	6138      	str	r0, [r7, #16]
    
    // Shoulder angle = target angle + geometry offset
    float pivot1_rad = alpha + beta;
 8000f3c:	6939      	ldr	r1, [r7, #16]
 8000f3e:	6978      	ldr	r0, [r7, #20]
 8000f40:	f7ff f90a 	bl	8000158 <__addsf3>
 8000f44:	4603      	mov	r3, r0
 8000f46:	60fb      	str	r3, [r7, #12]
    float pivot1_deg = pivot1_rad * (180.0f / PI);
 8000f48:	491f      	ldr	r1, [pc, #124]	@ (8000fc8 <ARM_ROTATIONS+0x3a8>)
 8000f4a:	68f8      	ldr	r0, [r7, #12]
 8000f4c:	f7ff fa0c 	bl	8000368 <__aeabi_fmul>
 8000f50:	4603      	mov	r3, r0
 8000f52:	60bb      	str	r3, [r7, #8]
    
    int s = (int) roundf(pivot1_deg);
 8000f54:	68b8      	ldr	r0, [r7, #8]
 8000f56:	f003 fca3 	bl	80048a0 <roundf>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f7ff fbdf 	bl	8000720 <__aeabi_f2iz>
 8000f62:	4603      	mov	r3, r0
 8000f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    int e = (int) roundf(pivot2_deg);
 8000f66:	69b8      	ldr	r0, [r7, #24]
 8000f68:	f003 fc9a 	bl	80048a0 <roundf>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	4618      	mov	r0, r3
 8000f70:	f7ff fbd6 	bl	8000720 <__aeabi_f2iz>
 8000f74:	4603      	mov	r3, r0
 8000f76:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    // Clamp to motor limits
    if (s < 0) s = 0;
 8000f78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	da01      	bge.n	8000f82 <ARM_ROTATIONS+0x362>
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (s > 131) s = 131;
 8000f82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f84:	2b83      	cmp	r3, #131	@ 0x83
 8000f86:	dd01      	ble.n	8000f8c <ARM_ROTATIONS+0x36c>
 8000f88:	2383      	movs	r3, #131	@ 0x83
 8000f8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (e < 0) e = 0;
 8000f8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	da01      	bge.n	8000f96 <ARM_ROTATIONS+0x376>
 8000f92:	2300      	movs	r3, #0
 8000f94:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (e > 400) e = 400;
 8000f96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000f98:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 8000f9c:	dd02      	ble.n	8000fa4 <ARM_ROTATIONS+0x384>
 8000f9e:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
    
    Pivots[1] = s;
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	3304      	adds	r3, #4
 8000fa8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000faa:	601a      	str	r2, [r3, #0]
    Pivots[2] = e;
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	3308      	adds	r3, #8
 8000fb0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000fb2:	601a      	str	r2, [r3, #0]
    return 0;
 8000fb4:	2300      	movs	r3, #0
}
 8000fb6:	4618      	mov	r0, r3
 8000fb8:	373c      	adds	r7, #60	@ 0x3c
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd90      	pop	{r4, r7, pc}
 8000fbe:	bf00      	nop
 8000fc0:	200000a0 	.word	0x200000a0
 8000fc4:	bf800000 	.word	0xbf800000
 8000fc8:	42652eed 	.word	0x42652eed
 8000fcc:	2000009c 	.word	0x2000009c
 8000fd0:	20000098 	.word	0x20000098

08000fd4 <WRIST_ANGLE>:

// ----- WRIST ANGLE (PIV 3)----- //
// Keeps the gripper pointing straight down regardless of arm position
// Compensates for the combined angles of shoulder and elbow
// Formula: 270° - shoulder - elbow keeps gripper vertical
void WRIST_ANGLE(int *Pivots){
 8000fd4:	b590      	push	{r4, r7, lr}
 8000fd6:	b087      	sub	sp, #28
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
    int shoulder = Pivots[1];
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	60fb      	str	r3, [r7, #12]
    int elbow = Pivots[2];
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	689b      	ldr	r3, [r3, #8]
 8000fe6:	60bb      	str	r3, [r7, #8]
    
    // Distance-based offset to keep gripper pointing down
    // Compensates for mechanical nonlinearity in the arm
    float offset;
    if (distance <= 15.0f) {
 8000fe8:	4b39      	ldr	r3, [pc, #228]	@ (80010d0 <WRIST_ANGLE+0xfc>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4939      	ldr	r1, [pc, #228]	@ (80010d4 <WRIST_ANGLE+0x100>)
 8000fee:	4618      	mov	r0, r3
 8000ff0:	f7ff fb62 	bl	80006b8 <__aeabi_fcmple>
 8000ff4:	4603      	mov	r3, r0
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d002      	beq.n	8001000 <WRIST_ANGLE+0x2c>
        offset = 17.0f;
 8000ffa:	4b37      	ldr	r3, [pc, #220]	@ (80010d8 <WRIST_ANGLE+0x104>)
 8000ffc:	617b      	str	r3, [r7, #20]
 8000ffe:	e02d      	b.n	800105c <WRIST_ANGLE+0x88>
    } else if (distance <= 25.0f) {
 8001000:	4b33      	ldr	r3, [pc, #204]	@ (80010d0 <WRIST_ANGLE+0xfc>)
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	4935      	ldr	r1, [pc, #212]	@ (80010dc <WRIST_ANGLE+0x108>)
 8001006:	4618      	mov	r0, r3
 8001008:	f7ff fb56 	bl	80006b8 <__aeabi_fcmple>
 800100c:	4603      	mov	r3, r0
 800100e:	2b00      	cmp	r3, #0
 8001010:	d012      	beq.n	8001038 <WRIST_ANGLE+0x64>
        // Steep slope: 17° at d=15 → 36° at d=25
        offset = 17.0f + (distance - 15.0f) * 1.9f;
 8001012:	4b2f      	ldr	r3, [pc, #188]	@ (80010d0 <WRIST_ANGLE+0xfc>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	492f      	ldr	r1, [pc, #188]	@ (80010d4 <WRIST_ANGLE+0x100>)
 8001018:	4618      	mov	r0, r3
 800101a:	f7ff f89b 	bl	8000154 <__aeabi_fsub>
 800101e:	4603      	mov	r3, r0
 8001020:	492f      	ldr	r1, [pc, #188]	@ (80010e0 <WRIST_ANGLE+0x10c>)
 8001022:	4618      	mov	r0, r3
 8001024:	f7ff f9a0 	bl	8000368 <__aeabi_fmul>
 8001028:	4603      	mov	r3, r0
 800102a:	492b      	ldr	r1, [pc, #172]	@ (80010d8 <WRIST_ANGLE+0x104>)
 800102c:	4618      	mov	r0, r3
 800102e:	f7ff f893 	bl	8000158 <__addsf3>
 8001032:	4603      	mov	r3, r0
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	e011      	b.n	800105c <WRIST_ANGLE+0x88>
    } else {
        // Flat slope: 36° at d=25 → 41° at d=40
        offset = 36.0f + (distance - 25.0f) * 0.33f;
 8001038:	4b25      	ldr	r3, [pc, #148]	@ (80010d0 <WRIST_ANGLE+0xfc>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4927      	ldr	r1, [pc, #156]	@ (80010dc <WRIST_ANGLE+0x108>)
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff f888 	bl	8000154 <__aeabi_fsub>
 8001044:	4603      	mov	r3, r0
 8001046:	4927      	ldr	r1, [pc, #156]	@ (80010e4 <WRIST_ANGLE+0x110>)
 8001048:	4618      	mov	r0, r3
 800104a:	f7ff f98d 	bl	8000368 <__aeabi_fmul>
 800104e:	4603      	mov	r3, r0
 8001050:	4925      	ldr	r1, [pc, #148]	@ (80010e8 <WRIST_ANGLE+0x114>)
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff f880 	bl	8000158 <__addsf3>
 8001058:	4603      	mov	r3, r0
 800105a:	617b      	str	r3, [r7, #20]
    }
    
    // Wrist angle = base formula + offset
    int wrist = (int)roundf(265.0f - (float)shoulder - (float)elbow + offset);
 800105c:	68f8      	ldr	r0, [r7, #12]
 800105e:	f7ff f92f 	bl	80002c0 <__aeabi_i2f>
 8001062:	4603      	mov	r3, r0
 8001064:	4619      	mov	r1, r3
 8001066:	4821      	ldr	r0, [pc, #132]	@ (80010ec <WRIST_ANGLE+0x118>)
 8001068:	f7ff f874 	bl	8000154 <__aeabi_fsub>
 800106c:	4603      	mov	r3, r0
 800106e:	461c      	mov	r4, r3
 8001070:	68b8      	ldr	r0, [r7, #8]
 8001072:	f7ff f925 	bl	80002c0 <__aeabi_i2f>
 8001076:	4603      	mov	r3, r0
 8001078:	4619      	mov	r1, r3
 800107a:	4620      	mov	r0, r4
 800107c:	f7ff f86a 	bl	8000154 <__aeabi_fsub>
 8001080:	4603      	mov	r3, r0
 8001082:	6979      	ldr	r1, [r7, #20]
 8001084:	4618      	mov	r0, r3
 8001086:	f7ff f867 	bl	8000158 <__addsf3>
 800108a:	4603      	mov	r3, r0
 800108c:	4618      	mov	r0, r3
 800108e:	f003 fc07 	bl	80048a0 <roundf>
 8001092:	4603      	mov	r3, r0
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fb43 	bl	8000720 <__aeabi_f2iz>
 800109a:	4603      	mov	r3, r0
 800109c:	613b      	str	r3, [r7, #16]
    
    // Normalize to 0-360
    while (wrist < 0) wrist += 360;
 800109e:	e003      	b.n	80010a8 <WRIST_ANGLE+0xd4>
 80010a0:	693b      	ldr	r3, [r7, #16]
 80010a2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 80010a6:	613b      	str	r3, [r7, #16]
 80010a8:	693b      	ldr	r3, [r7, #16]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	dbf8      	blt.n	80010a0 <WRIST_ANGLE+0xcc>
    while (wrist >= 360) wrist -= 360;
 80010ae:	e003      	b.n	80010b8 <WRIST_ANGLE+0xe4>
 80010b0:	693b      	ldr	r3, [r7, #16]
 80010b2:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 80010b6:	613b      	str	r3, [r7, #16]
 80010b8:	693b      	ldr	r3, [r7, #16]
 80010ba:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 80010be:	daf7      	bge.n	80010b0 <WRIST_ANGLE+0xdc>
    
    Pivots[3] = wrist;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	330c      	adds	r3, #12
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	601a      	str	r2, [r3, #0]
}
 80010c8:	bf00      	nop
 80010ca:	371c      	adds	r7, #28
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd90      	pop	{r4, r7, pc}
 80010d0:	20000098 	.word	0x20000098
 80010d4:	41700000 	.word	0x41700000
 80010d8:	41880000 	.word	0x41880000
 80010dc:	41c80000 	.word	0x41c80000
 80010e0:	3ff33333 	.word	0x3ff33333
 80010e4:	3ea8f5c3 	.word	0x3ea8f5c3
 80010e8:	42100000 	.word	0x42100000
 80010ec:	43848000 	.word	0x43848000

080010f0 <HAND_CONTROL>:
// ----- HAND CONTROL (PIV 4) ----- //
// Controls gripper opening:
// 0 Deg = fully opened, 90 Deg = fully closed 
// Angle = 0.439024 × pwm  (pwm = 0 to 205)
// later will add a ststem to know if tis holdding something
void HAND_CONTROL(int *Out_Pivots, bool hand_state) {
 80010f0:	b480      	push	{r7}
 80010f2:	b083      	sub	sp, #12
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	70fb      	strb	r3, [r7, #3]
    if (hand_state == OPEN) {
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d004      	beq.n	800110c <HAND_CONTROL+0x1c>
        Out_Pivots[4] = 0;
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3310      	adds	r3, #16
 8001106:	2200      	movs	r2, #0
 8001108:	601a      	str	r2, [r3, #0]
 800110a:	e003      	b.n	8001114 <HAND_CONTROL+0x24>
    } else {
        Out_Pivots[4] = 205;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	3310      	adds	r3, #16
 8001110:	22cd      	movs	r2, #205	@ 0xcd
 8001112:	601a      	str	r2, [r3, #0]
    }
    prev_hand_pwm = Out_Pivots[4];  // save for next time
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	691b      	ldr	r3, [r3, #16]
 8001118:	4a03      	ldr	r2, [pc, #12]	@ (8001128 <HAND_CONTROL+0x38>)
 800111a:	6013      	str	r3, [r2, #0]
}
 800111c:	bf00      	nop
 800111e:	370c      	adds	r7, #12
 8001120:	46bd      	mov	sp, r7
 8001122:	bc80      	pop	{r7}
 8001124:	4770      	bx	lr
 8001126:	bf00      	nop
 8001128:	200000bc 	.word	0x200000bc

0800112c <linear_deg_to_pwm>:
// Converts angle values (degrees) into PWM motor control values (0-205)
// Uses linear interpolation between calibration table endpoints
// Different pivots have different angle-to-PWM mappings based on physical calibration
// i genuenly dont know how this magic works so i wont even bother tryign to
// understand what gpt cooked
static inline int linear_deg_to_pwm(int deg, int deg0, int deg205){
 800112c:	b480      	push	{r7}
 800112e:	b08b      	sub	sp, #44	@ 0x2c
 8001130:	af00      	add	r7, sp, #0
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	607a      	str	r2, [r7, #4]
    int denom = deg205 - deg0;
 8001138:	687a      	ldr	r2, [r7, #4]
 800113a:	68bb      	ldr	r3, [r7, #8]
 800113c:	1ad3      	subs	r3, r2, r3
 800113e:	623b      	str	r3, [r7, #32]
    
    if (denom == 0) return 0;
 8001140:	6a3b      	ldr	r3, [r7, #32]
 8001142:	2b00      	cmp	r3, #0
 8001144:	d101      	bne.n	800114a <linear_deg_to_pwm+0x1e>
 8001146:	2300      	movs	r3, #0
 8001148:	e046      	b.n	80011d8 <linear_deg_to_pwm+0xac>
    
    long numer = (long)(deg - deg0) * 205LL;
 800114a:	68fa      	ldr	r2, [r7, #12]
 800114c:	68bb      	ldr	r3, [r7, #8]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	461a      	mov	r2, r3
 8001152:	23cd      	movs	r3, #205	@ 0xcd
 8001154:	fb02 f303 	mul.w	r3, r2, r3
 8001158:	61fb      	str	r3, [r7, #28]
    long absden = (denom >= 0) ? denom : - (long)denom;
 800115a:	6a3b      	ldr	r3, [r7, #32]
 800115c:	2b00      	cmp	r3, #0
 800115e:	bfb8      	it	lt
 8001160:	425b      	neglt	r3, r3
 8001162:	61bb      	str	r3, [r7, #24]
    long adj = absden / 2;
 8001164:	69bb      	ldr	r3, [r7, #24]
 8001166:	0fda      	lsrs	r2, r3, #31
 8001168:	4413      	add	r3, r2
 800116a:	105b      	asrs	r3, r3, #1
 800116c:	617b      	str	r3, [r7, #20]
    long pwm;
    
    if (denom > 0) {
 800116e:	6a3b      	ldr	r3, [r7, #32]
 8001170:	2b00      	cmp	r3, #0
 8001172:	dd13      	ble.n	800119c <linear_deg_to_pwm+0x70>
        if (numer >= 0) pwm = (numer + adj) / denom;
 8001174:	69fb      	ldr	r3, [r7, #28]
 8001176:	2b00      	cmp	r3, #0
 8001178:	db07      	blt.n	800118a <linear_deg_to_pwm+0x5e>
 800117a:	69fa      	ldr	r2, [r7, #28]
 800117c:	697b      	ldr	r3, [r7, #20]
 800117e:	441a      	add	r2, r3
 8001180:	6a3b      	ldr	r3, [r7, #32]
 8001182:	fb92 f3f3 	sdiv	r3, r2, r3
 8001186:	627b      	str	r3, [r7, #36]	@ 0x24
 8001188:	e01b      	b.n	80011c2 <linear_deg_to_pwm+0x96>
        else pwm = - ( ( -numer + adj ) / denom );
 800118a:	697a      	ldr	r2, [r7, #20]
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	1ad2      	subs	r2, r2, r3
 8001190:	6a3b      	ldr	r3, [r7, #32]
 8001192:	fb92 f3f3 	sdiv	r3, r2, r3
 8001196:	425b      	negs	r3, r3
 8001198:	627b      	str	r3, [r7, #36]	@ 0x24
 800119a:	e012      	b.n	80011c2 <linear_deg_to_pwm+0x96>
    } else {
        if (numer >= 0) pwm = - ( ( numer + adj ) / absden );
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	2b00      	cmp	r3, #0
 80011a0:	db08      	blt.n	80011b4 <linear_deg_to_pwm+0x88>
 80011a2:	69fa      	ldr	r2, [r7, #28]
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	441a      	add	r2, r3
 80011a8:	69bb      	ldr	r3, [r7, #24]
 80011aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80011ae:	425b      	negs	r3, r3
 80011b0:	627b      	str	r3, [r7, #36]	@ 0x24
 80011b2:	e006      	b.n	80011c2 <linear_deg_to_pwm+0x96>
        else pwm = ( ( -numer + adj ) / absden );
 80011b4:	697a      	ldr	r2, [r7, #20]
 80011b6:	69fb      	ldr	r3, [r7, #28]
 80011b8:	1ad2      	subs	r2, r2, r3
 80011ba:	69bb      	ldr	r3, [r7, #24]
 80011bc:	fb92 f3f3 	sdiv	r3, r2, r3
 80011c0:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (pwm < 0) pwm = 0;
 80011c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	da01      	bge.n	80011cc <linear_deg_to_pwm+0xa0>
 80011c8:	2300      	movs	r3, #0
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pwm > 205) pwm = 205;
 80011cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80011ce:	2bcd      	cmp	r3, #205	@ 0xcd
 80011d0:	dd01      	ble.n	80011d6 <linear_deg_to_pwm+0xaa>
 80011d2:	23cd      	movs	r3, #205	@ 0xcd
 80011d4:	627b      	str	r3, [r7, #36]	@ 0x24
    return (int)pwm;
 80011d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80011d8:	4618      	mov	r0, r3
 80011da:	372c      	adds	r7, #44	@ 0x2c
 80011dc:	46bd      	mov	sp, r7
 80011de:	bc80      	pop	{r7}
 80011e0:	4770      	bx	lr

080011e2 <pwm_to_deg>:

// Inverse function: converts PWM back to degrees for verification
int pwm_to_deg(int pwm, int deg0, int deg205) {
 80011e2:	b480      	push	{r7}
 80011e4:	b08b      	sub	sp, #44	@ 0x2c
 80011e6:	af00      	add	r7, sp, #0
 80011e8:	60f8      	str	r0, [r7, #12]
 80011ea:	60b9      	str	r1, [r7, #8]
 80011ec:	607a      	str	r2, [r7, #4]
    int denom = 205;
 80011ee:	23cd      	movs	r3, #205	@ 0xcd
 80011f0:	627b      	str	r3, [r7, #36]	@ 0x24
    long numer = (long long)(deg205 - deg0) * (long long)pwm;
 80011f2:	687a      	ldr	r2, [r7, #4]
 80011f4:	68bb      	ldr	r3, [r7, #8]
 80011f6:	1ad3      	subs	r3, r2, r3
 80011f8:	461a      	mov	r2, r3
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	fb02 f303 	mul.w	r3, r2, r3
 8001200:	623b      	str	r3, [r7, #32]
    long adj = denom / 2;
 8001202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001204:	0fda      	lsrs	r2, r3, #31
 8001206:	4413      	add	r3, r2
 8001208:	105b      	asrs	r3, r3, #1
 800120a:	61fb      	str	r3, [r7, #28]
    long frac = (numer >= 0) ? ( (numer + adj) / denom ) : ( - ( ( -numer + adj ) / denom ) );
 800120c:	6a3b      	ldr	r3, [r7, #32]
 800120e:	2b00      	cmp	r3, #0
 8001210:	db06      	blt.n	8001220 <pwm_to_deg+0x3e>
 8001212:	6a3a      	ldr	r2, [r7, #32]
 8001214:	69fb      	ldr	r3, [r7, #28]
 8001216:	441a      	add	r2, r3
 8001218:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800121a:	fb92 f3f3 	sdiv	r3, r2, r3
 800121e:	e006      	b.n	800122e <pwm_to_deg+0x4c>
 8001220:	69fa      	ldr	r2, [r7, #28]
 8001222:	6a3b      	ldr	r3, [r7, #32]
 8001224:	1ad2      	subs	r2, r2, r3
 8001226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001228:	fb92 f3f3 	sdiv	r3, r2, r3
 800122c:	425b      	negs	r3, r3
 800122e:	61bb      	str	r3, [r7, #24]
    long out = (long long)deg0 + frac;
 8001230:	68ba      	ldr	r2, [r7, #8]
 8001232:	69bb      	ldr	r3, [r7, #24]
 8001234:	4413      	add	r3, r2
 8001236:	617b      	str	r3, [r7, #20]
    return (int)out;
 8001238:	697b      	ldr	r3, [r7, #20]
}
 800123a:	4618      	mov	r0, r3
 800123c:	372c      	adds	r7, #44	@ 0x2c
 800123e:	46bd      	mov	sp, r7
 8001240:	bc80      	pop	{r7}
 8001242:	4770      	bx	lr

08001244 <PIV_TRANSLATE>:

void PIV_TRANSLATE(int *Pivots, int *Out_Pivots){
 8001244:	b590      	push	{r4, r7, lr}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	6078      	str	r0, [r7, #4]
 800124c:	6039      	str	r1, [r7, #0]
    int deg = Pivots[1];
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	60bb      	str	r3, [r7, #8]
    int pwm;

    // pivot0: base rotation, deg0 = -169, deg205 = 165    
    Out_Pivots[0] = linear_deg_to_pwm(Pivots[0], -169, 165);
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	22a5      	movs	r2, #165	@ 0xa5
 800125a:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 800125e:	4618      	mov	r0, r3
 8001260:	f7ff ff64 	bl	800112c <linear_deg_to_pwm>
 8001264:	4602      	mov	r2, r0
 8001266:	683b      	ldr	r3, [r7, #0]
 8001268:	601a      	str	r2, [r3, #0]
    
    // pivot1: shoulder, piecewise linear from calibration table
    if (deg >= 90) {
 800126a:	68bb      	ldr	r3, [r7, #8]
 800126c:	2b59      	cmp	r3, #89	@ 0x59
 800126e:	dd0e      	ble.n	800128e <PIV_TRANSLATE+0x4a>
        pwm = 50 + (131 - deg) * 43 / 41;
 8001270:	68bb      	ldr	r3, [r7, #8]
 8001272:	f1c3 0383 	rsb	r3, r3, #131	@ 0x83
 8001276:	222b      	movs	r2, #43	@ 0x2b
 8001278:	fb02 f303 	mul.w	r3, r2, r3
 800127c:	4a25      	ldr	r2, [pc, #148]	@ (8001314 <PIV_TRANSLATE+0xd0>)
 800127e:	fb82 1203 	smull	r1, r2, r2, r3
 8001282:	1112      	asrs	r2, r2, #4
 8001284:	17db      	asrs	r3, r3, #31
 8001286:	1ad3      	subs	r3, r2, r3
 8001288:	3332      	adds	r3, #50	@ 0x32
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	e010      	b.n	80012b0 <PIV_TRANSLATE+0x6c>
    } 
    else {
        pwm = 93 + (90 - deg) * 49 / 90;
 800128e:	68bb      	ldr	r3, [r7, #8]
 8001290:	f1c3 025a 	rsb	r2, r3, #90	@ 0x5a
 8001294:	4613      	mov	r3, r2
 8001296:	00db      	lsls	r3, r3, #3
 8001298:	1a9b      	subs	r3, r3, r2
 800129a:	00da      	lsls	r2, r3, #3
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	4a1e      	ldr	r2, [pc, #120]	@ (8001318 <PIV_TRANSLATE+0xd4>)
 80012a0:	fb82 1203 	smull	r1, r2, r2, r3
 80012a4:	441a      	add	r2, r3
 80012a6:	1192      	asrs	r2, r2, #6
 80012a8:	17db      	asrs	r3, r3, #31
 80012aa:	1ad3      	subs	r3, r2, r3
 80012ac:	335d      	adds	r3, #93	@ 0x5d
 80012ae:	60fb      	str	r3, [r7, #12]
    }
    if (pwm < 0) pwm = 0;
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	da01      	bge.n	80012ba <PIV_TRANSLATE+0x76>
 80012b6:	2300      	movs	r3, #0
 80012b8:	60fb      	str	r3, [r7, #12]
    if (pwm > 205) pwm = 205;
 80012ba:	68fb      	ldr	r3, [r7, #12]
 80012bc:	2bcd      	cmp	r3, #205	@ 0xcd
 80012be:	dd01      	ble.n	80012c4 <PIV_TRANSLATE+0x80>
 80012c0:	23cd      	movs	r3, #205	@ 0xcd
 80012c2:	60fb      	str	r3, [r7, #12]
    Out_Pivots[1] = pwm;
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	3304      	adds	r3, #4
 80012c8:	68fa      	ldr	r2, [r7, #12]
 80012ca:	601a      	str	r2, [r3, #0]

    // pivot2: elbow, deg0 = 34, deg205 = 375    
    Out_Pivots[2] = linear_deg_to_pwm(Pivots[2], 34, 375);
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3308      	adds	r3, #8
 80012d0:	6818      	ldr	r0, [r3, #0]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	f103 0408 	add.w	r4, r3, #8
 80012d8:	f240 1277 	movw	r2, #375	@ 0x177
 80012dc:	2122      	movs	r1, #34	@ 0x22
 80012de:	f7ff ff25 	bl	800112c <linear_deg_to_pwm>
 80012e2:	4603      	mov	r3, r0
 80012e4:	6023      	str	r3, [r4, #0]
    
    // pivot3: wrist, 327° → PWM 0, 25° → PWM 205
    Out_Pivots[3] = linear_deg_to_pwm(Pivots[3], 327, 25);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	330c      	adds	r3, #12
 80012ea:	6818      	ldr	r0, [r3, #0]
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	f103 040c 	add.w	r4, r3, #12
 80012f2:	2219      	movs	r2, #25
 80012f4:	f240 1147 	movw	r1, #327	@ 0x147
 80012f8:	f7ff ff18 	bl	800112c <linear_deg_to_pwm>
 80012fc:	4603      	mov	r3, r0
 80012fe:	6023      	str	r3, [r4, #0]
    
    // pivot4: keep PREVIOUS hand state for now
    Out_Pivots[4] = prev_hand_pwm;
 8001300:	683b      	ldr	r3, [r7, #0]
 8001302:	3310      	adds	r3, #16
 8001304:	4a05      	ldr	r2, [pc, #20]	@ (800131c <PIV_TRANSLATE+0xd8>)
 8001306:	6812      	ldr	r2, [r2, #0]
 8001308:	601a      	str	r2, [r3, #0]
}
 800130a:	bf00      	nop
 800130c:	3714      	adds	r7, #20
 800130e:	46bd      	mov	sp, r7
 8001310:	bd90      	pop	{r4, r7, pc}
 8001312:	bf00      	nop
 8001314:	63e7063f 	.word	0x63e7063f
 8001318:	b60b60b7 	.word	0xb60b60b7
 800131c:	200000bc 	.word	0x200000bc

08001320 <VERIFY_PIVOTS>:


// ----- VERIFY PIVOTS ----- //
// Converts PWM values back to degrees and checks if they're within mechanical limits
// Returns false if any motor would be commanded outside its safe range
bool VERIFY_PIVOTS(int *Out_Pivots) {
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
    // motor0: base rotation, -169..169 degrees
    int a0 = pwm_to_deg(Out_Pivots[0], -169, 165);
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	22a5      	movs	r2, #165	@ 0xa5
 800132e:	f06f 01a8 	mvn.w	r1, #168	@ 0xa8
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff ff55 	bl	80011e2 <pwm_to_deg>
 8001338:	60f8      	str	r0, [r7, #12]
    if (a0 < -169 || a0 > 169) return false;
 800133a:	68fb      	ldr	r3, [r7, #12]
 800133c:	f113 0fa9 	cmn.w	r3, #169	@ 0xa9
 8001340:	db02      	blt.n	8001348 <VERIFY_PIVOTS+0x28>
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	2ba9      	cmp	r3, #169	@ 0xa9
 8001346:	dd01      	ble.n	800134c <VERIFY_PIVOTS+0x2c>
 8001348:	2300      	movs	r3, #0
 800134a:	e011      	b.n	8001370 <VERIFY_PIVOTS+0x50>

    // motor1: shoulder, 0..131 degrees
    int a1 = pwm_to_deg(Out_Pivots[1], 131, 0);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	3304      	adds	r3, #4
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	2200      	movs	r2, #0
 8001354:	2183      	movs	r1, #131	@ 0x83
 8001356:	4618      	mov	r0, r3
 8001358:	f7ff ff43 	bl	80011e2 <pwm_to_deg>
 800135c:	60b8      	str	r0, [r7, #8]
    if (a1 < 0 || a1 > 131) return false;
 800135e:	68bb      	ldr	r3, [r7, #8]
 8001360:	2b00      	cmp	r3, #0
 8001362:	db02      	blt.n	800136a <VERIFY_PIVOTS+0x4a>
 8001364:	68bb      	ldr	r3, [r7, #8]
 8001366:	2b83      	cmp	r3, #131	@ 0x83
 8001368:	dd01      	ble.n	800136e <VERIFY_PIVOTS+0x4e>
 800136a:	2300      	movs	r3, #0
 800136c:	e000      	b.n	8001370 <VERIFY_PIVOTS+0x50>

    // resteurns good if everythign is good
    return true;
 800136e:	2301      	movs	r3, #1
}
 8001370:	4618      	mov	r0, r3
 8001372:	3710      	adds	r7, #16
 8001374:	46bd      	mov	sp, r7
 8001376:	bd80      	pop	{r7, pc}

08001378 <ESTIMATE_DELAY>:


// ----- ESTIMATE DELAY ----- //
//for each 1cm it should take abought 0.5 sec + 1 sec for safety
void ESTIMATE_DELAY(void) {
 8001378:	b598      	push	{r3, r4, r7, lr}
 800137a:	af00      	add	r7, sp, #0
    estim_distance = (int)hypotf(Old_x-x, Old_y-y);
 800137c:	4b1e      	ldr	r3, [pc, #120]	@ (80013f8 <ESTIMATE_DELAY+0x80>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a1e      	ldr	r2, [pc, #120]	@ (80013fc <ESTIMATE_DELAY+0x84>)
 8001382:	6812      	ldr	r2, [r2, #0]
 8001384:	4611      	mov	r1, r2
 8001386:	4618      	mov	r0, r3
 8001388:	f7fe fee4 	bl	8000154 <__aeabi_fsub>
 800138c:	4603      	mov	r3, r0
 800138e:	461c      	mov	r4, r3
 8001390:	4b1b      	ldr	r3, [pc, #108]	@ (8001400 <ESTIMATE_DELAY+0x88>)
 8001392:	681b      	ldr	r3, [r3, #0]
 8001394:	4a1b      	ldr	r2, [pc, #108]	@ (8001404 <ESTIMATE_DELAY+0x8c>)
 8001396:	6812      	ldr	r2, [r2, #0]
 8001398:	4611      	mov	r1, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f7fe feda 	bl	8000154 <__aeabi_fsub>
 80013a0:	4603      	mov	r3, r0
 80013a2:	4619      	mov	r1, r3
 80013a4:	4620      	mov	r0, r4
 80013a6:	f003 fa53 	bl	8004850 <hypotf>
 80013aa:	4603      	mov	r3, r0
 80013ac:	4618      	mov	r0, r3
 80013ae:	f7ff f9b7 	bl	8000720 <__aeabi_f2iz>
 80013b2:	4603      	mov	r3, r0
 80013b4:	4a14      	ldr	r2, [pc, #80]	@ (8001408 <ESTIMATE_DELAY+0x90>)
 80013b6:	6013      	str	r3, [r2, #0]

    // i genuenly dont know how i cam up with that but it works
    Estim_delay = (int)((estim_distance * 100) + 500.0f);
 80013b8:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <ESTIMATE_DELAY+0x90>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2264      	movs	r2, #100	@ 0x64
 80013be:	fb02 f303 	mul.w	r3, r2, r3
 80013c2:	4618      	mov	r0, r3
 80013c4:	f7fe ff7c 	bl	80002c0 <__aeabi_i2f>
 80013c8:	4603      	mov	r3, r0
 80013ca:	4910      	ldr	r1, [pc, #64]	@ (800140c <ESTIMATE_DELAY+0x94>)
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7fe fec3 	bl	8000158 <__addsf3>
 80013d2:	4603      	mov	r3, r0
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff f9a3 	bl	8000720 <__aeabi_f2iz>
 80013da:	4603      	mov	r3, r0
 80013dc:	4a0c      	ldr	r2, [pc, #48]	@ (8001410 <ESTIMATE_DELAY+0x98>)
 80013de:	6013      	str	r3, [r2, #0]
    
    // caps it to not be too long
    if (Estim_delay > 3000) Estim_delay = 3000;
 80013e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001410 <ESTIMATE_DELAY+0x98>)
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80013e8:	4293      	cmp	r3, r2
 80013ea:	dd03      	ble.n	80013f4 <ESTIMATE_DELAY+0x7c>
 80013ec:	4b08      	ldr	r3, [pc, #32]	@ (8001410 <ESTIMATE_DELAY+0x98>)
 80013ee:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80013f2:	601a      	str	r2, [r3, #0]
 80013f4:	bf00      	nop
 80013f6:	bd98      	pop	{r3, r4, r7, pc}
 80013f8:	200000c0 	.word	0x200000c0
 80013fc:	20000088 	.word	0x20000088
 8001400:	200000c4 	.word	0x200000c4
 8001404:	2000008c 	.word	0x2000008c
 8001408:	200000c8 	.word	0x200000c8
 800140c:	43fa0000 	.word	0x43fa0000
 8001410:	200000cc 	.word	0x200000cc

08001414 <LCD_Init>:
// *************************** INTERNAL ************************************ //
static void LCD_Nibble(uint8_t nibble);
static void LCD_Pulse(void);

// ************************* INITIALIZATION ******************************** //
void LCD_Init(void) {
 8001414:	b580      	push	{r7, lr}
 8001416:	af00      	add	r7, sp, #0
    HAL_Delay(50);
 8001418:	2032      	movs	r0, #50	@ 0x32
 800141a:	f000 fd6d 	bl	8001ef8 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(5);
 800141e:	2003      	movs	r0, #3
 8001420:	f000 f8d4 	bl	80015cc <LCD_Nibble>
 8001424:	2005      	movs	r0, #5
 8001426:	f000 fd67 	bl	8001ef8 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(5);
 800142a:	2003      	movs	r0, #3
 800142c:	f000 f8ce 	bl	80015cc <LCD_Nibble>
 8001430:	2005      	movs	r0, #5
 8001432:	f000 fd61 	bl	8001ef8 <HAL_Delay>
    LCD_Nibble(0x03); HAL_Delay(1);
 8001436:	2003      	movs	r0, #3
 8001438:	f000 f8c8 	bl	80015cc <LCD_Nibble>
 800143c:	2001      	movs	r0, #1
 800143e:	f000 fd5b 	bl	8001ef8 <HAL_Delay>
    LCD_Nibble(0x02);
 8001442:	2002      	movs	r0, #2
 8001444:	f000 f8c2 	bl	80015cc <LCD_Nibble>
    LCD_Cmd(0x28);
 8001448:	2028      	movs	r0, #40	@ 0x28
 800144a:	f000 f80f 	bl	800146c <LCD_Cmd>
    LCD_Cmd(0x0C);
 800144e:	200c      	movs	r0, #12
 8001450:	f000 f80c 	bl	800146c <LCD_Cmd>
    LCD_Cmd(0x06);
 8001454:	2006      	movs	r0, #6
 8001456:	f000 f809 	bl	800146c <LCD_Cmd>
    LCD_Cmd(0x01);
 800145a:	2001      	movs	r0, #1
 800145c:	f000 f806 	bl	800146c <LCD_Cmd>
    HAL_Delay(2);
 8001460:	2002      	movs	r0, #2
 8001462:	f000 fd49 	bl	8001ef8 <HAL_Delay>
}
 8001466:	bf00      	nop
 8001468:	bd80      	pop	{r7, pc}
	...

0800146c <LCD_Cmd>:

// ***************************** FUNCTIONS ********************************* //
// ----- Command ----- //
void LCD_Cmd(uint8_t cmd) {
 800146c:	b580      	push	{r7, lr}
 800146e:	b082      	sub	sp, #8
 8001470:	af00      	add	r7, sp, #0
 8001472:	4603      	mov	r3, r0
 8001474:	71fb      	strb	r3, [r7, #7]
    LCD_RS(0);
 8001476:	2200      	movs	r2, #0
 8001478:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800147c:	480b      	ldr	r0, [pc, #44]	@ (80014ac <LCD_Cmd+0x40>)
 800147e:	f001 fc49 	bl	8002d14 <HAL_GPIO_WritePin>
    LCD_Nibble(cmd >> 4);
 8001482:	79fb      	ldrb	r3, [r7, #7]
 8001484:	091b      	lsrs	r3, r3, #4
 8001486:	b2db      	uxtb	r3, r3
 8001488:	4618      	mov	r0, r3
 800148a:	f000 f89f 	bl	80015cc <LCD_Nibble>
    LCD_Nibble(cmd & 0x0F);
 800148e:	79fb      	ldrb	r3, [r7, #7]
 8001490:	f003 030f 	and.w	r3, r3, #15
 8001494:	b2db      	uxtb	r3, r3
 8001496:	4618      	mov	r0, r3
 8001498:	f000 f898 	bl	80015cc <LCD_Nibble>
    HAL_Delay(LCD_DELAY);
 800149c:	2002      	movs	r0, #2
 800149e:	f000 fd2b 	bl	8001ef8 <HAL_Delay>
}
 80014a2:	bf00      	nop
 80014a4:	3708      	adds	r7, #8
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	bf00      	nop
 80014ac:	40010c00 	.word	0x40010c00

080014b0 <LCD_Write>:

// ----- Write ----- //
void LCD_Write(uint8_t data) {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b082      	sub	sp, #8
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
    LCD_RS(1);
 80014ba:	2201      	movs	r2, #1
 80014bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80014c0:	480b      	ldr	r0, [pc, #44]	@ (80014f0 <LCD_Write+0x40>)
 80014c2:	f001 fc27 	bl	8002d14 <HAL_GPIO_WritePin>
    LCD_Nibble(data >> 4);
 80014c6:	79fb      	ldrb	r3, [r7, #7]
 80014c8:	091b      	lsrs	r3, r3, #4
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	4618      	mov	r0, r3
 80014ce:	f000 f87d 	bl	80015cc <LCD_Nibble>
    LCD_Nibble(data & 0x0F);
 80014d2:	79fb      	ldrb	r3, [r7, #7]
 80014d4:	f003 030f 	and.w	r3, r3, #15
 80014d8:	b2db      	uxtb	r3, r3
 80014da:	4618      	mov	r0, r3
 80014dc:	f000 f876 	bl	80015cc <LCD_Nibble>
    HAL_Delay(LCD_DELAY);
 80014e0:	2002      	movs	r0, #2
 80014e2:	f000 fd09 	bl	8001ef8 <HAL_Delay>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
 80014ee:	bf00      	nop
 80014f0:	40010c00 	.word	0x40010c00

080014f4 <LCD_Print>:

// ----- Print String ----- //
void LCD_Print(char *text) {
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	6078      	str	r0, [r7, #4]
    while (*text) LCD_Write(*text++);
 80014fc:	e006      	b.n	800150c <LCD_Print+0x18>
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	1c5a      	adds	r2, r3, #1
 8001502:	607a      	str	r2, [r7, #4]
 8001504:	781b      	ldrb	r3, [r3, #0]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff ffd2 	bl	80014b0 <LCD_Write>
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	781b      	ldrb	r3, [r3, #0]
 8001510:	2b00      	cmp	r3, #0
 8001512:	d1f4      	bne.n	80014fe <LCD_Print+0xa>
}
 8001514:	bf00      	nop
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <LCD_PrintInt>:

// ----- Print Integer ----- //
void LCD_PrintInt(int num) {
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
    char buf[8];
    int i = 0;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
    
    if (num < 0) {
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	da05      	bge.n	800153e <LCD_PrintInt+0x1e>
        LCD_Write('-');
 8001532:	202d      	movs	r0, #45	@ 0x2d
 8001534:	f7ff ffbc 	bl	80014b0 <LCD_Write>
        num = -num;
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	425b      	negs	r3, r3
 800153c:	607b      	str	r3, [r7, #4]
    }
    
    if (num == 0) {
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d121      	bne.n	8001588 <LCD_PrintInt+0x68>
        LCD_Write('0');
 8001544:	2030      	movs	r0, #48	@ 0x30
 8001546:	f7ff ffb3 	bl	80014b0 <LCD_Write>
 800154a:	e02f      	b.n	80015ac <LCD_PrintInt+0x8c>
        return;
    }
    
    while (num > 0) {
        buf[i++] = (num % 10) + '0';
 800154c:	687a      	ldr	r2, [r7, #4]
 800154e:	4b19      	ldr	r3, [pc, #100]	@ (80015b4 <LCD_PrintInt+0x94>)
 8001550:	fb83 1302 	smull	r1, r3, r3, r2
 8001554:	1099      	asrs	r1, r3, #2
 8001556:	17d3      	asrs	r3, r2, #31
 8001558:	1ac9      	subs	r1, r1, r3
 800155a:	460b      	mov	r3, r1
 800155c:	009b      	lsls	r3, r3, #2
 800155e:	440b      	add	r3, r1
 8001560:	005b      	lsls	r3, r3, #1
 8001562:	1ad1      	subs	r1, r2, r3
 8001564:	b2ca      	uxtb	r2, r1
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	1c59      	adds	r1, r3, #1
 800156a:	6179      	str	r1, [r7, #20]
 800156c:	3230      	adds	r2, #48	@ 0x30
 800156e:	b2d2      	uxtb	r2, r2
 8001570:	3318      	adds	r3, #24
 8001572:	443b      	add	r3, r7
 8001574:	f803 2c0c 	strb.w	r2, [r3, #-12]
        num /= 10;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4a0e      	ldr	r2, [pc, #56]	@ (80015b4 <LCD_PrintInt+0x94>)
 800157c:	fb82 1203 	smull	r1, r2, r2, r3
 8001580:	1092      	asrs	r2, r2, #2
 8001582:	17db      	asrs	r3, r3, #31
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	607b      	str	r3, [r7, #4]
    while (num > 0) {
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	2b00      	cmp	r3, #0
 800158c:	dcde      	bgt.n	800154c <LCD_PrintInt+0x2c>
    }
    
    while (i > 0) {
 800158e:	e00a      	b.n	80015a6 <LCD_PrintInt+0x86>
        LCD_Write(buf[--i]);
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	3b01      	subs	r3, #1
 8001594:	617b      	str	r3, [r7, #20]
 8001596:	f107 020c 	add.w	r2, r7, #12
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	4413      	add	r3, r2
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff85 	bl	80014b0 <LCD_Write>
    while (i > 0) {
 80015a6:	697b      	ldr	r3, [r7, #20]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	dcf1      	bgt.n	8001590 <LCD_PrintInt+0x70>
    }
}
 80015ac:	3718      	adds	r7, #24
 80015ae:	46bd      	mov	sp, r7
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	66666667 	.word	0x66666667

080015b8 <LCD_Clear>:

// ----- Clear ----- //
void LCD_Clear(void) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	af00      	add	r7, sp, #0
    LCD_Cmd(0x01);
 80015bc:	2001      	movs	r0, #1
 80015be:	f7ff ff55 	bl	800146c <LCD_Cmd>
    HAL_Delay(2);
 80015c2:	2002      	movs	r0, #2
 80015c4:	f000 fc98 	bl	8001ef8 <HAL_Delay>
}
 80015c8:	bf00      	nop
 80015ca:	bd80      	pop	{r7, pc}

080015cc <LCD_Nibble>:
        LCD_Set(0, 0);
    }
}

// *************************** LOW LEVEL *********************************** //
static void LCD_Nibble(uint8_t nibble) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b082      	sub	sp, #8
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	4603      	mov	r3, r0
 80015d4:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(D4_GPIO_Port, D4_Pin, (nibble & 0x01) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80015d6:	79fb      	ldrb	r3, [r7, #7]
 80015d8:	f003 0301 	and.w	r3, r3, #1
 80015dc:	b2db      	uxtb	r3, r3
 80015de:	461a      	mov	r2, r3
 80015e0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80015e4:	4816      	ldr	r0, [pc, #88]	@ (8001640 <LCD_Nibble+0x74>)
 80015e6:	f001 fb95 	bl	8002d14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D5_GPIO_Port, D5_Pin, (nibble & 0x02) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	105b      	asrs	r3, r3, #1
 80015ee:	b2db      	uxtb	r3, r3
 80015f0:	f003 0301 	and.w	r3, r3, #1
 80015f4:	b2db      	uxtb	r3, r3
 80015f6:	461a      	mov	r2, r3
 80015f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80015fc:	4810      	ldr	r0, [pc, #64]	@ (8001640 <LCD_Nibble+0x74>)
 80015fe:	f001 fb89 	bl	8002d14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D6_GPIO_Port, D6_Pin, (nibble & 0x04) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8001602:	79fb      	ldrb	r3, [r7, #7]
 8001604:	109b      	asrs	r3, r3, #2
 8001606:	b2db      	uxtb	r3, r3
 8001608:	f003 0301 	and.w	r3, r3, #1
 800160c:	b2db      	uxtb	r3, r3
 800160e:	461a      	mov	r2, r3
 8001610:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001614:	480a      	ldr	r0, [pc, #40]	@ (8001640 <LCD_Nibble+0x74>)
 8001616:	f001 fb7d 	bl	8002d14 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(D7_GPIO_Port, D7_Pin, (nibble & 0x08) ? GPIO_PIN_SET : GPIO_PIN_RESET);
 800161a:	79fb      	ldrb	r3, [r7, #7]
 800161c:	10db      	asrs	r3, r3, #3
 800161e:	b2db      	uxtb	r3, r3
 8001620:	f003 0301 	and.w	r3, r3, #1
 8001624:	b2db      	uxtb	r3, r3
 8001626:	461a      	mov	r2, r3
 8001628:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800162c:	4804      	ldr	r0, [pc, #16]	@ (8001640 <LCD_Nibble+0x74>)
 800162e:	f001 fb71 	bl	8002d14 <HAL_GPIO_WritePin>
    LCD_Pulse();
 8001632:	f000 f807 	bl	8001644 <LCD_Pulse>
}
 8001636:	bf00      	nop
 8001638:	3708      	adds	r7, #8
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	40010c00 	.word	0x40010c00

08001644 <LCD_Pulse>:

static void LCD_Pulse(void) {
 8001644:	b580      	push	{r7, lr}
 8001646:	af00      	add	r7, sp, #0
    LCD_EN(1);
 8001648:	2201      	movs	r2, #1
 800164a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800164e:	4808      	ldr	r0, [pc, #32]	@ (8001670 <LCD_Pulse+0x2c>)
 8001650:	f001 fb60 	bl	8002d14 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001654:	2001      	movs	r0, #1
 8001656:	f000 fc4f 	bl	8001ef8 <HAL_Delay>
    LCD_EN(0);
 800165a:	2200      	movs	r2, #0
 800165c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001660:	4803      	ldr	r0, [pc, #12]	@ (8001670 <LCD_Pulse+0x2c>)
 8001662:	f001 fb57 	bl	8002d14 <HAL_GPIO_WritePin>
    HAL_Delay(1);
 8001666:	2001      	movs	r0, #1
 8001668:	f000 fc46 	bl	8001ef8 <HAL_Delay>
 800166c:	bf00      	nop
 800166e:	bd80      	pop	{r7, pc}
 8001670:	40010c00 	.word	0x40010c00

08001674 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	b088      	sub	sp, #32
 8001678:	af02      	add	r7, sp, #8

  /* USER CODE BEGIN 1 */
  int Valeur_Prnt[2];
  Valeur_Prnt[1] = '\0';     // NE PAS TOUCHER C'EST TRÈS IMPORTANT POUR LE LCD
 800167a:	2300      	movs	r3, #0
 800167c:	60fb      	str	r3, [r7, #12]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800167e:	f000 fbd9 	bl	8001e34 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001682:	f000 f881 	bl	8001788 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001686:	f000 f9bb 	bl	8001a00 <MX_GPIO_Init>
  MX_TIM2_Init();
 800168a:	f000 f943 	bl	8001914 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 800168e:	f000 f98d 	bl	80019ac <MX_USART1_UART_Init>
  MX_I2C1_Init();
 8001692:	f000 f911 	bl	80018b8 <MX_I2C1_Init>
  MX_ADC1_Init();
 8001696:	f000 f8d1 	bl	800183c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  /* Initialize LCD */
  LCD_Init();
 800169a:	f7ff febb 	bl	8001414 <LCD_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
while (1) {
  // ----- run main code if pic received shit----- //
  // test adc
    uint16_t raw = ADC_Read_Raw();   // lecture ADC
 800169e:	f7ff f9cb 	bl	8000a38 <ADC_Read_Raw>
 80016a2:	4603      	mov	r3, r0
 80016a4:	82fb      	strh	r3, [r7, #22]
    LCD_Clear();                     // efface l’écran
 80016a6:	f7ff ff87 	bl	80015b8 <LCD_Clear>
    LCD_Print("Raw: ");
 80016aa:	4832      	ldr	r0, [pc, #200]	@ (8001774 <main+0x100>)
 80016ac:	f7ff ff22 	bl	80014f4 <LCD_Print>
    LCD_PrintInt(raw);               // affiche la valeur ADC brute
 80016b0:	8afb      	ldrh	r3, [r7, #22]
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff ff34 	bl	8001520 <LCD_PrintInt>
  
    
    // get the 8 bits fromt the pic
    uint8_t* UART_Inputs = UART_Receive();
 80016b8:	f7ff f98c 	bl	80009d4 <UART_Receive>
 80016bc:	6138      	str	r0, [r7, #16]
    Point Table_pos = Lire_Tab(UART_Inputs);
 80016be:	463b      	mov	r3, r7
 80016c0:	6939      	ldr	r1, [r7, #16]
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff f852 	bl	800076c <Lire_Tab>
  
    //ARM_LOGIC(Table_pos.x, Table_pos.y, AUTO, CLOSE, Out_Pivots);
    //HAL_Delay(1500);
    //ARM_LOGIC(-5, 40, 10, OPEN, Out_Pivots);

    test ++;
 80016c8:	4b2b      	ldr	r3, [pc, #172]	@ (8001778 <main+0x104>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	3301      	adds	r3, #1
 80016ce:	4a2a      	ldr	r2, [pc, #168]	@ (8001778 <main+0x104>)
 80016d0:	6013      	str	r3, [r2, #0]
    if (test > 3) {
 80016d2:	4b29      	ldr	r3, [pc, #164]	@ (8001778 <main+0x104>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2b03      	cmp	r3, #3
 80016d8:	dd02      	ble.n	80016e0 <main+0x6c>
        test = 0;
 80016da:	4b27      	ldr	r3, [pc, #156]	@ (8001778 <main+0x104>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
    }
    switch (test) {
 80016e0:	4b25      	ldr	r3, [pc, #148]	@ (8001778 <main+0x104>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2b03      	cmp	r3, #3
 80016e6:	d831      	bhi.n	800174c <main+0xd8>
 80016e8:	a201      	add	r2, pc, #4	@ (adr r2, 80016f0 <main+0x7c>)
 80016ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80016ee:	bf00      	nop
 80016f0:	08001701 	.word	0x08001701
 80016f4:	08001715 	.word	0x08001715
 80016f8:	08001729 	.word	0x08001729
 80016fc:	0800173b 	.word	0x0800173b
      case 0:
          ARM_LOGIC(-7, 15, 20, CLOSE, Out_Pivots);  // y=15, x=-7
 8001700:	4b1e      	ldr	r3, [pc, #120]	@ (800177c <main+0x108>)
 8001702:	9300      	str	r3, [sp, #0]
 8001704:	2300      	movs	r3, #0
 8001706:	2214      	movs	r2, #20
 8001708:	210f      	movs	r1, #15
 800170a:	f06f 0006 	mvn.w	r0, #6
 800170e:	f7ff f9af 	bl	8000a70 <ARM_LOGIC>
          break;
 8001712:	e01b      	b.n	800174c <main+0xd8>
      case 1:
          ARM_LOGIC(-7, 37, 10, OPEN, Out_Pivots);  // y=37, x=-7
 8001714:	4b19      	ldr	r3, [pc, #100]	@ (800177c <main+0x108>)
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	2301      	movs	r3, #1
 800171a:	220a      	movs	r2, #10
 800171c:	2125      	movs	r1, #37	@ 0x25
 800171e:	f06f 0006 	mvn.w	r0, #6
 8001722:	f7ff f9a5 	bl	8000a70 <ARM_LOGIC>
          break;
 8001726:	e011      	b.n	800174c <main+0xd8>
      case 2:
          ARM_LOGIC(7, 37, 10, CLOSE, Out_Pivots);   // y=37, x=7
 8001728:	4b14      	ldr	r3, [pc, #80]	@ (800177c <main+0x108>)
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	2300      	movs	r3, #0
 800172e:	220a      	movs	r2, #10
 8001730:	2125      	movs	r1, #37	@ 0x25
 8001732:	2007      	movs	r0, #7
 8001734:	f7ff f99c 	bl	8000a70 <ARM_LOGIC>
          break;
 8001738:	e008      	b.n	800174c <main+0xd8>
      case 3:
          ARM_LOGIC(7, 15, 10, OPEN, Out_Pivots);   // y=15, x=7
 800173a:	4b10      	ldr	r3, [pc, #64]	@ (800177c <main+0x108>)
 800173c:	9300      	str	r3, [sp, #0]
 800173e:	2301      	movs	r3, #1
 8001740:	220a      	movs	r2, #10
 8001742:	210f      	movs	r1, #15
 8001744:	2007      	movs	r0, #7
 8001746:	f7ff f993 	bl	8000a70 <ARM_LOGIC>
          break;
 800174a:	bf00      	nop
    }

    HAL_Delay(1000);
 800174c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001750:	f000 fbd2 	bl	8001ef8 <HAL_Delay>

    LCD_Print(" X:");
 8001754:	480a      	ldr	r0, [pc, #40]	@ (8001780 <main+0x10c>)
 8001756:	f7ff fecd 	bl	80014f4 <LCD_Print>
    LCD_PrintInt(Table_pos.x); 
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	4618      	mov	r0, r3
 800175e:	f7ff fedf 	bl	8001520 <LCD_PrintInt>
    LCD_Print(" Y:"); 
 8001762:	4808      	ldr	r0, [pc, #32]	@ (8001784 <main+0x110>)
 8001764:	f7ff fec6 	bl	80014f4 <LCD_Print>
    LCD_PrintInt(Table_pos.y);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fed8 	bl	8001520 <LCD_PrintInt>
while (1) {
 8001770:	e795      	b.n	800169e <main+0x2a>
 8001772:	bf00      	nop
 8001774:	080051fc 	.word	0x080051fc
 8001778:	200001f8 	.word	0x200001f8
 800177c:	200001e4 	.word	0x200001e4
 8001780:	08005204 	.word	0x08005204
 8001784:	08005208 	.word	0x08005208

08001788 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b094      	sub	sp, #80	@ 0x50
 800178c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800178e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001792:	2228      	movs	r2, #40	@ 0x28
 8001794:	2100      	movs	r1, #0
 8001796:	4618      	mov	r0, r3
 8001798:	f002 fff8 	bl	800478c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800179c:	f107 0314 	add.w	r3, r7, #20
 80017a0:	2200      	movs	r2, #0
 80017a2:	601a      	str	r2, [r3, #0]
 80017a4:	605a      	str	r2, [r3, #4]
 80017a6:	609a      	str	r2, [r3, #8]
 80017a8:	60da      	str	r2, [r3, #12]
 80017aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017ac:	1d3b      	adds	r3, r7, #4
 80017ae:	2200      	movs	r2, #0
 80017b0:	601a      	str	r2, [r3, #0]
 80017b2:	605a      	str	r2, [r3, #4]
 80017b4:	609a      	str	r2, [r3, #8]
 80017b6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80017b8:	2301      	movs	r3, #1
 80017ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017bc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80017c2:	2300      	movs	r3, #0
 80017c4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017c6:	2301      	movs	r3, #1
 80017c8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017ca:	2302      	movs	r3, #2
 80017cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ce:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80017d2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 80017d4:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 80017d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017da:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80017de:	4618      	mov	r0, r3
 80017e0:	f001 fbf4 	bl	8002fcc <HAL_RCC_OscConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <SystemClock_Config+0x66>
  {
    Error_Handler();
 80017ea:	f000 f99f 	bl	8001b2c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80017ee:	230f      	movs	r3, #15
 80017f0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80017f2:	2302      	movs	r3, #2
 80017f4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV2;
 80017f6:	2380      	movs	r3, #128	@ 0x80
 80017f8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80017fa:	2300      	movs	r3, #0
 80017fc:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80017fe:	2300      	movs	r3, #0
 8001800:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001802:	f107 0314 	add.w	r3, r7, #20
 8001806:	2101      	movs	r1, #1
 8001808:	4618      	mov	r0, r3
 800180a:	f001 fe61 	bl	80034d0 <HAL_RCC_ClockConfig>
 800180e:	4603      	mov	r3, r0
 8001810:	2b00      	cmp	r3, #0
 8001812:	d001      	beq.n	8001818 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8001814:	f000 f98a 	bl	8001b2c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001818:	2302      	movs	r3, #2
 800181a:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV2;
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001820:	1d3b      	adds	r3, r7, #4
 8001822:	4618      	mov	r0, r3
 8001824:	f001 ffe2 	bl	80037ec <HAL_RCCEx_PeriphCLKConfig>
 8001828:	4603      	mov	r3, r0
 800182a:	2b00      	cmp	r3, #0
 800182c:	d001      	beq.n	8001832 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800182e:	f000 f97d 	bl	8001b2c <Error_Handler>
  }
}
 8001832:	bf00      	nop
 8001834:	3750      	adds	r7, #80	@ 0x50
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
	...

0800183c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b084      	sub	sp, #16
 8001840:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001842:	1d3b      	adds	r3, r7, #4
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	605a      	str	r2, [r3, #4]
 800184a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800184c:	4b18      	ldr	r3, [pc, #96]	@ (80018b0 <MX_ADC1_Init+0x74>)
 800184e:	4a19      	ldr	r2, [pc, #100]	@ (80018b4 <MX_ADC1_Init+0x78>)
 8001850:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001852:	4b17      	ldr	r3, [pc, #92]	@ (80018b0 <MX_ADC1_Init+0x74>)
 8001854:	2200      	movs	r2, #0
 8001856:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001858:	4b15      	ldr	r3, [pc, #84]	@ (80018b0 <MX_ADC1_Init+0x74>)
 800185a:	2200      	movs	r2, #0
 800185c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800185e:	4b14      	ldr	r3, [pc, #80]	@ (80018b0 <MX_ADC1_Init+0x74>)
 8001860:	2200      	movs	r2, #0
 8001862:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001864:	4b12      	ldr	r3, [pc, #72]	@ (80018b0 <MX_ADC1_Init+0x74>)
 8001866:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 800186a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800186c:	4b10      	ldr	r3, [pc, #64]	@ (80018b0 <MX_ADC1_Init+0x74>)
 800186e:	2200      	movs	r2, #0
 8001870:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001872:	4b0f      	ldr	r3, [pc, #60]	@ (80018b0 <MX_ADC1_Init+0x74>)
 8001874:	2201      	movs	r2, #1
 8001876:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001878:	480d      	ldr	r0, [pc, #52]	@ (80018b0 <MX_ADC1_Init+0x74>)
 800187a:	f000 fb61 	bl	8001f40 <HAL_ADC_Init>
 800187e:	4603      	mov	r3, r0
 8001880:	2b00      	cmp	r3, #0
 8001882:	d001      	beq.n	8001888 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001884:	f000 f952 	bl	8001b2c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001888:	2300      	movs	r3, #0
 800188a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800188c:	2301      	movs	r3, #1
 800188e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001890:	2300      	movs	r3, #0
 8001892:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001894:	1d3b      	adds	r3, r7, #4
 8001896:	4619      	mov	r1, r3
 8001898:	4805      	ldr	r0, [pc, #20]	@ (80018b0 <MX_ADC1_Init+0x74>)
 800189a:	f000 fe15 	bl	80024c8 <HAL_ADC_ConfigChannel>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d001      	beq.n	80018a8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80018a4:	f000 f942 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80018a8:	bf00      	nop
 80018aa:	3710      	adds	r7, #16
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}
 80018b0:	200000d0 	.word	0x200000d0
 80018b4:	40012400 	.word	0x40012400

080018b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018be:	4a13      	ldr	r2, [pc, #76]	@ (800190c <MX_I2C1_Init+0x54>)
 80018c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80018c2:	4b11      	ldr	r3, [pc, #68]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018c4:	4a12      	ldr	r2, [pc, #72]	@ (8001910 <MX_I2C1_Init+0x58>)
 80018c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80018c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80018ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018d0:	2200      	movs	r2, #0
 80018d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80018d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018d6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80018da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80018dc:	4b0a      	ldr	r3, [pc, #40]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018de:	2200      	movs	r2, #0
 80018e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80018e2:	4b09      	ldr	r3, [pc, #36]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80018e8:	4b07      	ldr	r3, [pc, #28]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018ea:	2200      	movs	r2, #0
 80018ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80018ee:	4b06      	ldr	r3, [pc, #24]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018f0:	2200      	movs	r2, #0
 80018f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80018f4:	4804      	ldr	r0, [pc, #16]	@ (8001908 <MX_I2C1_Init+0x50>)
 80018f6:	f001 fa25 	bl	8002d44 <HAL_I2C_Init>
 80018fa:	4603      	mov	r3, r0
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d001      	beq.n	8001904 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001900:	f000 f914 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000100 	.word	0x20000100
 800190c:	40005400 	.word	0x40005400
 8001910:	000186a0 	.word	0x000186a0

08001914 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	b086      	sub	sp, #24
 8001918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800191a:	f107 0308 	add.w	r3, r7, #8
 800191e:	2200      	movs	r2, #0
 8001920:	601a      	str	r2, [r3, #0]
 8001922:	605a      	str	r2, [r3, #4]
 8001924:	609a      	str	r2, [r3, #8]
 8001926:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001928:	463b      	mov	r3, r7
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001930:	4b1d      	ldr	r3, [pc, #116]	@ (80019a8 <MX_TIM2_Init+0x94>)
 8001932:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001936:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001938:	4b1b      	ldr	r3, [pc, #108]	@ (80019a8 <MX_TIM2_Init+0x94>)
 800193a:	2200      	movs	r2, #0
 800193c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800193e:	4b1a      	ldr	r3, [pc, #104]	@ (80019a8 <MX_TIM2_Init+0x94>)
 8001940:	2200      	movs	r2, #0
 8001942:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8001944:	4b18      	ldr	r3, [pc, #96]	@ (80019a8 <MX_TIM2_Init+0x94>)
 8001946:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800194a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800194c:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <MX_TIM2_Init+0x94>)
 800194e:	2200      	movs	r2, #0
 8001950:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001952:	4b15      	ldr	r3, [pc, #84]	@ (80019a8 <MX_TIM2_Init+0x94>)
 8001954:	2200      	movs	r2, #0
 8001956:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001958:	4813      	ldr	r0, [pc, #76]	@ (80019a8 <MX_TIM2_Init+0x94>)
 800195a:	f002 f8b3 	bl	8003ac4 <HAL_TIM_Base_Init>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001964:	f000 f8e2 	bl	8001b2c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001968:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800196c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800196e:	f107 0308 	add.w	r3, r7, #8
 8001972:	4619      	mov	r1, r3
 8001974:	480c      	ldr	r0, [pc, #48]	@ (80019a8 <MX_TIM2_Init+0x94>)
 8001976:	f002 f9e4 	bl	8003d42 <HAL_TIM_ConfigClockSource>
 800197a:	4603      	mov	r3, r0
 800197c:	2b00      	cmp	r3, #0
 800197e:	d001      	beq.n	8001984 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001980:	f000 f8d4 	bl	8001b2c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001984:	2300      	movs	r3, #0
 8001986:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001988:	2300      	movs	r3, #0
 800198a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800198c:	463b      	mov	r3, r7
 800198e:	4619      	mov	r1, r3
 8001990:	4805      	ldr	r0, [pc, #20]	@ (80019a8 <MX_TIM2_Init+0x94>)
 8001992:	f002 fbcf 	bl	8004134 <HAL_TIMEx_MasterConfigSynchronization>
 8001996:	4603      	mov	r3, r0
 8001998:	2b00      	cmp	r3, #0
 800199a:	d001      	beq.n	80019a0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800199c:	f000 f8c6 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80019a0:	bf00      	nop
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000154 	.word	0x20000154

080019ac <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80019b0:	4b11      	ldr	r3, [pc, #68]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019b2:	4a12      	ldr	r2, [pc, #72]	@ (80019fc <MX_USART1_UART_Init+0x50>)
 80019b4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 19200;
 80019b6:	4b10      	ldr	r3, [pc, #64]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019b8:	f44f 4296 	mov.w	r2, #19200	@ 0x4b00
 80019bc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80019be:	4b0e      	ldr	r3, [pc, #56]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019c6:	2200      	movs	r2, #0
 80019c8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80019ca:	4b0b      	ldr	r3, [pc, #44]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019cc:	2200      	movs	r2, #0
 80019ce:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80019d0:	4b09      	ldr	r3, [pc, #36]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019d2:	220c      	movs	r2, #12
 80019d4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019d6:	4b08      	ldr	r3, [pc, #32]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019d8:	2200      	movs	r2, #0
 80019da:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80019dc:	4b06      	ldr	r3, [pc, #24]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019de:	2200      	movs	r2, #0
 80019e0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80019e2:	4805      	ldr	r0, [pc, #20]	@ (80019f8 <MX_USART1_UART_Init+0x4c>)
 80019e4:	f002 fc16 	bl	8004214 <HAL_UART_Init>
 80019e8:	4603      	mov	r3, r0
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d001      	beq.n	80019f2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80019ee:	f000 f89d 	bl	8001b2c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80019f2:	bf00      	nop
 80019f4:	bd80      	pop	{r7, pc}
 80019f6:	bf00      	nop
 80019f8:	2000019c 	.word	0x2000019c
 80019fc:	40013800 	.word	0x40013800

08001a00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a00:	b580      	push	{r7, lr}
 8001a02:	b088      	sub	sp, #32
 8001a04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a06:	f107 0310 	add.w	r3, r7, #16
 8001a0a:	2200      	movs	r2, #0
 8001a0c:	601a      	str	r2, [r3, #0]
 8001a0e:	605a      	str	r2, [r3, #4]
 8001a10:	609a      	str	r2, [r3, #8]
 8001a12:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a14:	4b41      	ldr	r3, [pc, #260]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a16:	699b      	ldr	r3, [r3, #24]
 8001a18:	4a40      	ldr	r2, [pc, #256]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a1a:	f043 0310 	orr.w	r3, r3, #16
 8001a1e:	6193      	str	r3, [r2, #24]
 8001a20:	4b3e      	ldr	r3, [pc, #248]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	f003 0310 	and.w	r3, r3, #16
 8001a28:	60fb      	str	r3, [r7, #12]
 8001a2a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a2c:	4b3b      	ldr	r3, [pc, #236]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a2e:	699b      	ldr	r3, [r3, #24]
 8001a30:	4a3a      	ldr	r2, [pc, #232]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a32:	f043 0320 	orr.w	r3, r3, #32
 8001a36:	6193      	str	r3, [r2, #24]
 8001a38:	4b38      	ldr	r3, [pc, #224]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a3a:	699b      	ldr	r3, [r3, #24]
 8001a3c:	f003 0320 	and.w	r3, r3, #32
 8001a40:	60bb      	str	r3, [r7, #8]
 8001a42:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a44:	4b35      	ldr	r3, [pc, #212]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a46:	699b      	ldr	r3, [r3, #24]
 8001a48:	4a34      	ldr	r2, [pc, #208]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a4a:	f043 0304 	orr.w	r3, r3, #4
 8001a4e:	6193      	str	r3, [r2, #24]
 8001a50:	4b32      	ldr	r3, [pc, #200]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a52:	699b      	ldr	r3, [r3, #24]
 8001a54:	f003 0304 	and.w	r3, r3, #4
 8001a58:	607b      	str	r3, [r7, #4]
 8001a5a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a5c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a5e:	699b      	ldr	r3, [r3, #24]
 8001a60:	4a2e      	ldr	r2, [pc, #184]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a62:	f043 0308 	orr.w	r3, r3, #8
 8001a66:	6193      	str	r3, [r2, #24]
 8001a68:	4b2c      	ldr	r3, [pc, #176]	@ (8001b1c <MX_GPIO_Init+0x11c>)
 8001a6a:	699b      	ldr	r3, [r3, #24]
 8001a6c:	f003 0308 	and.w	r3, r3, #8
 8001a70:	603b      	str	r3, [r7, #0]
 8001a72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin, GPIO_PIN_RESET);
 8001a74:	2200      	movs	r2, #0
 8001a76:	211e      	movs	r1, #30
 8001a78:	4829      	ldr	r0, [pc, #164]	@ (8001b20 <MX_GPIO_Init+0x120>)
 8001a7a:	f001 f94b 	bl	8002d14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, RW_Pin|EN_Pin|D4_Pin|D5_Pin
 8001a7e:	2200      	movs	r2, #0
 8001a80:	f44f 417e 	mov.w	r1, #65024	@ 0xfe00
 8001a84:	4827      	ldr	r0, [pc, #156]	@ (8001b24 <MX_GPIO_Init+0x124>)
 8001a86:	f001 f945 	bl	8002d14 <HAL_GPIO_WritePin>
                          |D6_Pin|D7_Pin|RS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : LED_BP_Pin */
  GPIO_InitStruct.Pin = LED_BP_Pin;
 8001a8a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a8e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a90:	2300      	movs	r3, #0
 8001a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a94:	2300      	movs	r3, #0
 8001a96:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_BP_GPIO_Port, &GPIO_InitStruct);
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4822      	ldr	r0, [pc, #136]	@ (8001b28 <MX_GPIO_Init+0x128>)
 8001aa0:	f000 ffb4 	bl	8002a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_0_Pin P1_1_Pin P1_2_Pin P1_3_Pin */
  GPIO_InitStruct.Pin = P1_0_Pin|P1_1_Pin|P1_2_Pin|P1_3_Pin;
 8001aa4:	231e      	movs	r3, #30
 8001aa6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2302      	movs	r3, #2
 8001ab2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ab4:	f107 0310 	add.w	r3, r7, #16
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4819      	ldr	r0, [pc, #100]	@ (8001b20 <MX_GPIO_Init+0x120>)
 8001abc:	f000 ffa6 	bl	8002a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : P1_4_Pin P1_5_Pin P1_6_Pin P1_7_Pin */
  GPIO_InitStruct.Pin = P1_4_Pin|P1_5_Pin|P1_6_Pin|P1_7_Pin;
 8001ac0:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001ac4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aca:	2300      	movs	r3, #0
 8001acc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ace:	f107 0310 	add.w	r3, r7, #16
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	4812      	ldr	r0, [pc, #72]	@ (8001b20 <MX_GPIO_Init+0x120>)
 8001ad6:	f000 ff99 	bl	8002a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : P2_0_Pin P2_6_Pin P2_3_Pin P2_1_Pin
                           P2_2_Pin P2_7_Pin */
  GPIO_InitStruct.Pin = P2_0_Pin|P2_6_Pin|P2_3_Pin|P2_1_Pin
 8001ada:	f240 133b 	movw	r3, #315	@ 0x13b
 8001ade:	613b      	str	r3, [r7, #16]
                          |P2_2_Pin|P2_7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae8:	f107 0310 	add.w	r3, r7, #16
 8001aec:	4619      	mov	r1, r3
 8001aee:	480d      	ldr	r0, [pc, #52]	@ (8001b24 <MX_GPIO_Init+0x124>)
 8001af0:	f000 ff8c 	bl	8002a0c <HAL_GPIO_Init>

  /*Configure GPIO pins : RW_Pin EN_Pin D4_Pin D5_Pin
                           D6_Pin D7_Pin RS_Pin */
  GPIO_InitStruct.Pin = RW_Pin|EN_Pin|D4_Pin|D5_Pin
 8001af4:	f44f 437e 	mov.w	r3, #65024	@ 0xfe00
 8001af8:	613b      	str	r3, [r7, #16]
                          |D6_Pin|D7_Pin|RS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001afa:	2301      	movs	r3, #1
 8001afc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001afe:	2300      	movs	r3, #0
 8001b00:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b02:	2302      	movs	r3, #2
 8001b04:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b06:	f107 0310 	add.w	r3, r7, #16
 8001b0a:	4619      	mov	r1, r3
 8001b0c:	4805      	ldr	r0, [pc, #20]	@ (8001b24 <MX_GPIO_Init+0x124>)
 8001b0e:	f000 ff7d 	bl	8002a0c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001b12:	bf00      	nop
 8001b14:	3720      	adds	r7, #32
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40021000 	.word	0x40021000
 8001b20:	40010800 	.word	0x40010800
 8001b24:	40010c00 	.word	0x40010c00
 8001b28:	40011000 	.word	0x40011000

08001b2c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b30:	b672      	cpsid	i
}
 8001b32:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b34:	bf00      	nop
 8001b36:	e7fd      	b.n	8001b34 <Error_Handler+0x8>

08001b38 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	b085      	sub	sp, #20
 8001b3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001b3e:	4b15      	ldr	r3, [pc, #84]	@ (8001b94 <HAL_MspInit+0x5c>)
 8001b40:	699b      	ldr	r3, [r3, #24]
 8001b42:	4a14      	ldr	r2, [pc, #80]	@ (8001b94 <HAL_MspInit+0x5c>)
 8001b44:	f043 0301 	orr.w	r3, r3, #1
 8001b48:	6193      	str	r3, [r2, #24]
 8001b4a:	4b12      	ldr	r3, [pc, #72]	@ (8001b94 <HAL_MspInit+0x5c>)
 8001b4c:	699b      	ldr	r3, [r3, #24]
 8001b4e:	f003 0301 	and.w	r3, r3, #1
 8001b52:	60bb      	str	r3, [r7, #8]
 8001b54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b56:	4b0f      	ldr	r3, [pc, #60]	@ (8001b94 <HAL_MspInit+0x5c>)
 8001b58:	69db      	ldr	r3, [r3, #28]
 8001b5a:	4a0e      	ldr	r2, [pc, #56]	@ (8001b94 <HAL_MspInit+0x5c>)
 8001b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b60:	61d3      	str	r3, [r2, #28]
 8001b62:	4b0c      	ldr	r3, [pc, #48]	@ (8001b94 <HAL_MspInit+0x5c>)
 8001b64:	69db      	ldr	r3, [r3, #28]
 8001b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b6a:	607b      	str	r3, [r7, #4]
 8001b6c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001b6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001b98 <HAL_MspInit+0x60>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	60fb      	str	r3, [r7, #12]
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001b7a:	60fb      	str	r3, [r7, #12]
 8001b7c:	68fb      	ldr	r3, [r7, #12]
 8001b7e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001b82:	60fb      	str	r3, [r7, #12]
 8001b84:	4a04      	ldr	r2, [pc, #16]	@ (8001b98 <HAL_MspInit+0x60>)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b8a:	bf00      	nop
 8001b8c:	3714      	adds	r7, #20
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bc80      	pop	{r7}
 8001b92:	4770      	bx	lr
 8001b94:	40021000 	.word	0x40021000
 8001b98:	40010000 	.word	0x40010000

08001b9c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b088      	sub	sp, #32
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	2200      	movs	r2, #0
 8001baa:	601a      	str	r2, [r3, #0]
 8001bac:	605a      	str	r2, [r3, #4]
 8001bae:	609a      	str	r2, [r3, #8]
 8001bb0:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	4a14      	ldr	r2, [pc, #80]	@ (8001c08 <HAL_ADC_MspInit+0x6c>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d121      	bne.n	8001c00 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001bbc:	4b13      	ldr	r3, [pc, #76]	@ (8001c0c <HAL_ADC_MspInit+0x70>)
 8001bbe:	699b      	ldr	r3, [r3, #24]
 8001bc0:	4a12      	ldr	r2, [pc, #72]	@ (8001c0c <HAL_ADC_MspInit+0x70>)
 8001bc2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bc6:	6193      	str	r3, [r2, #24]
 8001bc8:	4b10      	ldr	r3, [pc, #64]	@ (8001c0c <HAL_ADC_MspInit+0x70>)
 8001bca:	699b      	ldr	r3, [r3, #24]
 8001bcc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001bd0:	60fb      	str	r3, [r7, #12]
 8001bd2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bd4:	4b0d      	ldr	r3, [pc, #52]	@ (8001c0c <HAL_ADC_MspInit+0x70>)
 8001bd6:	699b      	ldr	r3, [r3, #24]
 8001bd8:	4a0c      	ldr	r2, [pc, #48]	@ (8001c0c <HAL_ADC_MspInit+0x70>)
 8001bda:	f043 0304 	orr.w	r3, r3, #4
 8001bde:	6193      	str	r3, [r2, #24]
 8001be0:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_ADC_MspInit+0x70>)
 8001be2:	699b      	ldr	r3, [r3, #24]
 8001be4:	f003 0304 	and.w	r3, r3, #4
 8001be8:	60bb      	str	r3, [r7, #8]
 8001bea:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001bec:	2301      	movs	r3, #1
 8001bee:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001bf0:	2303      	movs	r3, #3
 8001bf2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bf4:	f107 0310 	add.w	r3, r7, #16
 8001bf8:	4619      	mov	r1, r3
 8001bfa:	4805      	ldr	r0, [pc, #20]	@ (8001c10 <HAL_ADC_MspInit+0x74>)
 8001bfc:	f000 ff06 	bl	8002a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001c00:	bf00      	nop
 8001c02:	3720      	adds	r7, #32
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd80      	pop	{r7, pc}
 8001c08:	40012400 	.word	0x40012400
 8001c0c:	40021000 	.word	0x40021000
 8001c10:	40010800 	.word	0x40010800

08001c14 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b088      	sub	sp, #32
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c1c:	f107 0310 	add.w	r3, r7, #16
 8001c20:	2200      	movs	r2, #0
 8001c22:	601a      	str	r2, [r3, #0]
 8001c24:	605a      	str	r2, [r3, #4]
 8001c26:	609a      	str	r2, [r3, #8]
 8001c28:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	4a15      	ldr	r2, [pc, #84]	@ (8001c84 <HAL_I2C_MspInit+0x70>)
 8001c30:	4293      	cmp	r3, r2
 8001c32:	d123      	bne.n	8001c7c <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c34:	4b14      	ldr	r3, [pc, #80]	@ (8001c88 <HAL_I2C_MspInit+0x74>)
 8001c36:	699b      	ldr	r3, [r3, #24]
 8001c38:	4a13      	ldr	r2, [pc, #76]	@ (8001c88 <HAL_I2C_MspInit+0x74>)
 8001c3a:	f043 0308 	orr.w	r3, r3, #8
 8001c3e:	6193      	str	r3, [r2, #24]
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <HAL_I2C_MspInit+0x74>)
 8001c42:	699b      	ldr	r3, [r3, #24]
 8001c44:	f003 0308 	and.w	r3, r3, #8
 8001c48:	60fb      	str	r3, [r7, #12]
 8001c4a:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c4c:	23c0      	movs	r3, #192	@ 0xc0
 8001c4e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c50:	2312      	movs	r3, #18
 8001c52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c54:	2303      	movs	r3, #3
 8001c56:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c58:	f107 0310 	add.w	r3, r7, #16
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	480b      	ldr	r0, [pc, #44]	@ (8001c8c <HAL_I2C_MspInit+0x78>)
 8001c60:	f000 fed4 	bl	8002a0c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c64:	4b08      	ldr	r3, [pc, #32]	@ (8001c88 <HAL_I2C_MspInit+0x74>)
 8001c66:	69db      	ldr	r3, [r3, #28]
 8001c68:	4a07      	ldr	r2, [pc, #28]	@ (8001c88 <HAL_I2C_MspInit+0x74>)
 8001c6a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001c6e:	61d3      	str	r3, [r2, #28]
 8001c70:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_I2C_MspInit+0x74>)
 8001c72:	69db      	ldr	r3, [r3, #28]
 8001c74:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c78:	60bb      	str	r3, [r7, #8]
 8001c7a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001c7c:	bf00      	nop
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	40005400 	.word	0x40005400
 8001c88:	40021000 	.word	0x40021000
 8001c8c:	40010c00 	.word	0x40010c00

08001c90 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001ca0:	d113      	bne.n	8001cca <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001ca2:	4b0c      	ldr	r3, [pc, #48]	@ (8001cd4 <HAL_TIM_Base_MspInit+0x44>)
 8001ca4:	69db      	ldr	r3, [r3, #28]
 8001ca6:	4a0b      	ldr	r2, [pc, #44]	@ (8001cd4 <HAL_TIM_Base_MspInit+0x44>)
 8001ca8:	f043 0301 	orr.w	r3, r3, #1
 8001cac:	61d3      	str	r3, [r2, #28]
 8001cae:	4b09      	ldr	r3, [pc, #36]	@ (8001cd4 <HAL_TIM_Base_MspInit+0x44>)
 8001cb0:	69db      	ldr	r3, [r3, #28]
 8001cb2:	f003 0301 	and.w	r3, r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
 8001cb8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	201c      	movs	r0, #28
 8001cc0:	f000 fe6d 	bl	800299e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cc4:	201c      	movs	r0, #28
 8001cc6:	f000 fe86 	bl	80029d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cca:	bf00      	nop
 8001ccc:	3710      	adds	r7, #16
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	40021000 	.word	0x40021000

08001cd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b088      	sub	sp, #32
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ce0:	f107 0310 	add.w	r3, r7, #16
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	601a      	str	r2, [r3, #0]
 8001ce8:	605a      	str	r2, [r3, #4]
 8001cea:	609a      	str	r2, [r3, #8]
 8001cec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8001d64 <HAL_UART_MspInit+0x8c>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d131      	bne.n	8001d5c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001cf8:	4b1b      	ldr	r3, [pc, #108]	@ (8001d68 <HAL_UART_MspInit+0x90>)
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8001d68 <HAL_UART_MspInit+0x90>)
 8001cfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d02:	6193      	str	r3, [r2, #24]
 8001d04:	4b18      	ldr	r3, [pc, #96]	@ (8001d68 <HAL_UART_MspInit+0x90>)
 8001d06:	699b      	ldr	r3, [r3, #24]
 8001d08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d10:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <HAL_UART_MspInit+0x90>)
 8001d12:	699b      	ldr	r3, [r3, #24]
 8001d14:	4a14      	ldr	r2, [pc, #80]	@ (8001d68 <HAL_UART_MspInit+0x90>)
 8001d16:	f043 0304 	orr.w	r3, r3, #4
 8001d1a:	6193      	str	r3, [r2, #24]
 8001d1c:	4b12      	ldr	r3, [pc, #72]	@ (8001d68 <HAL_UART_MspInit+0x90>)
 8001d1e:	699b      	ldr	r3, [r3, #24]
 8001d20:	f003 0304 	and.w	r3, r3, #4
 8001d24:	60bb      	str	r3, [r7, #8]
 8001d26:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d28:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001d2c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d36:	f107 0310 	add.w	r3, r7, #16
 8001d3a:	4619      	mov	r1, r3
 8001d3c:	480b      	ldr	r0, [pc, #44]	@ (8001d6c <HAL_UART_MspInit+0x94>)
 8001d3e:	f000 fe65 	bl	8002a0c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001d42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001d46:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d50:	f107 0310 	add.w	r3, r7, #16
 8001d54:	4619      	mov	r1, r3
 8001d56:	4805      	ldr	r0, [pc, #20]	@ (8001d6c <HAL_UART_MspInit+0x94>)
 8001d58:	f000 fe58 	bl	8002a0c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001d5c:	bf00      	nop
 8001d5e:	3720      	adds	r7, #32
 8001d60:	46bd      	mov	sp, r7
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	40013800 	.word	0x40013800
 8001d68:	40021000 	.word	0x40021000
 8001d6c:	40010800 	.word	0x40010800

08001d70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d74:	bf00      	nop
 8001d76:	e7fd      	b.n	8001d74 <NMI_Handler+0x4>

08001d78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d7c:	bf00      	nop
 8001d7e:	e7fd      	b.n	8001d7c <HardFault_Handler+0x4>

08001d80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d84:	bf00      	nop
 8001d86:	e7fd      	b.n	8001d84 <MemManage_Handler+0x4>

08001d88 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d8c:	bf00      	nop
 8001d8e:	e7fd      	b.n	8001d8c <BusFault_Handler+0x4>

08001d90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d94:	bf00      	nop
 8001d96:	e7fd      	b.n	8001d94 <UsageFault_Handler+0x4>

08001d98 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d9c:	bf00      	nop
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bc80      	pop	{r7}
 8001da2:	4770      	bx	lr

08001da4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001da4:	b480      	push	{r7}
 8001da6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001da8:	bf00      	nop
 8001daa:	46bd      	mov	sp, r7
 8001dac:	bc80      	pop	{r7}
 8001dae:	4770      	bx	lr

08001db0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001db4:	bf00      	nop
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bc80      	pop	{r7}
 8001dba:	4770      	bx	lr

08001dbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001dbc:	b580      	push	{r7, lr}
 8001dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001dc0:	f000 f87e 	bl	8001ec0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dc4:	bf00      	nop
 8001dc6:	bd80      	pop	{r7, pc}

08001dc8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001dcc:	4802      	ldr	r0, [pc, #8]	@ (8001dd8 <TIM2_IRQHandler+0x10>)
 8001dce:	f001 fec8 	bl	8003b62 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	20000154 	.word	0x20000154

08001ddc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001ddc:	b480      	push	{r7}
 8001dde:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001de0:	bf00      	nop
 8001de2:	46bd      	mov	sp, r7
 8001de4:	bc80      	pop	{r7}
 8001de6:	4770      	bx	lr

08001de8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001de8:	f7ff fff8 	bl	8001ddc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001dec:	480b      	ldr	r0, [pc, #44]	@ (8001e1c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001dee:	490c      	ldr	r1, [pc, #48]	@ (8001e20 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001df0:	4a0c      	ldr	r2, [pc, #48]	@ (8001e24 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001df2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001df4:	e002      	b.n	8001dfc <LoopCopyDataInit>

08001df6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001df6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001df8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001dfa:	3304      	adds	r3, #4

08001dfc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001dfc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001dfe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e00:	d3f9      	bcc.n	8001df6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e02:	4a09      	ldr	r2, [pc, #36]	@ (8001e28 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001e04:	4c09      	ldr	r4, [pc, #36]	@ (8001e2c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001e06:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e08:	e001      	b.n	8001e0e <LoopFillZerobss>

08001e0a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e0a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e0c:	3204      	adds	r2, #4

08001e0e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e0e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e10:	d3fb      	bcc.n	8001e0a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001e12:	f002 fcc9 	bl	80047a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001e16:	f7ff fc2d 	bl	8001674 <main>
  bx lr
 8001e1a:	4770      	bx	lr
  ldr r0, =_sdata
 8001e1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e20:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001e24:	08005294 	.word	0x08005294
  ldr r2, =_sbss
 8001e28:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001e2c:	20000338 	.word	0x20000338

08001e30 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001e30:	e7fe      	b.n	8001e30 <ADC1_2_IRQHandler>
	...

08001e34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001e38:	4b08      	ldr	r3, [pc, #32]	@ (8001e5c <HAL_Init+0x28>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4a07      	ldr	r2, [pc, #28]	@ (8001e5c <HAL_Init+0x28>)
 8001e3e:	f043 0310 	orr.w	r3, r3, #16
 8001e42:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e44:	2003      	movs	r0, #3
 8001e46:	f000 fd9f 	bl	8002988 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001e4a:	200f      	movs	r0, #15
 8001e4c:	f000 f808 	bl	8001e60 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001e50:	f7ff fe72 	bl	8001b38 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001e54:	2300      	movs	r3, #0
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	bd80      	pop	{r7, pc}
 8001e5a:	bf00      	nop
 8001e5c:	40022000 	.word	0x40022000

08001e60 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001e68:	4b12      	ldr	r3, [pc, #72]	@ (8001eb4 <HAL_InitTick+0x54>)
 8001e6a:	681a      	ldr	r2, [r3, #0]
 8001e6c:	4b12      	ldr	r3, [pc, #72]	@ (8001eb8 <HAL_InitTick+0x58>)
 8001e6e:	781b      	ldrb	r3, [r3, #0]
 8001e70:	4619      	mov	r1, r3
 8001e72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001e76:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f000 fdb7 	bl	80029f2 <HAL_SYSTICK_Config>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d001      	beq.n	8001e8e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e00e      	b.n	8001eac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	2b0f      	cmp	r3, #15
 8001e92:	d80a      	bhi.n	8001eaa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e94:	2200      	movs	r2, #0
 8001e96:	6879      	ldr	r1, [r7, #4]
 8001e98:	f04f 30ff 	mov.w	r0, #4294967295
 8001e9c:	f000 fd7f 	bl	800299e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ea0:	4a06      	ldr	r2, [pc, #24]	@ (8001ebc <HAL_InitTick+0x5c>)
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	e000      	b.n	8001eac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001eaa:	2301      	movs	r3, #1
}
 8001eac:	4618      	mov	r0, r3
 8001eae:	3708      	adds	r7, #8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}
 8001eb4:	20000008 	.word	0x20000008
 8001eb8:	20000010 	.word	0x20000010
 8001ebc:	2000000c 	.word	0x2000000c

08001ec0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ec4:	4b05      	ldr	r3, [pc, #20]	@ (8001edc <HAL_IncTick+0x1c>)
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	4b05      	ldr	r3, [pc, #20]	@ (8001ee0 <HAL_IncTick+0x20>)
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	4413      	add	r3, r2
 8001ed0:	4a03      	ldr	r2, [pc, #12]	@ (8001ee0 <HAL_IncTick+0x20>)
 8001ed2:	6013      	str	r3, [r2, #0]
}
 8001ed4:	bf00      	nop
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bc80      	pop	{r7}
 8001eda:	4770      	bx	lr
 8001edc:	20000010 	.word	0x20000010
 8001ee0:	200001fc 	.word	0x200001fc

08001ee4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  return uwTick;
 8001ee8:	4b02      	ldr	r3, [pc, #8]	@ (8001ef4 <HAL_GetTick+0x10>)
 8001eea:	681b      	ldr	r3, [r3, #0]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bc80      	pop	{r7}
 8001ef2:	4770      	bx	lr
 8001ef4:	200001fc 	.word	0x200001fc

08001ef8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b084      	sub	sp, #16
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f00:	f7ff fff0 	bl	8001ee4 <HAL_GetTick>
 8001f04:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f0a:	68fb      	ldr	r3, [r7, #12]
 8001f0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f10:	d005      	beq.n	8001f1e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f12:	4b0a      	ldr	r3, [pc, #40]	@ (8001f3c <HAL_Delay+0x44>)
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4413      	add	r3, r2
 8001f1c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f1e:	bf00      	nop
 8001f20:	f7ff ffe0 	bl	8001ee4 <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68bb      	ldr	r3, [r7, #8]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	68fa      	ldr	r2, [r7, #12]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d8f7      	bhi.n	8001f20 <HAL_Delay+0x28>
  {
  }
}
 8001f30:	bf00      	nop
 8001f32:	bf00      	nop
 8001f34:	3710      	adds	r7, #16
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	20000010 	.word	0x20000010

08001f40 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b086      	sub	sp, #24
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001f50:	2300      	movs	r3, #0
 8001f52:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001f54:	2300      	movs	r3, #0
 8001f56:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e0be      	b.n	80020e0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d109      	bne.n	8001f84 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2200      	movs	r2, #0
 8001f74:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	2200      	movs	r2, #0
 8001f7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001f7e:	6878      	ldr	r0, [r7, #4]
 8001f80:	f7ff fe0c 	bl	8001b9c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001f84:	6878      	ldr	r0, [r7, #4]
 8001f86:	f000 fbf1 	bl	800276c <ADC_ConversionStop_Disable>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f92:	f003 0310 	and.w	r3, r3, #16
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f040 8099 	bne.w	80020ce <HAL_ADC_Init+0x18e>
 8001f9c:	7dfb      	ldrb	r3, [r7, #23]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f040 8095 	bne.w	80020ce <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fa8:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8001fac:	f023 0302 	bic.w	r3, r3, #2
 8001fb0:	f043 0202 	orr.w	r2, r3, #2
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fc0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	7b1b      	ldrb	r3, [r3, #12]
 8001fc6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8001fc8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8001fca:	68ba      	ldr	r2, [r7, #8]
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fd8:	d003      	beq.n	8001fe2 <HAL_ADC_Init+0xa2>
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	2b01      	cmp	r3, #1
 8001fe0:	d102      	bne.n	8001fe8 <HAL_ADC_Init+0xa8>
 8001fe2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001fe6:	e000      	b.n	8001fea <HAL_ADC_Init+0xaa>
 8001fe8:	2300      	movs	r3, #0
 8001fea:	693a      	ldr	r2, [r7, #16]
 8001fec:	4313      	orrs	r3, r2
 8001fee:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	7d1b      	ldrb	r3, [r3, #20]
 8001ff4:	2b01      	cmp	r3, #1
 8001ff6:	d119      	bne.n	800202c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	7b1b      	ldrb	r3, [r3, #12]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d109      	bne.n	8002014 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	699b      	ldr	r3, [r3, #24]
 8002004:	3b01      	subs	r3, #1
 8002006:	035a      	lsls	r2, r3, #13
 8002008:	693b      	ldr	r3, [r7, #16]
 800200a:	4313      	orrs	r3, r2
 800200c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002010:	613b      	str	r3, [r7, #16]
 8002012:	e00b      	b.n	800202c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002018:	f043 0220 	orr.w	r2, r3, #32
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002024:	f043 0201 	orr.w	r2, r3, #1
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	693a      	ldr	r2, [r7, #16]
 800203c:	430a      	orrs	r2, r1
 800203e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	689a      	ldr	r2, [r3, #8]
 8002046:	4b28      	ldr	r3, [pc, #160]	@ (80020e8 <HAL_ADC_Init+0x1a8>)
 8002048:	4013      	ands	r3, r2
 800204a:	687a      	ldr	r2, [r7, #4]
 800204c:	6812      	ldr	r2, [r2, #0]
 800204e:	68b9      	ldr	r1, [r7, #8]
 8002050:	430b      	orrs	r3, r1
 8002052:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	689b      	ldr	r3, [r3, #8]
 8002058:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800205c:	d003      	beq.n	8002066 <HAL_ADC_Init+0x126>
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	689b      	ldr	r3, [r3, #8]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d104      	bne.n	8002070 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	691b      	ldr	r3, [r3, #16]
 800206a:	3b01      	subs	r3, #1
 800206c:	051b      	lsls	r3, r3, #20
 800206e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002076:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	68fa      	ldr	r2, [r7, #12]
 8002080:	430a      	orrs	r2, r1
 8002082:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	689a      	ldr	r2, [r3, #8]
 800208a:	4b18      	ldr	r3, [pc, #96]	@ (80020ec <HAL_ADC_Init+0x1ac>)
 800208c:	4013      	ands	r3, r2
 800208e:	68ba      	ldr	r2, [r7, #8]
 8002090:	429a      	cmp	r2, r3
 8002092:	d10b      	bne.n	80020ac <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	2200      	movs	r2, #0
 8002098:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800209e:	f023 0303 	bic.w	r3, r3, #3
 80020a2:	f043 0201 	orr.w	r2, r3, #1
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020aa:	e018      	b.n	80020de <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020b0:	f023 0312 	bic.w	r3, r3, #18
 80020b4:	f043 0210 	orr.w	r2, r3, #16
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80020c0:	f043 0201 	orr.w	r2, r3, #1
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80020c8:	2301      	movs	r3, #1
 80020ca:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020cc:	e007      	b.n	80020de <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80020d2:	f043 0210 	orr.w	r2, r3, #16
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80020da:	2301      	movs	r3, #1
 80020dc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80020de:	7dfb      	ldrb	r3, [r7, #23]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3718      	adds	r7, #24
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}
 80020e8:	ffe1f7fd 	.word	0xffe1f7fd
 80020ec:	ff1f0efe 	.word	0xff1f0efe

080020f0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002102:	2b01      	cmp	r3, #1
 8002104:	d101      	bne.n	800210a <HAL_ADC_Start+0x1a>
 8002106:	2302      	movs	r3, #2
 8002108:	e098      	b.n	800223c <HAL_ADC_Start+0x14c>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2201      	movs	r2, #1
 800210e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8002112:	6878      	ldr	r0, [r7, #4]
 8002114:	f000 fad0 	bl	80026b8 <ADC_Enable>
 8002118:	4603      	mov	r3, r0
 800211a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 800211c:	7bfb      	ldrb	r3, [r7, #15]
 800211e:	2b00      	cmp	r3, #0
 8002120:	f040 8087 	bne.w	8002232 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002128:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800212c:	f023 0301 	bic.w	r3, r3, #1
 8002130:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	4a41      	ldr	r2, [pc, #260]	@ (8002244 <HAL_ADC_Start+0x154>)
 800213e:	4293      	cmp	r3, r2
 8002140:	d105      	bne.n	800214e <HAL_ADC_Start+0x5e>
 8002142:	4b41      	ldr	r3, [pc, #260]	@ (8002248 <HAL_ADC_Start+0x158>)
 8002144:	685b      	ldr	r3, [r3, #4]
 8002146:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d115      	bne.n	800217a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002152:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	681b      	ldr	r3, [r3, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002164:	2b00      	cmp	r3, #0
 8002166:	d026      	beq.n	80021b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800216c:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002170:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002178:	e01d      	b.n	80021b6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800217e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4a2f      	ldr	r2, [pc, #188]	@ (8002248 <HAL_ADC_Start+0x158>)
 800218c:	4293      	cmp	r3, r2
 800218e:	d004      	beq.n	800219a <HAL_ADC_Start+0xaa>
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	4a2b      	ldr	r2, [pc, #172]	@ (8002244 <HAL_ADC_Start+0x154>)
 8002196:	4293      	cmp	r3, r2
 8002198:	d10d      	bne.n	80021b6 <HAL_ADC_Start+0xc6>
 800219a:	4b2b      	ldr	r3, [pc, #172]	@ (8002248 <HAL_ADC_Start+0x158>)
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d007      	beq.n	80021b6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021aa:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80021ae:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80021ba:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d006      	beq.n	80021d0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021c6:	f023 0206 	bic.w	r2, r3, #6
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	62da      	str	r2, [r3, #44]	@ 0x2c
 80021ce:	e002      	b.n	80021d6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2200      	movs	r2, #0
 80021d4:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f06f 0202 	mvn.w	r2, #2
 80021e6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80021f2:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80021f6:	d113      	bne.n	8002220 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80021fc:	4a11      	ldr	r2, [pc, #68]	@ (8002244 <HAL_ADC_Start+0x154>)
 80021fe:	4293      	cmp	r3, r2
 8002200:	d105      	bne.n	800220e <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002202:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <HAL_ADC_Start+0x158>)
 8002204:	685b      	ldr	r3, [r3, #4]
 8002206:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800220a:	2b00      	cmp	r3, #0
 800220c:	d108      	bne.n	8002220 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689a      	ldr	r2, [r3, #8]
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800221c:	609a      	str	r2, [r3, #8]
 800221e:	e00c      	b.n	800223a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800222e:	609a      	str	r2, [r3, #8]
 8002230:	e003      	b.n	800223a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2200      	movs	r2, #0
 8002236:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800223a:	7bfb      	ldrb	r3, [r7, #15]
}
 800223c:	4618      	mov	r0, r3
 800223e:	3710      	adds	r7, #16
 8002240:	46bd      	mov	sp, r7
 8002242:	bd80      	pop	{r7, pc}
 8002244:	40012800 	.word	0x40012800
 8002248:	40012400 	.word	0x40012400

0800224c <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b084      	sub	sp, #16
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800225e:	2b01      	cmp	r3, #1
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Stop+0x1a>
 8002262:	2302      	movs	r3, #2
 8002264:	e01a      	b.n	800229c <HAL_ADC_Stop+0x50>
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2201      	movs	r2, #1
 800226a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800226e:	6878      	ldr	r0, [r7, #4]
 8002270:	f000 fa7c 	bl	800276c <ADC_ConversionStop_Disable>
 8002274:	4603      	mov	r3, r0
 8002276:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002278:	7bfb      	ldrb	r3, [r7, #15]
 800227a:	2b00      	cmp	r3, #0
 800227c:	d109      	bne.n	8002292 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002282:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002286:	f023 0301 	bic.w	r3, r3, #1
 800228a:	f043 0201 	orr.w	r2, r3, #1
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	2200      	movs	r2, #0
 8002296:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800229a:	7bfb      	ldrb	r3, [r7, #15]
}
 800229c:	4618      	mov	r0, r3
 800229e:	3710      	adds	r7, #16
 80022a0:	46bd      	mov	sp, r7
 80022a2:	bd80      	pop	{r7, pc}

080022a4 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80022a4:	b590      	push	{r4, r7, lr}
 80022a6:	b087      	sub	sp, #28
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
 80022ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80022ae:	2300      	movs	r3, #0
 80022b0:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 80022b2:	2300      	movs	r3, #0
 80022b4:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 80022b6:	2300      	movs	r3, #0
 80022b8:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 80022ba:	f7ff fe13 	bl	8001ee4 <HAL_GetTick>
 80022be:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	689b      	ldr	r3, [r3, #8]
 80022c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d00b      	beq.n	80022e6 <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	f043 0220 	orr.w	r2, r3, #32
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2200      	movs	r2, #0
 80022de:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
 80022e4:	e0d3      	b.n	800248e <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d131      	bne.n	8002358 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022fa:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d12a      	bne.n	8002358 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002302:	e021      	b.n	8002348 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800230a:	d01d      	beq.n	8002348 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d007      	beq.n	8002322 <HAL_ADC_PollForConversion+0x7e>
 8002312:	f7ff fde7 	bl	8001ee4 <HAL_GetTick>
 8002316:	4602      	mov	r2, r0
 8002318:	697b      	ldr	r3, [r7, #20]
 800231a:	1ad3      	subs	r3, r2, r3
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	d212      	bcs.n	8002348 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f003 0302 	and.w	r3, r3, #2
 800232c:	2b00      	cmp	r3, #0
 800232e:	d10b      	bne.n	8002348 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002334:	f043 0204 	orr.w	r2, r3, #4
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2200      	movs	r2, #0
 8002340:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e0a2      	b.n	800248e <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f003 0302 	and.w	r3, r3, #2
 8002352:	2b00      	cmp	r3, #0
 8002354:	d0d6      	beq.n	8002304 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8002356:	e070      	b.n	800243a <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002358:	4b4f      	ldr	r3, [pc, #316]	@ (8002498 <HAL_ADC_PollForConversion+0x1f4>)
 800235a:	681c      	ldr	r4, [r3, #0]
 800235c:	2002      	movs	r0, #2
 800235e:	f001 fafb 	bl	8003958 <HAL_RCCEx_GetPeriphCLKFreq>
 8002362:	4603      	mov	r3, r0
 8002364:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	6919      	ldr	r1, [r3, #16]
 800236e:	4b4b      	ldr	r3, [pc, #300]	@ (800249c <HAL_ADC_PollForConversion+0x1f8>)
 8002370:	400b      	ands	r3, r1
 8002372:	2b00      	cmp	r3, #0
 8002374:	d118      	bne.n	80023a8 <HAL_ADC_PollForConversion+0x104>
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	68d9      	ldr	r1, [r3, #12]
 800237c:	4b48      	ldr	r3, [pc, #288]	@ (80024a0 <HAL_ADC_PollForConversion+0x1fc>)
 800237e:	400b      	ands	r3, r1
 8002380:	2b00      	cmp	r3, #0
 8002382:	d111      	bne.n	80023a8 <HAL_ADC_PollForConversion+0x104>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6919      	ldr	r1, [r3, #16]
 800238a:	4b46      	ldr	r3, [pc, #280]	@ (80024a4 <HAL_ADC_PollForConversion+0x200>)
 800238c:	400b      	ands	r3, r1
 800238e:	2b00      	cmp	r3, #0
 8002390:	d108      	bne.n	80023a4 <HAL_ADC_PollForConversion+0x100>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	68d9      	ldr	r1, [r3, #12]
 8002398:	4b43      	ldr	r3, [pc, #268]	@ (80024a8 <HAL_ADC_PollForConversion+0x204>)
 800239a:	400b      	ands	r3, r1
 800239c:	2b00      	cmp	r3, #0
 800239e:	d101      	bne.n	80023a4 <HAL_ADC_PollForConversion+0x100>
 80023a0:	2314      	movs	r3, #20
 80023a2:	e020      	b.n	80023e6 <HAL_ADC_PollForConversion+0x142>
 80023a4:	2329      	movs	r3, #41	@ 0x29
 80023a6:	e01e      	b.n	80023e6 <HAL_ADC_PollForConversion+0x142>
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	6919      	ldr	r1, [r3, #16]
 80023ae:	4b3d      	ldr	r3, [pc, #244]	@ (80024a4 <HAL_ADC_PollForConversion+0x200>)
 80023b0:	400b      	ands	r3, r1
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d106      	bne.n	80023c4 <HAL_ADC_PollForConversion+0x120>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68d9      	ldr	r1, [r3, #12]
 80023bc:	4b3a      	ldr	r3, [pc, #232]	@ (80024a8 <HAL_ADC_PollForConversion+0x204>)
 80023be:	400b      	ands	r3, r1
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d00d      	beq.n	80023e0 <HAL_ADC_PollForConversion+0x13c>
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	6919      	ldr	r1, [r3, #16]
 80023ca:	4b38      	ldr	r3, [pc, #224]	@ (80024ac <HAL_ADC_PollForConversion+0x208>)
 80023cc:	400b      	ands	r3, r1
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d108      	bne.n	80023e4 <HAL_ADC_PollForConversion+0x140>
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	68d9      	ldr	r1, [r3, #12]
 80023d8:	4b34      	ldr	r3, [pc, #208]	@ (80024ac <HAL_ADC_PollForConversion+0x208>)
 80023da:	400b      	ands	r3, r1
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d101      	bne.n	80023e4 <HAL_ADC_PollForConversion+0x140>
 80023e0:	2354      	movs	r3, #84	@ 0x54
 80023e2:	e000      	b.n	80023e6 <HAL_ADC_PollForConversion+0x142>
 80023e4:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 80023e6:	fb02 f303 	mul.w	r3, r2, r3
 80023ea:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80023ec:	e021      	b.n	8002432 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80023f4:	d01a      	beq.n	800242c <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d007      	beq.n	800240c <HAL_ADC_PollForConversion+0x168>
 80023fc:	f7ff fd72 	bl	8001ee4 <HAL_GetTick>
 8002400:	4602      	mov	r2, r0
 8002402:	697b      	ldr	r3, [r7, #20]
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	683a      	ldr	r2, [r7, #0]
 8002408:	429a      	cmp	r2, r3
 800240a:	d20f      	bcs.n	800242c <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	693a      	ldr	r2, [r7, #16]
 8002410:	429a      	cmp	r2, r3
 8002412:	d90b      	bls.n	800242c <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002418:	f043 0204 	orr.w	r2, r3, #4
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 8002428:	2303      	movs	r3, #3
 800242a:	e030      	b.n	800248e <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 800242c:	68fb      	ldr	r3, [r7, #12]
 800242e:	3301      	adds	r3, #1
 8002430:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	693a      	ldr	r2, [r7, #16]
 8002436:	429a      	cmp	r2, r3
 8002438:	d8d9      	bhi.n	80023ee <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f06f 0212 	mvn.w	r2, #18
 8002442:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002448:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800245a:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800245e:	d115      	bne.n	800248c <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002464:	2b00      	cmp	r3, #0
 8002466:	d111      	bne.n	800248c <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800246c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002478:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800247c:	2b00      	cmp	r3, #0
 800247e:	d105      	bne.n	800248c <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002484:	f043 0201 	orr.w	r2, r3, #1
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800248c:	2300      	movs	r3, #0
}
 800248e:	4618      	mov	r0, r3
 8002490:	371c      	adds	r7, #28
 8002492:	46bd      	mov	sp, r7
 8002494:	bd90      	pop	{r4, r7, pc}
 8002496:	bf00      	nop
 8002498:	20000008 	.word	0x20000008
 800249c:	24924924 	.word	0x24924924
 80024a0:	00924924 	.word	0x00924924
 80024a4:	12492492 	.word	0x12492492
 80024a8:	00492492 	.word	0x00492492
 80024ac:	00249249 	.word	0x00249249

080024b0 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80024b0:	b480      	push	{r7}
 80024b2:	b083      	sub	sp, #12
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80024be:	4618      	mov	r0, r3
 80024c0:	370c      	adds	r7, #12
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bc80      	pop	{r7}
 80024c6:	4770      	bx	lr

080024c8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80024c8:	b480      	push	{r7}
 80024ca:	b085      	sub	sp, #20
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024d2:	2300      	movs	r3, #0
 80024d4:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80024d6:	2300      	movs	r3, #0
 80024d8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024e0:	2b01      	cmp	r3, #1
 80024e2:	d101      	bne.n	80024e8 <HAL_ADC_ConfigChannel+0x20>
 80024e4:	2302      	movs	r3, #2
 80024e6:	e0dc      	b.n	80026a2 <HAL_ADC_ConfigChannel+0x1da>
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2201      	movs	r2, #1
 80024ec:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	2b06      	cmp	r3, #6
 80024f6:	d81c      	bhi.n	8002532 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	685a      	ldr	r2, [r3, #4]
 8002502:	4613      	mov	r3, r2
 8002504:	009b      	lsls	r3, r3, #2
 8002506:	4413      	add	r3, r2
 8002508:	3b05      	subs	r3, #5
 800250a:	221f      	movs	r2, #31
 800250c:	fa02 f303 	lsl.w	r3, r2, r3
 8002510:	43db      	mvns	r3, r3
 8002512:	4019      	ands	r1, r3
 8002514:	683b      	ldr	r3, [r7, #0]
 8002516:	6818      	ldr	r0, [r3, #0]
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	685a      	ldr	r2, [r3, #4]
 800251c:	4613      	mov	r3, r2
 800251e:	009b      	lsls	r3, r3, #2
 8002520:	4413      	add	r3, r2
 8002522:	3b05      	subs	r3, #5
 8002524:	fa00 f203 	lsl.w	r2, r0, r3
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	430a      	orrs	r2, r1
 800252e:	635a      	str	r2, [r3, #52]	@ 0x34
 8002530:	e03c      	b.n	80025ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	2b0c      	cmp	r3, #12
 8002538:	d81c      	bhi.n	8002574 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002540:	683b      	ldr	r3, [r7, #0]
 8002542:	685a      	ldr	r2, [r3, #4]
 8002544:	4613      	mov	r3, r2
 8002546:	009b      	lsls	r3, r3, #2
 8002548:	4413      	add	r3, r2
 800254a:	3b23      	subs	r3, #35	@ 0x23
 800254c:	221f      	movs	r2, #31
 800254e:	fa02 f303 	lsl.w	r3, r2, r3
 8002552:	43db      	mvns	r3, r3
 8002554:	4019      	ands	r1, r3
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	6818      	ldr	r0, [r3, #0]
 800255a:	683b      	ldr	r3, [r7, #0]
 800255c:	685a      	ldr	r2, [r3, #4]
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	3b23      	subs	r3, #35	@ 0x23
 8002566:	fa00 f203 	lsl.w	r2, r0, r3
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	430a      	orrs	r2, r1
 8002570:	631a      	str	r2, [r3, #48]	@ 0x30
 8002572:	e01b      	b.n	80025ac <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800257a:	683b      	ldr	r3, [r7, #0]
 800257c:	685a      	ldr	r2, [r3, #4]
 800257e:	4613      	mov	r3, r2
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	4413      	add	r3, r2
 8002584:	3b41      	subs	r3, #65	@ 0x41
 8002586:	221f      	movs	r2, #31
 8002588:	fa02 f303 	lsl.w	r3, r2, r3
 800258c:	43db      	mvns	r3, r3
 800258e:	4019      	ands	r1, r3
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	6818      	ldr	r0, [r3, #0]
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	4613      	mov	r3, r2
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	4413      	add	r3, r2
 800259e:	3b41      	subs	r3, #65	@ 0x41
 80025a0:	fa00 f203 	lsl.w	r2, r0, r3
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	430a      	orrs	r2, r1
 80025aa:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2b09      	cmp	r3, #9
 80025b2:	d91c      	bls.n	80025ee <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	68d9      	ldr	r1, [r3, #12]
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	4613      	mov	r3, r2
 80025c0:	005b      	lsls	r3, r3, #1
 80025c2:	4413      	add	r3, r2
 80025c4:	3b1e      	subs	r3, #30
 80025c6:	2207      	movs	r2, #7
 80025c8:	fa02 f303 	lsl.w	r3, r2, r3
 80025cc:	43db      	mvns	r3, r3
 80025ce:	4019      	ands	r1, r3
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	6898      	ldr	r0, [r3, #8]
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	681a      	ldr	r2, [r3, #0]
 80025d8:	4613      	mov	r3, r2
 80025da:	005b      	lsls	r3, r3, #1
 80025dc:	4413      	add	r3, r2
 80025de:	3b1e      	subs	r3, #30
 80025e0:	fa00 f203 	lsl.w	r2, r0, r3
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	430a      	orrs	r2, r1
 80025ea:	60da      	str	r2, [r3, #12]
 80025ec:	e019      	b.n	8002622 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	6919      	ldr	r1, [r3, #16]
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	4613      	mov	r3, r2
 80025fa:	005b      	lsls	r3, r3, #1
 80025fc:	4413      	add	r3, r2
 80025fe:	2207      	movs	r2, #7
 8002600:	fa02 f303 	lsl.w	r3, r2, r3
 8002604:	43db      	mvns	r3, r3
 8002606:	4019      	ands	r1, r3
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	6898      	ldr	r0, [r3, #8]
 800260c:	683b      	ldr	r3, [r7, #0]
 800260e:	681a      	ldr	r2, [r3, #0]
 8002610:	4613      	mov	r3, r2
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4413      	add	r3, r2
 8002616:	fa00 f203 	lsl.w	r2, r0, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8002622:	683b      	ldr	r3, [r7, #0]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	2b10      	cmp	r3, #16
 8002628:	d003      	beq.n	8002632 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800262e:	2b11      	cmp	r3, #17
 8002630:	d132      	bne.n	8002698 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	4a1d      	ldr	r2, [pc, #116]	@ (80026ac <HAL_ADC_ConfigChannel+0x1e4>)
 8002638:	4293      	cmp	r3, r2
 800263a:	d125      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002646:	2b00      	cmp	r3, #0
 8002648:	d126      	bne.n	8002698 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	689a      	ldr	r2, [r3, #8]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002658:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	2b10      	cmp	r3, #16
 8002660:	d11a      	bne.n	8002698 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002662:	4b13      	ldr	r3, [pc, #76]	@ (80026b0 <HAL_ADC_ConfigChannel+0x1e8>)
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a13      	ldr	r2, [pc, #76]	@ (80026b4 <HAL_ADC_ConfigChannel+0x1ec>)
 8002668:	fba2 2303 	umull	r2, r3, r2, r3
 800266c:	0c9a      	lsrs	r2, r3, #18
 800266e:	4613      	mov	r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	4413      	add	r3, r2
 8002674:	005b      	lsls	r3, r3, #1
 8002676:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002678:	e002      	b.n	8002680 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 800267a:	68bb      	ldr	r3, [r7, #8]
 800267c:	3b01      	subs	r3, #1
 800267e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1f9      	bne.n	800267a <HAL_ADC_ConfigChannel+0x1b2>
 8002686:	e007      	b.n	8002698 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268c:	f043 0220 	orr.w	r2, r3, #32
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002694:	2301      	movs	r3, #1
 8002696:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	2200      	movs	r2, #0
 800269c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80026a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	40012400 	.word	0x40012400
 80026b0:	20000008 	.word	0x20000008
 80026b4:	431bde83 	.word	0x431bde83

080026b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80026c4:	2300      	movs	r3, #0
 80026c6:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	689b      	ldr	r3, [r3, #8]
 80026ce:	f003 0301 	and.w	r3, r3, #1
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d040      	beq.n	8002758 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f042 0201 	orr.w	r2, r2, #1
 80026e4:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80026e6:	4b1f      	ldr	r3, [pc, #124]	@ (8002764 <ADC_Enable+0xac>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002768 <ADC_Enable+0xb0>)
 80026ec:	fba2 2303 	umull	r2, r3, r2, r3
 80026f0:	0c9b      	lsrs	r3, r3, #18
 80026f2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026f4:	e002      	b.n	80026fc <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80026f6:	68bb      	ldr	r3, [r7, #8]
 80026f8:	3b01      	subs	r3, #1
 80026fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d1f9      	bne.n	80026f6 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002702:	f7ff fbef 	bl	8001ee4 <HAL_GetTick>
 8002706:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002708:	e01f      	b.n	800274a <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800270a:	f7ff fbeb 	bl	8001ee4 <HAL_GetTick>
 800270e:	4602      	mov	r2, r0
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	1ad3      	subs	r3, r2, r3
 8002714:	2b02      	cmp	r3, #2
 8002716:	d918      	bls.n	800274a <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	689b      	ldr	r3, [r3, #8]
 800271e:	f003 0301 	and.w	r3, r3, #1
 8002722:	2b01      	cmp	r3, #1
 8002724:	d011      	beq.n	800274a <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800272a:	f043 0210 	orr.w	r2, r3, #16
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002736:	f043 0201 	orr.w	r2, r3, #1
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	2200      	movs	r2, #0
 8002742:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e007      	b.n	800275a <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 0301 	and.w	r3, r3, #1
 8002754:	2b01      	cmp	r3, #1
 8002756:	d1d8      	bne.n	800270a <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	20000008 	.word	0x20000008
 8002768:	431bde83 	.word	0x431bde83

0800276c <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b084      	sub	sp, #16
 8002770:	af00      	add	r7, sp, #0
 8002772:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002774:	2300      	movs	r3, #0
 8002776:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	689b      	ldr	r3, [r3, #8]
 800277e:	f003 0301 	and.w	r3, r3, #1
 8002782:	2b01      	cmp	r3, #1
 8002784:	d12e      	bne.n	80027e4 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	689a      	ldr	r2, [r3, #8]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 0201 	bic.w	r2, r2, #1
 8002794:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002796:	f7ff fba5 	bl	8001ee4 <HAL_GetTick>
 800279a:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 800279c:	e01b      	b.n	80027d6 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800279e:	f7ff fba1 	bl	8001ee4 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2b02      	cmp	r3, #2
 80027aa:	d914      	bls.n	80027d6 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	689b      	ldr	r3, [r3, #8]
 80027b2:	f003 0301 	and.w	r3, r3, #1
 80027b6:	2b01      	cmp	r3, #1
 80027b8:	d10d      	bne.n	80027d6 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027be:	f043 0210 	orr.w	r2, r3, #16
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ca:	f043 0201 	orr.w	r2, r3, #1
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e007      	b.n	80027e6 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	689b      	ldr	r3, [r3, #8]
 80027dc:	f003 0301 	and.w	r3, r3, #1
 80027e0:	2b01      	cmp	r3, #1
 80027e2:	d0dc      	beq.n	800279e <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80027e4:	2300      	movs	r3, #0
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3710      	adds	r7, #16
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027f0:	b480      	push	{r7}
 80027f2:	b085      	sub	sp, #20
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	f003 0307 	and.w	r3, r3, #7
 80027fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002800:	4b0c      	ldr	r3, [pc, #48]	@ (8002834 <__NVIC_SetPriorityGrouping+0x44>)
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002806:	68ba      	ldr	r2, [r7, #8]
 8002808:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800280c:	4013      	ands	r3, r2
 800280e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002814:	68bb      	ldr	r3, [r7, #8]
 8002816:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002818:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800281c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002820:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002822:	4a04      	ldr	r2, [pc, #16]	@ (8002834 <__NVIC_SetPriorityGrouping+0x44>)
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	60d3      	str	r3, [r2, #12]
}
 8002828:	bf00      	nop
 800282a:	3714      	adds	r7, #20
 800282c:	46bd      	mov	sp, r7
 800282e:	bc80      	pop	{r7}
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	e000ed00 	.word	0xe000ed00

08002838 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002838:	b480      	push	{r7}
 800283a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800283c:	4b04      	ldr	r3, [pc, #16]	@ (8002850 <__NVIC_GetPriorityGrouping+0x18>)
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	0a1b      	lsrs	r3, r3, #8
 8002842:	f003 0307 	and.w	r3, r3, #7
}
 8002846:	4618      	mov	r0, r3
 8002848:	46bd      	mov	sp, r7
 800284a:	bc80      	pop	{r7}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	e000ed00 	.word	0xe000ed00

08002854 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002854:	b480      	push	{r7}
 8002856:	b083      	sub	sp, #12
 8002858:	af00      	add	r7, sp, #0
 800285a:	4603      	mov	r3, r0
 800285c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800285e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002862:	2b00      	cmp	r3, #0
 8002864:	db0b      	blt.n	800287e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002866:	79fb      	ldrb	r3, [r7, #7]
 8002868:	f003 021f 	and.w	r2, r3, #31
 800286c:	4906      	ldr	r1, [pc, #24]	@ (8002888 <__NVIC_EnableIRQ+0x34>)
 800286e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002872:	095b      	lsrs	r3, r3, #5
 8002874:	2001      	movs	r0, #1
 8002876:	fa00 f202 	lsl.w	r2, r0, r2
 800287a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800287e:	bf00      	nop
 8002880:	370c      	adds	r7, #12
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr
 8002888:	e000e100 	.word	0xe000e100

0800288c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800288c:	b480      	push	{r7}
 800288e:	b083      	sub	sp, #12
 8002890:	af00      	add	r7, sp, #0
 8002892:	4603      	mov	r3, r0
 8002894:	6039      	str	r1, [r7, #0]
 8002896:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002898:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800289c:	2b00      	cmp	r3, #0
 800289e:	db0a      	blt.n	80028b6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028a0:	683b      	ldr	r3, [r7, #0]
 80028a2:	b2da      	uxtb	r2, r3
 80028a4:	490c      	ldr	r1, [pc, #48]	@ (80028d8 <__NVIC_SetPriority+0x4c>)
 80028a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028aa:	0112      	lsls	r2, r2, #4
 80028ac:	b2d2      	uxtb	r2, r2
 80028ae:	440b      	add	r3, r1
 80028b0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80028b4:	e00a      	b.n	80028cc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80028b6:	683b      	ldr	r3, [r7, #0]
 80028b8:	b2da      	uxtb	r2, r3
 80028ba:	4908      	ldr	r1, [pc, #32]	@ (80028dc <__NVIC_SetPriority+0x50>)
 80028bc:	79fb      	ldrb	r3, [r7, #7]
 80028be:	f003 030f 	and.w	r3, r3, #15
 80028c2:	3b04      	subs	r3, #4
 80028c4:	0112      	lsls	r2, r2, #4
 80028c6:	b2d2      	uxtb	r2, r2
 80028c8:	440b      	add	r3, r1
 80028ca:	761a      	strb	r2, [r3, #24]
}
 80028cc:	bf00      	nop
 80028ce:	370c      	adds	r7, #12
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bc80      	pop	{r7}
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000e100 	.word	0xe000e100
 80028dc:	e000ed00 	.word	0xe000ed00

080028e0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b089      	sub	sp, #36	@ 0x24
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	60f8      	str	r0, [r7, #12]
 80028e8:	60b9      	str	r1, [r7, #8]
 80028ea:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	f003 0307 	and.w	r3, r3, #7
 80028f2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80028f4:	69fb      	ldr	r3, [r7, #28]
 80028f6:	f1c3 0307 	rsb	r3, r3, #7
 80028fa:	2b04      	cmp	r3, #4
 80028fc:	bf28      	it	cs
 80028fe:	2304      	movcs	r3, #4
 8002900:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002902:	69fb      	ldr	r3, [r7, #28]
 8002904:	3304      	adds	r3, #4
 8002906:	2b06      	cmp	r3, #6
 8002908:	d902      	bls.n	8002910 <NVIC_EncodePriority+0x30>
 800290a:	69fb      	ldr	r3, [r7, #28]
 800290c:	3b03      	subs	r3, #3
 800290e:	e000      	b.n	8002912 <NVIC_EncodePriority+0x32>
 8002910:	2300      	movs	r3, #0
 8002912:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002914:	f04f 32ff 	mov.w	r2, #4294967295
 8002918:	69bb      	ldr	r3, [r7, #24]
 800291a:	fa02 f303 	lsl.w	r3, r2, r3
 800291e:	43da      	mvns	r2, r3
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	401a      	ands	r2, r3
 8002924:	697b      	ldr	r3, [r7, #20]
 8002926:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002928:	f04f 31ff 	mov.w	r1, #4294967295
 800292c:	697b      	ldr	r3, [r7, #20]
 800292e:	fa01 f303 	lsl.w	r3, r1, r3
 8002932:	43d9      	mvns	r1, r3
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002938:	4313      	orrs	r3, r2
         );
}
 800293a:	4618      	mov	r0, r3
 800293c:	3724      	adds	r7, #36	@ 0x24
 800293e:	46bd      	mov	sp, r7
 8002940:	bc80      	pop	{r7}
 8002942:	4770      	bx	lr

08002944 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b082      	sub	sp, #8
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	3b01      	subs	r3, #1
 8002950:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002954:	d301      	bcc.n	800295a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002956:	2301      	movs	r3, #1
 8002958:	e00f      	b.n	800297a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800295a:	4a0a      	ldr	r2, [pc, #40]	@ (8002984 <SysTick_Config+0x40>)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	3b01      	subs	r3, #1
 8002960:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002962:	210f      	movs	r1, #15
 8002964:	f04f 30ff 	mov.w	r0, #4294967295
 8002968:	f7ff ff90 	bl	800288c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800296c:	4b05      	ldr	r3, [pc, #20]	@ (8002984 <SysTick_Config+0x40>)
 800296e:	2200      	movs	r2, #0
 8002970:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002972:	4b04      	ldr	r3, [pc, #16]	@ (8002984 <SysTick_Config+0x40>)
 8002974:	2207      	movs	r2, #7
 8002976:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002978:	2300      	movs	r3, #0
}
 800297a:	4618      	mov	r0, r3
 800297c:	3708      	adds	r7, #8
 800297e:	46bd      	mov	sp, r7
 8002980:	bd80      	pop	{r7, pc}
 8002982:	bf00      	nop
 8002984:	e000e010 	.word	0xe000e010

08002988 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0
 800298e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002990:	6878      	ldr	r0, [r7, #4]
 8002992:	f7ff ff2d 	bl	80027f0 <__NVIC_SetPriorityGrouping>
}
 8002996:	bf00      	nop
 8002998:	3708      	adds	r7, #8
 800299a:	46bd      	mov	sp, r7
 800299c:	bd80      	pop	{r7, pc}

0800299e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800299e:	b580      	push	{r7, lr}
 80029a0:	b086      	sub	sp, #24
 80029a2:	af00      	add	r7, sp, #0
 80029a4:	4603      	mov	r3, r0
 80029a6:	60b9      	str	r1, [r7, #8]
 80029a8:	607a      	str	r2, [r7, #4]
 80029aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80029b0:	f7ff ff42 	bl	8002838 <__NVIC_GetPriorityGrouping>
 80029b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80029b6:	687a      	ldr	r2, [r7, #4]
 80029b8:	68b9      	ldr	r1, [r7, #8]
 80029ba:	6978      	ldr	r0, [r7, #20]
 80029bc:	f7ff ff90 	bl	80028e0 <NVIC_EncodePriority>
 80029c0:	4602      	mov	r2, r0
 80029c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80029c6:	4611      	mov	r1, r2
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7ff ff5f 	bl	800288c <__NVIC_SetPriority>
}
 80029ce:	bf00      	nop
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}

080029d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80029d6:	b580      	push	{r7, lr}
 80029d8:	b082      	sub	sp, #8
 80029da:	af00      	add	r7, sp, #0
 80029dc:	4603      	mov	r3, r0
 80029de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80029e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff ff35 	bl	8002854 <__NVIC_EnableIRQ>
}
 80029ea:	bf00      	nop
 80029ec:	3708      	adds	r7, #8
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bd80      	pop	{r7, pc}

080029f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80029f2:	b580      	push	{r7, lr}
 80029f4:	b082      	sub	sp, #8
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80029fa:	6878      	ldr	r0, [r7, #4]
 80029fc:	f7ff ffa2 	bl	8002944 <SysTick_Config>
 8002a00:	4603      	mov	r3, r0
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3708      	adds	r7, #8
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
	...

08002a0c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002a0c:	b480      	push	{r7}
 8002a0e:	b08b      	sub	sp, #44	@ 0x2c
 8002a10:	af00      	add	r7, sp, #0
 8002a12:	6078      	str	r0, [r7, #4]
 8002a14:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002a16:	2300      	movs	r3, #0
 8002a18:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002a1e:	e169      	b.n	8002cf4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002a20:	2201      	movs	r2, #1
 8002a22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a24:	fa02 f303 	lsl.w	r3, r2, r3
 8002a28:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	69fa      	ldr	r2, [r7, #28]
 8002a30:	4013      	ands	r3, r2
 8002a32:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002a34:	69ba      	ldr	r2, [r7, #24]
 8002a36:	69fb      	ldr	r3, [r7, #28]
 8002a38:	429a      	cmp	r2, r3
 8002a3a:	f040 8158 	bne.w	8002cee <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	685b      	ldr	r3, [r3, #4]
 8002a42:	4a9a      	ldr	r2, [pc, #616]	@ (8002cac <HAL_GPIO_Init+0x2a0>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d05e      	beq.n	8002b06 <HAL_GPIO_Init+0xfa>
 8002a48:	4a98      	ldr	r2, [pc, #608]	@ (8002cac <HAL_GPIO_Init+0x2a0>)
 8002a4a:	4293      	cmp	r3, r2
 8002a4c:	d875      	bhi.n	8002b3a <HAL_GPIO_Init+0x12e>
 8002a4e:	4a98      	ldr	r2, [pc, #608]	@ (8002cb0 <HAL_GPIO_Init+0x2a4>)
 8002a50:	4293      	cmp	r3, r2
 8002a52:	d058      	beq.n	8002b06 <HAL_GPIO_Init+0xfa>
 8002a54:	4a96      	ldr	r2, [pc, #600]	@ (8002cb0 <HAL_GPIO_Init+0x2a4>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d86f      	bhi.n	8002b3a <HAL_GPIO_Init+0x12e>
 8002a5a:	4a96      	ldr	r2, [pc, #600]	@ (8002cb4 <HAL_GPIO_Init+0x2a8>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d052      	beq.n	8002b06 <HAL_GPIO_Init+0xfa>
 8002a60:	4a94      	ldr	r2, [pc, #592]	@ (8002cb4 <HAL_GPIO_Init+0x2a8>)
 8002a62:	4293      	cmp	r3, r2
 8002a64:	d869      	bhi.n	8002b3a <HAL_GPIO_Init+0x12e>
 8002a66:	4a94      	ldr	r2, [pc, #592]	@ (8002cb8 <HAL_GPIO_Init+0x2ac>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d04c      	beq.n	8002b06 <HAL_GPIO_Init+0xfa>
 8002a6c:	4a92      	ldr	r2, [pc, #584]	@ (8002cb8 <HAL_GPIO_Init+0x2ac>)
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	d863      	bhi.n	8002b3a <HAL_GPIO_Init+0x12e>
 8002a72:	4a92      	ldr	r2, [pc, #584]	@ (8002cbc <HAL_GPIO_Init+0x2b0>)
 8002a74:	4293      	cmp	r3, r2
 8002a76:	d046      	beq.n	8002b06 <HAL_GPIO_Init+0xfa>
 8002a78:	4a90      	ldr	r2, [pc, #576]	@ (8002cbc <HAL_GPIO_Init+0x2b0>)
 8002a7a:	4293      	cmp	r3, r2
 8002a7c:	d85d      	bhi.n	8002b3a <HAL_GPIO_Init+0x12e>
 8002a7e:	2b12      	cmp	r3, #18
 8002a80:	d82a      	bhi.n	8002ad8 <HAL_GPIO_Init+0xcc>
 8002a82:	2b12      	cmp	r3, #18
 8002a84:	d859      	bhi.n	8002b3a <HAL_GPIO_Init+0x12e>
 8002a86:	a201      	add	r2, pc, #4	@ (adr r2, 8002a8c <HAL_GPIO_Init+0x80>)
 8002a88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a8c:	08002b07 	.word	0x08002b07
 8002a90:	08002ae1 	.word	0x08002ae1
 8002a94:	08002af3 	.word	0x08002af3
 8002a98:	08002b35 	.word	0x08002b35
 8002a9c:	08002b3b 	.word	0x08002b3b
 8002aa0:	08002b3b 	.word	0x08002b3b
 8002aa4:	08002b3b 	.word	0x08002b3b
 8002aa8:	08002b3b 	.word	0x08002b3b
 8002aac:	08002b3b 	.word	0x08002b3b
 8002ab0:	08002b3b 	.word	0x08002b3b
 8002ab4:	08002b3b 	.word	0x08002b3b
 8002ab8:	08002b3b 	.word	0x08002b3b
 8002abc:	08002b3b 	.word	0x08002b3b
 8002ac0:	08002b3b 	.word	0x08002b3b
 8002ac4:	08002b3b 	.word	0x08002b3b
 8002ac8:	08002b3b 	.word	0x08002b3b
 8002acc:	08002b3b 	.word	0x08002b3b
 8002ad0:	08002ae9 	.word	0x08002ae9
 8002ad4:	08002afd 	.word	0x08002afd
 8002ad8:	4a79      	ldr	r2, [pc, #484]	@ (8002cc0 <HAL_GPIO_Init+0x2b4>)
 8002ada:	4293      	cmp	r3, r2
 8002adc:	d013      	beq.n	8002b06 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002ade:	e02c      	b.n	8002b3a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002ae0:	683b      	ldr	r3, [r7, #0]
 8002ae2:	68db      	ldr	r3, [r3, #12]
 8002ae4:	623b      	str	r3, [r7, #32]
          break;
 8002ae6:	e029      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	68db      	ldr	r3, [r3, #12]
 8002aec:	3304      	adds	r3, #4
 8002aee:	623b      	str	r3, [r7, #32]
          break;
 8002af0:	e024      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	68db      	ldr	r3, [r3, #12]
 8002af6:	3308      	adds	r3, #8
 8002af8:	623b      	str	r3, [r7, #32]
          break;
 8002afa:	e01f      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002afc:	683b      	ldr	r3, [r7, #0]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	330c      	adds	r3, #12
 8002b02:	623b      	str	r3, [r7, #32]
          break;
 8002b04:	e01a      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	689b      	ldr	r3, [r3, #8]
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d102      	bne.n	8002b14 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002b0e:	2304      	movs	r3, #4
 8002b10:	623b      	str	r3, [r7, #32]
          break;
 8002b12:	e013      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d105      	bne.n	8002b28 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b1c:	2308      	movs	r3, #8
 8002b1e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	69fa      	ldr	r2, [r7, #28]
 8002b24:	611a      	str	r2, [r3, #16]
          break;
 8002b26:	e009      	b.n	8002b3c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002b28:	2308      	movs	r3, #8
 8002b2a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	69fa      	ldr	r2, [r7, #28]
 8002b30:	615a      	str	r2, [r3, #20]
          break;
 8002b32:	e003      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002b34:	2300      	movs	r3, #0
 8002b36:	623b      	str	r3, [r7, #32]
          break;
 8002b38:	e000      	b.n	8002b3c <HAL_GPIO_Init+0x130>
          break;
 8002b3a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002b3c:	69bb      	ldr	r3, [r7, #24]
 8002b3e:	2bff      	cmp	r3, #255	@ 0xff
 8002b40:	d801      	bhi.n	8002b46 <HAL_GPIO_Init+0x13a>
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	e001      	b.n	8002b4a <HAL_GPIO_Init+0x13e>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	3304      	adds	r3, #4
 8002b4a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	2bff      	cmp	r3, #255	@ 0xff
 8002b50:	d802      	bhi.n	8002b58 <HAL_GPIO_Init+0x14c>
 8002b52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b54:	009b      	lsls	r3, r3, #2
 8002b56:	e002      	b.n	8002b5e <HAL_GPIO_Init+0x152>
 8002b58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b5a:	3b08      	subs	r3, #8
 8002b5c:	009b      	lsls	r3, r3, #2
 8002b5e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002b60:	697b      	ldr	r3, [r7, #20]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	210f      	movs	r1, #15
 8002b66:	693b      	ldr	r3, [r7, #16]
 8002b68:	fa01 f303 	lsl.w	r3, r1, r3
 8002b6c:	43db      	mvns	r3, r3
 8002b6e:	401a      	ands	r2, r3
 8002b70:	6a39      	ldr	r1, [r7, #32]
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	fa01 f303 	lsl.w	r3, r1, r3
 8002b78:	431a      	orrs	r2, r3
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002b7e:	683b      	ldr	r3, [r7, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	f000 80b1 	beq.w	8002cee <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002b8c:	4b4d      	ldr	r3, [pc, #308]	@ (8002cc4 <HAL_GPIO_Init+0x2b8>)
 8002b8e:	699b      	ldr	r3, [r3, #24]
 8002b90:	4a4c      	ldr	r2, [pc, #304]	@ (8002cc4 <HAL_GPIO_Init+0x2b8>)
 8002b92:	f043 0301 	orr.w	r3, r3, #1
 8002b96:	6193      	str	r3, [r2, #24]
 8002b98:	4b4a      	ldr	r3, [pc, #296]	@ (8002cc4 <HAL_GPIO_Init+0x2b8>)
 8002b9a:	699b      	ldr	r3, [r3, #24]
 8002b9c:	f003 0301 	and.w	r3, r3, #1
 8002ba0:	60bb      	str	r3, [r7, #8]
 8002ba2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ba4:	4a48      	ldr	r2, [pc, #288]	@ (8002cc8 <HAL_GPIO_Init+0x2bc>)
 8002ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ba8:	089b      	lsrs	r3, r3, #2
 8002baa:	3302      	adds	r3, #2
 8002bac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002bb0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bb4:	f003 0303 	and.w	r3, r3, #3
 8002bb8:	009b      	lsls	r3, r3, #2
 8002bba:	220f      	movs	r2, #15
 8002bbc:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc0:	43db      	mvns	r3, r3
 8002bc2:	68fa      	ldr	r2, [r7, #12]
 8002bc4:	4013      	ands	r3, r2
 8002bc6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	4a40      	ldr	r2, [pc, #256]	@ (8002ccc <HAL_GPIO_Init+0x2c0>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d013      	beq.n	8002bf8 <HAL_GPIO_Init+0x1ec>
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	4a3f      	ldr	r2, [pc, #252]	@ (8002cd0 <HAL_GPIO_Init+0x2c4>)
 8002bd4:	4293      	cmp	r3, r2
 8002bd6:	d00d      	beq.n	8002bf4 <HAL_GPIO_Init+0x1e8>
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	4a3e      	ldr	r2, [pc, #248]	@ (8002cd4 <HAL_GPIO_Init+0x2c8>)
 8002bdc:	4293      	cmp	r3, r2
 8002bde:	d007      	beq.n	8002bf0 <HAL_GPIO_Init+0x1e4>
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a3d      	ldr	r2, [pc, #244]	@ (8002cd8 <HAL_GPIO_Init+0x2cc>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d101      	bne.n	8002bec <HAL_GPIO_Init+0x1e0>
 8002be8:	2303      	movs	r3, #3
 8002bea:	e006      	b.n	8002bfa <HAL_GPIO_Init+0x1ee>
 8002bec:	2304      	movs	r3, #4
 8002bee:	e004      	b.n	8002bfa <HAL_GPIO_Init+0x1ee>
 8002bf0:	2302      	movs	r3, #2
 8002bf2:	e002      	b.n	8002bfa <HAL_GPIO_Init+0x1ee>
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e000      	b.n	8002bfa <HAL_GPIO_Init+0x1ee>
 8002bf8:	2300      	movs	r3, #0
 8002bfa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002bfc:	f002 0203 	and.w	r2, r2, #3
 8002c00:	0092      	lsls	r2, r2, #2
 8002c02:	4093      	lsls	r3, r2
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002c0a:	492f      	ldr	r1, [pc, #188]	@ (8002cc8 <HAL_GPIO_Init+0x2bc>)
 8002c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c0e:	089b      	lsrs	r3, r3, #2
 8002c10:	3302      	adds	r3, #2
 8002c12:	68fa      	ldr	r2, [r7, #12]
 8002c14:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	685b      	ldr	r3, [r3, #4]
 8002c1c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d006      	beq.n	8002c32 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002c24:	4b2d      	ldr	r3, [pc, #180]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c26:	689a      	ldr	r2, [r3, #8]
 8002c28:	492c      	ldr	r1, [pc, #176]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c2a:	69bb      	ldr	r3, [r7, #24]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	608b      	str	r3, [r1, #8]
 8002c30:	e006      	b.n	8002c40 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002c32:	4b2a      	ldr	r3, [pc, #168]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c34:	689a      	ldr	r2, [r3, #8]
 8002c36:	69bb      	ldr	r3, [r7, #24]
 8002c38:	43db      	mvns	r3, r3
 8002c3a:	4928      	ldr	r1, [pc, #160]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c3c:	4013      	ands	r3, r2
 8002c3e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d006      	beq.n	8002c5a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002c4c:	4b23      	ldr	r3, [pc, #140]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c4e:	68da      	ldr	r2, [r3, #12]
 8002c50:	4922      	ldr	r1, [pc, #136]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c52:	69bb      	ldr	r3, [r7, #24]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	60cb      	str	r3, [r1, #12]
 8002c58:	e006      	b.n	8002c68 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002c5a:	4b20      	ldr	r3, [pc, #128]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c5c:	68da      	ldr	r2, [r3, #12]
 8002c5e:	69bb      	ldr	r3, [r7, #24]
 8002c60:	43db      	mvns	r3, r3
 8002c62:	491e      	ldr	r1, [pc, #120]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c64:	4013      	ands	r3, r2
 8002c66:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d006      	beq.n	8002c82 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002c74:	4b19      	ldr	r3, [pc, #100]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c76:	685a      	ldr	r2, [r3, #4]
 8002c78:	4918      	ldr	r1, [pc, #96]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c7a:	69bb      	ldr	r3, [r7, #24]
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	604b      	str	r3, [r1, #4]
 8002c80:	e006      	b.n	8002c90 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002c82:	4b16      	ldr	r3, [pc, #88]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c84:	685a      	ldr	r2, [r3, #4]
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	43db      	mvns	r3, r3
 8002c8a:	4914      	ldr	r1, [pc, #80]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002c90:	683b      	ldr	r3, [r7, #0]
 8002c92:	685b      	ldr	r3, [r3, #4]
 8002c94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d021      	beq.n	8002ce0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002c9e:	681a      	ldr	r2, [r3, #0]
 8002ca0:	490e      	ldr	r1, [pc, #56]	@ (8002cdc <HAL_GPIO_Init+0x2d0>)
 8002ca2:	69bb      	ldr	r3, [r7, #24]
 8002ca4:	4313      	orrs	r3, r2
 8002ca6:	600b      	str	r3, [r1, #0]
 8002ca8:	e021      	b.n	8002cee <HAL_GPIO_Init+0x2e2>
 8002caa:	bf00      	nop
 8002cac:	10320000 	.word	0x10320000
 8002cb0:	10310000 	.word	0x10310000
 8002cb4:	10220000 	.word	0x10220000
 8002cb8:	10210000 	.word	0x10210000
 8002cbc:	10120000 	.word	0x10120000
 8002cc0:	10110000 	.word	0x10110000
 8002cc4:	40021000 	.word	0x40021000
 8002cc8:	40010000 	.word	0x40010000
 8002ccc:	40010800 	.word	0x40010800
 8002cd0:	40010c00 	.word	0x40010c00
 8002cd4:	40011000 	.word	0x40011000
 8002cd8:	40011400 	.word	0x40011400
 8002cdc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8002d10 <HAL_GPIO_Init+0x304>)
 8002ce2:	681a      	ldr	r2, [r3, #0]
 8002ce4:	69bb      	ldr	r3, [r7, #24]
 8002ce6:	43db      	mvns	r3, r3
 8002ce8:	4909      	ldr	r1, [pc, #36]	@ (8002d10 <HAL_GPIO_Init+0x304>)
 8002cea:	4013      	ands	r3, r2
 8002cec:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cf0:	3301      	adds	r3, #1
 8002cf2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	681a      	ldr	r2, [r3, #0]
 8002cf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cfa:	fa22 f303 	lsr.w	r3, r2, r3
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	f47f ae8e 	bne.w	8002a20 <HAL_GPIO_Init+0x14>
  }
}
 8002d04:	bf00      	nop
 8002d06:	bf00      	nop
 8002d08:	372c      	adds	r7, #44	@ 0x2c
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bc80      	pop	{r7}
 8002d0e:	4770      	bx	lr
 8002d10:	40010400 	.word	0x40010400

08002d14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b083      	sub	sp, #12
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	460b      	mov	r3, r1
 8002d1e:	807b      	strh	r3, [r7, #2]
 8002d20:	4613      	mov	r3, r2
 8002d22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002d24:	787b      	ldrb	r3, [r7, #1]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d003      	beq.n	8002d32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002d2a:	887a      	ldrh	r2, [r7, #2]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002d30:	e003      	b.n	8002d3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002d32:	887b      	ldrh	r3, [r7, #2]
 8002d34:	041a      	lsls	r2, r3, #16
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	611a      	str	r2, [r3, #16]
}
 8002d3a:	bf00      	nop
 8002d3c:	370c      	adds	r7, #12
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bc80      	pop	{r7}
 8002d42:	4770      	bx	lr

08002d44 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e12b      	b.n	8002fae <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d106      	bne.n	8002d70 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	2200      	movs	r2, #0
 8002d66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d6a:	6878      	ldr	r0, [r7, #4]
 8002d6c:	f7fe ff52 	bl	8001c14 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2224      	movs	r2, #36	@ 0x24
 8002d74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	681a      	ldr	r2, [r3, #0]
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	f022 0201 	bic.w	r2, r2, #1
 8002d86:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	681a      	ldr	r2, [r3, #0]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d96:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	681a      	ldr	r2, [r3, #0]
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002da6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002da8:	f000 fcda 	bl	8003760 <HAL_RCC_GetPCLK1Freq>
 8002dac:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	685b      	ldr	r3, [r3, #4]
 8002db2:	4a81      	ldr	r2, [pc, #516]	@ (8002fb8 <HAL_I2C_Init+0x274>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d807      	bhi.n	8002dc8 <HAL_I2C_Init+0x84>
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	4a80      	ldr	r2, [pc, #512]	@ (8002fbc <HAL_I2C_Init+0x278>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	bf94      	ite	ls
 8002dc0:	2301      	movls	r3, #1
 8002dc2:	2300      	movhi	r3, #0
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	e006      	b.n	8002dd6 <HAL_I2C_Init+0x92>
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4a7d      	ldr	r2, [pc, #500]	@ (8002fc0 <HAL_I2C_Init+0x27c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	bf94      	ite	ls
 8002dd0:	2301      	movls	r3, #1
 8002dd2:	2300      	movhi	r3, #0
 8002dd4:	b2db      	uxtb	r3, r3
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002dda:	2301      	movs	r3, #1
 8002ddc:	e0e7      	b.n	8002fae <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	4a78      	ldr	r2, [pc, #480]	@ (8002fc4 <HAL_I2C_Init+0x280>)
 8002de2:	fba2 2303 	umull	r2, r3, r2, r3
 8002de6:	0c9b      	lsrs	r3, r3, #18
 8002de8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68ba      	ldr	r2, [r7, #8]
 8002dfa:	430a      	orrs	r2, r1
 8002dfc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	6a1b      	ldr	r3, [r3, #32]
 8002e04:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	685b      	ldr	r3, [r3, #4]
 8002e0c:	4a6a      	ldr	r2, [pc, #424]	@ (8002fb8 <HAL_I2C_Init+0x274>)
 8002e0e:	4293      	cmp	r3, r2
 8002e10:	d802      	bhi.n	8002e18 <HAL_I2C_Init+0xd4>
 8002e12:	68bb      	ldr	r3, [r7, #8]
 8002e14:	3301      	adds	r3, #1
 8002e16:	e009      	b.n	8002e2c <HAL_I2C_Init+0xe8>
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002e1e:	fb02 f303 	mul.w	r3, r2, r3
 8002e22:	4a69      	ldr	r2, [pc, #420]	@ (8002fc8 <HAL_I2C_Init+0x284>)
 8002e24:	fba2 2303 	umull	r2, r3, r2, r3
 8002e28:	099b      	lsrs	r3, r3, #6
 8002e2a:	3301      	adds	r3, #1
 8002e2c:	687a      	ldr	r2, [r7, #4]
 8002e2e:	6812      	ldr	r2, [r2, #0]
 8002e30:	430b      	orrs	r3, r1
 8002e32:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	681b      	ldr	r3, [r3, #0]
 8002e38:	69db      	ldr	r3, [r3, #28]
 8002e3a:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002e3e:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	685b      	ldr	r3, [r3, #4]
 8002e46:	495c      	ldr	r1, [pc, #368]	@ (8002fb8 <HAL_I2C_Init+0x274>)
 8002e48:	428b      	cmp	r3, r1
 8002e4a:	d819      	bhi.n	8002e80 <HAL_I2C_Init+0x13c>
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	1e59      	subs	r1, r3, #1
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	685b      	ldr	r3, [r3, #4]
 8002e54:	005b      	lsls	r3, r3, #1
 8002e56:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e5a:	1c59      	adds	r1, r3, #1
 8002e5c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e60:	400b      	ands	r3, r1
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d00a      	beq.n	8002e7c <HAL_I2C_Init+0x138>
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	1e59      	subs	r1, r3, #1
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	685b      	ldr	r3, [r3, #4]
 8002e6e:	005b      	lsls	r3, r3, #1
 8002e70:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e74:	3301      	adds	r3, #1
 8002e76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e7a:	e051      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002e7c:	2304      	movs	r3, #4
 8002e7e:	e04f      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	689b      	ldr	r3, [r3, #8]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d111      	bne.n	8002eac <HAL_I2C_Init+0x168>
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	1e58      	subs	r0, r3, #1
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6859      	ldr	r1, [r3, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	005b      	lsls	r3, r3, #1
 8002e94:	440b      	add	r3, r1
 8002e96:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e9a:	3301      	adds	r3, #1
 8002e9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	bf0c      	ite	eq
 8002ea4:	2301      	moveq	r3, #1
 8002ea6:	2300      	movne	r3, #0
 8002ea8:	b2db      	uxtb	r3, r3
 8002eaa:	e012      	b.n	8002ed2 <HAL_I2C_Init+0x18e>
 8002eac:	68fb      	ldr	r3, [r7, #12]
 8002eae:	1e58      	subs	r0, r3, #1
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6859      	ldr	r1, [r3, #4]
 8002eb4:	460b      	mov	r3, r1
 8002eb6:	009b      	lsls	r3, r3, #2
 8002eb8:	440b      	add	r3, r1
 8002eba:	0099      	lsls	r1, r3, #2
 8002ebc:	440b      	add	r3, r1
 8002ebe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ec2:	3301      	adds	r3, #1
 8002ec4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	bf0c      	ite	eq
 8002ecc:	2301      	moveq	r3, #1
 8002ece:	2300      	movne	r3, #0
 8002ed0:	b2db      	uxtb	r3, r3
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <HAL_I2C_Init+0x196>
 8002ed6:	2301      	movs	r3, #1
 8002ed8:	e022      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	689b      	ldr	r3, [r3, #8]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d10e      	bne.n	8002f00 <HAL_I2C_Init+0x1bc>
 8002ee2:	68fb      	ldr	r3, [r7, #12]
 8002ee4:	1e58      	subs	r0, r3, #1
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6859      	ldr	r1, [r3, #4]
 8002eea:	460b      	mov	r3, r1
 8002eec:	005b      	lsls	r3, r3, #1
 8002eee:	440b      	add	r3, r1
 8002ef0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ef4:	3301      	adds	r3, #1
 8002ef6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002efa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002efe:	e00f      	b.n	8002f20 <HAL_I2C_Init+0x1dc>
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1e58      	subs	r0, r3, #1
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6859      	ldr	r1, [r3, #4]
 8002f08:	460b      	mov	r3, r1
 8002f0a:	009b      	lsls	r3, r3, #2
 8002f0c:	440b      	add	r3, r1
 8002f0e:	0099      	lsls	r1, r3, #2
 8002f10:	440b      	add	r3, r1
 8002f12:	fbb0 f3f3 	udiv	r3, r0, r3
 8002f16:	3301      	adds	r3, #1
 8002f18:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002f1c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002f20:	6879      	ldr	r1, [r7, #4]
 8002f22:	6809      	ldr	r1, [r1, #0]
 8002f24:	4313      	orrs	r3, r2
 8002f26:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69da      	ldr	r2, [r3, #28]
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a1b      	ldr	r3, [r3, #32]
 8002f3a:	431a      	orrs	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	430a      	orrs	r2, r1
 8002f42:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f4e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f52:	687a      	ldr	r2, [r7, #4]
 8002f54:	6911      	ldr	r1, [r2, #16]
 8002f56:	687a      	ldr	r2, [r7, #4]
 8002f58:	68d2      	ldr	r2, [r2, #12]
 8002f5a:	4311      	orrs	r1, r2
 8002f5c:	687a      	ldr	r2, [r7, #4]
 8002f5e:	6812      	ldr	r2, [r2, #0]
 8002f60:	430b      	orrs	r3, r1
 8002f62:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	695a      	ldr	r2, [r3, #20]
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	699b      	ldr	r3, [r3, #24]
 8002f76:	431a      	orrs	r2, r3
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	430a      	orrs	r2, r1
 8002f7e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	681a      	ldr	r2, [r3, #0]
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f042 0201 	orr.w	r2, r2, #1
 8002f8e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	2200      	movs	r2, #0
 8002f94:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2200      	movs	r2, #0
 8002fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002fac:	2300      	movs	r3, #0
}
 8002fae:	4618      	mov	r0, r3
 8002fb0:	3710      	adds	r7, #16
 8002fb2:	46bd      	mov	sp, r7
 8002fb4:	bd80      	pop	{r7, pc}
 8002fb6:	bf00      	nop
 8002fb8:	000186a0 	.word	0x000186a0
 8002fbc:	001e847f 	.word	0x001e847f
 8002fc0:	003d08ff 	.word	0x003d08ff
 8002fc4:	431bde83 	.word	0x431bde83
 8002fc8:	10624dd3 	.word	0x10624dd3

08002fcc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b086      	sub	sp, #24
 8002fd0:	af00      	add	r7, sp, #0
 8002fd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d101      	bne.n	8002fde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fda:	2301      	movs	r3, #1
 8002fdc:	e272      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 0301 	and.w	r3, r3, #1
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	f000 8087 	beq.w	80030fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002fec:	4b92      	ldr	r3, [pc, #584]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f003 030c 	and.w	r3, r3, #12
 8002ff4:	2b04      	cmp	r3, #4
 8002ff6:	d00c      	beq.n	8003012 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ff8:	4b8f      	ldr	r3, [pc, #572]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8002ffa:	685b      	ldr	r3, [r3, #4]
 8002ffc:	f003 030c 	and.w	r3, r3, #12
 8003000:	2b08      	cmp	r3, #8
 8003002:	d112      	bne.n	800302a <HAL_RCC_OscConfig+0x5e>
 8003004:	4b8c      	ldr	r3, [pc, #560]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003006:	685b      	ldr	r3, [r3, #4]
 8003008:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800300c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003010:	d10b      	bne.n	800302a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003012:	4b89      	ldr	r3, [pc, #548]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800301a:	2b00      	cmp	r3, #0
 800301c:	d06c      	beq.n	80030f8 <HAL_RCC_OscConfig+0x12c>
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	2b00      	cmp	r3, #0
 8003024:	d168      	bne.n	80030f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003026:	2301      	movs	r3, #1
 8003028:	e24c      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	685b      	ldr	r3, [r3, #4]
 800302e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003032:	d106      	bne.n	8003042 <HAL_RCC_OscConfig+0x76>
 8003034:	4b80      	ldr	r3, [pc, #512]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	4a7f      	ldr	r2, [pc, #508]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800303a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800303e:	6013      	str	r3, [r2, #0]
 8003040:	e02e      	b.n	80030a0 <HAL_RCC_OscConfig+0xd4>
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10c      	bne.n	8003064 <HAL_RCC_OscConfig+0x98>
 800304a:	4b7b      	ldr	r3, [pc, #492]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a7a      	ldr	r2, [pc, #488]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003050:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	4b78      	ldr	r3, [pc, #480]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a77      	ldr	r2, [pc, #476]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800305c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	e01d      	b.n	80030a0 <HAL_RCC_OscConfig+0xd4>
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	685b      	ldr	r3, [r3, #4]
 8003068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800306c:	d10c      	bne.n	8003088 <HAL_RCC_OscConfig+0xbc>
 800306e:	4b72      	ldr	r3, [pc, #456]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a71      	ldr	r2, [pc, #452]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003078:	6013      	str	r3, [r2, #0]
 800307a:	4b6f      	ldr	r3, [pc, #444]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	4a6e      	ldr	r2, [pc, #440]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003084:	6013      	str	r3, [r2, #0]
 8003086:	e00b      	b.n	80030a0 <HAL_RCC_OscConfig+0xd4>
 8003088:	4b6b      	ldr	r3, [pc, #428]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a6a      	ldr	r2, [pc, #424]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800308e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003092:	6013      	str	r3, [r2, #0]
 8003094:	4b68      	ldr	r3, [pc, #416]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a67      	ldr	r2, [pc, #412]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800309a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800309e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	685b      	ldr	r3, [r3, #4]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d013      	beq.n	80030d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a8:	f7fe ff1c 	bl	8001ee4 <HAL_GetTick>
 80030ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	e008      	b.n	80030c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030b0:	f7fe ff18 	bl	8001ee4 <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	2b64      	cmp	r3, #100	@ 0x64
 80030bc:	d901      	bls.n	80030c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80030be:	2303      	movs	r3, #3
 80030c0:	e200      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030c2:	4b5d      	ldr	r3, [pc, #372]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d0f0      	beq.n	80030b0 <HAL_RCC_OscConfig+0xe4>
 80030ce:	e014      	b.n	80030fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030d0:	f7fe ff08 	bl	8001ee4 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030d8:	f7fe ff04 	bl	8001ee4 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b64      	cmp	r3, #100	@ 0x64
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e1ec      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030ea:	4b53      	ldr	r3, [pc, #332]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x10c>
 80030f6:	e000      	b.n	80030fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f003 0302 	and.w	r3, r3, #2
 8003102:	2b00      	cmp	r3, #0
 8003104:	d063      	beq.n	80031ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003106:	4b4c      	ldr	r3, [pc, #304]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003108:	685b      	ldr	r3, [r3, #4]
 800310a:	f003 030c 	and.w	r3, r3, #12
 800310e:	2b00      	cmp	r3, #0
 8003110:	d00b      	beq.n	800312a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003112:	4b49      	ldr	r3, [pc, #292]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003114:	685b      	ldr	r3, [r3, #4]
 8003116:	f003 030c 	and.w	r3, r3, #12
 800311a:	2b08      	cmp	r3, #8
 800311c:	d11c      	bne.n	8003158 <HAL_RCC_OscConfig+0x18c>
 800311e:	4b46      	ldr	r3, [pc, #280]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003126:	2b00      	cmp	r3, #0
 8003128:	d116      	bne.n	8003158 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312a:	4b43      	ldr	r3, [pc, #268]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 0302 	and.w	r3, r3, #2
 8003132:	2b00      	cmp	r3, #0
 8003134:	d005      	beq.n	8003142 <HAL_RCC_OscConfig+0x176>
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	2b01      	cmp	r3, #1
 800313c:	d001      	beq.n	8003142 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e1c0      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003142:	4b3d      	ldr	r3, [pc, #244]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	695b      	ldr	r3, [r3, #20]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	4939      	ldr	r1, [pc, #228]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003152:	4313      	orrs	r3, r2
 8003154:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003156:	e03a      	b.n	80031ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691b      	ldr	r3, [r3, #16]
 800315c:	2b00      	cmp	r3, #0
 800315e:	d020      	beq.n	80031a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003160:	4b36      	ldr	r3, [pc, #216]	@ (800323c <HAL_RCC_OscConfig+0x270>)
 8003162:	2201      	movs	r2, #1
 8003164:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003166:	f7fe febd 	bl	8001ee4 <HAL_GetTick>
 800316a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316c:	e008      	b.n	8003180 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800316e:	f7fe feb9 	bl	8001ee4 <HAL_GetTick>
 8003172:	4602      	mov	r2, r0
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	2b02      	cmp	r3, #2
 800317a:	d901      	bls.n	8003180 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800317c:	2303      	movs	r3, #3
 800317e:	e1a1      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003180:	4b2d      	ldr	r3, [pc, #180]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f003 0302 	and.w	r3, r3, #2
 8003188:	2b00      	cmp	r3, #0
 800318a:	d0f0      	beq.n	800316e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800318c:	4b2a      	ldr	r3, [pc, #168]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	695b      	ldr	r3, [r3, #20]
 8003198:	00db      	lsls	r3, r3, #3
 800319a:	4927      	ldr	r1, [pc, #156]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 800319c:	4313      	orrs	r3, r2
 800319e:	600b      	str	r3, [r1, #0]
 80031a0:	e015      	b.n	80031ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80031a2:	4b26      	ldr	r3, [pc, #152]	@ (800323c <HAL_RCC_OscConfig+0x270>)
 80031a4:	2200      	movs	r2, #0
 80031a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031a8:	f7fe fe9c 	bl	8001ee4 <HAL_GetTick>
 80031ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80031b0:	f7fe fe98 	bl	8001ee4 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	693b      	ldr	r3, [r7, #16]
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b02      	cmp	r3, #2
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e180      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031c2:	4b1d      	ldr	r3, [pc, #116]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f003 0302 	and.w	r3, r3, #2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d1f0      	bne.n	80031b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f003 0308 	and.w	r3, r3, #8
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d03a      	beq.n	8003250 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	699b      	ldr	r3, [r3, #24]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d019      	beq.n	8003216 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031e2:	4b17      	ldr	r3, [pc, #92]	@ (8003240 <HAL_RCC_OscConfig+0x274>)
 80031e4:	2201      	movs	r2, #1
 80031e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031e8:	f7fe fe7c 	bl	8001ee4 <HAL_GetTick>
 80031ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ee:	e008      	b.n	8003202 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031f0:	f7fe fe78 	bl	8001ee4 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d901      	bls.n	8003202 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	e160      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003202:	4b0d      	ldr	r3, [pc, #52]	@ (8003238 <HAL_RCC_OscConfig+0x26c>)
 8003204:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b00      	cmp	r3, #0
 800320c:	d0f0      	beq.n	80031f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800320e:	2001      	movs	r0, #1
 8003210:	f000 face 	bl	80037b0 <RCC_Delay>
 8003214:	e01c      	b.n	8003250 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003216:	4b0a      	ldr	r3, [pc, #40]	@ (8003240 <HAL_RCC_OscConfig+0x274>)
 8003218:	2200      	movs	r2, #0
 800321a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800321c:	f7fe fe62 	bl	8001ee4 <HAL_GetTick>
 8003220:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003222:	e00f      	b.n	8003244 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003224:	f7fe fe5e 	bl	8001ee4 <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	693b      	ldr	r3, [r7, #16]
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d908      	bls.n	8003244 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e146      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
 8003236:	bf00      	nop
 8003238:	40021000 	.word	0x40021000
 800323c:	42420000 	.word	0x42420000
 8003240:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003244:	4b92      	ldr	r3, [pc, #584]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003246:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003248:	f003 0302 	and.w	r3, r3, #2
 800324c:	2b00      	cmp	r3, #0
 800324e:	d1e9      	bne.n	8003224 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0304 	and.w	r3, r3, #4
 8003258:	2b00      	cmp	r3, #0
 800325a:	f000 80a6 	beq.w	80033aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800325e:	2300      	movs	r3, #0
 8003260:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003262:	4b8b      	ldr	r3, [pc, #556]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003264:	69db      	ldr	r3, [r3, #28]
 8003266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d10d      	bne.n	800328a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800326e:	4b88      	ldr	r3, [pc, #544]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	4a87      	ldr	r2, [pc, #540]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003274:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003278:	61d3      	str	r3, [r2, #28]
 800327a:	4b85      	ldr	r3, [pc, #532]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800327c:	69db      	ldr	r3, [r3, #28]
 800327e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003282:	60bb      	str	r3, [r7, #8]
 8003284:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003286:	2301      	movs	r3, #1
 8003288:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328a:	4b82      	ldr	r3, [pc, #520]	@ (8003494 <HAL_RCC_OscConfig+0x4c8>)
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003292:	2b00      	cmp	r3, #0
 8003294:	d118      	bne.n	80032c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003296:	4b7f      	ldr	r3, [pc, #508]	@ (8003494 <HAL_RCC_OscConfig+0x4c8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	4a7e      	ldr	r2, [pc, #504]	@ (8003494 <HAL_RCC_OscConfig+0x4c8>)
 800329c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80032a2:	f7fe fe1f 	bl	8001ee4 <HAL_GetTick>
 80032a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a8:	e008      	b.n	80032bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032aa:	f7fe fe1b 	bl	8001ee4 <HAL_GetTick>
 80032ae:	4602      	mov	r2, r0
 80032b0:	693b      	ldr	r3, [r7, #16]
 80032b2:	1ad3      	subs	r3, r2, r3
 80032b4:	2b64      	cmp	r3, #100	@ 0x64
 80032b6:	d901      	bls.n	80032bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80032b8:	2303      	movs	r3, #3
 80032ba:	e103      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032bc:	4b75      	ldr	r3, [pc, #468]	@ (8003494 <HAL_RCC_OscConfig+0x4c8>)
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d0f0      	beq.n	80032aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	68db      	ldr	r3, [r3, #12]
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	d106      	bne.n	80032de <HAL_RCC_OscConfig+0x312>
 80032d0:	4b6f      	ldr	r3, [pc, #444]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80032d2:	6a1b      	ldr	r3, [r3, #32]
 80032d4:	4a6e      	ldr	r2, [pc, #440]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80032d6:	f043 0301 	orr.w	r3, r3, #1
 80032da:	6213      	str	r3, [r2, #32]
 80032dc:	e02d      	b.n	800333a <HAL_RCC_OscConfig+0x36e>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	68db      	ldr	r3, [r3, #12]
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d10c      	bne.n	8003300 <HAL_RCC_OscConfig+0x334>
 80032e6:	4b6a      	ldr	r3, [pc, #424]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	4a69      	ldr	r2, [pc, #420]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80032ec:	f023 0301 	bic.w	r3, r3, #1
 80032f0:	6213      	str	r3, [r2, #32]
 80032f2:	4b67      	ldr	r3, [pc, #412]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80032f4:	6a1b      	ldr	r3, [r3, #32]
 80032f6:	4a66      	ldr	r2, [pc, #408]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80032f8:	f023 0304 	bic.w	r3, r3, #4
 80032fc:	6213      	str	r3, [r2, #32]
 80032fe:	e01c      	b.n	800333a <HAL_RCC_OscConfig+0x36e>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	68db      	ldr	r3, [r3, #12]
 8003304:	2b05      	cmp	r3, #5
 8003306:	d10c      	bne.n	8003322 <HAL_RCC_OscConfig+0x356>
 8003308:	4b61      	ldr	r3, [pc, #388]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	4a60      	ldr	r2, [pc, #384]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800330e:	f043 0304 	orr.w	r3, r3, #4
 8003312:	6213      	str	r3, [r2, #32]
 8003314:	4b5e      	ldr	r3, [pc, #376]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003316:	6a1b      	ldr	r3, [r3, #32]
 8003318:	4a5d      	ldr	r2, [pc, #372]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800331a:	f043 0301 	orr.w	r3, r3, #1
 800331e:	6213      	str	r3, [r2, #32]
 8003320:	e00b      	b.n	800333a <HAL_RCC_OscConfig+0x36e>
 8003322:	4b5b      	ldr	r3, [pc, #364]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003324:	6a1b      	ldr	r3, [r3, #32]
 8003326:	4a5a      	ldr	r2, [pc, #360]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003328:	f023 0301 	bic.w	r3, r3, #1
 800332c:	6213      	str	r3, [r2, #32]
 800332e:	4b58      	ldr	r3, [pc, #352]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003330:	6a1b      	ldr	r3, [r3, #32]
 8003332:	4a57      	ldr	r2, [pc, #348]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003334:	f023 0304 	bic.w	r3, r3, #4
 8003338:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	68db      	ldr	r3, [r3, #12]
 800333e:	2b00      	cmp	r3, #0
 8003340:	d015      	beq.n	800336e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003342:	f7fe fdcf 	bl	8001ee4 <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003348:	e00a      	b.n	8003360 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800334a:	f7fe fdcb 	bl	8001ee4 <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003358:	4293      	cmp	r3, r2
 800335a:	d901      	bls.n	8003360 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800335c:	2303      	movs	r3, #3
 800335e:	e0b1      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003360:	4b4b      	ldr	r3, [pc, #300]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003362:	6a1b      	ldr	r3, [r3, #32]
 8003364:	f003 0302 	and.w	r3, r3, #2
 8003368:	2b00      	cmp	r3, #0
 800336a:	d0ee      	beq.n	800334a <HAL_RCC_OscConfig+0x37e>
 800336c:	e014      	b.n	8003398 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800336e:	f7fe fdb9 	bl	8001ee4 <HAL_GetTick>
 8003372:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003374:	e00a      	b.n	800338c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003376:	f7fe fdb5 	bl	8001ee4 <HAL_GetTick>
 800337a:	4602      	mov	r2, r0
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	1ad3      	subs	r3, r2, r3
 8003380:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003384:	4293      	cmp	r3, r2
 8003386:	d901      	bls.n	800338c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003388:	2303      	movs	r3, #3
 800338a:	e09b      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800338c:	4b40      	ldr	r3, [pc, #256]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800338e:	6a1b      	ldr	r3, [r3, #32]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b00      	cmp	r3, #0
 8003396:	d1ee      	bne.n	8003376 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003398:	7dfb      	ldrb	r3, [r7, #23]
 800339a:	2b01      	cmp	r3, #1
 800339c:	d105      	bne.n	80033aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800339e:	4b3c      	ldr	r3, [pc, #240]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	4a3b      	ldr	r2, [pc, #236]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80033a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80033a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	69db      	ldr	r3, [r3, #28]
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	f000 8087 	beq.w	80034c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80033b4:	4b36      	ldr	r3, [pc, #216]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80033b6:	685b      	ldr	r3, [r3, #4]
 80033b8:	f003 030c 	and.w	r3, r3, #12
 80033bc:	2b08      	cmp	r3, #8
 80033be:	d061      	beq.n	8003484 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	69db      	ldr	r3, [r3, #28]
 80033c4:	2b02      	cmp	r3, #2
 80033c6:	d146      	bne.n	8003456 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033c8:	4b33      	ldr	r3, [pc, #204]	@ (8003498 <HAL_RCC_OscConfig+0x4cc>)
 80033ca:	2200      	movs	r2, #0
 80033cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ce:	f7fe fd89 	bl	8001ee4 <HAL_GetTick>
 80033d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033d4:	e008      	b.n	80033e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d6:	f7fe fd85 	bl	8001ee4 <HAL_GetTick>
 80033da:	4602      	mov	r2, r0
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	1ad3      	subs	r3, r2, r3
 80033e0:	2b02      	cmp	r3, #2
 80033e2:	d901      	bls.n	80033e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80033e4:	2303      	movs	r3, #3
 80033e6:	e06d      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80033e8:	4b29      	ldr	r3, [pc, #164]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d1f0      	bne.n	80033d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	6a1b      	ldr	r3, [r3, #32]
 80033f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80033fc:	d108      	bne.n	8003410 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80033fe:	4b24      	ldr	r3, [pc, #144]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003400:	685b      	ldr	r3, [r3, #4]
 8003402:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	689b      	ldr	r3, [r3, #8]
 800340a:	4921      	ldr	r1, [pc, #132]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800340c:	4313      	orrs	r3, r2
 800340e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003410:	4b1f      	ldr	r3, [pc, #124]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a19      	ldr	r1, [r3, #32]
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003420:	430b      	orrs	r3, r1
 8003422:	491b      	ldr	r1, [pc, #108]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003424:	4313      	orrs	r3, r2
 8003426:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003428:	4b1b      	ldr	r3, [pc, #108]	@ (8003498 <HAL_RCC_OscConfig+0x4cc>)
 800342a:	2201      	movs	r2, #1
 800342c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342e:	f7fe fd59 	bl	8001ee4 <HAL_GetTick>
 8003432:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003434:	e008      	b.n	8003448 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003436:	f7fe fd55 	bl	8001ee4 <HAL_GetTick>
 800343a:	4602      	mov	r2, r0
 800343c:	693b      	ldr	r3, [r7, #16]
 800343e:	1ad3      	subs	r3, r2, r3
 8003440:	2b02      	cmp	r3, #2
 8003442:	d901      	bls.n	8003448 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003444:	2303      	movs	r3, #3
 8003446:	e03d      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003448:	4b11      	ldr	r3, [pc, #68]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003450:	2b00      	cmp	r3, #0
 8003452:	d0f0      	beq.n	8003436 <HAL_RCC_OscConfig+0x46a>
 8003454:	e035      	b.n	80034c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003456:	4b10      	ldr	r3, [pc, #64]	@ (8003498 <HAL_RCC_OscConfig+0x4cc>)
 8003458:	2200      	movs	r2, #0
 800345a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800345c:	f7fe fd42 	bl	8001ee4 <HAL_GetTick>
 8003460:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003462:	e008      	b.n	8003476 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003464:	f7fe fd3e 	bl	8001ee4 <HAL_GetTick>
 8003468:	4602      	mov	r2, r0
 800346a:	693b      	ldr	r3, [r7, #16]
 800346c:	1ad3      	subs	r3, r2, r3
 800346e:	2b02      	cmp	r3, #2
 8003470:	d901      	bls.n	8003476 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003472:	2303      	movs	r3, #3
 8003474:	e026      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003476:	4b06      	ldr	r3, [pc, #24]	@ (8003490 <HAL_RCC_OscConfig+0x4c4>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800347e:	2b00      	cmp	r3, #0
 8003480:	d1f0      	bne.n	8003464 <HAL_RCC_OscConfig+0x498>
 8003482:	e01e      	b.n	80034c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	69db      	ldr	r3, [r3, #28]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d107      	bne.n	800349c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800348c:	2301      	movs	r3, #1
 800348e:	e019      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
 8003490:	40021000 	.word	0x40021000
 8003494:	40007000 	.word	0x40007000
 8003498:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800349c:	4b0b      	ldr	r3, [pc, #44]	@ (80034cc <HAL_RCC_OscConfig+0x500>)
 800349e:	685b      	ldr	r3, [r3, #4]
 80034a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a1b      	ldr	r3, [r3, #32]
 80034ac:	429a      	cmp	r2, r3
 80034ae:	d106      	bne.n	80034be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d001      	beq.n	80034c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80034be:	2301      	movs	r3, #1
 80034c0:	e000      	b.n	80034c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80034c2:	2300      	movs	r3, #0
}
 80034c4:	4618      	mov	r0, r3
 80034c6:	3718      	adds	r7, #24
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bd80      	pop	{r7, pc}
 80034cc:	40021000 	.word	0x40021000

080034d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b084      	sub	sp, #16
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d101      	bne.n	80034e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	e0d0      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80034e4:	4b6a      	ldr	r3, [pc, #424]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0307 	and.w	r3, r3, #7
 80034ec:	683a      	ldr	r2, [r7, #0]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	d910      	bls.n	8003514 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034f2:	4b67      	ldr	r3, [pc, #412]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f023 0207 	bic.w	r2, r3, #7
 80034fa:	4965      	ldr	r1, [pc, #404]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	4313      	orrs	r3, r2
 8003500:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003502:	4b63      	ldr	r3, [pc, #396]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	683a      	ldr	r2, [r7, #0]
 800350c:	429a      	cmp	r2, r3
 800350e:	d001      	beq.n	8003514 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e0b8      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0302 	and.w	r3, r3, #2
 800351c:	2b00      	cmp	r3, #0
 800351e:	d020      	beq.n	8003562 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f003 0304 	and.w	r3, r3, #4
 8003528:	2b00      	cmp	r3, #0
 800352a:	d005      	beq.n	8003538 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800352c:	4b59      	ldr	r3, [pc, #356]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	4a58      	ldr	r2, [pc, #352]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 8003532:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003536:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d005      	beq.n	8003550 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003544:	4b53      	ldr	r3, [pc, #332]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 8003546:	685b      	ldr	r3, [r3, #4]
 8003548:	4a52      	ldr	r2, [pc, #328]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800354e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003550:	4b50      	ldr	r3, [pc, #320]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 8003552:	685b      	ldr	r3, [r3, #4]
 8003554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	689b      	ldr	r3, [r3, #8]
 800355c:	494d      	ldr	r1, [pc, #308]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800355e:	4313      	orrs	r3, r2
 8003560:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d040      	beq.n	80035f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	2b01      	cmp	r3, #1
 8003574:	d107      	bne.n	8003586 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003576:	4b47      	ldr	r3, [pc, #284]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800357e:	2b00      	cmp	r3, #0
 8003580:	d115      	bne.n	80035ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003582:	2301      	movs	r3, #1
 8003584:	e07f      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b02      	cmp	r3, #2
 800358c:	d107      	bne.n	800359e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800358e:	4b41      	ldr	r3, [pc, #260]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003596:	2b00      	cmp	r3, #0
 8003598:	d109      	bne.n	80035ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e073      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800359e:	4b3d      	ldr	r3, [pc, #244]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0302 	and.w	r3, r3, #2
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d101      	bne.n	80035ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035aa:	2301      	movs	r3, #1
 80035ac:	e06b      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035ae:	4b39      	ldr	r3, [pc, #228]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 80035b0:	685b      	ldr	r3, [r3, #4]
 80035b2:	f023 0203 	bic.w	r2, r3, #3
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	685b      	ldr	r3, [r3, #4]
 80035ba:	4936      	ldr	r1, [pc, #216]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 80035bc:	4313      	orrs	r3, r2
 80035be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035c0:	f7fe fc90 	bl	8001ee4 <HAL_GetTick>
 80035c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c6:	e00a      	b.n	80035de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c8:	f7fe fc8c 	bl	8001ee4 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	68fb      	ldr	r3, [r7, #12]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d901      	bls.n	80035de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035da:	2303      	movs	r3, #3
 80035dc:	e053      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035de:	4b2d      	ldr	r3, [pc, #180]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 80035e0:	685b      	ldr	r3, [r3, #4]
 80035e2:	f003 020c 	and.w	r2, r3, #12
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	429a      	cmp	r2, r3
 80035ee:	d1eb      	bne.n	80035c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80035f0:	4b27      	ldr	r3, [pc, #156]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0307 	and.w	r3, r3, #7
 80035f8:	683a      	ldr	r2, [r7, #0]
 80035fa:	429a      	cmp	r2, r3
 80035fc:	d210      	bcs.n	8003620 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fe:	4b24      	ldr	r3, [pc, #144]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f023 0207 	bic.w	r2, r3, #7
 8003606:	4922      	ldr	r1, [pc, #136]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	4313      	orrs	r3, r2
 800360c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800360e:	4b20      	ldr	r3, [pc, #128]	@ (8003690 <HAL_RCC_ClockConfig+0x1c0>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f003 0307 	and.w	r3, r3, #7
 8003616:	683a      	ldr	r2, [r7, #0]
 8003618:	429a      	cmp	r2, r3
 800361a:	d001      	beq.n	8003620 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800361c:	2301      	movs	r3, #1
 800361e:	e032      	b.n	8003686 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	f003 0304 	and.w	r3, r3, #4
 8003628:	2b00      	cmp	r3, #0
 800362a:	d008      	beq.n	800363e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800362c:	4b19      	ldr	r3, [pc, #100]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	4916      	ldr	r1, [pc, #88]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800363a:	4313      	orrs	r3, r2
 800363c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f003 0308 	and.w	r3, r3, #8
 8003646:	2b00      	cmp	r3, #0
 8003648:	d009      	beq.n	800365e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800364a:	4b12      	ldr	r3, [pc, #72]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	490e      	ldr	r1, [pc, #56]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 800365a:	4313      	orrs	r3, r2
 800365c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800365e:	f000 f821 	bl	80036a4 <HAL_RCC_GetSysClockFreq>
 8003662:	4602      	mov	r2, r0
 8003664:	4b0b      	ldr	r3, [pc, #44]	@ (8003694 <HAL_RCC_ClockConfig+0x1c4>)
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	091b      	lsrs	r3, r3, #4
 800366a:	f003 030f 	and.w	r3, r3, #15
 800366e:	490a      	ldr	r1, [pc, #40]	@ (8003698 <HAL_RCC_ClockConfig+0x1c8>)
 8003670:	5ccb      	ldrb	r3, [r1, r3]
 8003672:	fa22 f303 	lsr.w	r3, r2, r3
 8003676:	4a09      	ldr	r2, [pc, #36]	@ (800369c <HAL_RCC_ClockConfig+0x1cc>)
 8003678:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800367a:	4b09      	ldr	r3, [pc, #36]	@ (80036a0 <HAL_RCC_ClockConfig+0x1d0>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4618      	mov	r0, r3
 8003680:	f7fe fbee 	bl	8001e60 <HAL_InitTick>

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3710      	adds	r7, #16
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40022000 	.word	0x40022000
 8003694:	40021000 	.word	0x40021000
 8003698:	0800520c 	.word	0x0800520c
 800369c:	20000008 	.word	0x20000008
 80036a0:	2000000c 	.word	0x2000000c

080036a4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036a4:	b480      	push	{r7}
 80036a6:	b087      	sub	sp, #28
 80036a8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80036aa:	2300      	movs	r3, #0
 80036ac:	60fb      	str	r3, [r7, #12]
 80036ae:	2300      	movs	r3, #0
 80036b0:	60bb      	str	r3, [r7, #8]
 80036b2:	2300      	movs	r3, #0
 80036b4:	617b      	str	r3, [r7, #20]
 80036b6:	2300      	movs	r3, #0
 80036b8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80036ba:	2300      	movs	r3, #0
 80036bc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80036be:	4b1e      	ldr	r3, [pc, #120]	@ (8003738 <HAL_RCC_GetSysClockFreq+0x94>)
 80036c0:	685b      	ldr	r3, [r3, #4]
 80036c2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	f003 030c 	and.w	r3, r3, #12
 80036ca:	2b04      	cmp	r3, #4
 80036cc:	d002      	beq.n	80036d4 <HAL_RCC_GetSysClockFreq+0x30>
 80036ce:	2b08      	cmp	r3, #8
 80036d0:	d003      	beq.n	80036da <HAL_RCC_GetSysClockFreq+0x36>
 80036d2:	e027      	b.n	8003724 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80036d4:	4b19      	ldr	r3, [pc, #100]	@ (800373c <HAL_RCC_GetSysClockFreq+0x98>)
 80036d6:	613b      	str	r3, [r7, #16]
      break;
 80036d8:	e027      	b.n	800372a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	0c9b      	lsrs	r3, r3, #18
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	4a17      	ldr	r2, [pc, #92]	@ (8003740 <HAL_RCC_GetSysClockFreq+0x9c>)
 80036e4:	5cd3      	ldrb	r3, [r2, r3]
 80036e6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d010      	beq.n	8003714 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80036f2:	4b11      	ldr	r3, [pc, #68]	@ (8003738 <HAL_RCC_GetSysClockFreq+0x94>)
 80036f4:	685b      	ldr	r3, [r3, #4]
 80036f6:	0c5b      	lsrs	r3, r3, #17
 80036f8:	f003 0301 	and.w	r3, r3, #1
 80036fc:	4a11      	ldr	r2, [pc, #68]	@ (8003744 <HAL_RCC_GetSysClockFreq+0xa0>)
 80036fe:	5cd3      	ldrb	r3, [r2, r3]
 8003700:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a0d      	ldr	r2, [pc, #52]	@ (800373c <HAL_RCC_GetSysClockFreq+0x98>)
 8003706:	fb03 f202 	mul.w	r2, r3, r2
 800370a:	68bb      	ldr	r3, [r7, #8]
 800370c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003710:	617b      	str	r3, [r7, #20]
 8003712:	e004      	b.n	800371e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	4a0c      	ldr	r2, [pc, #48]	@ (8003748 <HAL_RCC_GetSysClockFreq+0xa4>)
 8003718:	fb02 f303 	mul.w	r3, r2, r3
 800371c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800371e:	697b      	ldr	r3, [r7, #20]
 8003720:	613b      	str	r3, [r7, #16]
      break;
 8003722:	e002      	b.n	800372a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003724:	4b05      	ldr	r3, [pc, #20]	@ (800373c <HAL_RCC_GetSysClockFreq+0x98>)
 8003726:	613b      	str	r3, [r7, #16]
      break;
 8003728:	bf00      	nop
    }
  }
  return sysclockfreq;
 800372a:	693b      	ldr	r3, [r7, #16]
}
 800372c:	4618      	mov	r0, r3
 800372e:	371c      	adds	r7, #28
 8003730:	46bd      	mov	sp, r7
 8003732:	bc80      	pop	{r7}
 8003734:	4770      	bx	lr
 8003736:	bf00      	nop
 8003738:	40021000 	.word	0x40021000
 800373c:	007a1200 	.word	0x007a1200
 8003740:	08005224 	.word	0x08005224
 8003744:	08005234 	.word	0x08005234
 8003748:	003d0900 	.word	0x003d0900

0800374c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800374c:	b480      	push	{r7}
 800374e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003750:	4b02      	ldr	r3, [pc, #8]	@ (800375c <HAL_RCC_GetHCLKFreq+0x10>)
 8003752:	681b      	ldr	r3, [r3, #0]
}
 8003754:	4618      	mov	r0, r3
 8003756:	46bd      	mov	sp, r7
 8003758:	bc80      	pop	{r7}
 800375a:	4770      	bx	lr
 800375c:	20000008 	.word	0x20000008

08003760 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003764:	f7ff fff2 	bl	800374c <HAL_RCC_GetHCLKFreq>
 8003768:	4602      	mov	r2, r0
 800376a:	4b05      	ldr	r3, [pc, #20]	@ (8003780 <HAL_RCC_GetPCLK1Freq+0x20>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	0a1b      	lsrs	r3, r3, #8
 8003770:	f003 0307 	and.w	r3, r3, #7
 8003774:	4903      	ldr	r1, [pc, #12]	@ (8003784 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003776:	5ccb      	ldrb	r3, [r1, r3]
 8003778:	fa22 f303 	lsr.w	r3, r2, r3
}
 800377c:	4618      	mov	r0, r3
 800377e:	bd80      	pop	{r7, pc}
 8003780:	40021000 	.word	0x40021000
 8003784:	0800521c 	.word	0x0800521c

08003788 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800378c:	f7ff ffde 	bl	800374c <HAL_RCC_GetHCLKFreq>
 8003790:	4602      	mov	r2, r0
 8003792:	4b05      	ldr	r3, [pc, #20]	@ (80037a8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	0adb      	lsrs	r3, r3, #11
 8003798:	f003 0307 	and.w	r3, r3, #7
 800379c:	4903      	ldr	r1, [pc, #12]	@ (80037ac <HAL_RCC_GetPCLK2Freq+0x24>)
 800379e:	5ccb      	ldrb	r3, [r1, r3]
 80037a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	bd80      	pop	{r7, pc}
 80037a8:	40021000 	.word	0x40021000
 80037ac:	0800521c 	.word	0x0800521c

080037b0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b085      	sub	sp, #20
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80037b8:	4b0a      	ldr	r3, [pc, #40]	@ (80037e4 <RCC_Delay+0x34>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	4a0a      	ldr	r2, [pc, #40]	@ (80037e8 <RCC_Delay+0x38>)
 80037be:	fba2 2303 	umull	r2, r3, r2, r3
 80037c2:	0a5b      	lsrs	r3, r3, #9
 80037c4:	687a      	ldr	r2, [r7, #4]
 80037c6:	fb02 f303 	mul.w	r3, r2, r3
 80037ca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80037cc:	bf00      	nop
  }
  while (Delay --);
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	1e5a      	subs	r2, r3, #1
 80037d2:	60fa      	str	r2, [r7, #12]
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d1f9      	bne.n	80037cc <RCC_Delay+0x1c>
}
 80037d8:	bf00      	nop
 80037da:	bf00      	nop
 80037dc:	3714      	adds	r7, #20
 80037de:	46bd      	mov	sp, r7
 80037e0:	bc80      	pop	{r7}
 80037e2:	4770      	bx	lr
 80037e4:	20000008 	.word	0x20000008
 80037e8:	10624dd3 	.word	0x10624dd3

080037ec <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	b086      	sub	sp, #24
 80037f0:	af00      	add	r7, sp, #0
 80037f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80037f4:	2300      	movs	r3, #0
 80037f6:	613b      	str	r3, [r7, #16]
 80037f8:	2300      	movs	r3, #0
 80037fa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 0301 	and.w	r3, r3, #1
 8003804:	2b00      	cmp	r3, #0
 8003806:	d07d      	beq.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003808:	2300      	movs	r3, #0
 800380a:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800380c:	4b4f      	ldr	r3, [pc, #316]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800380e:	69db      	ldr	r3, [r3, #28]
 8003810:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003814:	2b00      	cmp	r3, #0
 8003816:	d10d      	bne.n	8003834 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003818:	4b4c      	ldr	r3, [pc, #304]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381a:	69db      	ldr	r3, [r3, #28]
 800381c:	4a4b      	ldr	r2, [pc, #300]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800381e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003822:	61d3      	str	r3, [r2, #28]
 8003824:	4b49      	ldr	r3, [pc, #292]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003826:	69db      	ldr	r3, [r3, #28]
 8003828:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800382c:	60bb      	str	r3, [r7, #8]
 800382e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003830:	2301      	movs	r3, #1
 8003832:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003834:	4b46      	ldr	r3, [pc, #280]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800383c:	2b00      	cmp	r3, #0
 800383e:	d118      	bne.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003840:	4b43      	ldr	r3, [pc, #268]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	4a42      	ldr	r2, [pc, #264]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003846:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800384a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800384c:	f7fe fb4a 	bl	8001ee4 <HAL_GetTick>
 8003850:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003852:	e008      	b.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003854:	f7fe fb46 	bl	8001ee4 <HAL_GetTick>
 8003858:	4602      	mov	r2, r0
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	1ad3      	subs	r3, r2, r3
 800385e:	2b64      	cmp	r3, #100	@ 0x64
 8003860:	d901      	bls.n	8003866 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003862:	2303      	movs	r3, #3
 8003864:	e06d      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003866:	4b3a      	ldr	r3, [pc, #232]	@ (8003950 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800386e:	2b00      	cmp	r3, #0
 8003870:	d0f0      	beq.n	8003854 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003872:	4b36      	ldr	r3, [pc, #216]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003874:	6a1b      	ldr	r3, [r3, #32]
 8003876:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800387a:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	2b00      	cmp	r3, #0
 8003880:	d02e      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800388a:	68fa      	ldr	r2, [r7, #12]
 800388c:	429a      	cmp	r2, r3
 800388e:	d027      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003890:	4b2e      	ldr	r3, [pc, #184]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003892:	6a1b      	ldr	r3, [r3, #32]
 8003894:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003898:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800389a:	4b2e      	ldr	r3, [pc, #184]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800389c:	2201      	movs	r2, #1
 800389e:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80038a0:	4b2c      	ldr	r3, [pc, #176]	@ (8003954 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80038a2:	2200      	movs	r2, #0
 80038a4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80038a6:	4a29      	ldr	r2, [pc, #164]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d014      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80038b6:	f7fe fb15 	bl	8001ee4 <HAL_GetTick>
 80038ba:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038bc:	e00a      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038be:	f7fe fb11 	bl	8001ee4 <HAL_GetTick>
 80038c2:	4602      	mov	r2, r0
 80038c4:	693b      	ldr	r3, [r7, #16]
 80038c6:	1ad3      	subs	r3, r2, r3
 80038c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038cc:	4293      	cmp	r3, r2
 80038ce:	d901      	bls.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80038d0:	2303      	movs	r3, #3
 80038d2:	e036      	b.n	8003942 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80038d4:	4b1d      	ldr	r3, [pc, #116]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038d6:	6a1b      	ldr	r3, [r3, #32]
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d0ee      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038e0:	4b1a      	ldr	r3, [pc, #104]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038e2:	6a1b      	ldr	r3, [r3, #32]
 80038e4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	4917      	ldr	r1, [pc, #92]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038ee:	4313      	orrs	r3, r2
 80038f0:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80038f2:	7dfb      	ldrb	r3, [r7, #23]
 80038f4:	2b01      	cmp	r3, #1
 80038f6:	d105      	bne.n	8003904 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80038f8:	4b14      	ldr	r3, [pc, #80]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fa:	69db      	ldr	r3, [r3, #28]
 80038fc:	4a13      	ldr	r2, [pc, #76]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80038fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003902:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0302 	and.w	r3, r3, #2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d008      	beq.n	8003922 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003910:	4b0e      	ldr	r3, [pc, #56]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003912:	685b      	ldr	r3, [r3, #4]
 8003914:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	689b      	ldr	r3, [r3, #8]
 800391c:	490b      	ldr	r1, [pc, #44]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800391e:	4313      	orrs	r3, r2
 8003920:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	f003 0310 	and.w	r3, r3, #16
 800392a:	2b00      	cmp	r3, #0
 800392c:	d008      	beq.n	8003940 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800392e:	4b07      	ldr	r3, [pc, #28]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	4904      	ldr	r1, [pc, #16]	@ (800394c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800393c:	4313      	orrs	r3, r2
 800393e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003940:	2300      	movs	r3, #0
}
 8003942:	4618      	mov	r0, r3
 8003944:	3718      	adds	r7, #24
 8003946:	46bd      	mov	sp, r7
 8003948:	bd80      	pop	{r7, pc}
 800394a:	bf00      	nop
 800394c:	40021000 	.word	0x40021000
 8003950:	40007000 	.word	0x40007000
 8003954:	42420440 	.word	0x42420440

08003958 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b088      	sub	sp, #32
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
 8003964:	2300      	movs	r3, #0
 8003966:	61fb      	str	r3, [r7, #28]
 8003968:	2300      	movs	r3, #0
 800396a:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 800396c:	2300      	movs	r3, #0
 800396e:	60fb      	str	r3, [r7, #12]
 8003970:	2300      	movs	r3, #0
 8003972:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2b10      	cmp	r3, #16
 8003978:	d00a      	beq.n	8003990 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2b10      	cmp	r3, #16
 800397e:	f200 808a 	bhi.w	8003a96 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d045      	beq.n	8003a14 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b02      	cmp	r3, #2
 800398c:	d075      	beq.n	8003a7a <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 800398e:	e082      	b.n	8003a96 <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8003990:	4b46      	ldr	r3, [pc, #280]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003996:	4b45      	ldr	r3, [pc, #276]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d07b      	beq.n	8003a9a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	0c9b      	lsrs	r3, r3, #18
 80039a6:	f003 030f 	and.w	r3, r3, #15
 80039aa:	4a41      	ldr	r2, [pc, #260]	@ (8003ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80039ac:	5cd3      	ldrb	r3, [r2, r3]
 80039ae:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d015      	beq.n	80039e6 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80039ba:	4b3c      	ldr	r3, [pc, #240]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	0c5b      	lsrs	r3, r3, #17
 80039c0:	f003 0301 	and.w	r3, r3, #1
 80039c4:	4a3b      	ldr	r2, [pc, #236]	@ (8003ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80039c6:	5cd3      	ldrb	r3, [r2, r3]
 80039c8:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d00d      	beq.n	80039f0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 80039d4:	4a38      	ldr	r2, [pc, #224]	@ (8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 80039d6:	697b      	ldr	r3, [r7, #20]
 80039d8:	fbb2 f2f3 	udiv	r2, r2, r3
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	fb02 f303 	mul.w	r3, r2, r3
 80039e2:	61fb      	str	r3, [r7, #28]
 80039e4:	e004      	b.n	80039f0 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	4a34      	ldr	r2, [pc, #208]	@ (8003abc <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 80039ea:	fb02 f303 	mul.w	r3, r2, r3
 80039ee:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 80039f0:	4b2e      	ldr	r3, [pc, #184]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80039f2:	685b      	ldr	r3, [r3, #4]
 80039f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80039f8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80039fc:	d102      	bne.n	8003a04 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 80039fe:	69fb      	ldr	r3, [r7, #28]
 8003a00:	61bb      	str	r3, [r7, #24]
      break;
 8003a02:	e04a      	b.n	8003a9a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8003a04:	69fb      	ldr	r3, [r7, #28]
 8003a06:	005b      	lsls	r3, r3, #1
 8003a08:	4a2d      	ldr	r2, [pc, #180]	@ (8003ac0 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8003a0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003a0e:	085b      	lsrs	r3, r3, #1
 8003a10:	61bb      	str	r3, [r7, #24]
      break;
 8003a12:	e042      	b.n	8003a9a <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8003a14:	4b25      	ldr	r3, [pc, #148]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a16:	6a1b      	ldr	r3, [r3, #32]
 8003a18:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003a24:	d108      	bne.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f003 0302 	and.w	r3, r3, #2
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d003      	beq.n	8003a38 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8003a30:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a34:	61bb      	str	r3, [r7, #24]
 8003a36:	e01f      	b.n	8003a78 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003a42:	d109      	bne.n	8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8003a44:	4b19      	ldr	r3, [pc, #100]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d003      	beq.n	8003a58 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8003a50:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8003a54:	61bb      	str	r3, [r7, #24]
 8003a56:	e00f      	b.n	8003a78 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a5e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003a62:	d11c      	bne.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a64:	4b11      	ldr	r3, [pc, #68]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d016      	beq.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8003a70:	f24f 4324 	movw	r3, #62500	@ 0xf424
 8003a74:	61bb      	str	r3, [r7, #24]
      break;
 8003a76:	e012      	b.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8003a78:	e011      	b.n	8003a9e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003a7a:	f7ff fe85 	bl	8003788 <HAL_RCC_GetPCLK2Freq>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	4b0a      	ldr	r3, [pc, #40]	@ (8003aac <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8003a82:	685b      	ldr	r3, [r3, #4]
 8003a84:	0b9b      	lsrs	r3, r3, #14
 8003a86:	f003 0303 	and.w	r3, r3, #3
 8003a8a:	3301      	adds	r3, #1
 8003a8c:	005b      	lsls	r3, r3, #1
 8003a8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a92:	61bb      	str	r3, [r7, #24]
      break;
 8003a94:	e004      	b.n	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a96:	bf00      	nop
 8003a98:	e002      	b.n	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a9a:	bf00      	nop
 8003a9c:	e000      	b.n	8003aa0 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8003a9e:	bf00      	nop
    }
  }
  return (frequency);
 8003aa0:	69bb      	ldr	r3, [r7, #24]
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3720      	adds	r7, #32
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	40021000 	.word	0x40021000
 8003ab0:	08005238 	.word	0x08005238
 8003ab4:	08005248 	.word	0x08005248
 8003ab8:	007a1200 	.word	0x007a1200
 8003abc:	003d0900 	.word	0x003d0900
 8003ac0:	aaaaaaab 	.word	0xaaaaaaab

08003ac4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	b082      	sub	sp, #8
 8003ac8:	af00      	add	r7, sp, #0
 8003aca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d101      	bne.n	8003ad6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003ad2:	2301      	movs	r3, #1
 8003ad4:	e041      	b.n	8003b5a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003adc:	b2db      	uxtb	r3, r3
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d106      	bne.n	8003af0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	2200      	movs	r2, #0
 8003ae6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003aea:	6878      	ldr	r0, [r7, #4]
 8003aec:	f7fe f8d0 	bl	8001c90 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	3304      	adds	r3, #4
 8003b00:	4619      	mov	r1, r3
 8003b02:	4610      	mov	r0, r2
 8003b04:	f000 fa12 	bl	8003f2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2201      	movs	r2, #1
 8003b24:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2201      	movs	r2, #1
 8003b34:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2201      	movs	r2, #1
 8003b3c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003b58:	2300      	movs	r3, #0
}
 8003b5a:	4618      	mov	r0, r3
 8003b5c:	3708      	adds	r7, #8
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}

08003b62 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003b62:	b580      	push	{r7, lr}
 8003b64:	b084      	sub	sp, #16
 8003b66:	af00      	add	r7, sp, #0
 8003b68:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	68db      	ldr	r3, [r3, #12]
 8003b70:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	691b      	ldr	r3, [r3, #16]
 8003b78:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	f003 0302 	and.w	r3, r3, #2
 8003b80:	2b00      	cmp	r3, #0
 8003b82:	d020      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	f003 0302 	and.w	r3, r3, #2
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d01b      	beq.n	8003bc6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f06f 0202 	mvn.w	r2, #2
 8003b96:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699b      	ldr	r3, [r3, #24]
 8003ba4:	f003 0303 	and.w	r3, r3, #3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d003      	beq.n	8003bb4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f9a1 	bl	8003ef4 <HAL_TIM_IC_CaptureCallback>
 8003bb2:	e005      	b.n	8003bc0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f000 f994 	bl	8003ee2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bba:	6878      	ldr	r0, [r7, #4]
 8003bbc:	f000 f9a3 	bl	8003f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003bc6:	68bb      	ldr	r3, [r7, #8]
 8003bc8:	f003 0304 	and.w	r3, r3, #4
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d020      	beq.n	8003c12 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	f003 0304 	and.w	r3, r3, #4
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d01b      	beq.n	8003c12 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f06f 0204 	mvn.w	r2, #4
 8003be2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	2202      	movs	r2, #2
 8003be8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	699b      	ldr	r3, [r3, #24]
 8003bf0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bf8:	6878      	ldr	r0, [r7, #4]
 8003bfa:	f000 f97b 	bl	8003ef4 <HAL_TIM_IC_CaptureCallback>
 8003bfe:	e005      	b.n	8003c0c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c00:	6878      	ldr	r0, [r7, #4]
 8003c02:	f000 f96e 	bl	8003ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f000 f97d 	bl	8003f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	2200      	movs	r2, #0
 8003c10:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003c12:	68bb      	ldr	r3, [r7, #8]
 8003c14:	f003 0308 	and.w	r3, r3, #8
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d020      	beq.n	8003c5e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f003 0308 	and.w	r3, r3, #8
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d01b      	beq.n	8003c5e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f06f 0208 	mvn.w	r2, #8
 8003c2e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2204      	movs	r2, #4
 8003c34:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	69db      	ldr	r3, [r3, #28]
 8003c3c:	f003 0303 	and.w	r3, r3, #3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d003      	beq.n	8003c4c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f000 f955 	bl	8003ef4 <HAL_TIM_IC_CaptureCallback>
 8003c4a:	e005      	b.n	8003c58 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c4c:	6878      	ldr	r0, [r7, #4]
 8003c4e:	f000 f948 	bl	8003ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f000 f957 	bl	8003f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2200      	movs	r2, #0
 8003c5c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	f003 0310 	and.w	r3, r3, #16
 8003c64:	2b00      	cmp	r3, #0
 8003c66:	d020      	beq.n	8003caa <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	f003 0310 	and.w	r3, r3, #16
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d01b      	beq.n	8003caa <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f06f 0210 	mvn.w	r2, #16
 8003c7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2208      	movs	r2, #8
 8003c80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	69db      	ldr	r3, [r3, #28]
 8003c88:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d003      	beq.n	8003c98 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f92f 	bl	8003ef4 <HAL_TIM_IC_CaptureCallback>
 8003c96:	e005      	b.n	8003ca4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003c98:	6878      	ldr	r0, [r7, #4]
 8003c9a:	f000 f922 	bl	8003ee2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003c9e:	6878      	ldr	r0, [r7, #4]
 8003ca0:	f000 f931 	bl	8003f06 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2200      	movs	r2, #0
 8003ca8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003caa:	68bb      	ldr	r3, [r7, #8]
 8003cac:	f003 0301 	and.w	r3, r3, #1
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d00c      	beq.n	8003cce <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	f003 0301 	and.w	r3, r3, #1
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d007      	beq.n	8003cce <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f06f 0201 	mvn.w	r2, #1
 8003cc6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f000 f901 	bl	8003ed0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003cce:	68bb      	ldr	r3, [r7, #8]
 8003cd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d00c      	beq.n	8003cf2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d007      	beq.n	8003cf2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003cea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 fa88 	bl	8004202 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003cf2:	68bb      	ldr	r3, [r7, #8]
 8003cf4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d00c      	beq.n	8003d16 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d007      	beq.n	8003d16 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003d0e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003d10:	6878      	ldr	r0, [r7, #4]
 8003d12:	f000 f901 	bl	8003f18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003d16:	68bb      	ldr	r3, [r7, #8]
 8003d18:	f003 0320 	and.w	r3, r3, #32
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d00c      	beq.n	8003d3a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	f003 0320 	and.w	r3, r3, #32
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d007      	beq.n	8003d3a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f06f 0220 	mvn.w	r2, #32
 8003d32:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003d34:	6878      	ldr	r0, [r7, #4]
 8003d36:	f000 fa5b 	bl	80041f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003d3a:	bf00      	nop
 8003d3c:	3710      	adds	r7, #16
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	bd80      	pop	{r7, pc}

08003d42 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003d42:	b580      	push	{r7, lr}
 8003d44:	b084      	sub	sp, #16
 8003d46:	af00      	add	r7, sp, #0
 8003d48:	6078      	str	r0, [r7, #4]
 8003d4a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003d56:	2b01      	cmp	r3, #1
 8003d58:	d101      	bne.n	8003d5e <HAL_TIM_ConfigClockSource+0x1c>
 8003d5a:	2302      	movs	r3, #2
 8003d5c:	e0b4      	b.n	8003ec8 <HAL_TIM_ConfigClockSource+0x186>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2201      	movs	r2, #1
 8003d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8003d7c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003d84:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	68ba      	ldr	r2, [r7, #8]
 8003d8c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d96:	d03e      	beq.n	8003e16 <HAL_TIM_ConfigClockSource+0xd4>
 8003d98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003d9c:	f200 8087 	bhi.w	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003da0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003da4:	f000 8086 	beq.w	8003eb4 <HAL_TIM_ConfigClockSource+0x172>
 8003da8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dac:	d87f      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003dae:	2b70      	cmp	r3, #112	@ 0x70
 8003db0:	d01a      	beq.n	8003de8 <HAL_TIM_ConfigClockSource+0xa6>
 8003db2:	2b70      	cmp	r3, #112	@ 0x70
 8003db4:	d87b      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003db6:	2b60      	cmp	r3, #96	@ 0x60
 8003db8:	d050      	beq.n	8003e5c <HAL_TIM_ConfigClockSource+0x11a>
 8003dba:	2b60      	cmp	r3, #96	@ 0x60
 8003dbc:	d877      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003dbe:	2b50      	cmp	r3, #80	@ 0x50
 8003dc0:	d03c      	beq.n	8003e3c <HAL_TIM_ConfigClockSource+0xfa>
 8003dc2:	2b50      	cmp	r3, #80	@ 0x50
 8003dc4:	d873      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003dc6:	2b40      	cmp	r3, #64	@ 0x40
 8003dc8:	d058      	beq.n	8003e7c <HAL_TIM_ConfigClockSource+0x13a>
 8003dca:	2b40      	cmp	r3, #64	@ 0x40
 8003dcc:	d86f      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003dce:	2b30      	cmp	r3, #48	@ 0x30
 8003dd0:	d064      	beq.n	8003e9c <HAL_TIM_ConfigClockSource+0x15a>
 8003dd2:	2b30      	cmp	r3, #48	@ 0x30
 8003dd4:	d86b      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003dd6:	2b20      	cmp	r3, #32
 8003dd8:	d060      	beq.n	8003e9c <HAL_TIM_ConfigClockSource+0x15a>
 8003dda:	2b20      	cmp	r3, #32
 8003ddc:	d867      	bhi.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d05c      	beq.n	8003e9c <HAL_TIM_ConfigClockSource+0x15a>
 8003de2:	2b10      	cmp	r3, #16
 8003de4:	d05a      	beq.n	8003e9c <HAL_TIM_ConfigClockSource+0x15a>
 8003de6:	e062      	b.n	8003eae <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003df0:	683b      	ldr	r3, [r7, #0]
 8003df2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003df4:	683b      	ldr	r3, [r7, #0]
 8003df6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003df8:	f000 f97d 	bl	80040f6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	689b      	ldr	r3, [r3, #8]
 8003e02:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003e0a:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	68ba      	ldr	r2, [r7, #8]
 8003e12:	609a      	str	r2, [r3, #8]
      break;
 8003e14:	e04f      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003e26:	f000 f966 	bl	80040f6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	689a      	ldr	r2, [r3, #8]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003e38:	609a      	str	r2, [r3, #8]
      break;
 8003e3a:	e03c      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e48:	461a      	mov	r2, r3
 8003e4a:	f000 f8dd 	bl	8004008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	2150      	movs	r1, #80	@ 0x50
 8003e54:	4618      	mov	r0, r3
 8003e56:	f000 f934 	bl	80040c2 <TIM_ITRx_SetConfig>
      break;
 8003e5a:	e02c      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003e68:	461a      	mov	r2, r3
 8003e6a:	f000 f8fb 	bl	8004064 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	2160      	movs	r1, #96	@ 0x60
 8003e74:	4618      	mov	r0, r3
 8003e76:	f000 f924 	bl	80040c2 <TIM_ITRx_SetConfig>
      break;
 8003e7a:	e01c      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003e84:	683b      	ldr	r3, [r7, #0]
 8003e86:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003e88:	461a      	mov	r2, r3
 8003e8a:	f000 f8bd 	bl	8004008 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	2140      	movs	r1, #64	@ 0x40
 8003e94:	4618      	mov	r0, r3
 8003e96:	f000 f914 	bl	80040c2 <TIM_ITRx_SetConfig>
      break;
 8003e9a:	e00c      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4619      	mov	r1, r3
 8003ea6:	4610      	mov	r0, r2
 8003ea8:	f000 f90b 	bl	80040c2 <TIM_ITRx_SetConfig>
      break;
 8003eac:	e003      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	73fb      	strb	r3, [r7, #15]
      break;
 8003eb2:	e000      	b.n	8003eb6 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003eb4:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	2201      	movs	r2, #1
 8003eba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003ec6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ec8:	4618      	mov	r0, r3
 8003eca:	3710      	adds	r7, #16
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	bd80      	pop	{r7, pc}

08003ed0 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	bc80      	pop	{r7}
 8003ee0:	4770      	bx	lr

08003ee2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ee2:	b480      	push	{r7}
 8003ee4:	b083      	sub	sp, #12
 8003ee6:	af00      	add	r7, sp, #0
 8003ee8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003eea:	bf00      	nop
 8003eec:	370c      	adds	r7, #12
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bc80      	pop	{r7}
 8003ef2:	4770      	bx	lr

08003ef4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
 8003efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003efc:	bf00      	nop
 8003efe:	370c      	adds	r7, #12
 8003f00:	46bd      	mov	sp, r7
 8003f02:	bc80      	pop	{r7}
 8003f04:	4770      	bx	lr

08003f06 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b083      	sub	sp, #12
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003f0e:	bf00      	nop
 8003f10:	370c      	adds	r7, #12
 8003f12:	46bd      	mov	sp, r7
 8003f14:	bc80      	pop	{r7}
 8003f16:	4770      	bx	lr

08003f18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003f18:	b480      	push	{r7}
 8003f1a:	b083      	sub	sp, #12
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003f20:	bf00      	nop
 8003f22:	370c      	adds	r7, #12
 8003f24:	46bd      	mov	sp, r7
 8003f26:	bc80      	pop	{r7}
 8003f28:	4770      	bx	lr
	...

08003f2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b085      	sub	sp, #20
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
 8003f34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	4a2f      	ldr	r2, [pc, #188]	@ (8003ffc <TIM_Base_SetConfig+0xd0>)
 8003f40:	4293      	cmp	r3, r2
 8003f42:	d00b      	beq.n	8003f5c <TIM_Base_SetConfig+0x30>
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f4a:	d007      	beq.n	8003f5c <TIM_Base_SetConfig+0x30>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	4a2c      	ldr	r2, [pc, #176]	@ (8004000 <TIM_Base_SetConfig+0xd4>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d003      	beq.n	8003f5c <TIM_Base_SetConfig+0x30>
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a2b      	ldr	r2, [pc, #172]	@ (8004004 <TIM_Base_SetConfig+0xd8>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d108      	bne.n	8003f6e <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	685b      	ldr	r3, [r3, #4]
 8003f68:	68fa      	ldr	r2, [r7, #12]
 8003f6a:	4313      	orrs	r3, r2
 8003f6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a22      	ldr	r2, [pc, #136]	@ (8003ffc <TIM_Base_SetConfig+0xd0>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d00b      	beq.n	8003f8e <TIM_Base_SetConfig+0x62>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003f7c:	d007      	beq.n	8003f8e <TIM_Base_SetConfig+0x62>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	4a1f      	ldr	r2, [pc, #124]	@ (8004000 <TIM_Base_SetConfig+0xd4>)
 8003f82:	4293      	cmp	r3, r2
 8003f84:	d003      	beq.n	8003f8e <TIM_Base_SetConfig+0x62>
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a1e      	ldr	r2, [pc, #120]	@ (8004004 <TIM_Base_SetConfig+0xd8>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d108      	bne.n	8003fa0 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003f94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003f96:	683b      	ldr	r3, [r7, #0]
 8003f98:	68db      	ldr	r3, [r3, #12]
 8003f9a:	68fa      	ldr	r2, [r7, #12]
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	4313      	orrs	r3, r2
 8003fac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003fb4:	683b      	ldr	r3, [r7, #0]
 8003fb6:	689a      	ldr	r2, [r3, #8]
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003fbc:	683b      	ldr	r3, [r7, #0]
 8003fbe:	681a      	ldr	r2, [r3, #0]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	4a0d      	ldr	r2, [pc, #52]	@ (8003ffc <TIM_Base_SetConfig+0xd0>)
 8003fc8:	4293      	cmp	r3, r2
 8003fca:	d103      	bne.n	8003fd4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003fcc:	683b      	ldr	r3, [r7, #0]
 8003fce:	691a      	ldr	r2, [r3, #16]
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	691b      	ldr	r3, [r3, #16]
 8003fde:	f003 0301 	and.w	r3, r3, #1
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d005      	beq.n	8003ff2 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f023 0201 	bic.w	r2, r3, #1
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	611a      	str	r2, [r3, #16]
  }
}
 8003ff2:	bf00      	nop
 8003ff4:	3714      	adds	r7, #20
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	bc80      	pop	{r7}
 8003ffa:	4770      	bx	lr
 8003ffc:	40012c00 	.word	0x40012c00
 8004000:	40000400 	.word	0x40000400
 8004004:	40000800 	.word	0x40000800

08004008 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004008:	b480      	push	{r7}
 800400a:	b087      	sub	sp, #28
 800400c:	af00      	add	r7, sp, #0
 800400e:	60f8      	str	r0, [r7, #12]
 8004010:	60b9      	str	r1, [r7, #8]
 8004012:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	6a1b      	ldr	r3, [r3, #32]
 8004018:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	6a1b      	ldr	r3, [r3, #32]
 800401e:	f023 0201 	bic.w	r2, r3, #1
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	699b      	ldr	r3, [r3, #24]
 800402a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800402c:	693b      	ldr	r3, [r7, #16]
 800402e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004032:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	693a      	ldr	r2, [r7, #16]
 800403a:	4313      	orrs	r3, r2
 800403c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800403e:	697b      	ldr	r3, [r7, #20]
 8004040:	f023 030a 	bic.w	r3, r3, #10
 8004044:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	68bb      	ldr	r3, [r7, #8]
 800404a:	4313      	orrs	r3, r2
 800404c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	693a      	ldr	r2, [r7, #16]
 8004052:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	697a      	ldr	r2, [r7, #20]
 8004058:	621a      	str	r2, [r3, #32]
}
 800405a:	bf00      	nop
 800405c:	371c      	adds	r7, #28
 800405e:	46bd      	mov	sp, r7
 8004060:	bc80      	pop	{r7}
 8004062:	4770      	bx	lr

08004064 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004064:	b480      	push	{r7}
 8004066:	b087      	sub	sp, #28
 8004068:	af00      	add	r7, sp, #0
 800406a:	60f8      	str	r0, [r7, #12]
 800406c:	60b9      	str	r1, [r7, #8]
 800406e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	6a1b      	ldr	r3, [r3, #32]
 8004074:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	6a1b      	ldr	r3, [r3, #32]
 800407a:	f023 0210 	bic.w	r2, r3, #16
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	699b      	ldr	r3, [r3, #24]
 8004086:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800408e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	031b      	lsls	r3, r3, #12
 8004094:	693a      	ldr	r2, [r7, #16]
 8004096:	4313      	orrs	r3, r2
 8004098:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80040a0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	011b      	lsls	r3, r3, #4
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	4313      	orrs	r3, r2
 80040aa:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	697a      	ldr	r2, [r7, #20]
 80040b6:	621a      	str	r2, [r3, #32]
}
 80040b8:	bf00      	nop
 80040ba:	371c      	adds	r7, #28
 80040bc:	46bd      	mov	sp, r7
 80040be:	bc80      	pop	{r7}
 80040c0:	4770      	bx	lr

080040c2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80040c2:	b480      	push	{r7}
 80040c4:	b085      	sub	sp, #20
 80040c6:	af00      	add	r7, sp, #0
 80040c8:	6078      	str	r0, [r7, #4]
 80040ca:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	689b      	ldr	r3, [r3, #8]
 80040d0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80040d8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80040da:	683a      	ldr	r2, [r7, #0]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	4313      	orrs	r3, r2
 80040e0:	f043 0307 	orr.w	r3, r3, #7
 80040e4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	68fa      	ldr	r2, [r7, #12]
 80040ea:	609a      	str	r2, [r3, #8]
}
 80040ec:	bf00      	nop
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bc80      	pop	{r7}
 80040f4:	4770      	bx	lr

080040f6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b087      	sub	sp, #28
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	60f8      	str	r0, [r7, #12]
 80040fe:	60b9      	str	r1, [r7, #8]
 8004100:	607a      	str	r2, [r7, #4]
 8004102:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004110:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004112:	683b      	ldr	r3, [r7, #0]
 8004114:	021a      	lsls	r2, r3, #8
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	431a      	orrs	r2, r3
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	4313      	orrs	r3, r2
 800411e:	697a      	ldr	r2, [r7, #20]
 8004120:	4313      	orrs	r3, r2
 8004122:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	697a      	ldr	r2, [r7, #20]
 8004128:	609a      	str	r2, [r3, #8]
}
 800412a:	bf00      	nop
 800412c:	371c      	adds	r7, #28
 800412e:	46bd      	mov	sp, r7
 8004130:	bc80      	pop	{r7}
 8004132:	4770      	bx	lr

08004134 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004134:	b480      	push	{r7}
 8004136:	b085      	sub	sp, #20
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
 800413c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004144:	2b01      	cmp	r3, #1
 8004146:	d101      	bne.n	800414c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004148:	2302      	movs	r3, #2
 800414a:	e046      	b.n	80041da <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2201      	movs	r2, #1
 8004150:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2202      	movs	r2, #2
 8004158:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	689b      	ldr	r3, [r3, #8]
 800416a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004172:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68fa      	ldr	r2, [r7, #12]
 800417a:	4313      	orrs	r3, r2
 800417c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	681b      	ldr	r3, [r3, #0]
 8004182:	68fa      	ldr	r2, [r7, #12]
 8004184:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a16      	ldr	r2, [pc, #88]	@ (80041e4 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d00e      	beq.n	80041ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004198:	d009      	beq.n	80041ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a12      	ldr	r2, [pc, #72]	@ (80041e8 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d004      	beq.n	80041ae <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a10      	ldr	r2, [pc, #64]	@ (80041ec <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d10c      	bne.n	80041c8 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80041ae:	68bb      	ldr	r3, [r7, #8]
 80041b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80041b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	685b      	ldr	r3, [r3, #4]
 80041ba:	68ba      	ldr	r2, [r7, #8]
 80041bc:	4313      	orrs	r3, r2
 80041be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	68ba      	ldr	r2, [r7, #8]
 80041c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2201      	movs	r2, #1
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80041d8:	2300      	movs	r3, #0
}
 80041da:	4618      	mov	r0, r3
 80041dc:	3714      	adds	r7, #20
 80041de:	46bd      	mov	sp, r7
 80041e0:	bc80      	pop	{r7}
 80041e2:	4770      	bx	lr
 80041e4:	40012c00 	.word	0x40012c00
 80041e8:	40000400 	.word	0x40000400
 80041ec:	40000800 	.word	0x40000800

080041f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80041f8:	bf00      	nop
 80041fa:	370c      	adds	r7, #12
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bc80      	pop	{r7}
 8004200:	4770      	bx	lr

08004202 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004202:	b480      	push	{r7}
 8004204:	b083      	sub	sp, #12
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800420a:	bf00      	nop
 800420c:	370c      	adds	r7, #12
 800420e:	46bd      	mov	sp, r7
 8004210:	bc80      	pop	{r7}
 8004212:	4770      	bx	lr

08004214 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e042      	b.n	80042ac <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800422c:	b2db      	uxtb	r3, r3
 800422e:	2b00      	cmp	r3, #0
 8004230:	d106      	bne.n	8004240 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800423a:	6878      	ldr	r0, [r7, #4]
 800423c:	f7fd fd4c 	bl	8001cd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2224      	movs	r2, #36	@ 0x24
 8004244:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68da      	ldr	r2, [r3, #12]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004256:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 fa09 	bl	8004670 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	691a      	ldr	r2, [r3, #16]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800426c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	695a      	ldr	r2, [r3, #20]
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800427c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	68da      	ldr	r2, [r3, #12]
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800428c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2220      	movs	r2, #32
 80042a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	2200      	movs	r2, #0
 80042a8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3708      	adds	r7, #8
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08a      	sub	sp, #40	@ 0x28
 80042b8:	af02      	add	r7, sp, #8
 80042ba:	60f8      	str	r0, [r7, #12]
 80042bc:	60b9      	str	r1, [r7, #8]
 80042be:	603b      	str	r3, [r7, #0]
 80042c0:	4613      	mov	r3, r2
 80042c2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80042c4:	2300      	movs	r3, #0
 80042c6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042ce:	b2db      	uxtb	r3, r3
 80042d0:	2b20      	cmp	r3, #32
 80042d2:	d175      	bne.n	80043c0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80042d4:	68bb      	ldr	r3, [r7, #8]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d002      	beq.n	80042e0 <HAL_UART_Transmit+0x2c>
 80042da:	88fb      	ldrh	r3, [r7, #6]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d101      	bne.n	80042e4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e06e      	b.n	80043c2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	2200      	movs	r2, #0
 80042e8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	2221      	movs	r2, #33	@ 0x21
 80042ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80042f2:	f7fd fdf7 	bl	8001ee4 <HAL_GetTick>
 80042f6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	88fa      	ldrh	r2, [r7, #6]
 80042fc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	88fa      	ldrh	r2, [r7, #6]
 8004302:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	689b      	ldr	r3, [r3, #8]
 8004308:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800430c:	d108      	bne.n	8004320 <HAL_UART_Transmit+0x6c>
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	691b      	ldr	r3, [r3, #16]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d104      	bne.n	8004320 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004316:	2300      	movs	r3, #0
 8004318:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	61bb      	str	r3, [r7, #24]
 800431e:	e003      	b.n	8004328 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004324:	2300      	movs	r3, #0
 8004326:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004328:	e02e      	b.n	8004388 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800432a:	683b      	ldr	r3, [r7, #0]
 800432c:	9300      	str	r3, [sp, #0]
 800432e:	697b      	ldr	r3, [r7, #20]
 8004330:	2200      	movs	r2, #0
 8004332:	2180      	movs	r1, #128	@ 0x80
 8004334:	68f8      	ldr	r0, [r7, #12]
 8004336:	f000 f8df 	bl	80044f8 <UART_WaitOnFlagUntilTimeout>
 800433a:	4603      	mov	r3, r0
 800433c:	2b00      	cmp	r3, #0
 800433e:	d005      	beq.n	800434c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2220      	movs	r2, #32
 8004344:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	e03a      	b.n	80043c2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	2b00      	cmp	r3, #0
 8004350:	d10b      	bne.n	800436a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004352:	69bb      	ldr	r3, [r7, #24]
 8004354:	881b      	ldrh	r3, [r3, #0]
 8004356:	461a      	mov	r2, r3
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004360:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004362:	69bb      	ldr	r3, [r7, #24]
 8004364:	3302      	adds	r3, #2
 8004366:	61bb      	str	r3, [r7, #24]
 8004368:	e007      	b.n	800437a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800436a:	69fb      	ldr	r3, [r7, #28]
 800436c:	781a      	ldrb	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004374:	69fb      	ldr	r3, [r7, #28]
 8004376:	3301      	adds	r3, #1
 8004378:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800437e:	b29b      	uxth	r3, r3
 8004380:	3b01      	subs	r3, #1
 8004382:	b29a      	uxth	r2, r3
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800438c:	b29b      	uxth	r3, r3
 800438e:	2b00      	cmp	r3, #0
 8004390:	d1cb      	bne.n	800432a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	9300      	str	r3, [sp, #0]
 8004396:	697b      	ldr	r3, [r7, #20]
 8004398:	2200      	movs	r2, #0
 800439a:	2140      	movs	r1, #64	@ 0x40
 800439c:	68f8      	ldr	r0, [r7, #12]
 800439e:	f000 f8ab 	bl	80044f8 <UART_WaitOnFlagUntilTimeout>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d005      	beq.n	80043b4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2220      	movs	r2, #32
 80043ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80043b0:	2303      	movs	r3, #3
 80043b2:	e006      	b.n	80043c2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	2220      	movs	r2, #32
 80043b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80043bc:	2300      	movs	r3, #0
 80043be:	e000      	b.n	80043c2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80043c0:	2302      	movs	r3, #2
  }
}
 80043c2:	4618      	mov	r0, r3
 80043c4:	3720      	adds	r7, #32
 80043c6:	46bd      	mov	sp, r7
 80043c8:	bd80      	pop	{r7, pc}

080043ca <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043ca:	b580      	push	{r7, lr}
 80043cc:	b08a      	sub	sp, #40	@ 0x28
 80043ce:	af02      	add	r7, sp, #8
 80043d0:	60f8      	str	r0, [r7, #12]
 80043d2:	60b9      	str	r1, [r7, #8]
 80043d4:	603b      	str	r3, [r7, #0]
 80043d6:	4613      	mov	r3, r2
 80043d8:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b20      	cmp	r3, #32
 80043e8:	f040 8081 	bne.w	80044ee <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80043ec:	68bb      	ldr	r3, [r7, #8]
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d002      	beq.n	80043f8 <HAL_UART_Receive+0x2e>
 80043f2:	88fb      	ldrh	r3, [r7, #6]
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d101      	bne.n	80043fc <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 80043f8:	2301      	movs	r3, #1
 80043fa:	e079      	b.n	80044f0 <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2200      	movs	r2, #0
 8004400:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	2222      	movs	r2, #34	@ 0x22
 8004406:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004410:	f7fd fd68 	bl	8001ee4 <HAL_GetTick>
 8004414:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8004416:	68fb      	ldr	r3, [r7, #12]
 8004418:	88fa      	ldrh	r2, [r7, #6]
 800441a:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	88fa      	ldrh	r2, [r7, #6]
 8004420:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	689b      	ldr	r3, [r3, #8]
 8004426:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800442a:	d108      	bne.n	800443e <HAL_UART_Receive+0x74>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	2b00      	cmp	r3, #0
 8004432:	d104      	bne.n	800443e <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 8004434:	2300      	movs	r3, #0
 8004436:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004438:	68bb      	ldr	r3, [r7, #8]
 800443a:	61bb      	str	r3, [r7, #24]
 800443c:	e003      	b.n	8004446 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004442:	2300      	movs	r3, #0
 8004444:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8004446:	e047      	b.n	80044d8 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	9300      	str	r3, [sp, #0]
 800444c:	697b      	ldr	r3, [r7, #20]
 800444e:	2200      	movs	r2, #0
 8004450:	2120      	movs	r1, #32
 8004452:	68f8      	ldr	r0, [r7, #12]
 8004454:	f000 f850 	bl	80044f8 <UART_WaitOnFlagUntilTimeout>
 8004458:	4603      	mov	r3, r0
 800445a:	2b00      	cmp	r3, #0
 800445c:	d005      	beq.n	800446a <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2220      	movs	r2, #32
 8004462:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e042      	b.n	80044f0 <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 800446a:	69fb      	ldr	r3, [r7, #28]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d10c      	bne.n	800448a <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	685b      	ldr	r3, [r3, #4]
 8004476:	b29b      	uxth	r3, r3
 8004478:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800447c:	b29a      	uxth	r2, r3
 800447e:	69bb      	ldr	r3, [r7, #24]
 8004480:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004482:	69bb      	ldr	r3, [r7, #24]
 8004484:	3302      	adds	r3, #2
 8004486:	61bb      	str	r3, [r7, #24]
 8004488:	e01f      	b.n	80044ca <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004492:	d007      	beq.n	80044a4 <HAL_UART_Receive+0xda>
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	689b      	ldr	r3, [r3, #8]
 8004498:	2b00      	cmp	r3, #0
 800449a:	d10a      	bne.n	80044b2 <HAL_UART_Receive+0xe8>
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	691b      	ldr	r3, [r3, #16]
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d106      	bne.n	80044b2 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	685b      	ldr	r3, [r3, #4]
 80044aa:	b2da      	uxtb	r2, r3
 80044ac:	69fb      	ldr	r3, [r7, #28]
 80044ae:	701a      	strb	r2, [r3, #0]
 80044b0:	e008      	b.n	80044c4 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	b2db      	uxtb	r3, r3
 80044ba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80044be:	b2da      	uxtb	r2, r3
 80044c0:	69fb      	ldr	r3, [r7, #28]
 80044c2:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	3301      	adds	r3, #1
 80044c8:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	3b01      	subs	r3, #1
 80044d2:	b29a      	uxth	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80044dc:	b29b      	uxth	r3, r3
 80044de:	2b00      	cmp	r3, #0
 80044e0:	d1b2      	bne.n	8004448 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	e000      	b.n	80044f0 <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 80044ee:	2302      	movs	r3, #2
  }
}
 80044f0:	4618      	mov	r0, r3
 80044f2:	3720      	adds	r7, #32
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}

080044f8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b086      	sub	sp, #24
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	60f8      	str	r0, [r7, #12]
 8004500:	60b9      	str	r1, [r7, #8]
 8004502:	603b      	str	r3, [r7, #0]
 8004504:	4613      	mov	r3, r2
 8004506:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004508:	e03b      	b.n	8004582 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800450a:	6a3b      	ldr	r3, [r7, #32]
 800450c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004510:	d037      	beq.n	8004582 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004512:	f7fd fce7 	bl	8001ee4 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	6a3a      	ldr	r2, [r7, #32]
 800451e:	429a      	cmp	r2, r3
 8004520:	d302      	bcc.n	8004528 <UART_WaitOnFlagUntilTimeout+0x30>
 8004522:	6a3b      	ldr	r3, [r7, #32]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d101      	bne.n	800452c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e03a      	b.n	80045a2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	68db      	ldr	r3, [r3, #12]
 8004532:	f003 0304 	and.w	r3, r3, #4
 8004536:	2b00      	cmp	r3, #0
 8004538:	d023      	beq.n	8004582 <UART_WaitOnFlagUntilTimeout+0x8a>
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	2b80      	cmp	r3, #128	@ 0x80
 800453e:	d020      	beq.n	8004582 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	2b40      	cmp	r3, #64	@ 0x40
 8004544:	d01d      	beq.n	8004582 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f003 0308 	and.w	r3, r3, #8
 8004550:	2b08      	cmp	r3, #8
 8004552:	d116      	bne.n	8004582 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004554:	2300      	movs	r3, #0
 8004556:	617b      	str	r3, [r7, #20]
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	617b      	str	r3, [r7, #20]
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	685b      	ldr	r3, [r3, #4]
 8004566:	617b      	str	r3, [r7, #20]
 8004568:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f81d 	bl	80045aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2208      	movs	r2, #8
 8004574:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004576:	68fb      	ldr	r3, [r7, #12]
 8004578:	2200      	movs	r2, #0
 800457a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e00f      	b.n	80045a2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	681a      	ldr	r2, [r3, #0]
 8004588:	68bb      	ldr	r3, [r7, #8]
 800458a:	4013      	ands	r3, r2
 800458c:	68ba      	ldr	r2, [r7, #8]
 800458e:	429a      	cmp	r2, r3
 8004590:	bf0c      	ite	eq
 8004592:	2301      	moveq	r3, #1
 8004594:	2300      	movne	r3, #0
 8004596:	b2db      	uxtb	r3, r3
 8004598:	461a      	mov	r2, r3
 800459a:	79fb      	ldrb	r3, [r7, #7]
 800459c:	429a      	cmp	r2, r3
 800459e:	d0b4      	beq.n	800450a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80045a0:	2300      	movs	r3, #0
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3718      	adds	r7, #24
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b095      	sub	sp, #84	@ 0x54
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	330c      	adds	r3, #12
 80045b8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80045bc:	e853 3f00 	ldrex	r3, [r3]
 80045c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80045c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045c4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80045c8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	330c      	adds	r3, #12
 80045d0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80045d2:	643a      	str	r2, [r7, #64]	@ 0x40
 80045d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80045d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80045da:	e841 2300 	strex	r3, r2, [r1]
 80045de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80045e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d1e5      	bne.n	80045b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3314      	adds	r3, #20
 80045ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045ee:	6a3b      	ldr	r3, [r7, #32]
 80045f0:	e853 3f00 	ldrex	r3, [r3]
 80045f4:	61fb      	str	r3, [r7, #28]
   return(result);
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	f023 0301 	bic.w	r3, r3, #1
 80045fc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	3314      	adds	r3, #20
 8004604:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004606:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004608:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800460a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800460c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800460e:	e841 2300 	strex	r3, r2, [r1]
 8004612:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004616:	2b00      	cmp	r3, #0
 8004618:	d1e5      	bne.n	80045e6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800461e:	2b01      	cmp	r3, #1
 8004620:	d119      	bne.n	8004656 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	330c      	adds	r3, #12
 8004628:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	e853 3f00 	ldrex	r3, [r3]
 8004630:	60bb      	str	r3, [r7, #8]
   return(result);
 8004632:	68bb      	ldr	r3, [r7, #8]
 8004634:	f023 0310 	bic.w	r3, r3, #16
 8004638:	647b      	str	r3, [r7, #68]	@ 0x44
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	330c      	adds	r3, #12
 8004640:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004642:	61ba      	str	r2, [r7, #24]
 8004644:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004646:	6979      	ldr	r1, [r7, #20]
 8004648:	69ba      	ldr	r2, [r7, #24]
 800464a:	e841 2300 	strex	r3, r2, [r1]
 800464e:	613b      	str	r3, [r7, #16]
   return(result);
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d1e5      	bne.n	8004622 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2220      	movs	r2, #32
 800465a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	2200      	movs	r2, #0
 8004662:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004664:	bf00      	nop
 8004666:	3754      	adds	r7, #84	@ 0x54
 8004668:	46bd      	mov	sp, r7
 800466a:	bc80      	pop	{r7}
 800466c:	4770      	bx	lr
	...

08004670 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b084      	sub	sp, #16
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	691b      	ldr	r3, [r3, #16]
 800467e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	68da      	ldr	r2, [r3, #12]
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	430a      	orrs	r2, r1
 800468c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	689a      	ldr	r2, [r3, #8]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	691b      	ldr	r3, [r3, #16]
 8004696:	431a      	orrs	r2, r3
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	695b      	ldr	r3, [r3, #20]
 800469c:	4313      	orrs	r3, r2
 800469e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68db      	ldr	r3, [r3, #12]
 80046a6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80046aa:	f023 030c 	bic.w	r3, r3, #12
 80046ae:	687a      	ldr	r2, [r7, #4]
 80046b0:	6812      	ldr	r2, [r2, #0]
 80046b2:	68b9      	ldr	r1, [r7, #8]
 80046b4:	430b      	orrs	r3, r1
 80046b6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	695b      	ldr	r3, [r3, #20]
 80046be:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	699a      	ldr	r2, [r3, #24]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	430a      	orrs	r2, r1
 80046cc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	4a2c      	ldr	r2, [pc, #176]	@ (8004784 <UART_SetConfig+0x114>)
 80046d4:	4293      	cmp	r3, r2
 80046d6:	d103      	bne.n	80046e0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80046d8:	f7ff f856 	bl	8003788 <HAL_RCC_GetPCLK2Freq>
 80046dc:	60f8      	str	r0, [r7, #12]
 80046de:	e002      	b.n	80046e6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80046e0:	f7ff f83e 	bl	8003760 <HAL_RCC_GetPCLK1Freq>
 80046e4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80046e6:	68fa      	ldr	r2, [r7, #12]
 80046e8:	4613      	mov	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4413      	add	r3, r2
 80046ee:	009a      	lsls	r2, r3, #2
 80046f0:	441a      	add	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	009b      	lsls	r3, r3, #2
 80046f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80046fc:	4a22      	ldr	r2, [pc, #136]	@ (8004788 <UART_SetConfig+0x118>)
 80046fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004702:	095b      	lsrs	r3, r3, #5
 8004704:	0119      	lsls	r1, r3, #4
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4613      	mov	r3, r2
 800470a:	009b      	lsls	r3, r3, #2
 800470c:	4413      	add	r3, r2
 800470e:	009a      	lsls	r2, r3, #2
 8004710:	441a      	add	r2, r3
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	009b      	lsls	r3, r3, #2
 8004718:	fbb2 f2f3 	udiv	r2, r2, r3
 800471c:	4b1a      	ldr	r3, [pc, #104]	@ (8004788 <UART_SetConfig+0x118>)
 800471e:	fba3 0302 	umull	r0, r3, r3, r2
 8004722:	095b      	lsrs	r3, r3, #5
 8004724:	2064      	movs	r0, #100	@ 0x64
 8004726:	fb00 f303 	mul.w	r3, r0, r3
 800472a:	1ad3      	subs	r3, r2, r3
 800472c:	011b      	lsls	r3, r3, #4
 800472e:	3332      	adds	r3, #50	@ 0x32
 8004730:	4a15      	ldr	r2, [pc, #84]	@ (8004788 <UART_SetConfig+0x118>)
 8004732:	fba2 2303 	umull	r2, r3, r2, r3
 8004736:	095b      	lsrs	r3, r3, #5
 8004738:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800473c:	4419      	add	r1, r3
 800473e:	68fa      	ldr	r2, [r7, #12]
 8004740:	4613      	mov	r3, r2
 8004742:	009b      	lsls	r3, r3, #2
 8004744:	4413      	add	r3, r2
 8004746:	009a      	lsls	r2, r3, #2
 8004748:	441a      	add	r2, r3
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	009b      	lsls	r3, r3, #2
 8004750:	fbb2 f2f3 	udiv	r2, r2, r3
 8004754:	4b0c      	ldr	r3, [pc, #48]	@ (8004788 <UART_SetConfig+0x118>)
 8004756:	fba3 0302 	umull	r0, r3, r3, r2
 800475a:	095b      	lsrs	r3, r3, #5
 800475c:	2064      	movs	r0, #100	@ 0x64
 800475e:	fb00 f303 	mul.w	r3, r0, r3
 8004762:	1ad3      	subs	r3, r2, r3
 8004764:	011b      	lsls	r3, r3, #4
 8004766:	3332      	adds	r3, #50	@ 0x32
 8004768:	4a07      	ldr	r2, [pc, #28]	@ (8004788 <UART_SetConfig+0x118>)
 800476a:	fba2 2303 	umull	r2, r3, r2, r3
 800476e:	095b      	lsrs	r3, r3, #5
 8004770:	f003 020f 	and.w	r2, r3, #15
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	440a      	add	r2, r1
 800477a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800477c:	bf00      	nop
 800477e:	3710      	adds	r7, #16
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	40013800 	.word	0x40013800
 8004788:	51eb851f 	.word	0x51eb851f

0800478c <memset>:
 800478c:	4603      	mov	r3, r0
 800478e:	4402      	add	r2, r0
 8004790:	4293      	cmp	r3, r2
 8004792:	d100      	bne.n	8004796 <memset+0xa>
 8004794:	4770      	bx	lr
 8004796:	f803 1b01 	strb.w	r1, [r3], #1
 800479a:	e7f9      	b.n	8004790 <memset+0x4>

0800479c <__errno>:
 800479c:	4b01      	ldr	r3, [pc, #4]	@ (80047a4 <__errno+0x8>)
 800479e:	6818      	ldr	r0, [r3, #0]
 80047a0:	4770      	bx	lr
 80047a2:	bf00      	nop
 80047a4:	20000014 	.word	0x20000014

080047a8 <__libc_init_array>:
 80047a8:	b570      	push	{r4, r5, r6, lr}
 80047aa:	2600      	movs	r6, #0
 80047ac:	4d0c      	ldr	r5, [pc, #48]	@ (80047e0 <__libc_init_array+0x38>)
 80047ae:	4c0d      	ldr	r4, [pc, #52]	@ (80047e4 <__libc_init_array+0x3c>)
 80047b0:	1b64      	subs	r4, r4, r5
 80047b2:	10a4      	asrs	r4, r4, #2
 80047b4:	42a6      	cmp	r6, r4
 80047b6:	d109      	bne.n	80047cc <__libc_init_array+0x24>
 80047b8:	f000 fcbc 	bl	8005134 <_init>
 80047bc:	2600      	movs	r6, #0
 80047be:	4d0a      	ldr	r5, [pc, #40]	@ (80047e8 <__libc_init_array+0x40>)
 80047c0:	4c0a      	ldr	r4, [pc, #40]	@ (80047ec <__libc_init_array+0x44>)
 80047c2:	1b64      	subs	r4, r4, r5
 80047c4:	10a4      	asrs	r4, r4, #2
 80047c6:	42a6      	cmp	r6, r4
 80047c8:	d105      	bne.n	80047d6 <__libc_init_array+0x2e>
 80047ca:	bd70      	pop	{r4, r5, r6, pc}
 80047cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80047d0:	4798      	blx	r3
 80047d2:	3601      	adds	r6, #1
 80047d4:	e7ee      	b.n	80047b4 <__libc_init_array+0xc>
 80047d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80047da:	4798      	blx	r3
 80047dc:	3601      	adds	r6, #1
 80047de:	e7f2      	b.n	80047c6 <__libc_init_array+0x1e>
 80047e0:	0800528c 	.word	0x0800528c
 80047e4:	0800528c 	.word	0x0800528c
 80047e8:	0800528c 	.word	0x0800528c
 80047ec:	08005290 	.word	0x08005290

080047f0 <memcpy>:
 80047f0:	440a      	add	r2, r1
 80047f2:	4291      	cmp	r1, r2
 80047f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80047f8:	d100      	bne.n	80047fc <memcpy+0xc>
 80047fa:	4770      	bx	lr
 80047fc:	b510      	push	{r4, lr}
 80047fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004802:	4291      	cmp	r1, r2
 8004804:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004808:	d1f9      	bne.n	80047fe <memcpy+0xe>
 800480a:	bd10      	pop	{r4, pc}

0800480c <acosf>:
 800480c:	b538      	push	{r3, r4, r5, lr}
 800480e:	4604      	mov	r4, r0
 8004810:	f000 f86a 	bl	80048e8 <__ieee754_acosf>
 8004814:	4621      	mov	r1, r4
 8004816:	4605      	mov	r5, r0
 8004818:	4620      	mov	r0, r4
 800481a:	f7fb ff6b 	bl	80006f4 <__aeabi_fcmpun>
 800481e:	b980      	cbnz	r0, 8004842 <acosf+0x36>
 8004820:	4620      	mov	r0, r4
 8004822:	f000 f82e 	bl	8004882 <fabsf>
 8004826:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800482a:	f7fb ff59 	bl	80006e0 <__aeabi_fcmpgt>
 800482e:	b140      	cbz	r0, 8004842 <acosf+0x36>
 8004830:	f7ff ffb4 	bl	800479c <__errno>
 8004834:	2321      	movs	r3, #33	@ 0x21
 8004836:	6003      	str	r3, [r0, #0]
 8004838:	4803      	ldr	r0, [pc, #12]	@ (8004848 <acosf+0x3c>)
 800483a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800483e:	f000 b82b 	b.w	8004898 <nanf>
 8004842:	4628      	mov	r0, r5
 8004844:	bd38      	pop	{r3, r4, r5, pc}
 8004846:	bf00      	nop
 8004848:	0800524a 	.word	0x0800524a

0800484c <atan2f>:
 800484c:	f000 b9ae 	b.w	8004bac <__ieee754_atan2f>

08004850 <hypotf>:
 8004850:	b570      	push	{r4, r5, r6, lr}
 8004852:	4606      	mov	r6, r0
 8004854:	460d      	mov	r5, r1
 8004856:	f000 fa31 	bl	8004cbc <__ieee754_hypotf>
 800485a:	4604      	mov	r4, r0
 800485c:	f000 f814 	bl	8004888 <finitef>
 8004860:	b968      	cbnz	r0, 800487e <hypotf+0x2e>
 8004862:	4630      	mov	r0, r6
 8004864:	f000 f810 	bl	8004888 <finitef>
 8004868:	b148      	cbz	r0, 800487e <hypotf+0x2e>
 800486a:	4628      	mov	r0, r5
 800486c:	f000 f80c 	bl	8004888 <finitef>
 8004870:	b128      	cbz	r0, 800487e <hypotf+0x2e>
 8004872:	f7ff ff93 	bl	800479c <__errno>
 8004876:	2322      	movs	r3, #34	@ 0x22
 8004878:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 800487c:	6003      	str	r3, [r0, #0]
 800487e:	4620      	mov	r0, r4
 8004880:	bd70      	pop	{r4, r5, r6, pc}

08004882 <fabsf>:
 8004882:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8004886:	4770      	bx	lr

08004888 <finitef>:
 8004888:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800488c:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8004890:	bfac      	ite	ge
 8004892:	2000      	movge	r0, #0
 8004894:	2001      	movlt	r0, #1
 8004896:	4770      	bx	lr

08004898 <nanf>:
 8004898:	4800      	ldr	r0, [pc, #0]	@ (800489c <nanf+0x4>)
 800489a:	4770      	bx	lr
 800489c:	7fc00000 	.word	0x7fc00000

080048a0 <roundf>:
 80048a0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 80048a4:	3b7f      	subs	r3, #127	@ 0x7f
 80048a6:	2b16      	cmp	r3, #22
 80048a8:	4601      	mov	r1, r0
 80048aa:	b510      	push	{r4, lr}
 80048ac:	dc14      	bgt.n	80048d8 <roundf+0x38>
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	da07      	bge.n	80048c2 <roundf+0x22>
 80048b2:	3301      	adds	r3, #1
 80048b4:	f000 4100 	and.w	r1, r0, #2147483648	@ 0x80000000
 80048b8:	d101      	bne.n	80048be <roundf+0x1e>
 80048ba:	f041 517e 	orr.w	r1, r1, #1065353216	@ 0x3f800000
 80048be:	4608      	mov	r0, r1
 80048c0:	bd10      	pop	{r4, pc}
 80048c2:	4a08      	ldr	r2, [pc, #32]	@ (80048e4 <roundf+0x44>)
 80048c4:	411a      	asrs	r2, r3
 80048c6:	4202      	tst	r2, r0
 80048c8:	d0f9      	beq.n	80048be <roundf+0x1e>
 80048ca:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80048ce:	4119      	asrs	r1, r3
 80048d0:	4401      	add	r1, r0
 80048d2:	ea21 0102 	bic.w	r1, r1, r2
 80048d6:	e7f2      	b.n	80048be <roundf+0x1e>
 80048d8:	2b80      	cmp	r3, #128	@ 0x80
 80048da:	d1f0      	bne.n	80048be <roundf+0x1e>
 80048dc:	f7fb fc3c 	bl	8000158 <__addsf3>
 80048e0:	4601      	mov	r1, r0
 80048e2:	e7ec      	b.n	80048be <roundf+0x1e>
 80048e4:	007fffff 	.word	0x007fffff

080048e8 <__ieee754_acosf>:
 80048e8:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 80048ec:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80048f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80048f2:	4605      	mov	r5, r0
 80048f4:	d104      	bne.n	8004900 <__ieee754_acosf+0x18>
 80048f6:	2800      	cmp	r0, #0
 80048f8:	f340 8136 	ble.w	8004b68 <__ieee754_acosf+0x280>
 80048fc:	2000      	movs	r0, #0
 80048fe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004900:	d906      	bls.n	8004910 <__ieee754_acosf+0x28>
 8004902:	4601      	mov	r1, r0
 8004904:	f7fb fc26 	bl	8000154 <__aeabi_fsub>
 8004908:	4601      	mov	r1, r0
 800490a:	f7fb fde1 	bl	80004d0 <__aeabi_fdiv>
 800490e:	e7f6      	b.n	80048fe <__ieee754_acosf+0x16>
 8004910:	f1b2 5f7c 	cmp.w	r2, #1056964608	@ 0x3f000000
 8004914:	d257      	bcs.n	80049c6 <__ieee754_acosf+0xde>
 8004916:	f1b2 5f0c 	cmp.w	r2, #587202560	@ 0x23000000
 800491a:	f240 8127 	bls.w	8004b6c <__ieee754_acosf+0x284>
 800491e:	4601      	mov	r1, r0
 8004920:	f7fb fd22 	bl	8000368 <__aeabi_fmul>
 8004924:	4604      	mov	r4, r0
 8004926:	4992      	ldr	r1, [pc, #584]	@ (8004b70 <__ieee754_acosf+0x288>)
 8004928:	f7fb fd1e 	bl	8000368 <__aeabi_fmul>
 800492c:	4991      	ldr	r1, [pc, #580]	@ (8004b74 <__ieee754_acosf+0x28c>)
 800492e:	f7fb fc13 	bl	8000158 <__addsf3>
 8004932:	4621      	mov	r1, r4
 8004934:	f7fb fd18 	bl	8000368 <__aeabi_fmul>
 8004938:	498f      	ldr	r1, [pc, #572]	@ (8004b78 <__ieee754_acosf+0x290>)
 800493a:	f7fb fc0b 	bl	8000154 <__aeabi_fsub>
 800493e:	4621      	mov	r1, r4
 8004940:	f7fb fd12 	bl	8000368 <__aeabi_fmul>
 8004944:	498d      	ldr	r1, [pc, #564]	@ (8004b7c <__ieee754_acosf+0x294>)
 8004946:	f7fb fc07 	bl	8000158 <__addsf3>
 800494a:	4621      	mov	r1, r4
 800494c:	f7fb fd0c 	bl	8000368 <__aeabi_fmul>
 8004950:	498b      	ldr	r1, [pc, #556]	@ (8004b80 <__ieee754_acosf+0x298>)
 8004952:	f7fb fbff 	bl	8000154 <__aeabi_fsub>
 8004956:	4621      	mov	r1, r4
 8004958:	f7fb fd06 	bl	8000368 <__aeabi_fmul>
 800495c:	4989      	ldr	r1, [pc, #548]	@ (8004b84 <__ieee754_acosf+0x29c>)
 800495e:	f7fb fbfb 	bl	8000158 <__addsf3>
 8004962:	4621      	mov	r1, r4
 8004964:	f7fb fd00 	bl	8000368 <__aeabi_fmul>
 8004968:	4987      	ldr	r1, [pc, #540]	@ (8004b88 <__ieee754_acosf+0x2a0>)
 800496a:	4606      	mov	r6, r0
 800496c:	4620      	mov	r0, r4
 800496e:	f7fb fcfb 	bl	8000368 <__aeabi_fmul>
 8004972:	4986      	ldr	r1, [pc, #536]	@ (8004b8c <__ieee754_acosf+0x2a4>)
 8004974:	f7fb fbee 	bl	8000154 <__aeabi_fsub>
 8004978:	4621      	mov	r1, r4
 800497a:	f7fb fcf5 	bl	8000368 <__aeabi_fmul>
 800497e:	4984      	ldr	r1, [pc, #528]	@ (8004b90 <__ieee754_acosf+0x2a8>)
 8004980:	f7fb fbea 	bl	8000158 <__addsf3>
 8004984:	4621      	mov	r1, r4
 8004986:	f7fb fcef 	bl	8000368 <__aeabi_fmul>
 800498a:	4982      	ldr	r1, [pc, #520]	@ (8004b94 <__ieee754_acosf+0x2ac>)
 800498c:	f7fb fbe2 	bl	8000154 <__aeabi_fsub>
 8004990:	4621      	mov	r1, r4
 8004992:	f7fb fce9 	bl	8000368 <__aeabi_fmul>
 8004996:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 800499a:	f7fb fbdd 	bl	8000158 <__addsf3>
 800499e:	4601      	mov	r1, r0
 80049a0:	4630      	mov	r0, r6
 80049a2:	f7fb fd95 	bl	80004d0 <__aeabi_fdiv>
 80049a6:	4629      	mov	r1, r5
 80049a8:	f7fb fcde 	bl	8000368 <__aeabi_fmul>
 80049ac:	4601      	mov	r1, r0
 80049ae:	487a      	ldr	r0, [pc, #488]	@ (8004b98 <__ieee754_acosf+0x2b0>)
 80049b0:	f7fb fbd0 	bl	8000154 <__aeabi_fsub>
 80049b4:	4601      	mov	r1, r0
 80049b6:	4628      	mov	r0, r5
 80049b8:	f7fb fbcc 	bl	8000154 <__aeabi_fsub>
 80049bc:	4601      	mov	r1, r0
 80049be:	4877      	ldr	r0, [pc, #476]	@ (8004b9c <__ieee754_acosf+0x2b4>)
 80049c0:	f7fb fbc8 	bl	8000154 <__aeabi_fsub>
 80049c4:	e79b      	b.n	80048fe <__ieee754_acosf+0x16>
 80049c6:	2800      	cmp	r0, #0
 80049c8:	da5c      	bge.n	8004a84 <__ieee754_acosf+0x19c>
 80049ca:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80049ce:	f7fb fbc3 	bl	8000158 <__addsf3>
 80049d2:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 80049d6:	f7fb fcc7 	bl	8000368 <__aeabi_fmul>
 80049da:	4604      	mov	r4, r0
 80049dc:	4964      	ldr	r1, [pc, #400]	@ (8004b70 <__ieee754_acosf+0x288>)
 80049de:	f7fb fcc3 	bl	8000368 <__aeabi_fmul>
 80049e2:	4964      	ldr	r1, [pc, #400]	@ (8004b74 <__ieee754_acosf+0x28c>)
 80049e4:	f7fb fbb8 	bl	8000158 <__addsf3>
 80049e8:	4621      	mov	r1, r4
 80049ea:	f7fb fcbd 	bl	8000368 <__aeabi_fmul>
 80049ee:	4962      	ldr	r1, [pc, #392]	@ (8004b78 <__ieee754_acosf+0x290>)
 80049f0:	f7fb fbb0 	bl	8000154 <__aeabi_fsub>
 80049f4:	4621      	mov	r1, r4
 80049f6:	f7fb fcb7 	bl	8000368 <__aeabi_fmul>
 80049fa:	4960      	ldr	r1, [pc, #384]	@ (8004b7c <__ieee754_acosf+0x294>)
 80049fc:	f7fb fbac 	bl	8000158 <__addsf3>
 8004a00:	4621      	mov	r1, r4
 8004a02:	f7fb fcb1 	bl	8000368 <__aeabi_fmul>
 8004a06:	495e      	ldr	r1, [pc, #376]	@ (8004b80 <__ieee754_acosf+0x298>)
 8004a08:	f7fb fba4 	bl	8000154 <__aeabi_fsub>
 8004a0c:	4621      	mov	r1, r4
 8004a0e:	f7fb fcab 	bl	8000368 <__aeabi_fmul>
 8004a12:	495c      	ldr	r1, [pc, #368]	@ (8004b84 <__ieee754_acosf+0x29c>)
 8004a14:	f7fb fba0 	bl	8000158 <__addsf3>
 8004a18:	4621      	mov	r1, r4
 8004a1a:	f7fb fca5 	bl	8000368 <__aeabi_fmul>
 8004a1e:	495a      	ldr	r1, [pc, #360]	@ (8004b88 <__ieee754_acosf+0x2a0>)
 8004a20:	4605      	mov	r5, r0
 8004a22:	4620      	mov	r0, r4
 8004a24:	f7fb fca0 	bl	8000368 <__aeabi_fmul>
 8004a28:	4958      	ldr	r1, [pc, #352]	@ (8004b8c <__ieee754_acosf+0x2a4>)
 8004a2a:	f7fb fb93 	bl	8000154 <__aeabi_fsub>
 8004a2e:	4621      	mov	r1, r4
 8004a30:	f7fb fc9a 	bl	8000368 <__aeabi_fmul>
 8004a34:	4956      	ldr	r1, [pc, #344]	@ (8004b90 <__ieee754_acosf+0x2a8>)
 8004a36:	f7fb fb8f 	bl	8000158 <__addsf3>
 8004a3a:	4621      	mov	r1, r4
 8004a3c:	f7fb fc94 	bl	8000368 <__aeabi_fmul>
 8004a40:	4954      	ldr	r1, [pc, #336]	@ (8004b94 <__ieee754_acosf+0x2ac>)
 8004a42:	f7fb fb87 	bl	8000154 <__aeabi_fsub>
 8004a46:	4621      	mov	r1, r4
 8004a48:	f7fb fc8e 	bl	8000368 <__aeabi_fmul>
 8004a4c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004a50:	f7fb fb82 	bl	8000158 <__addsf3>
 8004a54:	4606      	mov	r6, r0
 8004a56:	4620      	mov	r0, r4
 8004a58:	f000 fafc 	bl	8005054 <__ieee754_sqrtf>
 8004a5c:	4604      	mov	r4, r0
 8004a5e:	4631      	mov	r1, r6
 8004a60:	4628      	mov	r0, r5
 8004a62:	f7fb fd35 	bl	80004d0 <__aeabi_fdiv>
 8004a66:	4621      	mov	r1, r4
 8004a68:	f7fb fc7e 	bl	8000368 <__aeabi_fmul>
 8004a6c:	494a      	ldr	r1, [pc, #296]	@ (8004b98 <__ieee754_acosf+0x2b0>)
 8004a6e:	f7fb fb71 	bl	8000154 <__aeabi_fsub>
 8004a72:	4621      	mov	r1, r4
 8004a74:	f7fb fb70 	bl	8000158 <__addsf3>
 8004a78:	4601      	mov	r1, r0
 8004a7a:	f7fb fb6d 	bl	8000158 <__addsf3>
 8004a7e:	4601      	mov	r1, r0
 8004a80:	4847      	ldr	r0, [pc, #284]	@ (8004ba0 <__ieee754_acosf+0x2b8>)
 8004a82:	e79d      	b.n	80049c0 <__ieee754_acosf+0xd8>
 8004a84:	4601      	mov	r1, r0
 8004a86:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8004a8a:	f7fb fb63 	bl	8000154 <__aeabi_fsub>
 8004a8e:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 8004a92:	f7fb fc69 	bl	8000368 <__aeabi_fmul>
 8004a96:	4604      	mov	r4, r0
 8004a98:	f000 fadc 	bl	8005054 <__ieee754_sqrtf>
 8004a9c:	4934      	ldr	r1, [pc, #208]	@ (8004b70 <__ieee754_acosf+0x288>)
 8004a9e:	4605      	mov	r5, r0
 8004aa0:	f420 667f 	bic.w	r6, r0, #4080	@ 0xff0
 8004aa4:	4620      	mov	r0, r4
 8004aa6:	f7fb fc5f 	bl	8000368 <__aeabi_fmul>
 8004aaa:	4932      	ldr	r1, [pc, #200]	@ (8004b74 <__ieee754_acosf+0x28c>)
 8004aac:	f7fb fb54 	bl	8000158 <__addsf3>
 8004ab0:	4621      	mov	r1, r4
 8004ab2:	f7fb fc59 	bl	8000368 <__aeabi_fmul>
 8004ab6:	4930      	ldr	r1, [pc, #192]	@ (8004b78 <__ieee754_acosf+0x290>)
 8004ab8:	f7fb fb4c 	bl	8000154 <__aeabi_fsub>
 8004abc:	4621      	mov	r1, r4
 8004abe:	f7fb fc53 	bl	8000368 <__aeabi_fmul>
 8004ac2:	492e      	ldr	r1, [pc, #184]	@ (8004b7c <__ieee754_acosf+0x294>)
 8004ac4:	f7fb fb48 	bl	8000158 <__addsf3>
 8004ac8:	4621      	mov	r1, r4
 8004aca:	f7fb fc4d 	bl	8000368 <__aeabi_fmul>
 8004ace:	492c      	ldr	r1, [pc, #176]	@ (8004b80 <__ieee754_acosf+0x298>)
 8004ad0:	f7fb fb40 	bl	8000154 <__aeabi_fsub>
 8004ad4:	4621      	mov	r1, r4
 8004ad6:	f7fb fc47 	bl	8000368 <__aeabi_fmul>
 8004ada:	492a      	ldr	r1, [pc, #168]	@ (8004b84 <__ieee754_acosf+0x29c>)
 8004adc:	f7fb fb3c 	bl	8000158 <__addsf3>
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	f7fb fc41 	bl	8000368 <__aeabi_fmul>
 8004ae6:	4928      	ldr	r1, [pc, #160]	@ (8004b88 <__ieee754_acosf+0x2a0>)
 8004ae8:	4607      	mov	r7, r0
 8004aea:	4620      	mov	r0, r4
 8004aec:	f7fb fc3c 	bl	8000368 <__aeabi_fmul>
 8004af0:	4926      	ldr	r1, [pc, #152]	@ (8004b8c <__ieee754_acosf+0x2a4>)
 8004af2:	f7fb fb2f 	bl	8000154 <__aeabi_fsub>
 8004af6:	4621      	mov	r1, r4
 8004af8:	f7fb fc36 	bl	8000368 <__aeabi_fmul>
 8004afc:	4924      	ldr	r1, [pc, #144]	@ (8004b90 <__ieee754_acosf+0x2a8>)
 8004afe:	f7fb fb2b 	bl	8000158 <__addsf3>
 8004b02:	4621      	mov	r1, r4
 8004b04:	f7fb fc30 	bl	8000368 <__aeabi_fmul>
 8004b08:	4922      	ldr	r1, [pc, #136]	@ (8004b94 <__ieee754_acosf+0x2ac>)
 8004b0a:	f7fb fb23 	bl	8000154 <__aeabi_fsub>
 8004b0e:	4621      	mov	r1, r4
 8004b10:	f7fb fc2a 	bl	8000368 <__aeabi_fmul>
 8004b14:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004b18:	f7fb fb1e 	bl	8000158 <__addsf3>
 8004b1c:	4601      	mov	r1, r0
 8004b1e:	4638      	mov	r0, r7
 8004b20:	f7fb fcd6 	bl	80004d0 <__aeabi_fdiv>
 8004b24:	4629      	mov	r1, r5
 8004b26:	f7fb fc1f 	bl	8000368 <__aeabi_fmul>
 8004b2a:	f026 060f 	bic.w	r6, r6, #15
 8004b2e:	4607      	mov	r7, r0
 8004b30:	4631      	mov	r1, r6
 8004b32:	4630      	mov	r0, r6
 8004b34:	f7fb fc18 	bl	8000368 <__aeabi_fmul>
 8004b38:	4601      	mov	r1, r0
 8004b3a:	4620      	mov	r0, r4
 8004b3c:	f7fb fb0a 	bl	8000154 <__aeabi_fsub>
 8004b40:	4631      	mov	r1, r6
 8004b42:	4604      	mov	r4, r0
 8004b44:	4628      	mov	r0, r5
 8004b46:	f7fb fb07 	bl	8000158 <__addsf3>
 8004b4a:	4601      	mov	r1, r0
 8004b4c:	4620      	mov	r0, r4
 8004b4e:	f7fb fcbf 	bl	80004d0 <__aeabi_fdiv>
 8004b52:	4601      	mov	r1, r0
 8004b54:	4638      	mov	r0, r7
 8004b56:	f7fb faff 	bl	8000158 <__addsf3>
 8004b5a:	4631      	mov	r1, r6
 8004b5c:	f7fb fafc 	bl	8000158 <__addsf3>
 8004b60:	4601      	mov	r1, r0
 8004b62:	f7fb faf9 	bl	8000158 <__addsf3>
 8004b66:	e6ca      	b.n	80048fe <__ieee754_acosf+0x16>
 8004b68:	480e      	ldr	r0, [pc, #56]	@ (8004ba4 <__ieee754_acosf+0x2bc>)
 8004b6a:	e6c8      	b.n	80048fe <__ieee754_acosf+0x16>
 8004b6c:	480e      	ldr	r0, [pc, #56]	@ (8004ba8 <__ieee754_acosf+0x2c0>)
 8004b6e:	e6c6      	b.n	80048fe <__ieee754_acosf+0x16>
 8004b70:	3811ef08 	.word	0x3811ef08
 8004b74:	3a4f7f04 	.word	0x3a4f7f04
 8004b78:	3d241146 	.word	0x3d241146
 8004b7c:	3e4e0aa8 	.word	0x3e4e0aa8
 8004b80:	3ea6b090 	.word	0x3ea6b090
 8004b84:	3e2aaaab 	.word	0x3e2aaaab
 8004b88:	3d9dc62e 	.word	0x3d9dc62e
 8004b8c:	3f303361 	.word	0x3f303361
 8004b90:	4001572d 	.word	0x4001572d
 8004b94:	4019d139 	.word	0x4019d139
 8004b98:	33a22168 	.word	0x33a22168
 8004b9c:	3fc90fda 	.word	0x3fc90fda
 8004ba0:	40490fda 	.word	0x40490fda
 8004ba4:	40490fdb 	.word	0x40490fdb
 8004ba8:	3fc90fdb 	.word	0x3fc90fdb

08004bac <__ieee754_atan2f>:
 8004bac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bae:	f021 4600 	bic.w	r6, r1, #2147483648	@ 0x80000000
 8004bb2:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8004bb6:	4603      	mov	r3, r0
 8004bb8:	d805      	bhi.n	8004bc6 <__ieee754_atan2f+0x1a>
 8004bba:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8004bbe:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004bc2:	4607      	mov	r7, r0
 8004bc4:	d904      	bls.n	8004bd0 <__ieee754_atan2f+0x24>
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	f7fb fac6 	bl	8000158 <__addsf3>
 8004bcc:	4603      	mov	r3, r0
 8004bce:	e010      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004bd0:	f1b1 5f7e 	cmp.w	r1, #1065353216	@ 0x3f800000
 8004bd4:	d103      	bne.n	8004bde <__ieee754_atan2f+0x32>
 8004bd6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004bda:	f000 b92f 	b.w	8004e3c <atanf>
 8004bde:	178c      	asrs	r4, r1, #30
 8004be0:	f004 0402 	and.w	r4, r4, #2
 8004be4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8004be8:	b92a      	cbnz	r2, 8004bf6 <__ieee754_atan2f+0x4a>
 8004bea:	2c02      	cmp	r4, #2
 8004bec:	d04b      	beq.n	8004c86 <__ieee754_atan2f+0xda>
 8004bee:	2c03      	cmp	r4, #3
 8004bf0:	d04b      	beq.n	8004c8a <__ieee754_atan2f+0xde>
 8004bf2:	4618      	mov	r0, r3
 8004bf4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004bf6:	b91e      	cbnz	r6, 8004c00 <__ieee754_atan2f+0x54>
 8004bf8:	2f00      	cmp	r7, #0
 8004bfa:	db4c      	blt.n	8004c96 <__ieee754_atan2f+0xea>
 8004bfc:	4b27      	ldr	r3, [pc, #156]	@ (8004c9c <__ieee754_atan2f+0xf0>)
 8004bfe:	e7f8      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c00:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8004c04:	d10e      	bne.n	8004c24 <__ieee754_atan2f+0x78>
 8004c06:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004c0a:	f104 34ff 	add.w	r4, r4, #4294967295
 8004c0e:	d105      	bne.n	8004c1c <__ieee754_atan2f+0x70>
 8004c10:	2c02      	cmp	r4, #2
 8004c12:	d83c      	bhi.n	8004c8e <__ieee754_atan2f+0xe2>
 8004c14:	4b22      	ldr	r3, [pc, #136]	@ (8004ca0 <__ieee754_atan2f+0xf4>)
 8004c16:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8004c1a:	e7ea      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c1c:	2c02      	cmp	r4, #2
 8004c1e:	d838      	bhi.n	8004c92 <__ieee754_atan2f+0xe6>
 8004c20:	4b20      	ldr	r3, [pc, #128]	@ (8004ca4 <__ieee754_atan2f+0xf8>)
 8004c22:	e7f8      	b.n	8004c16 <__ieee754_atan2f+0x6a>
 8004c24:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8004c28:	d0e6      	beq.n	8004bf8 <__ieee754_atan2f+0x4c>
 8004c2a:	1b92      	subs	r2, r2, r6
 8004c2c:	f1b2 5ff4 	cmp.w	r2, #511705088	@ 0x1e800000
 8004c30:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8004c34:	da17      	bge.n	8004c66 <__ieee754_atan2f+0xba>
 8004c36:	2900      	cmp	r1, #0
 8004c38:	da01      	bge.n	8004c3e <__ieee754_atan2f+0x92>
 8004c3a:	303c      	adds	r0, #60	@ 0x3c
 8004c3c:	db15      	blt.n	8004c6a <__ieee754_atan2f+0xbe>
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7fb fc46 	bl	80004d0 <__aeabi_fdiv>
 8004c44:	f7ff fe1d 	bl	8004882 <fabsf>
 8004c48:	f000 f8f8 	bl	8004e3c <atanf>
 8004c4c:	4603      	mov	r3, r0
 8004c4e:	2c01      	cmp	r4, #1
 8004c50:	d00d      	beq.n	8004c6e <__ieee754_atan2f+0xc2>
 8004c52:	2c02      	cmp	r4, #2
 8004c54:	d00e      	beq.n	8004c74 <__ieee754_atan2f+0xc8>
 8004c56:	2c00      	cmp	r4, #0
 8004c58:	d0cb      	beq.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c5a:	4913      	ldr	r1, [pc, #76]	@ (8004ca8 <__ieee754_atan2f+0xfc>)
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	f7fb fa7b 	bl	8000158 <__addsf3>
 8004c62:	4912      	ldr	r1, [pc, #72]	@ (8004cac <__ieee754_atan2f+0x100>)
 8004c64:	e00c      	b.n	8004c80 <__ieee754_atan2f+0xd4>
 8004c66:	4b0d      	ldr	r3, [pc, #52]	@ (8004c9c <__ieee754_atan2f+0xf0>)
 8004c68:	e7f1      	b.n	8004c4e <__ieee754_atan2f+0xa2>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	e7ef      	b.n	8004c4e <__ieee754_atan2f+0xa2>
 8004c6e:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8004c72:	e7be      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c74:	490c      	ldr	r1, [pc, #48]	@ (8004ca8 <__ieee754_atan2f+0xfc>)
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7fb fa6e 	bl	8000158 <__addsf3>
 8004c7c:	4601      	mov	r1, r0
 8004c7e:	480b      	ldr	r0, [pc, #44]	@ (8004cac <__ieee754_atan2f+0x100>)
 8004c80:	f7fb fa68 	bl	8000154 <__aeabi_fsub>
 8004c84:	e7a2      	b.n	8004bcc <__ieee754_atan2f+0x20>
 8004c86:	4b09      	ldr	r3, [pc, #36]	@ (8004cac <__ieee754_atan2f+0x100>)
 8004c88:	e7b3      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c8a:	4b09      	ldr	r3, [pc, #36]	@ (8004cb0 <__ieee754_atan2f+0x104>)
 8004c8c:	e7b1      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c8e:	4b09      	ldr	r3, [pc, #36]	@ (8004cb4 <__ieee754_atan2f+0x108>)
 8004c90:	e7af      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c92:	2300      	movs	r3, #0
 8004c94:	e7ad      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c96:	4b08      	ldr	r3, [pc, #32]	@ (8004cb8 <__ieee754_atan2f+0x10c>)
 8004c98:	e7ab      	b.n	8004bf2 <__ieee754_atan2f+0x46>
 8004c9a:	bf00      	nop
 8004c9c:	3fc90fdb 	.word	0x3fc90fdb
 8004ca0:	08005258 	.word	0x08005258
 8004ca4:	0800524c 	.word	0x0800524c
 8004ca8:	33bbbd2e 	.word	0x33bbbd2e
 8004cac:	40490fdb 	.word	0x40490fdb
 8004cb0:	c0490fdb 	.word	0xc0490fdb
 8004cb4:	3f490fdb 	.word	0x3f490fdb
 8004cb8:	bfc90fdb 	.word	0xbfc90fdb

08004cbc <__ieee754_hypotf>:
 8004cbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004cc0:	f020 4600 	bic.w	r6, r0, #2147483648	@ 0x80000000
 8004cc4:	f021 4500 	bic.w	r5, r1, #2147483648	@ 0x80000000
 8004cc8:	42ae      	cmp	r6, r5
 8004cca:	bfa2      	ittt	ge
 8004ccc:	462b      	movge	r3, r5
 8004cce:	4635      	movge	r5, r6
 8004cd0:	461e      	movge	r6, r3
 8004cd2:	1bab      	subs	r3, r5, r6
 8004cd4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004cd8:	462c      	mov	r4, r5
 8004cda:	4637      	mov	r7, r6
 8004cdc:	dd07      	ble.n	8004cee <__ieee754_hypotf+0x32>
 8004cde:	4631      	mov	r1, r6
 8004ce0:	4628      	mov	r0, r5
 8004ce2:	f7fb fa39 	bl	8000158 <__addsf3>
 8004ce6:	4604      	mov	r4, r0
 8004ce8:	4620      	mov	r0, r4
 8004cea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004cee:	f1b5 4fb1 	cmp.w	r5, #1484783616	@ 0x58800000
 8004cf2:	dd69      	ble.n	8004dc8 <__ieee754_hypotf+0x10c>
 8004cf4:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8004cf8:	db0e      	blt.n	8004d18 <__ieee754_hypotf+0x5c>
 8004cfa:	d00a      	beq.n	8004d12 <__ieee754_hypotf+0x56>
 8004cfc:	4631      	mov	r1, r6
 8004cfe:	4628      	mov	r0, r5
 8004d00:	f7fb fa2a 	bl	8000158 <__addsf3>
 8004d04:	4604      	mov	r4, r0
 8004d06:	f1b6 4fff 	cmp.w	r6, #2139095040	@ 0x7f800000
 8004d0a:	d1ed      	bne.n	8004ce8 <__ieee754_hypotf+0x2c>
 8004d0c:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8004d10:	e7ea      	b.n	8004ce8 <__ieee754_hypotf+0x2c>
 8004d12:	f04f 44ff 	mov.w	r4, #2139095040	@ 0x7f800000
 8004d16:	e7f6      	b.n	8004d06 <__ieee754_hypotf+0x4a>
 8004d18:	f105 455e 	add.w	r5, r5, #3724541952	@ 0xde000000
 8004d1c:	f106 465e 	add.w	r6, r6, #3724541952	@ 0xde000000
 8004d20:	462c      	mov	r4, r5
 8004d22:	4637      	mov	r7, r6
 8004d24:	f04f 0944 	mov.w	r9, #68	@ 0x44
 8004d28:	f1b6 5f1a 	cmp.w	r6, #645922816	@ 0x26800000
 8004d2c:	da12      	bge.n	8004d54 <__ieee754_hypotf+0x98>
 8004d2e:	2e00      	cmp	r6, #0
 8004d30:	d0da      	beq.n	8004ce8 <__ieee754_hypotf+0x2c>
 8004d32:	f5b6 0f00 	cmp.w	r6, #8388608	@ 0x800000
 8004d36:	da4a      	bge.n	8004dce <__ieee754_hypotf+0x112>
 8004d38:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 8004d3c:	4638      	mov	r0, r7
 8004d3e:	f7fb fb13 	bl	8000368 <__aeabi_fmul>
 8004d42:	f04f 41fd 	mov.w	r1, #2122317824	@ 0x7e800000
 8004d46:	4607      	mov	r7, r0
 8004d48:	4620      	mov	r0, r4
 8004d4a:	f7fb fb0d 	bl	8000368 <__aeabi_fmul>
 8004d4e:	4604      	mov	r4, r0
 8004d50:	f1a9 097e 	sub.w	r9, r9, #126	@ 0x7e
 8004d54:	4639      	mov	r1, r7
 8004d56:	4620      	mov	r0, r4
 8004d58:	f7fb f9fc 	bl	8000154 <__aeabi_fsub>
 8004d5c:	4601      	mov	r1, r0
 8004d5e:	4680      	mov	r8, r0
 8004d60:	4638      	mov	r0, r7
 8004d62:	f7fb fc9f 	bl	80006a4 <__aeabi_fcmplt>
 8004d66:	4b34      	ldr	r3, [pc, #208]	@ (8004e38 <__ieee754_hypotf+0x17c>)
 8004d68:	2800      	cmp	r0, #0
 8004d6a:	d039      	beq.n	8004de0 <__ieee754_hypotf+0x124>
 8004d6c:	401d      	ands	r5, r3
 8004d6e:	4629      	mov	r1, r5
 8004d70:	4628      	mov	r0, r5
 8004d72:	f7fb faf9 	bl	8000368 <__aeabi_fmul>
 8004d76:	4639      	mov	r1, r7
 8004d78:	4606      	mov	r6, r0
 8004d7a:	f107 4000 	add.w	r0, r7, #2147483648	@ 0x80000000
 8004d7e:	f7fb faf3 	bl	8000368 <__aeabi_fmul>
 8004d82:	4629      	mov	r1, r5
 8004d84:	4607      	mov	r7, r0
 8004d86:	4620      	mov	r0, r4
 8004d88:	f7fb f9e6 	bl	8000158 <__addsf3>
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	4680      	mov	r8, r0
 8004d90:	4620      	mov	r0, r4
 8004d92:	f7fb f9df 	bl	8000154 <__aeabi_fsub>
 8004d96:	4601      	mov	r1, r0
 8004d98:	4640      	mov	r0, r8
 8004d9a:	f7fb fae5 	bl	8000368 <__aeabi_fmul>
 8004d9e:	4601      	mov	r1, r0
 8004da0:	4638      	mov	r0, r7
 8004da2:	f7fb f9d7 	bl	8000154 <__aeabi_fsub>
 8004da6:	4601      	mov	r1, r0
 8004da8:	4630      	mov	r0, r6
 8004daa:	f7fb f9d3 	bl	8000154 <__aeabi_fsub>
 8004dae:	f000 f951 	bl	8005054 <__ieee754_sqrtf>
 8004db2:	4604      	mov	r4, r0
 8004db4:	f1b9 0f00 	cmp.w	r9, #0
 8004db8:	d096      	beq.n	8004ce8 <__ieee754_hypotf+0x2c>
 8004dba:	ea4f 51c9 	mov.w	r1, r9, lsl #23
 8004dbe:	f101 517e 	add.w	r1, r1, #1065353216	@ 0x3f800000
 8004dc2:	f7fb fad1 	bl	8000368 <__aeabi_fmul>
 8004dc6:	e78e      	b.n	8004ce6 <__ieee754_hypotf+0x2a>
 8004dc8:	f04f 0900 	mov.w	r9, #0
 8004dcc:	e7ac      	b.n	8004d28 <__ieee754_hypotf+0x6c>
 8004dce:	f105 5508 	add.w	r5, r5, #570425344	@ 0x22000000
 8004dd2:	f106 5608 	add.w	r6, r6, #570425344	@ 0x22000000
 8004dd6:	462c      	mov	r4, r5
 8004dd8:	4637      	mov	r7, r6
 8004dda:	f1a9 0944 	sub.w	r9, r9, #68	@ 0x44
 8004dde:	e7b9      	b.n	8004d54 <__ieee754_hypotf+0x98>
 8004de0:	f505 0500 	add.w	r5, r5, #8388608	@ 0x800000
 8004de4:	401d      	ands	r5, r3
 8004de6:	401e      	ands	r6, r3
 8004de8:	4629      	mov	r1, r5
 8004dea:	4630      	mov	r0, r6
 8004dec:	f7fb fabc 	bl	8000368 <__aeabi_fmul>
 8004df0:	4641      	mov	r1, r8
 8004df2:	4682      	mov	sl, r0
 8004df4:	f108 4000 	add.w	r0, r8, #2147483648	@ 0x80000000
 8004df8:	f7fb fab6 	bl	8000368 <__aeabi_fmul>
 8004dfc:	4621      	mov	r1, r4
 8004dfe:	4680      	mov	r8, r0
 8004e00:	4620      	mov	r0, r4
 8004e02:	f7fb f9a9 	bl	8000158 <__addsf3>
 8004e06:	4629      	mov	r1, r5
 8004e08:	f7fb f9a4 	bl	8000154 <__aeabi_fsub>
 8004e0c:	4639      	mov	r1, r7
 8004e0e:	f7fb faab 	bl	8000368 <__aeabi_fmul>
 8004e12:	4631      	mov	r1, r6
 8004e14:	4604      	mov	r4, r0
 8004e16:	4638      	mov	r0, r7
 8004e18:	f7fb f99c 	bl	8000154 <__aeabi_fsub>
 8004e1c:	4629      	mov	r1, r5
 8004e1e:	f7fb faa3 	bl	8000368 <__aeabi_fmul>
 8004e22:	4601      	mov	r1, r0
 8004e24:	4620      	mov	r0, r4
 8004e26:	f7fb f997 	bl	8000158 <__addsf3>
 8004e2a:	4601      	mov	r1, r0
 8004e2c:	4640      	mov	r0, r8
 8004e2e:	f7fb f991 	bl	8000154 <__aeabi_fsub>
 8004e32:	4601      	mov	r1, r0
 8004e34:	4650      	mov	r0, sl
 8004e36:	e7b8      	b.n	8004daa <__ieee754_hypotf+0xee>
 8004e38:	fffff000 	.word	0xfffff000

08004e3c <atanf>:
 8004e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e40:	f020 4500 	bic.w	r5, r0, #2147483648	@ 0x80000000
 8004e44:	f1b5 4fa1 	cmp.w	r5, #1350565888	@ 0x50800000
 8004e48:	4604      	mov	r4, r0
 8004e4a:	4680      	mov	r8, r0
 8004e4c:	d30e      	bcc.n	8004e6c <atanf+0x30>
 8004e4e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8004e52:	d904      	bls.n	8004e5e <atanf+0x22>
 8004e54:	4601      	mov	r1, r0
 8004e56:	f7fb f97f 	bl	8000158 <__addsf3>
 8004e5a:	4604      	mov	r4, r0
 8004e5c:	e003      	b.n	8004e66 <atanf+0x2a>
 8004e5e:	2800      	cmp	r0, #0
 8004e60:	f340 80ce 	ble.w	8005000 <atanf+0x1c4>
 8004e64:	4c67      	ldr	r4, [pc, #412]	@ (8005004 <atanf+0x1c8>)
 8004e66:	4620      	mov	r0, r4
 8004e68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e6c:	4b66      	ldr	r3, [pc, #408]	@ (8005008 <atanf+0x1cc>)
 8004e6e:	429d      	cmp	r5, r3
 8004e70:	d80e      	bhi.n	8004e90 <atanf+0x54>
 8004e72:	f1b5 5f44 	cmp.w	r5, #822083584	@ 0x31000000
 8004e76:	d208      	bcs.n	8004e8a <atanf+0x4e>
 8004e78:	4964      	ldr	r1, [pc, #400]	@ (800500c <atanf+0x1d0>)
 8004e7a:	f7fb f96d 	bl	8000158 <__addsf3>
 8004e7e:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004e82:	f7fb fc2d 	bl	80006e0 <__aeabi_fcmpgt>
 8004e86:	2800      	cmp	r0, #0
 8004e88:	d1ed      	bne.n	8004e66 <atanf+0x2a>
 8004e8a:	f04f 36ff 	mov.w	r6, #4294967295
 8004e8e:	e01c      	b.n	8004eca <atanf+0x8e>
 8004e90:	f7ff fcf7 	bl	8004882 <fabsf>
 8004e94:	4b5e      	ldr	r3, [pc, #376]	@ (8005010 <atanf+0x1d4>)
 8004e96:	4604      	mov	r4, r0
 8004e98:	429d      	cmp	r5, r3
 8004e9a:	d87c      	bhi.n	8004f96 <atanf+0x15a>
 8004e9c:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8004ea0:	429d      	cmp	r5, r3
 8004ea2:	d867      	bhi.n	8004f74 <atanf+0x138>
 8004ea4:	4601      	mov	r1, r0
 8004ea6:	f7fb f957 	bl	8000158 <__addsf3>
 8004eaa:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004eae:	f7fb f951 	bl	8000154 <__aeabi_fsub>
 8004eb2:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8004eb6:	4605      	mov	r5, r0
 8004eb8:	4620      	mov	r0, r4
 8004eba:	f7fb f94d 	bl	8000158 <__addsf3>
 8004ebe:	4601      	mov	r1, r0
 8004ec0:	4628      	mov	r0, r5
 8004ec2:	f7fb fb05 	bl	80004d0 <__aeabi_fdiv>
 8004ec6:	2600      	movs	r6, #0
 8004ec8:	4604      	mov	r4, r0
 8004eca:	4621      	mov	r1, r4
 8004ecc:	4620      	mov	r0, r4
 8004ece:	f7fb fa4b 	bl	8000368 <__aeabi_fmul>
 8004ed2:	4601      	mov	r1, r0
 8004ed4:	4607      	mov	r7, r0
 8004ed6:	f7fb fa47 	bl	8000368 <__aeabi_fmul>
 8004eda:	4605      	mov	r5, r0
 8004edc:	494d      	ldr	r1, [pc, #308]	@ (8005014 <atanf+0x1d8>)
 8004ede:	f7fb fa43 	bl	8000368 <__aeabi_fmul>
 8004ee2:	494d      	ldr	r1, [pc, #308]	@ (8005018 <atanf+0x1dc>)
 8004ee4:	f7fb f938 	bl	8000158 <__addsf3>
 8004ee8:	4629      	mov	r1, r5
 8004eea:	f7fb fa3d 	bl	8000368 <__aeabi_fmul>
 8004eee:	494b      	ldr	r1, [pc, #300]	@ (800501c <atanf+0x1e0>)
 8004ef0:	f7fb f932 	bl	8000158 <__addsf3>
 8004ef4:	4629      	mov	r1, r5
 8004ef6:	f7fb fa37 	bl	8000368 <__aeabi_fmul>
 8004efa:	4949      	ldr	r1, [pc, #292]	@ (8005020 <atanf+0x1e4>)
 8004efc:	f7fb f92c 	bl	8000158 <__addsf3>
 8004f00:	4629      	mov	r1, r5
 8004f02:	f7fb fa31 	bl	8000368 <__aeabi_fmul>
 8004f06:	4947      	ldr	r1, [pc, #284]	@ (8005024 <atanf+0x1e8>)
 8004f08:	f7fb f926 	bl	8000158 <__addsf3>
 8004f0c:	4629      	mov	r1, r5
 8004f0e:	f7fb fa2b 	bl	8000368 <__aeabi_fmul>
 8004f12:	4945      	ldr	r1, [pc, #276]	@ (8005028 <atanf+0x1ec>)
 8004f14:	f7fb f920 	bl	8000158 <__addsf3>
 8004f18:	4639      	mov	r1, r7
 8004f1a:	f7fb fa25 	bl	8000368 <__aeabi_fmul>
 8004f1e:	4943      	ldr	r1, [pc, #268]	@ (800502c <atanf+0x1f0>)
 8004f20:	4607      	mov	r7, r0
 8004f22:	4628      	mov	r0, r5
 8004f24:	f7fb fa20 	bl	8000368 <__aeabi_fmul>
 8004f28:	4941      	ldr	r1, [pc, #260]	@ (8005030 <atanf+0x1f4>)
 8004f2a:	f7fb f913 	bl	8000154 <__aeabi_fsub>
 8004f2e:	4629      	mov	r1, r5
 8004f30:	f7fb fa1a 	bl	8000368 <__aeabi_fmul>
 8004f34:	493f      	ldr	r1, [pc, #252]	@ (8005034 <atanf+0x1f8>)
 8004f36:	f7fb f90d 	bl	8000154 <__aeabi_fsub>
 8004f3a:	4629      	mov	r1, r5
 8004f3c:	f7fb fa14 	bl	8000368 <__aeabi_fmul>
 8004f40:	493d      	ldr	r1, [pc, #244]	@ (8005038 <atanf+0x1fc>)
 8004f42:	f7fb f907 	bl	8000154 <__aeabi_fsub>
 8004f46:	4629      	mov	r1, r5
 8004f48:	f7fb fa0e 	bl	8000368 <__aeabi_fmul>
 8004f4c:	493b      	ldr	r1, [pc, #236]	@ (800503c <atanf+0x200>)
 8004f4e:	f7fb f901 	bl	8000154 <__aeabi_fsub>
 8004f52:	4629      	mov	r1, r5
 8004f54:	f7fb fa08 	bl	8000368 <__aeabi_fmul>
 8004f58:	4601      	mov	r1, r0
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	f7fb f8fc 	bl	8000158 <__addsf3>
 8004f60:	4621      	mov	r1, r4
 8004f62:	f7fb fa01 	bl	8000368 <__aeabi_fmul>
 8004f66:	1c73      	adds	r3, r6, #1
 8004f68:	4601      	mov	r1, r0
 8004f6a:	d133      	bne.n	8004fd4 <atanf+0x198>
 8004f6c:	4620      	mov	r0, r4
 8004f6e:	f7fb f8f1 	bl	8000154 <__aeabi_fsub>
 8004f72:	e772      	b.n	8004e5a <atanf+0x1e>
 8004f74:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004f78:	f7fb f8ec 	bl	8000154 <__aeabi_fsub>
 8004f7c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004f80:	4605      	mov	r5, r0
 8004f82:	4620      	mov	r0, r4
 8004f84:	f7fb f8e8 	bl	8000158 <__addsf3>
 8004f88:	4601      	mov	r1, r0
 8004f8a:	4628      	mov	r0, r5
 8004f8c:	f7fb faa0 	bl	80004d0 <__aeabi_fdiv>
 8004f90:	2601      	movs	r6, #1
 8004f92:	4604      	mov	r4, r0
 8004f94:	e799      	b.n	8004eca <atanf+0x8e>
 8004f96:	4b2a      	ldr	r3, [pc, #168]	@ (8005040 <atanf+0x204>)
 8004f98:	429d      	cmp	r5, r3
 8004f9a:	d814      	bhi.n	8004fc6 <atanf+0x18a>
 8004f9c:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8004fa0:	f7fb f8d8 	bl	8000154 <__aeabi_fsub>
 8004fa4:	f04f 517f 	mov.w	r1, #1069547520	@ 0x3fc00000
 8004fa8:	4605      	mov	r5, r0
 8004faa:	4620      	mov	r0, r4
 8004fac:	f7fb f9dc 	bl	8000368 <__aeabi_fmul>
 8004fb0:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8004fb4:	f7fb f8d0 	bl	8000158 <__addsf3>
 8004fb8:	4601      	mov	r1, r0
 8004fba:	4628      	mov	r0, r5
 8004fbc:	f7fb fa88 	bl	80004d0 <__aeabi_fdiv>
 8004fc0:	2602      	movs	r6, #2
 8004fc2:	4604      	mov	r4, r0
 8004fc4:	e781      	b.n	8004eca <atanf+0x8e>
 8004fc6:	4601      	mov	r1, r0
 8004fc8:	481e      	ldr	r0, [pc, #120]	@ (8005044 <atanf+0x208>)
 8004fca:	f7fb fa81 	bl	80004d0 <__aeabi_fdiv>
 8004fce:	2603      	movs	r6, #3
 8004fd0:	4604      	mov	r4, r0
 8004fd2:	e77a      	b.n	8004eca <atanf+0x8e>
 8004fd4:	4b1c      	ldr	r3, [pc, #112]	@ (8005048 <atanf+0x20c>)
 8004fd6:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 8004fda:	f7fb f8bb 	bl	8000154 <__aeabi_fsub>
 8004fde:	4621      	mov	r1, r4
 8004fe0:	f7fb f8b8 	bl	8000154 <__aeabi_fsub>
 8004fe4:	4b19      	ldr	r3, [pc, #100]	@ (800504c <atanf+0x210>)
 8004fe6:	4601      	mov	r1, r0
 8004fe8:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8004fec:	f7fb f8b2 	bl	8000154 <__aeabi_fsub>
 8004ff0:	f1b8 0f00 	cmp.w	r8, #0
 8004ff4:	4604      	mov	r4, r0
 8004ff6:	f6bf af36 	bge.w	8004e66 <atanf+0x2a>
 8004ffa:	f100 4400 	add.w	r4, r0, #2147483648	@ 0x80000000
 8004ffe:	e732      	b.n	8004e66 <atanf+0x2a>
 8005000:	4c13      	ldr	r4, [pc, #76]	@ (8005050 <atanf+0x214>)
 8005002:	e730      	b.n	8004e66 <atanf+0x2a>
 8005004:	3fc90fdb 	.word	0x3fc90fdb
 8005008:	3edfffff 	.word	0x3edfffff
 800500c:	7149f2ca 	.word	0x7149f2ca
 8005010:	3f97ffff 	.word	0x3f97ffff
 8005014:	3c8569d7 	.word	0x3c8569d7
 8005018:	3d4bda59 	.word	0x3d4bda59
 800501c:	3d886b35 	.word	0x3d886b35
 8005020:	3dba2e6e 	.word	0x3dba2e6e
 8005024:	3e124925 	.word	0x3e124925
 8005028:	3eaaaaab 	.word	0x3eaaaaab
 800502c:	bd15a221 	.word	0xbd15a221
 8005030:	3d6ef16b 	.word	0x3d6ef16b
 8005034:	3d9d8795 	.word	0x3d9d8795
 8005038:	3de38e38 	.word	0x3de38e38
 800503c:	3e4ccccd 	.word	0x3e4ccccd
 8005040:	401bffff 	.word	0x401bffff
 8005044:	bf800000 	.word	0xbf800000
 8005048:	08005264 	.word	0x08005264
 800504c:	08005274 	.word	0x08005274
 8005050:	bfc90fdb 	.word	0xbfc90fdb

08005054 <__ieee754_sqrtf>:
 8005054:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 8005058:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 800505c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005060:	4603      	mov	r3, r0
 8005062:	4604      	mov	r4, r0
 8005064:	d30a      	bcc.n	800507c <__ieee754_sqrtf+0x28>
 8005066:	4601      	mov	r1, r0
 8005068:	f7fb f97e 	bl	8000368 <__aeabi_fmul>
 800506c:	4601      	mov	r1, r0
 800506e:	4620      	mov	r0, r4
 8005070:	f7fb f872 	bl	8000158 <__addsf3>
 8005074:	4604      	mov	r4, r0
 8005076:	4620      	mov	r0, r4
 8005078:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800507c:	2a00      	cmp	r2, #0
 800507e:	d0fa      	beq.n	8005076 <__ieee754_sqrtf+0x22>
 8005080:	2800      	cmp	r0, #0
 8005082:	da06      	bge.n	8005092 <__ieee754_sqrtf+0x3e>
 8005084:	4601      	mov	r1, r0
 8005086:	f7fb f865 	bl	8000154 <__aeabi_fsub>
 800508a:	4601      	mov	r1, r0
 800508c:	f7fb fa20 	bl	80004d0 <__aeabi_fdiv>
 8005090:	e7f0      	b.n	8005074 <__ieee754_sqrtf+0x20>
 8005092:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 8005096:	d03c      	beq.n	8005112 <__ieee754_sqrtf+0xbe>
 8005098:	15c2      	asrs	r2, r0, #23
 800509a:	2400      	movs	r4, #0
 800509c:	2019      	movs	r0, #25
 800509e:	4626      	mov	r6, r4
 80050a0:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80050a4:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80050a8:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 80050ac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80050b0:	07d2      	lsls	r2, r2, #31
 80050b2:	bf58      	it	pl
 80050b4:	005b      	lslpl	r3, r3, #1
 80050b6:	106d      	asrs	r5, r5, #1
 80050b8:	005b      	lsls	r3, r3, #1
 80050ba:	1872      	adds	r2, r6, r1
 80050bc:	429a      	cmp	r2, r3
 80050be:	bfcf      	iteee	gt
 80050c0:	461a      	movgt	r2, r3
 80050c2:	1856      	addle	r6, r2, r1
 80050c4:	1864      	addle	r4, r4, r1
 80050c6:	1a9a      	suble	r2, r3, r2
 80050c8:	3801      	subs	r0, #1
 80050ca:	ea4f 0342 	mov.w	r3, r2, lsl #1
 80050ce:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80050d2:	d1f2      	bne.n	80050ba <__ieee754_sqrtf+0x66>
 80050d4:	b1ba      	cbz	r2, 8005106 <__ieee754_sqrtf+0xb2>
 80050d6:	4e15      	ldr	r6, [pc, #84]	@ (800512c <__ieee754_sqrtf+0xd8>)
 80050d8:	4f15      	ldr	r7, [pc, #84]	@ (8005130 <__ieee754_sqrtf+0xdc>)
 80050da:	6830      	ldr	r0, [r6, #0]
 80050dc:	6839      	ldr	r1, [r7, #0]
 80050de:	f7fb f839 	bl	8000154 <__aeabi_fsub>
 80050e2:	f8d6 8000 	ldr.w	r8, [r6]
 80050e6:	4601      	mov	r1, r0
 80050e8:	4640      	mov	r0, r8
 80050ea:	f7fb fae5 	bl	80006b8 <__aeabi_fcmple>
 80050ee:	b150      	cbz	r0, 8005106 <__ieee754_sqrtf+0xb2>
 80050f0:	6830      	ldr	r0, [r6, #0]
 80050f2:	6839      	ldr	r1, [r7, #0]
 80050f4:	f7fb f830 	bl	8000158 <__addsf3>
 80050f8:	6836      	ldr	r6, [r6, #0]
 80050fa:	4601      	mov	r1, r0
 80050fc:	4630      	mov	r0, r6
 80050fe:	f7fb fad1 	bl	80006a4 <__aeabi_fcmplt>
 8005102:	b170      	cbz	r0, 8005122 <__ieee754_sqrtf+0xce>
 8005104:	3402      	adds	r4, #2
 8005106:	1064      	asrs	r4, r4, #1
 8005108:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 800510c:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8005110:	e7b1      	b.n	8005076 <__ieee754_sqrtf+0x22>
 8005112:	005b      	lsls	r3, r3, #1
 8005114:	0218      	lsls	r0, r3, #8
 8005116:	460a      	mov	r2, r1
 8005118:	f101 0101 	add.w	r1, r1, #1
 800511c:	d5f9      	bpl.n	8005112 <__ieee754_sqrtf+0xbe>
 800511e:	4252      	negs	r2, r2
 8005120:	e7bb      	b.n	800509a <__ieee754_sqrtf+0x46>
 8005122:	3401      	adds	r4, #1
 8005124:	f024 0401 	bic.w	r4, r4, #1
 8005128:	e7ed      	b.n	8005106 <__ieee754_sqrtf+0xb2>
 800512a:	bf00      	nop
 800512c:	08005288 	.word	0x08005288
 8005130:	08005284 	.word	0x08005284

08005134 <_init>:
 8005134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005136:	bf00      	nop
 8005138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800513a:	bc08      	pop	{r3}
 800513c:	469e      	mov	lr, r3
 800513e:	4770      	bx	lr

08005140 <_fini>:
 8005140:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005142:	bf00      	nop
 8005144:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005146:	bc08      	pop	{r3}
 8005148:	469e      	mov	lr, r3
 800514a:	4770      	bx	lr
