 
****************************************
Report : area
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 16:18:50 2025
****************************************

Information: Updating design information... (UID-85)
Library(s) Used:

    CORE65LPSVT (File: /export/home/stud/s337217/WORK_SYNTHESIS/tech/STcmos65/CORE65LPSVT_nom_1.20V_25C.db)

Number of ports:                          388
Number of nets:                          9548
Number of cells:                         9289
Number of combinational cells:           8462
Number of sequential cells:               827
Number of macros/black boxes:               0
Number of buf/inv:                       1154
Number of references:                      64

Combinational area:              27623.439609
Buf/Inv area:                     1842.879932
Noncombinational area:            6585.800128
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                 34209.239737
Total area:                 undefined
1
