#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Mar 21 00:07:58 2021
# Process ID: 7738
# Current directory: /home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1
# Command line: vivado -log system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_wrapper.tcl -notrace
# Log file: /home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper.vdi
# Journal file: /home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/ipcore'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.1/data/ip'.
Command: link_design -top system_wrapper -part xc7z015clg485-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z015clg485-1
INFO: [Netlist 29-17] Analyzing 373 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_clkwiz_0/system_axi_clkwiz_0_board.xdc] for cell 'system_i/axi_clkwiz/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_clkwiz_0/system_axi_clkwiz_0_board.xdc] for cell 'system_i/axi_clkwiz/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_clkwiz_0/system_axi_clkwiz_0.xdc] for cell 'system_i/axi_clkwiz/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_clkwiz_0/system_axi_clkwiz_0.xdc] for cell 'system_i/axi_clkwiz/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_mm2s_0/system_axi_dma_mm2s_0.xdc] for cell 'system_i/axi_dma_mm2s/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_mm2s_0/system_axi_dma_mm2s_0.xdc:61]
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_mm2s_0/system_axi_dma_mm2s_0.xdc] for cell 'system_i/axi_dma_mm2s/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_s2mm_0/system_axi_dma_s2mm_0.xdc] for cell 'system_i/axi_dma_s2mm/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_s2mm_0/system_axi_dma_s2mm_0.xdc:61]
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_s2mm_0/system_axi_dma_s2mm_0.xdc] for cell 'system_i/axi_dma_s2mm/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_gp_rstgen_0/system_axi_gp_rstgen_0_board.xdc] for cell 'system_i/axi_gp_rstgen/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_gp_rstgen_0/system_axi_gp_rstgen_0_board.xdc] for cell 'system_i/axi_gp_rstgen/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_gp_rstgen_0/system_axi_gp_rstgen_0.xdc] for cell 'system_i/axi_gp_rstgen/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_gp_rstgen_0/system_axi_gp_rstgen_0.xdc] for cell 'system_i/axi_gp_rstgen/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_hp_rstgen_0/system_axi_hp_rstgen_0_board.xdc] for cell 'system_i/axi_hp_rstgen/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_hp_rstgen_0/system_axi_hp_rstgen_0_board.xdc] for cell 'system_i/axi_hp_rstgen/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_hp_rstgen_0/system_axi_hp_rstgen_0.xdc] for cell 'system_i/axi_hp_rstgen/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_hp_rstgen_0/system_axi_hp_rstgen_0.xdc] for cell 'system_i/axi_hp_rstgen/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_core_clkwiz_0/system_core_clkwiz_0_board.xdc] for cell 'system_i/core_clkwiz/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_core_clkwiz_0/system_core_clkwiz_0_board.xdc] for cell 'system_i/core_clkwiz/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_core_clkwiz_0/system_core_clkwiz_0.xdc] for cell 'system_i/core_clkwiz/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_core_clkwiz_0/system_core_clkwiz_0.xdc] for cell 'system_i/core_clkwiz/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_core_rstgen_0/system_sys_core_rstgen_0_board.xdc] for cell 'system_i/sys_core_rstgen/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_core_rstgen_0/system_sys_core_rstgen_0_board.xdc] for cell 'system_i/sys_core_rstgen/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_core_rstgen_0/system_sys_core_rstgen_0.xdc] for cell 'system_i/sys_core_rstgen/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_core_rstgen_0/system_sys_core_rstgen_0.xdc] for cell 'system_i/sys_core_rstgen/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_cpu_0/system_sys_cpu_0.xdc] for cell 'system_i/sys_cpu/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_sys_cpu_0/system_sys_cpu_0.xdc] for cell 'system_i/sys_cpu/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_mm2s_0/system_axi_dma_mm2s_0_clocks.xdc] for cell 'system_i/axi_dma_mm2s/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_mm2s_0/system_axi_dma_mm2s_0_clocks.xdc] for cell 'system_i/axi_dma_mm2s/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_s2mm_0/system_axi_dma_s2mm_0_clocks.xdc] for cell 'system_i/axi_dma_s2mm/U0'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_axi_dma_s2mm_0/system_axi_dma_s2mm_0_clocks.xdc] for cell 'system_i/axi_dma_s2mm/U0'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s00_regslice_6/system_s00_regslice_6_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s00_regslice_6/system_s00_regslice_6_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc:13]
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_cc_0/system_auto_cc_0_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m01_regslice_0/system_m01_regslice_0_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m01_regslice_0/system_m01_regslice_0_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/m01_couplers/m01_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m02_regslice_0/system_m02_regslice_0_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m02_regslice_0/system_m02_regslice_0_clocks.xdc] for cell 'system_i/axi_cpu_interconnect/m02_couplers/m02_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s00_regslice_7/system_s00_regslice_7_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s00_regslice_7/system_s00_regslice_7_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_us_0/system_auto_us_0_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_us/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_rs_w_0/system_auto_rs_w_0_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_rs_w/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_rs_w_0/system_auto_rs_w_0_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s00_couplers/auto_rs_w/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s01_regslice_4/system_s01_regslice_4_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s01_regslice_4/system_s01_regslice_4_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m00_regslice_4/system_m00_regslice_4_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m00_regslice_4/system_m00_regslice_4_clocks.xdc] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/m00_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s00_regslice_8/system_s00_regslice_8_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s00_regslice_8/system_s00_regslice_8_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_us_1/system_auto_us_1_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_us/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_rs_w_1/system_auto_rs_w_1_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_rs_w/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_auto_rs_w_1/system_auto_rs_w_1_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s00_couplers/auto_rs_w/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s01_regslice_5/system_s01_regslice_5_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_s01_regslice_5/system_s01_regslice_5_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/s01_couplers/s01_regslice/inst'
Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m00_regslice_5/system_m00_regslice_5_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst'
Finished Parsing XDC File [/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.srcs/sources_1/bd/system/ip/system_m00_regslice_5/system_m00_regslice_5_clocks.xdc] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/m00_regslice/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl:2]
all_registers: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2338.758 ; gain = 532.789 ; free physical = 7609 ; free virtual = 16234
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_handshake.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/xpm_cdc_single_dest2src_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'system_i/axi_cpu_interconnect/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/xpm_cdc_single_src2dest_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7633 ; free virtual = 16259
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 19 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 2 instances

11 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2690.930 ; gain = 1294.027 ; free physical = 7634 ; free virtual = 16259
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7627 ; free virtual = 16253

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 18b7e50ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7609 ; free virtual = 16235

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 4 inverter(s) to 14 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16b5c3efe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7516 ; free virtual = 16142
INFO: [Opt 31-389] Phase Retarget created 34 cells and removed 115 cells
INFO: [Opt 31-1021] In phase Retarget, 12 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 11 inverter(s) to 13 load pin(s).
Phase 2 Constant propagation | Checksum: 1a7ececdf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7516 ; free virtual = 16142
INFO: [Opt 31-389] Phase Constant propagation created 490 cells and removed 2073 cells
INFO: [Opt 31-1021] In phase Constant propagation, 28 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 140df3407

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7515 ; free virtual = 16141
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1232 cells
INFO: [Opt 31-1021] In phase Sweep, 156 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 16f5368ee

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7515 ; free virtual = 16141
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 16f5368ee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7514 ; free virtual = 16140
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16da1cdf8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7514 ; free virtual = 16140
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              34  |             115  |                                             12  |
|  Constant propagation         |             490  |            2073  |                                             28  |
|  Sweep                        |               0  |            1232  |                                            156  |
|  BUFG optimization            |               0  |               1  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             30  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7514 ; free virtual = 16140
Ending Logic Optimization Task | Checksum: 1a18714f5

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2690.930 ; gain = 0.000 ; free physical = 7514 ; free virtual = 16140

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.894 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 14 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 12 newly gated: 0 Total Ports: 28
Ending PowerOpt Patch Enables Task | Checksum: ead134bb

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2723.531 ; gain = 0.000 ; free physical = 7470 ; free virtual = 16096
Ending Power Optimization Task | Checksum: ead134bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2723.531 ; gain = 32.602 ; free physical = 7482 ; free virtual = 16109

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ead134bb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2723.531 ; gain = 0.000 ; free physical = 7482 ; free virtual = 16109

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.531 ; gain = 0.000 ; free physical = 7482 ; free virtual = 16109
Ending Netlist Obfuscation Task | Checksum: 139646a8d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2723.531 ; gain = 0.000 ; free physical = 7482 ; free virtual = 16109
INFO: [Common 17-83] Releasing license: Implementation
38 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 2723.531 ; gain = 32.602 ; free physical = 7482 ; free virtual = 16109
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2723.531 ; gain = 0.000 ; free physical = 7483 ; free virtual = 16109
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2723.531 ; gain = 0.000 ; free physical = 7479 ; free virtual = 16108
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
Command: report_drc -file system_wrapper_drc_opted.rpt -pb system_wrapper_drc_opted.pb -rpx system_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7472 ; free virtual = 16104
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cf131ff7

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7472 ; free virtual = 16104
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7472 ; free virtual = 16104

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f24ddb4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7454 ; free virtual = 16086

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 191667ffe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7432 ; free virtual = 16064

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 191667ffe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7432 ; free virtual = 16064
Phase 1 Placer Initialization | Checksum: 191667ffe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7433 ; free virtual = 16065

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 162778e6f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7415 ; free virtual = 16048

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7400 ; free virtual = 16032

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: c16e5b5e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7400 ; free virtual = 16033
Phase 2.2 Global Placement Core | Checksum: 14055668f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7396 ; free virtual = 16029
Phase 2 Global Placement | Checksum: 14055668f

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7404 ; free virtual = 16036

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b83ea918

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7403 ; free virtual = 16035

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 55da6de1

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7403 ; free virtual = 16035

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 6a0dbfc0

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7403 ; free virtual = 16035

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1103a4a03

Time (s): cpu = 00:00:36 ; elapsed = 00:00:16 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7403 ; free virtual = 16035

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1913b766b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:19 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 145a9a017

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7396 ; free virtual = 16028

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1158eb25b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7396 ; free virtual = 16028
Phase 3 Detail Placement | Checksum: 1158eb25b

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7396 ; free virtual = 16028

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1c656c32f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1c656c32f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.410. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 18c42ad8a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027
Phase 4.1 Post Commit Optimization | Checksum: 18c42ad8a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 18c42ad8a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 18c42ad8a

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027
Phase 4.4 Final Placement Cleanup | Checksum: 1815fdbaf

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1815fdbaf

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027
Ending Placer Task | Checksum: 11b42b620

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7395 ; free virtual = 16027
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7416 ; free virtual = 16048
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7416 ; free virtual = 16048
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7372 ; free virtual = 16032
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7388 ; free virtual = 16028
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_placed.rpt -pb system_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.40 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7398 ; free virtual = 16038
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: c723c89f ConstDB: 0 ShapeSum: 541eed81 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 50af82a9

Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7271 ; free virtual = 15911
Post Restoration Checksum: NetGraph: 40aa0044 NumContArr: 10058265 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 50af82a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7248 ; free virtual = 15889

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 50af82a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7214 ; free virtual = 15854

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 50af82a9

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7213 ; free virtual = 15854
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 5c596842

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7200 ; free virtual = 15840
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.577  | TNS=0.000  | WHS=-0.352 | THS=-330.401|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1237b0701

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7197 ; free virtual = 15837
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.577  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 98a9e9d4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7194 ; free virtual = 15834
Phase 2 Router Initialization | Checksum: e86b2779

Time (s): cpu = 00:00:30 ; elapsed = 00:00:17 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7194 ; free virtual = 15834

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16025
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16025
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a2ea2c4c

Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7194 ; free virtual = 15834

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 918
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 740540c2

Time (s): cpu = 00:00:42 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15829

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.590  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 124b654a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:20 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830
Phase 4 Rip-up And Reroute | Checksum: 124b654a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 124b654a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 124b654a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830
Phase 5 Delay and Skew Optimization | Checksum: 124b654a4

Time (s): cpu = 00:00:43 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f610c388

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7190 ; free virtual = 15830
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.604  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 107cecd96

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7190 ; free virtual = 15830
Phase 6 Post Hold Fix | Checksum: 107cecd96

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7190 ; free virtual = 15830

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.95115 %
  Global Horizontal Routing Utilization  = 3.79451 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 107cecd96

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7190 ; free virtual = 15830

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 107cecd96

Time (s): cpu = 00:00:44 ; elapsed = 00:00:21 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: df88fabb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.604  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: df88fabb

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7189 ; free virtual = 15830
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:22 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7230 ; free virtual = 15871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
84 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:24 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7230 ; free virtual = 15871
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7230 ; free virtual = 15871
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2803.570 ; gain = 0.000 ; free physical = 7182 ; free virtual = 15856
INFO: [Common 17-1381] The checkpoint '/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
Command: report_drc -file system_wrapper_drc_routed.rpt -pb system_wrapper_drc_routed.pb -rpx system_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file system_wrapper_methodology_drc_routed.rpt -pb system_wrapper_methodology_drc_routed.pb -rpx system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
Command: report_power -file system_wrapper_power_routed.rpt -pb system_wrapper_power_summary_routed.pb -rpx system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
96 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file system_wrapper_route_status.rpt -pb system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_wrapper_bus_skew_routed.rpt -pb system_wrapper_bus_skew_routed.pb -rpx system_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_s2mm_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-167] Found XPM memory block system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_s2mm/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_s2mm>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_mm2s_fifo>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <system_i/axi_dma_mm2s/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <system_i/axi_dma_mm2s>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z015'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z015'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 input system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 output system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_1__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_2__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_3__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp_4__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2 multiplier stage system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_dut_inst/u_axis_goertzel_ip_src_model_biquad_wfa/u_goertzel_ip/u_Subsystem/u_Biquad_Filter/multiplier_mul_temp__2/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENBWREN (net: system_i/axi_dma_mm2s_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_slave_inst/u_axis_goertzel_ip_fifo_data_inst/fifo_sample_count_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0 has an input control pin system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/ENARDEN (net: system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1 has an input control pin system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ENARDEN (net: system_i/axi_dma_s2mm_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]) which is driven by a register (system_i/axis_goertzel_ip_0/U0/u_axis_goertzel_ip_axi4_stream_master_inst/u_axis_goertzel_ip_fifo_data_OUT_inst/out_valid_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 30 net(s) have no routable loads. The problem bus(es) and/or net(s) are system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_mm2s_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, system_i/axi_dma_s2mm_cpu_ic/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 30 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 81 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/home/pablo/git/blog/matlab_libiio_axis/matlab/hdl_prj/vivado_ip_prj/vivado_prj.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Mar 21 00:10:11 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
121 Infos, 96 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 3159.691 ; gain = 252.652 ; free physical = 7118 ; free virtual = 15785
INFO: [Common 17-206] Exiting Vivado at Sun Mar 21 00:10:11 2021...
