Analyzing file: ./top_992.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_992.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_992.sv
Parsing SystemVerilog input from `./top_992.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f175fbcfcb, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1662.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1662.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1662.sv
Parsing SystemVerilog input from `./top_1662.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ceea6f129, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_305.sv
../../scripts/run_yosys.sh: line 3: 3278285 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2710.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2710.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2710.sv
Parsing SystemVerilog input from `./top_2710.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 516bc58d59, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1808.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1808.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1808.sv
Parsing SystemVerilog input from `./top_1808.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5c790da87, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2681.sv
../../scripts/run_yosys.sh: line 3: 3278290 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2441.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2441.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2441.sv
Parsing SystemVerilog input from `./top_2441.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5878d4aae1, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1948.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1948.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1948.sv
Parsing SystemVerilog input from `./top_1948.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: debc01fc29, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_373.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_373.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_373.sv
Parsing SystemVerilog input from `./top_373.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 09ac1402c2, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2769.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2769.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2769.sv
Parsing SystemVerilog input from `./top_2769.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 17d09ec424, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2577.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2577.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2577.sv
Parsing SystemVerilog input from `./top_2577.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9452ec1cc3, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_505.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_505.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_505.sv
Parsing SystemVerilog input from `./top_505.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 344fd61e33, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2176.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2176.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2176.sv
Parsing SystemVerilog input from `./top_2176.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 373d1e0ac9, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2157.sv
../../scripts/run_yosys.sh: line 3: 3278305 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1638.sv
../../scripts/run_yosys.sh: line 3: 3278306 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2522.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2522.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2522.sv
Parsing SystemVerilog input from `./top_2522.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9eb37722b4, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2094.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2094.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2094.sv
Parsing SystemVerilog input from `./top_2094.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c257e8887a, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_706.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_706.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_706.sv
Parsing SystemVerilog input from `./top_706.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cf410f31ba, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1063.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1063.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1063.sv
Parsing SystemVerilog input from `./top_1063.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 83a0a9df2a, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1118.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1118.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1118.sv
Parsing SystemVerilog input from `./top_1118.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f17637067d, CPU: user 0.03s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1702.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1702.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1702.sv
Parsing SystemVerilog input from `./top_1702.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 20e3f16caf, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1792.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1792.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1792.sv
Parsing SystemVerilog input from `./top_1792.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c8135cf4fa, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2519.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2519.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2519.sv
Parsing SystemVerilog input from `./top_2519.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b72b1e3ea, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1072.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1072.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1072.sv
Parsing SystemVerilog input from `./top_1072.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d9756c38dc, CPU: user 0.02s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1444.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1444.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1444.sv
Parsing SystemVerilog input from `./top_1444.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b063600a3f, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1781.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1781.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1781.sv
Parsing SystemVerilog input from `./top_1781.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87d75e9e8a, CPU: user 0.04s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_531.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_531.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_531.sv
Parsing SystemVerilog input from `./top_531.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b3e6efa1b6, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2027.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2027.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2027.sv
Parsing SystemVerilog input from `./top_2027.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9fc41e4b6e, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_738.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_738.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_738.sv
Parsing SystemVerilog input from `./top_738.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5049b4201d, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1335.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1335.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1335.sv
Parsing SystemVerilog input from `./top_1335.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 00a8d18f59, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_309.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_309.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_309.sv
Parsing SystemVerilog input from `./top_309.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8e662d5461, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1292.sv
../../scripts/run_yosys.sh: line 3: 3278339 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2064.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2064.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2064.sv
Parsing SystemVerilog input from `./top_2064.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c757af7fd7, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2596.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2596.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2596.sv
Parsing SystemVerilog input from `./top_2596.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 660398f66c, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1522.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1522.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1522.sv
Parsing SystemVerilog input from `./top_1522.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ac22dc677b, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_522.sv
../../scripts/run_yosys.sh: line 3: 3278347 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1.sv
Parsing SystemVerilog input from `./top_1.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ff463a434, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_760.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_760.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_760.sv
Parsing SystemVerilog input from `./top_760.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fc6ae2ad51, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_528.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_528.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_528.sv
Parsing SystemVerilog input from `./top_528.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0a73a895a1, CPU: user 0.05s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_789.sv
../../scripts/run_yosys.sh: line 3: 3278354 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2346.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2346.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2346.sv
Parsing SystemVerilog input from `./top_2346.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 828c71bb85, CPU: user 0.02s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1995.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1995.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1995.sv
Parsing SystemVerilog input from `./top_1995.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 430a88ef96, CPU: user 0.03s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_181.sv
../../scripts/run_yosys.sh: line 3: 3278359 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1674.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1674.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1674.sv
Parsing SystemVerilog input from `./top_1674.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d08733cb22, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_507.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_507.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_507.sv
Parsing SystemVerilog input from `./top_507.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b6268aa8ed, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2550.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2550.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2550.sv
Parsing SystemVerilog input from `./top_2550.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 57f838ac01, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_654.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_654.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_654.sv
Parsing SystemVerilog input from `./top_654.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6249284c39, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_160.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_160.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_160.sv
Parsing SystemVerilog input from `./top_160.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c65202f40d, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2839.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2839.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2839.sv
Parsing SystemVerilog input from `./top_2839.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c1547ef3c0, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_624.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_624.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_624.sv
Parsing SystemVerilog input from `./top_624.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 35eeab61e4, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2680.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2680.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2680.sv
Parsing SystemVerilog input from `./top_2680.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 50177b2f70, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_568.sv
../../scripts/run_yosys.sh: line 3: 3278376 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1087.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1087.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1087.sv
Parsing SystemVerilog input from `./top_1087.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 45a8b29655, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_620.sv
../../scripts/run_yosys.sh: line 3: 3278379 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_37.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_37.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_37.sv
Parsing SystemVerilog input from `./top_37.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f1bbddd52f, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2552.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2552.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2552.sv
Parsing SystemVerilog input from `./top_2552.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3237e1cae, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2980.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2980.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2980.sv
Parsing SystemVerilog input from `./top_2980.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 98b3a0f022, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_180.sv
../../scripts/run_yosys.sh: line 3: 3278386 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2455.sv
../../scripts/run_yosys.sh: line 3: 3278387 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_603.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_603.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_603.sv
Parsing SystemVerilog input from `./top_603.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d77b45ed17, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1056.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1056.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1056.sv
Parsing SystemVerilog input from `./top_1056.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6c49014d83, CPU: user 0.02s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_591.sv
../../scripts/run_yosys.sh: line 3: 3278392 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_418.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_418.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_418.sv
Parsing SystemVerilog input from `./top_418.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 38e3569968, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_985.sv
../../scripts/run_yosys.sh: line 3: 3278395 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_173.sv
../../scripts/run_yosys.sh: line 3: 3278396 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2277.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2277.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2277.sv
Parsing SystemVerilog input from `./top_2277.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f5768e96c6, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1317.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1317.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1317.sv
Parsing SystemVerilog input from `./top_1317.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05bfa5d68f, CPU: user 0.02s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_712.sv
../../scripts/run_yosys.sh: line 3: 3278401 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2843.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2843.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2843.sv
Parsing SystemVerilog input from `./top_2843.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0ef63a58b, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1007.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1007.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1007.sv
Parsing SystemVerilog input from `./top_1007.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3201fd5aa, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2850.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2850.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2850.sv
Parsing SystemVerilog input from `./top_2850.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a6769c42ff, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2615.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2615.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2615.sv
Parsing SystemVerilog input from `./top_2615.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f8424eb7e1, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1022.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1022.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1022.sv
Parsing SystemVerilog input from `./top_1022.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6cb6de2b08, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1766.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1766.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1766.sv
Parsing SystemVerilog input from `./top_1766.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f6ac018faf, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1546.sv
../../scripts/run_yosys.sh: line 3: 3278414 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_219.sv
../../scripts/run_yosys.sh: line 3: 3278415 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1287.sv
../../scripts/run_yosys.sh: line 3: 3278416 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2390.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2390.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2390.sv
Parsing SystemVerilog input from `./top_2390.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3f57cf1d72, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2500.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2500.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2500.sv
Parsing SystemVerilog input from `./top_2500.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad51a6957b, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2757.sv
../../scripts/run_yosys.sh: line 3: 3278421 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1676.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1676.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1676.sv
Parsing SystemVerilog input from `./top_1676.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1fe43b57df, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2684.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2684.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2684.sv
Parsing SystemVerilog input from `./top_2684.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 517a6a5983, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1975.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1975.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1975.sv
Parsing SystemVerilog input from `./top_1975.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f404719399, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_891.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_891.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_891.sv
Parsing SystemVerilog input from `./top_891.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a0f993078a, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_54.sv
../../scripts/run_yosys.sh: line 3: 3278430 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_953.sv
../../scripts/run_yosys.sh: line 3: 3278431 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1817.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1817.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1817.sv
Parsing SystemVerilog input from `./top_1817.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f8166cb2aa, CPU: user 0.01s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1129.sv
../../scripts/run_yosys.sh: line 3: 3278434 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_265.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_265.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_265.sv
Parsing SystemVerilog input from `./top_265.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df16506a5a, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_791.sv
../../scripts/run_yosys.sh: line 3: 3278437 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_208.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_208.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_208.sv
Parsing SystemVerilog input from `./top_208.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ebb3541163, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1539.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1539.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1539.sv
Parsing SystemVerilog input from `./top_1539.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 561a1dfa3e, CPU: user 0.01s system 0.03s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_351.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_351.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_351.sv
Parsing SystemVerilog input from `./top_351.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7c60488f6, CPU: user 0.03s system 0.03s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2017.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2017.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2017.sv
Parsing SystemVerilog input from `./top_2017.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a72fee33c9, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1432.sv
../../scripts/run_yosys.sh: line 3: 3278446 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1146.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1146.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1146.sv
Parsing SystemVerilog input from `./top_1146.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 078a27adbf, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2884.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2884.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2884.sv
Parsing SystemVerilog input from `./top_2884.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c6d0d7e17a, CPU: user 0.02s system 0.01s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1303.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1303.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1303.sv
Parsing SystemVerilog input from `./top_1303.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 01a542b651, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2936.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2936.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2936.sv
Parsing SystemVerilog input from `./top_2936.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1312ccaf4f, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1094.sv
../../scripts/run_yosys.sh: line 3: 3278455 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1064.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1064.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1064.sv
Parsing SystemVerilog input from `./top_1064.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dfa8dea9f2, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_368.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_368.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_368.sv
Parsing SystemVerilog input from `./top_368.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 10b7fb9f62, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2856.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2856.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2856.sv
Parsing SystemVerilog input from `./top_2856.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d929eab73, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_562.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_562.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_562.sv
Parsing SystemVerilog input from `./top_562.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6272b80a98, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1389.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1389.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1389.sv
Parsing SystemVerilog input from `./top_1389.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7ab09e8e21, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1124.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1124.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1124.sv
Parsing SystemVerilog input from `./top_1124.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37d59b5c66, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2086.sv
../../scripts/run_yosys.sh: line 3: 3278468 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_877.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_877.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_877.sv
Parsing SystemVerilog input from `./top_877.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 57a52d2333, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2715.sv
../../scripts/run_yosys.sh: line 3: 3278471 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2805.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2805.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2805.sv
Parsing SystemVerilog input from `./top_2805.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f7cdf534a5, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1723.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1723.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1723.sv
Parsing SystemVerilog input from `./top_1723.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 31043305b1, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1576.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1576.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1576.sv
Parsing SystemVerilog input from `./top_1576.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ae1735c126, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2357.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2357.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2357.sv
Parsing SystemVerilog input from `./top_2357.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d45b14da2, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2425.sv
../../scripts/run_yosys.sh: line 3: 3278480 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2966.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2966.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2966.sv
Parsing SystemVerilog input from `./top_2966.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 61380c0922, CPU: user 0.02s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1424.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1424.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1424.sv
Parsing SystemVerilog input from `./top_1424.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8a6814128, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2368.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2368.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2368.sv
Parsing SystemVerilog input from `./top_2368.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0864831cbc, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_123.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_123.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_123.sv
Parsing SystemVerilog input from `./top_123.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8e4684cae3, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2515.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2515.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2515.sv
Parsing SystemVerilog input from `./top_2515.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ebfa1e23f, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1557.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1557.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1557.sv
Parsing SystemVerilog input from `./top_1557.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 674f5add44, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_879.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_879.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_879.sv
Parsing SystemVerilog input from `./top_879.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 712e8aa191, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2379.sv
../../scripts/run_yosys.sh: line 3: 3278495 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_661.sv
../../scripts/run_yosys.sh: line 3: 3278496 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_424.sv
../../scripts/run_yosys.sh: line 3: 3278497 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_113.sv
../../scripts/run_yosys.sh: line 3: 3278498 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_550.sv
../../scripts/run_yosys.sh: line 3: 3278499 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1406.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1406.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1406.sv
Parsing SystemVerilog input from `./top_1406.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 529d3546cd, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2167.sv
../../scripts/run_yosys.sh: line 3: 3278502 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_727.sv
../../scripts/run_yosys.sh: line 3: 3278503 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1224.sv
../../scripts/run_yosys.sh: line 3: 3278504 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1273.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1273.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1273.sv
Parsing SystemVerilog input from `./top_1273.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77a671b63d, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_702.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_702.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_702.sv
Parsing SystemVerilog input from `./top_702.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 758f7e8300, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_422.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_422.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_422.sv
Parsing SystemVerilog input from `./top_422.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63e8447a0c, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_852.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_852.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_852.sv
Parsing SystemVerilog input from `./top_852.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 32ba93507d, CPU: user 0.04s system 0.01s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_451.sv
../../scripts/run_yosys.sh: line 3: 3278513 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_699.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_699.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_699.sv
Parsing SystemVerilog input from `./top_699.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4fb4310e4, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1939.sv
../../scripts/run_yosys.sh: line 3: 3278516 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_401.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_401.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_401.sv
Parsing SystemVerilog input from `./top_401.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 65d1f6f828, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_808.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_808.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_808.sv
Parsing SystemVerilog input from `./top_808.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2dbf64a924, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2321.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2321.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2321.sv
Parsing SystemVerilog input from `./top_2321.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5d06722f7d, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1274.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1274.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1274.sv
Parsing SystemVerilog input from `./top_1274.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e6592f28ba, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2098.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2098.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2098.sv
Parsing SystemVerilog input from `./top_2098.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e239c5bc8, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_592.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_592.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_592.sv
Parsing SystemVerilog input from `./top_592.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 27a93a3ab2, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1309.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1309.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1309.sv
Parsing SystemVerilog input from `./top_1309.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7695d10c93, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_243.sv
../../scripts/run_yosys.sh: line 3: 3278536 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2038.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2038.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2038.sv
Parsing SystemVerilog input from `./top_2038.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a0fa3b0ee0, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_896.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_896.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_896.sv
Parsing SystemVerilog input from `./top_896.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 493e0d6ea3, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2508.sv
../../scripts/run_yosys.sh: line 3: 3278541 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_855.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_855.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_855.sv
Parsing SystemVerilog input from `./top_855.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 178e2ffdfe, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2532.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2532.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2532.sv
Parsing SystemVerilog input from `./top_2532.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e6e016511d, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_369.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_369.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_369.sv
Parsing SystemVerilog input from `./top_369.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bdf9189fcf, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1204.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1204.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1204.sv
Parsing SystemVerilog input from `./top_1204.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dfa044a920, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_341.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_341.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_341.sv
Parsing SystemVerilog input from `./top_341.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c6d9e65c2e, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1365.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1365.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1365.sv
Parsing SystemVerilog input from `./top_1365.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1eb81c46c7, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2626.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2626.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2626.sv
Parsing SystemVerilog input from `./top_2626.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3daddc81c, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1802.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1802.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1802.sv
Parsing SystemVerilog input from `./top_1802.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05dd86762d, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1668.sv
../../scripts/run_yosys.sh: line 3: 3278559 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1019.sv
../../scripts/run_yosys.sh: line 3: 3278560 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1027.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1027.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1027.sv
Parsing SystemVerilog input from `./top_1027.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90bb3c86b7, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2673.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2673.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2673.sv
Parsing SystemVerilog input from `./top_2673.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 52d88c859b, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1895.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1895.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1895.sv
Parsing SystemVerilog input from `./top_1895.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4bdb5e632c, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1026.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1026.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1026.sv
Parsing SystemVerilog input from `./top_1026.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ac172a4d8e, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2758.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2758.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2758.sv
Parsing SystemVerilog input from `./top_2758.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ed79595c2, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_607.sv
../../scripts/run_yosys.sh: line 3: 3278571 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_572.sv
../../scripts/run_yosys.sh: line 3: 3278572 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1784.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1784.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1784.sv
Parsing SystemVerilog input from `./top_1784.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5c1047428, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2786.sv
../../scripts/run_yosys.sh: line 3: 3278575 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1173.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1173.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1173.sv
Parsing SystemVerilog input from `./top_1173.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14cdde2554, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2232.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2232.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2232.sv
Parsing SystemVerilog input from `./top_2232.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 569efb5ae0, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_691.sv
../../scripts/run_yosys.sh: line 3: 3278580 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1465.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1465.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1465.sv
Parsing SystemVerilog input from `./top_1465.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4151d86af9, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_446.sv
../../scripts/run_yosys.sh: line 3: 3278583 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2632.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2632.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2632.sv
Parsing SystemVerilog input from `./top_2632.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fb66b42868, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1717.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1717.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1717.sv
Parsing SystemVerilog input from `./top_1717.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 44691b6505, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1525.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1525.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1525.sv
Parsing SystemVerilog input from `./top_1525.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: af7186150a, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1934.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1934.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1934.sv
Parsing SystemVerilog input from `./top_1934.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7a005c5a9b, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_7.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_7.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_7.sv
Parsing SystemVerilog input from `./top_7.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c8a7730bbd, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_759.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_759.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_759.sv
Parsing SystemVerilog input from `./top_759.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 43607c1631, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_970.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_970.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_970.sv
Parsing SystemVerilog input from `./top_970.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: feb82d3f84, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2253.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2253.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2253.sv
Parsing SystemVerilog input from `./top_2253.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a2cf84353, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2693.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2693.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2693.sv
Parsing SystemVerilog input from `./top_2693.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 374039a35d, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_143.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_143.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_143.sv
Parsing SystemVerilog input from `./top_143.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 492820c7a1, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_897.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_897.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_897.sv
Parsing SystemVerilog input from `./top_897.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eeb2165439, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1780.sv
../../scripts/run_yosys.sh: line 3: 3278606 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_889.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_889.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_889.sv
Parsing SystemVerilog input from `./top_889.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cb2a5e18d4, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1258.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1258.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1258.sv
Parsing SystemVerilog input from `./top_1258.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 28fcca7cae, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_183.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_183.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_183.sv
Parsing SystemVerilog input from `./top_183.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bdc2db9562, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_200.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_200.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_200.sv
Parsing SystemVerilog input from `./top_200.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e886e24e1a, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_601.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_601.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_601.sv
Parsing SystemVerilog input from `./top_601.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ae5c6323d1, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1461.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1461.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1461.sv
Parsing SystemVerilog input from `./top_1461.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 217f36751c, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2371.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2371.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2371.sv
Parsing SystemVerilog input from `./top_2371.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ad39ff5ae, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2207.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2207.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2207.sv
Parsing SystemVerilog input from `./top_2207.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bfd0a02a5a, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2465.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2465.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2465.sv
Parsing SystemVerilog input from `./top_2465.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6eadad12a2, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_367.sv
../../scripts/run_yosys.sh: line 3: 3278625 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_915.sv
../../scripts/run_yosys.sh: line 3: 3278626 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2716.sv
../../scripts/run_yosys.sh: line 3: 3278627 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2556.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2556.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2556.sv
Parsing SystemVerilog input from `./top_2556.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e34a68a421, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_357.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_357.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_357.sv
Parsing SystemVerilog input from `./top_357.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94a3ad0b15, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2844.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2844.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2844.sv
Parsing SystemVerilog input from `./top_2844.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 797e9a6a11, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2355.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2355.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2355.sv
Parsing SystemVerilog input from `./top_2355.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8087e68e3e, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2456.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2456.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2456.sv
Parsing SystemVerilog input from `./top_2456.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 978579e7b5, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_283.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_283.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_283.sv
Parsing SystemVerilog input from `./top_283.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fed8a5d284, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2888.sv
../../scripts/run_yosys.sh: line 3: 3278640 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_771.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_771.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_771.sv
Parsing SystemVerilog input from `./top_771.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e318cdad5b, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2836.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2836.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2836.sv
Parsing SystemVerilog input from `./top_2836.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ee5a896ce2, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1844.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1844.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1844.sv
Parsing SystemVerilog input from `./top_1844.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 256ca13921, CPU: user 0.02s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_495.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_495.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_495.sv
Parsing SystemVerilog input from `./top_495.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 902dc252c9, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1355.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1355.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1355.sv
Parsing SystemVerilog input from `./top_1355.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f1b91df069, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1244.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1244.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1244.sv
Parsing SystemVerilog input from `./top_1244.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd028adf16, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_161.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_161.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_161.sv
Parsing SystemVerilog input from `./top_161.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aa6b415579, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2718.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2718.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2718.sv
Parsing SystemVerilog input from `./top_2718.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 728c3186bd, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2981.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2981.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2981.sv
Parsing SystemVerilog input from `./top_2981.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a9c838b61e, CPU: user 0.02s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1383.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1383.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1383.sv
Parsing SystemVerilog input from `./top_1383.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0927785df7, CPU: user 0.02s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2692.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2692.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2692.sv
Parsing SystemVerilog input from `./top_2692.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e964eb3fd, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1514.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1514.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1514.sv
Parsing SystemVerilog input from `./top_1514.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd2caf1a3d, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2961.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2961.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2961.sv
Parsing SystemVerilog input from `./top_2961.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5571e5829c, CPU: user 0.04s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_830.sv
../../scripts/run_yosys.sh: line 3: 3278667 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_670.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_670.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_670.sv
Parsing SystemVerilog input from `./top_670.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c7093d30e4, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_656.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_656.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_656.sv
Parsing SystemVerilog input from `./top_656.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b1c7bc504b, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2899.sv
../../scripts/run_yosys.sh: line 3: 3278672 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_417.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_417.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_417.sv
Parsing SystemVerilog input from `./top_417.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5403dcbd7a, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2649.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2649.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2649.sv
Parsing SystemVerilog input from `./top_2649.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d7a5725182, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2614.sv
../../scripts/run_yosys.sh: line 3: 3278677 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2316.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2316.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2316.sv
Parsing SystemVerilog input from `./top_2316.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63299f78dc, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2992.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2992.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2992.sv
Parsing SystemVerilog input from `./top_2992.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ae8866894e, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1554.sv
../../scripts/run_yosys.sh: line 3: 3278682 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1088.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1088.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1088.sv
Parsing SystemVerilog input from `./top_1088.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea928e378c, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1893.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1893.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1893.sv
Parsing SystemVerilog input from `./top_1893.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4debe2e5a, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2617.sv
../../scripts/run_yosys.sh: line 3: 3278687 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_229.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_229.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_229.sv
Parsing SystemVerilog input from `./top_229.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 527011a996, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_439.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_439.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_439.sv
Parsing SystemVerilog input from `./top_439.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0ce9de93a, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2177.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2177.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2177.sv
Parsing SystemVerilog input from `./top_2177.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3fa291a800, CPU: user 0.00s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_803.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_803.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_803.sv
Parsing SystemVerilog input from `./top_803.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ba4822c8c, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2353.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2353.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2353.sv
Parsing SystemVerilog input from `./top_2353.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f2487654c0, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2554.sv
../../scripts/run_yosys.sh: line 3: 3278698 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2969.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2969.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2969.sv
Parsing SystemVerilog input from `./top_2969.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bce284e5bb, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2705.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2705.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2705.sv
Parsing SystemVerilog input from `./top_2705.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 867f0e4ddd, CPU: user 0.01s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1070.sv
../../scripts/run_yosys.sh: line 3: 3278703 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_782.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_782.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_782.sv
Parsing SystemVerilog input from `./top_782.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: be9afa5725, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_475.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_475.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_475.sv
Parsing SystemVerilog input from `./top_475.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 54a0f5354e, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_757.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_757.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_757.sv
Parsing SystemVerilog input from `./top_757.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f871e9f073, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_387.sv
../../scripts/run_yosys.sh: line 3: 3278710 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1901.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1901.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1901.sv
Parsing SystemVerilog input from `./top_1901.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 66220f7377, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1006.sv
../../scripts/run_yosys.sh: line 3: 3278713 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2578.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2578.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2578.sv
Parsing SystemVerilog input from `./top_2578.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c23037e0fa, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1494.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1494.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1494.sv
Parsing SystemVerilog input from `./top_1494.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7392659a67, CPU: user 0.02s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2144.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2144.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2144.sv
Parsing SystemVerilog input from `./top_2144.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d2fc87ac8f, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1496.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1496.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1496.sv
Parsing SystemVerilog input from `./top_1496.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 28aa1a97ca, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1108.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1108.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1108.sv
Parsing SystemVerilog input from `./top_1108.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 85c92cb948, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_493.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_493.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_493.sv
Parsing SystemVerilog input from `./top_493.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8fcae7f63b, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1015.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1015.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1015.sv
Parsing SystemVerilog input from `./top_1015.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4b38b1bfa9, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1043.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1043.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1043.sv
Parsing SystemVerilog input from `./top_1043.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8312c71fbe, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1149.sv
../../scripts/run_yosys.sh: line 3: 3278730 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_561.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_561.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_561.sv
Parsing SystemVerilog input from `./top_561.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 41441577f6, CPU: user 0.01s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1185.sv
../../scripts/run_yosys.sh: line 3: 3278733 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1981.sv
../../scripts/run_yosys.sh: line 3: 3278734 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1016.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1016.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1016.sv
Parsing SystemVerilog input from `./top_1016.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e3a315aa99, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1842.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1842.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1842.sv
Parsing SystemVerilog input from `./top_1842.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 13d4ed1e7f, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1836.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1836.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1836.sv
Parsing SystemVerilog input from `./top_1836.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b6f772e95, CPU: user 0.04s system 0.01s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_905.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_905.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_905.sv
Parsing SystemVerilog input from `./top_905.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 702dce9946, CPU: user 0.03s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_859.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_859.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_859.sv
Parsing SystemVerilog input from `./top_859.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5e02bb84c6, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_869.sv
../../scripts/run_yosys.sh: line 3: 3278745 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_930.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_930.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_930.sv
Parsing SystemVerilog input from `./top_930.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 84795878d0, CPU: user 0.05s system 0.03s, MEM: 90.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2452.sv
../../scripts/run_yosys.sh: line 3: 3278748 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_811.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_811.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_811.sv
Parsing SystemVerilog input from `./top_811.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 890160f022, CPU: user 0.03s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_841.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_841.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_841.sv
Parsing SystemVerilog input from `./top_841.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 524975ab7b, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2528.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2528.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2528.sv
Parsing SystemVerilog input from `./top_2528.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9852b2dd2c, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1761.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1761.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1761.sv
Parsing SystemVerilog input from `./top_1761.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 55960756cb, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1240.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1240.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1240.sv
Parsing SystemVerilog input from `./top_1240.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5f284e9abf, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2771.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2771.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2771.sv
Parsing SystemVerilog input from `./top_2771.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ffa192beb6, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2902.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2902.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2902.sv
Parsing SystemVerilog input from `./top_2902.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0999200b7b, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_854.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_854.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_854.sv
Parsing SystemVerilog input from `./top_854.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e5385fd69a, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_594.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_594.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_594.sv
Parsing SystemVerilog input from `./top_594.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3c780c5d3, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1452.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1452.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1452.sv
Parsing SystemVerilog input from `./top_1452.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c387122720, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_100.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_100.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_100.sv
Parsing SystemVerilog input from `./top_100.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e5ac29c87b, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1336.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1336.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1336.sv
Parsing SystemVerilog input from `./top_1336.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5eaacc8943, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1718.sv
../../scripts/run_yosys.sh: line 3: 3278773 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2070.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2070.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2070.sv
Parsing SystemVerilog input from `./top_2070.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5918cf94bb, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_912.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_912.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_912.sv
Parsing SystemVerilog input from `./top_912.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab4fc5bc30, CPU: user 0.03s system 0.01s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2405.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2405.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2405.sv
Parsing SystemVerilog input from `./top_2405.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 20e48e98e5, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1580.sv
../../scripts/run_yosys.sh: line 3: 3278780 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1600.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1600.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1600.sv
Parsing SystemVerilog input from `./top_1600.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1e7afad87, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2539.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2539.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2539.sv
Parsing SystemVerilog input from `./top_2539.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3578af9337, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2093.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2093.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2093.sv
Parsing SystemVerilog input from `./top_2093.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14a6857a89, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2642.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2642.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2642.sv
Parsing SystemVerilog input from `./top_2642.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 49c893ef22, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1632.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1632.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1632.sv
Parsing SystemVerilog input from `./top_1632.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 56fa9fa3a9, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2122.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2122.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2122.sv
Parsing SystemVerilog input from `./top_2122.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9327616395, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2383.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2383.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2383.sv
Parsing SystemVerilog input from `./top_2383.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c147c3bf8f, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1501.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1501.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1501.sv
Parsing SystemVerilog input from `./top_1501.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9997d3fbf5, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2276.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2276.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2276.sv
Parsing SystemVerilog input from `./top_2276.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c49cc17dd0, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1409.sv
../../scripts/run_yosys.sh: line 3: 3278799 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1590.sv
../../scripts/run_yosys.sh: line 3: 3278800 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_206.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_206.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_206.sv
Parsing SystemVerilog input from `./top_206.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eb857fc215, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_381.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_381.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_381.sv
Parsing SystemVerilog input from `./top_381.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 697c4b99d3, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_179.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_179.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_179.sv
Parsing SystemVerilog input from `./top_179.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a453e727ae, CPU: user 0.04s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1570.sv
../../scripts/run_yosys.sh: line 3: 3278807 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2320.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2320.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2320.sv
Parsing SystemVerilog input from `./top_2320.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5af56cc2eb, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2454.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2454.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2454.sv
Parsing SystemVerilog input from `./top_2454.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90c320e310, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2754.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2754.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2754.sv
Parsing SystemVerilog input from `./top_2754.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 646186f0a7, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_840.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_840.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_840.sv
Parsing SystemVerilog input from `./top_840.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1f5d1dacef, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1280.sv
../../scripts/run_yosys.sh: line 3: 3278816 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1665.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1665.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1665.sv
Parsing SystemVerilog input from `./top_1665.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 98c481b2b3, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_590.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_590.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_590.sv
Parsing SystemVerilog input from `./top_590.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4cc370ab87, CPU: user 0.02s system 0.04s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_532.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_532.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_532.sv
Parsing SystemVerilog input from `./top_532.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed20d92d7e, CPU: user 0.04s system 0.03s, MEM: 89.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2576.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2576.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2576.sv
Parsing SystemVerilog input from `./top_2576.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b68406bfa1, CPU: user 0.00s system 0.03s, MEM: 83.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2712.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2712.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2712.sv
Parsing SystemVerilog input from `./top_2712.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87894b58a7, CPU: user 0.03s system 0.03s, MEM: 89.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1753.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1753.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1753.sv
Parsing SystemVerilog input from `./top_1753.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 38c3280905, CPU: user 0.03s system 0.03s, MEM: 89.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1222.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1222.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1222.sv
Parsing SystemVerilog input from `./top_1222.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cadfc77ee1, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1887.sv
../../scripts/run_yosys.sh: line 3: 3278831 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1670.sv
../../scripts/run_yosys.sh: line 3: 3278832 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1375.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1375.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1375.sv
Parsing SystemVerilog input from `./top_1375.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eb3e50cb89, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1045.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1045.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1045.sv
Parsing SystemVerilog input from `./top_1045.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1098e28ee8, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_205.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_205.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_205.sv
Parsing SystemVerilog input from `./top_205.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 75bb152ba2, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1184.sv
../../scripts/run_yosys.sh: line 3: 3278839 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_715.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_715.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_715.sv
Parsing SystemVerilog input from `./top_715.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 29c2d675d6, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_323.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_323.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_323.sv
Parsing SystemVerilog input from `./top_323.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ddcacc572d, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_125.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_125.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_125.sv
Parsing SystemVerilog input from `./top_125.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7c5610e02b, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2426.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2426.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2426.sv
Parsing SystemVerilog input from `./top_2426.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 545ac18db5, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1683.sv
../../scripts/run_yosys.sh: line 3: 3278848 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2284.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2284.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2284.sv
Parsing SystemVerilog input from `./top_2284.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 50c2d8c769, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1559.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1559.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1559.sv
Parsing SystemVerilog input from `./top_1559.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4e7ffcbf94, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2694.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2694.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2694.sv
Parsing SystemVerilog input from `./top_2694.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bb2227f258, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1182.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1182.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1182.sv
Parsing SystemVerilog input from `./top_1182.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d6823e0c54, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2976.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2976.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2976.sv
Parsing SystemVerilog input from `./top_2976.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2149b82994, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2460.sv
../../scripts/run_yosys.sh: line 3: 3278859 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_828.sv
../../scripts/run_yosys.sh: line 3: 3278860 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2194.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2194.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2194.sv
Parsing SystemVerilog input from `./top_2194.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fe0e0aaf88, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_626.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_626.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_626.sv
Parsing SystemVerilog input from `./top_626.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f1930d5c9c, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1536.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1536.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1536.sv
Parsing SystemVerilog input from `./top_1536.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c11a8a1a0f, CPU: user 0.03s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2032.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2032.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2032.sv
Parsing SystemVerilog input from `./top_2032.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 06bd642af6, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1474.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1474.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1474.sv
Parsing SystemVerilog input from `./top_1474.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2bfd6252f9, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1779.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1779.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1779.sv
Parsing SystemVerilog input from `./top_1779.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e28b0544f, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2380.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2380.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2380.sv
Parsing SystemVerilog input from `./top_2380.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a3d9e43938, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2570.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2570.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2570.sv
Parsing SystemVerilog input from `./top_2570.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a8983058be, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2149.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2149.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2149.sv
Parsing SystemVerilog input from `./top_2149.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 62a3915fde, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1359.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1359.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1359.sv
Parsing SystemVerilog input from `./top_1359.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 054dba9648, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_659.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_659.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_659.sv
Parsing SystemVerilog input from `./top_659.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39452d1068, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1752.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1752.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1752.sv
Parsing SystemVerilog input from `./top_1752.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 241587b348, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_464.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_464.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_464.sv
Parsing SystemVerilog input from `./top_464.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8c199bb2c0, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2869.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2869.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2869.sv
Parsing SystemVerilog input from `./top_2869.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e29d76e57, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1768.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1768.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1768.sv
Parsing SystemVerilog input from `./top_1768.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df74ed8b89, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_281.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_281.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_281.sv
Parsing SystemVerilog input from `./top_281.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e87bae43f1, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2162.sv
../../scripts/run_yosys.sh: line 3: 3278893 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_47.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_47.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_47.sv
Parsing SystemVerilog input from `./top_47.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d9eeda3df9, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1196.sv
../../scripts/run_yosys.sh: line 3: 3278896 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2478.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2478.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2478.sv
Parsing SystemVerilog input from `./top_2478.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0542b00bd3, CPU: user 0.01s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1447.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1447.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1447.sv
Parsing SystemVerilog input from `./top_1447.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97b29da876, CPU: user 0.04s system 0.01s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_826.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_826.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_826.sv
Parsing SystemVerilog input from `./top_826.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d22bb506a, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_122.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_122.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_122.sv
Parsing SystemVerilog input from `./top_122.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1e03b23461, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_711.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_711.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_711.sv
Parsing SystemVerilog input from `./top_711.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8777759e50, CPU: user 0.02s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1839.sv
../../scripts/run_yosys.sh: line 3: 3278907 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2388.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2388.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2388.sv
Parsing SystemVerilog input from `./top_2388.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c9e64cb80, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1748.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1748.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1748.sv
Parsing SystemVerilog input from `./top_1748.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: be2425ec56, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_252.sv
../../scripts/run_yosys.sh: line 3: 3278912 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2784.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2784.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2784.sv
Parsing SystemVerilog input from `./top_2784.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d91823fec6, CPU: user 0.01s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1480.sv
../../scripts/run_yosys.sh: line 3: 3278915 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1835.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1835.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1835.sv
Parsing SystemVerilog input from `./top_1835.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64fae36151, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1990.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1990.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1990.sv
Parsing SystemVerilog input from `./top_1990.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39390b3ed3, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2458.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2458.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2458.sv
Parsing SystemVerilog input from `./top_2458.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d33b86ad5, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_564.sv
../../scripts/run_yosys.sh: line 3: 3278922 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1029.sv
../../scripts/run_yosys.sh: line 3: 3278923 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_514.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_514.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_514.sv
Parsing SystemVerilog input from `./top_514.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 74fcb91bf8, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 65% 1x hierarchy (0 sec), 34% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1548.sv
../../scripts/run_yosys.sh: line 3: 3278926 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_468.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_468.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_468.sv
Parsing SystemVerilog input from `./top_468.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6447f20df5, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2283.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2283.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2283.sv
Parsing SystemVerilog input from `./top_2283.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a661f8afeb, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1503.sv
../../scripts/run_yosys.sh: line 3: 3278931 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1888.sv
../../scripts/run_yosys.sh: line 3: 3278932 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_78.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_78.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_78.sv
Parsing SystemVerilog input from `./top_78.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9852a4e833, CPU: user 0.02s system 0.01s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2983.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2983.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2983.sv
Parsing SystemVerilog input from `./top_2983.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bba966ff6d, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1827.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1827.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1827.sv
Parsing SystemVerilog input from `./top_1827.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7aec912e47, CPU: user 0.04s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1227.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1227.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1227.sv
Parsing SystemVerilog input from `./top_1227.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5e4761459c, CPU: user 0.03s system 0.03s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_663.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_663.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_663.sv
Parsing SystemVerilog input from `./top_663.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6eb5343b99, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_689.sv
../../scripts/run_yosys.sh: line 3: 3278943 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1684.sv
../../scripts/run_yosys.sh: line 3: 3278944 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1034.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1034.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1034.sv
Parsing SystemVerilog input from `./top_1034.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 70ea403885, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_697.sv
../../scripts/run_yosys.sh: line 3: 3278947 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1454.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1454.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1454.sv
Parsing SystemVerilog input from `./top_1454.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3f7baed372, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_29.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_29.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_29.sv
Parsing SystemVerilog input from `./top_29.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed6e0e868f, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_565.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_565.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_565.sv
Parsing SystemVerilog input from `./top_565.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5596fc3001, CPU: user 0.03s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2917.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2917.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2917.sv
Parsing SystemVerilog input from `./top_2917.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f1221d358b, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1372.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1372.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1372.sv
Parsing SystemVerilog input from `./top_1372.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 426e955768, CPU: user 0.02s system 0.01s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_622.sv
../../scripts/run_yosys.sh: line 3: 3278959 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_780.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_780.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_780.sv
Parsing SystemVerilog input from `./top_780.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 574db2256e, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1046.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1046.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1046.sv
Parsing SystemVerilog input from `./top_1046.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8cd262ab3, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1809.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1809.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1809.sv
Parsing SystemVerilog input from `./top_1809.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d4ced85b08, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1876.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1876.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1876.sv
Parsing SystemVerilog input from `./top_1876.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d8d918932a, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_462.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_462.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_462.sv
Parsing SystemVerilog input from `./top_462.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cdcf2ce4b8, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2702.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2702.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2702.sv
Parsing SystemVerilog input from `./top_2702.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: de00764e64, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1429.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1429.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1429.sv
Parsing SystemVerilog input from `./top_1429.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a034e45b0, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2291.sv
../../scripts/run_yosys.sh: line 3: 3278980 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1678.sv
../../scripts/run_yosys.sh: line 3: 3278981 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_382.sv
../../scripts/run_yosys.sh: line 3: 3278984 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2945.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2945.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2945.sv
Parsing SystemVerilog input from `./top_2945.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63938a04ba, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2658.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2658.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2658.sv
Parsing SystemVerilog input from `./top_2658.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7c8bc49f0f, CPU: user 0.03s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1896.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1896.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1896.sv
Parsing SystemVerilog input from `./top_1896.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c09cb7dc1, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2931.sv
../../scripts/run_yosys.sh: line 3: 3278994 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2448.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2448.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2448.sv
Parsing SystemVerilog input from `./top_2448.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c2a04bea9d, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_19.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_19.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_19.sv
Parsing SystemVerilog input from `./top_19.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2d50649bb5, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2745.sv
../../scripts/run_yosys.sh: line 3: 3278999 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2761.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2761.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2761.sv
Parsing SystemVerilog input from `./top_2761.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: db74de86f4, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2350.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2350.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2350.sv
Parsing SystemVerilog input from `./top_2350.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 470674968b, CPU: user 0.02s system 0.04s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_218.sv
../../scripts/run_yosys.sh: line 3: 3279004 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_543.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_543.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_543.sv
Parsing SystemVerilog input from `./top_543.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7c6b1b9059, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1352.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1352.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1352.sv
Parsing SystemVerilog input from `./top_1352.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5d5370d764, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2397.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2397.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2397.sv
Parsing SystemVerilog input from `./top_2397.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a94561b5d0, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_685.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_685.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_685.sv
Parsing SystemVerilog input from `./top_685.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05c4ce689b, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1857.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1857.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1857.sv
Parsing SystemVerilog input from `./top_1857.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c722d56786, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2329.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2329.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2329.sv
Parsing SystemVerilog input from `./top_2329.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca3bc85726, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_409.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_409.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_409.sv
Parsing SystemVerilog input from `./top_409.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: faadcb6983, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2701.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2701.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2701.sv
Parsing SystemVerilog input from `./top_2701.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b0a5e890d, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2845.sv
../../scripts/run_yosys.sh: line 3: 3279024 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_982.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_982.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_982.sv
Parsing SystemVerilog input from `./top_982.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 78f15a215e, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2867.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2867.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2867.sv
Parsing SystemVerilog input from `./top_2867.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0370c8cd92, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_74.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_74.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_74.sv
Parsing SystemVerilog input from `./top_74.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4c8e94e6ae, CPU: user 0.05s system 0.01s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1661.sv
../../scripts/run_yosys.sh: line 3: 3279037 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1770.sv
../../scripts/run_yosys.sh: line 3: 3279038 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_467.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_467.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_467.sv
Parsing SystemVerilog input from `./top_467.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5ca8bd7ff7, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2272.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2272.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2272.sv
Parsing SystemVerilog input from `./top_2272.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 07364dbbd5, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1971.sv
../../scripts/run_yosys.sh: line 3: 3279043 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2318.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2318.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2318.sv
Parsing SystemVerilog input from `./top_2318.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 74fe3aee6e, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2878.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2878.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2878.sv
Parsing SystemVerilog input from `./top_2878.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 73cf21ee83, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_120.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_120.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_120.sv
Parsing SystemVerilog input from `./top_120.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c513c15a28, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_255.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_255.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_255.sv
Parsing SystemVerilog input from `./top_255.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e9ee6a4629, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1832.sv
../../scripts/run_yosys.sh: line 3: 3279053 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1463.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1463.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1463.sv
Parsing SystemVerilog input from `./top_1463.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b41bf0d1d7, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_73.sv
../../scripts/run_yosys.sh: line 3: 3279056 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1177.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1177.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1177.sv
Parsing SystemVerilog input from `./top_1177.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aa16e84a7d, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2835.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2835.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2835.sv
Parsing SystemVerilog input from `./top_2835.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 55bf98e05c, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_567.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_567.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_567.sv
Parsing SystemVerilog input from `./top_567.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8161e584a1, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2604.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2604.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2604.sv
Parsing SystemVerilog input from `./top_2604.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5c6a82719, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2009.sv
../../scripts/run_yosys.sh: line 3: 3279070 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_81.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_81.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_81.sv
Parsing SystemVerilog input from `./top_81.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4936f57160, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2394.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2394.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2394.sv
Parsing SystemVerilog input from `./top_2394.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5408a10d1f, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2282.sv
../../scripts/run_yosys.sh: line 3: 3279078 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1612.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1612.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1612.sv
Parsing SystemVerilog input from `./top_1612.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cea568a6e5, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2102.sv
../../scripts/run_yosys.sh: line 3: 3279081 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_637.sv
../../scripts/run_yosys.sh: line 3: 3279082 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2235.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2235.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2235.sv
Parsing SystemVerilog input from `./top_2235.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b1893cc33, CPU: user 0.03s system 0.04s, MEM: 89.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1593.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1593.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1593.sv
Parsing SystemVerilog input from `./top_1593.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37c39f71f9, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2309.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2309.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2309.sv
Parsing SystemVerilog input from `./top_2309.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aed5942dd2, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_177.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_177.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_177.sv
Parsing SystemVerilog input from `./top_177.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 69ef186c95, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1902.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1902.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1902.sv
Parsing SystemVerilog input from `./top_1902.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bac2acaa96, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1738.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1738.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1738.sv
Parsing SystemVerilog input from `./top_1738.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d2a0852737, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1739.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1739.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1739.sv
Parsing SystemVerilog input from `./top_1739.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 734801491f, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1254.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1254.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1254.sv
Parsing SystemVerilog input from `./top_1254.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dc293c2d16, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2124.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2124.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2124.sv
Parsing SystemVerilog input from `./top_2124.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eab636f77e, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2103.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2103.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2103.sv
Parsing SystemVerilog input from `./top_2103.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d0e24eefc3, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2585.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2585.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2585.sv
Parsing SystemVerilog input from `./top_2585.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5742eefe32, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_99.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_99.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_99.sv
Parsing SystemVerilog input from `./top_99.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4bcc0a9f31, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2216.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2216.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2216.sv
Parsing SystemVerilog input from `./top_2216.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed5ad8da46, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_518.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_518.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_518.sv
Parsing SystemVerilog input from `./top_518.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9b70e3d123, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2993.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2993.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2993.sv
Parsing SystemVerilog input from `./top_2993.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a63a444157, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2717.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2717.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2717.sv
Parsing SystemVerilog input from `./top_2717.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 838c52ad9d, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2332.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2332.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2332.sv
Parsing SystemVerilog input from `./top_2332.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 32ab4dd40e, CPU: user 0.02s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1905.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1905.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1905.sv
Parsing SystemVerilog input from `./top_1905.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f03769ff18, CPU: user 0.02s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2872.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2872.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2872.sv
Parsing SystemVerilog input from `./top_2872.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0afd496af, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1935.sv
../../scripts/run_yosys.sh: line 3: 3279127 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1759.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1759.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1759.sv
Parsing SystemVerilog input from `./top_1759.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5e0ddc8a6e, CPU: user 0.04s system 0.02s, MEM: 89.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1414.sv
../../scripts/run_yosys.sh: line 3: 3279130 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1558.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1558.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1558.sv
Parsing SystemVerilog input from `./top_1558.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b098b93e2, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_199.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_199.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_199.sv
Parsing SystemVerilog input from `./top_199.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d7af7038ad, CPU: user 0.02s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_330.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_330.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_330.sv
Parsing SystemVerilog input from `./top_330.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c34e018713, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1653.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1653.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1653.sv
Parsing SystemVerilog input from `./top_1653.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 264e98d9bf, CPU: user 0.02s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1235.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1235.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1235.sv
Parsing SystemVerilog input from `./top_1235.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a728cce870, CPU: user 0.01s system 0.02s, MEM: 83.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1926.sv
../../scripts/run_yosys.sh: line 3: 3279142 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1680.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1680.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1680.sv
Parsing SystemVerilog input from `./top_1680.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 358865ba20, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1965.sv
../../scripts/run_yosys.sh: line 3: 3279147 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1306.sv
../../scripts/run_yosys.sh: line 3: 3279148 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_246.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_246.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_246.sv
Parsing SystemVerilog input from `./top_246.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2623a5b2ec, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_549.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_549.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_549.sv
Parsing SystemVerilog input from `./top_549.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ac23645498, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1866.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1866.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1866.sv
Parsing SystemVerilog input from `./top_1866.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68ffd2631b, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2028.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2028.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2028.sv
Parsing SystemVerilog input from `./top_2028.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd797abbe4, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_364.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_364.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_364.sv
Parsing SystemVerilog input from `./top_364.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05be8f221a, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_732.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_732.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_732.sv
Parsing SystemVerilog input from `./top_732.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7a70c0177, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2039.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2039.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2039.sv
Parsing SystemVerilog input from `./top_2039.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c9b0eef6c, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1407.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1407.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1407.sv
Parsing SystemVerilog input from `./top_1407.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eff741d981, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1701.sv
../../scripts/run_yosys.sh: line 3: 3279168 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_149.sv
../../scripts/run_yosys.sh: line 3: 3279169 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1719.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1719.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1719.sv
Parsing SystemVerilog input from `./top_1719.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5801aacb30, CPU: user 0.02s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2638.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2638.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2638.sv
Parsing SystemVerilog input from `./top_2638.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d0ba3af70, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2776.sv
../../scripts/run_yosys.sh: line 3: 3279174 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_865.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_865.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_865.sv
Parsing SystemVerilog input from `./top_865.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dedaa3b5f8, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_498.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_498.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_498.sv
Parsing SystemVerilog input from `./top_498.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d4941a01ab, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2111.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2111.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2111.sv
Parsing SystemVerilog input from `./top_2111.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 23ac5d43e3, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2698.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2698.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2698.sv
Parsing SystemVerilog input from `./top_2698.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0521e4167d, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1655.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1655.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1655.sv
Parsing SystemVerilog input from `./top_1655.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eae382a273, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2256.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2256.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2256.sv
Parsing SystemVerilog input from `./top_2256.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 538c748d51, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2607.sv
../../scripts/run_yosys.sh: line 3: 3279190 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2065.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2065.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2065.sv
Parsing SystemVerilog input from `./top_2065.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 330473fb86, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1664.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1664.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1664.sv
Parsing SystemVerilog input from `./top_1664.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7c9b090335, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_329.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_329.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_329.sv
Parsing SystemVerilog input from `./top_329.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9fbdd6216f, CPU: user 0.03s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2996.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2996.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2996.sv
Parsing SystemVerilog input from `./top_2996.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05ce474406, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2560.sv
../../scripts/run_yosys.sh: line 3: 3279199 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2143.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2143.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2143.sv
Parsing SystemVerilog input from `./top_2143.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e983f13673, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_166.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_166.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_166.sv
Parsing SystemVerilog input from `./top_166.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9e56b77b74, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1155.sv
../../scripts/run_yosys.sh: line 3: 3279221 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_720.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_720.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_720.sv
Parsing SystemVerilog input from `./top_720.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cf3b08eefa, CPU: user 0.03s system 0.03s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_465.sv
../../scripts/run_yosys.sh: line 3: 3279235 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2496.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2496.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2496.sv
Parsing SystemVerilog input from `./top_2496.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4a6a57a47b, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2050.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2050.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2050.sv
Parsing SystemVerilog input from `./top_2050.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 83f35cd979, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_635.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_635.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_635.sv
Parsing SystemVerilog input from `./top_635.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c57bceff9b, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2930.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2930.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2930.sv
Parsing SystemVerilog input from `./top_2930.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd77b949f8, CPU: user 0.02s system 0.01s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_431.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_431.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_431.sv
Parsing SystemVerilog input from `./top_431.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a6ece40fd5, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2575.sv
../../scripts/run_yosys.sh: line 3: 3279251 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2900.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2900.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2900.sv
Parsing SystemVerilog input from `./top_2900.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 55e2f6d39b, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_969.sv
../../scripts/run_yosys.sh: line 3: 3279254 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_824.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_824.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_824.sv
Parsing SystemVerilog input from `./top_824.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd4a8c611b, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_185.sv
../../scripts/run_yosys.sh: line 3: 3279263 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1964.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1964.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1964.sv
Parsing SystemVerilog input from `./top_1964.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87daf30bdf, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2255.sv
../../scripts/run_yosys.sh: line 3: 3279266 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1868.sv
../../scripts/run_yosys.sh: line 3: 3279267 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_191.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_191.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_191.sv
Parsing SystemVerilog input from `./top_191.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0007bebe54, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_665.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_665.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_665.sv
Parsing SystemVerilog input from `./top_665.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60816dbfd8, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2115.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2115.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2115.sv
Parsing SystemVerilog input from `./top_2115.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eba15f60b8, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2686.sv
../../scripts/run_yosys.sh: line 3: 3279277 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_617.sv
../../scripts/run_yosys.sh: line 3: 3279278 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_109.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_109.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_109.sv
Parsing SystemVerilog input from `./top_109.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 33b989422f, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_157.sv
../../scripts/run_yosys.sh: line 3: 3279281 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1495.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1495.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1495.sv
Parsing SystemVerilog input from `./top_1495.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1966d8e58e, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_124.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_124.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_124.sv
Parsing SystemVerilog input from `./top_124.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 770c9f4b49, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_708.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_708.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_708.sv
Parsing SystemVerilog input from `./top_708.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a2aca484e, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_241.sv
../../scripts/run_yosys.sh: line 3: 3279288 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1860.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1860.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1860.sv
Parsing SystemVerilog input from `./top_1860.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dcfbc4fec6, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_331.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_331.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_331.sv
Parsing SystemVerilog input from `./top_331.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 42d1bc5c51, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1958.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1958.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1958.sv
Parsing SystemVerilog input from `./top_1958.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fdf264d4c8, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_66.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_66.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_66.sv
Parsing SystemVerilog input from `./top_66.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 570f61e933, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2147.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2147.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2147.sv
Parsing SystemVerilog input from `./top_2147.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97a53c9e99, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_946.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_946.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_946.sv
Parsing SystemVerilog input from `./top_946.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e66fb4928, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1890.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1890.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1890.sv
Parsing SystemVerilog input from `./top_1890.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b784c0c4e8, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2243.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2243.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2243.sv
Parsing SystemVerilog input from `./top_2243.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b90e123809, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_641.sv
../../scripts/run_yosys.sh: line 3: 3279308 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_62.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_62.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_62.sv
Parsing SystemVerilog input from `./top_62.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3a9cd276f, CPU: user 0.01s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2812.sv
../../scripts/run_yosys.sh: line 3: 3279311 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2240.sv
../../scripts/run_yosys.sh: line 3: 3279312 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1175.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1175.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1175.sv
Parsing SystemVerilog input from `./top_1175.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77bdd2dc00, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2530.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2530.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2530.sv
Parsing SystemVerilog input from `./top_2530.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e77e6e8c1a, CPU: user 0.00s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2125.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2125.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2125.sv
Parsing SystemVerilog input from `./top_2125.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 953c8fc23c, CPU: user 0.02s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2540.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2540.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2540.sv
Parsing SystemVerilog input from `./top_2540.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eadbc48564, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_761.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_761.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_761.sv
Parsing SystemVerilog input from `./top_761.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6954b62dcf, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1404.sv
../../scripts/run_yosys.sh: line 3: 3279326 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_93.sv
../../scripts/run_yosys.sh: line 3: 3279327 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2925.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2925.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2925.sv
Parsing SystemVerilog input from `./top_2925.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c638c08ef, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2568.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2568.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2568.sv
Parsing SystemVerilog input from `./top_2568.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14612027c4, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1048.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1048.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1048.sv
Parsing SystemVerilog input from `./top_1048.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e7a078a98, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2951.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2951.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2951.sv
Parsing SystemVerilog input from `./top_2951.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 03df72312b, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_523.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_523.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_523.sv
Parsing SystemVerilog input from `./top_523.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f6b2295f7, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2766.sv
../../scripts/run_yosys.sh: line 3: 3279341 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1080.sv
../../scripts/run_yosys.sh: line 3: 3279342 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_630.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_630.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_630.sv
Parsing SystemVerilog input from `./top_630.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8f35e3268, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2531.sv
../../scripts/run_yosys.sh: line 3: 3279345 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1484.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1484.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1484.sv
Parsing SystemVerilog input from `./top_1484.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c815dda496, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_190.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_190.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_190.sv
Parsing SystemVerilog input from `./top_190.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2375a288b5, CPU: user 0.02s system 0.04s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2640.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2640.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2640.sv
Parsing SystemVerilog input from `./top_2640.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c45a2ee48b, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_295.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_295.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_295.sv
Parsing SystemVerilog input from `./top_295.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c100576f5, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2436.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2436.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2436.sv
Parsing SystemVerilog input from `./top_2436.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 30bebdb8e5, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2361.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2361.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2361.sv
Parsing SystemVerilog input from `./top_2361.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e098fef04, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1065.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1065.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1065.sv
Parsing SystemVerilog input from `./top_1065.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d0230e3520, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2055.sv
../../scripts/run_yosys.sh: line 3: 3279363 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_728.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_728.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_728.sv
Parsing SystemVerilog input from `./top_728.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b71adb6c3, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_332.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_332.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_332.sv
Parsing SystemVerilog input from `./top_332.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a18bd7c2dd, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1156.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1156.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1156.sv
Parsing SystemVerilog input from `./top_1156.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 882a56d46b, CPU: user 0.05s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 78% 1x hierarchy (0 sec), 21% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1552.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1552.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1552.sv
Parsing SystemVerilog input from `./top_1552.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d9c31dc8d4, CPU: user 0.02s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_726.sv
../../scripts/run_yosys.sh: line 3: 3279372 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_220.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_220.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_220.sv
Parsing SystemVerilog input from `./top_220.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 364238b72b, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2026.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2026.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2026.sv
Parsing SystemVerilog input from `./top_2026.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b669420946, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_903.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_903.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_903.sv
Parsing SystemVerilog input from `./top_903.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5c59eb1e2a, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1180.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1180.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1180.sv
Parsing SystemVerilog input from `./top_1180.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 530c112e77, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1757.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1757.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1757.sv
Parsing SystemVerilog input from `./top_1757.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b0dff5318, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1560.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1560.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1560.sv
Parsing SystemVerilog input from `./top_1560.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bdfab64b83, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2088.sv
../../scripts/run_yosys.sh: line 3: 3279388 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_82.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_82.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_82.sv
Parsing SystemVerilog input from `./top_82.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d25d5d187, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1528.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1528.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1528.sv
Parsing SystemVerilog input from `./top_1528.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 29160345b0, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2488.sv
../../scripts/run_yosys.sh: line 3: 3279396 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_293.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_293.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_293.sv
Parsing SystemVerilog input from `./top_293.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 538bc0c637, CPU: user 0.03s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_481.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_481.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_481.sv
Parsing SystemVerilog input from `./top_481.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b213ddf4fa, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1693.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1693.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1693.sv
Parsing SystemVerilog input from `./top_1693.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19434ce382, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_174.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_174.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_174.sv
Parsing SystemVerilog input from `./top_174.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e19369ff0, CPU: user 0.01s system 0.02s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2052.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2052.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2052.sv
Parsing SystemVerilog input from `./top_2052.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: db2b086272, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_453.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_453.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_453.sv
Parsing SystemVerilog input from `./top_453.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 92cbb0d022, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1977.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1977.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1977.sv
Parsing SystemVerilog input from `./top_1977.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e28648d9d1, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2514.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2514.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2514.sv
Parsing SystemVerilog input from `./top_2514.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1f25dabbee, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2322.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2322.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2322.sv
Parsing SystemVerilog input from `./top_2322.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf0fae5766, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1299.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1299.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1299.sv
Parsing SystemVerilog input from `./top_1299.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d201181327, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2790.sv
../../scripts/run_yosys.sh: line 3: 3279417 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2605.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2605.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2605.sv
Parsing SystemVerilog input from `./top_2605.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6a3792195c, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1725.sv
../../scripts/run_yosys.sh: line 3: 3279420 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_513.sv
../../scripts/run_yosys.sh: line 3: 3279421 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1260.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1260.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1260.sv
Parsing SystemVerilog input from `./top_1260.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd2291b70a, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_833.sv
../../scripts/run_yosys.sh: line 3: 3279424 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2339.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2339.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2339.sv
Parsing SystemVerilog input from `./top_2339.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0db0b89332, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2682.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2682.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2682.sv
Parsing SystemVerilog input from `./top_2682.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3659055e9a, CPU: user 0.04s system 0.00s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2364.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2364.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2364.sv
Parsing SystemVerilog input from `./top_2364.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 291c6eb763, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1540.sv
../../scripts/run_yosys.sh: line 3: 3279434 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2197.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2197.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2197.sv
Parsing SystemVerilog input from `./top_2197.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6022eab3c9, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1057.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1057.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1057.sv
Parsing SystemVerilog input from `./top_1057.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d23cc8bef0, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_212.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_212.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_212.sv
Parsing SystemVerilog input from `./top_212.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4b3df2cdfa, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2239.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2239.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2239.sv
Parsing SystemVerilog input from `./top_2239.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab7df05202, CPU: user 0.03s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2735.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2735.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2735.sv
Parsing SystemVerilog input from `./top_2735.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a197e07bd3, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2600.sv
../../scripts/run_yosys.sh: line 3: 3279448 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1017.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1017.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1017.sv
Parsing SystemVerilog input from `./top_1017.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eeebc2a1cf, CPU: user 0.03s system 0.03s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1624.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1624.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1624.sv
Parsing SystemVerilog input from `./top_1624.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0fa9114a3, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_951.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_951.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_951.sv
Parsing SystemVerilog input from `./top_951.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0aa6410b5, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_315.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_315.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_315.sv
Parsing SystemVerilog input from `./top_315.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 55af02b186, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1974.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1974.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1974.sv
Parsing SystemVerilog input from `./top_1974.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 65c970fbb8, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2311.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2311.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2311.sv
Parsing SystemVerilog input from `./top_2311.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 07afaacf5e, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_8.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_8.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_8.sv
Parsing SystemVerilog input from `./top_8.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1c743fc74d, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1950.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1950.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1950.sv
Parsing SystemVerilog input from `./top_1950.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4e4042c7fc, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2713.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2713.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2713.sv
Parsing SystemVerilog input from `./top_2713.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fec35c6407, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2814.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2814.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2814.sv
Parsing SystemVerilog input from `./top_2814.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 157f67e0c0, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_245.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_245.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_245.sv
Parsing SystemVerilog input from `./top_245.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1458feb11d, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2743.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2743.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2743.sv
Parsing SystemVerilog input from `./top_2743.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 20d66acbc1, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2228.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2228.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2228.sv
Parsing SystemVerilog input from `./top_2228.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8a4aaca22, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_57.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_57.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_57.sv
Parsing SystemVerilog input from `./top_57.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0046fd80c6, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_31.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_31.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_31.sv
Parsing SystemVerilog input from `./top_31.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5f04cc0236, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2423.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2423.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2423.sv
Parsing SystemVerilog input from `./top_2423.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 335f737732, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_882.sv
../../scripts/run_yosys.sh: line 3: 3279487 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2274.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2274.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2274.sv
Parsing SystemVerilog input from `./top_2274.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e6006861c9, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1126.sv
../../scripts/run_yosys.sh: line 3: 3279490 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_20.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_20.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_20.sv
Parsing SystemVerilog input from `./top_20.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 23a42256ce, CPU: user 0.03s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2563.sv
../../scripts/run_yosys.sh: line 3: 3279493 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_798.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_798.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_798.sv
Parsing SystemVerilog input from `./top_798.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6eba275750, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2770.sv
../../scripts/run_yosys.sh: line 3: 3279496 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2085.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2085.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2085.sv
Parsing SystemVerilog input from `./top_2085.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f0c4a4e113, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2150.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2150.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2150.sv
Parsing SystemVerilog input from `./top_2150.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 913b1c8dd5, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1938.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1938.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1938.sv
Parsing SystemVerilog input from `./top_1938.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 965c50ab96, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1502.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1502.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1502.sv
Parsing SystemVerilog input from `./top_1502.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e957b2ef4, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_805.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_805.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_805.sv
Parsing SystemVerilog input from `./top_805.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c50159ccea, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_778.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_778.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_778.sv
Parsing SystemVerilog input from `./top_778.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ec54812d1d, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_871.sv
../../scripts/run_yosys.sh: line 3: 3279509 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2959.sv
../../scripts/run_yosys.sh: line 3: 3279510 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2742.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2742.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2742.sv
Parsing SystemVerilog input from `./top_2742.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e068b5ae5, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2257.sv
../../scripts/run_yosys.sh: line 3: 3279514 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_244.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_244.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_244.sv
Parsing SystemVerilog input from `./top_244.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c4bd40d5d2, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_672.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_672.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_672.sv
Parsing SystemVerilog input from `./top_672.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2aa98c815b, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1079.sv
../../scripts/run_yosys.sh: line 3: 3279521 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2100.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2100.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2100.sv
Parsing SystemVerilog input from `./top_2100.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0bdd8bcff8, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2762.sv
../../scripts/run_yosys.sh: line 3: 3279524 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1395.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1395.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1395.sv
Parsing SystemVerilog input from `./top_1395.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ae407be6f, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2721.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2721.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2721.sv
Parsing SystemVerilog input from `./top_2721.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 145a35674d, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_156.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_156.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_156.sv
Parsing SystemVerilog input from `./top_156.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 62cf89a610, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_492.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_492.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_492.sv
Parsing SystemVerilog input from `./top_492.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e024f91ee1, CPU: user 0.03s system 0.03s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1044.sv
../../scripts/run_yosys.sh: line 3: 3279536 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2670.sv
../../scripts/run_yosys.sh: line 3: 3279537 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1605.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1605.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1605.sv
Parsing SystemVerilog input from `./top_1605.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5356a6c7c, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2711.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2711.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2711.sv
Parsing SystemVerilog input from `./top_2711.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d40d30fd4d, CPU: user 0.02s system 0.04s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2484.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2484.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2484.sv
Parsing SystemVerilog input from `./top_2484.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5c871e3a16, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1259.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1259.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1259.sv
Parsing SystemVerilog input from `./top_1259.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d8977f544, CPU: user 0.05s system 0.03s, MEM: 90.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_447.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_447.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_447.sv
Parsing SystemVerilog input from `./top_447.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9bb41afff0, CPU: user 0.05s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1909.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1909.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1909.sv
Parsing SystemVerilog input from `./top_1909.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: db1280529b, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_566.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_566.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_566.sv
Parsing SystemVerilog input from `./top_566.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b01aaea391, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2156.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2156.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2156.sv
Parsing SystemVerilog input from `./top_2156.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc1ef9d9c6, CPU: user 0.03s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2181.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2181.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2181.sv
Parsing SystemVerilog input from `./top_2181.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a89bc793bf, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_519.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_519.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_519.sv
Parsing SystemVerilog input from `./top_519.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 224517dc24, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_435.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_435.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_435.sv
Parsing SystemVerilog input from `./top_435.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a504f20e3a, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1069.sv
../../scripts/run_yosys.sh: line 3: 3279563 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_917.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_917.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_917.sv
Parsing SystemVerilog input from `./top_917.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77a73758ef, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2244.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2244.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2244.sv
Parsing SystemVerilog input from `./top_2244.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f1aa05798a, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1589.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1589.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1589.sv
Parsing SystemVerilog input from `./top_1589.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b13e06a8f, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1641.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1641.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1641.sv
Parsing SystemVerilog input from `./top_1641.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5e8447f23a, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2920.sv
../../scripts/run_yosys.sh: line 3: 3279575 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1272.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1272.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1272.sv
Parsing SystemVerilog input from `./top_1272.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9d5e6ebe68, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1622.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1622.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1622.sv
Parsing SystemVerilog input from `./top_1622.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3dff29f082, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2200.sv
../../scripts/run_yosys.sh: line 3: 3279580 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2280.sv
../../scripts/run_yosys.sh: line 3: 3279581 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1110.sv
../../scripts/run_yosys.sh: line 3: 3279582 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2827.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2827.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2827.sv
Parsing SystemVerilog input from `./top_2827.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 95b2cbc55c, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_710.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_710.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_710.sv
Parsing SystemVerilog input from `./top_710.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c3f2cfae5, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1053.sv
../../scripts/run_yosys.sh: line 3: 3279587 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1485.sv
../../scripts/run_yosys.sh: line 3: 3279588 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_391.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_391.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_391.sv
Parsing SystemVerilog input from `./top_391.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 583933da17, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_818.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_818.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_818.sv
Parsing SystemVerilog input from `./top_818.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 202877bf7e, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_989.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_989.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_989.sv
Parsing SystemVerilog input from `./top_989.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b9bcc2c5a, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1630.sv
../../scripts/run_yosys.sh: line 3: 3279598 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2117.sv
../../scripts/run_yosys.sh: line 3: 3279599 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1086.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1086.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1086.sv
Parsing SystemVerilog input from `./top_1086.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fca5c1ee51, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1183.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1183.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1183.sv
Parsing SystemVerilog input from `./top_1183.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f50428701c, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1982.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1982.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1982.sv
Parsing SystemVerilog input from `./top_1982.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e88913d774, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1801.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1801.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1801.sv
Parsing SystemVerilog input from `./top_1801.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14f63f0bce, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1518.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1518.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1518.sv
Parsing SystemVerilog input from `./top_1518.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 029e80ca4b, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1102.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1102.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1102.sv
Parsing SystemVerilog input from `./top_1102.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39228c3793, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2132.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2132.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2132.sv
Parsing SystemVerilog input from `./top_2132.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 85146b6c09, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1371.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1371.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1371.sv
Parsing SystemVerilog input from `./top_1371.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 454f9fca34, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2629.sv
../../scripts/run_yosys.sh: line 3: 3279617 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1550.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1550.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1550.sv
Parsing SystemVerilog input from `./top_1550.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b442cc6696, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1031.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1031.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1031.sv
Parsing SystemVerilog input from `./top_1031.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5216cf638e, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1291.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1291.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1291.sv
Parsing SystemVerilog input from `./top_1291.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 65a40dfac1, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_48.sv
../../scripts/run_yosys.sh: line 3: 3279626 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1931.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1931.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1931.sv
Parsing SystemVerilog input from `./top_1931.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a0b4a4093d, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_392.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_392.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_392.sv
Parsing SystemVerilog input from `./top_392.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 81e7c8d1e8, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_933.sv
../../scripts/run_yosys.sh: line 3: 3279631 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_722.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_722.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_722.sv
Parsing SystemVerilog input from `./top_722.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 31cb2da348, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_289.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_289.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_289.sv
Parsing SystemVerilog input from `./top_289.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b9c3995ae, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2043.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2043.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2043.sv
Parsing SystemVerilog input from `./top_2043.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 888f25f766, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2396.sv
../../scripts/run_yosys.sh: line 3: 3279638 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2934.sv
../../scripts/run_yosys.sh: line 3: 3279639 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1913.sv
../../scripts/run_yosys.sh: line 3: 3279640 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2386.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2386.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2386.sv
Parsing SystemVerilog input from `./top_2386.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4c6285a38f, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_643.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_643.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_643.sv
Parsing SystemVerilog input from `./top_643.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0170658245, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2035.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2035.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2035.sv
Parsing SystemVerilog input from `./top_2035.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 02f4caa29e, CPU: user 0.03s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2994.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2994.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2994.sv
Parsing SystemVerilog input from `./top_2994.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff0299e706, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2922.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2922.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2922.sv
Parsing SystemVerilog input from `./top_2922.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63b38dee91, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1081.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1081.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1081.sv
Parsing SystemVerilog input from `./top_1081.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 80b71c416a, CPU: user 0.04s system 0.01s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_964.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_964.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_964.sv
Parsing SystemVerilog input from `./top_964.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9b9d41df07, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2220.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2220.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2220.sv
Parsing SystemVerilog input from `./top_2220.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4f424c14e7, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2140.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2140.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2140.sv
Parsing SystemVerilog input from `./top_2140.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5fc48f97f7, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1810.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1810.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1810.sv
Parsing SystemVerilog input from `./top_1810.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0e2682c92, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_216.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_216.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_216.sv
Parsing SystemVerilog input from `./top_216.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 54091ef959, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2323.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2323.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2323.sv
Parsing SystemVerilog input from `./top_2323.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3a211791c, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1562.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1562.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1562.sv
Parsing SystemVerilog input from `./top_1562.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d94ecbf0e9, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1423.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1423.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1423.sv
Parsing SystemVerilog input from `./top_1423.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5d1829ebcc, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_115.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_115.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_115.sv
Parsing SystemVerilog input from `./top_115.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4d50afaab, CPU: user 0.04s system 0.02s, MEM: 89.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2729.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2729.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2729.sv
Parsing SystemVerilog input from `./top_2729.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d37fd4a0f, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_847.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_847.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_847.sv
Parsing SystemVerilog input from `./top_847.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: de75c10739, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1912.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1912.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1912.sv
Parsing SystemVerilog input from `./top_1912.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64072cd6c2, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_923.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_923.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_923.sv
Parsing SystemVerilog input from `./top_923.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 73bd372b53, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1368.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1368.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1368.sv
Parsing SystemVerilog input from `./top_1368.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d085e4c531, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1804.sv
../../scripts/run_yosys.sh: line 3: 3279690 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2354.sv
../../scripts/run_yosys.sh: line 3: 3279691 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2439.sv
../../scripts/run_yosys.sh: line 3: 3279692 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_770.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_770.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_770.sv
Parsing SystemVerilog input from `./top_770.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e52661a112, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2421.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2421.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2421.sv
Parsing SystemVerilog input from `./top_2421.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: baaa3ba314, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2206.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2206.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2206.sv
Parsing SystemVerilog input from `./top_2206.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eef4bcd354, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1807.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1807.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1807.sv
Parsing SystemVerilog input from `./top_1807.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e6b623a738, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1171.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1171.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1171.sv
Parsing SystemVerilog input from `./top_1171.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1484f6046a, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2403.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2403.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2403.sv
Parsing SystemVerilog input from `./top_2403.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 47d71f97c9, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_558.sv
../../scripts/run_yosys.sh: line 3: 3279708 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1763.sv
../../scripts/run_yosys.sh: line 3: 3279709 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1367.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1367.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1367.sv
Parsing SystemVerilog input from `./top_1367.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87d7281b08, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2897.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2897.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2897.sv
Parsing SystemVerilog input from `./top_2897.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6ddd52748d, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2304.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2304.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2304.sv
Parsing SystemVerilog input from `./top_2304.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0154ee8639, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1380.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1380.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1380.sv
Parsing SystemVerilog input from `./top_1380.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d924b4b84b, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2527.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2527.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2527.sv
Parsing SystemVerilog input from `./top_2527.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 98df03bbcd, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2005.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2005.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2005.sv
Parsing SystemVerilog input from `./top_2005.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1263e93e54, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_755.sv
../../scripts/run_yosys.sh: line 3: 3279722 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2751.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2751.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2751.sv
Parsing SystemVerilog input from `./top_2751.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fb81a8b5f7, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2591.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2591.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2591.sv
Parsing SystemVerilog input from `./top_2591.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4e9fbdd72, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1907.sv
../../scripts/run_yosys.sh: line 3: 3279727 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1061.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1061.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1061.sv
Parsing SystemVerilog input from `./top_1061.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: edd45d0015, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2978.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2978.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2978.sv
Parsing SystemVerilog input from `./top_2978.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 82241b8999, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_496.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_496.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_496.sv
Parsing SystemVerilog input from `./top_496.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 439cc100e3, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2864.sv
../../scripts/run_yosys.sh: line 3: 3279735 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1616.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1616.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1616.sv
Parsing SystemVerilog input from `./top_1616.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9552e1eb7c, CPU: user 0.02s system 0.02s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1773.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1773.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1773.sv
Parsing SystemVerilog input from `./top_1773.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: af15df11e4, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_72.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_72.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_72.sv
Parsing SystemVerilog input from `./top_72.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5deee289e9, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_942.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_942.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_942.sv
Parsing SystemVerilog input from `./top_942.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1370489f14, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2691.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2691.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2691.sv
Parsing SystemVerilog input from `./top_2691.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ac041dfbe, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1456.sv
../../scripts/run_yosys.sh: line 3: 3279748 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1716.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1716.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1716.sv
Parsing SystemVerilog input from `./top_1716.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b33a858d47, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2501.sv
../../scripts/run_yosys.sh: line 3: 3279751 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1000.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1000.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1000.sv
Parsing SystemVerilog input from `./top_1000.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d4e9bc6d6, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2129.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2129.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2129.sv
Parsing SystemVerilog input from `./top_2129.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a346103625, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_88.sv
../../scripts/run_yosys.sh: line 3: 3279759 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1024.sv
../../scripts/run_yosys.sh: line 3: 3279760 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1054.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1054.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1054.sv
Parsing SystemVerilog input from `./top_1054.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8a0a04e289, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1232.sv
../../scripts/run_yosys.sh: line 3: 3279763 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2818.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2818.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2818.sv
Parsing SystemVerilog input from `./top_2818.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ddd4b73216, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2726.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2726.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2726.sv
Parsing SystemVerilog input from `./top_2726.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 15a792aea5, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1112.sv
../../scripts/run_yosys.sh: line 3: 3279771 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1405.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1405.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1405.sv
Parsing SystemVerilog input from `./top_1405.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fdf75e5f22, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2801.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2801.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2801.sv
Parsing SystemVerilog input from `./top_2801.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0a46ee8793, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1450.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1450.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1450.sv
Parsing SystemVerilog input from `./top_1450.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 487df78c3e, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_404.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_404.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_404.sv
Parsing SystemVerilog input from `./top_404.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4c0aadbb46, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1841.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1841.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1841.sv
Parsing SystemVerilog input from `./top_1841.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7f8ca0152d, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_775.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_775.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_775.sv
Parsing SystemVerilog input from `./top_775.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a480353dbc, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2116.sv
../../scripts/run_yosys.sh: line 3: 3279784 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2238.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2238.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2238.sv
Parsing SystemVerilog input from `./top_2238.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 20c967b5c7, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_547.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_547.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_547.sv
Parsing SystemVerilog input from `./top_547.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a9a638a641, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_56.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_56.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_56.sv
Parsing SystemVerilog input from `./top_56.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2b18c61dd8, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_363.sv
../../scripts/run_yosys.sh: line 3: 3279791 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_625.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_625.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_625.sv
Parsing SystemVerilog input from `./top_625.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 27345a3fdc, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_169.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_169.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_169.sv
Parsing SystemVerilog input from `./top_169.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 696f98ccf0, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_254.sv
../../scripts/run_yosys.sh: line 3: 3279796 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_596.sv
../../scripts/run_yosys.sh: line 3: 3279797 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1290.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1290.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1290.sv
Parsing SystemVerilog input from `./top_1290.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ffa2742a1, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2231.sv
../../scripts/run_yosys.sh: line 3: 3279800 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1141.sv
../../scripts/run_yosys.sh: line 3: 3279801 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_776.sv
../../scripts/run_yosys.sh: line 3: 3279802 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_597.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_597.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_597.sv
Parsing SystemVerilog input from `./top_597.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 67da472aac, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_279.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_279.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_279.sv
Parsing SystemVerilog input from `./top_279.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b3c33fc4b2, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2312.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2312.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2312.sv
Parsing SystemVerilog input from `./top_2312.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: db7eaf4fc3, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2748.sv
../../scripts/run_yosys.sh: line 3: 3279809 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2882.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2882.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2882.sv
Parsing SystemVerilog input from `./top_2882.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 354e848afd, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_632.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_632.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_632.sv
Parsing SystemVerilog input from `./top_632.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5c1e1f1010, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1788.sv
../../scripts/run_yosys.sh: line 3: 3279814 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_845.sv
../../scripts/run_yosys.sh: line 3: 3279815 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1941.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1941.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1941.sv
Parsing SystemVerilog input from `./top_1941.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a65d0c7b9c, CPU: user 0.04s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2906.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2906.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2906.sv
Parsing SystemVerilog input from `./top_2906.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 969044b412, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1400.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1400.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1400.sv
Parsing SystemVerilog input from `./top_1400.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64cfe99001, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_397.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_397.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_397.sv
Parsing SystemVerilog input from `./top_397.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77f2fa419e, CPU: user 0.03s system 0.01s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1433.sv
../../scripts/run_yosys.sh: line 3: 3279824 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1551.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1551.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1551.sv
Parsing SystemVerilog input from `./top_1551.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 309782668d, CPU: user 0.03s system 0.01s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1556.sv
../../scripts/run_yosys.sh: line 3: 3279827 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_615.sv
../../scripts/run_yosys.sh: line 3: 3279828 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1402.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1402.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1402.sv
Parsing SystemVerilog input from `./top_1402.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: afa842f8bb, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_261.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_261.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_261.sv
Parsing SystemVerilog input from `./top_261.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4e926b4346, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2097.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2097.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2097.sv
Parsing SystemVerilog input from `./top_2097.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 26941c8f7c, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1952.sv
../../scripts/run_yosys.sh: line 3: 3279835 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1961.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1961.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1961.sv
Parsing SystemVerilog input from `./top_1961.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f910ed6f6, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2755.sv
../../scripts/run_yosys.sh: line 3: 3279839 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2674.sv
../../scripts/run_yosys.sh: line 3: 3279840 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1363.sv
../../scripts/run_yosys.sh: line 3: 3279842 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2342.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2342.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2342.sv
Parsing SystemVerilog input from `./top_2342.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ec1c1bacb3, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1797.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1797.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1797.sv
Parsing SystemVerilog input from `./top_1797.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 91427f2f63, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1242.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1242.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1242.sv
Parsing SystemVerilog input from `./top_1242.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8f01eb2ee7, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1669.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1669.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1669.sv
Parsing SystemVerilog input from `./top_1669.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3702acbfba, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_768.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_768.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_768.sv
Parsing SystemVerilog input from `./top_768.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c2e432684, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2667.sv
../../scripts/run_yosys.sh: line 3: 3279854 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2647.sv
../../scripts/run_yosys.sh: line 3: 3279855 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_646.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_646.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_646.sv
Parsing SystemVerilog input from `./top_646.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 356e00d40c, CPU: user 0.02s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1471.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1471.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1471.sv
Parsing SystemVerilog input from `./top_1471.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99ebd81013, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_932.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_932.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_932.sv
Parsing SystemVerilog input from `./top_932.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c609ece331, CPU: user 0.04s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 78% 1x hierarchy (0 sec), 21% 2x read_verilog (0 sec), ...
Analyzing file: ./top_820.sv
../../scripts/run_yosys.sh: line 3: 3279862 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2363.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2363.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2363.sv
Parsing SystemVerilog input from `./top_2363.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ac13b04be6, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2313.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2313.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2313.sv
Parsing SystemVerilog input from `./top_2313.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 498ab6a526, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1362.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1362.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1362.sv
Parsing SystemVerilog input from `./top_1362.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7b37f7d088, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1297.sv
../../scripts/run_yosys.sh: line 3: 3279869 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2652.sv
../../scripts/run_yosys.sh: line 3: 3279870 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1197.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1197.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1197.sv
Parsing SystemVerilog input from `./top_1197.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e48da4ee83, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2166.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2166.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2166.sv
Parsing SystemVerilog input from `./top_2166.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4194892aa, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1529.sv
../../scripts/run_yosys.sh: line 3: 3279876 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_207.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_207.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_207.sv
Parsing SystemVerilog input from `./top_207.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 65efdce808, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_578.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_578.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_578.sv
Parsing SystemVerilog input from `./top_578.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 04de63ad38, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_524.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_524.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_524.sv
Parsing SystemVerilog input from `./top_524.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e928b6a56d, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_862.sv
../../scripts/run_yosys.sh: line 3: 3279888 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2104.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2104.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2104.sv
Parsing SystemVerilog input from `./top_2104.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 06b6ffad21, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1991.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1991.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1991.sv
Parsing SystemVerilog input from `./top_1991.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 78a669f8c1, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_838.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_838.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_838.sv
Parsing SystemVerilog input from `./top_838.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d415a75c47, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_294.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_294.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_294.sv
Parsing SystemVerilog input from `./top_294.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd40a38f93, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1483.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1483.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1483.sv
Parsing SystemVerilog input from `./top_1483.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 48c94ddf26, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2413.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2413.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2413.sv
Parsing SystemVerilog input from `./top_2413.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a7eab3f964, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_335.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_335.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_335.sv
Parsing SystemVerilog input from `./top_335.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 372b86bd9f, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2952.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2952.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2952.sv
Parsing SystemVerilog input from `./top_2952.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19174f35c4, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1376.sv
../../scripts/run_yosys.sh: line 3: 3279905 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_901.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_901.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_901.sv
Parsing SystemVerilog input from `./top_901.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7a4f587848, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_51.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_51.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_51.sv
Parsing SystemVerilog input from `./top_51.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4832f9c67b, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_690.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_690.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_690.sv
Parsing SystemVerilog input from `./top_690.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f723c5d19, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_403.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_403.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_403.sv
Parsing SystemVerilog input from `./top_403.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1f6339236c, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_586.sv
../../scripts/run_yosys.sh: line 3: 3279917 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_756.sv
../../scripts/run_yosys.sh: line 3: 3279920 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2225.sv
../../scripts/run_yosys.sh: line 3: 3279922 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_585.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_585.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_585.sv
Parsing SystemVerilog input from `./top_585.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c6a833c10a, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1642.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1642.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1642.sv
Parsing SystemVerilog input from `./top_1642.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7482780fc7, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2175.sv
../../scripts/run_yosys.sh: line 3: 3279927 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1279.sv
../../scripts/run_yosys.sh: line 3: 3279928 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2071.sv
../../scripts/run_yosys.sh: line 3: 3279929 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_213.sv
../../scripts/run_yosys.sh: line 3: 3279930 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_582.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_582.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_582.sv
Parsing SystemVerilog input from `./top_582.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9a0c37893b, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_410.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_410.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_410.sv
Parsing SystemVerilog input from `./top_410.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e3a41d112, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1351.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1351.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1351.sv
Parsing SystemVerilog input from `./top_1351.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 943ef48cbc, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2372.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2372.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2372.sv
Parsing SystemVerilog input from `./top_2372.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 179de8fe75, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1730.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1730.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1730.sv
Parsing SystemVerilog input from `./top_1730.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a653a5b6a, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2775.sv
../../scripts/run_yosys.sh: line 3: 3279941 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2356.sv
../../scripts/run_yosys.sh: line 3: 3279942 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2601.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2601.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2601.sv
Parsing SystemVerilog input from `./top_2601.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff4cbe5400, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2816.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2816.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2816.sv
Parsing SystemVerilog input from `./top_2816.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 04db735b5f, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1755.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1755.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1755.sv
Parsing SystemVerilog input from `./top_1755.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c2a2b0194f, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_472.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_472.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_472.sv
Parsing SystemVerilog input from `./top_472.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d2ec2bd832, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1174.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1174.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1174.sv
Parsing SystemVerilog input from `./top_1174.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d23aed2eeb, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1458.sv
../../scripts/run_yosys.sh: line 3: 3279953 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1050.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1050.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1050.sv
Parsing SystemVerilog input from `./top_1050.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e1431115f, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2498.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2498.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2498.sv
Parsing SystemVerilog input from `./top_2498.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c987bba820, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1584.sv
../../scripts/run_yosys.sh: line 3: 3279958 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2619.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2619.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2619.sv
Parsing SystemVerilog input from `./top_2619.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 312f198cfa, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1161.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1161.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1161.sv
Parsing SystemVerilog input from `./top_1161.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d7a1d5a33, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2661.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2661.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2661.sv
Parsing SystemVerilog input from `./top_2661.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1ba885821d, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2944.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2944.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2944.sv
Parsing SystemVerilog input from `./top_2944.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1aabf72a34, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_445.sv
../../scripts/run_yosys.sh: line 3: 3279970 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_983.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_983.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_983.sv
Parsing SystemVerilog input from `./top_983.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4969d92c32, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2417.sv
../../scripts/run_yosys.sh: line 3: 3279973 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_237.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_237.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_237.sv
Parsing SystemVerilog input from `./top_237.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a07bf5282, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1532.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1532.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1532.sv
Parsing SystemVerilog input from `./top_1532.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4abec30db9, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_61.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_61.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_61.sv
Parsing SystemVerilog input from `./top_61.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a3a376c61a, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1233.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1233.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1233.sv
Parsing SystemVerilog input from `./top_1233.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36f77820ed, CPU: user 0.03s system 0.03s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2400.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2400.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2400.sv
Parsing SystemVerilog input from `./top_2400.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: be9ded8612, CPU: user 0.03s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_948.sv
../../scripts/run_yosys.sh: line 3: 3279984 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1687.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1687.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1687.sv
Parsing SystemVerilog input from `./top_1687.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 410f9b5b11, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1820.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1820.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1820.sv
Parsing SystemVerilog input from `./top_1820.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63db2317f8, CPU: user 0.01s system 0.04s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1970.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1970.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1970.sv
Parsing SystemVerilog input from `./top_1970.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f00addbf70, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1397.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1397.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1397.sv
Parsing SystemVerilog input from `./top_1397.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dad2712d20, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1534.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1534.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1534.sv
Parsing SystemVerilog input from `./top_1534.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 16679a172d, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1084.sv
../../scripts/run_yosys.sh: line 3: 3279995 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2689.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2689.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2689.sv
Parsing SystemVerilog input from `./top_2689.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36c2ea2b23, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_140.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_140.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_140.sv
Parsing SystemVerilog input from `./top_140.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 57ff903ee6, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_904.sv
../../scripts/run_yosys.sh: line 3: 3280000 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1451.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1451.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1451.sv
Parsing SystemVerilog input from `./top_1451.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e528796de4, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1735.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1735.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1735.sv
Parsing SystemVerilog input from `./top_1735.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 33a208ad56, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2903.sv
../../scripts/run_yosys.sh: line 3: 3280006 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_233.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_233.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_233.sv
Parsing SystemVerilog input from `./top_233.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f018977650, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1535.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1535.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1535.sv
Parsing SystemVerilog input from `./top_1535.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39506bef1b, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_69.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_69.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_69.sv
Parsing SystemVerilog input from `./top_69.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1255bd0403, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2833.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2833.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2833.sv
Parsing SystemVerilog input from `./top_2833.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a506bb9d3d, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1955.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1955.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1955.sv
Parsing SystemVerilog input from `./top_1955.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 44e7a44b6d, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1219.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1219.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1219.sv
Parsing SystemVerilog input from `./top_1219.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f657344505, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1777.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1777.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1777.sv
Parsing SystemVerilog input from `./top_1777.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 27843d6f10, CPU: user 0.00s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2025.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2025.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2025.sv
Parsing SystemVerilog input from `./top_2025.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4f0448a9c, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_159.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_159.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_159.sv
Parsing SystemVerilog input from `./top_159.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 494841e45f, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_613.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_613.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_613.sv
Parsing SystemVerilog input from `./top_613.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 33159c269f, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_563.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_563.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_563.sv
Parsing SystemVerilog input from `./top_563.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2dfb326e66, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_921.sv
../../scripts/run_yosys.sh: line 3: 3280034 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1897.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1897.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1897.sv
Parsing SystemVerilog input from `./top_1897.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 89530f4ce2, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2593.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2593.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2593.sv
Parsing SystemVerilog input from `./top_2593.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9afce23796, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_45.sv
../../scripts/run_yosys.sh: line 3: 3280039 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_452.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_452.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_452.sv
Parsing SystemVerilog input from `./top_452.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1115b95287, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1285.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1285.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1285.sv
Parsing SystemVerilog input from `./top_1285.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1874faeec3, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2822.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2822.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2822.sv
Parsing SystemVerilog input from `./top_2822.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d646c4c52a, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2109.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2109.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2109.sv
Parsing SystemVerilog input from `./top_2109.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e5e0c8cd85, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2247.sv
../../scripts/run_yosys.sh: line 3: 3280048 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2153.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2153.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2153.sv
Parsing SystemVerilog input from `./top_2153.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ddddbfb9c5, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2349.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2349.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2349.sv
Parsing SystemVerilog input from `./top_2349.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 409abe6219, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2083.sv
../../scripts/run_yosys.sh: line 3: 3280053 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2450.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2450.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2450.sv
Parsing SystemVerilog input from `./top_2450.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4b264dc982, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1033.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1033.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1033.sv
Parsing SystemVerilog input from `./top_1033.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6ef642d0b4, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_895.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_895.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_895.sv
Parsing SystemVerilog input from `./top_895.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68e6c9a939, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1794.sv
../../scripts/run_yosys.sh: line 3: 3280060 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_929.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_929.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_929.sv
Parsing SystemVerilog input from `./top_929.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 93adc7408c, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_371.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_371.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_371.sv
Parsing SystemVerilog input from `./top_371.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2d66acdceb, CPU: user 0.03s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_872.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_872.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_872.sv
Parsing SystemVerilog input from `./top_872.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7613379b1f, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2273.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2273.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2273.sv
Parsing SystemVerilog input from `./top_2273.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c04a2e650, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_130.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_130.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_130.sv
Parsing SystemVerilog input from `./top_130.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aa62455b13, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2047.sv
../../scripts/run_yosys.sh: line 3: 3280071 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_644.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_644.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_644.sv
Parsing SystemVerilog input from `./top_644.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d17ddb054, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1322.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1322.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1322.sv
Parsing SystemVerilog input from `./top_1322.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a2e355ba93, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_815.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_815.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_815.sv
Parsing SystemVerilog input from `./top_815.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 45cc81cf6d, CPU: user 0.03s system 0.01s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2696.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2696.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2696.sv
Parsing SystemVerilog input from `./top_2696.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df422fd4d5, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2471.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2471.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2471.sv
Parsing SystemVerilog input from `./top_2471.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 757f314e8a, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1457.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1457.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1457.sv
Parsing SystemVerilog input from `./top_1457.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8d1eb13e47, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_22.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_22.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_22.sv
Parsing SystemVerilog input from `./top_22.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ead31596c6, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2811.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2811.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2811.sv
Parsing SystemVerilog input from `./top_2811.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fa0129a8d7, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_388.sv
../../scripts/run_yosys.sh: line 3: 3280088 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2294.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2294.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2294.sv
Parsing SystemVerilog input from `./top_2294.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14f37b75f7, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1119.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1119.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1119.sv
Parsing SystemVerilog input from `./top_1119.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab20baeb35, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2567.sv
../../scripts/run_yosys.sh: line 3: 3280093 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1691.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1691.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1691.sv
Parsing SystemVerilog input from `./top_1691.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d484d5d619, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_696.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_696.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_696.sv
Parsing SystemVerilog input from `./top_696.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e321d514f3, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1599.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1599.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1599.sv
Parsing SystemVerilog input from `./top_1599.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d5d90b2eb1, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_272.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_272.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_272.sv
Parsing SystemVerilog input from `./top_272.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 816208fc00, CPU: user 0.05s system 0.01s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2564.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2564.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2564.sv
Parsing SystemVerilog input from `./top_2564.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e6511cbc94, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1334.sv
../../scripts/run_yosys.sh: line 3: 3280104 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2679.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2679.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2679.sv
Parsing SystemVerilog input from `./top_2679.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a794656d3e, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_717.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_717.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_717.sv
Parsing SystemVerilog input from `./top_717.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bfa8e7a481, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1036.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1036.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1036.sv
Parsing SystemVerilog input from `./top_1036.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd0bd43436, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_704.sv
../../scripts/run_yosys.sh: line 3: 3280111 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2081.sv
../../scripts/run_yosys.sh: line 3: 3280112 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2873.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2873.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2873.sv
Parsing SystemVerilog input from `./top_2873.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 54db07bcc4, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1745.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1745.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1745.sv
Parsing SystemVerilog input from `./top_1745.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94af5cb075, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1077.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1077.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1077.sv
Parsing SystemVerilog input from `./top_1077.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f5532b556e, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_380.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_380.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_380.sv
Parsing SystemVerilog input from `./top_380.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: de05a028d5, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1654.sv
../../scripts/run_yosys.sh: line 3: 3280121 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1606.sv
../../scripts/run_yosys.sh: line 3: 3280122 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2736.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2736.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2736.sv
Parsing SystemVerilog input from `./top_2736.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a9621d98f0, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_995.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_995.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_995.sv
Parsing SystemVerilog input from `./top_995.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7c197ebd1a, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_911.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_911.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_911.sv
Parsing SystemVerilog input from `./top_911.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 393f0927c8, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2571.sv
../../scripts/run_yosys.sh: line 3: 3280129 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2203.sv
../../scripts/run_yosys.sh: line 3: 3280130 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2586.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2586.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2586.sv
Parsing SystemVerilog input from `./top_2586.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c681fac01, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_866.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_866.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_866.sv
Parsing SystemVerilog input from `./top_866.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2b7d2a9ad7, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1229.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1229.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1229.sv
Parsing SystemVerilog input from `./top_1229.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c908ddd628, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1286.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1286.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1286.sv
Parsing SystemVerilog input from `./top_1286.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dacd3de8f4, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1918.sv
../../scripts/run_yosys.sh: line 3: 3280139 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1847.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1847.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1847.sv
Parsing SystemVerilog input from `./top_1847.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3bf41fa355, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_645.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_645.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_645.sv
Parsing SystemVerilog input from `./top_645.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3425ddb24, CPU: user 0.03s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1742.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1742.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1742.sv
Parsing SystemVerilog input from `./top_1742.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 52fbd85708, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1338.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1338.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1338.sv
Parsing SystemVerilog input from `./top_1338.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3017370785, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_158.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_158.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_158.sv
Parsing SystemVerilog input from `./top_158.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f6956af1cc, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2858.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2858.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2858.sv
Parsing SystemVerilog input from `./top_2858.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 904175a779, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1398.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1398.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1398.sv
Parsing SystemVerilog input from `./top_1398.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a2702fa2dc, CPU: user 0.02s system 0.03s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1213.sv
../../scripts/run_yosys.sh: line 3: 3280154 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1911.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1911.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1911.sv
Parsing SystemVerilog input from `./top_1911.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 70cbe99528, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2158.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2158.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2158.sv
Parsing SystemVerilog input from `./top_2158.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d41f044739, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2768.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2768.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2768.sv
Parsing SystemVerilog input from `./top_2768.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9b128acb4d, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1346.sv
../../scripts/run_yosys.sh: line 3: 3280161 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_623.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_623.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_623.sv
Parsing SystemVerilog input from `./top_623.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9fbe5e9ec1, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_867.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_867.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_867.sv
Parsing SystemVerilog input from `./top_867.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b43cb1112, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_65.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_65.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_65.sv
Parsing SystemVerilog input from `./top_65.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b96ff3c2b, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_695.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_695.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_695.sv
Parsing SystemVerilog input from `./top_695.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6352910609, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2411.sv
../../scripts/run_yosys.sh: line 3: 3280170 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_251.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_251.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_251.sv
Parsing SystemVerilog input from `./top_251.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e9531f7d86, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2278.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2278.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2278.sv
Parsing SystemVerilog input from `./top_2278.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: abdae8e10f, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1468.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1468.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1468.sv
Parsing SystemVerilog input from `./top_1468.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 26e118cdd9, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1013.sv
../../scripts/run_yosys.sh: line 3: 3280177 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1516.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1516.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1516.sv
Parsing SystemVerilog input from `./top_1516.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cf2fb76beb, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_163.sv
../../scripts/run_yosys.sh: line 3: 3280180 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_322.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_322.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_322.sv
Parsing SystemVerilog input from `./top_322.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad7b323a68, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_649.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_649.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_649.sv
Parsing SystemVerilog input from `./top_649.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ca16aa1ad, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1609.sv
../../scripts/run_yosys.sh: line 3: 3280185 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2412.sv
../../scripts/run_yosys.sh: line 3: 3280186 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1988.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1988.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1988.sv
Parsing SystemVerilog input from `./top_1988.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8e56aaea94, CPU: user 0.03s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2740.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2740.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2740.sv
Parsing SystemVerilog input from `./top_2740.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f02b14223, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_819.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_819.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_819.sv
Parsing SystemVerilog input from `./top_819.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3465b27286, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2763.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2763.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2763.sv
Parsing SystemVerilog input from `./top_2763.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1c658ea40c, CPU: user 0.03s system 0.03s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2968.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2968.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2968.sv
Parsing SystemVerilog input from `./top_2968.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1dc828368c, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_816.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_816.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_816.sv
Parsing SystemVerilog input from `./top_816.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df8fb0ec4b, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2675.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2675.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2675.sv
Parsing SystemVerilog input from `./top_2675.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 81ca3db1a7, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_922.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_922.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_922.sv
Parsing SystemVerilog input from `./top_922.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dd7297eebb, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2341.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2341.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2341.sv
Parsing SystemVerilog input from `./top_2341.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c5c849a86, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2123.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2123.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2123.sv
Parsing SystemVerilog input from `./top_2123.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e48df62386, CPU: user 0.04s system 0.01s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_102.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_102.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_102.sv
Parsing SystemVerilog input from `./top_102.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0e06c1a312, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2687.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2687.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2687.sv
Parsing SystemVerilog input from `./top_2687.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3cade24ff9, CPU: user 0.00s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1470.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1470.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1470.sv
Parsing SystemVerilog input from `./top_1470.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 936cbc004a, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1396.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1396.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1396.sv
Parsing SystemVerilog input from `./top_1396.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ac60947db, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2049.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2049.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2049.sv
Parsing SystemVerilog input from `./top_2049.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4dfecdeb5d, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1364.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1364.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1364.sv
Parsing SystemVerilog input from `./top_1364.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf13a9ad3d, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1489.sv
../../scripts/run_yosys.sh: line 3: 3280219 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1014.sv
../../scripts/run_yosys.sh: line 3: 3280220 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1696.sv
../../scripts/run_yosys.sh: line 3: 3280221 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2846.sv
../../scripts/run_yosys.sh: line 3: 3280222 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1339.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1339.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1339.sv
Parsing SystemVerilog input from `./top_1339.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0b7ba9524c, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_666.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_666.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_666.sv
Parsing SystemVerilog input from `./top_666.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 465c54c834, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2663.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2663.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2663.sv
Parsing SystemVerilog input from `./top_2663.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9877ed5f62, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_544.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_544.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_544.sv
Parsing SystemVerilog input from `./top_544.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ede0c57b6, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2136.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2136.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2136.sv
Parsing SystemVerilog input from `./top_2136.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c8a0e3fd8c, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_428.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_428.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_428.sv
Parsing SystemVerilog input from `./top_428.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8d84b5688, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2562.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2562.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2562.sv
Parsing SystemVerilog input from `./top_2562.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a19b743ccc, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1853.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1853.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1853.sv
Parsing SystemVerilog input from `./top_1853.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 56913c7d7a, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2058.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2058.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2058.sv
Parsing SystemVerilog input from `./top_2058.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f37bee667c, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1585.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1585.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1585.sv
Parsing SystemVerilog input from `./top_1585.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 40cf0f391c, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1323.sv
../../scripts/run_yosys.sh: line 3: 3280243 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_415.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_415.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_415.sv
Parsing SystemVerilog input from `./top_415.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 485ba65efb, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1384.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1384.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1384.sv
Parsing SystemVerilog input from `./top_1384.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1d3733eb88, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_117.sv
../../scripts/run_yosys.sh: line 3: 3280248 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2127.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2127.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2127.sv
Parsing SystemVerilog input from `./top_2127.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bece0be7ac, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1151.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1151.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1151.sv
Parsing SystemVerilog input from `./top_1151.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4617ad9015, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_731.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_731.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_731.sv
Parsing SystemVerilog input from `./top_731.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f7280cd6f1, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2060.sv
../../scripts/run_yosys.sh: line 3: 3280255 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2504.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2504.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2504.sv
Parsing SystemVerilog input from `./top_2504.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ad3f0a157, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1442.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1442.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1442.sv
Parsing SystemVerilog input from `./top_1442.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 57f1f09bb6, CPU: user 0.03s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_978.sv
../../scripts/run_yosys.sh: line 3: 3280260 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1951.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1951.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1951.sv
Parsing SystemVerilog input from `./top_1951.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c838102203, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2623.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2623.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2623.sv
Parsing SystemVerilog input from `./top_2623.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6baaa12cb1, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2901.sv
../../scripts/run_yosys.sh: line 3: 3280265 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2344.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2344.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2344.sv
Parsing SystemVerilog input from `./top_2344.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 12bbb38f36, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2213.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2213.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2213.sv
Parsing SystemVerilog input from `./top_2213.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 31dc883428, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_114.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_114.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_114.sv
Parsing SystemVerilog input from `./top_114.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c74cd1efcb, CPU: user 0.03s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2180.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2180.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2180.sv
Parsing SystemVerilog input from `./top_2180.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5eefd2257, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_509.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_509.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_509.sv
Parsing SystemVerilog input from `./top_509.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 618ba3b2da, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_256.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_256.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_256.sv
Parsing SystemVerilog input from `./top_256.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5238827a48, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_703.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_703.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_703.sv
Parsing SystemVerilog input from `./top_703.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 69a99c74c4, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2306.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2306.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2306.sv
Parsing SystemVerilog input from `./top_2306.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b89054632, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_541.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_541.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_541.sv
Parsing SystemVerilog input from `./top_541.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9dfefba311, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2588.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2588.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2588.sv
Parsing SystemVerilog input from `./top_2588.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9e6bd148f1, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2190.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2190.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2190.sv
Parsing SystemVerilog input from `./top_2190.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 13a7f0093c, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2627.sv
../../scripts/run_yosys.sh: line 3: 3280288 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_954.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_954.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_954.sv
Parsing SystemVerilog input from `./top_954.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6adb785068, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1068.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1068.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1068.sv
Parsing SystemVerilog input from `./top_1068.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 814e7842d0, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2847.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2847.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2847.sv
Parsing SystemVerilog input from `./top_2847.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c073386343, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2.sv
Parsing SystemVerilog input from `./top_2.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11a5331fb6, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1464.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1464.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1464.sv
Parsing SystemVerilog input from `./top_1464.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 26280a278a, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1294.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1294.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1294.sv
Parsing SystemVerilog input from `./top_1294.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 58ba573350, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_411.sv
../../scripts/run_yosys.sh: line 3: 3280301 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1329.sv
../../scripts/run_yosys.sh: line 3: 3280302 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2252.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2252.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2252.sv
Parsing SystemVerilog input from `./top_2252.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 432f2a00f2, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2880.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2880.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2880.sv
Parsing SystemVerilog input from `./top_2880.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99a9cb5ecb, CPU: user 0.04s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2042.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2042.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2042.sv
Parsing SystemVerilog input from `./top_2042.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3527cb7d68, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1567.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1567.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1567.sv
Parsing SystemVerilog input from `./top_1567.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60f213aeae, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2114.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2114.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2114.sv
Parsing SystemVerilog input from `./top_2114.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8fc39e4d55, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1107.sv
../../scripts/run_yosys.sh: line 3: 3280313 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1643.sv
../../scripts/run_yosys.sh: line 3: 3280314 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2609.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2609.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2609.sv
Parsing SystemVerilog input from `./top_2609.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a01c91032, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1337.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1337.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1337.sv
Parsing SystemVerilog input from `./top_1337.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4782991c0, CPU: user 0.03s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1959.sv
../../scripts/run_yosys.sh: line 3: 3280319 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2513.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2513.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2513.sv
Parsing SystemVerilog input from `./top_2513.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c66968a5c5, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_336.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_336.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_336.sv
Parsing SystemVerilog input from `./top_336.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 900414e023, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1943.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1943.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1943.sv
Parsing SystemVerilog input from `./top_1943.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9b1fa5c5e3, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1578.sv
../../scripts/run_yosys.sh: line 3: 3280326 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_898.sv
../../scripts/run_yosys.sh: line 3: 3280327 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2444.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2444.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2444.sv
Parsing SystemVerilog input from `./top_2444.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e764aace42, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1760.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1760.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1760.sv
Parsing SystemVerilog input from `./top_1760.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b93cef7956, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2826.sv
../../scripts/run_yosys.sh: line 3: 3280332 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1106.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1106.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1106.sv
Parsing SystemVerilog input from `./top_1106.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c04af0a72e, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2041.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2041.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2041.sv
Parsing SystemVerilog input from `./top_2041.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9644c04d43, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1969.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1969.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1969.sv
Parsing SystemVerilog input from `./top_1969.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0b8a062f6c, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_52.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_52.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_52.sv
Parsing SystemVerilog input from `./top_52.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c47ade9788, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_83.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_83.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_83.sv
Parsing SystemVerilog input from `./top_83.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2dcd9e7e19, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_965.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_965.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_965.sv
Parsing SystemVerilog input from `./top_965.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2696c974fe, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2351.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2351.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2351.sv
Parsing SystemVerilog input from `./top_2351.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 32c4490eba, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2874.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2874.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2874.sv
Parsing SystemVerilog input from `./top_2874.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e968ee0d07, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1582.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1582.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1582.sv
Parsing SystemVerilog input from `./top_1582.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6f5bde0684, CPU: user 0.03s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_700.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_700.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_700.sv
Parsing SystemVerilog input from `./top_700.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b8c7012cb, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1710.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1710.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1710.sv
Parsing SystemVerilog input from `./top_1710.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8fd7205a1, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1316.sv
../../scripts/run_yosys.sh: line 3: 3280355 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_354.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_354.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_354.sv
Parsing SystemVerilog input from `./top_354.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9caa89e5fd, CPU: user 0.03s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_580.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_580.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_580.sv
Parsing SystemVerilog input from `./top_580.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bb90870e7c, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2376.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2376.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2376.sv
Parsing SystemVerilog input from `./top_2376.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5bcdc5c647, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2020.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2020.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2020.sv
Parsing SystemVerilog input from `./top_2020.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e7907cdcf, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2651.sv
../../scripts/run_yosys.sh: line 3: 3280364 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2040.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2040.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2040.sv
Parsing SystemVerilog input from `./top_2040.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f0cd0acd62, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_502.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_502.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_502.sv
Parsing SystemVerilog input from `./top_502.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e71dcb5bef, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1449.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1449.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1449.sv
Parsing SystemVerilog input from `./top_1449.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9765d9958b, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1488.sv
../../scripts/run_yosys.sh: line 3: 3280371 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_469.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_469.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_469.sv
Parsing SystemVerilog input from `./top_469.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed97e7d565, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_997.sv
../../scripts/run_yosys.sh: line 3: 3280374 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1776.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1776.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1776.sv
Parsing SystemVerilog input from `./top_1776.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2574abcb2a, CPU: user 0.02s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2904.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2904.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2904.sv
Parsing SystemVerilog input from `./top_2904.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1437d73111, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 65% 1x hierarchy (0 sec), 34% 2x read_verilog (0 sec), ...
Analyzing file: ./top_365.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_365.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_365.sv
Parsing SystemVerilog input from `./top_365.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0de4d773da, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1332.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1332.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1332.sv
Parsing SystemVerilog input from `./top_1332.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6240c94d0f, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2470.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2470.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2470.sv
Parsing SystemVerilog input from `./top_2470.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ec2d30b108, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2777.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2777.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2777.sv
Parsing SystemVerilog input from `./top_2777.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4a46710e31, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2516.sv
../../scripts/run_yosys.sh: line 3: 3280387 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_538.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_538.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_538.sv
Parsing SystemVerilog input from `./top_538.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a52f48f0b9, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_346.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_346.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_346.sv
Parsing SystemVerilog input from `./top_346.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9a99bf4120, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1215.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1215.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1215.sv
Parsing SystemVerilog input from `./top_1215.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 66b8295a8a, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1401.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1401.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1401.sv
Parsing SystemVerilog input from `./top_1401.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a60ae989dc, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1417.sv
../../scripts/run_yosys.sh: line 3: 3280396 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1154.sv
../../scripts/run_yosys.sh: line 3: 3280397 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1721.sv
../../scripts/run_yosys.sh: line 3: 3280398 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_542.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_542.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_542.sv
Parsing SystemVerilog input from `./top_542.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 44200aec4b, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1916.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1916.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1916.sv
Parsing SystemVerilog input from `./top_1916.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 74ea542279, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_688.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_688.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_688.sv
Parsing SystemVerilog input from `./top_688.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f5484ca746, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1799.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1799.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1799.sv
Parsing SystemVerilog input from `./top_1799.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 32bda7dd8c, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_68.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_68.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_68.sv
Parsing SystemVerilog input from `./top_68.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63dd0e597c, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2345.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2345.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2345.sv
Parsing SystemVerilog input from `./top_2345.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd2daff2d8, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1579.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1579.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1579.sv
Parsing SystemVerilog input from `./top_1579.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9069efa85f, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1412.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1412.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1412.sv
Parsing SystemVerilog input from `./top_1412.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2939b7514e, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2494.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2494.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2494.sv
Parsing SystemVerilog input from `./top_2494.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 32fcd7a0fa, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2015.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2015.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2015.sv
Parsing SystemVerilog input from `./top_2015.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 00ae096817, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_284.sv
../../scripts/run_yosys.sh: line 3: 3280419 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2395.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2395.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2395.sv
Parsing SystemVerilog input from `./top_2395.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5ad8014141, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1865.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1865.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1865.sv
Parsing SystemVerilog input from `./top_1865.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: db73be9b9c, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1416.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1416.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1416.sv
Parsing SystemVerilog input from `./top_1416.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eef14b5ba9, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1689.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1689.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1689.sv
Parsing SystemVerilog input from `./top_1689.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a9d4eb939, CPU: user 0.03s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_990.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_990.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_990.sv
Parsing SystemVerilog input from `./top_990.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e988c6efb6, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1157.sv
../../scripts/run_yosys.sh: line 3: 3280430 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2402.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2402.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2402.sv
Parsing SystemVerilog input from `./top_2402.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0962aeee2b, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1231.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1231.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1231.sv
Parsing SystemVerilog input from `./top_1231.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b402cd7f7, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1833.sv
../../scripts/run_yosys.sh: line 3: 3280435 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1220.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1220.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1220.sv
Parsing SystemVerilog input from `./top_1220.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5cc2637df1, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1767.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1767.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1767.sv
Parsing SystemVerilog input from `./top_1767.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 12e60b3de2, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_893.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_893.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_893.sv
Parsing SystemVerilog input from `./top_893.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fa43cbe51a, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_224.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_224.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_224.sv
Parsing SystemVerilog input from `./top_224.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2d4a9aecdc, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_788.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_788.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_788.sv
Parsing SystemVerilog input from `./top_788.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 59614e6568, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2295.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2295.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2295.sv
Parsing SystemVerilog input from `./top_2295.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1d10ece0f5, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1071.sv
../../scripts/run_yosys.sh: line 3: 3280448 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2433.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2433.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2433.sv
Parsing SystemVerilog input from `./top_2433.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 761a6a677d, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1052.sv
../../scripts/run_yosys.sh: line 3: 3280451 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1181.sv
../../scripts/run_yosys.sh: line 3: 3280452 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1128.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1128.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1128.sv
Parsing SystemVerilog input from `./top_1128.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 993ed16bbd, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2475.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2475.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2475.sv
Parsing SystemVerilog input from `./top_2475.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dc4e16f388, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2622.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2622.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2622.sv
Parsing SystemVerilog input from `./top_2622.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e1e79a7ba3, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_501.sv
../../scripts/run_yosys.sh: line 3: 3280459 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_239.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_239.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_239.sv
Parsing SystemVerilog input from `./top_239.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 051c4eb25b, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2561.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2561.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2561.sv
Parsing SystemVerilog input from `./top_2561.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1808ed249, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_971.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_971.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_971.sv
Parsing SystemVerilog input from `./top_971.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 931964b1cd, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1113.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1113.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1113.sv
Parsing SystemVerilog input from `./top_1113.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ef19b37eb, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1891.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1891.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1891.sv
Parsing SystemVerilog input from `./top_1891.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bad3496ec2, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1904.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1904.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1904.sv
Parsing SystemVerilog input from `./top_1904.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39fd3147a9, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2643.sv
../../scripts/run_yosys.sh: line 3: 3280472 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1163.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1163.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1163.sv
Parsing SystemVerilog input from `./top_1163.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c861f2fe1a, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2369.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2369.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2369.sv
Parsing SystemVerilog input from `./top_2369.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 30ebc98c42, CPU: user 0.02s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_141.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_141.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_141.sv
Parsing SystemVerilog input from `./top_141.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 431e7bcb6f, CPU: user 0.02s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_350.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_350.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_350.sv
Parsing SystemVerilog input from `./top_350.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 910e0a34b0, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1960.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1960.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1960.sv
Parsing SystemVerilog input from `./top_1960.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11563e31c1, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_342.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_342.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_342.sv
Parsing SystemVerilog input from `./top_342.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b1add74fcb, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2481.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2481.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2481.sv
Parsing SystemVerilog input from `./top_2481.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8c48a3391f, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_484.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_484.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_484.sv
Parsing SystemVerilog input from `./top_484.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eac2bd38f5, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1247.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1247.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1247.sv
Parsing SystemVerilog input from `./top_1247.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4978dfce5e, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2202.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2202.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2202.sv
Parsing SystemVerilog input from `./top_2202.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5dfb065509, CPU: user 0.02s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2185.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2185.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2185.sv
Parsing SystemVerilog input from `./top_2185.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 96f22afe4b, CPU: user 0.05s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1744.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1744.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1744.sv
Parsing SystemVerilog input from `./top_1744.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5596336871, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2557.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2557.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2557.sv
Parsing SystemVerilog input from `./top_2557.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 70af98aa71, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2152.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2152.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2152.sv
Parsing SystemVerilog input from `./top_2152.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 86100f4e69, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1195.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1195.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1195.sv
Parsing SystemVerilog input from `./top_1195.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6c3fbbf8bd, CPU: user 0.03s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1953.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1953.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1953.sv
Parsing SystemVerilog input from `./top_1953.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fcceef0700, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2810.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2810.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2810.sv
Parsing SystemVerilog input from `./top_2810.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cdfd7200b8, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_437.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_437.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_437.sv
Parsing SystemVerilog input from `./top_437.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99a74f0284, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1978.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1978.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1978.sv
Parsing SystemVerilog input from `./top_1978.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 349cc279d1, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1778.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1778.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1778.sv
Parsing SystemVerilog input from `./top_1778.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b584cff2f8, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_344.sv
../../scripts/run_yosys.sh: line 3: 3280513 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_807.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_807.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_807.sv
Parsing SystemVerilog input from `./top_807.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cfb91baf4a, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1568.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1568.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1568.sv
Parsing SystemVerilog input from `./top_1568.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9a1610d203, CPU: user 0.03s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1370.sv
../../scripts/run_yosys.sh: line 3: 3280518 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_321.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_321.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_321.sv
Parsing SystemVerilog input from `./top_321.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 10db0453a9, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_795.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_795.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_795.sv
Parsing SystemVerilog input from `./top_795.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: beedd3bf61, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2581.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2581.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2581.sv
Parsing SystemVerilog input from `./top_2581.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d8cf517812, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1343.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1343.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1343.sv
Parsing SystemVerilog input from `./top_1343.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7fc67899a, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_570.sv
../../scripts/run_yosys.sh: line 3: 3280527 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1042.sv
../../scripts/run_yosys.sh: line 3: 3280528 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2760.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2760.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2760.sv
Parsing SystemVerilog input from `./top_2760.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 24561d112c, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_500.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_500.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_500.sv
Parsing SystemVerilog input from `./top_500.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 59b667e516, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2337.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2337.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2337.sv
Parsing SystemVerilog input from `./top_2337.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 451108f3d2, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1104.sv
../../scripts/run_yosys.sh: line 3: 3280535 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2967.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2967.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2967.sv
Parsing SystemVerilog input from `./top_2967.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4506978147, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1512.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1512.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1512.sv
Parsing SystemVerilog input from `./top_1512.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a3293c6f8, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2999.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2999.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2999.sv
Parsing SystemVerilog input from `./top_2999.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ebaa7569de, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_748.sv
../../scripts/run_yosys.sh: line 3: 3280542 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_21.sv
../../scripts/run_yosys.sh: line 3: 3280543 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2219.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2219.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2219.sv
Parsing SystemVerilog input from `./top_2219.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c516d2041f, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2773.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2773.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2773.sv
Parsing SystemVerilog input from `./top_2773.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4d05b2f50, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1821.sv
../../scripts/run_yosys.sh: line 3: 3280548 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_633.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_633.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_633.sv
Parsing SystemVerilog input from `./top_633.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1a95829ec3, CPU: user 0.03s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2110.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2110.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2110.sv
Parsing SystemVerilog input from `./top_2110.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ae6f0b3a50, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2061.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2061.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2061.sv
Parsing SystemVerilog input from `./top_2061.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce15f5279b, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_40.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_40.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_40.sv
Parsing SystemVerilog input from `./top_40.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4214725a74, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2870.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2870.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2870.sv
Parsing SystemVerilog input from `./top_2870.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce86d14de0, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2842.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2842.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2842.sv
Parsing SystemVerilog input from `./top_2842.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 96558cf8c3, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_934.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_934.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_934.sv
Parsing SystemVerilog input from `./top_934.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0349161a2, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2525.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2525.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2525.sv
Parsing SystemVerilog input from `./top_2525.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 02d3fedf5b, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1305.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1305.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1305.sv
Parsing SystemVerilog input from `./top_1305.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 95d25f5890, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2170.sv
../../scripts/run_yosys.sh: line 3: 3280567 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_928.sv
../../scripts/run_yosys.sh: line 3: 3280568 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1530.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1530.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1530.sv
Parsing SystemVerilog input from `./top_1530.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a81b580bfb, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1666.sv
../../scripts/run_yosys.sh: line 3: 3280571 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_883.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_883.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_883.sv
Parsing SystemVerilog input from `./top_883.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ec3cc199b, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2187.sv
../../scripts/run_yosys.sh: line 3: 3280574 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_98.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_98.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_98.sv
Parsing SystemVerilog input from `./top_98.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 69815d43b4, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1917.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1917.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1917.sv
Parsing SystemVerilog input from `./top_1917.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b26032aaf, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2963.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2963.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2963.sv
Parsing SystemVerilog input from `./top_2963.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f59fcdd8bb, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1189.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1189.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1189.sv
Parsing SystemVerilog input from `./top_1189.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 927917745c, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_680.sv
../../scripts/run_yosys.sh: line 3: 3280583 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2538.sv
../../scripts/run_yosys.sh: line 3: 3280584 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1302.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1302.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1302.sv
Parsing SystemVerilog input from `./top_1302.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fb2861e5f7, CPU: user 0.04s system 0.02s, MEM: 89.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_107.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_107.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_107.sv
Parsing SystemVerilog input from `./top_107.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3bc0ab4499, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2512.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2512.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2512.sv
Parsing SystemVerilog input from `./top_2512.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c469296ba2, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2644.sv
../../scripts/run_yosys.sh: line 3: 3280591 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_171.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_171.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_171.sv
Parsing SystemVerilog input from `./top_171.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f161a81b99, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_810.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_810.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_810.sv
Parsing SystemVerilog input from `./top_810.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 020f706219, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_386.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_386.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_386.sv
Parsing SystemVerilog input from `./top_386.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e357daa579, CPU: user 0.03s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 77% 1x hierarchy (0 sec), 22% 2x read_verilog (0 sec), ...
Analyzing file: ./top_671.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_671.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_671.sv
Parsing SystemVerilog input from `./top_671.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c1314d51a4, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1066.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1066.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1066.sv
Parsing SystemVerilog input from `./top_1066.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 51ac4cfebe, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2001.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2001.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2001.sv
Parsing SystemVerilog input from `./top_2001.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 815c8b4692, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1598.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1598.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1598.sv
Parsing SystemVerilog input from `./top_1598.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2338901bfe, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_801.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_801.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_801.sv
Parsing SystemVerilog input from `./top_801.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 155e104236, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2932.sv
../../scripts/run_yosys.sh: line 3: 3280608 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_844.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_844.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_844.sv
Parsing SystemVerilog input from `./top_844.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d27233c30f, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1772.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1772.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1772.sv
Parsing SystemVerilog input from `./top_1772.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6694e0ffda, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_320.sv
../../scripts/run_yosys.sh: line 3: 3280613 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1996.sv
../../scripts/run_yosys.sh: line 3: 3280614 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1373.sv
../../scripts/run_yosys.sh: line 3: 3280615 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2731.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2731.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2731.sv
Parsing SystemVerilog input from `./top_2731.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2bf0c8a1e4, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2977.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2977.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2977.sv
Parsing SystemVerilog input from `./top_2977.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d4f537073, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1615.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1615.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1615.sv
Parsing SystemVerilog input from `./top_1615.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 96fb59ba3c, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2774.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2774.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2774.sv
Parsing SystemVerilog input from `./top_2774.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 46a3c3a796, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2984.sv
../../scripts/run_yosys.sh: line 3: 3280624 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1134.sv
../../scripts/run_yosys.sh: line 3: 3280625 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2479.sv
../../scripts/run_yosys.sh: line 3: 3280626 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_892.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_892.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_892.sv
Parsing SystemVerilog input from `./top_892.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b46058a2ed, CPU: user 0.03s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2415.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2415.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2415.sv
Parsing SystemVerilog input from `./top_2415.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1506e0941f, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2857.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2857.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2857.sv
Parsing SystemVerilog input from `./top_2857.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b615ec38c8, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2725.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2725.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2725.sv
Parsing SystemVerilog input from `./top_2725.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2004ff6fdd, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2034.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2034.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2034.sv
Parsing SystemVerilog input from `./top_2034.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d8b075bead, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2671.sv
../../scripts/run_yosys.sh: line 3: 3280637 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2334.sv
../../scripts/run_yosys.sh: line 3: 3280638 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2594.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2594.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2594.sv
Parsing SystemVerilog input from `./top_2594.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6394600f6a, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_210.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_210.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_210.sv
Parsing SystemVerilog input from `./top_210.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 98dace687a, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1393.sv
../../scripts/run_yosys.sh: line 3: 3280643 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2221.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2221.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2221.sv
Parsing SystemVerilog input from `./top_2221.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 13c12ca9d9, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_42.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_42.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_42.sv
Parsing SystemVerilog input from `./top_42.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 179497c9d0, CPU: user 0.04s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_664.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_664.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_664.sv
Parsing SystemVerilog input from `./top_664.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b9aa011cb, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_176.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_176.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_176.sv
Parsing SystemVerilog input from `./top_176.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cad2e3eb1f, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1727.sv
../../scripts/run_yosys.sh: line 3: 3280652 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2030.sv
../../scripts/run_yosys.sh: line 3: 3280653 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2598.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2598.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2598.sv
Parsing SystemVerilog input from `./top_2598.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c2fc91a0ca, CPU: user 0.03s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1096.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1096.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1096.sv
Parsing SystemVerilog input from `./top_1096.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ff899cd99, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2434.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2434.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2434.sv
Parsing SystemVerilog input from `./top_2434.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7b4a236ac4, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_478.sv
../../scripts/run_yosys.sh: line 3: 3280660 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2780.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2780.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2780.sv
Parsing SystemVerilog input from `./top_2780.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dd89875ce7, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_576.sv
../../scripts/run_yosys.sh: line 3: 3280663 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_839.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_839.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_839.sv
Parsing SystemVerilog input from `./top_839.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9279785dc4, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_705.sv
../../scripts/run_yosys.sh: line 3: 3280666 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_396.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_396.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_396.sv
Parsing SystemVerilog input from `./top_396.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 441abd7e4f, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_476.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_476.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_476.sv
Parsing SystemVerilog input from `./top_476.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca96b75b83, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1394.sv
../../scripts/run_yosys.sh: line 3: 3280671 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2293.sv
../../scripts/run_yosys.sh: line 3: 3280672 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1824.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1824.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1824.sv
Parsing SystemVerilog input from `./top_1824.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a091941bb1, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_426.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_426.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_426.sv
Parsing SystemVerilog input from `./top_426.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a40a21bf9b, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2474.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2474.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2474.sv
Parsing SystemVerilog input from `./top_2474.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cc0a6b9175, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1682.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1682.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1682.sv
Parsing SystemVerilog input from `./top_1682.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 020a779021, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2851.sv
../../scripts/run_yosys.sh: line 3: 3280681 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1477.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1477.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1477.sv
Parsing SystemVerilog input from `./top_1477.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1cb8fdcea2, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_764.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_764.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_764.sv
Parsing SystemVerilog input from `./top_764.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6419e8317a, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_215.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_215.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_215.sv
Parsing SystemVerilog input from `./top_215.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4b4469d338, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1249.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1249.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1249.sv
Parsing SystemVerilog input from `./top_1249.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d0efa2ec64, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_653.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_653.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_653.sv
Parsing SystemVerilog input from `./top_653.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2c5d778f7b, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2759.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2759.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2759.sv
Parsing SystemVerilog input from `./top_2759.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df7ddc4679, CPU: user 0.03s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1885.sv
../../scripts/run_yosys.sh: line 3: 3280694 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1214.sv
../../scripts/run_yosys.sh: line 3: 3280695 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_684.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_684.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_684.sv
Parsing SystemVerilog input from `./top_684.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 677bf81e1d, CPU: user 0.06s system 0.02s, MEM: 90.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2303.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2303.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2303.sv
Parsing SystemVerilog input from `./top_2303.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e02bc87835, CPU: user 0.03s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1420.sv
../../scripts/run_yosys.sh: line 3: 3280700 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_713.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_713.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_713.sv
Parsing SystemVerilog input from `./top_713.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 16b39ed58a, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1924.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1924.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1924.sv
Parsing SystemVerilog input from `./top_1924.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ccf47d8296, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_63.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_63.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_63.sv
Parsing SystemVerilog input from `./top_63.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2360a709ee, CPU: user 0.05s system 0.01s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_546.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_546.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_546.sv
Parsing SystemVerilog input from `./top_546.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2912364e67, CPU: user 0.03s system 0.01s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2298.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2298.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2298.sv
Parsing SystemVerilog input from `./top_2298.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 29610394cb, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2112.sv
../../scripts/run_yosys.sh: line 3: 3280711 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_589.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_589.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_589.sv
Parsing SystemVerilog input from `./top_589.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4cc1cc4b86, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2019.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2019.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2019.sv
Parsing SystemVerilog input from `./top_2019.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dc5cd79f6a, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_573.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_573.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_573.sv
Parsing SystemVerilog input from `./top_573.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9f0778638c, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2387.sv
../../scripts/run_yosys.sh: line 3: 3280718 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2896.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2896.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2896.sv
Parsing SystemVerilog input from `./top_2896.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 20ec2e536b, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1200.sv
../../scripts/run_yosys.sh: line 3: 3280721 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2196.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2196.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2196.sv
Parsing SystemVerilog input from `./top_2196.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0fc3e2c9da, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2677.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2677.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2677.sv
Parsing SystemVerilog input from `./top_2677.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5f192c5d20, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2290.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2290.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2290.sv
Parsing SystemVerilog input from `./top_2290.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 48523a419b, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1160.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1160.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1160.sv
Parsing SystemVerilog input from `./top_1160.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 354dbab385, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1117.sv
../../scripts/run_yosys.sh: line 3: 3280730 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1878.sv
../../scripts/run_yosys.sh: line 3: 3280731 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1479.sv
../../scripts/run_yosys.sh: line 3: 3280732 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_91.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_91.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_91.sv
Parsing SystemVerilog input from `./top_91.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dae260c52f, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2636.sv
../../scripts/run_yosys.sh: line 3: 3280735 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_95.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_95.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_95.sv
Parsing SystemVerilog input from `./top_95.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c10b094ffb, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1675.sv
../../scripts/run_yosys.sh: line 3: 3280738 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2551.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2551.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2551.sv
Parsing SystemVerilog input from `./top_2551.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dcbc83e284, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2831.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2831.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2831.sv
Parsing SystemVerilog input from `./top_2831.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed2443a10a, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2343.sv
../../scripts/run_yosys.sh: line 3: 3280743 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_454.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_454.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_454.sv
Parsing SystemVerilog input from `./top_454.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97334dec40, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2732.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2732.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2732.sv
Parsing SystemVerilog input from `./top_2732.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2f7bc480c9, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1520.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1520.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1520.sv
Parsing SystemVerilog input from `./top_1520.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf6b04cf0d, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2142.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2142.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2142.sv
Parsing SystemVerilog input from `./top_2142.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63d98bb37b, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_676.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_676.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_676.sv
Parsing SystemVerilog input from `./top_676.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fde7b540d4, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2543.sv
../../scripts/run_yosys.sh: line 3: 3280754 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_829.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_829.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_829.sv
Parsing SystemVerilog input from `./top_829.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d2b09ff82e, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_907.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_907.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_907.sv
Parsing SystemVerilog input from `./top_907.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a6f211e6ad, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_13.sv
../../scripts/run_yosys.sh: line 3: 3280759 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_470.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_470.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_470.sv
Parsing SystemVerilog input from `./top_470.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7edb12acf, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1237.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1237.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1237.sv
Parsing SystemVerilog input from `./top_1237.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8e97e1f50f, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1862.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1862.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1862.sv
Parsing SystemVerilog input from `./top_1862.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fdb0f3cbd0, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2106.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2106.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2106.sv
Parsing SystemVerilog input from `./top_2106.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 00aae83ddc, CPU: user 0.04s system 0.01s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2781.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2781.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2781.sv
Parsing SystemVerilog input from `./top_2781.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2880a692bd, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1741.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1741.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1741.sv
Parsing SystemVerilog input from `./top_1741.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 994c84391f, CPU: user 0.02s system 0.04s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_111.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_111.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_111.sv
Parsing SystemVerilog input from `./top_111.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0bccaa55d7, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2003.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2003.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2003.sv
Parsing SystemVerilog input from `./top_2003.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f0c15e5a6, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1228.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1228.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1228.sv
Parsing SystemVerilog input from `./top_1228.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 04ef45db7b, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_724.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_724.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_724.sv
Parsing SystemVerilog input from `./top_724.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 20af0065ad, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_556.sv
../../scripts/run_yosys.sh: line 3: 3280780 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_925.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_925.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_925.sv
Parsing SystemVerilog input from `./top_925.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14a381a130, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_164.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_164.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_164.sv
Parsing SystemVerilog input from `./top_164.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c814b8e02, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1979.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1979.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1979.sv
Parsing SystemVerilog input from `./top_1979.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5729ea55d8, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1326.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1326.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1326.sv
Parsing SystemVerilog input from `./top_1326.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce6ff00df8, CPU: user 0.04s system 0.03s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1074.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1074.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1074.sv
Parsing SystemVerilog input from `./top_1074.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 419f383f1f, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2486.sv
../../scripts/run_yosys.sh: line 3: 3280791 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_740.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_740.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_740.sv
Parsing SystemVerilog input from `./top_740.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a7e120a9c4, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_138.sv
../../scripts/run_yosys.sh: line 3: 3280794 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_686.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_686.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_686.sv
Parsing SystemVerilog input from `./top_686.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 177bfddf8c, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2168.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2168.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2168.sv
Parsing SystemVerilog input from `./top_2168.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c862af5f05, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1438.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1438.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1438.sv
Parsing SystemVerilog input from `./top_1438.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 562f383c0f, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1707.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1707.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1707.sv
Parsing SystemVerilog input from `./top_1707.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d1377306d, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2398.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2398.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2398.sv
Parsing SystemVerilog input from `./top_2398.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 67a9d49324, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2965.sv
../../scripts/run_yosys.sh: line 3: 3280805 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1277.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1277.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1277.sv
Parsing SystemVerilog input from `./top_1277.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 468007e5d5, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1660.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1660.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1660.sv
Parsing SystemVerilog input from `./top_1660.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 581552dcdb, CPU: user 0.04s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2660.sv
../../scripts/run_yosys.sh: line 3: 3280810 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_521.sv
../../scripts/run_yosys.sh: line 3: 3280811 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1455.sv
../../scripts/run_yosys.sh: line 3: 3280812 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_779.sv
../../scripts/run_yosys.sh: line 3: 3280813 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1640.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1640.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1640.sv
Parsing SystemVerilog input from `./top_1640.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 909b5b65ea, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1848.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1848.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1848.sv
Parsing SystemVerilog input from `./top_1848.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ede74bffd3, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1159.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1159.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1159.sv
Parsing SystemVerilog input from `./top_1159.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 353b6d85e5, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 77% 1x hierarchy (0 sec), 22% 2x read_verilog (0 sec), ...
Analyzing file: ./top_477.sv
../../scripts/run_yosys.sh: line 3: 3280820 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_383.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_383.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_383.sv
Parsing SystemVerilog input from `./top_383.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ceaf466148, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2331.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2331.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2331.sv
Parsing SystemVerilog input from `./top_2331.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7ebbc3c7bc, CPU: user 0.02s system 0.01s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_796.sv
../../scripts/run_yosys.sh: line 3: 3280825 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1256.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1256.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1256.sv
Parsing SystemVerilog input from `./top_1256.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: affb755b21, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_960.sv
../../scripts/run_yosys.sh: line 3: 3280828 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_434.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_434.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_434.sv
Parsing SystemVerilog input from `./top_434.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e1f3861dba, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_600.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_600.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_600.sv
Parsing SystemVerilog input from `./top_600.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a7cc4ea8f, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1831.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1831.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1831.sv
Parsing SystemVerilog input from `./top_1831.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9107079049, CPU: user 0.03s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1499.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1499.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1499.sv
Parsing SystemVerilog input from `./top_1499.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6aeddebf03, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_916.sv
../../scripts/run_yosys.sh: line 3: 3280837 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1750.sv
../../scripts/run_yosys.sh: line 3: 3280838 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1123.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1123.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1123.sv
Parsing SystemVerilog input from `./top_1123.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14371136e1, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_165.sv
../../scripts/run_yosys.sh: line 3: 3280841 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2506.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2506.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2506.sv
Parsing SystemVerilog input from `./top_2506.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d7080d78f3, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_359.sv
../../scripts/run_yosys.sh: line 3: 3280844 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2958.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2958.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2958.sv
Parsing SystemVerilog input from `./top_2958.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9bf648706b, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1253.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1253.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1253.sv
Parsing SystemVerilog input from `./top_1253.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: af019d851e, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1221.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1221.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1221.sv
Parsing SystemVerilog input from `./top_1221.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8694b5a00b, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1252.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1252.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1252.sv
Parsing SystemVerilog input from `./top_1252.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4d86c48d0, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_324.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_324.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_324.sv
Parsing SystemVerilog input from `./top_324.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 69b5cf305a, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1985.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1985.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1985.sv
Parsing SystemVerilog input from `./top_1985.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6afb2219ad, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_730.sv
../../scripts/run_yosys.sh: line 3: 3280857 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2233.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2233.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2233.sv
Parsing SystemVerilog input from `./top_2233.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 78d493ffe0, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1884.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1884.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1884.sv
Parsing SystemVerilog input from `./top_1884.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0288723ead, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2802.sv
../../scripts/run_yosys.sh: line 3: 3280862 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2489.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2489.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2489.sv
Parsing SystemVerilog input from `./top_2489.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3dace73940, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_575.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_575.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_575.sv
Parsing SystemVerilog input from `./top_575.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 441df49c48, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2871.sv
../../scripts/run_yosys.sh: line 3: 3280867 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_303.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_303.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_303.sv
Parsing SystemVerilog input from `./top_303.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4439a35be8, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2863.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2863.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2863.sv
Parsing SystemVerilog input from `./top_2863.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b51b241905, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_49.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_49.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_49.sv
Parsing SystemVerilog input from `./top_49.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a511bedec3, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2749.sv
../../scripts/run_yosys.sh: line 3: 3280874 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2053.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2053.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2053.sv
Parsing SystemVerilog input from `./top_2053.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e0ce3d84ee, CPU: user 0.03s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1281.sv
../../scripts/run_yosys.sh: line 3: 3280877 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2300.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2300.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2300.sv
Parsing SystemVerilog input from `./top_2300.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 41ecf50c3b, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_486.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_486.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_486.sv
Parsing SystemVerilog input from `./top_486.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cfc658c6c7, CPU: user 0.01s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2076.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2076.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2076.sv
Parsing SystemVerilog input from `./top_2076.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d8c1d9148, CPU: user 0.03s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_110.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_110.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_110.sv
Parsing SystemVerilog input from `./top_110.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b2d34144fd, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1586.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1586.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1586.sv
Parsing SystemVerilog input from `./top_1586.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 16afe79b32, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1443.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1443.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1443.sv
Parsing SystemVerilog input from `./top_1443.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9e10c8a480, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1145.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1145.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1145.sv
Parsing SystemVerilog input from `./top_1145.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 726c21a240, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_44.sv
../../scripts/run_yosys.sh: line 3: 3280892 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2830.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2830.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2830.sv
Parsing SystemVerilog input from `./top_2830.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dc6a3b2823, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1856.sv
../../scripts/run_yosys.sh: line 3: 3280895 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2778.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2778.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2778.sv
Parsing SystemVerilog input from `./top_2778.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 89c9fca44d, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1849.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1849.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1849.sv
Parsing SystemVerilog input from `./top_1849.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 57052ac8d6, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_972.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_972.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_972.sv
Parsing SystemVerilog input from `./top_972.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e26f939ec1, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1900.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1900.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1900.sv
Parsing SystemVerilog input from `./top_1900.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 689fc79897, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1553.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1553.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1553.sv
Parsing SystemVerilog input from `./top_1553.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6fe3a0f400, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2700.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2700.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2700.sv
Parsing SystemVerilog input from `./top_2700.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0737468d98, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_458.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_458.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_458.sv
Parsing SystemVerilog input from `./top_458.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b787d06528, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1504.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1504.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1504.sv
Parsing SystemVerilog input from `./top_1504.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64676ba631, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1333.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1333.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1333.sv
Parsing SystemVerilog input from `./top_1333.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d11a4f5575, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2553.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2553.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2553.sv
Parsing SystemVerilog input from `./top_2553.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8d0a3b79b2, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2534.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2534.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2534.sv
Parsing SystemVerilog input from `./top_2534.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9d0db72778, CPU: user 0.04s system 0.03s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_835.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_835.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_835.sv
Parsing SystemVerilog input from `./top_835.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce791063a2, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1648.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1648.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1648.sv
Parsing SystemVerilog input from `./top_1648.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f101250b66, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1563.sv
../../scripts/run_yosys.sh: line 3: 3280922 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2789.sv
../../scripts/run_yosys.sh: line 3: 3280923 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1927.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1927.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1927.sv
Parsing SystemVerilog input from `./top_1927.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1e9c9c292f, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2646.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2646.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2646.sv
Parsing SystemVerilog input from `./top_2646.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: efc5cc8127, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1892.sv
../../scripts/run_yosys.sh: line 3: 3280928 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1867.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1867.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1867.sv
Parsing SystemVerilog input from `./top_1867.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc8472b8be, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2507.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2507.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2507.sv
Parsing SystemVerilog input from `./top_2507.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d8ad128f83, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1647.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1647.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1647.sv
Parsing SystemVerilog input from `./top_1647.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad37ef0c09, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1945.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1945.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1945.sv
Parsing SystemVerilog input from `./top_1945.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 168b26d71a, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2765.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2765.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2765.sv
Parsing SystemVerilog input from `./top_2765.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cca2842d46, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1340.sv
../../scripts/run_yosys.sh: line 3: 3280939 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2286.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2286.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2286.sv
Parsing SystemVerilog input from `./top_2286.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99ce621e07, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2866.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2866.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2866.sv
Parsing SystemVerilog input from `./top_2866.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 49490aea73, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2738.sv
../../scripts/run_yosys.sh: line 3: 3280944 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2821.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2821.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2821.sv
Parsing SystemVerilog input from `./top_2821.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: abad748784, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_584.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_584.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_584.sv
Parsing SystemVerilog input from `./top_584.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4868985e19, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_248.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_248.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_248.sv
Parsing SystemVerilog input from `./top_248.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f8119af101, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2924.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2924.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2924.sv
Parsing SystemVerilog input from `./top_2924.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c65aed07b7, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_337.sv
../../scripts/run_yosys.sh: line 3: 3280953 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2461.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2461.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2461.sv
Parsing SystemVerilog input from `./top_2461.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8a134b926b, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_939.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_939.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_939.sv
Parsing SystemVerilog input from `./top_939.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7cf98b3d8f, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_924.sv
../../scripts/run_yosys.sh: line 3: 3280958 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2242.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2242.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2242.sv
Parsing SystemVerilog input from `./top_2242.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1674b9dc62, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_821.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_821.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_821.sv
Parsing SystemVerilog input from `./top_821.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11356a039a, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2949.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2949.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2949.sv
Parsing SystemVerilog input from `./top_2949.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 28ab9607af, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1276.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1276.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1276.sv
Parsing SystemVerilog input from `./top_1276.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e97bcede5, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2254.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2254.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2254.sv
Parsing SystemVerilog input from `./top_2254.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cdc014b75d, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1737.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1737.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1737.sv
Parsing SystemVerilog input from `./top_1737.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f4ab247877, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_306.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_306.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_306.sv
Parsing SystemVerilog input from `./top_306.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5fca73a62b, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2953.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2953.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2953.sv
Parsing SystemVerilog input from `./top_2953.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b02b7f13c0, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1634.sv
../../scripts/run_yosys.sh: line 3: 3280975 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2155.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2155.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2155.sv
Parsing SystemVerilog input from `./top_2155.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0c738a404, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2608.sv
../../scripts/run_yosys.sh: line 3: 3280978 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_167.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_167.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_167.sv
Parsing SystemVerilog input from `./top_167.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9b8aa2c5d4, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1089.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1089.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1089.sv
Parsing SystemVerilog input from `./top_1089.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7a9f791b5a, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2340.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2340.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2340.sv
Parsing SystemVerilog input from `./top_2340.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 621709c31b, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1388.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1388.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1388.sv
Parsing SystemVerilog input from `./top_1388.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd1e8eea9c, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_787.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_787.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_787.sv
Parsing SystemVerilog input from `./top_787.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b122fcaeb8, CPU: user 0.02s system 0.04s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1387.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1387.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1387.sv
Parsing SystemVerilog input from `./top_1387.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 13187679da, CPU: user 0.04s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1411.sv
../../scripts/run_yosys.sh: line 3: 3280991 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2947.sv
../../scripts/run_yosys.sh: line 3: 3280992 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2613.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2613.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2613.sv
Parsing SystemVerilog input from `./top_2613.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff71d252b4, CPU: user 0.01s system 0.04s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2744.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2744.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2744.sv
Parsing SystemVerilog input from `./top_2744.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19f8a9cf8f, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_55.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_55.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_55.sv
Parsing SystemVerilog input from `./top_55.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37ccbbbdff, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_825.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_825.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_825.sv
Parsing SystemVerilog input from `./top_825.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 47ee11dace, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2138.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2138.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2138.sv
Parsing SystemVerilog input from `./top_2138.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eae41fa503, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2074.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2074.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2074.sv
Parsing SystemVerilog input from `./top_2074.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 89812bdc9a, CPU: user 0.01s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2120.sv
../../scripts/run_yosys.sh: line 3: 3281005 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1382.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1382.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1382.sv
Parsing SystemVerilog input from `./top_1382.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3722421bae, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1296.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1296.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1296.sv
Parsing SystemVerilog input from `./top_1296.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8f625181f7, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_23.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_23.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_23.sv
Parsing SystemVerilog input from `./top_23.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4fb8ff63fe, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_765.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_765.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_765.sv
Parsing SystemVerilog input from `./top_765.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f2712bb585, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1039.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1039.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1039.sv
Parsing SystemVerilog input from `./top_1039.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d427f9a935, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_595.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_595.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_595.sv
Parsing SystemVerilog input from `./top_595.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0e9b87ee92, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2824.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2824.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2824.sv
Parsing SystemVerilog input from `./top_2824.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ac2e7a91b, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1720.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1720.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1720.sv
Parsing SystemVerilog input from `./top_1720.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5992ddd7bc, CPU: user 0.01s system 0.03s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2404.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2404.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2404.sv
Parsing SystemVerilog input from `./top_2404.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab0ad55f07, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1783.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1783.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1783.sv
Parsing SystemVerilog input from `./top_1783.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 806360c8bb, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1658.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1658.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1658.sv
Parsing SystemVerilog input from `./top_1658.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aba8a9a614, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_249.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_249.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_249.sv
Parsing SystemVerilog input from `./top_249.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: abc35ffbaa, CPU: user 0.03s system 0.04s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2885.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2885.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2885.sv
Parsing SystemVerilog input from `./top_2885.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e4b50cd7cf, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2834.sv
../../scripts/run_yosys.sh: line 3: 3281032 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2440.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2440.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2440.sv
Parsing SystemVerilog input from `./top_2440.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8511bb47bc, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_850.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_850.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_850.sv
Parsing SystemVerilog input from `./top_850.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2c1f7967d2, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1623.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1623.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1623.sv
Parsing SystemVerilog input from `./top_1623.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c6268b167b, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1073.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1073.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1073.sv
Parsing SystemVerilog input from `./top_1073.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 442f8cc1ef, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1426.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1426.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1426.sv
Parsing SystemVerilog input from `./top_1426.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b1dee4ce87, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1629.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1629.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1629.sv
Parsing SystemVerilog input from `./top_1629.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eaa58a0299, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2520.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2520.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2520.sv
Parsing SystemVerilog input from `./top_2520.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6772d6e436, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2908.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2908.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2908.sv
Parsing SystemVerilog input from `./top_2908.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: adf95b2691, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_599.sv
../../scripts/run_yosys.sh: line 3: 3281049 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2518.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2518.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2518.sv
Parsing SystemVerilog input from `./top_2518.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 593363d0f4, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_991.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_991.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_991.sv
Parsing SystemVerilog input from `./top_991.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e35c6dd2d, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2045.sv
../../scripts/run_yosys.sh: line 3: 3281054 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2798.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2798.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2798.sv
Parsing SystemVerilog input from `./top_2798.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 887a94cdbd, CPU: user 0.02s system 0.01s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2462.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2462.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2462.sv
Parsing SystemVerilog input from `./top_2462.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d676c2e1a1, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_887.sv
../../scripts/run_yosys.sh: line 3: 3281059 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2459.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2459.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2459.sv
Parsing SystemVerilog input from `./top_2459.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6a6e76aa9d, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1775.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1775.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1775.sv
Parsing SystemVerilog input from `./top_1775.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e34bd48501, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1963.sv
../../scripts/run_yosys.sh: line 3: 3281064 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1628.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1628.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1628.sv
Parsing SystemVerilog input from `./top_1628.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94f8a68df6, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_554.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_554.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_554.sv
Parsing SystemVerilog input from `./top_554.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4b31b20869, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1785.sv
../../scripts/run_yosys.sh: line 3: 3281069 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_679.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_679.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_679.sv
Parsing SystemVerilog input from `./top_679.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b2dfad124, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 78% 1x hierarchy (0 sec), 21% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2281.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2281.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2281.sv
Parsing SystemVerilog input from `./top_2281.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 693ad4b763, CPU: user 0.01s system 0.02s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 65% 1x hierarchy (0 sec), 34% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2928.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2928.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2928.sv
Parsing SystemVerilog input from `./top_2928.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2c2fe7c8a2, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_276.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_276.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_276.sv
Parsing SystemVerilog input from `./top_276.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3521b29b3d, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1507.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1507.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1507.sv
Parsing SystemVerilog input from `./top_1507.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2c60b22a01, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1650.sv
../../scripts/run_yosys.sh: line 3: 3281080 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1369.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1369.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1369.sv
Parsing SystemVerilog input from `./top_1369.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab1ba4ab16, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_979.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_979.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_979.sv
Parsing SystemVerilog input from `./top_979.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 706c9f78ce, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2753.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2753.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2753.sv
Parsing SystemVerilog input from `./top_2753.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 40caaa9b28, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_890.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_890.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_890.sv
Parsing SystemVerilog input from `./top_890.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e51c9fef64, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_806.sv
../../scripts/run_yosys.sh: line 3: 3281089 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_974.sv
../../scripts/run_yosys.sh: line 3: 3281090 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1765.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1765.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1765.sv
Parsing SystemVerilog input from `./top_1765.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d7e160472a, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1008.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1008.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1008.sv
Parsing SystemVerilog input from `./top_1008.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1a38106e0c, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_774.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_774.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_774.sv
Parsing SystemVerilog input from `./top_774.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2f3c82a4c0, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2469.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2469.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2469.sv
Parsing SystemVerilog input from `./top_2469.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37e1d94cb5, CPU: user 0.02s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2068.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2068.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2068.sv
Parsing SystemVerilog input from `./top_2068.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8cbc41d587, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1614.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1614.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1614.sv
Parsing SystemVerilog input from `./top_1614.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f38a29c4d4, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_71.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_71.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_71.sv
Parsing SystemVerilog input from `./top_71.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 44bc587e37, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1997.sv
../../scripts/run_yosys.sh: line 3: 3281105 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2942.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2942.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2942.sv
Parsing SystemVerilog input from `./top_2942.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 56bf0e1841, CPU: user 0.04s system 0.02s, MEM: 89.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2420.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2420.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2420.sv
Parsing SystemVerilog input from `./top_2420.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19724f5324, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1078.sv
../../scripts/run_yosys.sh: line 3: 3281110 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_327.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_327.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_327.sv
Parsing SystemVerilog input from `./top_327.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e1d3a3efc0, CPU: user 0.02s system 0.02s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1854.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1854.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1854.sv
Parsing SystemVerilog input from `./top_1854.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3c0f4fcb1, CPU: user 0.03s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_301.sv
../../scripts/run_yosys.sh: line 3: 3281115 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2006.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2006.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2006.sv
Parsing SystemVerilog input from `./top_2006.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 42448b68de, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_511.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_511.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_511.sv
Parsing SystemVerilog input from `./top_511.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 650a74f891, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2172.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2172.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2172.sv
Parsing SystemVerilog input from `./top_2172.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a75f5ba38b, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_89.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_89.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_89.sv
Parsing SystemVerilog input from `./top_89.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99b55766d1, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 65% 1x hierarchy (0 sec), 34% 2x read_verilog (0 sec), ...
Analyzing file: ./top_425.sv
../../scripts/run_yosys.sh: line 3: 3281124 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2358.sv
../../scripts/run_yosys.sh: line 3: 3281125 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1633.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1633.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1633.sv
Parsing SystemVerilog input from `./top_1633.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c76cdaae06, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2048.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2048.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2048.sv
Parsing SystemVerilog input from `./top_2048.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a25fb4a504, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1949.sv
../../scripts/run_yosys.sh: line 3: 3281130 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_799.sv
../../scripts/run_yosys.sh: line 3: 3281131 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_849.sv
../../scripts/run_yosys.sh: line 3: 3281132 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_129.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_129.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_129.sv
Parsing SystemVerilog input from `./top_129.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4279370684, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_119.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_119.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_119.sv
Parsing SystemVerilog input from `./top_119.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5693914cf, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1218.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1218.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1218.sv
Parsing SystemVerilog input from `./top_1218.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b204ff1e58, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2803.sv
../../scripts/run_yosys.sh: line 3: 3281139 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_456.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_456.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_456.sv
Parsing SystemVerilog input from `./top_456.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b9bc280365, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2075.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2075.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2075.sv
Parsing SystemVerilog input from `./top_2075.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0fa9f437d3, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1571.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1571.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1571.sv
Parsing SystemVerilog input from `./top_1571.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df2c985ce1, CPU: user 0.03s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2964.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2964.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2964.sv
Parsing SystemVerilog input from `./top_2964.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7fbf6c60ff, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2597.sv
../../scripts/run_yosys.sh: line 3: 3281148 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1656.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1656.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1656.sv
Parsing SystemVerilog input from `./top_1656.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4f2d6fa194, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_232.sv
../../scripts/run_yosys.sh: line 3: 3281151 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_76.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_76.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_76.sv
Parsing SystemVerilog input from `./top_76.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dc8ce11b78, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2823.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2823.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2823.sv
Parsing SystemVerilog input from `./top_2823.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 239f9435b3, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2089.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2089.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2089.sv
Parsing SystemVerilog input from `./top_2089.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 95978551a3, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2722.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2722.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2722.sv
Parsing SystemVerilog input from `./top_2722.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b9ed4b9f76, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1828.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1828.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1828.sv
Parsing SystemVerilog input from `./top_1828.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0889285c56, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_292.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_292.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_292.sv
Parsing SystemVerilog input from `./top_292.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2669d7761b, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_733.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_733.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_733.sv
Parsing SystemVerilog input from `./top_733.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5259b0e02, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_150.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_150.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_150.sv
Parsing SystemVerilog input from `./top_150.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8a32389f2f, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_247.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_247.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_247.sv
Parsing SystemVerilog input from `./top_247.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97ceefa9c3, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_913.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_913.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_913.sv
Parsing SystemVerilog input from `./top_913.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6859ebd4fe, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2819.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2819.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2819.sv
Parsing SystemVerilog input from `./top_2819.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 249b3cc809, CPU: user 0.04s system 0.01s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2285.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2285.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2285.sv
Parsing SystemVerilog input from `./top_2285.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 61e3319243, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2476.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2476.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2476.sv
Parsing SystemVerilog input from `./top_2476.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f60f758e49, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2328.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2328.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2328.sv
Parsing SystemVerilog input from `./top_2328.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d28ab581c, CPU: user 0.01s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1855.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1855.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1855.sv
Parsing SystemVerilog input from `./top_1855.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90dd78536c, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1408.sv
../../scripts/run_yosys.sh: line 3: 3281182 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2308.sv
../../scripts/run_yosys.sh: line 3: 3281183 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1596.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1596.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1596.sv
Parsing SystemVerilog input from `./top_1596.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c51f38c707, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2854.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2854.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2854.sv
Parsing SystemVerilog input from `./top_2854.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c3f60cf64, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2477.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2477.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2477.sv
Parsing SystemVerilog input from `./top_2477.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7aab37ecfa, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2301.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2301.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2301.sv
Parsing SystemVerilog input from `./top_2301.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19047b36c6, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1349.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1349.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1349.sv
Parsing SystemVerilog input from `./top_1349.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64e4680796, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2468.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2468.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2468.sv
Parsing SystemVerilog input from `./top_2468.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99101a4405, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1193.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1193.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1193.sv
Parsing SystemVerilog input from `./top_1193.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9ebe532cf1, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1519.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1519.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1519.sv
Parsing SystemVerilog input from `./top_1519.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f5d6bc20c8, CPU: user 0.03s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_555.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_555.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_555.sv
Parsing SystemVerilog input from `./top_555.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e8779ed416, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2137.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2137.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2137.sv
Parsing SystemVerilog input from `./top_2137.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df9636a78d, CPU: user 0.05s system 0.01s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_752.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_752.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_752.sv
Parsing SystemVerilog input from `./top_752.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4b910c86c, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2808.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2808.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2808.sv
Parsing SystemVerilog input from `./top_2808.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1a2109b374, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2817.sv
../../scripts/run_yosys.sh: line 3: 3281208 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1097.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1097.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1097.sv
Parsing SystemVerilog input from `./top_1097.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0cabb7bad1, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2105.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2105.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2105.sv
Parsing SystemVerilog input from `./top_2105.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 148b4897ba, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2545.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2545.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2545.sv
Parsing SystemVerilog input from `./top_2545.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c9bdd8f43, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2192.sv
../../scripts/run_yosys.sh: line 3: 3281215 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_802.sv
../../scripts/run_yosys.sh: line 3: 3281216 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1127.sv
../../scripts/run_yosys.sh: line 3: 3281217 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1681.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1681.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1681.sv
Parsing SystemVerilog input from `./top_1681.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4fdf61670d, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_698.sv
../../scripts/run_yosys.sh: line 3: 3281220 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2447.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2447.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2447.sv
Parsing SystemVerilog input from `./top_2447.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 001f565878, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1353.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1353.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1353.sv
Parsing SystemVerilog input from `./top_1353.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1e27a1517c, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1040.sv
../../scripts/run_yosys.sh: line 3: 3281225 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1564.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1564.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1564.sv
Parsing SystemVerilog input from `./top_1564.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dfee9efdd2, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2572.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2572.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2572.sv
Parsing SystemVerilog input from `./top_2572.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f4cb057d97, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_529.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_529.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_529.sv
Parsing SystemVerilog input from `./top_529.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cf994098b7, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1870.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1870.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1870.sv
Parsing SystemVerilog input from `./top_1870.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d04ef85fef, CPU: user 0.04s system 0.01s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_211.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_211.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_211.sv
Parsing SystemVerilog input from `./top_211.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11aff7983d, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2728.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2728.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2728.sv
Parsing SystemVerilog input from `./top_2728.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2b4e780ec1, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_673.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_673.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_673.sv
Parsing SystemVerilog input from `./top_673.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 63d315dc0c, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2829.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2829.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2829.sv
Parsing SystemVerilog input from `./top_2829.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7cfe4802f, CPU: user 0.03s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2292.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2292.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2292.sv
Parsing SystemVerilog input from `./top_2292.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f795b2d3cf, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1786.sv
../../scripts/run_yosys.sh: line 3: 3281244 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2151.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2151.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2151.sv
Parsing SystemVerilog input from `./top_2151.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: efb8f84395, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1093.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1093.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1093.sv
Parsing SystemVerilog input from `./top_1093.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d1114b017, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_675.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_675.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_675.sv
Parsing SystemVerilog input from `./top_675.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: da0f7e74f7, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_660.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_660.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_660.sv
Parsing SystemVerilog input from `./top_660.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64c650f73d, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1091.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1091.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1091.sv
Parsing SystemVerilog input from `./top_1091.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4e79a66d10, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_412.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_412.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_412.sv
Parsing SystemVerilog input from `./top_412.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab1b93562d, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2146.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2146.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2146.sv
Parsing SystemVerilog input from `./top_2146.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d8c1145cb5, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2493.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2493.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2493.sv
Parsing SystemVerilog input from `./top_2493.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 53cdd5acc8, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1289.sv
../../scripts/run_yosys.sh: line 3: 3281261 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2131.sv
../../scripts/run_yosys.sh: line 3: 3281262 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1790.sv
../../scripts/run_yosys.sh: line 3: 3281263 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1954.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1954.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1954.sv
Parsing SystemVerilog input from `./top_1954.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9257278d92, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2676.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2676.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2676.sv
Parsing SystemVerilog input from `./top_2676.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d1f9e0eb46, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_853.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_853.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_853.sv
Parsing SystemVerilog input from `./top_853.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b011d5779, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1736.sv
../../scripts/run_yosys.sh: line 3: 3281270 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1176.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1176.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1176.sv
Parsing SystemVerilog input from `./top_1176.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 936eb7bceb, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2360.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2360.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2360.sv
Parsing SystemVerilog input from `./top_2360.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b3e5cf87b5, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_153.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_153.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_153.sv
Parsing SystemVerilog input from `./top_153.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 286d29cb29, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_631.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_631.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_631.sv
Parsing SystemVerilog input from `./top_631.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 034b1bcc19, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1604.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1604.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1604.sv
Parsing SystemVerilog input from `./top_1604.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b43598db0e, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2480.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2480.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2480.sv
Parsing SystemVerilog input from `./top_2480.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e5d4b3c757, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1673.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1673.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1673.sv
Parsing SystemVerilog input from `./top_1673.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 535df55a68, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_846.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_846.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_846.sv
Parsing SystemVerilog input from `./top_846.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 07375461bf, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_270.sv
../../scripts/run_yosys.sh: line 3: 3281287 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1459.sv
../../scripts/run_yosys.sh: line 3: 3281288 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2982.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2982.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2982.sv
Parsing SystemVerilog input from `./top_2982.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bdae90b9a0, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2704.sv
../../scripts/run_yosys.sh: line 3: 3281291 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_260.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_260.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_260.sv
Parsing SystemVerilog input from `./top_260.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e29807e6f, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1872.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1872.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1872.sv
Parsing SystemVerilog input from `./top_1872.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 727b21c96c, CPU: user 0.05s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_312.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_312.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_312.sv
Parsing SystemVerilog input from `./top_312.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 21c13af216, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2385.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2385.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2385.sv
Parsing SystemVerilog input from `./top_2385.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 745fd4a6f9, CPU: user 0.03s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2634.sv
../../scripts/run_yosys.sh: line 3: 3281300 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2991.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2991.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2991.sv
Parsing SystemVerilog input from `./top_2991.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e3a77d0a3b, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1617.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1617.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1617.sv
Parsing SystemVerilog input from `./top_1617.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37534c841a, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1318.sv
../../scripts/run_yosys.sh: line 3: 3281305 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2429.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2429.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2429.sv
Parsing SystemVerilog input from `./top_2429.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36188fce91, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_58.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_58.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_58.sv
Parsing SystemVerilog input from `./top_58.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1827f07db8, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2261.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2261.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2261.sv
Parsing SystemVerilog input from `./top_2261.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 15ffe1b2d6, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2264.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2264.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2264.sv
Parsing SystemVerilog input from `./top_2264.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ac08de9aa7, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2633.sv
../../scripts/run_yosys.sh: line 3: 3281314 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2533.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2533.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2533.sv
Parsing SystemVerilog input from `./top_2533.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 385a23cbfe, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1818.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1818.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1818.sv
Parsing SystemVerilog input from `./top_1818.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b108cb2420, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_170.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_170.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_170.sv
Parsing SystemVerilog input from `./top_170.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ae7281be3, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1823.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1823.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1823.sv
Parsing SystemVerilog input from `./top_1823.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 79a7d16095, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1462.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1462.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1462.sv
Parsing SystemVerilog input from `./top_1462.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 83a568df5f, CPU: user 0.05s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2432.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2432.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2432.sv
Parsing SystemVerilog input from `./top_2432.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5fc5effd40, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_621.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_621.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_621.sv
Parsing SystemVerilog input from `./top_621.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 12da2e74af, CPU: user 0.04s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2267.sv
../../scripts/run_yosys.sh: line 3: 3281329 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_545.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_545.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_545.sv
Parsing SystemVerilog input from `./top_545.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 925c223df3, CPU: user 0.01s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2401.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2401.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2401.sv
Parsing SystemVerilog input from `./top_2401.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 22aa192139, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2606.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2606.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2606.sv
Parsing SystemVerilog input from `./top_2606.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b31db7f847, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1603.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1603.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1603.sv
Parsing SystemVerilog input from `./top_1603.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c8c43d1b96, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1138.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1138.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1138.sv
Parsing SystemVerilog input from `./top_1138.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dbc9e8bd5a, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 78% 1x hierarchy (0 sec), 21% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1419.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1419.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1419.sv
Parsing SystemVerilog input from `./top_1419.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d3f200712, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1025.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1025.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1025.sv
Parsing SystemVerilog input from `./top_1025.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2cf7d1291c, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2338.sv
../../scripts/run_yosys.sh: line 3: 3281344 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2046.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2046.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2046.sv
Parsing SystemVerilog input from `./top_2046.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2275ef81c0, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1822.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1822.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1822.sv
Parsing SystemVerilog input from `./top_1822.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ba003e03f7, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2236.sv
../../scripts/run_yosys.sh: line 3: 3281349 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1010.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1010.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1010.sv
Parsing SystemVerilog input from `./top_1010.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94c2aaf833, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_430.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_430.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_430.sv
Parsing SystemVerilog input from `./top_430.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b991ec6d18, CPU: user 0.01s system 0.03s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1947.sv
../../scripts/run_yosys.sh: line 3: 3281354 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1475.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1475.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1475.sv
Parsing SystemVerilog input from `./top_1475.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0aa4171de, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_104.sv
../../scripts/run_yosys.sh: line 3: 3281357 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1403.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1403.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1403.sv
Parsing SystemVerilog input from `./top_1403.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fab8f7d856, CPU: user 0.03s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_26.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_26.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_26.sv
Parsing SystemVerilog input from `./top_26.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 88d8388f7f, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2865.sv
../../scripts/run_yosys.sh: line 3: 3281362 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1493.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1493.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1493.sv
Parsing SystemVerilog input from `./top_1493.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6f093d0669, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2007.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2007.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2007.sv
Parsing SystemVerilog input from `./top_2007.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 64bfeb91a0, CPU: user 0.03s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1758.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1758.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1758.sv
Parsing SystemVerilog input from `./top_1758.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0eb30f038d, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2389.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2389.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2389.sv
Parsing SystemVerilog input from `./top_2389.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b56e3e46f, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_41.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_41.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_41.sv
Parsing SystemVerilog input from `./top_41.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6c910bcbe9, CPU: user 0.05s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2962.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2962.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2962.sv
Parsing SystemVerilog input from `./top_2962.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 06cbc21d33, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2699.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2699.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2699.sv
Parsing SystemVerilog input from `./top_2699.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aa6652de03, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_128.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_128.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_128.sv
Parsing SystemVerilog input from `./top_128.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 927454a708, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1101.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1101.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1101.sv
Parsing SystemVerilog input from `./top_1101.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7384a5d37f, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2016.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2016.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2016.sv
Parsing SystemVerilog input from `./top_2016.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77dbc2a2e3, CPU: user 0.03s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2544.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2544.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2544.sv
Parsing SystemVerilog input from `./top_2544.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ca1f6f00c, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_614.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_614.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_614.sv
Parsing SystemVerilog input from `./top_614.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 75ea4b4c4d, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_201.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_201.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_201.sv
Parsing SystemVerilog input from `./top_201.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd23117709, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1325.sv
../../scripts/run_yosys.sh: line 3: 3281389 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2806.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2806.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2806.sv
Parsing SystemVerilog input from `./top_2806.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2471e25771, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1168.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1168.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1168.sv
Parsing SystemVerilog input from `./top_1168.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5c6acb9ff6, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2579.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2579.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2579.sv
Parsing SystemVerilog input from `./top_2579.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6a1a2be3df, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_441.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_441.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_441.sv
Parsing SystemVerilog input from `./top_441.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9e976325a5, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_687.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_687.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_687.sv
Parsing SystemVerilog input from `./top_687.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f0d384f07, CPU: user 0.03s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_784.sv
../../scripts/run_yosys.sh: line 3: 3281400 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1498.sv
../../scripts/run_yosys.sh: line 3: 3281401 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2973.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2973.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2973.sv
Parsing SystemVerilog input from `./top_2973.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 152f4b117e, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_14.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_14.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_14.sv
Parsing SystemVerilog input from `./top_14.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a38e901a7, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1595.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1595.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1595.sv
Parsing SystemVerilog input from `./top_1595.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea9f2efed0, CPU: user 0.03s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2841.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2841.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2841.sv
Parsing SystemVerilog input from `./top_2841.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4e1a2109df, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2998.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2998.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2998.sv
Parsing SystemVerilog input from `./top_2998.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: abe9615154, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_253.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_253.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_253.sv
Parsing SystemVerilog input from `./top_253.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b0fc7ba8f, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1787.sv
../../scripts/run_yosys.sh: line 3: 3281414 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1241.sv
../../scripts/run_yosys.sh: line 3: 3281415 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2130.sv
../../scripts/run_yosys.sh: line 3: 3281416 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2733.sv
../../scripts/run_yosys.sh: line 3: 3281417 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2549.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2549.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2549.sv
Parsing SystemVerilog input from `./top_2549.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc9c2621b8, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_749.sv
../../scripts/run_yosys.sh: line 3: 3281420 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2580.sv
../../scripts/run_yosys.sh: line 3: 3281421 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2905.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2905.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2905.sv
Parsing SystemVerilog input from `./top_2905.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd9cb3c7e4, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1473.sv
../../scripts/run_yosys.sh: line 3: 3281424 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_38.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_38.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_38.sv
Parsing SystemVerilog input from `./top_38.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8a2597dc56, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1120.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1120.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1120.sv
Parsing SystemVerilog input from `./top_1120.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cde83c2db8, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1467.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1467.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1467.sv
Parsing SystemVerilog input from `./top_1467.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 34af635c06, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_400.sv
../../scripts/run_yosys.sh: line 3: 3281431 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1165.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1165.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1165.sv
Parsing SystemVerilog input from `./top_1165.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5dcb3550d, CPU: user 0.04s system 0.01s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1863.sv
../../scripts/run_yosys.sh: line 3: 3281434 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1542.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1542.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1542.sv
Parsing SystemVerilog input from `./top_1542.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0606e27b9, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 77% 1x hierarchy (0 sec), 22% 2x read_verilog (0 sec), ...
Analyzing file: ./top_510.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_510.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_510.sv
Parsing SystemVerilog input from `./top_510.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1fc8d1c1b0, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2688.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2688.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2688.sv
Parsing SystemVerilog input from `./top_2688.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 76cef3ce73, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_168.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_168.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_168.sv
Parsing SystemVerilog input from `./top_168.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 026e08a7e6, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1791.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1791.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1791.sv
Parsing SystemVerilog input from `./top_1791.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 699274a0e7, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1005.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1005.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1005.sv
Parsing SystemVerilog input from `./top_1005.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 50138e3709, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1524.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1524.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1524.sv
Parsing SystemVerilog input from `./top_1524.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf161196a1, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1187.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1187.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1187.sv
Parsing SystemVerilog input from `./top_1187.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6afb717d8a, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2787.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2787.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2787.sv
Parsing SystemVerilog input from `./top_2787.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b388bb68c3, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_571.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_571.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_571.sv
Parsing SystemVerilog input from `./top_571.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 71e4228689, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_794.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_794.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_794.sv
Parsing SystemVerilog input from `./top_794.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6cb0bc02c9, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1360.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1360.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1360.sv
Parsing SystemVerilog input from `./top_1360.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d1443818aa, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1284.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1284.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1284.sv
Parsing SystemVerilog input from `./top_1284.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b83238cb41, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1434.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1434.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1434.sv
Parsing SystemVerilog input from `./top_1434.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d90014982, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_393.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_393.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_393.sv
Parsing SystemVerilog input from `./top_393.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f20844bcda, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1261.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1261.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1261.sv
Parsing SystemVerilog input from `./top_1261.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b18f21af8, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1639.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1639.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1639.sv
Parsing SystemVerilog input from `./top_1639.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a24434c1fa, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1345.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1345.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1345.sv
Parsing SystemVerilog input from `./top_1345.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 89a0fb021c, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_931.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_931.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_931.sv
Parsing SystemVerilog input from `./top_931.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f04dc3fe25, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1966.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1966.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1966.sv
Parsing SystemVerilog input from `./top_1966.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fb5032f0c4, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1899.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1899.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1899.sv
Parsing SystemVerilog input from `./top_1899.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df3a6d1acd, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1422.sv
../../scripts/run_yosys.sh: line 3: 3281477 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1030.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1030.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1030.sv
Parsing SystemVerilog input from `./top_1030.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 074658a521, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_450.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_450.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_450.sv
Parsing SystemVerilog input from `./top_450.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b1cdec885, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_277.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_277.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_277.sv
Parsing SystemVerilog input from `./top_277.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8aaae19bae, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1415.sv
../../scripts/run_yosys.sh: line 3: 3281484 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1914.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1914.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1914.sv
Parsing SystemVerilog input from `./top_1914.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5e4985164c, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_619.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_619.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_619.sv
Parsing SystemVerilog input from `./top_619.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 205c06c62c, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2495.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2495.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2495.sv
Parsing SystemVerilog input from `./top_2495.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 55e5427d69, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1843.sv
../../scripts/run_yosys.sh: line 3: 3281491 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2265.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2265.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2265.sv
Parsing SystemVerilog input from `./top_2265.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ef9be8f17a, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_873.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_873.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_873.sv
Parsing SystemVerilog input from `./top_873.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 73765c37c5, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_471.sv
../../scripts/run_yosys.sh: line 3: 3281496 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2654.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2654.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2654.sv
Parsing SystemVerilog input from `./top_2654.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d7ed41c48b, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1663.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1663.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1663.sv
Parsing SystemVerilog input from `./top_1663.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 608021496d, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_540.sv
../../scripts/run_yosys.sh: line 3: 3281501 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1871.sv
../../scripts/run_yosys.sh: line 3: 3281502 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2234.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2234.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2234.sv
Parsing SystemVerilog input from `./top_2234.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d0ac862c9, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2664.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2664.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2664.sv
Parsing SystemVerilog input from `./top_2664.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a134fcb471, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2523.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2523.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2523.sv
Parsing SystemVerilog input from `./top_2523.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6db13ad83f, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1728.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1728.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1728.sv
Parsing SystemVerilog input from `./top_1728.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6769cb8fbe, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_651.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_651.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_651.sv
Parsing SystemVerilog input from `./top_651.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 520d61ec85, CPU: user 0.03s system 0.03s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_355.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_355.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_355.sv
Parsing SystemVerilog input from `./top_355.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a134c35df4, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_491.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_491.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_491.sv
Parsing SystemVerilog input from `./top_491.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b311bfea93, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1350.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1350.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1350.sv
Parsing SystemVerilog input from `./top_1350.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 646e51e369, CPU: user 0.03s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2199.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2199.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2199.sv
Parsing SystemVerilog input from `./top_2199.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2d214b735b, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1311.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1311.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1311.sv
Parsing SystemVerilog input from `./top_1311.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ec1e0972c, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_753.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_753.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_753.sv
Parsing SystemVerilog input from `./top_753.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6c053dc450, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_433.sv
../../scripts/run_yosys.sh: line 3: 3281525 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1482.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1482.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1482.sv
Parsing SystemVerilog input from `./top_1482.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d97c7cd0c, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_935.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_935.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_935.sv
Parsing SystemVerilog input from `./top_935.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a2d135d9f9, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1993.sv
../../scripts/run_yosys.sh: line 3: 3281530 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1430.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1430.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1430.sv
Parsing SystemVerilog input from `./top_1430.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b22a83c513, CPU: user 0.05s system 0.01s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1506.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1506.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1506.sv
Parsing SystemVerilog input from `./top_1506.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5f5b0a5267, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1688.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1688.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1688.sv
Parsing SystemVerilog input from `./top_1688.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d12aa71f4, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_258.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_258.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_258.sv
Parsing SystemVerilog input from `./top_258.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e74ed570cb, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_618.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_618.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_618.sv
Parsing SystemVerilog input from `./top_618.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f2bc8ee39d, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2662.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2662.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2662.sv
Parsing SystemVerilog input from `./top_2662.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e4467fb8da, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1103.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1103.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1103.sv
Parsing SystemVerilog input from `./top_1103.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f5050cad1, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1142.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1142.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1142.sv
Parsing SystemVerilog input from `./top_1142.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0423b1497b, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_751.sv
../../scripts/run_yosys.sh: line 3: 3281547 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_758.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_758.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_758.sv
Parsing SystemVerilog input from `./top_758.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 419f225ab5, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_577.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_577.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_577.sv
Parsing SystemVerilog input from `./top_577.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ba80218a2c, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1645.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1645.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1645.sv
Parsing SystemVerilog input from `./top_1645.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8d91eb1650, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2248.sv
../../scripts/run_yosys.sh: line 3: 3281554 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_194.sv
../../scripts/run_yosys.sh: line 3: 3281555 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_863.sv
../../scripts/run_yosys.sh: line 3: 3281556 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1391.sv
../../scripts/run_yosys.sh: line 3: 3281557 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2555.sv
../../scripts/run_yosys.sh: line 3: 3281558 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_43.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_43.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_43.sv
Parsing SystemVerilog input from `./top_43.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0fe837c5b, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_736.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_736.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_736.sv
Parsing SystemVerilog input from `./top_736.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 52f6c1f6f3, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_674.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_674.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_674.sv
Parsing SystemVerilog input from `./top_674.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8567195200, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_291.sv
../../scripts/run_yosys.sh: line 3: 3281565 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1238.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1238.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1238.sv
Parsing SystemVerilog input from `./top_1238.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fa98f829f7, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_947.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_947.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_947.sv
Parsing SystemVerilog input from `./top_947.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 23f0419200, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_773.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_773.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_773.sv
Parsing SystemVerilog input from `./top_773.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0cd3670116, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_827.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_827.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_827.sv
Parsing SystemVerilog input from `./top_827.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 81cd8c374f, CPU: user 0.02s system 0.01s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_937.sv
../../scripts/run_yosys.sh: line 3: 3281574 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1170.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1170.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1170.sv
Parsing SystemVerilog input from `./top_1170.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b46cabac2b, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_763.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_763.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_763.sv
Parsing SystemVerilog input from `./top_763.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bb626fffa2, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2840.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2840.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2840.sv
Parsing SystemVerilog input from `./top_2840.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 23dcaa2458, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_520.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_520.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_520.sv
Parsing SystemVerilog input from `./top_520.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4dd0ff9635, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_966.sv
../../scripts/run_yosys.sh: line 3: 3281583 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2367.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2367.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2367.sv
Parsing SystemVerilog input from `./top_2367.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d9839090b3, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2031.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2031.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2031.sv
Parsing SystemVerilog input from `./top_2031.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b6d1d4c22c, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2148.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2148.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2148.sv
Parsing SystemVerilog input from `./top_2148.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9a0e41f7b1, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_236.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_236.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_236.sv
Parsing SystemVerilog input from `./top_236.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f866c9d180, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2779.sv
../../scripts/run_yosys.sh: line 3: 3281592 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2683.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2683.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2683.sv
Parsing SystemVerilog input from `./top_2683.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed8a469ae0, CPU: user 0.04s system 0.01s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2565.sv
../../scripts/run_yosys.sh: line 3: 3281595 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2559.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2559.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2559.sv
Parsing SystemVerilog input from `./top_2559.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd3cd4be17, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1116.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1116.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1116.sv
Parsing SystemVerilog input from `./top_1116.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5cb581240f, CPU: user 0.01s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_280.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_280.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_280.sv
Parsing SystemVerilog input from `./top_280.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2af767a22a, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1533.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1533.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1533.sv
Parsing SystemVerilog input from `./top_1533.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b8447c90f, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2466.sv
../../scripts/run_yosys.sh: line 3: 3281604 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_769.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_769.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_769.sv
Parsing SystemVerilog input from `./top_769.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 27e3a9be1e, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_18.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_18.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_18.sv
Parsing SystemVerilog input from `./top_18.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a32f53114a, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1762.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1762.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1762.sv
Parsing SystemVerilog input from `./top_1762.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 41259bfd5c, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_729.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_729.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_729.sv
Parsing SystemVerilog input from `./top_729.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc0a6ab458, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_499.sv
../../scripts/run_yosys.sh: line 3: 3281613 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2443.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2443.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2443.sv
Parsing SystemVerilog input from `./top_2443.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4489aaaa31, CPU: user 0.04s system 0.01s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2224.sv
../../scripts/run_yosys.sh: line 3: 3281616 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_742.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_742.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_742.sv
Parsing SystemVerilog input from `./top_742.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5e3fa1af1, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2059.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2059.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2059.sv
Parsing SystemVerilog input from `./top_2059.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf3b4c48cc, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2517.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2517.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2517.sv
Parsing SystemVerilog input from `./top_2517.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 036d16c9e9, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2887.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2887.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2887.sv
Parsing SystemVerilog input from `./top_2887.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fa62e5672e, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_781.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_781.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_781.sv
Parsing SystemVerilog input from `./top_781.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ebbde3b54d, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_714.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_714.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_714.sv
Parsing SystemVerilog input from `./top_714.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 56aa3b21f1, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_28.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_28.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_28.sv
Parsing SystemVerilog input from `./top_28.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 962abc9f5f, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1300.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1300.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1300.sv
Parsing SystemVerilog input from `./top_1300.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7cf3993abd, CPU: user 0.03s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2541.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2541.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2541.sv
Parsing SystemVerilog input from `./top_2541.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8275b70960, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1390.sv
../../scripts/run_yosys.sh: line 3: 3281635 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2442.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2442.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2442.sv
Parsing SystemVerilog input from `./top_2442.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4732506003, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2393.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2393.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2393.sv
Parsing SystemVerilog input from `./top_2393.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bff85a65e6, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_640.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_640.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_640.sv
Parsing SystemVerilog input from `./top_640.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0e77fce3b, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_999.sv
../../scripts/run_yosys.sh: line 3: 3281642 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2499.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2499.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2499.sv
Parsing SystemVerilog input from `./top_2499.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed0d031f63, CPU: user 0.02s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1445.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1445.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1445.sv
Parsing SystemVerilog input from `./top_1445.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce7cfaa786, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1621.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1621.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1621.sv
Parsing SystemVerilog input from `./top_1621.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a85cf1d3ff, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1930.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1930.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1930.sv
Parsing SystemVerilog input from `./top_1930.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c698c2b789, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2174.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2174.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2174.sv
Parsing SystemVerilog input from `./top_2174.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4bb9da1ad, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1845.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1845.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1845.sv
Parsing SystemVerilog input from `./top_1845.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c05ccef29c, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1754.sv
../../scripts/run_yosys.sh: line 3: 3281655 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2154.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2154.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2154.sv
Parsing SystemVerilog input from `./top_2154.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d24ceeb950, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1879.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1879.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1879.sv
Parsing SystemVerilog input from `./top_1879.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9d95dfaba2, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_214.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_214.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_214.sv
Parsing SystemVerilog input from `./top_214.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad87dc8fa8, CPU: user 0.01s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2911.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2911.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2911.sv
Parsing SystemVerilog input from `./top_2911.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca7ce18e7f, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1246.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1246.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1246.sv
Parsing SystemVerilog input from `./top_1246.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 840311c72d, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2678.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2678.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2678.sv
Parsing SystemVerilog input from `./top_2678.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 17a0ae248b, CPU: user 0.02s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2165.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2165.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2165.sv
Parsing SystemVerilog input from `./top_2165.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f2390d79e0, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_537.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_537.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_537.sv
Parsing SystemVerilog input from `./top_537.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3bf32c471b, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2937.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2937.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2937.sv
Parsing SystemVerilog input from `./top_2937.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 617600356e, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2370.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2370.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2370.sv
Parsing SystemVerilog input from `./top_2370.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: baf2be3b74, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_739.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_739.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_739.sv
Parsing SystemVerilog input from `./top_739.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5205578181, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_961.sv
../../scripts/run_yosys.sh: line 3: 3281678 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_155.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_155.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_155.sv
Parsing SystemVerilog input from `./top_155.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df1f4f6180, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_394.sv
../../scripts/run_yosys.sh: line 3: 3281681 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2382.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2382.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2382.sv
Parsing SystemVerilog input from `./top_2382.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87400c28e3, CPU: user 0.02s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1956.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1956.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1956.sv
Parsing SystemVerilog input from `./top_1956.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c9679543ac, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_777.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_777.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_777.sv
Parsing SystemVerilog input from `./top_777.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dd64bca444, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2797.sv
../../scripts/run_yosys.sh: line 3: 3281688 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2246.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2246.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2246.sv
Parsing SystemVerilog input from `./top_2246.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b739537641, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1270.sv
../../scripts/run_yosys.sh: line 3: 3281691 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1751.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1751.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1751.sv
Parsing SystemVerilog input from `./top_1751.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0662c39474, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2546.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2546.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2546.sv
Parsing SystemVerilog input from `./top_2546.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 14a7065b0d, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2305.sv
../../scripts/run_yosys.sh: line 3: 3281696 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2022.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2022.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2022.sv
Parsing SystemVerilog input from `./top_2022.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8f293279c1, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2163.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2163.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2163.sv
Parsing SystemVerilog input from `./top_2163.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fcd4644ab9, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1929.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1929.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1929.sv
Parsing SystemVerilog input from `./top_1929.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cee202e90e, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2875.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2875.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2875.sv
Parsing SystemVerilog input from `./top_2875.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a2e61d667d, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1354.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1354.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1354.sv
Parsing SystemVerilog input from `./top_1354.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0afbb89b53, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1245.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1245.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1245.sv
Parsing SystemVerilog input from `./top_1245.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fbd929b580, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2449.sv
../../scripts/run_yosys.sh: line 3: 3281709 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1699.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1699.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1699.sv
Parsing SystemVerilog input from `./top_1699.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ef2e16cb35, CPU: user 0.03s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1704.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1704.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1704.sv
Parsing SystemVerilog input from `./top_1704.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ecaa1afb06, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1984.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1984.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1984.sv
Parsing SystemVerilog input from `./top_1984.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c9ca6e927, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_326.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_326.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_326.sv
Parsing SystemVerilog input from `./top_326.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 650131e5eb, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1651.sv
../../scripts/run_yosys.sh: line 3: 3281718 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_950.sv
../../scripts/run_yosys.sh: line 3: 3281719 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_455.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_455.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_455.sv
Parsing SystemVerilog input from `./top_455.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f5eb876ce2, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1538.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1538.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1538.sv
Parsing SystemVerilog input from `./top_1538.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca30f45ac6, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2666.sv
../../scripts/run_yosys.sh: line 3: 3281724 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_352.sv
../../scripts/run_yosys.sh: line 3: 3281725 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2828.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2828.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2828.sv
Parsing SystemVerilog input from `./top_2828.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c4012969c, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_553.sv
../../scripts/run_yosys.sh: line 3: 3281728 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1983.sv
../../scripts/run_yosys.sh: line 3: 3281729 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1109.sv
../../scripts/run_yosys.sh: line 3: 3281730 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_443.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_443.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_443.sv
Parsing SystemVerilog input from `./top_443.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 055f7f4bfa, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2263.sv
../../scripts/run_yosys.sh: line 3: 3281733 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_735.sv
../../scripts/run_yosys.sh: line 3: 3281734 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2250.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2250.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2250.sv
Parsing SystemVerilog input from `./top_2250.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 944847bd3a, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1613.sv
../../scripts/run_yosys.sh: line 3: 3281737 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2995.sv
../../scripts/run_yosys.sh: line 3: 3281738 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1637.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1637.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1637.sv
Parsing SystemVerilog input from `./top_1637.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ded0908e5a, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1811.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1811.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1811.sv
Parsing SystemVerilog input from `./top_1811.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68d6c277a5, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_692.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_692.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_692.sv
Parsing SystemVerilog input from `./top_692.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: be397ded06, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_3000.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_3000.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_3000.sv
Parsing SystemVerilog input from `./top_3000.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8c181a7bee, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2655.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2655.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2655.sv
Parsing SystemVerilog input from `./top_2655.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d713df3223, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1698.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1698.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1698.sv
Parsing SystemVerilog input from `./top_1698.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ec2943e17, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1262.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1262.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1262.sv
Parsing SystemVerilog input from `./top_1262.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c2dba541dd, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2635.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2635.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2635.sv
Parsing SystemVerilog input from `./top_2635.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eebb7d929c, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1543.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1543.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1543.sv
Parsing SystemVerilog input from `./top_1543.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 53b2370d6a, CPU: user 0.03s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1003.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1003.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1003.sv
Parsing SystemVerilog input from `./top_1003.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6df40d833c, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1330.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1330.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1330.sv
Parsing SystemVerilog input from `./top_1330.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4572b5a08f, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_133.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_133.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_133.sv
Parsing SystemVerilog input from `./top_133.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 736e696e14, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1011.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1011.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1011.sv
Parsing SystemVerilog input from `./top_1011.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60e2c93a86, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2336.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2336.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2336.sv
Parsing SystemVerilog input from `./top_2336.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ec1c9a8a2, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2279.sv
../../scripts/run_yosys.sh: line 3: 3281767 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2954.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2954.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2954.sv
Parsing SystemVerilog input from `./top_2954.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1beb3e205f, CPU: user 0.02s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1732.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1732.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1732.sv
Parsing SystemVerilog input from `./top_1732.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ea1f064e0, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1999.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1999.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1999.sv
Parsing SystemVerilog input from `./top_1999.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3775f23d1d, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 79% 1x hierarchy (0 sec), 20% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2990.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2990.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2990.sv
Parsing SystemVerilog input from `./top_2990.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc7d8fe40c, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_92.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_92.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_92.sv
Parsing SystemVerilog input from `./top_92.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 82fd9351bb, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2375.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2375.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2375.sv
Parsing SystemVerilog input from `./top_2375.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c852d8a996, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1140.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1140.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1140.sv
Parsing SystemVerilog input from `./top_1140.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c515ad54c8, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 77% 1x hierarchy (0 sec), 22% 2x read_verilog (0 sec), ...
Analyzing file: ./top_3.sv
../../scripts/run_yosys.sh: line 3: 3281782 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1188.sv
../../scripts/run_yosys.sh: line 3: 3281783 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2431.sv
../../scripts/run_yosys.sh: line 3: 3281784 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2297.sv
../../scripts/run_yosys.sh: line 3: 3281785 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_609.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_609.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_609.sv
Parsing SystemVerilog input from `./top_609.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a000286e6a, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_677.sv
../../scripts/run_yosys.sh: line 3: 3281788 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2188.sv
../../scripts/run_yosys.sh: line 3: 3281789 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2090.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2090.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2090.sv
Parsing SystemVerilog input from `./top_2090.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f23948ddbd, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2082.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2082.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2082.sv
Parsing SystemVerilog input from `./top_2082.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d19e21f464, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_832.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_832.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_832.sv
Parsing SystemVerilog input from `./top_832.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7aec39b030, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1122.sv
../../scripts/run_yosys.sh: line 3: 3281796 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_105.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_105.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_105.sv
Parsing SystemVerilog input from `./top_105.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 61069afde6, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2915.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2915.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2915.sv
Parsing SystemVerilog input from `./top_2915.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 25d48369de, CPU: user 0.04s system 0.01s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_6.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_6.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_6.sv
Parsing SystemVerilog input from `./top_6.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1ba144645, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2374.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2374.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2374.sv
Parsing SystemVerilog input from `./top_2374.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dfa716c992, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_50.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_50.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_50.sv
Parsing SystemVerilog input from `./top_50.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b452fe1e1, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_701.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_701.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_701.sv
Parsing SystemVerilog input from `./top_701.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d1ef3b0e81, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2940.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2940.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2940.sv
Parsing SystemVerilog input from `./top_2940.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 91e1a09e9a, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2133.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2133.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2133.sv
Parsing SystemVerilog input from `./top_2133.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c672b59e9e, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1413.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1413.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1413.sv
Parsing SystemVerilog input from `./top_1413.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 52d39cc8f5, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2365.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2365.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2365.sv
Parsing SystemVerilog input from `./top_2365.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 591463276e, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1269.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1269.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1269.sv
Parsing SystemVerilog input from `./top_1269.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7b9c393285, CPU: user 0.03s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2044.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2044.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2044.sv
Parsing SystemVerilog input from `./top_2044.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e0136126fc, CPU: user 0.06s system 0.02s, MEM: 90.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2624.sv
../../scripts/run_yosys.sh: line 3: 3281821 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1047.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1047.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1047.sv
Parsing SystemVerilog input from `./top_1047.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a6c767606, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1377.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1377.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1377.sv
Parsing SystemVerilog input from `./top_1377.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8dfbebed7e, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1545.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1545.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1545.sv
Parsing SystemVerilog input from `./top_1545.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3dde5d79be, CPU: user 0.04s system 0.01s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1265.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1265.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1265.sv
Parsing SystemVerilog input from `./top_1265.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a0705b6ab, CPU: user 0.03s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_457.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_457.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_457.sv
Parsing SystemVerilog input from `./top_457.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fa72d4fd4f, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_552.sv
../../scripts/run_yosys.sh: line 3: 3281832 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1115.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1115.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1115.sv
Parsing SystemVerilog input from `./top_1115.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d1554bf77b, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 77% 1x hierarchy (0 sec), 22% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2974.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2974.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2974.sv
Parsing SystemVerilog input from `./top_2974.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d9c051bf1, CPU: user 0.02s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2750.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2750.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2750.sv
Parsing SystemVerilog input from `./top_2750.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 320a3a77a8, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1852.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1852.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1852.sv
Parsing SystemVerilog input from `./top_1852.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ce9f34889, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1942.sv
../../scripts/run_yosys.sh: line 3: 3281841 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_851.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_851.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_851.sv
Parsing SystemVerilog input from `./top_851.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: adc62720f9, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_902.sv
../../scripts/run_yosys.sh: line 3: 3281844 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_70.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_70.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_70.sv
Parsing SystemVerilog input from `./top_70.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 018c898cbd, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1208.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1208.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1208.sv
Parsing SystemVerilog input from `./top_1208.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bdb0d56a3d, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_90.sv
../../scripts/run_yosys.sh: line 3: 3281849 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1756.sv
../../scripts/run_yosys.sh: line 3: 3281850 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1864.sv
../../scripts/run_yosys.sh: line 3: 3281851 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2036.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2036.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2036.sv
Parsing SystemVerilog input from `./top_2036.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 630fcffb39, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_84.sv
../../scripts/run_yosys.sh: line 3: 3281854 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_737.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_737.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_737.sv
Parsing SystemVerilog input from `./top_737.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e584bf526, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1328.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1328.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1328.sv
Parsing SystemVerilog input from `./top_1328.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0a72671e37, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2066.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2066.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2066.sv
Parsing SystemVerilog input from `./top_2066.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7bf415678, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_831.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_831.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_831.sv
Parsing SystemVerilog input from `./top_831.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d934bf104f, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1344.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1344.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1344.sv
Parsing SystemVerilog input from `./top_1344.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a574adf5a, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2859.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2859.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2859.sv
Parsing SystemVerilog input from `./top_2859.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1ffa078948, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_792.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_792.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_792.sv
Parsing SystemVerilog input from `./top_792.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c6318ed7e, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2631.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2631.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2631.sv
Parsing SystemVerilog input from `./top_2631.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2a9443a5c4, CPU: user 0.04s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1143.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1143.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1143.sv
Parsing SystemVerilog input from `./top_1143.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b50ccdb53, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1577.sv
../../scripts/run_yosys.sh: line 3: 3281873 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_955.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_955.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_955.sv
Parsing SystemVerilog input from `./top_955.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36a7410357, CPU: user 0.01s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2502.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2502.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2502.sv
Parsing SystemVerilog input from `./top_2502.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 42e229e31f, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1919.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1919.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1919.sv
Parsing SystemVerilog input from `./top_1919.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1aefbe9c07, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_407.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_407.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_407.sv
Parsing SystemVerilog input from `./top_407.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c95242c7af, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1121.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1121.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1121.sv
Parsing SystemVerilog input from `./top_1121.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97cba0aff2, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1838.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1838.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1838.sv
Parsing SystemVerilog input from `./top_1838.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 465adf5069, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2948.sv
../../scripts/run_yosys.sh: line 3: 3281886 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1251.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1251.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1251.sv
Parsing SystemVerilog input from `./top_1251.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 24133658e1, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_487.sv
../../scripts/run_yosys.sh: line 3: 3281889 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1796.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1796.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1796.sv
Parsing SystemVerilog input from `./top_1796.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 81251c9f31, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_308.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_308.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_308.sv
Parsing SystemVerilog input from `./top_308.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d0f9e5efc, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2695.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2695.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2695.sv
Parsing SystemVerilog input from `./top_2695.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05bce991ee, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2134.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2134.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2134.sv
Parsing SystemVerilog input from `./top_2134.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2843b32937, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2063.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2063.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2063.sv
Parsing SystemVerilog input from `./top_2063.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6f853b8029, CPU: user 0.02s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_860.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_860.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_860.sv
Parsing SystemVerilog input from `./top_860.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19c4cf8e27, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1923.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1923.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1923.sv
Parsing SystemVerilog input from `./top_1923.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 69157c48bd, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2335.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2335.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2335.sv
Parsing SystemVerilog input from `./top_2335.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3142c0cfd1, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2384.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2384.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2384.sv
Parsing SystemVerilog input from `./top_2384.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4f30b3d4a, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1933.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1933.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1933.sv
Parsing SystemVerilog input from `./top_1933.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1669b9fb71, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_271.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_271.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_271.sv
Parsing SystemVerilog input from `./top_271.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5d435c313e, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2193.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2193.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2193.sv
Parsing SystemVerilog input from `./top_2193.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2fd88a32ba, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_402.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_402.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_402.sv
Parsing SystemVerilog input from `./top_402.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d093ffdf7d, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1973.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1973.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1973.sv
Parsing SystemVerilog input from `./top_1973.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 101dcec875, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_539.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_539.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_539.sv
Parsing SystemVerilog input from `./top_539.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 30349d4e47, CPU: user 0.03s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_772.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_772.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_772.sv
Parsing SystemVerilog input from `./top_772.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8d9585532, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2946.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2946.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2946.sv
Parsing SystemVerilog input from `./top_2946.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3fc9e8890, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1921.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1921.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1921.sv
Parsing SystemVerilog input from `./top_1921.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd39f8b5b9, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_46.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_46.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_46.sv
Parsing SystemVerilog input from `./top_46.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9228db2383, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_282.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_282.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_282.sv
Parsing SystemVerilog input from `./top_282.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5efb61a31f, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_97.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_97.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_97.sv
Parsing SystemVerilog input from `./top_97.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1c2303458c, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2435.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2435.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2435.sv
Parsing SystemVerilog input from `./top_2435.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dfaae874c7, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_533.sv
../../scripts/run_yosys.sh: line 3: 3281934 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2630.sv
../../scripts/run_yosys.sh: line 3: 3281935 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1746.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1746.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1746.sv
Parsing SystemVerilog input from `./top_1746.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b50ae13f79, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_60.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_60.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_60.sv
Parsing SystemVerilog input from `./top_60.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fee2edcfc6, CPU: user 0.03s system 0.03s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 80% 1x hierarchy (0 sec), 19% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1946.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1946.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1946.sv
Parsing SystemVerilog input from `./top_1946.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90aa512d24, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_304.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_304.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_304.sv
Parsing SystemVerilog input from `./top_304.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ae87a5a21c, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_378.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_378.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_378.sv
Parsing SystemVerilog input from `./top_378.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bfc2bae672, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1038.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1038.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1038.sv
Parsing SystemVerilog input from `./top_1038.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1f35ea0fc8, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2446.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2446.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2446.sv
Parsing SystemVerilog input from `./top_2446.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 51e5d51d95, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1234.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1234.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1234.sv
Parsing SystemVerilog input from `./top_1234.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e485172b5, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1437.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1437.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1437.sv
Parsing SystemVerilog input from `./top_1437.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6a4b716ba6, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_195.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_195.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_195.sv
Parsing SystemVerilog input from `./top_195.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 516bb16636, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_285.sv
../../scripts/run_yosys.sh: line 3: 3281956 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2785.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2785.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2785.sv
Parsing SystemVerilog input from `./top_2785.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c832bb3982, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_189.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_189.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_189.sv
Parsing SystemVerilog input from `./top_189.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 04659b8045, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2795.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2795.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2795.sv
Parsing SystemVerilog input from `./top_2795.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 057eb27308, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2245.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2245.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2245.sv
Parsing SystemVerilog input from `./top_2245.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 58f0af742e, CPU: user 0.01s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2653.sv
../../scripts/run_yosys.sh: line 3: 3281965 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_886.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_886.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_886.sv
Parsing SystemVerilog input from `./top_886.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39dcfee10a, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2418.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2418.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2418.sv
Parsing SystemVerilog input from `./top_2418.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4f308491cf, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1526.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1526.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1526.sv
Parsing SystemVerilog input from `./top_1526.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d8a1eb9add, CPU: user 0.04s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1203.sv
../../scripts/run_yosys.sh: line 3: 3281972 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1834.sv
../../scripts/run_yosys.sh: line 3: 3281973 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_262.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_262.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_262.sv
Parsing SystemVerilog input from `./top_262.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11983be18c, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2430.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2430.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2430.sv
Parsing SystemVerilog input from `./top_2430.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e76383be9, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_136.sv
../../scripts/run_yosys.sh: line 3: 3281978 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_127.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_127.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_127.sv
Parsing SystemVerilog input from `./top_127.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ee1c1bca6b, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2727.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2727.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2727.sv
Parsing SystemVerilog input from `./top_2727.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff8456b69f, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2326.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2326.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2326.sv
Parsing SystemVerilog input from `./top_2326.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3f42fc341b, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1936.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1936.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1936.sv
Parsing SystemVerilog input from `./top_1936.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 67915fdcb3, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_503.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_503.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_503.sv
Parsing SystemVerilog input from `./top_503.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 434da41140, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1657.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1657.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1657.sv
Parsing SystemVerilog input from `./top_1657.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36a6a5a42e, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1139.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1139.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1139.sv
Parsing SystemVerilog input from `./top_1139.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a67536daeb, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1771.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1771.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1771.sv
Parsing SystemVerilog input from `./top_1771.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 143ba1ebf9, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_438.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_438.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_438.sv
Parsing SystemVerilog input from `./top_438.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e7d8f96d22, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1968.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1968.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1968.sv
Parsing SystemVerilog input from `./top_1968.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 85884fffd7, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_606.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_606.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_606.sv
Parsing SystemVerilog input from `./top_606.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c692d4049c, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2160.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2160.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2160.sv
Parsing SystemVerilog input from `./top_2160.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e7412d0f4a, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2087.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2087.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2087.sv
Parsing SystemVerilog input from `./top_2087.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ab5948699, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_384.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_384.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_384.sv
Parsing SystemVerilog input from `./top_384.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cc0e72b668, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2033.sv
../../scripts/run_yosys.sh: line 3: 3282007 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2215.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2215.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2215.sv
Parsing SystemVerilog input from `./top_2215.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9381994d40, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2752.sv
../../scripts/run_yosys.sh: line 3: 3282010 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2529.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2529.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2529.sv
Parsing SystemVerilog input from `./top_2529.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 15256a2e27, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_981.sv
../../scripts/run_yosys.sh: line 3: 3282013 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_919.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_919.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_919.sv
Parsing SystemVerilog input from `./top_919.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e3d8b392a, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1517.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1517.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1517.sv
Parsing SystemVerilog input from `./top_1517.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3cc5e83d57, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1886.sv
../../scripts/run_yosys.sh: line 3: 3282018 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2101.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2101.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2101.sv
Parsing SystemVerilog input from `./top_2101.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1a2450325, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1466.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1466.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1466.sv
Parsing SystemVerilog input from `./top_1466.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aae24d60f8, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_126.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_126.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_126.sv
Parsing SystemVerilog input from `./top_126.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37f8c3b939, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_259.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_259.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_259.sv
Parsing SystemVerilog input from `./top_259.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c58982a09c, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 65% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_750.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_750.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_750.sv
Parsing SystemVerilog input from `./top_750.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d0b762a85, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1186.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1186.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1186.sv
Parsing SystemVerilog input from `./top_1186.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 682b95524f, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2428.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2428.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2428.sv
Parsing SystemVerilog input from `./top_2428.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 604f3ef4c8, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_53.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_53.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_53.sv
Parsing SystemVerilog input from `./top_53.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 070d197ada, CPU: user 0.01s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1341.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1341.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1341.sv
Parsing SystemVerilog input from `./top_1341.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0470ef4c13, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_927.sv
../../scripts/run_yosys.sh: line 3: 3282037 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2013.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2013.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2013.sv
Parsing SystemVerilog input from `./top_2013.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0e480134f1, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_743.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_743.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_743.sv
Parsing SystemVerilog input from `./top_743.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c75317d8b4, CPU: user 0.01s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 64% 1x hierarchy (0 sec), 35% 2x read_verilog (0 sec), ...
Analyzing file: ./top_146.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_146.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_146.sv
Parsing SystemVerilog input from `./top_146.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: af11e25f1b, CPU: user 0.02s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2648.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2648.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2648.sv
Parsing SystemVerilog input from `./top_2648.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f0dd1f7502, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_182.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_182.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_182.sv
Parsing SystemVerilog input from `./top_182.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fc31801398, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2820.sv
../../scripts/run_yosys.sh: line 3: 3282048 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2135.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2135.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2135.sv
Parsing SystemVerilog input from `./top_2135.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df8701a198, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2589.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2589.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2589.sv
Parsing SystemVerilog input from `./top_2589.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fafb871db4, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2719.sv
../../scripts/run_yosys.sh: line 3: 3282053 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2054.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2054.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2054.sv
Parsing SystemVerilog input from `./top_2054.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 229b563a6d, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_307.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_307.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_307.sv
Parsing SystemVerilog input from `./top_307.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b62b355c07, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1713.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1713.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1713.sv
Parsing SystemVerilog input from `./top_1713.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5577bd8ba9, CPU: user 0.02s system 0.01s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1158.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1158.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1158.sv
Parsing SystemVerilog input from `./top_1158.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8eb13c0797, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_790.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_790.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_790.sv
Parsing SystemVerilog input from `./top_790.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f8b50502b2, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1932.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1932.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1932.sv
Parsing SystemVerilog input from `./top_1932.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5af4e4c518, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_274.sv
../../scripts/run_yosys.sh: line 3: 3282066 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1347.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1347.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1347.sv
Parsing SystemVerilog input from `./top_1347.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4dbdddf66, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2179.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2179.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2179.sv
Parsing SystemVerilog input from `./top_2179.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5a18f3a636, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2018.sv
../../scripts/run_yosys.sh: line 3: 3282074 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_899.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_899.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_899.sv
Parsing SystemVerilog input from `./top_899.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4512e17a76, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1162.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1162.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1162.sv
Parsing SystemVerilog input from `./top_1162.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19c5ee8ab5, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_994.sv
../../scripts/run_yosys.sh: line 3: 3282079 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1379.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1379.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1379.sv
Parsing SystemVerilog input from `./top_1379.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c78774cbbb, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2226.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2226.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2226.sv
Parsing SystemVerilog input from `./top_2226.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 998aace39f, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1877.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1877.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1877.sv
Parsing SystemVerilog input from `./top_1877.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1d7a1da2ba, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2535.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2535.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2535.sv
Parsing SystemVerilog input from `./top_2535.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e09f0030aa, CPU: user 0.03s system 0.03s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2171.sv
../../scripts/run_yosys.sh: line 3: 3282088 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1212.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1212.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1212.sv
Parsing SystemVerilog input from `./top_1212.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7b6b6a5d9c, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1587.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1587.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1587.sv
Parsing SystemVerilog input from `./top_1587.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 39cdb804da, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1164.sv
../../scripts/run_yosys.sh: line 3: 3282093 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_945.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_945.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_945.sv
Parsing SystemVerilog input from `./top_945.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b95f58046e, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2879.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2879.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2879.sv
Parsing SystemVerilog input from `./top_2879.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2d08d6b73b, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_636.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_636.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_636.sv
Parsing SystemVerilog input from `./top_636.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c9b53e4096, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1798.sv
../../scripts/run_yosys.sh: line 3: 3282100 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2268.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2268.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2268.sv
Parsing SystemVerilog input from `./top_2268.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e015dd85bf, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_419.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_419.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_419.sv
Parsing SystemVerilog input from `./top_419.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c32fb30511, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2288.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2288.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2288.sv
Parsing SystemVerilog input from `./top_2288.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d99489fb6, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_967.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_967.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_967.sv
Parsing SystemVerilog input from `./top_967.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8f24635e0b, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2511.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2511.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2511.sv
Parsing SystemVerilog input from `./top_2511.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e3269e8e39, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_975.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_975.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_975.sv
Parsing SystemVerilog input from `./top_975.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: da278067cf, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2849.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2849.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2849.sv
Parsing SystemVerilog input from `./top_2849.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0322d1f774, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1239.sv
../../scripts/run_yosys.sh: line 3: 3282115 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2241.sv
../../scripts/run_yosys.sh: line 3: 3282116 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2080.sv
../../scripts/run_yosys.sh: line 3: 3282117 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1076.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1076.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1076.sv
Parsing SystemVerilog input from `./top_1076.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 24926e967a, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_10.sv
../../scripts/run_yosys.sh: line 3: 3282120 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_448.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_448.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_448.sv
Parsing SystemVerilog input from `./top_448.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 205e550f6f, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2890.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2890.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2890.sv
Parsing SystemVerilog input from `./top_2890.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b918b89749, CPU: user 0.05s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1649.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1649.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1649.sv
Parsing SystemVerilog input from `./top_1649.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2b789e25ca, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_116.sv
../../scripts/run_yosys.sh: line 3: 3282127 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2164.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2164.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2164.sv
Parsing SystemVerilog input from `./top_2164.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 85f0e2a103, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2072.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2072.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2072.sv
Parsing SystemVerilog input from `./top_2072.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3b6f5ee71, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2582.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2582.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2582.sv
Parsing SystemVerilog input from `./top_2582.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87afe01e2b, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1795.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1795.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1795.sv
Parsing SystemVerilog input from `./top_1795.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7f03425935, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_610.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_610.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_610.sv
Parsing SystemVerilog input from `./top_610.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aaafec7445, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2912.sv
../../scripts/run_yosys.sh: line 3: 3282138 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_634.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_634.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_634.sv
Parsing SystemVerilog input from `./top_634.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36f2393ea6, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2668.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2668.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2668.sv
Parsing SystemVerilog input from `./top_2668.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7a4627c919, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2217.sv
../../scripts/run_yosys.sh: line 3: 3282143 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_172.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_172.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_172.sv
Parsing SystemVerilog input from `./top_172.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 202f8de4c0, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2595.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2595.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2595.sv
Parsing SystemVerilog input from `./top_2595.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 880cb97528, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_581.sv
../../scripts/run_yosys.sh: line 3: 3282148 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2919.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2919.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2919.sv
Parsing SystemVerilog input from `./top_2919.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6a2a047179, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1410.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1410.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1410.sv
Parsing SystemVerilog input from `./top_1410.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2771ba5d32, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_881.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_881.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_881.sv
Parsing SystemVerilog input from `./top_881.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9e4e3f9cd8, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_535.sv
../../scripts/run_yosys.sh: line 3: 3282155 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1521.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1521.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1521.sv
Parsing SystemVerilog input from `./top_1521.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fb4c96fcb8, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2121.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2121.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2121.sv
Parsing SystemVerilog input from `./top_2121.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 27fe4d9a70, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2092.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2092.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2092.sv
Parsing SystemVerilog input from `./top_2092.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 621421ab88, CPU: user 0.02s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_112.sv
../../scripts/run_yosys.sh: line 3: 3282162 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_814.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_814.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_814.sv
Parsing SystemVerilog input from `./top_814.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fe2452af44, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2186.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2186.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2186.sv
Parsing SystemVerilog input from `./top_2186.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a7820360f4, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_348.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_348.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_348.sv
Parsing SystemVerilog input from `./top_348.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 862f064b4e, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_870.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_870.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_870.sv
Parsing SystemVerilog input from `./top_870.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d81ba03c8, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1505.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1505.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1505.sv
Parsing SystemVerilog input from `./top_1505.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9ef93823ba, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1035.sv
../../scripts/run_yosys.sh: line 3: 3282173 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1090.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1090.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1090.sv
Parsing SystemVerilog input from `./top_1090.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 86bee36931, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_914.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_914.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_914.sv
Parsing SystemVerilog input from `./top_914.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1998467484, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_217.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_217.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_217.sv
Parsing SystemVerilog input from `./top_217.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e2566f1850, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_716.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_716.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_716.sv
Parsing SystemVerilog input from `./top_716.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d1fe622e59, CPU: user 0.01s system 0.03s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2612.sv
../../scripts/run_yosys.sh: line 3: 3282182 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_196.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_196.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_196.sv
Parsing SystemVerilog input from `./top_196.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c7156d033f, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_131.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_131.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_131.sv
Parsing SystemVerilog input from `./top_131.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: de430623d9, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2139.sv
../../scripts/run_yosys.sh: line 3: 3282187 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1002.sv
../../scripts/run_yosys.sh: line 3: 3282188 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_861.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_861.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_861.sv
Parsing SystemVerilog input from `./top_861.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 060cd4496a, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1366.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1366.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1366.sv
Parsing SystemVerilog input from `./top_1366.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e09d0326a3, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2391.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2391.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2391.sv
Parsing SystemVerilog input from `./top_2391.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5108c3c109, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_398.sv
../../scripts/run_yosys.sh: line 3: 3282195 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_878.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_878.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_878.sv
Parsing SystemVerilog input from `./top_878.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4a55fc6ff8, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2483.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2483.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2483.sv
Parsing SystemVerilog input from `./top_2483.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d93755d7c1, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_604.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_604.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_604.sv
Parsing SystemVerilog input from `./top_604.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e0e8869ea3, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1619.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1619.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1619.sv
Parsing SystemVerilog input from `./top_1619.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8e00a60b4b, CPU: user 0.01s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2628.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2628.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2628.sv
Parsing SystemVerilog input from `./top_2628.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 228c65ebc1, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_204.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_204.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_204.sv
Parsing SystemVerilog input from `./top_204.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 47fa5026ea, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2408.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2408.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2408.sv
Parsing SystemVerilog input from `./top_2408.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97292354e0, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_184.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_184.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_184.sv
Parsing SystemVerilog input from `./top_184.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 30bcc214b2, CPU: user 0.03s system 0.01s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2159.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2159.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2159.sv
Parsing SystemVerilog input from `./top_2159.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf2906da6a, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1018.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1018.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1018.sv
Parsing SystemVerilog input from `./top_1018.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: be49791851, CPU: user 0.04s system 0.01s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1041.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1041.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1041.sv
Parsing SystemVerilog input from `./top_1041.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4487fc4898, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_868.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_868.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_868.sv
Parsing SystemVerilog input from `./top_868.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 59f08b48a9, CPU: user 0.04s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_489.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_489.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_489.sv
Parsing SystemVerilog input from `./top_489.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f32a5023a0, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2815.sv
../../scripts/run_yosys.sh: line 3: 3282222 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_278.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_278.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_278.sv
Parsing SystemVerilog input from `./top_278.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 42626b1ee0, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1575.sv
../../scripts/run_yosys.sh: line 3: 3282225 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1659.sv
../../scripts/run_yosys.sh: line 3: 3282226 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1565.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1565.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1565.sv
Parsing SystemVerilog input from `./top_1565.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eede2f70f2, CPU: user 0.04s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1915.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1915.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1915.sv
Parsing SystemVerilog input from `./top_1915.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 46d196688e, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1469.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1469.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1469.sv
Parsing SystemVerilog input from `./top_1469.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9fee2e14da, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1421.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1421.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1421.sv
Parsing SystemVerilog input from `./top_1421.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 592199c3f2, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1925.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1925.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1925.sv
Parsing SystemVerilog input from `./top_1925.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6ae7caaa90, CPU: user 0.01s system 0.03s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_459.sv
../../scripts/run_yosys.sh: line 3: 3282237 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_32.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_32.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_32.sv
Parsing SystemVerilog input from `./top_32.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7f396e0fcc, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1153.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1153.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1153.sv
Parsing SystemVerilog input from `./top_1153.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df252103e4, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_793.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_793.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_793.sv
Parsing SystemVerilog input from `./top_793.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: acbbf2cb5a, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_356.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_356.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_356.sv
Parsing SystemVerilog input from `./top_356.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 079f51182e, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1636.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1636.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1636.sv
Parsing SystemVerilog input from `./top_1636.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cf56e2cb29, CPU: user 0.02s system 0.03s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1572.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1572.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1572.sv
Parsing SystemVerilog input from `./top_1572.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1015b833e6, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_968.sv
../../scripts/run_yosys.sh: line 3: 3282250 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_647.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_647.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_647.sv
Parsing SystemVerilog input from `./top_647.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 835e53badc, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_678.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_678.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_678.sv
Parsing SystemVerilog input from `./top_678.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ae8e968ba, CPU: user 0.04s system 0.01s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2985.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2985.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2985.sv
Parsing SystemVerilog input from `./top_2985.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a21f3947d0, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1549.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1549.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1549.sv
Parsing SystemVerilog input from `./top_1549.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea8201b5f1, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_857.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_857.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_857.sv
Parsing SystemVerilog input from `./top_857.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eed51b5059, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2414.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2414.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2414.sv
Parsing SystemVerilog input from `./top_2414.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2cf95e4da8, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_449.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_449.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_449.sv
Parsing SystemVerilog input from `./top_449.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1c1e6443e6, CPU: user 0.01s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2558.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2558.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2558.sv
Parsing SystemVerilog input from `./top_2558.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a66ab2c690, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2419.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2419.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2419.sv
Parsing SystemVerilog input from `./top_2419.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1ff2d7a689, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_59.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_59.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_59.sv
Parsing SystemVerilog input from `./top_59.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 44b12f1f0f, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2574.sv
../../scripts/run_yosys.sh: line 3: 3282271 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_588.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_588.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_588.sv
Parsing SystemVerilog input from `./top_588.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7f77405928, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1374.sv
../../scripts/run_yosys.sh: line 3: 3282274 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_345.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_345.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_345.sv
Parsing SystemVerilog input from `./top_345.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ee72b93b52, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1869.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1869.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1869.sv
Parsing SystemVerilog input from `./top_1869.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4fdcf451e2, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1257.sv
../../scripts/run_yosys.sh: line 3: 3282279 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2212.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2212.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2212.sv
Parsing SystemVerilog input from `./top_2212.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d52839529, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2569.sv
../../scripts/run_yosys.sh: line 3: 3282282 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1136.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1136.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1136.sv
Parsing SystemVerilog input from `./top_1136.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 710c6e923d, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1428.sv
../../scripts/run_yosys.sh: line 3: 3282285 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2979.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2979.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2979.sv
Parsing SystemVerilog input from `./top_2979.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ba7d88e50a, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1972.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1972.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1972.sv
Parsing SystemVerilog input from `./top_1972.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dd750b012b, CPU: user 0.02s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2747.sv
../../scripts/run_yosys.sh: line 3: 3282290 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1573.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1573.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1573.sv
Parsing SystemVerilog input from `./top_1573.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a3f3f913a, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2189.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2189.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2189.sv
Parsing SystemVerilog input from `./top_2189.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4df090a8b5, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_593.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_593.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_593.sv
Parsing SystemVerilog input from `./top_593.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5bed7f8c2b, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_226.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_226.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_226.sv
Parsing SystemVerilog input from `./top_226.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2a29017ad4, CPU: user 0.02s system 0.02s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_504.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_504.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_504.sv
Parsing SystemVerilog input from `./top_504.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d215a9d2a0, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2537.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2537.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2537.sv
Parsing SystemVerilog input from `./top_2537.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 67980427ee, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_268.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_268.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_268.sv
Parsing SystemVerilog input from `./top_268.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dd32b2210d, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1967.sv
../../scripts/run_yosys.sh: line 3: 3282305 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1059.sv
../../scripts/run_yosys.sh: line 3: 3282306 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2021.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2021.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2021.sv
Parsing SystemVerilog input from `./top_2021.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99c180c6e1, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_744.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_744.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_744.sv
Parsing SystemVerilog input from `./top_744.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0a64ad1241, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_333.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_333.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_333.sv
Parsing SystemVerilog input from `./top_333.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11f16bb651, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2883.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2883.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2883.sv
Parsing SystemVerilog input from `./top_2883.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 370ce9b72b, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_408.sv
../../scripts/run_yosys.sh: line 3: 3282315 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_370.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_370.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_370.sv
Parsing SystemVerilog input from `./top_370.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a4fd53c887, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2910.sv
../../scripts/run_yosys.sh: line 3: 3282318 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_314.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_314.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_314.sv
Parsing SystemVerilog input from `./top_314.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6200f9e949, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1608.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1608.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1608.sv
Parsing SystemVerilog input from `./top_1608.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5ca7600686, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2126.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2126.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2126.sv
Parsing SystemVerilog input from `./top_2126.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fae523776b, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2709.sv
../../scripts/run_yosys.sh: line 3: 3282325 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1944.sv
../../scripts/run_yosys.sh: line 3: 3282326 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1137.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1137.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1137.sv
Parsing SystemVerilog input from `./top_1137.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e2b150ef12, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_429.sv
../../scripts/run_yosys.sh: line 3: 3282329 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1135.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1135.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1135.sv
Parsing SystemVerilog input from `./top_1135.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7271dd716, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1922.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1922.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1922.sv
Parsing SystemVerilog input from `./top_1922.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9a268a8329, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2352.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2352.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2352.sv
Parsing SystemVerilog input from `./top_2352.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90c9b6fbae, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2173.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2173.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2173.sv
Parsing SystemVerilog input from `./top_2173.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68b25fb91a, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_956.sv
../../scripts/run_yosys.sh: line 3: 3282338 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2497.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2497.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2497.sv
Parsing SystemVerilog input from `./top_2497.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 177cd8883c, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1490.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1490.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1490.sv
Parsing SystemVerilog input from `./top_1490.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e717d0c3e, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2010.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2010.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2010.sv
Parsing SystemVerilog input from `./top_2010.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2a66a77834, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2737.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2737.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2737.sv
Parsing SystemVerilog input from `./top_2737.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce421b9ea1, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_497.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_497.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_497.sv
Parsing SystemVerilog input from `./top_497.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e0e194918, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_17.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_17.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_17.sv
Parsing SystemVerilog input from `./top_17.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d4ebf26121, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2764.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2764.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2764.sv
Parsing SystemVerilog input from `./top_2764.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 343f9146c8, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2145.sv
../../scripts/run_yosys.sh: line 3: 3282353 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1225.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1225.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1225.sv
Parsing SystemVerilog input from `./top_1225.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 80048c95f0, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_725.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_725.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_725.sv
Parsing SystemVerilog input from `./top_725.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 702691adac, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1627.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1627.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1627.sv
Parsing SystemVerilog input from `./top_1627.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d13164dd71, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2310.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2310.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2310.sv
Parsing SystemVerilog input from `./top_2310.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b4b53c385, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1800.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1800.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1800.sv
Parsing SystemVerilog input from `./top_1800.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 87ca053b61, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_75.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_75.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_75.sv
Parsing SystemVerilog input from `./top_75.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c5120d47a, CPU: user 0.03s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2378.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2378.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2378.sv
Parsing SystemVerilog input from `./top_2378.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 498acfdca4, CPU: user 0.04s system 0.01s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1583.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1583.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1583.sv
Parsing SystemVerilog input from `./top_1583.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f9d870612d, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_375.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_375.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_375.sv
Parsing SystemVerilog input from `./top_375.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7bb9e0a8a1, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_275.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_275.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_275.sv
Parsing SystemVerilog input from `./top_275.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 53ce2843f3, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1700.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1700.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1700.sv
Parsing SystemVerilog input from `./top_1700.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 448614c170, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1782.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1782.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1782.sv
Parsing SystemVerilog input from `./top_1782.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5307e53d9a, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_353.sv
../../scripts/run_yosys.sh: line 3: 3282378 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1692.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1692.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1692.sv
Parsing SystemVerilog input from `./top_1692.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8c3fc4e603, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1597.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1597.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1597.sv
Parsing SystemVerilog input from `./top_1597.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e0ad19815, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2783.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2783.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2783.sv
Parsing SystemVerilog input from `./top_2783.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1ef7c1d82, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2657.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2657.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2657.sv
Parsing SystemVerilog input from `./top_2657.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1c0012f77d, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2645.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2645.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2645.sv
Parsing SystemVerilog input from `./top_2645.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4c7675479b, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2665.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2665.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2665.sv
Parsing SystemVerilog input from `./top_2665.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8475202d7e, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2796.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2796.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2796.sv
Parsing SystemVerilog input from `./top_2796.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9bf95340a2, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_362.sv
../../scripts/run_yosys.sh: line 3: 3282393 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1602.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1602.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1602.sv
Parsing SystemVerilog input from `./top_1602.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5d107a386, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1837.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1837.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1837.sv
Parsing SystemVerilog input from `./top_1837.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d239230ec, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1243.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1243.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1243.sv
Parsing SystemVerilog input from `./top_1243.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 231692f40b, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2637.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2637.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2637.sv
Parsing SystemVerilog input from `./top_2637.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d0edf0ca9f, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1166.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1166.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1166.sv
Parsing SystemVerilog input from `./top_1166.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5d0cca5574, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2307.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2307.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2307.sv
Parsing SystemVerilog input from `./top_2307.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a6196379c3, CPU: user 0.01s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_804.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_804.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_804.sv
Parsing SystemVerilog input from `./top_804.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 457f2e82d6, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2084.sv
../../scripts/run_yosys.sh: line 3: 3282408 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_669.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_669.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_669.sv
Parsing SystemVerilog input from `./top_669.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4930aba127, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1937.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1937.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1937.sv
Parsing SystemVerilog input from `./top_1937.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5cbbe4aa2, CPU: user 0.03s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_747.sv
../../scripts/run_yosys.sh: line 3: 3282413 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2314.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2314.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2314.sv
Parsing SystemVerilog input from `./top_2314.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3bdac9fe9d, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2437.sv
../../scripts/run_yosys.sh: line 3: 3282416 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1315.sv
../../scripts/run_yosys.sh: line 3: 3282417 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2205.sv
../../scripts/run_yosys.sh: line 3: 3282418 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_318.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_318.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_318.sv
Parsing SystemVerilog input from `./top_318.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 475fd6e404, CPU: user 0.03s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2611.sv
../../scripts/run_yosys.sh: line 3: 3282421 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2317.sv
../../scripts/run_yosys.sh: line 3: 3282422 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_317.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_317.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_317.sv
Parsing SystemVerilog input from `./top_317.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c9aefa30d, CPU: user 0.05s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_273.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_273.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_273.sv
Parsing SystemVerilog input from `./top_273.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 416e692db1, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2542.sv
../../scripts/run_yosys.sh: line 3: 3282427 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1293.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1293.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1293.sv
Parsing SystemVerilog input from `./top_1293.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cea5b96480, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1205.sv
../../scripts/run_yosys.sh: line 3: 3282430 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2620.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2620.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2620.sv
Parsing SystemVerilog input from `./top_2620.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 96f8866f52, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1685.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1685.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1685.sv
Parsing SystemVerilog input from `./top_1685.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8d9c3747e8, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_785.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_785.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_785.sv
Parsing SystemVerilog input from `./top_785.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 593adeaf57, CPU: user 0.02s system 0.02s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2592.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2592.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2592.sv
Parsing SystemVerilog input from `./top_2592.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e2072145f4, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_188.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_188.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_188.sv
Parsing SystemVerilog input from `./top_188.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 36993ac434, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2214.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2214.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2214.sv
Parsing SystemVerilog input from `./top_2214.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ece5ad627, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1067.sv
../../scripts/run_yosys.sh: line 3: 3282443 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_132.sv
../../scripts/run_yosys.sh: line 3: 3282444 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1825.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1825.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1825.sv
Parsing SystemVerilog input from `./top_1825.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eb7356367d, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1210.sv
../../scripts/run_yosys.sh: line 3: 3282447 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1055.sv
../../scripts/run_yosys.sh: line 3: 3282448 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2107.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2107.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2107.sv
Parsing SystemVerilog input from `./top_2107.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5165c32df6, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2772.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2772.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2772.sv
Parsing SystemVerilog input from `./top_2772.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 325d2e0919, CPU: user 0.04s system 0.01s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_652.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_652.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_652.sv
Parsing SystemVerilog input from `./top_652.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e26fc71377, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2096.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2096.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2096.sv
Parsing SystemVerilog input from `./top_2096.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60bad27f21, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2860.sv
../../scripts/run_yosys.sh: line 3: 3282457 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_548.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_548.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_548.sv
Parsing SystemVerilog input from `./top_548.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2fc2878e4b, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_707.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_707.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_707.sv
Parsing SystemVerilog input from `./top_707.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca8d318abc, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_579.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_579.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_579.sv
Parsing SystemVerilog input from `./top_579.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e9605eda0e, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2707.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2707.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2707.sv
Parsing SystemVerilog input from `./top_2707.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f6c70b483d, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1298.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1298.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1298.sv
Parsing SystemVerilog input from `./top_1298.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 653c480fd5, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1591.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1591.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1591.sv
Parsing SystemVerilog input from `./top_1591.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2daf0bc7a4, CPU: user 0.02s system 0.01s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_405.sv
../../scripts/run_yosys.sh: line 3: 3282470 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1747.sv
../../scripts/run_yosys.sh: line 3: 3282471 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_334.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_334.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_334.sv
Parsing SystemVerilog input from `./top_334.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f0339f8d77, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1715.sv
../../scripts/run_yosys.sh: line 3: 3282474 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_783.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_783.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_783.sv
Parsing SystemVerilog input from `./top_783.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cc8923ec18, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2881.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2881.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2881.sv
Parsing SystemVerilog input from `./top_2881.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aeab5acbb0, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1144.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1144.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1144.sv
Parsing SystemVerilog input from `./top_1144.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ccf198c936, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1695.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1695.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1695.sv
Parsing SystemVerilog input from `./top_1695.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 52e7abe5d6, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_957.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_957.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_957.sv
Parsing SystemVerilog input from `./top_957.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ac534ad12, CPU: user 0.02s system 0.01s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2472.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2472.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2472.sv
Parsing SystemVerilog input from `./top_2472.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b505c7ab7, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2616.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2616.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2616.sv
Parsing SystemVerilog input from `./top_2616.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ce25e753c, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_134.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_134.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_134.sv
Parsing SystemVerilog input from `./top_134.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 060fcb1516, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_139.sv
../../scripts/run_yosys.sh: line 3: 3282491 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2524.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2524.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2524.sv
Parsing SystemVerilog input from `./top_2524.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 38f4fdcb45, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1962.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1962.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1962.sv
Parsing SystemVerilog input from `./top_1962.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 18d9e7109d, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1230.sv
../../scripts/run_yosys.sh: line 3: 3282496 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_944.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_944.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_944.sv
Parsing SystemVerilog input from `./top_944.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 75398abd35, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_987.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_987.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_987.sv
Parsing SystemVerilog input from `./top_987.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19d2d5cea5, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1283.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1283.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1283.sv
Parsing SystemVerilog input from `./top_1283.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 412410603e, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2509.sv
../../scripts/run_yosys.sh: line 3: 3282503 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1023.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1023.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1023.sv
Parsing SystemVerilog input from `./top_1023.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 812dfc0ecf, CPU: user 0.04s system 0.01s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_959.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_959.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_959.sv
Parsing SystemVerilog input from `./top_959.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 553a3b1a77, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1049.sv
../../scripts/run_yosys.sh: line 3: 3282508 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1686.sv
../../scripts/run_yosys.sh: line 3: 3282509 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2625.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2625.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2625.sv
Parsing SystemVerilog input from `./top_2625.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3dfd0b09ac, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2023.sv
../../scripts/run_yosys.sh: line 3: 3282512 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2302.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2302.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2302.sv
Parsing SystemVerilog input from `./top_2302.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea62e95a51, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1908.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1908.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1908.sv
Parsing SystemVerilog input from `./top_1908.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6bf279a686, CPU: user 0.03s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2809.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2809.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2809.sv
Parsing SystemVerilog input from `./top_2809.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b0883f6bc, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1708.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1708.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1708.sv
Parsing SystemVerilog input from `./top_1708.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc588c5956, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1873.sv
../../scripts/run_yosys.sh: line 3: 3282521 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1060.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1060.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1060.sv
Parsing SystemVerilog input from `./top_1060.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: feb64b5cf6, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2861.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2861.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2861.sv
Parsing SystemVerilog input from `./top_2861.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d9804b02b1, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1883.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1883.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1883.sv
Parsing SystemVerilog input from `./top_1883.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ba9a141317, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_958.sv
../../scripts/run_yosys.sh: line 3: 3282528 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_238.sv
../../scripts/run_yosys.sh: line 3: 3282529 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_440.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_440.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_440.sv
Parsing SystemVerilog input from `./top_440.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 499c247b3b, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2889.sv
../../scripts/run_yosys.sh: line 3: 3282532 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_287.sv
../../scripts/run_yosys.sh: line 3: 3282533 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1829.sv
../../scripts/run_yosys.sh: line 3: 3282534 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2800.sv
../../scripts/run_yosys.sh: line 3: 3282535 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2767.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2767.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2767.sv
Parsing SystemVerilog input from `./top_2767.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90e33936fc, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2599.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2599.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2599.sv
Parsing SystemVerilog input from `./top_2599.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1b7d37f2aa, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2639.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2639.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2639.sv
Parsing SystemVerilog input from `./top_2639.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 38add6d2a7, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2424.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2424.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2424.sv
Parsing SystemVerilog input from `./top_2424.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 26d9821749, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1588.sv
../../scripts/run_yosys.sh: line 3: 3282544 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2793.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2793.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2793.sv
Parsing SystemVerilog input from `./top_2793.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0619f7c8de, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_24.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_24.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_24.sv
Parsing SystemVerilog input from `./top_24.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 994df7d12e, CPU: user 0.00s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2204.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2204.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2204.sv
Parsing SystemVerilog input from `./top_2204.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cc29150636, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_33.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_33.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_33.sv
Parsing SystemVerilog input from `./top_33.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3e86d4c5b, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1179.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1179.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1179.sv
Parsing SystemVerilog input from `./top_1179.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ae1775fb3, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2975.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2975.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2975.sv
Parsing SystemVerilog input from `./top_2975.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5712d08aee, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_298.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_298.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_298.sv
Parsing SystemVerilog input from `./top_298.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8a82bece6b, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_3001.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_3001.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_3001.sv
Parsing SystemVerilog input from `./top_3001.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11256e4141, CPU: user 0.04s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2445.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2445.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2445.sv
Parsing SystemVerilog input from `./top_2445.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1103a02e78, CPU: user 0.02s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_203.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_203.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_203.sv
Parsing SystemVerilog input from `./top_203.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f9a7c18b63, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2183.sv
../../scripts/run_yosys.sh: line 3: 3282565 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1709.sv
../../scripts/run_yosys.sh: line 3: 3282566 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1511.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1511.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1511.sv
Parsing SystemVerilog input from `./top_1511.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 83899fafec, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_786.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_786.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_786.sv
Parsing SystemVerilog input from `./top_786.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90d86a7d06, CPU: user 0.05s system 0.01s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_980.sv
../../scripts/run_yosys.sh: line 3: 3282571 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_137.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_137.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_137.sv
Parsing SystemVerilog input from `./top_137.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 24de7d38cd, CPU: user 0.01s system 0.03s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_34.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_34.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_34.sv
Parsing SystemVerilog input from `./top_34.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d9b738598, CPU: user 0.03s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_485.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_485.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_485.sv
Parsing SystemVerilog input from `./top_485.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3729bd947e, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2526.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2526.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2526.sv
Parsing SystemVerilog input from `./top_2526.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4a7ea0636b, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_225.sv
../../scripts/run_yosys.sh: line 3: 3282580 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2935.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2935.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2935.sv
Parsing SystemVerilog input from `./top_2935.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4637fbe73b, CPU: user 0.04s system 0.02s, MEM: 89.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1307.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1307.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1307.sv
Parsing SystemVerilog input from `./top_1307.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 388a1abf66, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2319.sv
../../scripts/run_yosys.sh: line 3: 3282585 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_988.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_988.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_988.sv
Parsing SystemVerilog input from `./top_988.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff21ae9614, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1427.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1427.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1427.sv
Parsing SystemVerilog input from `./top_1427.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 62dffa368e, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1513.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1513.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1513.sv
Parsing SystemVerilog input from `./top_1513.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff95f1e5fd, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2548.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2548.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2548.sv
Parsing SystemVerilog input from `./top_2548.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 881dd3f745, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1703.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1703.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1703.sv
Parsing SystemVerilog input from `./top_1703.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6381bcf041, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_300.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_300.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_300.sv
Parsing SystemVerilog input from `./top_300.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cee53202fe, CPU: user 0.02s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2921.sv
../../scripts/run_yosys.sh: line 3: 3282598 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1152.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1152.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1152.sv
Parsing SystemVerilog input from `./top_1152.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 26fe26cd1d, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_693.sv
../../scripts/run_yosys.sh: line 3: 3282601 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_709.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_709.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_709.sv
Parsing SystemVerilog input from `./top_709.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ac2349c5d, CPU: user 0.04s system 0.02s, MEM: 90.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_234.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_234.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_234.sv
Parsing SystemVerilog input from `./top_234.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b606e931e, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1861.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1861.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1861.sv
Parsing SystemVerilog input from `./top_1861.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ca4fee08a, CPU: user 0.03s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_302.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_302.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_302.sv
Parsing SystemVerilog input from `./top_302.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 715c66b8f9, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2024.sv
../../scripts/run_yosys.sh: line 3: 3282610 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_551.sv
../../scripts/run_yosys.sh: line 3: 3282611 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_512.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_512.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_512.sv
Parsing SystemVerilog input from `./top_512.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d72d9240b, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1793.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1793.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1793.sv
Parsing SystemVerilog input from `./top_1793.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6c5f8813e1, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1697.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1697.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1697.sv
Parsing SystemVerilog input from `./top_1697.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f7f35899bc, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_842.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_842.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_842.sv
Parsing SystemVerilog input from `./top_842.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b6ea09d0b, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_557.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_557.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_557.sv
Parsing SystemVerilog input from `./top_557.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a81e6f404f, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1312.sv
../../scripts/run_yosys.sh: line 3: 3282622 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2794.sv
../../scripts/run_yosys.sh: line 3: 3282623 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1813.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1813.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1813.sv
Parsing SystemVerilog input from `./top_1813.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6690c39ea6, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2222.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2222.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2222.sv
Parsing SystemVerilog input from `./top_2222.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ec16e77aaa, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2807.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2807.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2807.sv
Parsing SystemVerilog input from `./top_2807.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 62dab1a36d, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2201.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2201.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2201.sv
Parsing SystemVerilog input from `./top_2201.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 48271bcd5b, CPU: user 0.01s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2547.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2547.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2547.sv
Parsing SystemVerilog input from `./top_2547.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d6db21839d, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2986.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2986.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2986.sv
Parsing SystemVerilog input from `./top_2986.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1a0b89155a, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1491.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1491.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1491.sv
Parsing SystemVerilog input from `./top_1491.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d2821f69cf, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2208.sv
../../scripts/run_yosys.sh: line 3: 3282638 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_263.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_263.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_263.sv
Parsing SystemVerilog input from `./top_263.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fc72f3882e, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1476.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1476.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1476.sv
Parsing SystemVerilog input from `./top_1476.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b0b67f13df, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1537.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1537.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1537.sv
Parsing SystemVerilog input from `./top_1537.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a342b0fe51, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2587.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2587.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2587.sv
Parsing SystemVerilog input from `./top_2587.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6932ab83e5, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2002.sv
../../scripts/run_yosys.sh: line 3: 3282647 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1348.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1348.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1348.sv
Parsing SystemVerilog input from `./top_1348.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 52486dc911, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1734.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1734.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1734.sv
Parsing SystemVerilog input from `./top_1734.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c9743753da, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2327.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2327.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2327.sv
Parsing SystemVerilog input from `./top_2327.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d5a7c7a11, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_864.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_864.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_864.sv
Parsing SystemVerilog input from `./top_864.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8e9156711c, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1805.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1805.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1805.sv
Parsing SystemVerilog input from `./top_1805.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 65a12bd3b8, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_11.sv
../../scripts/run_yosys.sh: line 3: 3282658 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_186.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_186.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_186.sv
Parsing SystemVerilog input from `./top_186.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4f1534094f, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_389.sv
../../scripts/run_yosys.sh: line 3: 3282661 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_36.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_36.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_36.sv
Parsing SystemVerilog input from `./top_36.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 348e050cb3, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2898.sv
../../scripts/run_yosys.sh: line 3: 3282664 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1555.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1555.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1555.sv
Parsing SystemVerilog input from `./top_1555.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b3849d1be7, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_108.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_108.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_108.sv
Parsing SystemVerilog input from `./top_108.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0fa6a3f17d, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_474.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_474.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_474.sv
Parsing SystemVerilog input from `./top_474.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8f94c54164, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_723.sv
../../scripts/run_yosys.sh: line 3: 3282671 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_325.sv
../../scripts/run_yosys.sh: line 3: 3282672 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1989.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1989.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1989.sv
Parsing SystemVerilog input from `./top_1989.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bc95c64784, CPU: user 0.03s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2377.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2377.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2377.sv
Parsing SystemVerilog input from `./top_2377.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ae2f008097, CPU: user 0.02s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2230.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2230.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2230.sv
Parsing SystemVerilog input from `./top_2230.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 04aa3c72fa, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_67.sv
../../scripts/run_yosys.sh: line 3: 3282679 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_908.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_908.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_908.sv
Parsing SystemVerilog input from `./top_908.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 958a6a796b, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2416.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2416.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2416.sv
Parsing SystemVerilog input from `./top_2416.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ef7f0bc1a1, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1148.sv
../../scripts/run_yosys.sh: line 3: 3282684 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2381.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2381.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2381.sv
Parsing SystemVerilog input from `./top_2381.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a0115def0d, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_202.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_202.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_202.sv
Parsing SystemVerilog input from `./top_202.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 696a8afff8, CPU: user 0.03s system 0.01s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_267.sv
../../scripts/run_yosys.sh: line 3: 3282689 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1082.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1082.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1082.sv
Parsing SystemVerilog input from `./top_1082.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e45dab165e, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_288.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_288.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_288.sv
Parsing SystemVerilog input from `./top_288.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 91d2c55b3e, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_12.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_12.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_12.sv
Parsing SystemVerilog input from `./top_12.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c6605ec69, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2161.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2161.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2161.sv
Parsing SystemVerilog input from `./top_2161.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b22af8768, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1626.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1626.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1626.sv
Parsing SystemVerilog input from `./top_1626.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ee3089a258, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_442.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_442.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_442.sv
Parsing SystemVerilog input from `./top_442.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6c24d331d1, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2229.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2229.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2229.sv
Parsing SystemVerilog input from `./top_2229.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6082271241, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1646.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1646.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1646.sv
Parsing SystemVerilog input from `./top_1646.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e123e8ca43, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1092.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1092.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1092.sv
Parsing SystemVerilog input from `./top_1092.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 265cc933b6, CPU: user 0.03s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1671.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1671.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1671.sv
Parsing SystemVerilog input from `./top_1671.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e897c1804, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1509.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1509.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1509.sv
Parsing SystemVerilog input from `./top_1509.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 16f4fe3c9c, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_227.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_227.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_227.sv
Parsing SystemVerilog input from `./top_227.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 544ac9fa39, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2970.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2970.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2970.sv
Parsing SystemVerilog input from `./top_2970.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5daddab49e, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2852.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2852.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2852.sv
Parsing SystemVerilog input from `./top_2852.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 215aa918de, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1085.sv
../../scripts/run_yosys.sh: line 3: 3282718 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1998.sv
../../scripts/run_yosys.sh: line 3: 3282719 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1114.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1114.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1114.sv
Parsing SystemVerilog input from `./top_1114.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9614d6d2db, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_379.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_379.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_379.sv
Parsing SystemVerilog input from `./top_379.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3fe28bc1a, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2113.sv
../../scripts/run_yosys.sh: line 3: 3282724 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_658.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_658.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_658.sv
Parsing SystemVerilog input from `./top_658.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7e89ce934, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1481.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1481.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1481.sv
Parsing SystemVerilog input from `./top_1481.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 30de298ea9, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1133.sv
../../scripts/run_yosys.sh: line 3: 3282729 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2987.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2987.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2987.sv
Parsing SystemVerilog input from `./top_2987.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1727f550b9, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1815.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1815.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1815.sv
Parsing SystemVerilog input from `./top_1815.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad4365df9e, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_151.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_151.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_151.sv
Parsing SystemVerilog input from `./top_151.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 05240dab36, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_413.sv
../../scripts/run_yosys.sh: line 3: 3282736 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_77.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_77.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_77.sv
Parsing SystemVerilog input from `./top_77.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e652d2af85, CPU: user 0.01s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1594.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1594.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1594.sv
Parsing SystemVerilog input from `./top_1594.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3db784fda, CPU: user 0.06s system 0.01s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2029.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2029.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2029.sv
Parsing SystemVerilog input from `./top_2029.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 04aaeb26cc, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1130.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1130.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1130.sv
Parsing SystemVerilog input from `./top_1130.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea582180cf, CPU: user 0.02s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2011.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2011.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2011.sv
Parsing SystemVerilog input from `./top_2011.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 76b57048c5, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1021.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1021.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1021.sv
Parsing SystemVerilog input from `./top_1021.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3fecd15046, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1236.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1236.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1236.sv
Parsing SystemVerilog input from `./top_1236.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a542c18b7d, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2960.sv
../../scripts/run_yosys.sh: line 3: 3282751 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2492.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2492.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2492.sv
Parsing SystemVerilog input from `./top_2492.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 930a01a8c1, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_187.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_187.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_187.sv
Parsing SystemVerilog input from `./top_187.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 920f87e613, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1250.sv
../../scripts/run_yosys.sh: line 3: 3282756 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2407.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2407.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2407.sv
Parsing SystemVerilog input from `./top_2407.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 43f429c587, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_880.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_880.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_880.sv
Parsing SystemVerilog input from `./top_880.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1617e09f1, CPU: user 0.03s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_376.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_376.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_376.sv
Parsing SystemVerilog input from `./top_376.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ef81555f1c, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2487.sv
../../scripts/run_yosys.sh: line 3: 3282763 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_536.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_536.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_536.sv
Parsing SystemVerilog input from `./top_536.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 154476b843, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_106.sv
../../scripts/run_yosys.sh: line 3: 3282766 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1814.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1814.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1814.sv
Parsing SystemVerilog input from `./top_1814.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 56873d9035, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_977.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_977.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_977.sv
Parsing SystemVerilog input from `./top_977.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a1a013b87f, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_377.sv
../../scripts/run_yosys.sh: line 3: 3282771 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1858.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1858.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1858.sv
Parsing SystemVerilog input from `./top_1858.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e75cb22d14, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2583.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2583.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2583.sv
Parsing SystemVerilog input from `./top_2583.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5d24be6e54, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2062.sv
../../scripts/run_yosys.sh: line 3: 3282776 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_611.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_611.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_611.sv
Parsing SystemVerilog input from `./top_611.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3f17d14a3a, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_809.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_809.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_809.sv
Parsing SystemVerilog input from `./top_809.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0e14d88a09, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_655.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_655.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_655.sv
Parsing SystemVerilog input from `./top_655.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 197f33afc0, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2989.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2989.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2989.sv
Parsing SystemVerilog input from `./top_2989.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 00e13bd345, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2862.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2862.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2862.sv
Parsing SystemVerilog input from `./top_2862.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f8309817a3, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_900.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_900.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_900.sv
Parsing SystemVerilog input from `./top_900.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 22a6bf6e95, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1846.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1846.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1846.sv
Parsing SystemVerilog input from `./top_1846.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5ce426b57e, CPU: user 0.01s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_648.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_648.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_648.sv
Parsing SystemVerilog input from `./top_648.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 42c8d0475a, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_517.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_517.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_517.sv
Parsing SystemVerilog input from `./top_517.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ce2aea0b5f, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2296.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2296.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2296.sv
Parsing SystemVerilog input from `./top_2296.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 33cd22ebdc, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_843.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_843.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_843.sv
Parsing SystemVerilog input from `./top_843.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b590ca7649, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_460.sv
../../scripts/run_yosys.sh: line 3: 3282799 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1435.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1435.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1435.sv
Parsing SystemVerilog input from `./top_1435.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d33c5eb8ab, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1356.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1356.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1356.sv
Parsing SystemVerilog input from `./top_1356.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b1cef53044, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_984.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_984.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_984.sv
Parsing SystemVerilog input from `./top_984.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c5049fb0a8, CPU: user 0.03s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_240.sv
../../scripts/run_yosys.sh: line 3: 3282806 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1731.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1731.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1731.sv
Parsing SystemVerilog input from `./top_1731.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d2e4d9b53, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_85.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_85.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_85.sv
Parsing SystemVerilog input from `./top_85.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0745c891fe, CPU: user 0.01s system 0.02s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_319.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_319.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_319.sv
Parsing SystemVerilog input from `./top_319.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd29b55886, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1592.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1592.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1592.sv
Parsing SystemVerilog input from `./top_1592.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a67ac3954, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1508.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1508.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1508.sv
Parsing SystemVerilog input from `./top_1508.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6aae228f4f, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1132.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1132.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1132.sv
Parsing SystemVerilog input from `./top_1132.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a6f3f0083f, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_858.sv
../../scripts/run_yosys.sh: line 3: 3282819 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_79.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_79.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_79.sv
Parsing SystemVerilog input from `./top_79.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c7074baad7, CPU: user 0.01s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1314.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1314.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1314.sv
Parsing SystemVerilog input from `./top_1314.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 90c06e3eab, CPU: user 0.02s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_762.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_762.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_762.sv
Parsing SystemVerilog input from `./top_762.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e4f37672cf, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1440.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1440.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1440.sv
Parsing SystemVerilog input from `./top_1440.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d92ab383d6, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1201.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1201.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1201.sv
Parsing SystemVerilog input from `./top_1201.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f9eedfd4b0, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_286.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_286.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_286.sv
Parsing SystemVerilog input from `./top_286.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9c4a3d6024, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2933.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2933.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2933.sv
Parsing SystemVerilog input from `./top_2933.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 519d1638b7, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_118.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_118.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_118.sv
Parsing SystemVerilog input from `./top_118.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 34e8af7622, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_817.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_817.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_817.sv
Parsing SystemVerilog input from `./top_817.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4c92d95dd6, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1324.sv
../../scripts/run_yosys.sh: line 3: 3282838 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2262.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2262.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2262.sv
Parsing SystemVerilog input from `./top_2262.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77ce782991, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_269.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_269.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_269.sv
Parsing SystemVerilog input from `./top_269.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4fe6734d25, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1819.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1819.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1819.sv
Parsing SystemVerilog input from `./top_1819.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0b2119441f, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2182.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2182.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2182.sv
Parsing SystemVerilog input from `./top_2182.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a7f4afc54c, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1569.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1569.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1569.sv
Parsing SystemVerilog input from `./top_1569.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f95076c4b2, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1980.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1980.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1980.sv
Parsing SystemVerilog input from `./top_1980.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f90bc7f546, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2359.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2359.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2359.sv
Parsing SystemVerilog input from `./top_2359.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bb6ffc35f6, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1830.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1830.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1830.sv
Parsing SystemVerilog input from `./top_1830.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: baa2b90742, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1004.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1004.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1004.sv
Parsing SystemVerilog input from `./top_1004.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b90988b81, CPU: user 0.02s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2473.sv
../../scripts/run_yosys.sh: line 3: 3282857 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_629.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_629.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_629.sv
Parsing SystemVerilog input from `./top_629.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 806307bc6a, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_718.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_718.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_718.sv
Parsing SystemVerilog input from `./top_718.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dba6e11ed1, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_328.sv
../../scripts/run_yosys.sh: line 3: 3282862 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2095.sv
../../scripts/run_yosys.sh: line 3: 3282863 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_135.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_135.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_135.sv
Parsing SystemVerilog input from `./top_135.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c00c3a0567, CPU: user 0.04s system 0.02s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2195.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2195.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2195.sv
Parsing SystemVerilog input from `./top_2195.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f3baf1e266, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2832.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2832.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2832.sv
Parsing SystemVerilog input from `./top_2832.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d663c2bbf1, CPU: user 0.01s system 0.04s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_848.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_848.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_848.sv
Parsing SystemVerilog input from `./top_848.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 75aae99e03, CPU: user 0.03s system 0.01s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_421.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_421.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_421.sv
Parsing SystemVerilog input from `./top_421.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a8a6de1121, CPU: user 0.03s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1816.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1816.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1816.sv
Parsing SystemVerilog input from `./top_1816.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e7fc94e2c, CPU: user 0.02s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1111.sv
../../scripts/run_yosys.sh: line 3: 3282876 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1500.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1500.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1500.sv
Parsing SystemVerilog input from `./top_1500.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 65f96fc66d, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_230.sv
../../scripts/run_yosys.sh: line 3: 3282879 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1644.sv
../../scripts/run_yosys.sh: line 3: 3282880 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2914.sv
../../scripts/run_yosys.sh: line 3: 3282881 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2485.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2485.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2485.sv
Parsing SystemVerilog input from `./top_2485.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a40da2bb12, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2362.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2362.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2362.sv
Parsing SystemVerilog input from `./top_2362.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e81695f8af, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1190.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1190.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1190.sv
Parsing SystemVerilog input from `./top_1190.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c0bec14b68, CPU: user 0.04s system 0.00s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2714.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2714.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2714.sv
Parsing SystemVerilog input from `./top_2714.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 43f9d1fe4b, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_358.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_358.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_358.sv
Parsing SystemVerilog input from `./top_358.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 13777ff1fd, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2669.sv
../../scripts/run_yosys.sh: line 3: 3282892 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1705.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1705.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1705.sv
Parsing SystemVerilog input from `./top_1705.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b91f363d8, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1278.sv
../../scripts/run_yosys.sh: line 3: 3282895 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_209.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_209.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_209.sv
Parsing SystemVerilog input from `./top_209.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d200b2ec83, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1223.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1223.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1223.sv
Parsing SystemVerilog input from `./top_1223.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 388100f611, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1083.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1083.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1083.sv
Parsing SystemVerilog input from `./top_1083.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f747b6f6f, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1694.sv
../../scripts/run_yosys.sh: line 3: 3282902 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_480.sv
../../scripts/run_yosys.sh: line 3: 3282903 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1724.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1724.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1724.sv
Parsing SystemVerilog input from `./top_1724.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 570ef119b8, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_682.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_682.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_682.sv
Parsing SystemVerilog input from `./top_682.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 34ed23338a, CPU: user 0.05s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_432.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_432.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_432.sv
Parsing SystemVerilog input from `./top_432.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 92cee3e53c, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_998.sv
../../scripts/run_yosys.sh: line 3: 3282910 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2099.sv
../../scripts/run_yosys.sh: line 3: 3282911 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1812.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1812.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1812.sv
Parsing SystemVerilog input from `./top_1812.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4cf2b10ed9, CPU: user 0.05s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1851.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1851.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1851.sv
Parsing SystemVerilog input from `./top_1851.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 76953fc9e2, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_516.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_516.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_516.sv
Parsing SystemVerilog input from `./top_516.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 064bcb7d1b, CPU: user 0.02s system 0.04s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_297.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_297.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_297.sv
Parsing SystemVerilog input from `./top_297.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 42112e2f1f, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2825.sv
../../scripts/run_yosys.sh: line 3: 3282920 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_962.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_962.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_962.sv
Parsing SystemVerilog input from `./top_962.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0c57c96f76, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2916.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2916.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2916.sv
Parsing SystemVerilog input from `./top_2916.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e30f9e7202, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2950.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2950.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2950.sv
Parsing SystemVerilog input from `./top_2950.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6e208664a6, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1667.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1667.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1667.sv
Parsing SystemVerilog input from `./top_1667.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b843423897, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1105.sv
../../scripts/run_yosys.sh: line 3: 3282929 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2891.sv
../../scripts/run_yosys.sh: line 3: 3282930 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_266.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_266.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_266.sv
Parsing SystemVerilog input from `./top_266.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e22669db2, CPU: user 0.02s system 0.01s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_80.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_80.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_80.sv
Parsing SystemVerilog input from `./top_80.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9832a7b64a, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_313.sv
../../scripts/run_yosys.sh: line 3: 3282935 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_366.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_366.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_366.sv
Parsing SystemVerilog input from `./top_366.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8bb5bbd9b3, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2427.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2427.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2427.sv
Parsing SystemVerilog input from `./top_2427.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ce2fe9459, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2260.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2260.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2260.sv
Parsing SystemVerilog input from `./top_2260.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e69249c7d5, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2366.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2366.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2366.sv
Parsing SystemVerilog input from `./top_2366.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 17f854cd2a, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_936.sv
../../scripts/run_yosys.sh: line 3: 3282944 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_608.sv
../../scripts/run_yosys.sh: line 3: 3282945 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2941.sv
../../scripts/run_yosys.sh: line 3: 3282946 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_996.sv
../../scripts/run_yosys.sh: line 3: 3282947 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2141.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2141.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2141.sv
Parsing SystemVerilog input from `./top_2141.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4709d00dc8, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2012.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2012.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2012.sv
Parsing SystemVerilog input from `./top_2012.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 73715cdddb, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_339.sv
../../scripts/run_yosys.sh: line 3: 3282952 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_642.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_642.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_642.sv
Parsing SystemVerilog input from `./top_642.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5994e6851, CPU: user 0.04s system 0.01s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2406.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2406.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2406.sv
Parsing SystemVerilog input from `./top_2406.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: abd3062276, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1308.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1308.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1308.sv
Parsing SystemVerilog input from `./top_1308.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3e4d63fd41, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_473.sv
../../scripts/run_yosys.sh: line 3: 3282959 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2503.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2503.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2503.sv
Parsing SystemVerilog input from `./top_2503.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 061928bea2, CPU: user 0.04s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1859.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1859.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1859.sv
Parsing SystemVerilog input from `./top_1859.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fda782d5c3, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1058.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1058.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1058.sv
Parsing SystemVerilog input from `./top_1058.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ed8faf773, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1764.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1764.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1764.sv
Parsing SystemVerilog input from `./top_1764.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fc948bd8a0, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_361.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_361.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_361.sv
Parsing SystemVerilog input from `./top_361.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4220e8d168, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1774.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1774.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1774.sv
Parsing SystemVerilog input from `./top_1774.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4dce370ecd, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2275.sv
../../scripts/run_yosys.sh: line 3: 3282972 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2926.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2926.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2926.sv
Parsing SystemVerilog input from `./top_2926.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8f0c1f0533, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2876.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2876.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2876.sv
Parsing SystemVerilog input from `./top_2876.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ecc20b234, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2939.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2939.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2939.sv
Parsing SystemVerilog input from `./top_2939.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a164dd2d6c, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2909.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2909.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2909.sv
Parsing SystemVerilog input from `./top_2909.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4231a14e15, CPU: user 0.01s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_650.sv
../../scripts/run_yosys.sh: line 3: 3282981 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1206.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1206.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1206.sv
Parsing SystemVerilog input from `./top_1206.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 855fa77540, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2690.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2690.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2690.sv
Parsing SystemVerilog input from `./top_2690.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4cab64ce8d, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_938.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_938.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_938.sv
Parsing SystemVerilog input from `./top_938.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ace175aaca, CPU: user 0.03s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2079.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2079.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2079.sv
Parsing SystemVerilog input from `./top_2079.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7cae2468e, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1320.sv
../../scripts/run_yosys.sh: line 3: 3282990 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2269.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2269.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2269.sv
Parsing SystemVerilog input from `./top_2269.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bbcacf4126, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_721.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_721.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_721.sv
Parsing SystemVerilog input from `./top_721.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 503cbcd2e8, CPU: user 0.04s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2988.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2988.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2988.sv
Parsing SystemVerilog input from `./top_2988.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c01055e295, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2603.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2603.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2603.sv
Parsing SystemVerilog input from `./top_2603.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 08f524de83, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_894.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_894.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_894.sv
Parsing SystemVerilog input from `./top_894.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff793a61e8, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1194.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1194.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1194.sv
Parsing SystemVerilog input from `./top_1194.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7510e1a77, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2191.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2191.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2191.sv
Parsing SystemVerilog input from `./top_2191.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b58423a0a6, CPU: user 0.03s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1898.sv
../../scripts/run_yosys.sh: line 3: 3283005 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1032.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1032.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1032.sv
Parsing SystemVerilog input from `./top_1032.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad7b32391d, CPU: user 0.01s system 0.02s, MEM: 83.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1327.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1327.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1327.sv
Parsing SystemVerilog input from `./top_1327.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 49704b1f16, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_343.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_343.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_343.sv
Parsing SystemVerilog input from `./top_343.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99ab926582, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1726.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1726.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1726.sv
Parsing SystemVerilog input from `./top_1726.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bfaf60eec7, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2270.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2270.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2270.sv
Parsing SystemVerilog input from `./top_2270.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 726a0c1173, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1358.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1358.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1358.sv
Parsing SystemVerilog input from `./top_1358.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cacf5e9ae1, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2057.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2057.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2057.sv
Parsing SystemVerilog input from `./top_2057.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c3dbee5bb0, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1062.sv
../../scripts/run_yosys.sh: line 3: 3283020 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1711.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1711.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1711.sv
Parsing SystemVerilog input from `./top_1711.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1199675fa9, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_569.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_569.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_569.sv
Parsing SystemVerilog input from `./top_569.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11b28e740b, CPU: user 0.03s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_144.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_144.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_144.sv
Parsing SystemVerilog input from `./top_144.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e0a929ae0, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_612.sv
../../scripts/run_yosys.sh: line 3: 3283027 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1150.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1150.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1150.sv
Parsing SystemVerilog input from `./top_1150.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 96e4e2f743, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_976.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_976.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_976.sv
Parsing SystemVerilog input from `./top_976.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ef865e876, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1910.sv
../../scripts/run_yosys.sh: line 3: 3283032 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2348.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2348.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2348.sv
Parsing SystemVerilog input from `./top_2348.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7b54da84b9, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1850.sv
../../scripts/run_yosys.sh: line 3: 3283035 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_9.sv
../../scripts/run_yosys.sh: line 3: 3283036 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_374.sv
../../scripts/run_yosys.sh: line 3: 3283037 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_192.sv
../../scripts/run_yosys.sh: line 3: 3283038 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_483.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_483.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_483.sv
Parsing SystemVerilog input from `./top_483.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4ac42715b, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_94.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_94.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_94.sv
Parsing SystemVerilog input from `./top_94.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 148641ea1f, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1920.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1920.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1920.sv
Parsing SystemVerilog input from `./top_1920.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ee6d7220e1, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2853.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2853.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2853.sv
Parsing SystemVerilog input from `./top_2853.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f9731e508c, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_436.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_436.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_436.sv
Parsing SystemVerilog input from `./top_436.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c34244f76a, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1199.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1199.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1199.sv
Parsing SystemVerilog input from `./top_1199.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 24fb287bcd, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2078.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2078.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2078.sv
Parsing SystemVerilog input from `./top_2078.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e2193e1042, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2259.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2259.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2259.sv
Parsing SystemVerilog input from `./top_2259.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 43256e86e4, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2409.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2409.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2409.sv
Parsing SystemVerilog input from `./top_2409.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68176aa26b, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1431.sv
../../scripts/run_yosys.sh: line 3: 3283057 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2943.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2943.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2943.sv
Parsing SystemVerilog input from `./top_2943.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c25d0cd49b, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2073.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2073.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2073.sv
Parsing SystemVerilog input from `./top_2073.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94032ed0b1, CPU: user 0.01s system 0.03s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2184.sv
../../scripts/run_yosys.sh: line 3: 3283062 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_628.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_628.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_628.sv
Parsing SystemVerilog input from `./top_628.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 391b7b7045, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2929.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2929.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2929.sv
Parsing SystemVerilog input from `./top_2929.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 58dcf721c4, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_15.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_15.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_15.sv
Parsing SystemVerilog input from `./top_15.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f860023114, CPU: user 0.03s system 0.01s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_360.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_360.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_360.sv
Parsing SystemVerilog input from `./top_360.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77a0bb4567, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2927.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2927.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2927.sv
Parsing SystemVerilog input from `./top_2927.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c44b447862, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_754.sv
../../scripts/run_yosys.sh: line 3: 3283073 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2014.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2014.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2014.sv
Parsing SystemVerilog input from `./top_2014.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 35c0f77084, CPU: user 0.02s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1881.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1881.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1881.sv
Parsing SystemVerilog input from `./top_1881.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 96b6237424, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_121.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_121.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_121.sv
Parsing SystemVerilog input from `./top_121.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5e7d09b328, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_316.sv
../../scripts/run_yosys.sh: line 3: 3283080 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_657.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_657.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_657.sv
Parsing SystemVerilog input from `./top_657.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b9503c1cd5, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2724.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2724.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2724.sv
Parsing SystemVerilog input from `./top_2724.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 53c310e959, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1749.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1749.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1749.sv
Parsing SystemVerilog input from `./top_1749.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: aeccdd6f5e, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_103.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_103.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_103.sv
Parsing SystemVerilog input from `./top_103.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a47cb60803, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_856.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_856.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_856.sv
Parsing SystemVerilog input from `./top_856.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 692b97d45c, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1009.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1009.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1009.sv
Parsing SystemVerilog input from `./top_1009.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94ad93cb47, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_416.sv
../../scripts/run_yosys.sh: line 3: 3283093 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_461.sv
../../scripts/run_yosys.sh: line 3: 3283094 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1381.sv
../../scripts/run_yosys.sh: line 3: 3283095 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_264.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_264.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_264.sv
Parsing SystemVerilog input from `./top_264.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9529376944, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_479.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_479.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_479.sv
Parsing SystemVerilog input from `./top_479.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1dbe6ee8b5, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2566.sv
../../scripts/run_yosys.sh: line 3: 3283100 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1264.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1264.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1264.sv
Parsing SystemVerilog input from `./top_1264.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 46f8ab8b86, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_766.sv
../../scripts/run_yosys.sh: line 3: 3283103 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1167.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1167.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1167.sv
Parsing SystemVerilog input from `./top_1167.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 97478c54fc, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1531.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1531.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1531.sv
Parsing SystemVerilog input from `./top_1531.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 50dfde0be0, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2650.sv
../../scripts/run_yosys.sh: line 3: 3283108 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_16.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_16.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_16.sv
Parsing SystemVerilog input from `./top_16.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8154f9b5cd, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2218.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2218.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2218.sv
Parsing SystemVerilog input from `./top_2218.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d8d22dea8, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2178.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2178.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2178.sv
Parsing SystemVerilog input from `./top_2178.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eee16165c4, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_525.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_525.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_525.sv
Parsing SystemVerilog input from `./top_525.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60ee07e559, CPU: user 0.01s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_221.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_221.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_221.sv
Parsing SystemVerilog input from `./top_221.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad33f4ca81, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_349.sv
../../scripts/run_yosys.sh: line 3: 3283119 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2855.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2855.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2855.sv
Parsing SystemVerilog input from `./top_2855.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f30513f72e, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_406.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_406.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_406.sv
Parsing SystemVerilog input from `./top_406.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 644b2d799c, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_583.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_583.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_583.sv
Parsing SystemVerilog input from `./top_583.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 565fc22a80, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2315.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2315.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2315.sv
Parsing SystemVerilog input from `./top_2315.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 067f505d87, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_986.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_986.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_986.sv
Parsing SystemVerilog input from `./top_986.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ac47ded28, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1889.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1889.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1889.sv
Parsing SystemVerilog input from `./top_1889.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 85b860e229, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1255.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1255.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1255.sv
Parsing SystemVerilog input from `./top_1255.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c7d0a75dee, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_4.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_4.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_4.sv
Parsing SystemVerilog input from `./top_4.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d7eb14a99, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_515.sv
../../scripts/run_yosys.sh: line 3: 3283136 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_250.sv
../../scripts/run_yosys.sh: line 3: 3283137 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_574.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_574.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_574.sv
Parsing SystemVerilog input from `./top_574.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 94029849a7, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_910.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_910.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_910.sv
Parsing SystemVerilog input from `./top_910.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8b1ec03a2, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_463.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_463.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_463.sv
Parsing SystemVerilog input from `./top_463.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0d09617ab2, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_888.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_888.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_888.sv
Parsing SystemVerilog input from `./top_888.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e740bcd2c0, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1453.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1453.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1453.sv
Parsing SystemVerilog input from `./top_1453.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5afd47cd3d, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1282.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1282.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1282.sv
Parsing SystemVerilog input from `./top_1282.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7f83531b9f, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_290.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_290.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_290.sv
Parsing SystemVerilog input from `./top_290.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 57fd30a6b0, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_534.sv
../../scripts/run_yosys.sh: line 3: 3283152 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_488.sv
../../scripts/run_yosys.sh: line 3: 3283153 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_390.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_390.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_390.sv
Parsing SystemVerilog input from `./top_390.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b1fb847bd8, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_616.sv
../../scripts/run_yosys.sh: line 3: 3283156 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1743.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1743.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1743.sv
Parsing SystemVerilog input from `./top_1743.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a46692ea65, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1806.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1806.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1806.sv
Parsing SystemVerilog input from `./top_1806.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fea39b0fb2, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2490.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2490.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2490.sv
Parsing SystemVerilog input from `./top_2490.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b7cbb8b6f6, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2672.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2672.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2672.sv
Parsing SystemVerilog input from `./top_2672.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f316aa7e4, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_800.sv
../../scripts/run_yosys.sh: line 3: 3283166 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_741.sv
../../scripts/run_yosys.sh: line 3: 3283167 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1288.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1288.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1288.sv
Parsing SystemVerilog input from `./top_1288.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c21e9fcbf7, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1446.sv
../../scripts/run_yosys.sh: line 3: 3283170 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2913.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2913.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2913.sv
Parsing SystemVerilog input from `./top_2913.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f26f019bb2, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2069.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2069.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2069.sv
Parsing SystemVerilog input from `./top_2069.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 913615ec1e, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2128.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2128.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2128.sv
Parsing SystemVerilog input from `./top_2128.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bd2e18b80b, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2008.sv
../../scripts/run_yosys.sh: line 3: 3283177 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_193.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_193.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_193.sv
Parsing SystemVerilog input from `./top_193.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 544aa0aa82, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1131.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1131.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1131.sv
Parsing SystemVerilog input from `./top_1131.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 013844fe5a, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_338.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_338.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_338.sv
Parsing SystemVerilog input from `./top_338.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f592c38606, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2584.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2584.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2584.sv
Parsing SystemVerilog input from `./top_2584.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4477585f1e, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1527.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1527.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1527.sv
Parsing SystemVerilog input from `./top_1527.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9f568720f1, CPU: user 0.03s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2000.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2000.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2000.sv
Parsing SystemVerilog input from `./top_2000.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e5008c2036, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2482.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2482.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2482.sv
Parsing SystemVerilog input from `./top_2482.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d2ec5955de, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2347.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2347.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2347.sv
Parsing SystemVerilog input from `./top_2347.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5430537cec, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_941.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_941.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_941.sv
Parsing SystemVerilog input from `./top_941.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5326df65cf, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_257.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_257.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_257.sv
Parsing SystemVerilog input from `./top_257.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3a7af6adec, CPU: user 0.03s system 0.01s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2723.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2723.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2723.sv
Parsing SystemVerilog input from `./top_2723.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 784b906157, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_142.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_142.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_142.sv
Parsing SystemVerilog input from `./top_142.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1f4c884194, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_560.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_560.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_560.sv
Parsing SystemVerilog input from `./top_560.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1fb4b1390c, CPU: user 0.01s system 0.02s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 66% 1x hierarchy (0 sec), 33% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1310.sv
../../scripts/run_yosys.sh: line 3: 3283204 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_148.sv
../../scripts/run_yosys.sh: line 3: 3283205 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2453.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2453.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2453.sv
Parsing SystemVerilog input from `./top_2453.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 437c4d9ef4, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2464.sv
../../scripts/run_yosys.sh: line 3: 3283208 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1313.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1313.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1313.sv
Parsing SystemVerilog input from `./top_1313.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ae93f5373, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_347.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_347.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_347.sv
Parsing SystemVerilog input from `./top_347.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2b426deed8, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2410.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2410.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2410.sv
Parsing SystemVerilog input from `./top_2410.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c990db54ab, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_178.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_178.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_178.sv
Parsing SystemVerilog input from `./top_178.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 33868075db, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2955.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2955.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2955.sv
Parsing SystemVerilog input from `./top_2955.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 76a3fa3db3, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1679.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1679.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1679.sv
Parsing SystemVerilog input from `./top_1679.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cc3dd6c5a2, CPU: user 0.04s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_340.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_340.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_340.sv
Parsing SystemVerilog input from `./top_340.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 08b013fa6a, CPU: user 0.04s system 0.02s, MEM: 88.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1125.sv
../../scripts/run_yosys.sh: line 3: 3283223 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_662.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_662.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_662.sv
Parsing SystemVerilog input from `./top_662.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4bcc7c981d, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2237.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2237.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2237.sv
Parsing SystemVerilog input from `./top_2237.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b39f85ecdd, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1226.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1226.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1226.sv
Parsing SystemVerilog input from `./top_1226.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5f9bee0a92, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_875.sv
../../scripts/run_yosys.sh: line 3: 3283230 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1690.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1690.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1690.sv
Parsing SystemVerilog input from `./top_1690.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2bb35a61ca, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_745.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_745.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_745.sv
Parsing SystemVerilog input from `./top_745.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 27353603fa, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2198.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2198.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2198.sv
Parsing SystemVerilog input from `./top_2198.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 77f3bfb619, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1178.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1178.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1178.sv
Parsing SystemVerilog input from `./top_1178.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6d8703058a, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_834.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_834.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_834.sv
Parsing SystemVerilog input from `./top_834.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a401f1e1bc, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2621.sv
../../scripts/run_yosys.sh: line 3: 3283241 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1001.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1001.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1001.sv
Parsing SystemVerilog input from `./top_1001.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e053300b76, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_154.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_154.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_154.sv
Parsing SystemVerilog input from `./top_154.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 92c91e0463, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1098.sv
../../scripts/run_yosys.sh: line 3: 3283246 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2782.sv
../../scripts/run_yosys.sh: line 3: 3283247 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1618.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1618.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1618.sv
Parsing SystemVerilog input from `./top_1618.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4d9ae636c9, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_101.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_101.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_101.sv
Parsing SystemVerilog input from `./top_101.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b41f99498, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_223.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_223.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_223.sv
Parsing SystemVerilog input from `./top_223.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a5515c9418, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1319.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1319.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1319.sv
Parsing SystemVerilog input from `./top_1319.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e1e6823d9a, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1207.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1207.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1207.sv
Parsing SystemVerilog input from `./top_1207.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cbe4be40be, CPU: user 0.04s system 0.01s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2510.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2510.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2510.sv
Parsing SystemVerilog input from `./top_2510.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 215a0ee76c, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_427.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_427.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_427.sv
Parsing SystemVerilog input from `./top_427.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 81bf972d2f, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_39.sv
../../scripts/run_yosys.sh: line 3: 3283262 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_926.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_926.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_926.sv
Parsing SystemVerilog input from `./top_926.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6aa4591389, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_668.sv
../../scripts/run_yosys.sh: line 3: 3283265 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2734.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2734.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2734.sv
Parsing SystemVerilog input from `./top_2734.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f8f7317163, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_494.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_494.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_494.sv
Parsing SystemVerilog input from `./top_494.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6b46d0c7b1, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_559.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_559.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_559.sv
Parsing SystemVerilog input from `./top_559.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 873e10003f, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1267.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1267.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1267.sv
Parsing SystemVerilog input from `./top_1267.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 89b3e4af53, CPU: user 0.03s system 0.01s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2266.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2266.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2266.sv
Parsing SystemVerilog input from `./top_2266.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b88d263b79, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_242.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_242.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_242.sv
Parsing SystemVerilog input from `./top_242.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b04d0e6cd1, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2703.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2703.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2703.sv
Parsing SystemVerilog input from `./top_2703.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4ccac3ae48, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_423.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_423.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_423.sv
Parsing SystemVerilog input from `./top_423.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 046badfb90, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1037.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1037.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1037.sv
Parsing SystemVerilog input from `./top_1037.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a91a9ad72e, CPU: user 0.03s system 0.03s, MEM: 88.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1051.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1051.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1051.sv
Parsing SystemVerilog input from `./top_1051.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d493a5082, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1712.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1712.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1712.sv
Parsing SystemVerilog input from `./top_1712.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b307cf6ed5, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_198.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_198.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_198.sv
Parsing SystemVerilog input from `./top_198.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6210fc089b, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1677.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1677.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1677.sv
Parsing SystemVerilog input from `./top_1677.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 924ff007a6, CPU: user 0.03s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_420.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_420.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_420.sv
Parsing SystemVerilog input from `./top_420.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3212a8bf27, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2893.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2893.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2893.sv
Parsing SystemVerilog input from `./top_2893.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6423b22d67, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_64.sv
../../scripts/run_yosys.sh: line 3: 3283296 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_30.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_30.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_30.sv
Parsing SystemVerilog input from `./top_30.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 49a29493d4, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1789.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1789.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1789.sv
Parsing SystemVerilog input from `./top_1789.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f0c3db4711, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2877.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2877.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2877.sv
Parsing SystemVerilog input from `./top_2877.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 826c29272a, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1541.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1541.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1541.sv
Parsing SystemVerilog input from `./top_1541.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 34a1302f26, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_490.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_490.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_490.sv
Parsing SystemVerilog input from `./top_490.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca803e4ed4, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2392.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2392.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2392.sv
Parsing SystemVerilog input from `./top_2392.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e8942608f, CPU: user 0.03s system 0.03s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2886.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2886.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2886.sv
Parsing SystemVerilog input from `./top_2886.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b5437c8ad, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2659.sv
../../scripts/run_yosys.sh: line 3: 3283311 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2271.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2271.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2271.sv
Parsing SystemVerilog input from `./top_2271.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c5d7c882ed, CPU: user 0.02s system 0.03s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2838.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2838.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2838.sv
Parsing SystemVerilog input from `./top_2838.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8cfa15e01f, CPU: user 0.03s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_87.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_87.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_87.sv
Parsing SystemVerilog input from `./top_87.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 336defa280, CPU: user 0.03s system 0.01s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_25.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_25.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_25.sv
Parsing SystemVerilog input from `./top_25.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: be0b44e451, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_906.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_906.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_906.sv
Parsing SystemVerilog input from `./top_906.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6bd4d1346f, CPU: user 0.06s system 0.02s, MEM: 90.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1987.sv
../../scripts/run_yosys.sh: line 3: 3283322 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1436.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1436.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1436.sv
Parsing SystemVerilog input from `./top_1436.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 44ba8e5153, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_940.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_940.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_940.sv
Parsing SystemVerilog input from `./top_940.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: fcce0a4070, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2287.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2287.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2287.sv
Parsing SystemVerilog input from `./top_2287.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9d5e17517a, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_222.sv
../../scripts/run_yosys.sh: line 3: 3283329 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1012.sv
../../scripts/run_yosys.sh: line 3: 3283330 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1976.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1976.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1976.sv
Parsing SystemVerilog input from `./top_1976.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a705525365, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1672.sv
../../scripts/run_yosys.sh: line 3: 3283333 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1992.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1992.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1992.sv
Parsing SystemVerilog input from `./top_1992.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0f66b76aa1, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2051.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2051.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2051.sv
Parsing SystemVerilog input from `./top_2051.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 740966ac9a, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2299.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2299.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2299.sv
Parsing SystemVerilog input from `./top_2299.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b6475f9a2d, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_414.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_414.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_414.sv
Parsing SystemVerilog input from `./top_414.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cd433336f2, CPU: user 0.04s system 0.02s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1441.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1441.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1441.sv
Parsing SystemVerilog input from `./top_1441.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c165ade827, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_797.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_797.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_797.sv
Parsing SystemVerilog input from `./top_797.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 812e47e47d, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2618.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2618.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2618.sv
Parsing SystemVerilog input from `./top_2618.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 01e1d8b23a, CPU: user 0.02s system 0.03s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1172.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1172.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1172.sv
Parsing SystemVerilog input from `./top_1172.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e908ae7ad8, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2573.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2573.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2573.sv
Parsing SystemVerilog input from `./top_2573.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b2ceffc72, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2918.sv
../../scripts/run_yosys.sh: line 3: 3283356 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_506.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_506.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_506.sv
Parsing SystemVerilog input from `./top_506.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a95673ffd7, CPU: user 0.03s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1714.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1714.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1714.sv
Parsing SystemVerilog input from `./top_1714.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 70f0fdf6fb, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1275.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1275.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1275.sv
Parsing SystemVerilog input from `./top_1275.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c33fcd0c81, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1874.sv
../../scripts/run_yosys.sh: line 3: 3283365 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2451.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2451.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2451.sv
Parsing SystemVerilog input from `./top_2451.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d417923cf, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2746.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2746.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2746.sv
Parsing SystemVerilog input from `./top_2746.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d4df83482, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1211.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1211.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1211.sv
Parsing SystemVerilog input from `./top_1211.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 38eb3357b9, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_667.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_667.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_667.sv
Parsing SystemVerilog input from `./top_667.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dba7ac04d5, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1425.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1425.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1425.sv
Parsing SystemVerilog input from `./top_1425.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 276cf33d6d, CPU: user 0.03s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_152.sv
../../scripts/run_yosys.sh: line 3: 3283378 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_602.sv
../../scripts/run_yosys.sh: line 3: 3283379 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1271.sv
../../scripts/run_yosys.sh: line 3: 3283380 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_197.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_197.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_197.sv
Parsing SystemVerilog input from `./top_197.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 19862dd921, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2868.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2868.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2868.sv
Parsing SystemVerilog input from `./top_2868.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8c3ecbba07, CPU: user 0.02s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_482.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_482.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_482.sv
Parsing SystemVerilog input from `./top_482.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7c14ea7dcf, CPU: user 0.04s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2895.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2895.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2895.sv
Parsing SystemVerilog input from `./top_2895.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 30e0d0e2c6, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2333.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2333.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2333.sv
Parsing SystemVerilog input from `./top_2333.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a7cbea6bc0, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1940.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1940.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1940.sv
Parsing SystemVerilog input from `./top_1940.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f5938c341f, CPU: user 0.04s system 0.01s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1263.sv
../../scripts/run_yosys.sh: line 3: 3283394 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1631.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1631.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1631.sv
Parsing SystemVerilog input from `./top_1631.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a8b036ffee, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1706.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1706.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1706.sv
Parsing SystemVerilog input from `./top_1706.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68360ea0c9, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_683.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_683.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_683.sv
Parsing SystemVerilog input from `./top_683.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c6fb0308b0, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_909.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_909.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_909.sv
Parsing SystemVerilog input from `./top_909.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2cf7ddc8eb, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_627.sv
../../scripts/run_yosys.sh: line 3: 3283403 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_943.sv
../../scripts/run_yosys.sh: line 3: 3283404 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1840.sv
../../scripts/run_yosys.sh: line 3: 3283405 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1295.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1295.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1295.sv
Parsing SystemVerilog input from `./top_1295.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2e5ae58436, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2706.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2706.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2706.sv
Parsing SystemVerilog input from `./top_2706.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 240acae3db, CPU: user 0.05s system 0.01s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2997.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2997.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2997.sv
Parsing SystemVerilog input from `./top_2997.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f67648d05f, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1478.sv
../../scripts/run_yosys.sh: line 3: 3283413 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2837.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2837.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2837.sv
Parsing SystemVerilog input from `./top_2837.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b71555bf65, CPU: user 0.04s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2373.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2373.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2373.sv
Parsing SystemVerilog input from `./top_2373.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0440403160, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_372.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_372.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_372.sv
Parsing SystemVerilog input from `./top_372.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 25650acc4f, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1547.sv
../../scripts/run_yosys.sh: line 3: 3283422 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1510.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1510.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1510.sv
Parsing SystemVerilog input from `./top_1510.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 99a25adca2, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2610.sv
../../scripts/run_yosys.sh: line 3: 3283426 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1378.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1378.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1378.sv
Parsing SystemVerilog input from `./top_1378.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8d5247102f, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2211.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2211.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2211.sv
Parsing SystemVerilog input from `./top_2211.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6fc1f5d1b1, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1100.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1100.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1100.sv
Parsing SystemVerilog input from `./top_1100.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d80d2f699, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1611.sv
../../scripts/run_yosys.sh: line 3: 3283433 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1392.sv
../../scripts/run_yosys.sh: line 3: 3283434 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1342.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1342.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1342.sv
Parsing SystemVerilog input from `./top_1342.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2ceabb41d3, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2330.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2330.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2330.sv
Parsing SystemVerilog input from `./top_2330.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 50b27cce2f, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_466.sv
../../scripts/run_yosys.sh: line 3: 3283439 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1331.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1331.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1331.sv
Parsing SystemVerilog input from `./top_1331.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ed5162142d, CPU: user 0.02s system 0.04s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1361.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1361.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1361.sv
Parsing SystemVerilog input from `./top_1361.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c5a73725f2, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_527.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_527.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_527.sv
Parsing SystemVerilog input from `./top_527.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e26f4c5558, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_96.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_96.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_96.sv
Parsing SystemVerilog input from `./top_96.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d6f2036703, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_719.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_719.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_719.sv
Parsing SystemVerilog input from `./top_719.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 358748e099, CPU: user 0.02s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2972.sv
../../scripts/run_yosys.sh: line 3: 3283450 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2258.sv
../../scripts/run_yosys.sh: line 3: 3283451 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1652.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1652.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1652.sv
Parsing SystemVerilog input from `./top_1652.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e0a29d1937, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2923.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2923.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2923.sv
Parsing SystemVerilog input from `./top_2923.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ecc7b39d8d, CPU: user 0.03s system 0.03s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_310.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_310.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_310.sv
Parsing SystemVerilog input from `./top_310.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5ec9e2d2f3, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_822.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_822.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_822.sv
Parsing SystemVerilog input from `./top_822.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 065de56243, CPU: user 0.03s system 0.02s, MEM: 87.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_231.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_231.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_231.sv
Parsing SystemVerilog input from `./top_231.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c78b1113ce, CPU: user 0.02s system 0.03s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1357.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1357.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1357.sv
Parsing SystemVerilog input from `./top_1357.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad946ee0a0, CPU: user 0.01s system 0.03s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_639.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_639.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_639.sv
Parsing SystemVerilog input from `./top_639.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f220683b32, CPU: user 0.00s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2119.sv
../../scripts/run_yosys.sh: line 3: 3283466 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1217.sv
../../scripts/run_yosys.sh: line 3: 3283467 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1722.sv
../../scripts/run_yosys.sh: line 3: 3283468 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_296.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_296.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_296.sv
Parsing SystemVerilog input from `./top_296.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 01f2798933, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1740.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1740.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1740.sv
Parsing SystemVerilog input from `./top_1740.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0975c1b338, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2325.sv
../../scripts/run_yosys.sh: line 3: 3283473 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_963.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_963.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_963.sv
Parsing SystemVerilog input from `./top_963.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9aba9cf102, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2491.sv
../../scripts/run_yosys.sh: line 3: 3283476 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_35.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_35.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_35.sv
Parsing SystemVerilog input from `./top_35.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f31bc58d38, CPU: user 0.04s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2971.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2971.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2971.sv
Parsing SystemVerilog input from `./top_2971.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6744eb2faa, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1957.sv
../../scripts/run_yosys.sh: line 3: 3283481 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_587.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_587.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_587.sv
Parsing SystemVerilog input from `./top_587.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ff3cb4672a, CPU: user 0.02s system 0.02s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1994.sv
../../scripts/run_yosys.sh: line 3: 3283484 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2892.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2892.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2892.sv
Parsing SystemVerilog input from `./top_2892.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7d778ad3f1, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1304.sv
../../scripts/run_yosys.sh: line 3: 3283487 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_530.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_530.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_530.sv
Parsing SystemVerilog input from `./top_530.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60a015d511, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1020.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1020.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1020.sv
Parsing SystemVerilog input from `./top_1020.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d156c9a85c, CPU: user 0.03s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1266.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1266.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1266.sv
Parsing SystemVerilog input from `./top_1266.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 93aa46bfc2, CPU: user 0.03s system 0.01s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1399.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1399.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1399.sv
Parsing SystemVerilog input from `./top_1399.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 108f85067e, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1566.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1566.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1566.sv
Parsing SystemVerilog input from `./top_1566.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7bbbc146f2, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1460.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1460.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1460.sv
Parsing SystemVerilog input from `./top_1460.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5fad47b604, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1635.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1635.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1635.sv
Parsing SystemVerilog input from `./top_1635.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cc1ef7165d, CPU: user 0.01s system 0.03s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1733.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1733.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1733.sv
Parsing SystemVerilog input from `./top_1733.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bb51002acd, CPU: user 0.02s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_385.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_385.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_385.sv
Parsing SystemVerilog input from `./top_385.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7284a1de77, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2792.sv
../../scripts/run_yosys.sh: line 3: 3283506 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1075.sv
../../scripts/run_yosys.sh: line 3: 3283507 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2656.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2656.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2656.sv
Parsing SystemVerilog input from `./top_2656.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cdfde63281, CPU: user 0.03s system 0.01s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_235.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_235.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_235.sv
Parsing SystemVerilog input from `./top_235.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 177aab5bb0, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1169.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1169.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1169.sv
Parsing SystemVerilog input from `./top_1169.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a2325b22e3, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1803.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1803.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1803.sv
Parsing SystemVerilog input from `./top_1803.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c9c5b20592, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_884.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_884.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_884.sv
Parsing SystemVerilog input from `./top_884.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dad96514f5, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_973.sv
../../scripts/run_yosys.sh: line 3: 3283518 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1581.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1581.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1581.sv
Parsing SystemVerilog input from `./top_1581.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1740ecee8f, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1301.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1301.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1301.sv
Parsing SystemVerilog input from `./top_1301.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: adc6be02aa, CPU: user 0.01s system 0.03s, MEM: 84.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 32% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2685.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2685.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2685.sv
Parsing SystemVerilog input from `./top_2685.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 93ebec3416, CPU: user 0.03s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1191.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1191.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1191.sv
Parsing SystemVerilog input from `./top_1191.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e4de55ead3, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2938.sv
../../scripts/run_yosys.sh: line 3: 3283527 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_885.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_885.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_885.sv
Parsing SystemVerilog input from `./top_885.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f17eeedfb5, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_27.sv
../../scripts/run_yosys.sh: line 3: 3283530 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2289.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2289.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2289.sv
Parsing SystemVerilog input from `./top_2289.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: df7ebedb36, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1386.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1386.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1386.sv
Parsing SystemVerilog input from `./top_1386.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2757c5787f, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2223.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2223.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2223.sv
Parsing SystemVerilog input from `./top_2223.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0ed34f1962, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2956.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2956.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2956.sv
Parsing SystemVerilog input from `./top_2956.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3ea3e60381, CPU: user 0.04s system 0.01s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1906.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1906.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1906.sv
Parsing SystemVerilog input from `./top_1906.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6de66d5131, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_175.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_175.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_175.sv
Parsing SystemVerilog input from `./top_175.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6852f4281c, CPU: user 0.03s system 0.02s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2399.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2399.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2399.sv
Parsing SystemVerilog input from `./top_2399.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 68c32d3862, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2091.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2091.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2091.sv
Parsing SystemVerilog input from `./top_2091.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 37674e6fe1, CPU: user 0.03s system 0.03s, MEM: 88.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2324.sv
../../scripts/run_yosys.sh: line 3: 3283547 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2056.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2056.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2056.sv
Parsing SystemVerilog input from `./top_2056.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 0511b0bad0, CPU: user 0.02s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1198.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1198.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1198.sv
Parsing SystemVerilog input from `./top_1198.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3fed59df17, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_299.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_299.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_299.sv
Parsing SystemVerilog input from `./top_299.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7389c100ca, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2848.sv
../../scripts/run_yosys.sh: line 3: 3283554 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1515.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1515.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1515.sv
Parsing SystemVerilog input from `./top_1515.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b55f40e17, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2536.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2536.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2536.sv
Parsing SystemVerilog input from `./top_2536.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 338cfb7836, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1894.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1894.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1894.sv
Parsing SystemVerilog input from `./top_1894.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c209d08b1d, CPU: user 0.03s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2804.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2804.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2804.sv
Parsing SystemVerilog input from `./top_2804.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: cea853cfc3, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1418.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1418.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1418.sv
Parsing SystemVerilog input from `./top_1418.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: dee57f0e31, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_162.sv
../../scripts/run_yosys.sh: line 3: 3283566 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1875.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1875.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1875.sv
Parsing SystemVerilog input from `./top_1875.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b6a58bfe25, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_949.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_949.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_949.sv
Parsing SystemVerilog input from `./top_949.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e5c79a52cd, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_918.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_918.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_918.sv
Parsing SystemVerilog input from `./top_918.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 10554156ed, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_876.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_876.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_876.sv
Parsing SystemVerilog input from `./top_876.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b4edcff78d, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2251.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2251.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2251.sv
Parsing SystemVerilog input from `./top_2251.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3d61d31c29, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1268.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1268.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1268.sv
Parsing SystemVerilog input from `./top_1268.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b3106bf280, CPU: user 0.04s system 0.01s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 78% 1x hierarchy (0 sec), 21% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2467.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2467.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2467.sv
Parsing SystemVerilog input from `./top_2467.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 32a76accf2, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1607.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1607.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1607.sv
Parsing SystemVerilog input from `./top_1607.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6ecfb9e80a, CPU: user 0.04s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1928.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1928.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1928.sv
Parsing SystemVerilog input from `./top_1928.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1607192f0f, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2004.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2004.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2004.sv
Parsing SystemVerilog input from `./top_2004.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4475c33ee0, CPU: user 0.02s system 0.02s, MEM: 84.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1321.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1321.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1321.sv
Parsing SystemVerilog input from `./top_1321.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 01eee144dd, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1497.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1497.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1497.sv
Parsing SystemVerilog input from `./top_1497.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ca17d4585a, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_311.sv
../../scripts/run_yosys.sh: line 3: 3283623 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2602.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2602.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2602.sv
Parsing SystemVerilog input from `./top_2602.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea47bdbdc5, CPU: user 0.02s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 77% 1x hierarchy (0 sec), 22% 2x read_verilog (0 sec), ...
Analyzing file: ./top_605.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_605.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_605.sv
Parsing SystemVerilog input from `./top_605.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 933c45e2c9, CPU: user 0.03s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1880.sv
../../scripts/run_yosys.sh: line 3: 3283629 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2957.sv
../../scripts/run_yosys.sh: line 3: 3283630 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2756.sv
../../scripts/run_yosys.sh: line 3: 3283631 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_86.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_86.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_86.sv
Parsing SystemVerilog input from `./top_86.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b99f869475, CPU: user 0.04s system 0.02s, MEM: 89.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1574.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1574.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1574.sv
Parsing SystemVerilog input from `./top_1574.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3b54af07f6, CPU: user 0.02s system 0.03s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1192.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1192.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1192.sv
Parsing SystemVerilog input from `./top_1192.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 11998e9bf5, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_598.sv
../../scripts/run_yosys.sh: line 3: 3283638 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2463.sv
../../scripts/run_yosys.sh: line 3: 3283639 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1095.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1095.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1095.sv
Parsing SystemVerilog input from `./top_1095.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 534de053bc, CPU: user 0.02s system 0.03s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1487.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1487.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1487.sv
Parsing SystemVerilog input from `./top_1487.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 31a6be6d02, CPU: user 0.02s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_837.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_837.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_837.sv
Parsing SystemVerilog input from `./top_837.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b2230b6c11, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2894.sv
../../scripts/run_yosys.sh: line 3: 3283646 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_508.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_508.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_508.sv
Parsing SystemVerilog input from `./top_508.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9778a52790, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1248.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1248.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1248.sv
Parsing SystemVerilog input from `./top_1248.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 1e2a2492e8, CPU: user 0.04s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1601.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1601.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1601.sv
Parsing SystemVerilog input from `./top_1601.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 070e6ee254, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1486.sv
../../scripts/run_yosys.sh: line 3: 3283656 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1561.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1561.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1561.sv
Parsing SystemVerilog input from `./top_1561.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e499248317, CPU: user 0.03s system 0.02s, MEM: 88.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_145.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_145.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_145.sv
Parsing SystemVerilog input from `./top_145.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f350d8e4ec, CPU: user 0.02s system 0.01s, MEM: 84.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1216.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1216.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1216.sv
Parsing SystemVerilog input from `./top_1216.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 6a77d08774, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2788.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2788.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2788.sv
Parsing SystemVerilog input from `./top_2788.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b57d558869, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1099.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1099.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1099.sv
Parsing SystemVerilog input from `./top_1099.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 82276ce800, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 68% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2067.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2067.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2067.sv
Parsing SystemVerilog input from `./top_2067.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 4bd3f48089, CPU: user 0.01s system 0.02s, MEM: 84.75 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_228.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_228.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_228.sv
Parsing SystemVerilog input from `./top_228.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 472d9eebfe, CPU: user 0.03s system 0.02s, MEM: 86.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1472.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1472.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1472.sv
Parsing SystemVerilog input from `./top_1472.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7502f5a39e, CPU: user 0.01s system 0.03s, MEM: 85.31 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2209.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2209.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2209.sv
Parsing SystemVerilog input from `./top_2209.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8cd4d6eb92, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2422.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2422.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2422.sv
Parsing SystemVerilog input from `./top_2422.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 26e61c5d50, CPU: user 0.01s system 0.03s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_147.sv
../../scripts/run_yosys.sh: line 3: 3283677 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1826.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1826.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1826.sv
Parsing SystemVerilog input from `./top_1826.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bf12646e85, CPU: user 0.02s system 0.02s, MEM: 85.69 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1028.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1028.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1028.sv
Parsing SystemVerilog input from `./top_1028.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 3c9e1aa134, CPU: user 0.02s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2791.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2791.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2791.sv
Parsing SystemVerilog input from `./top_2791.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5b36c31035, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_681.sv
../../scripts/run_yosys.sh: line 3: 3283684 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2037.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2037.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2037.sv
Parsing SystemVerilog input from `./top_2037.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e77a709fbc, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2813.sv
../../scripts/run_yosys.sh: line 3: 3283687 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1544.sv
../../scripts/run_yosys.sh: line 3: 3283688 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_813.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_813.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_813.sv
Parsing SystemVerilog input from `./top_813.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ac4865909c, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1492.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1492.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1492.sv
Parsing SystemVerilog input from `./top_1492.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 67b30d955c, CPU: user 0.02s system 0.03s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 76% 1x hierarchy (0 sec), 23% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1986.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1986.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1986.sv
Parsing SystemVerilog input from `./top_1986.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c935da2752, CPU: user 0.03s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1882.sv
../../scripts/run_yosys.sh: line 3: 3283695 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1610.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1610.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1610.sv
Parsing SystemVerilog input from `./top_1610.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: de9a306732, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2799.sv
../../scripts/run_yosys.sh: line 3: 3283698 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1385.sv
../../scripts/run_yosys.sh: line 3: 3283699 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1620.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1620.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1620.sv
Parsing SystemVerilog input from `./top_1620.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 92f4cd0cde, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1202.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1202.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1202.sv
Parsing SystemVerilog input from `./top_1202.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b5d1cf4e91, CPU: user 0.02s system 0.02s, MEM: 85.50 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2108.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2108.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2108.sv
Parsing SystemVerilog input from `./top_2108.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 60a50bb062, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2169.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2169.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2169.sv
Parsing SystemVerilog input from `./top_2169.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8ebd59a1b6, CPU: user 0.03s system 0.02s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_399.sv
../../scripts/run_yosys.sh: line 3: 3283708 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2438.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2438.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2438.sv
Parsing SystemVerilog input from `./top_2438.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8be649be65, CPU: user 0.02s system 0.01s, MEM: 84.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 67% 1x hierarchy (0 sec), 31% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2118.sv
../../scripts/run_yosys.sh: line 3: 3283711 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2210.sv
../../scripts/run_yosys.sh: line 3: 3283712 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2227.sv
../../scripts/run_yosys.sh: line 3: 3283713 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1439.sv
../../scripts/run_yosys.sh: line 3: 3283714 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2741.sv
../../scripts/run_yosys.sh: line 3: 3283715 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2697.sv
../../scripts/run_yosys.sh: line 3: 3283716 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_836.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_836.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_836.sv
Parsing SystemVerilog input from `./top_836.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: a2f9468032, CPU: user 0.02s system 0.03s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1903.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1903.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1903.sv
Parsing SystemVerilog input from `./top_1903.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: b8d43dac55, CPU: user 0.02s system 0.03s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2739.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2739.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2739.sv
Parsing SystemVerilog input from `./top_2739.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea75df865a, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_526.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_526.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_526.sv
Parsing SystemVerilog input from `./top_526.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: c4e8a40e7d, CPU: user 0.03s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1769.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1769.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1769.sv
Parsing SystemVerilog input from `./top_1769.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8b237f048f, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2641.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2641.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2641.sv
Parsing SystemVerilog input from `./top_2641.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e72a7c9a08, CPU: user 0.03s system 0.02s, MEM: 86.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2077.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2077.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2077.sv
Parsing SystemVerilog input from `./top_2077.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5f725a5c21, CPU: user 0.03s system 0.02s, MEM: 87.56 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2907.sv
../../scripts/run_yosys.sh: line 3: 3283731 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_638.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_638.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_638.sv
Parsing SystemVerilog input from `./top_638.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 40d53231b8, CPU: user 0.02s system 0.03s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2730.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2730.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2730.sv
Parsing SystemVerilog input from `./top_2730.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ea4fed7f63, CPU: user 0.03s system 0.03s, MEM: 88.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_694.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_694.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_694.sv
Parsing SystemVerilog input from `./top_694.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 13306d48b0, CPU: user 0.02s system 0.03s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_920.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_920.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_920.sv
Parsing SystemVerilog input from `./top_920.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 61d2ce4da5, CPU: user 0.02s system 0.03s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_395.sv
../../scripts/run_yosys.sh: line 3: 3283740 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1729.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1729.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1729.sv
Parsing SystemVerilog input from `./top_1729.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: bb701b6266, CPU: user 0.03s system 0.03s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2590.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2590.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2590.sv
Parsing SystemVerilog input from `./top_2590.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: f1d1346838, CPU: user 0.03s system 0.03s, MEM: 89.44 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_734.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_734.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_734.sv
Parsing SystemVerilog input from `./top_734.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 9eddbee120, CPU: user 0.03s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_823.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_823.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_823.sv
Parsing SystemVerilog input from `./top_823.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 2a155f0d37, CPU: user 0.03s system 0.02s, MEM: 87.19 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2505.sv
../../scripts/run_yosys.sh: line 3: 3283749 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_2521.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2521.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2521.sv
Parsing SystemVerilog input from `./top_2521.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 8bc491cdcf, CPU: user 0.02s system 0.02s, MEM: 86.81 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1147.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1147.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1147.sv
Parsing SystemVerilog input from `./top_1147.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e0444738ac, CPU: user 0.01s system 0.02s, MEM: 85.12 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_812.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_812.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_812.sv
Parsing SystemVerilog input from `./top_812.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: eef25e1aac, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2708.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2708.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2708.sv
Parsing SystemVerilog input from `./top_2708.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7e8fa1746b, CPU: user 0.02s system 0.02s, MEM: 86.62 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 70% 1x hierarchy (0 sec), 29% 2x read_verilog (0 sec), ...
Analyzing file: ./top_767.sv
../../scripts/run_yosys.sh: line 3: 3283758 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1209.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1209.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1209.sv
Parsing SystemVerilog input from `./top_1209.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ad8620ce6e, CPU: user 0.03s system 0.02s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 27% 2x read_verilog (0 sec), ...
Analyzing file: ./top_874.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_874.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_874.sv
Parsing SystemVerilog input from `./top_874.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 01c362314c, CPU: user 0.02s system 0.03s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 72% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_444.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_444.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_444.sv
Parsing SystemVerilog input from `./top_444.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: d09a1d1bf1, CPU: user 0.02s system 0.03s, MEM: 87.94 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2720.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2720.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2720.sv
Parsing SystemVerilog input from `./top_2720.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 85ae3e8493, CPU: user 0.02s system 0.02s, MEM: 85.88 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1448.sv
../../scripts/run_yosys.sh: line 3: 3283767 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_1625.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_1625.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_1625.sv
Parsing SystemVerilog input from `./top_1625.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 5ee2c9b5d4, CPU: user 0.03s system 0.02s, MEM: 86.25 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 74% 1x hierarchy (0 sec), 25% 2x read_verilog (0 sec), ...
Analyzing file: ./top_993.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_993.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_993.sv
Parsing SystemVerilog input from `./top_993.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: ab55a9e625, CPU: user 0.02s system 0.02s, MEM: 87.38 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 71% 1x hierarchy (0 sec), 28% 2x read_verilog (0 sec), ...
Analyzing file: ./top_1523.sv
../../scripts/run_yosys.sh: line 3: 3283772 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_746.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_746.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_746.sv
Parsing SystemVerilog input from `./top_746.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: e448ad2654, CPU: user 0.01s system 0.02s, MEM: 84.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 69% 1x hierarchy (0 sec), 30% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2249.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_2249.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_2249.sv
Parsing SystemVerilog input from `./top_2249.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 7dee4dc1a3, CPU: user 0.03s system 0.02s, MEM: 87.00 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 75% 1x hierarchy (0 sec), 24% 2x read_verilog (0 sec), ...
Analyzing file: ./top_2457.sv
../../scripts/run_yosys.sh: line 3: 3283778 Segmentation fault      /home/joaovam/projects/yosys/yosys "-p read -sv $file ; hierarchy -check " 2>&1
Analyzing file: ./top_952.sv

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)

-- Running command ` read -sv ./top_952.sv ; hierarchy -check ' --

1. Executing Verilog-2005 frontend: ./top_952.sv
Parsing SystemVerilog input from `./top_952.sv' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

End of script. Logfile hash: 03eb41ce4f, CPU: user 0.04s system 0.02s, MEM: 89.06 MB peak
Yosys 0.45+106 (git sha1 982fade0d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O0 -O1 -fno-omit-frame-pointer -fno-optimize-sibling-calls -fsanitize=address,undefined,signed-integer-overflow,leak,float-divide-by-zero,nullability)
Time spent: 73% 1x hierarchy (0 sec), 26% 2x read_verilog (0 sec), ...
