14:39:51 DEBUG : Logs will be stored at '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/IDE.log'.
14:39:56 INFO  : Launching XSCT server: xsct -n  -interactive /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/temp_xsdb_launch_script.tcl
14:39:56 INFO  : Platform repository initialization has completed.
14:39:56 INFO  : Registering command handlers for Vitis TCF services
14:40:04 INFO  : XSCT server has started successfully.
14:40:04 INFO  : Successfully done setting XSCT server connection channel  
14:40:04 INFO  : plnx-install-location is set to ''
14:40:04 INFO  : Successfully done setting workspace for the tool. 
14:40:04 INFO  : Successfully done query RDI_DATADIR 
14:41:41 INFO  : Result from executing command 'getProjects': pynq_proj_platform
14:41:41 INFO  : Result from executing command 'getPlatforms': 
14:43:10 INFO  : No changes in MSS file content so sources will not be generated.
14:45:38 INFO  : No changes in MSS file content so sources will not be generated.
14:47:16 INFO  : No changes in MSS file content so sources will not be generated.
14:48:42 INFO  : Result from executing command 'getProjects': pynq_proj_platform
14:48:42 INFO  : Result from executing command 'getPlatforms': pynq_proj_platform|/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/pynq_proj_platform.xpfm
14:49:27 INFO  : No changes in MSS file content so sources will not be generated.
14:52:26 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
14:55:03 INFO  : Checking for BSP changes to sync application flags for project 'uart_comm'...
14:56:51 INFO  : XRT server has started successfully on port '4354'
14:56:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

14:56:52 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
14:58:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:05 INFO  : 'jtag frequency' command is executed.
14:58:05 INFO  : Context for 'APU' is selected.
14:58:05 INFO  : System reset is completed.
14:58:08 INFO  : 'after 3000' command is executed.
14:58:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
14:58:11 INFO  : Device configured successfully with "/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit"
14:58:11 INFO  : Context for 'APU' is selected.
14:58:11 INFO  : Hardware design and registers information is loaded from '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa'.
14:58:11 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:11 INFO  : Context for 'APU' is selected.
14:58:11 INFO  : Sourcing of '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl' is done.
14:58:12 INFO  : 'ps7_init' command is executed.
14:58:12 INFO  : 'ps7_post_config' command is executed.
14:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:12 INFO  : The application '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:58:12 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/pynq_proj_platform/export/pynq_proj_platform/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm/Debug/uart_comm.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:58:12 INFO  : 'con' command is executed.
14:58:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

14:58:12 INFO  : Launch script is exported to file '/home/krunoslav/Xilinx/repos/vlsi/pynq_proj/uart_comm_system/_ide/scripts/systemdebugger_uart_comm_system_standalone.tcl'
