<stg><name>MLP</name>


<trans_list>

<trans id="283" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="4" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="5" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="10" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="13" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="17" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="20" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:2 %layer_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %layer

]]></Node>
<StgValue><ssdm name="layer_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:4 %mlp_buf_1_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:5 %mlp_buf_1_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:6 %mlp_buf_1_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:7 %mlp_buf_1_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:8 %mlp_buf_1_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:9 %mlp_buf_1_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:10 %mlp_buf_1_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:11 %mlp_buf_1_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:12 %mlp_buf_1_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_8"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:13 %mlp_buf_1_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_9"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:14 %mlp_buf_1_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_10"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:15 %mlp_buf_1_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_11"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:16 %mlp_buf_1_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_12"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:17 %mlp_buf_1_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_13"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:18 %mlp_buf_1_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_14"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:19 %mlp_buf_1_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_15"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:20 %mlp_buf_2_V_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:21 %mlp_buf_2_V_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:22 %mlp_buf_2_V_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:23 %mlp_buf_2_V_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:24 %mlp_buf_2_V_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:25 %mlp_buf_2_V_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:26 %mlp_buf_2_V_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:27 %mlp_buf_2_V_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:28 %mlp_buf_2_V_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_8"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:29 %mlp_buf_2_V_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_9"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:30 %mlp_buf_2_V_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_10"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:31 %mlp_buf_2_V_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_11"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:32 %mlp_buf_2_V_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_12"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:33 %mlp_buf_2_V_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_13"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:34 %mlp_buf_2_V_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_14"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="64">
<![CDATA[
.lr.ph:35 %mlp_buf_2_V_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_2_V_15"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:36 %mlp_buf_3_0 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:37 %mlp_buf_3_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:38 %mlp_buf_3_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_2"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:39 %mlp_buf_3_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_3"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:40 %mlp_buf_3_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_4"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:41 %mlp_buf_3_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_5"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:42 %mlp_buf_3_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_6"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:43 %mlp_buf_3_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_7"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:44 %mlp_buf_3_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_8"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:45 %mlp_buf_3_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_9"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:46 %mlp_buf_3_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_10"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:47 %mlp_buf_3_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_11"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:48 %mlp_buf_3_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_12"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:49 %mlp_buf_3_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_13"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:50 %mlp_buf_3_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_14"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
.lr.ph:51 %mlp_buf_3_15 = alloca i64 1

]]></Node>
<StgValue><ssdm name="mlp_buf_3_15"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="3">
<![CDATA[
.lr.ph:52 %zext_ln126 = zext i3 %layer_read

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:53 %mlp_eps_V_addr = getelementptr i32 %mlp_eps_V, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="mlp_eps_V_addr"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph:54 %p_eps_V = load i3 %mlp_eps_V_addr

]]></Node>
<StgValue><ssdm name="p_eps_V"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.lr.ph:58 %do_relu = icmp_ne  i3 %layer_read, i3 4

]]></Node>
<StgValue><ssdm name="do_relu"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %message_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %node_embedding_V, i64 666, i64 24, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %num_of_nodes_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %num_of_nodes

]]></Node>
<StgValue><ssdm name="num_of_nodes_read"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="3">
<![CDATA[
.lr.ph:54 %p_eps_V = load i3 %mlp_eps_V_addr

]]></Node>
<StgValue><ssdm name="p_eps_V"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph:55 %p_eps_V_cast = sext i32 %p_eps_V

]]></Node>
<StgValue><ssdm name="p_eps_V_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph:56 %r_V = add i33 %p_eps_V_cast, i33 4194304

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="54" op_0_bw="33">
<![CDATA[
.lr.ph:57 %add_i_i_cast = sext i33 %r_V

]]></Node>
<StgValue><ssdm name="add_i_i_cast"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="33" op_0_bw="32">
<![CDATA[
.lr.ph:59 %sext_ln132 = sext i32 %num_of_nodes_read

]]></Node>
<StgValue><ssdm name="sext_ln132"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:60 %tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %num_of_nodes_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph:61 %add_ln132_1 = add i33 %sext_ln132, i33 15

]]></Node>
<StgValue><ssdm name="add_ln132_1"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="33" op_2_bw="32">
<![CDATA[
.lr.ph:62 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i33.i32, i33 %add_ln132_1, i32 32

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.lr.ph:63 %sub_ln132 = sub i33 8589934577, i33 %sext_ln132

]]></Node>
<StgValue><ssdm name="sub_ln132"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:64 %p_lshr = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %sub_ln132, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="p_lshr"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
.lr.ph:65 %sub_ln132_1 = sub i29 0, i29 %p_lshr

]]></Node>
<StgValue><ssdm name="sub_ln132_1"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="29" op_0_bw="29" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:66 %tmp_3 = partselect i29 @_ssdm_op_PartSelect.i29.i33.i32.i32, i33 %add_ln132_1, i32 4, i32 32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
.lr.ph:67 %select_ln132 = select i1 %tmp_2, i29 %sub_ln132_1, i29 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln132"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="29" op_0_bw="1" op_1_bw="29" op_2_bw="29">
<![CDATA[
.lr.ph:68 %select_ln132_1 = select i1 %tmp_1, i29 0, i29 %select_ln132

]]></Node>
<StgValue><ssdm name="select_ln132_1"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="33" op_0_bw="33" op_1_bw="29" op_2_bw="4">
<![CDATA[
.lr.ph:69 %tmp_4 = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i29.i4, i29 %select_ln132_1, i4 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="33">
<![CDATA[
.lr.ph:70 %sext_ln132_1 = sext i33 %tmp_4

]]></Node>
<StgValue><ssdm name="sext_ln132_1"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:71 %br_ln132 = br void

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %nd = phi i64 %add_ln132, void, i64 0, void %.lr.ph

]]></Node>
<StgValue><ssdm name="nd"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %icmp_ln132 = icmp_eq  i64 %nd, i64 %sext_ln132_1

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln132 = br i1 %icmp_ln132, void %.split9, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="10" op_0_bw="64">
<![CDATA[
.split9:0 %trunc_ln132 = trunc i64 %nd

]]></Node>
<StgValue><ssdm name="trunc_ln132"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split9:1 %specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln132"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
.split9:2 %br_ln134 = br void

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0">
<![CDATA[
._crit_edge.loopexit:0 %ret_ln196 = ret

]]></Node>
<StgValue><ssdm name="ret_ln196"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0 %dim_out = phi i10 0, void %.split9, i10 %dim_out_3, void

]]></Node>
<StgValue><ssdm name="dim_out"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1 %dim_out_3 = add i10 %dim_out, i10 1

]]></Node>
<StgValue><ssdm name="dim_out_3"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:2 %icmp_ln134 = icmp_eq  i10 %dim_out, i10 600

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 600, i64 600, i64 600

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln134 = br i1 %icmp_ln134, void %.split3, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:0 %specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_49

]]></Node>
<StgValue><ssdm name="specloopname_ln134"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0">
<![CDATA[
.split3:1 %br_ln137 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0 %br_ln166 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:0 %indvar_flatten = phi i13 0, void %.split3, i13 %add_ln137_2, void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:1 %nn = phi i5 0, void %.split3, i5 %select_ln137_1, void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="nn"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:2 %dim = phi i9 0, void %.split3, i9 %add_ln138, void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="dim"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:3 %add_ln137_2 = add i13 %indvar_flatten, i13 1

]]></Node>
<StgValue><ssdm name="add_ln137_2"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:5 %icmp_ln137 = icmp_eq  i13 %indvar_flatten, i13 4800

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i:6 %br_ln137 = br i1 %icmp_ln137, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:0 %add_ln137 = add i5 %nn, i5 1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split:3 %icmp_ln138 = icmp_eq  i9 %dim, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln138"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.split:4 %select_ln137 = select i1 %icmp_ln138, i9 0, i9 %dim

]]></Node>
<StgValue><ssdm name="select_ln137"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split:5 %select_ln137_1 = select i1 %icmp_ln138, i5 %add_ln137, i5 %nn

]]></Node>
<StgValue><ssdm name="select_ln137_1"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="5">
<![CDATA[
.split:6 %zext_ln137 = zext i5 %select_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln137"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split:7 %add_ln137_1 = add i10 %trunc_ln132, i10 %zext_ln137

]]></Node>
<StgValue><ssdm name="add_ln137_1"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="19" op_0_bw="10">
<![CDATA[
.split:8 %zext_ln727 = zext i10 %add_ln137_1

]]></Node>
<StgValue><ssdm name="zext_ln727"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:9 %mul_ln727 = mul i19 %zext_ln727, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="4" op_0_bw="5">
<![CDATA[
.split:10 %trunc_ln137 = trunc i5 %select_ln137_1

]]></Node>
<StgValue><ssdm name="trunc_ln137"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0" op_30_bw="4" op_31_bw="0">
<![CDATA[
.split:42 %switch_ln139 = switch i4 %trunc_ln137, void %branch15, i4 0, void %branch0, i4 1, void %branch1, i4 2, void %branch2, i4 3, void %branch3, i4 4, void %branch4, i4 5, void %branch5, i4 6, void %branch6, i4 7, void %branch7, i4 8, void %branch8, i4 9, void %branch9, i4 10, void %branch10, i4 11, void %branch11, i4 12, void %branch12, i4 13, void %branch13, i4 14, void %branch14

]]></Node>
<StgValue><ssdm name="switch_ln139"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16:0 %add_ln138 = add i9 %select_ln137, i9 1

]]></Node>
<StgValue><ssdm name="add_ln138"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16:1 %br_ln0 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="128" st_id="6" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:9 %mul_ln727 = mul i19 %zext_ln727, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="129" st_id="7" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:9 %mul_ln727 = mul i19 %zext_ln727, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln727"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="19" op_0_bw="9">
<![CDATA[
.split:13 %zext_ln727_1 = zext i9 %select_ln137

]]></Node>
<StgValue><ssdm name="zext_ln727_1"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:14 %add_ln727 = add i19 %mul_ln727, i19 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="132" st_id="8" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split:14 %add_ln727 = add i19 %mul_ln727, i19 %zext_ln727_1

]]></Node>
<StgValue><ssdm name="add_ln727"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="19">
<![CDATA[
.split:15 %zext_ln727_2 = zext i19 %add_ln727

]]></Node>
<StgValue><ssdm name="zext_ln727_2"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:17 %node_embedding_V_addr_2 = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln727_2

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr_2"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="19">
<![CDATA[
.split:19 %node_embedding_V_load = load i19 %node_embedding_V_addr_2

]]></Node>
<StgValue><ssdm name="node_embedding_V_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:16 %message_V_addr = getelementptr i32 %message_V, i64 0, i64 %zext_ln727_2

]]></Node>
<StgValue><ssdm name="message_V_addr"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="19">
<![CDATA[
.split:19 %node_embedding_V_load = load i19 %node_embedding_V_addr_2

]]></Node>
<StgValue><ssdm name="node_embedding_V_load"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="19">
<![CDATA[
.split:22 %lhs = load i19 %message_V_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_137_3_VITIS_LOOP_138_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split:2 %empty_257 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4800, i64 4800, i64 4800

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:11 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="9">
<![CDATA[
.split:12 %dim_cast = zext i9 %select_ln137

]]></Node>
<StgValue><ssdm name="dim_cast"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:18 %specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln138"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="54" op_0_bw="32">
<![CDATA[
.split:20 %sext_ln1118 = sext i32 %node_embedding_V_load

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:21 %r_V_34 = mul i54 %add_i_i_cast, i54 %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="19">
<![CDATA[
.split:22 %lhs = load i19 %message_V_addr

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="54" op_0_bw="54" op_1_bw="32" op_2_bw="22">
<![CDATA[
.split:23 %lhs_34 = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i32.i22, i32 %lhs, i22 0

]]></Node>
<StgValue><ssdm name="lhs_34"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="54" op_0_bw="54" op_1_bw="54">
<![CDATA[
.split:24 %ret_V = add i54 %lhs_34, i54 %r_V_34

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="54" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:25 %trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i54.i32.i32, i54 %ret_V, i32 22, i32 53

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:26 %mlp_buf_1_V_0_addr = getelementptr i32 %mlp_buf_1_V_0, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_0_addr"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:27 %mlp_buf_1_V_1_addr = getelementptr i32 %mlp_buf_1_V_1, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_1_addr"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:28 %mlp_buf_1_V_2_addr = getelementptr i32 %mlp_buf_1_V_2, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_2_addr"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:29 %mlp_buf_1_V_3_addr = getelementptr i32 %mlp_buf_1_V_3, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_3_addr"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:30 %mlp_buf_1_V_4_addr = getelementptr i32 %mlp_buf_1_V_4, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_4_addr"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:31 %mlp_buf_1_V_5_addr = getelementptr i32 %mlp_buf_1_V_5, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_5_addr"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:32 %mlp_buf_1_V_6_addr = getelementptr i32 %mlp_buf_1_V_6, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_6_addr"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:33 %mlp_buf_1_V_7_addr = getelementptr i32 %mlp_buf_1_V_7, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_7_addr"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:34 %mlp_buf_1_V_8_addr = getelementptr i32 %mlp_buf_1_V_8, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_8_addr"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:35 %mlp_buf_1_V_9_addr = getelementptr i32 %mlp_buf_1_V_9, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_9_addr"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:36 %mlp_buf_1_V_10_addr = getelementptr i32 %mlp_buf_1_V_10, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_10_addr"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:37 %mlp_buf_1_V_11_addr = getelementptr i32 %mlp_buf_1_V_11, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_11_addr"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:38 %mlp_buf_1_V_12_addr = getelementptr i32 %mlp_buf_1_V_12, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_12_addr"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:39 %mlp_buf_1_V_13_addr = getelementptr i32 %mlp_buf_1_V_13, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_13_addr"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:40 %mlp_buf_1_V_14_addr = getelementptr i32 %mlp_buf_1_V_14, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_14_addr"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:41 %mlp_buf_1_V_15_addr = getelementptr i32 %mlp_buf_1_V_15, i64 0, i64 %dim_cast

]]></Node>
<StgValue><ssdm name="mlp_buf_1_V_15_addr"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch14:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_14_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch13:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_13_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch12:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_12_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch11:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_11_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch10:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_10_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch9:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_9_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch8:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_8_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch7:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_7_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch6:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_6_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch5:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_5_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch4:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_4_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch3:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_3_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch2:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_2_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch1:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_1_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch0:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_0_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch15:0 %store_ln139 = store i32 %trunc_ln, i9 %mlp_buf_1_V_15_addr

]]></Node>
<StgValue><ssdm name="store_ln139"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln137" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln139 = br void %_ZN13ap_fixed_baseILi55ELi33ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2ILi32ELi32ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.split16

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="198" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="10" op_34_bw="32" op_35_bw="32">
<![CDATA[
:0 %call_ln153 = call void @MLP_batch_nodes<300, 600>, i32 %mlp_buf_1_V_0, i32 %mlp_buf_1_V_1, i32 %mlp_buf_1_V_2, i32 %mlp_buf_1_V_3, i32 %mlp_buf_1_V_4, i32 %mlp_buf_1_V_5, i32 %mlp_buf_1_V_6, i32 %mlp_buf_1_V_7, i32 %mlp_buf_1_V_8, i32 %mlp_buf_1_V_9, i32 %mlp_buf_1_V_10, i32 %mlp_buf_1_V_11, i32 %mlp_buf_1_V_12, i32 %mlp_buf_1_V_13, i32 %mlp_buf_1_V_14, i32 %mlp_buf_1_V_15, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i10 %dim_out, i32 %mlp_1_weights_V, i32 %mlp_1_bias_V

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="31" op_19_bw="31" op_20_bw="31" op_21_bw="31" op_22_bw="31" op_23_bw="31" op_24_bw="31" op_25_bw="31" op_26_bw="31" op_27_bw="31" op_28_bw="31" op_29_bw="31" op_30_bw="31" op_31_bw="31" op_32_bw="31" op_33_bw="10" op_34_bw="32" op_35_bw="32">
<![CDATA[
:0 %call_ln153 = call void @MLP_batch_nodes<300, 600>, i32 %mlp_buf_1_V_0, i32 %mlp_buf_1_V_1, i32 %mlp_buf_1_V_2, i32 %mlp_buf_1_V_3, i32 %mlp_buf_1_V_4, i32 %mlp_buf_1_V_5, i32 %mlp_buf_1_V_6, i32 %mlp_buf_1_V_7, i32 %mlp_buf_1_V_8, i32 %mlp_buf_1_V_9, i32 %mlp_buf_1_V_10, i32 %mlp_buf_1_V_11, i32 %mlp_buf_1_V_12, i32 %mlp_buf_1_V_13, i32 %mlp_buf_1_V_14, i32 %mlp_buf_1_V_15, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i10 %dim_out, i32 %mlp_1_weights_V, i32 %mlp_1_bias_V

]]></Node>
<StgValue><ssdm name="call_ln153"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader:0 %dim_out_2 = phi i9 %add_ln166, void, i9 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="dim_out_2"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:1 %add_ln166 = add i9 %dim_out_2, i9 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="9">
<![CDATA[
.preheader:2 %zext_ln166 = zext i9 %dim_out_2

]]></Node>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="19" op_0_bw="9">
<![CDATA[
.preheader:3 %zext_ln166_1 = zext i9 %dim_out_2

]]></Node>
<StgValue><ssdm name="zext_ln166_1"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:4 %icmp_ln166 = icmp_eq  i9 %dim_out_2, i9 300

]]></Node>
<StgValue><ssdm name="icmp_ln166"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:5 %empty_258 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 300, i64 300, i64 300

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6 %br_ln166 = br i1 %icmp_ln166, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln166"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="9" op_34_bw="1" op_35_bw="32" op_36_bw="32">
<![CDATA[
.split7:1 %call_ln168 = call void @MLP_batch_nodes<600, 300>, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i32 %mlp_buf_3_0, i32 %mlp_buf_3_1, i32 %mlp_buf_3_2, i32 %mlp_buf_3_3, i32 %mlp_buf_3_4, i32 %mlp_buf_3_5, i32 %mlp_buf_3_6, i32 %mlp_buf_3_7, i32 %mlp_buf_3_8, i32 %mlp_buf_3_9, i32 %mlp_buf_3_10, i32 %mlp_buf_3_11, i32 %mlp_buf_3_12, i32 %mlp_buf_3_13, i32 %mlp_buf_3_14, i32 %mlp_buf_3_15, i9 %dim_out_2, i1 %do_relu, i32 %mlp_2_weights_V, i32 %mlp_2_bias_V

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0 %add_ln132 = add i64 %nd, i64 16

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln166" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="211" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0" op_1_bw="31" op_2_bw="31" op_3_bw="31" op_4_bw="31" op_5_bw="31" op_6_bw="31" op_7_bw="31" op_8_bw="31" op_9_bw="31" op_10_bw="31" op_11_bw="31" op_12_bw="31" op_13_bw="31" op_14_bw="31" op_15_bw="31" op_16_bw="31" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="9" op_34_bw="1" op_35_bw="32" op_36_bw="32">
<![CDATA[
.split7:1 %call_ln168 = call void @MLP_batch_nodes<600, 300>, i31 %mlp_buf_2_V_0, i31 %mlp_buf_2_V_1, i31 %mlp_buf_2_V_2, i31 %mlp_buf_2_V_3, i31 %mlp_buf_2_V_4, i31 %mlp_buf_2_V_5, i31 %mlp_buf_2_V_6, i31 %mlp_buf_2_V_7, i31 %mlp_buf_2_V_8, i31 %mlp_buf_2_V_9, i31 %mlp_buf_2_V_10, i31 %mlp_buf_2_V_11, i31 %mlp_buf_2_V_12, i31 %mlp_buf_2_V_13, i31 %mlp_buf_2_V_14, i31 %mlp_buf_2_V_15, i32 %mlp_buf_3_0, i32 %mlp_buf_3_1, i32 %mlp_buf_3_2, i32 %mlp_buf_3_3, i32 %mlp_buf_3_4, i32 %mlp_buf_3_5, i32 %mlp_buf_3_6, i32 %mlp_buf_3_7, i32 %mlp_buf_3_8, i32 %mlp_buf_3_9, i32 %mlp_buf_3_10, i32 %mlp_buf_3_11, i32 %mlp_buf_3_12, i32 %mlp_buf_3_13, i32 %mlp_buf_3_14, i32 %mlp_buf_3_15, i9 %dim_out_2, i1 %do_relu, i32 %mlp_2_weights_V, i32 %mlp_2_bias_V

]]></Node>
<StgValue><ssdm name="call_ln168"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:2 %mlp_buf_3_0_addr = getelementptr i32 %mlp_buf_3_0, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_0_addr"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:3 %mlp_buf_3_0_load = load i9 %mlp_buf_3_0_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_0_load"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:4 %mlp_buf_3_1_addr = getelementptr i32 %mlp_buf_3_1, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_1_addr"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:5 %mlp_buf_3_1_load = load i9 %mlp_buf_3_1_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_1_load"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:6 %mlp_buf_3_2_addr = getelementptr i32 %mlp_buf_3_2, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_2_addr"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:7 %mlp_buf_3_2_load = load i9 %mlp_buf_3_2_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_2_load"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:8 %mlp_buf_3_3_addr = getelementptr i32 %mlp_buf_3_3, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_3_addr"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:9 %mlp_buf_3_3_load = load i9 %mlp_buf_3_3_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_3_load"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:10 %mlp_buf_3_4_addr = getelementptr i32 %mlp_buf_3_4, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_4_addr"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:11 %mlp_buf_3_4_load = load i9 %mlp_buf_3_4_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_4_load"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:12 %mlp_buf_3_5_addr = getelementptr i32 %mlp_buf_3_5, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_5_addr"/></StgValue>
</operation>

<operation id="223" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:13 %mlp_buf_3_5_load = load i9 %mlp_buf_3_5_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_5_load"/></StgValue>
</operation>

<operation id="224" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:14 %mlp_buf_3_6_addr = getelementptr i32 %mlp_buf_3_6, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_6_addr"/></StgValue>
</operation>

<operation id="225" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:15 %mlp_buf_3_6_load = load i9 %mlp_buf_3_6_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_6_load"/></StgValue>
</operation>

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:16 %mlp_buf_3_7_addr = getelementptr i32 %mlp_buf_3_7, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_7_addr"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:17 %mlp_buf_3_7_load = load i9 %mlp_buf_3_7_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_7_load"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:18 %mlp_buf_3_8_addr = getelementptr i32 %mlp_buf_3_8, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_8_addr"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:19 %mlp_buf_3_8_load = load i9 %mlp_buf_3_8_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_8_load"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:20 %mlp_buf_3_9_addr = getelementptr i32 %mlp_buf_3_9, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_9_addr"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:21 %mlp_buf_3_9_load = load i9 %mlp_buf_3_9_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_9_load"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:22 %mlp_buf_3_10_addr = getelementptr i32 %mlp_buf_3_10, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_10_addr"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:23 %mlp_buf_3_10_load = load i9 %mlp_buf_3_10_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_10_load"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:24 %mlp_buf_3_11_addr = getelementptr i32 %mlp_buf_3_11, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_11_addr"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:25 %mlp_buf_3_11_load = load i9 %mlp_buf_3_11_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_11_load"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:26 %mlp_buf_3_12_addr = getelementptr i32 %mlp_buf_3_12, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_12_addr"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:27 %mlp_buf_3_12_load = load i9 %mlp_buf_3_12_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_12_load"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:28 %mlp_buf_3_13_addr = getelementptr i32 %mlp_buf_3_13, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_13_addr"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:29 %mlp_buf_3_13_load = load i9 %mlp_buf_3_13_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_13_load"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:30 %mlp_buf_3_14_addr = getelementptr i32 %mlp_buf_3_14, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_14_addr"/></StgValue>
</operation>

<operation id="241" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:31 %mlp_buf_3_14_load = load i9 %mlp_buf_3_14_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_14_load"/></StgValue>
</operation>

<operation id="242" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:32 %mlp_buf_3_15_addr = getelementptr i32 %mlp_buf_3_15, i64 0, i64 %zext_ln166

]]></Node>
<StgValue><ssdm name="mlp_buf_3_15_addr"/></StgValue>
</operation>

<operation id="243" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:33 %mlp_buf_3_15_load = load i9 %mlp_buf_3_15_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_15_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:0 %specloopname_ln166 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln166"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:3 %mlp_buf_3_0_load = load i9 %mlp_buf_3_0_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_0_load"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:5 %mlp_buf_3_1_load = load i9 %mlp_buf_3_1_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_1_load"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:7 %mlp_buf_3_2_load = load i9 %mlp_buf_3_2_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_2_load"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:9 %mlp_buf_3_3_load = load i9 %mlp_buf_3_3_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_3_load"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:11 %mlp_buf_3_4_load = load i9 %mlp_buf_3_4_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_4_load"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:13 %mlp_buf_3_5_load = load i9 %mlp_buf_3_5_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_5_load"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:15 %mlp_buf_3_6_load = load i9 %mlp_buf_3_6_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_6_load"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:17 %mlp_buf_3_7_load = load i9 %mlp_buf_3_7_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_7_load"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:19 %mlp_buf_3_8_load = load i9 %mlp_buf_3_8_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_8_load"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:21 %mlp_buf_3_9_load = load i9 %mlp_buf_3_9_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_9_load"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:23 %mlp_buf_3_10_load = load i9 %mlp_buf_3_10_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_10_load"/></StgValue>
</operation>

<operation id="256" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:25 %mlp_buf_3_11_load = load i9 %mlp_buf_3_11_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_11_load"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:27 %mlp_buf_3_12_load = load i9 %mlp_buf_3_12_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_12_load"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:29 %mlp_buf_3_13_load = load i9 %mlp_buf_3_13_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_13_load"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:31 %mlp_buf_3_14_load = load i9 %mlp_buf_3_14_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_14_load"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.split7:33 %mlp_buf_3_15_load = load i9 %mlp_buf_3_15_addr

]]></Node>
<StgValue><ssdm name="mlp_buf_3_15_load"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.split7:34 %br_ln170 = br void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="262" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:0 %nn_1 = phi i5 %add_ln170, void %.split5, i5 0, void %.split7

]]></Node>
<StgValue><ssdm name="nn_1"/></StgValue>
</operation>

<operation id="263" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1 %add_ln170 = add i5 %nn_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln170"/></StgValue>
</operation>

<operation id="264" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="5">
<![CDATA[
:2 %zext_ln170 = zext i5 %nn_1

]]></Node>
<StgValue><ssdm name="zext_ln170"/></StgValue>
</operation>

<operation id="265" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3 %icmp_ln170 = icmp_eq  i5 %nn_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln170"/></StgValue>
</operation>

<operation id="266" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_259 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln170 = br i1 %icmp_ln170, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln170"/></StgValue>
</operation>

<operation id="268" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="4" op_0_bw="5">
<![CDATA[
.split5:1 %trunc_ln171 = trunc i5 %nn_1

]]></Node>
<StgValue><ssdm name="trunc_ln171"/></StgValue>
</operation>

<operation id="269" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split5:2 %add_ln171 = add i10 %trunc_ln132, i10 %zext_ln170

]]></Node>
<StgValue><ssdm name="add_ln171"/></StgValue>
</operation>

<operation id="270" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="19" op_0_bw="10">
<![CDATA[
.split5:3 %zext_ln171 = zext i10 %add_ln171

]]></Node>
<StgValue><ssdm name="zext_ln171"/></StgValue>
</operation>

<operation id="271" st_id="17" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split5:4 %mul_ln171 = mul i19 %zext_ln171, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="272" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="4">
<![CDATA[
.split5:8 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.16i32.i4, i32 %mlp_buf_3_0_load, i32 %mlp_buf_3_1_load, i32 %mlp_buf_3_2_load, i32 %mlp_buf_3_3_load, i32 %mlp_buf_3_4_load, i32 %mlp_buf_3_5_load, i32 %mlp_buf_3_6_load, i32 %mlp_buf_3_7_load, i32 %mlp_buf_3_8_load, i32 %mlp_buf_3_9_load, i32 %mlp_buf_3_10_load, i32 %mlp_buf_3_11_load, i32 %mlp_buf_3_12_load, i32 %mlp_buf_3_13_load, i32 %mlp_buf_3_14_load, i32 %mlp_buf_3_15_load, i4 %trunc_ln171

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="273" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln170" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="274" st_id="18" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split5:4 %mul_ln171 = mul i19 %zext_ln171, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="275" st_id="19" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split5:4 %mul_ln171 = mul i19 %zext_ln171, i19 300

]]></Node>
<StgValue><ssdm name="mul_ln171"/></StgValue>
</operation>

<operation id="276" st_id="19" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split5:5 %add_ln171_1 = add i19 %mul_ln171, i19 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:0 %specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_34

]]></Node>
<StgValue><ssdm name="specloopname_ln170"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split5:5 %add_ln171_1 = add i19 %mul_ln171, i19 %zext_ln166_1

]]></Node>
<StgValue><ssdm name="add_ln171_1"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="19">
<![CDATA[
.split5:6 %zext_ln171_1 = zext i19 %add_ln171_1

]]></Node>
<StgValue><ssdm name="zext_ln171_1"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="19" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:7 %node_embedding_V_addr = getelementptr i32 %node_embedding_V, i64 0, i64 %zext_ln171_1

]]></Node>
<StgValue><ssdm name="node_embedding_V_addr"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="32" op_1_bw="19">
<![CDATA[
.split5:9 %store_ln171 = store i32 %tmp, i19 %node_embedding_V_addr

]]></Node>
<StgValue><ssdm name="store_ln171"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0">
<![CDATA[
.split5:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
