[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  11348       tick       3267972       1425781       1372550       3267972 
      2  11348       tick       5267695       2408065       2391150       5267695 
      3  11348       tick       5277593       2409397       2392725       5277593 
      4  11348       tick       5283991       2411617       2391857       5283991 
      5  11348       tick       5280667       2409523       2390482       5280667 
      6  11348       tick       5276100       2410924       2391831       5276100 
      7  11348       tick       5271651       2409800       2394366       5271651 
      8  11348       tick       5276493       2407793       2388132       5276493 
      9  11348       tick       5285688       2414084       2395964       5285688 
     10  11348       tick       5273801       2408901       2389594       5273801 
     11  11348       tick       5277368       2409221       2392155       5277368 
     12  11348       tick       5263320       2406932       2391539       5263320 
     13  11348       tick       5261918       2407299       2390590       5261918 
     14  11348       tick       5281331       2411764       2395149       5281331 
     15  11348       tick       5268258       2403626       2382885       5268258 
     16  11348       tick       5270839       2408204       2389110       5270839 
     17  11348       tick       5272602       2408390       2392685       5272602 
     18  11348       tick       5275308       2410015       2388645       5275308 
     19  11348       tick       5269841       2408385       2390411       5269841 
     20  11348       exit        658341        300334        296250        658341 
