{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557800939088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557800939092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 13 21:28:58 2019 " "Processing started: Mon May 13 21:28:58 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557800939092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800939092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_pipeline -c MIPS_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_pipeline -c MIPS_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800939092 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1557800939447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_preparation.v 1 1 " "Found 1 design units, including 1 entities, in source file address_preparation.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_preparation " "Found entity 1: address_preparation" {  } { { "address_preparation.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/address_preparation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800954995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800954995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VirtualMemory_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file VirtualMemory_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 VirtualMemory_unit " "Found entity 1: VirtualMemory_unit" {  } { { "VirtualMemory_unit.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualMemory_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800954996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800954996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VirtualAddress_RAM .v 1 1 " "Found 1 design units, including 1 entities, in source file VirtualAddress_RAM .v" { { "Info" "ISGN_ENTITY_NAME" "1 VirtualAddress_RAM " "Found entity 1: VirtualAddress_RAM" {  } { { "VirtualAddress_RAM .v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualAddress_RAM .v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800954997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800954997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_TX.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_TX.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_TX " "Found entity 1: UART_TX" {  } { { "UART_TX.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_TX.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800954997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800954997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_RX.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_RX.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RX " "Found entity 1: UART_RX" {  } { { "UART_RX.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_RX.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800954998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800954998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UART_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file UART_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_controller " "Found entity 1: UART_controller" {  } { { "UART_controller.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800954999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800954999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SignExtend_module.v 1 1 " "Found 1 design units, including 1 entities, in source file SignExtend_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend_module " "Found entity 1: SignExtend_module" {  } { { "SignExtend_module.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/SignExtend_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shift_Concatenate.v 1 1 " "Found 1 design units, including 1 entities, in source file Shift_Concatenate.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shift_Concatenate " "Found entity 1: Shift_Concatenate" {  } { { "Shift_Concatenate.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Shift_Concatenate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register_File.v 1 1 " "Found 1 design units, including 1 entities, in source file Register_File.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "Register_File.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Register.v 1 1 " "Found 1 design units, including 1 entities, in source file Register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Mux32to1.v 1 1 " "Found 1 design units, including 1 entities, in source file Mux32to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux32to1 " "Found entity 1: Mux32to1" {  } { { "Mux32to1.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Mux32to1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux2to1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file MIPS_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_pipeline " "Found entity 1: MIPS_pipeline" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_ROM.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory_ROM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_ROM " "Found entity 1: Memory_ROM" {  } { { "Memory_ROM.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Memory_RAM.v 1 1 " "Found 1 design units, including 1 entities, in source file Memory_RAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memory_RAM " "Found entity 1: Memory_RAM" {  } { { "Memory_RAM.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GPIO_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file GPIO_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 GPIO_controller " "Found entity 1: GPIO_controller" {  } { { "GPIO_controller.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/GPIO_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux1to32.v 1 1 " "Found 1 design units, including 1 entities, in source file Demux1to32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux1to32 " "Found entity 1: Demux1to32" {  } { { "Demux1to32.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to32.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux1to4.v 1 1 " "Found 1 design units, including 1 entities, in source file Demux1to4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux1to4 " "Found entity 1: Demux1to4" {  } { { "Demux1to4.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to4.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Demux1to2.v 1 1 " "Found 1 design units, including 1 entities, in source file Demux1to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Demux1to2 " "Found entity 1: Demux1to2" {  } { { "Demux1to2.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Demux1to2.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955013 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode_instruction.v(66) " "Verilog HDL information at decode_instruction.v(66): always construct contains both blocking and non-blocking assignments" {  } { { "decode_instruction.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/decode_instruction.v" 66 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557800955014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_instruction.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_instruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_instruction " "Found entity 1: decode_instruction" {  } { { "decode_instruction.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/decode_instruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.v 1 1 " "Found 1 design units, including 1 entities, in source file ControlUnit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ControlUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ASCI_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file ASCI_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASCI_translator " "Found entity 1: ASCI_translator" {  } { { "ASCI_translator.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ASCI_translator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955016 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ALU.v(55) " "Verilog HDL information at ALU.v(55): always construct contains both blocking and non-blocking assignments" {  } { { "ALU.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ALU.v" 55 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1557800955016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.v 1 1 " "Found 1 design units, including 1 entities, in source file ALU.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/ALU.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Adder.v 1 1 " "Found 1 design units, including 1 entities, in source file Adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557800955017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800955017 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_pipeline " "Elaborating entity \"MIPS_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1557800955101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:MUX_to_updatePC_withJump " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:MUX_to_updatePC_withJump\"" {  } { { "MIPS_pipeline.v" "MUX_to_updatePC_withJump" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux4to1:MUX_to_updatePC_withJump\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"mux4to1:MUX_to_updatePC_withJump\|mux2to1:mux0\"" {  } { { "mux4to1.v" "mux0" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:ProgramCounter_Reg " "Elaborating entity \"Register\" for hierarchy \"Register:ProgramCounter_Reg\"" {  } { { "MIPS_pipeline.v" "ProgramCounter_Reg" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualMemory_unit VirtualMemory_unit:VirtualAddress_ROM " "Elaborating entity \"VirtualMemory_unit\" for hierarchy \"VirtualMemory_unit:VirtualAddress_ROM\"" {  } { { "MIPS_pipeline.v" "VirtualAddress_ROM" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_ROM Memory_ROM:ROM " "Elaborating entity \"Memory_ROM\" for hierarchy \"Memory_ROM:ROM\"" {  } { { "MIPS_pipeline.v" "ROM" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955216 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Memory_ROM.v(13) " "Net \"rom.data_a\" at Memory_ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memory_ROM.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557800955225 "|MIPS_pipeline|Memory_ROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Memory_ROM.v(13) " "Net \"rom.waddr_a\" at Memory_ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memory_ROM.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557800955226 "|MIPS_pipeline|Memory_ROM:ROM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Memory_ROM.v(13) " "Net \"rom.we_a\" at Memory_ROM.v(13) has no driver or initial value, using a default initial value '0'" {  } { { "Memory_ROM.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1557800955226 "|MIPS_pipeline|Memory_ROM:ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Adder_nextPC " "Elaborating entity \"Adder\" for hierarchy \"Adder:Adder_nextPC\"" {  } { { "MIPS_pipeline.v" "Adder_nextPC" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CtrlUnit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CtrlUnit\"" {  } { { "MIPS_pipeline.v" "CtrlUnit" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_preparation address_preparation:add_prep " "Elaborating entity \"address_preparation\" for hierarchy \"address_preparation:add_prep\"" {  } { { "MIPS_pipeline.v" "add_prep" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_instruction decode_instruction:decoder_module " "Elaborating entity \"decode_instruction\" for hierarchy \"decode_instruction:decoder_module\"" {  } { { "MIPS_pipeline.v" "decoder_module" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend_module SignExtend_module:signExt " "Elaborating entity \"SignExtend_module\" for hierarchy \"SignExtend_module:signExt\"" {  } { { "MIPS_pipeline.v" "signExt" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:mux_A3_destination " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:mux_A3_destination\"" {  } { { "MIPS_pipeline.v" "mux_A3_destination" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux4to1:mux_A3_destination\|mux2to1:mux0 " "Elaborating entity \"mux2to1\" for hierarchy \"mux4to1:mux_A3_destination\|mux2to1:mux0\"" {  } { { "mux4to1.v" "mux0" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/mux4to1.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:RegisterFile_Unit " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:RegisterFile_Unit\"" {  } { { "MIPS_pipeline.v" "RegisterFile_Unit" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux1to32 Register_File:RegisterFile_Unit\|Demux1to32:Demux " "Elaborating entity \"Demux1to32\" for hierarchy \"Register_File:RegisterFile_Unit\|Demux1to32:Demux\"" {  } { { "Register_File.v" "Demux" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux32to1 Register_File:RegisterFile_Unit\|Mux32to1:Mux_Read_Register_Number1 " "Elaborating entity \"Mux32to1\" for hierarchy \"Register_File:RegisterFile_Unit\|Mux32to1:Mux_Read_Register_Number1\"" {  } { { "Register_File.v" "Mux_Read_Register_Number1" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:RegisterFile_Unit\|Register:Register\[0\].RegisterUnit " "Elaborating entity \"Register\" for hierarchy \"Register_File:RegisterFile_Unit\|Register:Register\[0\].RegisterUnit\"" {  } { { "Register_File.v" "Register\[0\].RegisterUnit" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Register_File.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Decode_Pipeline1 " "Elaborating entity \"Register\" for hierarchy \"Register:Decode_Pipeline1\"" {  } { { "MIPS_pipeline.v" "Decode_Pipeline1" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Decode_Pipeline2 " "Elaborating entity \"Register\" for hierarchy \"Register:Decode_Pipeline2\"" {  } { { "MIPS_pipeline.v" "Decode_Pipeline2" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Decode_Pipeline4 " "Elaborating entity \"Register\" for hierarchy \"Register:Decode_Pipeline4\"" {  } { { "MIPS_pipeline.v" "Decode_Pipeline4" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Decode_Pipeline_RegDst_reg " "Elaborating entity \"Register\" for hierarchy \"Register:Decode_Pipeline_RegDst_reg\"" {  } { { "MIPS_pipeline.v" "Decode_Pipeline_RegDst_reg" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Decode_Pipeline_flag_sw " "Elaborating entity \"Register\" for hierarchy \"Register:Decode_Pipeline_flag_sw\"" {  } { { "MIPS_pipeline.v" "Decode_Pipeline_flag_sw" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift_Concatenate Shift_Concatenate:shiftConcat_mod " "Elaborating entity \"Shift_Concatenate\" for hierarchy \"Shift_Concatenate:shiftConcat_mod\"" {  } { { "MIPS_pipeline.v" "shiftConcat_mod" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_unit " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_unit\"" {  } { { "MIPS_pipeline.v" "alu_unit" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux1to2 Demux1to2:demux_aluout " "Elaborating entity \"Demux1to2\" for hierarchy \"Demux1to2:demux_aluout\"" {  } { { "MIPS_pipeline.v" "demux_aluout" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Demux1to4 Demux1to4:demux_writeback " "Elaborating entity \"Demux1to4\" for hierarchy \"Demux1to4:demux_writeback\"" {  } { { "MIPS_pipeline.v" "demux_writeback" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VirtualAddress_RAM VirtualAddress_RAM:VirtualRAM_Mem " "Elaborating entity \"VirtualAddress_RAM\" for hierarchy \"VirtualAddress_RAM:VirtualRAM_Mem\"" {  } { { "MIPS_pipeline.v" "VirtualRAM_Mem" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955335 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "VirtualAddress_RAM .v(32) " "Verilog HDL Case Statement warning at VirtualAddress_RAM .v(32): can't check case statement for completeness because the case expression has too many possible states" {  } { { "VirtualAddress_RAM .v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/VirtualAddress_RAM .v" 32 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1557800955337 "|MIPS_pipeline|VirtualAddress_RAM:VirtualRAM_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_RAM Memory_RAM:mem_RAM " "Elaborating entity \"Memory_RAM\" for hierarchy \"Memory_RAM:mem_RAM\"" {  } { { "MIPS_pipeline.v" "mem_RAM" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 1010 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_controller UART_controller:uart_ctrlUnit " "Elaborating entity \"UART_controller\" for hierarchy \"UART_controller:uart_ctrlUnit\"" {  } { { "MIPS_pipeline.v" "uart_ctrlUnit" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 1034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX UART_controller:uart_ctrlUnit\|UART_RX:DUV_RX " "Elaborating entity \"UART_RX\" for hierarchy \"UART_controller:uart_ctrlUnit\|UART_RX:DUV_RX\"" {  } { { "UART_controller.v" "DUV_RX" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ASCI_translator UART_controller:uart_ctrlUnit\|ASCI_translator:ASCII_Trans " "Elaborating entity \"ASCI_translator\" for hierarchy \"UART_controller:uart_ctrlUnit\|ASCI_translator:ASCII_Trans\"" {  } { { "UART_controller.v" "ASCII_Trans" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX UART_controller:uart_ctrlUnit\|UART_TX:DUV_UART_TX " "Elaborating entity \"UART_TX\" for hierarchy \"UART_controller:uart_ctrlUnit\|UART_TX:DUV_UART_TX\"" {  } { { "UART_controller.v" "DUV_UART_TX" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GPIO_controller GPIO_controller:GPIO " "Elaborating entity \"GPIO_controller\" for hierarchy \"GPIO_controller:GPIO\"" {  } { { "MIPS_pipeline.v" "GPIO" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 1050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800955349 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_d\[31\] " "Synthesized away node \"PC_current_d\[31\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 52 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_d[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_d\[30\] " "Synthesized away node \"PC_current_d\[30\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 52 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_d[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_d\[29\] " "Synthesized away node \"PC_current_d\[29\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 52 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_d[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_d\[28\] " "Synthesized away node \"PC_current_d\[28\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 52 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_d[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[25\] " "Synthesized away node \"address_j_wire_d\[25\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[24\] " "Synthesized away node \"address_j_wire_d\[24\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[23\] " "Synthesized away node \"address_j_wire_d\[23\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[22\] " "Synthesized away node \"address_j_wire_d\[22\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[21\] " "Synthesized away node \"address_j_wire_d\[21\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[20\] " "Synthesized away node \"address_j_wire_d\[20\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[19\] " "Synthesized away node \"address_j_wire_d\[19\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[18\] " "Synthesized away node \"address_j_wire_d\[18\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[17\] " "Synthesized away node \"address_j_wire_d\[17\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[16\] " "Synthesized away node \"address_j_wire_d\[16\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[15\] " "Synthesized away node \"address_j_wire_d\[15\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[14\] " "Synthesized away node \"address_j_wire_d\[14\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[13\] " "Synthesized away node \"address_j_wire_d\[13\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[12\] " "Synthesized away node \"address_j_wire_d\[12\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[11\] " "Synthesized away node \"address_j_wire_d\[11\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[10\] " "Synthesized away node \"address_j_wire_d\[10\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[9\] " "Synthesized away node \"address_j_wire_d\[9\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[8\] " "Synthesized away node \"address_j_wire_d\[8\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[7\] " "Synthesized away node \"address_j_wire_d\[7\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[6\] " "Synthesized away node \"address_j_wire_d\[6\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[5\] " "Synthesized away node \"address_j_wire_d\[5\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[4\] " "Synthesized away node \"address_j_wire_d\[4\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[3\] " "Synthesized away node \"address_j_wire_d\[3\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[2\] " "Synthesized away node \"address_j_wire_d\[2\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[1\] " "Synthesized away node \"address_j_wire_d\[1\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_d\[0\] " "Synthesized away node \"address_j_wire_d\[0\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 65 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_d[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_e\[3\] " "Synthesized away node \"PC_current_e\[3\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 85 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_e[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_e\[2\] " "Synthesized away node \"PC_current_e\[2\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 85 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_e[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_e\[1\] " "Synthesized away node \"PC_current_e\[1\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 85 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_e[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "PC_current_e\[0\] " "Synthesized away node \"PC_current_e\[0\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 85 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|PC_current_e[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[25\] " "Synthesized away node \"address_j_wire_e\[25\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[24\] " "Synthesized away node \"address_j_wire_e\[24\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[23\] " "Synthesized away node \"address_j_wire_e\[23\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[22\] " "Synthesized away node \"address_j_wire_e\[22\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[21\] " "Synthesized away node \"address_j_wire_e\[21\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[20\] " "Synthesized away node \"address_j_wire_e\[20\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[19\] " "Synthesized away node \"address_j_wire_e\[19\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[18\] " "Synthesized away node \"address_j_wire_e\[18\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[17\] " "Synthesized away node \"address_j_wire_e\[17\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[16\] " "Synthesized away node \"address_j_wire_e\[16\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[15\] " "Synthesized away node \"address_j_wire_e\[15\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[14\] " "Synthesized away node \"address_j_wire_e\[14\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[13\] " "Synthesized away node \"address_j_wire_e\[13\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[12\] " "Synthesized away node \"address_j_wire_e\[12\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[11\] " "Synthesized away node \"address_j_wire_e\[11\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[10\] " "Synthesized away node \"address_j_wire_e\[10\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[9\] " "Synthesized away node \"address_j_wire_e\[9\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[8\] " "Synthesized away node \"address_j_wire_e\[8\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[7\] " "Synthesized away node \"address_j_wire_e\[7\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[6\] " "Synthesized away node \"address_j_wire_e\[6\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[5\] " "Synthesized away node \"address_j_wire_e\[5\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[4\] " "Synthesized away node \"address_j_wire_e\[4\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[3\] " "Synthesized away node \"address_j_wire_e\[3\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[2\] " "Synthesized away node \"address_j_wire_e\[2\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[1\] " "Synthesized away node \"address_j_wire_e\[1\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "address_j_wire_e\[0\] " "Synthesized away node \"address_j_wire_e\[0\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 89 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956282 "|MIPS_pipeline|address_j_wire_e[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557800956282 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557800956282 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[31\] " "Synthesized away node \"RD1_m\[31\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[31]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[30\] " "Synthesized away node \"RD1_m\[30\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[30]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[29\] " "Synthesized away node \"RD1_m\[29\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[29]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[28\] " "Synthesized away node \"RD1_m\[28\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[28]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[27\] " "Synthesized away node \"RD1_m\[27\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[27]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[26\] " "Synthesized away node \"RD1_m\[26\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[26]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[25\] " "Synthesized away node \"RD1_m\[25\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[25]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[24\] " "Synthesized away node \"RD1_m\[24\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[24]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[23\] " "Synthesized away node \"RD1_m\[23\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[23]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[22\] " "Synthesized away node \"RD1_m\[22\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[22]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[21\] " "Synthesized away node \"RD1_m\[21\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[21]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[20\] " "Synthesized away node \"RD1_m\[20\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[20]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[19\] " "Synthesized away node \"RD1_m\[19\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[19]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[18\] " "Synthesized away node \"RD1_m\[18\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[18]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[17\] " "Synthesized away node \"RD1_m\[17\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[17]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[16\] " "Synthesized away node \"RD1_m\[16\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[16]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[15\] " "Synthesized away node \"RD1_m\[15\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[15]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[14\] " "Synthesized away node \"RD1_m\[14\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[14]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[13\] " "Synthesized away node \"RD1_m\[13\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[13]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[12\] " "Synthesized away node \"RD1_m\[12\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[12]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[11\] " "Synthesized away node \"RD1_m\[11\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[11]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[10\] " "Synthesized away node \"RD1_m\[10\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[10]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[9\] " "Synthesized away node \"RD1_m\[9\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[9]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[8\] " "Synthesized away node \"RD1_m\[8\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[8]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[7\] " "Synthesized away node \"RD1_m\[7\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[7]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[6\] " "Synthesized away node \"RD1_m\[6\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[6]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[5\] " "Synthesized away node \"RD1_m\[5\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[5]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[4\] " "Synthesized away node \"RD1_m\[4\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[3\] " "Synthesized away node \"RD1_m\[3\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[2\] " "Synthesized away node \"RD1_m\[2\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[1\] " "Synthesized away node \"RD1_m\[1\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "RD1_m\[0\] " "Synthesized away node \"RD1_m\[0\]\"" {  } { { "MIPS_pipeline.v" "" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 121 -1 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800956286 "|MIPS_pipeline|RD1_m[0]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1557800956286 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1557800956286 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory_RAM:mem_RAM\|ram " "RAM logic \"Memory_RAM:mem_RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "Memory_RAM.v" "ram" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_RAM.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1557800956730 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Memory_ROM:ROM\|rom " "RAM logic \"Memory_ROM:ROM\|rom\" is uninferred due to asynchronous read logic" {  } { { "Memory_ROM.v" "rom" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/Memory_ROM.v" 13 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1557800956730 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1557800956730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1557800966307 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "103 " "103 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1557800971872 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Rx_flag " "Logic cell \"UART_controller:uart_ctrlUnit\|Rx_flag\"" {  } { { "UART_controller.v" "Rx_flag" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 37 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[0\] " "Logic cell \"UART_Data_m\[0\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[1\] " "Logic cell \"UART_Data_m\[1\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[2\] " "Logic cell \"UART_Data_m\[2\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[3\] " "Logic cell \"UART_Data_m\[3\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[4\] " "Logic cell \"UART_Data_m\[4\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[5\] " "Logic cell \"UART_Data_m\[5\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[6\] " "Logic cell \"UART_Data_m\[6\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_m\[7\] " "Logic cell \"UART_Data_m\[7\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_m\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 169 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx\[4\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx\[4\]\"" {  } { { "UART_controller.v" "DataRx\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx\[5\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx\[5\]\"" {  } { { "UART_controller.v" "DataRx\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx\[6\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx\[6\]\"" {  } { { "UART_controller.v" "DataRx\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx\[7\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx\[7\]\"" {  } { { "UART_controller.v" "DataRx\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|clr_tx_8bit_flag " "Logic cell \"UART_controller:uart_ctrlUnit\|clr_tx_8bit_flag\"" {  } { { "UART_controller.v" "clr_tx_8bit_flag" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 44 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[0\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[0\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[1\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[1\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[2\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[2\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[6\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[6\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[4\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[4\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[3\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[3\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[7\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[7\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|DataRx_tmp\[5\] " "Logic cell \"UART_controller:uart_ctrlUnit\|DataRx_tmp\[5\]\"" {  } { { "UART_controller.v" "DataRx_tmp\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 38 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Send_byte_indicator " "Logic cell \"UART_controller:uart_ctrlUnit\|Send_byte_indicator\"" {  } { { "UART_controller.v" "Send_byte_indicator" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[0\] " "Logic cell \"RD2_m\[0\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "opcode_wire\[1\] " "Logic cell \"opcode_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "opcode_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "opcode_wire\[3\] " "Logic cell \"opcode_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "opcode_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "opcode_wire\[5\] " "Logic cell \"opcode_wire\[5\]\"" {  } { { "MIPS_pipeline.v" "opcode_wire\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "opcode_wire\[4\] " "Logic cell \"opcode_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "opcode_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "opcode_wire\[2\] " "Logic cell \"opcode_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "opcode_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "opcode_wire\[0\] " "Logic cell \"opcode_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "opcode_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 58 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[1\] " "Logic cell \"RD2_m\[1\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[2\] " "Logic cell \"RD2_m\[2\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[3\] " "Logic cell \"RD2_m\[3\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[4\] " "Logic cell \"RD2_m\[4\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[5\] " "Logic cell \"RD2_m\[5\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[6\] " "Logic cell \"RD2_m\[6\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[7\] " "Logic cell \"RD2_m\[7\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|endTx_flag " "Logic cell \"UART_controller:uart_ctrlUnit\|endTx_flag\"" {  } { { "UART_controller.v" "endTx_flag" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[3\] " "Logic cell \"lo_data_w\[3\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "funct_wire\[2\] " "Logic cell \"funct_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "funct_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "funct_wire\[0\] " "Logic cell \"funct_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "funct_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "funct_wire\[5\] " "Logic cell \"funct_wire\[5\]\"" {  } { { "MIPS_pipeline.v" "funct_wire\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "funct_wire\[4\] " "Logic cell \"funct_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "funct_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "funct_wire\[3\] " "Logic cell \"funct_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "funct_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "funct_wire\[1\] " "Logic cell \"funct_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "funct_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 63 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[3\] " "Logic cell \"ALU_result_m\[3\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[1\] " "Logic cell \"lo_data_w\[1\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[1\] " "Logic cell \"ALU_result_m\[1\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[4\] " "Logic cell \"lo_data_w\[4\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[4\] " "Logic cell \"ALU_result_m\[4\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[5\] " "Logic cell \"lo_data_w\[5\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[5\] " "Logic cell \"ALU_result_m\[5\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[7\] " "Logic cell \"lo_data_w\[7\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[7\] " "Logic cell \"ALU_result_m\[7\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[6\] " "Logic cell \"lo_data_w\[6\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[6\] " "Logic cell \"ALU_result_m\[6\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[8\] " "Logic cell \"lo_data_w\[8\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[8\] " "Logic cell \"ALU_result_m\[8\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[9\] " "Logic cell \"lo_data_w\[9\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[9\] " "Logic cell \"ALU_result_m\[9\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[10\] " "Logic cell \"lo_data_w\[10\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[10\] " "Logic cell \"ALU_result_m\[10\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[11\] " "Logic cell \"lo_data_w\[11\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[11\] " "Logic cell \"ALU_result_m\[11\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[13\] " "Logic cell \"lo_data_w\[13\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[13\] " "Logic cell \"ALU_result_m\[13\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[12\] " "Logic cell \"lo_data_w\[12\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[12\] " "Logic cell \"ALU_result_m\[12\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[14\] " "Logic cell \"lo_data_w\[14\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[14\] " "Logic cell \"ALU_result_m\[14\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[15\] " "Logic cell \"lo_data_w\[15\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[15\] " "Logic cell \"ALU_result_m\[15\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[16\] " "Logic cell \"lo_data_w\[16\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[16\] " "Logic cell \"ALU_result_m\[16\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[17\] " "Logic cell \"lo_data_w\[17\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[17\] " "Logic cell \"ALU_result_m\[17\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[19\] " "Logic cell \"lo_data_w\[19\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[19\] " "Logic cell \"ALU_result_m\[19\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[18\] " "Logic cell \"lo_data_w\[18\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[18\] " "Logic cell \"ALU_result_m\[18\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[26\] " "Logic cell \"lo_data_w\[26\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[26\] " "Logic cell \"ALU_result_m\[26\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[27\] " "Logic cell \"lo_data_w\[27\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[27\] " "Logic cell \"ALU_result_m\[27\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[28\] " "Logic cell \"lo_data_w\[28\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[28\] " "Logic cell \"ALU_result_m\[28\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[29\] " "Logic cell \"lo_data_w\[29\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[29\] " "Logic cell \"ALU_result_m\[29\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[31\] " "Logic cell \"lo_data_w\[31\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[31\] " "Logic cell \"ALU_result_m\[31\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[30\] " "Logic cell \"lo_data_w\[30\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[30\] " "Logic cell \"ALU_result_m\[30\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[20\] " "Logic cell \"lo_data_w\[20\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[20\] " "Logic cell \"ALU_result_m\[20\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[21\] " "Logic cell \"lo_data_w\[21\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[21\] " "Logic cell \"ALU_result_m\[21\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[22\] " "Logic cell \"lo_data_w\[22\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[22\] " "Logic cell \"ALU_result_m\[22\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[23\] " "Logic cell \"lo_data_w\[23\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[23\] " "Logic cell \"ALU_result_m\[23\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[25\] " "Logic cell \"lo_data_w\[25\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[25\] " "Logic cell \"ALU_result_m\[25\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[24\] " "Logic cell \"lo_data_w\[24\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[24\] " "Logic cell \"ALU_result_m\[24\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[2\] " "Logic cell \"lo_data_w\[2\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[2\] " "Logic cell \"ALU_result_m\[2\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "lo_data_w\[0\] " "Logic cell \"lo_data_w\[0\]\"" {  } { { "MIPS_pipeline.v" "lo_data_w\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 212 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALU_result_m\[0\] " "Logic cell \"ALU_result_m\[0\]\"" {  } { { "MIPS_pipeline.v" "ALU_result_m\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 139 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[27\] " "Logic cell \"Instruction_fetched_d\[27\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[29\] " "Logic cell \"Instruction_fetched_d\[29\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[31\] " "Logic cell \"Instruction_fetched_d\[31\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[30\] " "Logic cell \"Instruction_fetched_d\[30\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[28\] " "Logic cell \"Instruction_fetched_d\[28\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[26\] " "Logic cell \"Instruction_fetched_d\[26\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[1\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[1\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[2\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[2\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[3\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[3\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[4\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[4\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[5\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[5\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[7\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[7\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[6\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[6\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[0\] " "Logic cell \"RD2_e\[0\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[2\] " "Logic cell \"Instruction_fetched_d\[2\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[0\] " "Logic cell \"Instruction_fetched_d\[0\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[5\] " "Logic cell \"Instruction_fetched_d\[5\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[4\] " "Logic cell \"Instruction_fetched_d\[4\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[3\] " "Logic cell \"Instruction_fetched_d\[3\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[1\] " "Logic cell \"Instruction_fetched_d\[1\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[1\] " "Logic cell \"RD2_e\[1\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[2\] " "Logic cell \"RD2_e\[2\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[3\] " "Logic cell \"RD2_e\[3\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[4\] " "Logic cell \"RD2_e\[4\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[5\] " "Logic cell \"RD2_e\[5\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[6\] " "Logic cell \"RD2_e\[6\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[7\] " "Logic cell \"RD2_e\[7\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[0\] " "Logic cell \"UART_controller:uart_ctrlUnit\|Data_to_Tx_tmp_wire\[0\]\"" {  } { { "UART_controller.v" "Data_to_Tx_tmp_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/UART_controller.v" 45 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[3\] " "Logic cell \"RD1_e\[3\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALUControl_wire_e\[0\] " "Logic cell \"ALUControl_wire_e\[0\]\"" {  } { { "MIPS_pipeline.v" "ALUControl_wire_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 240 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALUControl_wire_e\[1\] " "Logic cell \"ALUControl_wire_e\[1\]\"" {  } { { "MIPS_pipeline.v" "ALUControl_wire_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 240 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[29\] " "Logic cell \"RD1_e\[29\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[31\] " "Logic cell \"RD1_e\[31\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[30\] " "Logic cell \"RD1_e\[30\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[22\] " "Logic cell \"RD1_e\[22\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[23\] " "Logic cell \"RD1_e\[23\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[24\] " "Logic cell \"RD1_e\[24\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[25\] " "Logic cell \"RD1_e\[25\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[26\] " "Logic cell \"RD1_e\[26\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[27\] " "Logic cell \"RD1_e\[27\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[28\] " "Logic cell \"RD1_e\[28\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[2\] " "Logic cell \"RD1_e\[2\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[1\] " "Logic cell \"RD1_e\[1\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[0\] " "Logic cell \"RD1_e\[0\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[8\] " "Logic cell \"RD1_e\[8\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[9\] " "Logic cell \"RD1_e\[9\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[6\] " "Logic cell \"RD1_e\[6\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[7\] " "Logic cell \"RD1_e\[7\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[4\] " "Logic cell \"RD1_e\[4\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[5\] " "Logic cell \"RD1_e\[5\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[20\] " "Logic cell \"RD1_e\[20\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[21\] " "Logic cell \"RD1_e\[21\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[18\] " "Logic cell \"RD1_e\[18\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[19\] " "Logic cell \"RD1_e\[19\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[16\] " "Logic cell \"RD1_e\[16\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[17\] " "Logic cell \"RD1_e\[17\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[14\] " "Logic cell \"RD1_e\[14\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[15\] " "Logic cell \"RD1_e\[15\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[12\] " "Logic cell \"RD1_e\[12\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[13\] " "Logic cell \"RD1_e\[13\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[10\] " "Logic cell \"RD1_e\[10\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD1_e\[11\] " "Logic cell \"RD1_e\[11\]\"" {  } { { "MIPS_pipeline.v" "RD1_e\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 91 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALUControl_wire_e\[2\] " "Logic cell \"ALUControl_wire_e\[2\]\"" {  } { { "MIPS_pipeline.v" "ALUControl_wire_e\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 240 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "ALUControl_wire_e\[3\] " "Logic cell \"ALUControl_wire_e\[3\]\"" {  } { { "MIPS_pipeline.v" "ALUControl_wire_e\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 240 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_e\[0\] " "Logic cell \"shamt_wire_e\[0\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_e\[1\] " "Logic cell \"shamt_wire_e\[1\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_e\[2\] " "Logic cell \"shamt_wire_e\[2\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_e\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_e\[3\] " "Logic cell \"shamt_wire_e\[3\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_e\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_e\[4\] " "Logic cell \"shamt_wire_e\[4\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_e\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 88 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[0\] " "Logic cell \"translated_addr_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[2\] " "Logic cell \"translated_addr_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[1\] " "Logic cell \"translated_addr_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[4\] " "Logic cell \"translated_addr_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[5\] " "Logic cell \"translated_addr_wire\[5\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[7\] " "Logic cell \"translated_addr_wire\[7\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[6\] " "Logic cell \"translated_addr_wire\[6\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "translated_addr_wire\[3\] " "Logic cell \"translated_addr_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "translated_addr_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 41 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rt_wire\[4\] " "Logic cell \"rt_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "rt_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rt_wire\[2\] " "Logic cell \"rt_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "rt_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rt_wire\[3\] " "Logic cell \"rt_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "rt_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rt_wire\[0\] " "Logic cell \"rt_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "rt_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rt_wire\[1\] " "Logic cell \"rt_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "rt_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 60 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[3\] " "Logic cell \"sign_extended_out_e\[3\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sel_muxALU_srcB_e " "Logic cell \"sel_muxALU_srcB_e\"" {  } { { "MIPS_pipeline.v" "sel_muxALU_srcB_e" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 242 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[29\] " "Logic cell \"sign_extended_out_e\[29\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[29\] " "Logic cell \"RD2_e\[29\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[31\] " "Logic cell \"sign_extended_out_e\[31\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[31\] " "Logic cell \"RD2_e\[31\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[30\] " "Logic cell \"sign_extended_out_e\[30\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[30\] " "Logic cell \"RD2_e\[30\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[22\] " "Logic cell \"sign_extended_out_e\[22\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[22\] " "Logic cell \"RD2_e\[22\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[23\] " "Logic cell \"sign_extended_out_e\[23\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[23\] " "Logic cell \"RD2_e\[23\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[24\] " "Logic cell \"sign_extended_out_e\[24\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[24\] " "Logic cell \"RD2_e\[24\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[25\] " "Logic cell \"sign_extended_out_e\[25\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[25\] " "Logic cell \"RD2_e\[25\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[26\] " "Logic cell \"sign_extended_out_e\[26\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[26\] " "Logic cell \"RD2_e\[26\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[27\] " "Logic cell \"sign_extended_out_e\[27\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[27\] " "Logic cell \"RD2_e\[27\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[28\] " "Logic cell \"sign_extended_out_e\[28\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[28\] " "Logic cell \"RD2_e\[28\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[2\] " "Logic cell \"sign_extended_out_e\[2\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[1\] " "Logic cell \"sign_extended_out_e\[1\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[0\] " "Logic cell \"sign_extended_out_e\[0\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[8\] " "Logic cell \"sign_extended_out_e\[8\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[8\] " "Logic cell \"RD2_e\[8\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[9\] " "Logic cell \"sign_extended_out_e\[9\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[9\] " "Logic cell \"RD2_e\[9\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[6\] " "Logic cell \"sign_extended_out_e\[6\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[7\] " "Logic cell \"sign_extended_out_e\[7\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[4\] " "Logic cell \"sign_extended_out_e\[4\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[5\] " "Logic cell \"sign_extended_out_e\[5\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[20\] " "Logic cell \"sign_extended_out_e\[20\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[20\] " "Logic cell \"RD2_e\[20\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[21\] " "Logic cell \"sign_extended_out_e\[21\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[21\] " "Logic cell \"RD2_e\[21\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[18\] " "Logic cell \"sign_extended_out_e\[18\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[18\] " "Logic cell \"RD2_e\[18\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[19\] " "Logic cell \"sign_extended_out_e\[19\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[19\] " "Logic cell \"RD2_e\[19\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[16\] " "Logic cell \"sign_extended_out_e\[16\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[16\] " "Logic cell \"RD2_e\[16\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[17\] " "Logic cell \"sign_extended_out_e\[17\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[17\] " "Logic cell \"RD2_e\[17\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[14\] " "Logic cell \"sign_extended_out_e\[14\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[14\] " "Logic cell \"RD2_e\[14\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[15\] " "Logic cell \"sign_extended_out_e\[15\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[15\] " "Logic cell \"RD2_e\[15\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[12\] " "Logic cell \"sign_extended_out_e\[12\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[12\] " "Logic cell \"RD2_e\[12\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[13\] " "Logic cell \"sign_extended_out_e\[13\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[13\] " "Logic cell \"RD2_e\[13\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[10\] " "Logic cell \"sign_extended_out_e\[10\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[10\] " "Logic cell \"RD2_e\[10\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_e\[11\] " "Logic cell \"sign_extended_out_e\[11\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_e\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 95 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_e\[11\] " "Logic cell \"RD2_e\[11\]\"" {  } { { "MIPS_pipeline.v" "RD2_e\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 92 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[2\] " "Logic cell \"PC_current_f\[2\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[4\] " "Logic cell \"PC_current_f\[4\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[3\] " "Logic cell \"PC_current_f\[3\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[6\] " "Logic cell \"PC_current_f\[6\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[7\] " "Logic cell \"PC_current_f\[7\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[9\] " "Logic cell \"PC_current_f\[9\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[8\] " "Logic cell \"PC_current_f\[8\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[5\] " "Logic cell \"PC_current_f\[5\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[29\] " "Logic cell \"RD2_m\[29\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[30\] " "Logic cell \"RD2_m\[30\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[31\] " "Logic cell \"RD2_m\[31\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[20\] " "Logic cell \"Instruction_fetched_d\[20\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_w\[4\] " "Logic cell \"mux_A3out_w\[4\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_w\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 208 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_w\[3\] " "Logic cell \"mux_A3out_w\[3\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_w\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 208 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_w\[2\] " "Logic cell \"mux_A3out_w\[2\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_w\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 208 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_w\[1\] " "Logic cell \"mux_A3out_w\[1\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_w\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 208 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_w\[0\] " "Logic cell \"mux_A3out_w\[0\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_w\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 208 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[18\] " "Logic cell \"Instruction_fetched_d\[18\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[19\] " "Logic cell \"Instruction_fetched_d\[19\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[16\] " "Logic cell \"Instruction_fetched_d\[16\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[17\] " "Logic cell \"Instruction_fetched_d\[17\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_d\[0\] " "Logic cell \"shamt_wire_d\[0\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_d\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_d\[1\] " "Logic cell \"shamt_wire_d\[1\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_d\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_d\[2\] " "Logic cell \"shamt_wire_d\[2\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_d\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_d\[3\] " "Logic cell \"shamt_wire_d\[3\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_d\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shamt_wire_d\[4\] " "Logic cell \"shamt_wire_d\[4\]\"" {  } { { "MIPS_pipeline.v" "shamt_wire_d\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 62 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[25\] " "Logic cell \"RD2_m\[25\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[26\] " "Logic cell \"RD2_m\[26\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[27\] " "Logic cell \"RD2_m\[27\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[28\] " "Logic cell \"RD2_m\[28\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[0\] " "Logic cell \"demux_aluout_0_w\[0\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[0\] " "Logic cell \"UART_Data_w\[0\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[0\] " "Logic cell \"Data_RAM_w\[0\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "MemtoReg_wire_w\[1\] " "Logic cell \"MemtoReg_wire_w\[1\]\"" {  } { { "MIPS_pipeline.v" "MemtoReg_wire_w\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "MemtoReg_wire_w\[0\] " "Logic cell \"MemtoReg_wire_w\[0\]\"" {  } { { "MIPS_pipeline.v" "MemtoReg_wire_w\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 236 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[3\] " "Logic cell \"sign_extended_out_d\[3\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rs_wire\[4\] " "Logic cell \"rs_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "rs_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rs_wire\[2\] " "Logic cell \"rs_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "rs_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rs_wire\[3\] " "Logic cell \"rs_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "rs_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rs_wire\[0\] " "Logic cell \"rs_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "rs_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rs_wire\[1\] " "Logic cell \"rs_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "rs_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 59 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[29\] " "Logic cell \"sign_extended_out_d\[29\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[31\] " "Logic cell \"sign_extended_out_d\[31\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[30\] " "Logic cell \"sign_extended_out_d\[30\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[22\] " "Logic cell \"sign_extended_out_d\[22\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[23\] " "Logic cell \"sign_extended_out_d\[23\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[24\] " "Logic cell \"sign_extended_out_d\[24\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[25\] " "Logic cell \"sign_extended_out_d\[25\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[26\] " "Logic cell \"sign_extended_out_d\[26\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[27\] " "Logic cell \"sign_extended_out_d\[27\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[28\] " "Logic cell \"sign_extended_out_d\[28\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[2\] " "Logic cell \"sign_extended_out_d\[2\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[1\] " "Logic cell \"sign_extended_out_d\[1\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[0\] " "Logic cell \"sign_extended_out_d\[0\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[8\] " "Logic cell \"sign_extended_out_d\[8\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[9\] " "Logic cell \"sign_extended_out_d\[9\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[6\] " "Logic cell \"sign_extended_out_d\[6\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[7\] " "Logic cell \"sign_extended_out_d\[7\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[4\] " "Logic cell \"sign_extended_out_d\[4\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[5\] " "Logic cell \"sign_extended_out_d\[5\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[20\] " "Logic cell \"sign_extended_out_d\[20\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[21\] " "Logic cell \"sign_extended_out_d\[21\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[18\] " "Logic cell \"sign_extended_out_d\[18\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[19\] " "Logic cell \"sign_extended_out_d\[19\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[16\] " "Logic cell \"sign_extended_out_d\[16\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[17\] " "Logic cell \"sign_extended_out_d\[17\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[14\] " "Logic cell \"sign_extended_out_d\[14\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[15\] " "Logic cell \"sign_extended_out_d\[15\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[12\] " "Logic cell \"sign_extended_out_d\[12\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[13\] " "Logic cell \"sign_extended_out_d\[13\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[10\] " "Logic cell \"sign_extended_out_d\[10\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "sign_extended_out_d\[11\] " "Logic cell \"sign_extended_out_d\[11\]\"" {  } { { "MIPS_pipeline.v" "sign_extended_out_d\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 75 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[6\] " "Logic cell \"Instruction_fetched_d\[6\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[7\] " "Logic cell \"Instruction_fetched_d\[7\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[8\] " "Logic cell \"Instruction_fetched_d\[8\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[9\] " "Logic cell \"Instruction_fetched_d\[9\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[10\] " "Logic cell \"Instruction_fetched_d\[10\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[1\] " "Logic cell \"Data_RAM_w\[1\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[1\] " "Logic cell \"UART_Data_w\[1\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[1\] " "Logic cell \"demux_aluout_0_w\[1\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[2\] " "Logic cell \"Data_RAM_w\[2\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[2\] " "Logic cell \"UART_Data_w\[2\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[2\] " "Logic cell \"demux_aluout_0_w\[2\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[3\] " "Logic cell \"Data_RAM_w\[3\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[3\] " "Logic cell \"UART_Data_w\[3\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[3\] " "Logic cell \"demux_aluout_0_w\[3\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[4\] " "Logic cell \"Data_RAM_w\[4\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[4\] " "Logic cell \"UART_Data_w\[4\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[4\] " "Logic cell \"demux_aluout_0_w\[4\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[5\] " "Logic cell \"Data_RAM_w\[5\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[5\] " "Logic cell \"UART_Data_w\[5\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[5\] " "Logic cell \"demux_aluout_0_w\[5\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[6\] " "Logic cell \"Data_RAM_w\[6\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[6\] " "Logic cell \"UART_Data_w\[6\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[6\] " "Logic cell \"demux_aluout_0_w\[6\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[7\] " "Logic cell \"Data_RAM_w\[7\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[7\] " "Logic cell \"UART_Data_w\[7\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[7\] " "Logic cell \"demux_aluout_0_w\[7\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[21\] " "Logic cell \"RD2_m\[21\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[22\] " "Logic cell \"RD2_m\[22\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[23\] " "Logic cell \"RD2_m\[23\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[24\] " "Logic cell \"RD2_m\[24\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_m\[4\] " "Logic cell \"mux_A3out_m\[4\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_m\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_m\[3\] " "Logic cell \"mux_A3out_m\[3\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_m\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_m\[2\] " "Logic cell \"mux_A3out_m\[2\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_m\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_m\[1\] " "Logic cell \"mux_A3out_m\[1\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_m\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_m\[0\] " "Logic cell \"mux_A3out_m\[0\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_m\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 123 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[3\] " "Logic cell \"immediate_data_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[25\] " "Logic cell \"Instruction_fetched_d\[25\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[23\] " "Logic cell \"Instruction_fetched_d\[23\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[24\] " "Logic cell \"Instruction_fetched_d\[24\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[21\] " "Logic cell \"Instruction_fetched_d\[21\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[22\] " "Logic cell \"Instruction_fetched_d\[22\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[15\] " "Logic cell \"immediate_data_wire\[15\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[2\] " "Logic cell \"immediate_data_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[1\] " "Logic cell \"immediate_data_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[0\] " "Logic cell \"immediate_data_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[8\] " "Logic cell \"immediate_data_wire\[8\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[9\] " "Logic cell \"immediate_data_wire\[9\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[6\] " "Logic cell \"immediate_data_wire\[6\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[7\] " "Logic cell \"immediate_data_wire\[7\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[4\] " "Logic cell \"immediate_data_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[5\] " "Logic cell \"immediate_data_wire\[5\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[14\] " "Logic cell \"immediate_data_wire\[14\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[12\] " "Logic cell \"immediate_data_wire\[12\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[13\] " "Logic cell \"immediate_data_wire\[13\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[10\] " "Logic cell \"immediate_data_wire\[10\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "immediate_data_wire\[11\] " "Logic cell \"immediate_data_wire\[11\]\"" {  } { { "MIPS_pipeline.v" "immediate_data_wire\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 64 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[17\] " "Logic cell \"RD2_m\[17\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[18\] " "Logic cell \"RD2_m\[18\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[19\] " "Logic cell \"RD2_m\[19\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[20\] " "Logic cell \"RD2_m\[20\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "MemtoReg_wire_m\[1\] " "Logic cell \"MemtoReg_wire_m\[1\]\"" {  } { { "MIPS_pipeline.v" "MemtoReg_wire_m\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 235 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "MemtoReg_wire_m\[0\] " "Logic cell \"MemtoReg_wire_m\[0\]\"" {  } { { "MIPS_pipeline.v" "MemtoReg_wire_m\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 235 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[29\] " "Logic cell \"Data_RAM_w\[29\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[29\] " "Logic cell \"UART_Data_w\[29\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[29\] " "Logic cell \"demux_aluout_0_w\[29\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[15\] " "Logic cell \"Instruction_fetched_d\[15\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[31\] " "Logic cell \"Data_RAM_w\[31\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[31\] " "Logic cell \"UART_Data_w\[31\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[31\] " "Logic cell \"demux_aluout_0_w\[31\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[30\] " "Logic cell \"Data_RAM_w\[30\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[30\] " "Logic cell \"UART_Data_w\[30\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[30\] " "Logic cell \"demux_aluout_0_w\[30\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[22\] " "Logic cell \"Data_RAM_w\[22\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[22\] " "Logic cell \"UART_Data_w\[22\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[22\] " "Logic cell \"demux_aluout_0_w\[22\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[23\] " "Logic cell \"Data_RAM_w\[23\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[23\] " "Logic cell \"UART_Data_w\[23\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[23\] " "Logic cell \"demux_aluout_0_w\[23\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[24\] " "Logic cell \"Data_RAM_w\[24\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[24\] " "Logic cell \"UART_Data_w\[24\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[24\] " "Logic cell \"demux_aluout_0_w\[24\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[25\] " "Logic cell \"Data_RAM_w\[25\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[25\] " "Logic cell \"UART_Data_w\[25\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[25\] " "Logic cell \"demux_aluout_0_w\[25\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[26\] " "Logic cell \"Data_RAM_w\[26\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[26\] " "Logic cell \"UART_Data_w\[26\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[26\] " "Logic cell \"demux_aluout_0_w\[26\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[27\] " "Logic cell \"Data_RAM_w\[27\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[27\] " "Logic cell \"UART_Data_w\[27\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[27\] " "Logic cell \"demux_aluout_0_w\[27\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[28\] " "Logic cell \"Data_RAM_w\[28\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[28\] " "Logic cell \"UART_Data_w\[28\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[28\] " "Logic cell \"demux_aluout_0_w\[28\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[8\] " "Logic cell \"Data_RAM_w\[8\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[8\] " "Logic cell \"UART_Data_w\[8\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[8\] " "Logic cell \"demux_aluout_0_w\[8\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[9\] " "Logic cell \"Data_RAM_w\[9\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[9\] " "Logic cell \"UART_Data_w\[9\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[9\] " "Logic cell \"demux_aluout_0_w\[9\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[20\] " "Logic cell \"Data_RAM_w\[20\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[20\] " "Logic cell \"UART_Data_w\[20\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[20\] " "Logic cell \"demux_aluout_0_w\[20\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[21\] " "Logic cell \"Data_RAM_w\[21\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[21\] " "Logic cell \"UART_Data_w\[21\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[21\] " "Logic cell \"demux_aluout_0_w\[21\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[18\] " "Logic cell \"Data_RAM_w\[18\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[18\] " "Logic cell \"UART_Data_w\[18\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[18\] " "Logic cell \"demux_aluout_0_w\[18\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[19\] " "Logic cell \"Data_RAM_w\[19\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[19\] " "Logic cell \"UART_Data_w\[19\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[19\] " "Logic cell \"demux_aluout_0_w\[19\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[16\] " "Logic cell \"Data_RAM_w\[16\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[16\] " "Logic cell \"UART_Data_w\[16\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[16\] " "Logic cell \"demux_aluout_0_w\[16\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[17\] " "Logic cell \"Data_RAM_w\[17\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[17\] " "Logic cell \"UART_Data_w\[17\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[17\] " "Logic cell \"demux_aluout_0_w\[17\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[14\] " "Logic cell \"Data_RAM_w\[14\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[14\] " "Logic cell \"UART_Data_w\[14\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[14\] " "Logic cell \"demux_aluout_0_w\[14\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[14\] " "Logic cell \"Instruction_fetched_d\[14\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[15\] " "Logic cell \"Data_RAM_w\[15\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[15\] " "Logic cell \"UART_Data_w\[15\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[15\] " "Logic cell \"demux_aluout_0_w\[15\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[12\] " "Logic cell \"Data_RAM_w\[12\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[12\] " "Logic cell \"UART_Data_w\[12\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[12\] " "Logic cell \"demux_aluout_0_w\[12\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[12\] " "Logic cell \"Instruction_fetched_d\[12\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[13\] " "Logic cell \"Data_RAM_w\[13\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[13\] " "Logic cell \"UART_Data_w\[13\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[13\] " "Logic cell \"demux_aluout_0_w\[13\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[13\] " "Logic cell \"Instruction_fetched_d\[13\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[10\] " "Logic cell \"Data_RAM_w\[10\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[10\] " "Logic cell \"UART_Data_w\[10\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[10\] " "Logic cell \"demux_aluout_0_w\[10\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Data_RAM_w\[11\] " "Logic cell \"Data_RAM_w\[11\]\"" {  } { { "MIPS_pipeline.v" "Data_RAM_w\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 214 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "UART_Data_w\[11\] " "Logic cell \"UART_Data_w\[11\]\"" {  } { { "MIPS_pipeline.v" "UART_Data_w\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 197 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "demux_aluout_0_w\[11\] " "Logic cell \"demux_aluout_0_w\[11\]\"" {  } { { "MIPS_pipeline.v" "demux_aluout_0_w\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 156 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "Instruction_fetched_d\[11\] " "Logic cell \"Instruction_fetched_d\[11\]\"" {  } { { "MIPS_pipeline.v" "Instruction_fetched_d\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 54 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[13\] " "Logic cell \"RD2_m\[13\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[14\] " "Logic cell \"RD2_m\[14\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[15\] " "Logic cell \"RD2_m\[15\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[16\] " "Logic cell \"RD2_m\[16\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[0\] " "Logic cell \"RAM_addr_Translated\[0\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[1\] " "Logic cell \"RAM_addr_Translated\[1\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[2\] " "Logic cell \"RAM_addr_Translated\[2\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[3\] " "Logic cell \"RAM_addr_Translated\[3\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[4\] " "Logic cell \"RAM_addr_Translated\[4\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[5\] " "Logic cell \"RAM_addr_Translated\[5\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[6\] " "Logic cell \"RAM_addr_Translated\[6\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RAM_addr_Translated\[7\] " "Logic cell \"RAM_addr_Translated\[7\]\"" {  } { { "MIPS_pipeline.v" "RAM_addr_Translated\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 132 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_e\[4\] " "Logic cell \"mux_A3out_e\[4\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_e\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_e\[3\] " "Logic cell \"mux_A3out_e\[3\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_e\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_e\[2\] " "Logic cell \"mux_A3out_e\[2\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_e\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_e\[1\] " "Logic cell \"mux_A3out_e\[1\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "mux_A3out_e\[0\] " "Logic cell \"mux_A3out_e\[0\]\"" {  } { { "MIPS_pipeline.v" "mux_A3out_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 93 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[2\] " "Logic cell \"shifted2\[2\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[4\] " "Logic cell \"shifted2\[4\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[3\] " "Logic cell \"shifted2\[3\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[6\] " "Logic cell \"shifted2\[6\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[6\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[7\] " "Logic cell \"shifted2\[7\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[7\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[9\] " "Logic cell \"shifted2\[9\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[8\] " "Logic cell \"shifted2\[8\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[5\] " "Logic cell \"shifted2\[5\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[5\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[9\] " "Logic cell \"RD2_m\[9\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[9\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[10\] " "Logic cell \"RD2_m\[10\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[11\] " "Logic cell \"RD2_m\[11\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[12\] " "Logic cell \"RD2_m\[12\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[0\] " "Logic cell \"PC_current_f\[0\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "MemtoReg_wire_e\[1\] " "Logic cell \"MemtoReg_wire_e\[1\]\"" {  } { { "MIPS_pipeline.v" "MemtoReg_wire_e\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "MemtoReg_wire_e\[0\] " "Logic cell \"MemtoReg_wire_e\[0\]\"" {  } { { "MIPS_pipeline.v" "MemtoReg_wire_e\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 234 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[1\] " "Logic cell \"shifted2\[1\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[1\] " "Logic cell \"PC_current_f\[1\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "RD2_m\[8\] " "Logic cell \"RD2_m\[8\]\"" {  } { { "MIPS_pipeline.v" "RD2_m\[8\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 122 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[0\] " "Logic cell \"shifted2\[0\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rd_wire\[4\] " "Logic cell \"rd_wire\[4\]\"" {  } { { "MIPS_pipeline.v" "rd_wire\[4\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rd_wire\[3\] " "Logic cell \"rd_wire\[3\]\"" {  } { { "MIPS_pipeline.v" "rd_wire\[3\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rd_wire\[2\] " "Logic cell \"rd_wire\[2\]\"" {  } { { "MIPS_pipeline.v" "rd_wire\[2\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rd_wire\[1\] " "Logic cell \"rd_wire\[1\]\"" {  } { { "MIPS_pipeline.v" "rd_wire\[1\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "rd_wire\[0\] " "Logic cell \"rd_wire\[0\]\"" {  } { { "MIPS_pipeline.v" "rd_wire\[0\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 61 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[29\] " "Logic cell \"PC_current_f\[29\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[31\] " "Logic cell \"PC_current_f\[31\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[30\] " "Logic cell \"PC_current_f\[30\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[22\] " "Logic cell \"PC_current_f\[22\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[23\] " "Logic cell \"PC_current_f\[23\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[24\] " "Logic cell \"PC_current_f\[24\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[25\] " "Logic cell \"PC_current_f\[25\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[26\] " "Logic cell \"PC_current_f\[26\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[27\] " "Logic cell \"PC_current_f\[27\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[28\] " "Logic cell \"PC_current_f\[28\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[20\] " "Logic cell \"PC_current_f\[20\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[21\] " "Logic cell \"PC_current_f\[21\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[18\] " "Logic cell \"PC_current_f\[18\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[19\] " "Logic cell \"PC_current_f\[19\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[16\] " "Logic cell \"PC_current_f\[16\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[17\] " "Logic cell \"PC_current_f\[17\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[14\] " "Logic cell \"PC_current_f\[14\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[15\] " "Logic cell \"PC_current_f\[15\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[12\] " "Logic cell \"PC_current_f\[12\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[13\] " "Logic cell \"PC_current_f\[13\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[10\] " "Logic cell \"PC_current_f\[10\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "PC_current_f\[11\] " "Logic cell \"PC_current_f\[11\]\"" {  } { { "MIPS_pipeline.v" "PC_current_f\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 32 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[29\] " "Logic cell \"shifted2\[29\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[29\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[31\] " "Logic cell \"shifted2\[31\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[31\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[30\] " "Logic cell \"shifted2\[30\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[30\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[22\] " "Logic cell \"shifted2\[22\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[22\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[23\] " "Logic cell \"shifted2\[23\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[23\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[24\] " "Logic cell \"shifted2\[24\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[24\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[25\] " "Logic cell \"shifted2\[25\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[25\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[26\] " "Logic cell \"shifted2\[26\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[26\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[27\] " "Logic cell \"shifted2\[27\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[27\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[28\] " "Logic cell \"shifted2\[28\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[28\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[20\] " "Logic cell \"shifted2\[20\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[20\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[21\] " "Logic cell \"shifted2\[21\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[21\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[18\] " "Logic cell \"shifted2\[18\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[18\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[19\] " "Logic cell \"shifted2\[19\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[19\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[16\] " "Logic cell \"shifted2\[16\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[16\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[17\] " "Logic cell \"shifted2\[17\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[17\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[14\] " "Logic cell \"shifted2\[14\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[14\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[15\] " "Logic cell \"shifted2\[15\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[15\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[12\] " "Logic cell \"shifted2\[12\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[12\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[13\] " "Logic cell \"shifted2\[13\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[13\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[10\] " "Logic cell \"shifted2\[10\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[10\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""} { "Info" "ISCL_SCL_CELL_NAME" "shifted2\[11\] " "Logic cell \"shifted2\[11\]\"" {  } { { "MIPS_pipeline.v" "shifted2\[11\]" { Text "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/MIPS_pipeline.v" 96 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1557800971985 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1557800971985 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/output_files/MIPS_pipeline.map.smsg " "Generated suppressed messages file /home/n3stor/Documents/ITESO/Master/Microcontroller_Design/Quartus_projects/MIPS_pipeline/output_files/MIPS_pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800972545 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1557800973821 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1557800973821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15090 " "Implemented 15090 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1557800975646 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1557800975646 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15067 " "Implemented 15067 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1557800975646 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1557800975646 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1557800975646 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1079 " "Peak virtual memory: 1079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557800975720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 13 21:29:35 2019 " "Processing ended: Mon May 13 21:29:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557800975720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557800975720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557800975720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557800975720 ""}
