---
layout: ppt
title: VerilogHDL Learning
date: 2022-08-07 17:00:00 +0800
---

<style>
    .tworow {
        display: grid;
        grid-template-rows: 1fr 1fr;
        grid-gap: 2px;
        text-align: center;
    }

    .twocolumn {
        display: grid;
        grid-template-columns: 2fr 1fr;
        grid-gap: 2px;
        text-align: center;
    }
</style>

<div class="reveal">
    <div class="slides">
        <!-- 标题 -->
        <section>
            <h3>20220808 汇报</h3>
            <h5>周镇峰</h5>
        </section>
        <section>
            <ul style="font-size: 32px;">
                <li>七月（数字）
                    <ul>
                        <li style="color:green">学习VerilogHDL语法✅</li>
                        <li style="color:green">学习FPGA✅</li>
                    </ul>
                </li>
                <li>八月（模拟）
                    <ul>
                        <li style="color:green">熟悉流程✅</li>
                        <li style="color:orange">设计bandgap</li>
                    </ul>
                </li>
            </ul>
        </section>
        <section>
            <div class="twocolumn">
                <div class="tworow">
                    <img style="object-fit: cover;max-height: 30vh;"
                        src="images/tang_nano_lcd.png">
                    <img style="object-fit: cover;max-height: 30vh;"
                        src="images/tang_nano.jpg">
                </div>
                <div>
                    <h5>高云GW1NR-9 FPGA</h5>
                    <table style="overflow: auto;height: 50vh; display: block;font-size: 20px;">
                        <thead>
                            <tr>
                                <th>类别</th>
                                <th>数值</th>
                            </tr>
                        </thead>
                        <tbody>
                            <tr>
                                <td>逻辑单元(LUT4)</td>
                                <td>8640</td>
                            </tr>
                            <tr>
                                <td>寄存器(FF)</td>
                                <td>6480</td>
                            </tr>
                            <tr>
                                <td>分布式静态随机存储器 SSRAM(bits)</td>
                                <td>17280</td>
                            </tr>
                            <tr>
                                <td>块状静态随机存储器 B-SRAM(bits)</td>
                                <td>468K</td>
                            </tr>
                            <tr>
                                <td>块状静态随机存储器数目BSRAM（个）</td>
                                <td>26</td>
                            </tr>
                            <tr>
                                <td>用户闪存(bits)</td>
                                <td>608K</td>
                            </tr>
                            <tr>
                                <td>PSRAM(bits)</td>
                                <td>64M</td>
                            </tr>
                            <tr>
                                <td>高性能DSP模块</td>
                                <td>支持9x9,18x18,36x36bit的乘法运算和54bit累加器</td>
                            </tr>
                            <tr>
                                <td>乘法器 (18 x 18 Multiplier)</td>
                                <td>20</td>
                            </tr>
                            <tr>
                                <td>SPI FLASH</td>
                                <td>32M-bit</td>
                            </tr>
                            <tr>
                                <td>灵活的PLL资源</td>
                                <td>2个锁相环（PLLs）</td>
                            </tr>
                        </tbody>
                    </table>
                </div>
            </div>
        </section>
        <section>
            <p>谢谢聆听</p>
          </section>
    </div>
</div>