\BOOKMARK [0][-]{chapter.1}{Introducci\363n}{}% 1
\BOOKMARK [1][-]{section.1.1}{Marco tem\341tico}{chapter.1}% 2
\BOOKMARK [2][-]{subsection.1.1.1}{Esculturas cin\351ticas}{section.1.1}% 3
\BOOKMARK [2][-]{subsection.1.1.2}{Sistemas de iluminaci\363n}{section.1.1}% 4
\BOOKMARK [1][-]{section.1.2}{DMX}{chapter.1}% 5
\BOOKMARK [2][-]{subsection.1.2.1}{Definici\363n e historia}{section.1.2}% 6
\BOOKMARK [2][-]{subsection.1.2.2}{Capa f\355sica}{section.1.2}% 7
\BOOKMARK [2][-]{subsection.1.2.3}{Capa de enlace de datos}{section.1.2}% 8
\BOOKMARK [1][-]{section.1.3}{Updown}{chapter.1}% 9
\BOOKMARK [2][-]{subsection.1.3.1}{Definici\363n}{section.1.3}% 10
\BOOKMARK [2][-]{subsection.1.3.2}{Descripci\363n del sistema}{section.1.3}% 11
\BOOKMARK [2][-]{subsection.1.3.3}{Resumen de entradas y salidas del sistema}{section.1.3}% 12
\BOOKMARK [1][-]{section.1.4}{Justificaci\363n del proyecto}{chapter.1}% 13
\BOOKMARK [1][-]{section.1.5}{Objetivos}{chapter.1}% 14
\BOOKMARK [2][-]{subsection.1.5.1}{REQ-01}{section.1.5}% 15
\BOOKMARK [2][-]{subsection.1.5.2}{REQ-02}{section.1.5}% 16
\BOOKMARK [2][-]{subsection.1.5.3}{REQ-03}{section.1.5}% 17
\BOOKMARK [2][-]{subsection.1.5.4}{REQ-04}{section.1.5}% 18
\BOOKMARK [0][-]{chapter.2}{Dise\361o}{}% 19
\BOOKMARK [1][-]{section.2.1}{Descripci\363n del cap\355tulo}{chapter.2}% 20
\BOOKMARK [1][-]{section.2.2}{REQ-01}{chapter.2}% 21
\BOOKMARK [1][-]{section.2.3}{REQ-02}{chapter.2}% 22
\BOOKMARK [2][-]{subsection.2.3.1}{Esquema de control}{section.2.3}% 23
\BOOKMARK [2][-]{subsection.2.3.2}{Modelo de la planta}{section.2.3}% 24
\BOOKMARK [2][-]{subsection.2.3.3}{Procedimiento para el dise\361o de control}{section.2.3}% 25
\BOOKMARK [2][-]{subsection.2.3.4}{Relaci\363n entre cuentas de encoder y distancia}{section.2.3}% 26
\BOOKMARK [2][-]{subsection.2.3.5}{Velocidad m\341xima}{section.2.3}% 27
\BOOKMARK [1][-]{section.2.4}{REQ-03}{chapter.2}% 28
\BOOKMARK [2][-]{subsection.2.4.1}{Corte de correa}{section.2.4}% 29
\BOOKMARK [2][-]{subsection.2.4.2}{Fin de carrera}{section.2.4}% 30
\BOOKMARK [2][-]{subsection.2.4.3}{P\351rdida de se\361al de DMX}{section.2.4}% 31
\BOOKMARK [1][-]{section.2.5}{REQ-04}{chapter.2}% 32
\BOOKMARK [1][-]{section.2.6}{Firmware del updown}{chapter.2}% 33
\BOOKMARK [2][-]{subsection.2.6.1}{Convenciones}{section.2.6}% 34
\BOOKMARK [2][-]{subsection.2.6.2}{Bibliotecas de bajo nivel}{section.2.6}% 35
\BOOKMARK [2][-]{subsection.2.6.3}{Bibliotecas de alto nivel}{section.2.6}% 36
\BOOKMARK [2][-]{subsection.2.6.4}{Arquitectura en capas de los m\363dulos de firmware}{section.2.6}% 37
\BOOKMARK [0][-]{chapter.3}{Desarrollo}{}% 38
\BOOKMARK [1][-]{section.3.1}{Descripci\363n del cap\355tulo}{chapter.3}% 39
\BOOKMARK [1][-]{section.3.2}{Firmware del updown - Bibliotecas de bajo nivel}{chapter.3}% 40
\BOOKMARK [2][-]{subsection.3.2.1}{DigitalIO}{section.3.2}% 41
\BOOKMARK [2][-]{subsection.3.2.2}{ADC}{section.3.2}% 42
\BOOKMARK [2][-]{subsection.3.2.3}{PWM}{section.3.2}% 43
\BOOKMARK [2][-]{subsection.3.2.4}{EXINT}{section.3.2}% 44
\BOOKMARK [2][-]{subsection.3.2.5}{UART}{section.3.2}% 45
\BOOKMARK [2][-]{subsection.3.2.6}{Tick}{section.3.2}% 46
\BOOKMARK [2][-]{subsection.3.2.7}{SUART}{section.3.2}% 47
\BOOKMARK [1][-]{section.3.3}{Controlador}{chapter.3}% 48
\BOOKMARK [2][-]{subsection.3.3.1}{Relaci\363n entre cuentas de encoder y distancia}{section.3.3}% 49
\BOOKMARK [2][-]{subsection.3.3.2}{Determinaci\363n de la velocidad m\341xima}{section.3.3}% 50
\BOOKMARK [2][-]{subsection.3.3.3}{Obtenci\363n del per\355odo de muestreo}{section.3.3}% 51
\BOOKMARK [2][-]{subsection.3.3.4}{Obtenci\363n del modelo de la planta}{section.3.3}% 52
\BOOKMARK [2][-]{subsection.3.3.5}{Obtenci\363n del controlador}{section.3.3}% 53
\BOOKMARK [2][-]{subsection.3.3.6}{Ajuste de los controladores}{section.3.3}% 54
\BOOKMARK [1][-]{section.3.4}{DIP-switch}{chapter.3}% 55
\BOOKMARK [1][-]{section.3.5}{Firmware del updown - Bibliotecas de alto nivel}{chapter.3}% 56
\BOOKMARK [2][-]{subsection.3.5.1}{Encoder}{section.3.5}% 57
\BOOKMARK [2][-]{subsection.3.5.2}{Gr\372a}{section.3.5}% 58
\BOOKMARK [2][-]{subsection.3.5.3}{Controlador}{section.3.5}% 59
\BOOKMARK [2][-]{subsection.3.5.4}{DIP-switch}{section.3.5}% 60
\BOOKMARK [2][-]{subsection.3.5.5}{DMX}{section.3.5}% 61
\BOOKMARK [1][-]{section.3.6}{Firmware del updown - Capa de Aplicaci\363n}{chapter.3}% 62
\BOOKMARK [2][-]{subsection.3.6.1}{Objetivo}{section.3.6}% 63
\BOOKMARK [2][-]{subsection.3.6.2}{Desarrollo}{section.3.6}% 64
\BOOKMARK [0][-]{chapter.4}{Validaci\363n}{}% 65
\BOOKMARK [1][-]{section.4.1}{An\341lisis}{chapter.4}% 66
\BOOKMARK [1][-]{section.4.2}{Validaci\363n del requerimiento REQ-03}{chapter.4}% 67
\BOOKMARK [2][-]{subsection.4.2.1}{P\351rdida de DMX}{section.4.2}% 68
\BOOKMARK [2][-]{subsection.4.2.2}{Accionamiento indebido del fin de carrera}{section.4.2}% 69
\BOOKMARK [2][-]{subsection.4.2.3}{Corte de cadena}{section.4.2}% 70
\BOOKMARK [1][-]{section.4.3}{Validaci\363n de los requerimientos REQ-01, 02 y 04}{chapter.4}% 71
\BOOKMARK [2][-]{subsection.4.3.1}{Direccionamiento de los equipos}{section.4.3}% 72
\BOOKMARK [2][-]{subsection.4.3.2}{Rutina 1}{section.4.3}% 73
\BOOKMARK [2][-]{subsection.4.3.3}{Rutina 2}{section.4.3}% 74
\BOOKMARK [0][-]{chapter.5}{Conclusiones}{}% 75
\BOOKMARK [1][-]{section.5.1}{Conclusiones}{chapter.5}% 76
\BOOKMARK [1][-]{section.5.2}{Mejoras a futuro}{chapter.5}% 77
