/*
 * (C) Copyright 2006 by OpenMoko, Inc.
 * Author: Harald Welte <laforge@openmoko.org>
 *
 * See file CREDITS for list of people who contributed to this
 * project.
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 */

/*
 * Boot support
 */
#include <common.h>
#include <command.h>
#include <net.h>		/* for print_IPaddr */
#if defined(CONFIG_S3C2410)
#include <s3c2410.h>
#elif defined(CONFIG_S3C2440) || defined(CONFIG_S3C2442)
#include <s3c2440.h>
#endif

DECLARE_GLOBAL_DATA_PTR;

#if defined(CONFIG_CMD_BDI)

#define ARRAY_SIZE(x)           (sizeof(x) / sizeof((x)[0]))
#define MHZ	1000000

static void print_cpu_speed(void)
{
	printf("FCLK = %u MHz, HCLK = %u MHz, PCLK = %u MHz, UCLK = %u MHz\n",
		get_FCLK()/MHZ, get_HCLK()/MHZ, get_PCLK()/MHZ, get_UCLK()/MHZ);
}

struct s3c24x0_pll_speed {
	u_int16_t	mhz;
	u_int32_t	mpllcon;
	u_int32_t	clkdivn;
	u_int32_t	camdivn;
};

#define CLKDIVN_1_1_1	0x00
#define CLKDIVN_1_2_2	0x02
#define CLKDIVN_1_2_4	0x03
#define CLKDIVN_1_4_4	0x04

#if defined(CONFIG_S3C2440) || defined(CONFIG_S3C2442)
#define CLKDIVN_1_4_8	0x05
#define CLKDIVN_1_3_6	0x07
#endif

#if defined(CONFIG_S3C2410)
static const u_int32_t upllcon = ((0x78 << 12) + (0x2 << 4) + 0x3);
static const struct s3c24x0_pll_speed pll_configs[] = {
	{
		.mhz = 50,
		.mpllcon = ((0x5c << 12) + (0x4 << 4) + 0x2),
		.clkdivn = CLKDIVN_1_1_1,
	},
	{
		.mhz = 101,
		.mpllcon = ((0x7f << 12) + (0x2 << 4) + 0x2),
		.clkdivn = CLKDIVN_1_2_2,
	},
	{
		.mhz = 202,
		.mpllcon = ((0x90 << 12) + (0x7 << 4) + 0x0),
		.clkdivn = CLKDIVN_1_2_4,
	},
	{
		.mhz = 266,
		.mpllcon = ((0x7d << 12) + (0x1 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_2_4,
	},
};
#elif defined(CONFIG_S3C2440)
/* from page 7-21 of S3C2440A user's manual Revision 1 */
#if (CONFIG_SYS_CLK_FREQ == 12000000)
static const u_int32_t upllcon = ((0x38 << 12) + (2 << 4) + 2);
static const struct s3c24x0_pll_speed pll_configs[] = {
	{
		.mhz = 200,
		.mpllcon = ((142 << 12) + (7 << 4) + 1),
		.clkdivn = CLKDIVN_1_2_4,
	},
	{
		.mhz = 271,
		.mpllcon = ((0xad << 12) + (0x2 << 4) + 0x2),
		.clkdivn = CLKDIVN_1_2_4,
	},
	{
		.mhz = 304,
		.mpllcon = ((0x7d << 12) + (0x1 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,	/* changed from CLKDIVN_1_3_6 !! */
	},
	{
		.mhz = 405,
		.mpllcon = ((0x7f << 12) + (0x2 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,	/* changed from CLKDIVN_1_3_6 !! */
	},
#ifdef CONFIG_MINI2440_OVERCLOCK
	{
		.mhz = 410,
		.mpllcon = ((163 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 415,
		.mpllcon = ((165 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 420,
		.mpllcon = ((167 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 425,
		.mpllcon = ((169 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 430,
		.mpllcon = ((171 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 434,
		.mpllcon = ((173 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 439,
		.mpllcon = ((175 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 444,
		.mpllcon = ((177 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 451,
		.mpllcon = ((180 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 456,
		.mpllcon = ((182 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 461,
		.mpllcon = ((184 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 466,
		.mpllcon = ((186 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 470,
		.mpllcon = ((188 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 475,
		.mpllcon = ((190 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 480,
		.mpllcon = ((192 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 485,
		.mpllcon = ((194 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 492,
		.mpllcon = ((197 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 499,
		.mpllcon = ((200 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 504,
		.mpllcon = ((202 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 516,
		.mpllcon = ((207 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
	{
		.mhz = 533,
		.mpllcon = ((214 << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_4_8,
	},
#endif /* CONFIG_MINI2440_OVERCLOCK */
#elif (CONFIG_SYS_CLK_FREQ == 16934400)
static const u_int32_t upllcon = ((0x3c << 12) + (2 << 4) + 2);
static const struct s3c24x0_pll_speed pll_configs[] = {
	{
		.mhz = 200,
		.mpllcon = ((181 << 12) + (14 << 4) + 1),
		.clkdivn = CLKDIVN_1_2_4,
	},
	{
		.mhz = 266,
		.mpllcon = ((0x76 << 12) + (0x2 << 4) + 0x2),
		.clkdivn = CLKDIVN_1_2_4,
		.camdivn = 0,
	},
	{
		.mhz = 296,
		.mpllcon = ((0x61 << 12) + (0x1 << 4) + 0x2),
		.clkdivn = CLKDIVN_1_3_6,
		.camdivn = 0,
	},
	{
		.mhz = 399,
		.mpllcon = ((0x6e << 12) + (0x3 << 4) + 0x1),
		.clkdivn = CLKDIVN_1_3_6,
		.camdivn = 0,
	},
#else
#error "clock frequencies != 12MHz / 16.9344MHz not supported"
#endif
};
#elif defined(CONFIG_S3C2442)
#if (CONFIG_SYS_CLK_FREQ == 12000000)
/* The value suggested in the user manual ((80 << 12) + (8 << 4) + 1) leads to
 * 52MHz, i.e. completely wrong */
static const u_int32_t upllcon = ((88 << 12) + (4 << 4) + 2);
static const struct s3c24x0_pll_speed pll_configs[] = {
	{
		.mhz = 200,
		.mpllcon = ((42 << 12) + (1 << 4) + 1),
		.clkdivn = CLKDIVN_1_2_4,
		.camdivn = 0,
	},
	{
		.mhz = 300,
		.mpllcon = ((67 << 12) + (1 << 4) + 1),
		.clkdivn = CLKDIVN_1_3_6,
		.camdivn = 0,
	},
	{
		/* Make sure you are running at 1.4VDDiarm if you use this mode*/
		.mhz = 400,
		.mpllcon = ((42 << 12) + (1 << 4) + 0),
		.clkdivn = CLKDIVN_1_4_8,
		.camdivn = 0,
	},
	{
		/* This is MSP54 specific, as per openmoko calculations */
		/* Make sure you are running at 1.7VDDiarm if you use this mode*/
		.mhz = 500,
		.mpllcon = ((96 << 12) + (3 << 4) + 0),
		.clkdivn = CLKDIVN_1_4_8,
		.camdivn = 0,
	},
#elif (CONFIG_SYS_CLK_FREQ == 16934400)
static const u_int32_t upllcon = ((26 << 12) + (4 << 4) + 1);
static const struct s3c24x0_pll_speed pll_configs[] = {
	{
		.mhz = 296,
		.mpllcon = ((62 << 12) + (1 << 4) + 2),
		.clkdivn = CLKDIVN_1_3_6,
		.camdivn = 0,
	},
	{
		/* Make sure you are running at 1.4VDDiarm if you use this mode*/
		.mhz = 400,
		.mpllcon = ((63 << 12) + (4 << 4) + 0),
		.clkdivn = CLKDIVN_1_4_8,
		.camdivn = 0,
	},
	{
		/* This is MSP54 specific, as per data sheet. */
		/* Make sure you are running at 1.7VDDiarm if you use this mode*/
		.mhz = 500,
		.mpllcon = ((110 << 12) + (2 << 4) + 1),
		.clkdivn = CLKDIVN_1_4_8,
		.camdivn = 0,
	},
#else
#error "clock frequencies != 12MHz / 16.9344MHz not supported"
#endif
};
#else
#error "please define valid pll configurations for your cpu type"
#endif

static void list_cpu_speeds(void)
{
	int i;
	for (i = 0; i < ARRAY_SIZE(pll_configs); i++)
		printf("%u MHz\n", pll_configs[i].mhz);
}

static int reconfig_mpll(u_int16_t mhz)
{
	S3C24X0_CLOCK_POWER * const clk_power = S3C24X0_GetBase_CLOCK_POWER();
	int i;

	for (i = 0; i < ARRAY_SIZE(pll_configs); i++) {
		if (pll_configs[i].mhz == mhz) {
#if defined(CONFIG_S3C2440)
			clk_power->CAMDIVN &= ~0x30;
			clk_power->CAMDIVN |= pll_configs[i].camdivn;
#endif
			/* to reduce PLL lock time, adjust the LOCKTIME register */
			clk_power->LOCKTIME = 0xFFFFFF;

			/* configure MPLL */
			clk_power->MPLLCON = pll_configs[i].mpllcon;
			clk_power->UPLLCON = upllcon;
			clk_power->CLKDIVN = pll_configs[i].clkdivn;

			/* If we changed the speed, we need to re-configure
			 * the serial baud rate generator */
			serial_setbrg();
			return 0;
		}
	}
	return -1;
}

#include <linux/mtd/nand.h>
#define nand_select()	(NFCONT &= ~(1 << 1))
#define nand_deselect()	(NFCONT |= (1 << 1))
#define nand_clear_RnB()	(NFSTAT |= (1 << 2))

static unsigned short nand_read_id()
{
	unsigned short res = 0;

	nand_select();
	nand_clear_RnB();
	
	NFCMD = NAND_CMD_READID;
	NFADDR = 0;
	res = NFDATA8;
	res = (res << 8) | NFDATA8;
	nand_deselect();
	
	return res;
}

int do_s3c24xx ( cmd_tbl_t *cmdtp, int flag, int argc, char *argv[])
{
	if (!strcmp(argv[1], "speed")) {
		if (argc < 2)
			goto out_help;
		if (!strcmp(argv[2], "get"))
			print_cpu_speed();
		else if (!strcmp(argv[2], "list"))
			list_cpu_speeds();
		else if (!strcmp(argv[2], "set")) {
			unsigned long mhz;
			if (argc < 3)
				goto out_help;

			mhz = simple_strtoul(argv[3], NULL, 10);

			if (reconfig_mpll(mhz) < 0)
				printf("error, speed %uMHz unknown\n", mhz);
			else
				print_cpu_speed();
		} else
			goto out_help;
	} else if (!strcmp(argv[1], "probe")) {
		unsigned short * nid = (unsigned short *)0x31fffff0;
		printf("NAND id: 0x%04x, probed at boot: 0x%04x\n", nand_read_id(), *nid);
		
	} else {
out_help:
		printf("Usage:\n%s\n", cmdtp->usage);
		return 1;
	}

	return 0;
}

/* -------------------------------------------------------------------- */


U_BOOT_CMD(
	s3c24xx,	4,	1,	do_s3c24xx,
	"s3c24xx - SoC  specific commands\n",
	"speed get - display current PLL speed config\n"
	"s3c24xx speed list - display supporte PLL speed configs\n"
	"s3c24xx speed set - set PLL speed\n"
	"s3c24xx probe - probe autodetectable hardware bits\n"
);

#endif
