INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.srcs/sources_1/new/ClockDivider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDivider
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jaredmoulton/Programming/Vivado/ClockDivider/ClockDivider.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
