Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Nov  9 16:09:33 2019
| Host         : DESKTOP-1OT66UM running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.556        0.000                      0                12396        0.042        0.000                      0                12396        4.020        0.000                       0                  4420  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.556        0.000                      0                12396        0.042        0.000                      0                12396        4.020        0.000                       0                  4420  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.088ns  (logic 3.212ns (35.344%)  route 5.876ns (64.656%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.834     8.117    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_30_2
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.124     8.241 f  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_35/O
                         net (fo=3, routed)           0.326     8.567    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_35_n_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.691 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.626     9.317    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X54Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.441 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.441    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.817 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.817    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.036 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[0]
                         net (fo=1, routed)           0.722    10.758    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_11
    SLICE_X54Y100        LUT6 (Prop_lut6_I3_O)        0.295    11.053 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[4]_i_20/O
                         net (fo=1, routed)           0.000    11.053    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[4]_i_20_n_0
    SLICE_X54Y100        MUXF7 (Prop_muxf7_I0_O)      0.241    11.294 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_10/O
                         net (fo=1, routed)           0.000    11.294    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_10_n_0
    SLICE_X54Y100        MUXF8 (Prop_muxf8_I0_O)      0.098    11.392 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5/O
                         net (fo=1, routed)           0.501    11.893    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]_i_5_n_0
    SLICE_X54Y98         LUT6 (Prop_lut6_I5_O)        0.319    12.212 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000    12.212    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[4]
    SLICE_X54Y98         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.537    12.716    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y98         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X54Y98         FDRE (Setup_fdre_C_D)        0.077    12.768    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         12.768    
                         arrival time                         -12.212    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.778ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.158ns  (logic 2.959ns (32.310%)  route 6.199ns (67.690%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.959     8.242    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_38/O
                         net (fo=4, routed)           0.446     8.812    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_2
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.936 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27/O
                         net (fo=1, routed)           0.612     9.548    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.068 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.068    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.185 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/CO[3]
                         net (fo=1, routed)           0.869    11.054    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_12
    SLICE_X56Y107        LUT6 (Prop_lut6_I3_O)        0.124    11.178 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[11]_i_20/O
                         net (fo=1, routed)           0.000    11.178    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[11]_i_20_n_0
    SLICE_X56Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    11.416 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_10/O
                         net (fo=1, routed)           0.000    11.416    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_10_n_0
    SLICE_X56Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    11.520 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_5/O
                         net (fo=1, routed)           0.446    11.966    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]_i_5_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I5_O)        0.316    12.282 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    12.282    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[11]
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.709    12.888    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)        0.079    13.060    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -12.282    
  -------------------------------------------------------------------
                         slack                                  0.778    

Slack (MET) :             0.797ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.136ns  (logic 3.258ns (35.659%)  route 5.878ns (64.341%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.959     8.242    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_38/O
                         net (fo=4, routed)           0.446     8.812    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_2
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.936 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27/O
                         net (fo=1, routed)           0.612     9.548    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.068 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.068    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.307 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/O[2]
                         net (fo=1, routed)           0.574    10.881    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_13
    SLICE_X54Y108        LUT6 (Prop_lut6_I3_O)        0.301    11.182 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[10]_i_20/O
                         net (fo=1, routed)           0.000    11.182    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[10]_i_20_n_0
    SLICE_X54Y108        MUXF7 (Prop_muxf7_I0_O)      0.241    11.423 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_10/O
                         net (fo=1, routed)           0.000    11.423    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_10_n_0
    SLICE_X54Y108        MUXF8 (Prop_muxf8_I0_O)      0.098    11.521 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_5/O
                         net (fo=1, routed)           0.420    11.941    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]_i_5_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I5_O)        0.319    12.260 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000    12.260    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[10]
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.709    12.888    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)        0.077    13.058    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         13.058    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  0.797    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.019ns  (logic 3.327ns (36.887%)  route 5.692ns (63.113%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.834     8.117    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_30_2
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.124     8.241 f  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_35/O
                         net (fo=3, routed)           0.326     8.567    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_35_n_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.691 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.626     9.317    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X54Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.441 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.441    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.817 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/CO[3]
                         net (fo=1, routed)           0.000     9.817    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.140 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[1]
                         net (fo=1, routed)           0.584    10.724    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_10
    SLICE_X56Y103        LUT6 (Prop_lut6_I3_O)        0.306    11.030 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[5]_i_20/O
                         net (fo=1, routed)           0.000    11.030    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[5]_i_20_n_0
    SLICE_X56Y103        MUXF7 (Prop_muxf7_I0_O)      0.238    11.268 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    11.268    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_10_n_0
    SLICE_X56Y103        MUXF8 (Prop_muxf8_I0_O)      0.104    11.372 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_5/O
                         net (fo=1, routed)           0.455    11.827    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.316    12.143 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    12.143    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[5]
    SLICE_X55Y101        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.711    12.890    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y101        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.029    13.012    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.934ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.002ns  (logic 3.232ns (35.904%)  route 5.770ns (64.096%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.959     8.242    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_38/O
                         net (fo=4, routed)           0.446     8.812    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_2
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.936 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27/O
                         net (fo=1, routed)           0.612     9.548    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.068 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.068    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.287 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/O[0]
                         net (fo=1, routed)           0.580    10.867    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_15
    SLICE_X55Y106        LUT6 (Prop_lut6_I3_O)        0.295    11.162 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[8]_i_20/O
                         net (fo=1, routed)           0.000    11.162    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[8]_i_20_n_0
    SLICE_X55Y106        MUXF7 (Prop_muxf7_I0_O)      0.238    11.400 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_10/O
                         net (fo=1, routed)           0.000    11.400    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_10_n_0
    SLICE_X55Y106        MUXF8 (Prop_muxf8_I0_O)      0.104    11.504 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_5/O
                         net (fo=1, routed)           0.306    11.810    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]_i_5_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I5_O)        0.316    12.126 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000    12.126    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[8]
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.709    12.888    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)        0.079    13.060    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.060    
                         arrival time                         -12.126    
  -------------------------------------------------------------------
                         slack                                  0.934    

Slack (MET) :             0.944ns  (required time - arrival time)
  Source:                 design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.628ns  (logic 3.763ns (43.611%)  route 4.865ns (56.389%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.350ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.844     3.138    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y102        FDRE                                         r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/slv_reg0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y102        FDRE (Prop_fdre_C_Q)         0.456     3.594 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q
                         net (fo=20, routed)          1.053     4.647    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/Q[4]
    SLICE_X39Y103        LUT6 (Prop_lut6_I3_O)        0.124     4.771 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__0_carry__0_i_3/O
                         net (fo=2, routed)           0.494     5.265    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__0_carry__0_i_3_n_0
    SLICE_X40Y103        LUT6 (Prop_lut6_I0_O)        0.124     5.389 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__0_carry__0_i_7/O
                         net (fo=1, routed)           0.000     5.389    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__0_carry__0_i_7_n_0
    SLICE_X40Y103        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     6.029 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__0_carry__0/O[3]
                         net (fo=3, routed)           0.779     6.808    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__0_carry__0_n_4
    SLICE_X39Y99         LUT3 (Prop_lut3_I0_O)        0.306     7.114 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__86_carry__0_i_3/O
                         net (fo=1, routed)           0.524     7.638    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__86_carry__0_i_3_n_0
    SLICE_X38Y101        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547     8.185 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0__86_carry__0/O[2]
                         net (fo=4, routed)           0.471     8.655    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/sum0[9]
    SLICE_X41Y102        LUT6 (Prop_lut6_I5_O)        0.301     8.956 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/i__carry_i_3/O
                         net (fo=1, routed)           0.342     9.299    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/i__carry_i_3_n_0
    SLICE_X36Y102        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     9.819 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/OF1_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     9.819    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/OF1_inferred__0/i__carry_n_0
    SLICE_X36Y103        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    10.073 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/OF1_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.706    10.779    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/OF1_inferred__0/i__carry__0_n_3
    SLICE_X38Y99         LUT4 (Prop_lut4_I1_O)        0.367    11.146 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/axi_rdata[0]_i_4/O
                         net (fo=1, routed)           0.496    11.642    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/axi_rdata[0]_i_4_n_0
    SLICE_X38Y99         LUT6 (Prop_lut6_I4_O)        0.124    11.766 r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/alu/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    11.766    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X38Y99         FDRE                                         r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.480    12.659    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.129    12.788    
                         clock uncertainty           -0.154    12.634    
    SLICE_X38Y99         FDRE (Setup_fdre_C_D)        0.077    12.711    design_1_i/ALU_0/inst/ALU_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -11.766    
  -------------------------------------------------------------------
                         slack                                  0.944    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.993ns  (logic 3.347ns (37.217%)  route 5.646ns (62.783%))
  Logic Levels:           11  (CARRY4=2 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.888ns = ( 12.888 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.959     8.242    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_38/O
                         net (fo=4, routed)           0.446     8.812    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_2
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.936 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27/O
                         net (fo=1, routed)           0.612     9.548    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.068 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/CO[3]
                         net (fo=1, routed)           0.000    10.068    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_n_0
    SLICE_X54Y106        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.391 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[11]_i_24/O[1]
                         net (fo=1, routed)           0.407    10.798    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_14
    SLICE_X55Y107        LUT6 (Prop_lut6_I3_O)        0.306    11.104 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[9]_i_20/O
                         net (fo=1, routed)           0.000    11.104    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[9]_i_20_n_0
    SLICE_X55Y107        MUXF7 (Prop_muxf7_I0_O)      0.238    11.342 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_10/O
                         net (fo=1, routed)           0.000    11.342    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_10_n_0
    SLICE_X55Y107        MUXF8 (Prop_muxf8_I0_O)      0.104    11.446 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_5/O
                         net (fo=1, routed)           0.355    11.801    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_5_n_0
    SLICE_X54Y107        LUT6 (Prop_lut6_I5_O)        0.316    12.117 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000    12.117    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[9]
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.709    12.888    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.247    13.135    
                         clock uncertainty           -0.154    12.981    
    SLICE_X54Y107        FDRE (Setup_fdre_C_D)        0.081    13.062    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         13.062    
                         arrival time                         -12.117    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.945ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.701ns  (logic 2.884ns (33.144%)  route 5.817ns (66.856%))
  Logic Levels:           11  (CARRY4=1 LUT3=1 LUT5=3 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.715ns = ( 12.715 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.834     8.117    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_30_2
    SLICE_X55Y104        LUT5 (Prop_lut5_I1_O)        0.124     8.241 f  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_35/O
                         net (fo=3, routed)           0.326     8.567    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_35_n_0
    SLICE_X56Y104        LUT5 (Prop_lut5_I4_O)        0.124     8.691 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25/O
                         net (fo=2, routed)           0.626     9.317    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_25_n_0
    SLICE_X54Y104        LUT6 (Prop_lut6_I0_O)        0.124     9.441 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29/O
                         net (fo=1, routed)           0.000     9.441    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[3]_i_29_n_0
    SLICE_X54Y104        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     9.696 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[3]_i_24/O[3]
                         net (fo=1, routed)           0.513    10.209    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_4
    SLICE_X58Y101        LUT6 (Prop_lut6_I3_O)        0.307    10.516 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_20/O
                         net (fo=1, routed)           0.000    10.516    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_20_n_0
    SLICE_X58Y101        MUXF7 (Prop_muxf7_I0_O)      0.241    10.757 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_10/O
                         net (fo=1, routed)           0.000    10.757    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_10_n_0
    SLICE_X58Y101        MUXF8 (Prop_muxf8_I0_O)      0.098    10.855 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_5/O
                         net (fo=1, routed)           0.651    11.506    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]_i_5_n_0
    SLICE_X54Y96         LUT6 (Prop_lut6_I5_O)        0.319    11.825 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000    11.825    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[3]
    SLICE_X54Y96         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.536    12.715    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y96         FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.129    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X54Y96         FDRE (Setup_fdre_C_D)        0.081    12.771    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         12.771    
                         arrival time                         -11.825    
  -------------------------------------------------------------------
                         slack                                  0.945    

Slack (MET) :             0.980ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 3.115ns (34.963%)  route 5.795ns (65.037%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.959     8.242    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_38/O
                         net (fo=4, routed)           0.446     8.812    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_2
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.936 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27/O
                         net (fo=1, routed)           0.612     9.548    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.610    10.158 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[3]
                         net (fo=1, routed)           0.474    10.632    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_8
    SLICE_X56Y102        LUT6 (Prop_lut6_I3_O)        0.307    10.939 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_20/O
                         net (fo=1, routed)           0.000    10.939    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_20_n_0
    SLICE_X56Y102        MUXF7 (Prop_muxf7_I0_O)      0.238    11.177 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_10/O
                         net (fo=1, routed)           0.000    11.177    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_10_n_0
    SLICE_X56Y102        MUXF8 (Prop_muxf8_I0_O)      0.104    11.281 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_5/O
                         net (fo=1, routed)           0.437    11.718    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.316    12.034 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000    12.034    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[7]
    SLICE_X55Y101        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.711    12.890    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y101        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.031    13.014    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.034    
  -------------------------------------------------------------------
                         slack                                  0.980    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.876ns  (logic 3.046ns (34.318%)  route 5.830ns (65.682%))
  Logic Levels:           10  (CARRY4=1 LUT3=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.890ns = ( 12.890 - 10.000 ) 
    Source Clock Delay      (SCD):    3.124ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.830     3.124    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y107        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y107        FDRE (Prop_fdre_C_Q)         0.456     3.580 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q
                         net (fo=13, routed)          0.690     4.270    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[20]
    SLICE_X51Y107        LUT3 (Prop_lut3_I0_O)        0.150     4.420 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83/O
                         net (fo=5, routed)           1.045     5.465    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_83_n_0
    SLICE_X51Y106        LUT5 (Prop_lut5_I0_O)        0.354     5.819 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39/O
                         net (fo=3, routed)           1.132     6.951    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[3]_i_39_n_0
    SLICE_X54Y103        LUT6 (Prop_lut6_I3_O)        0.332     7.283 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53/O
                         net (fo=4, routed)           0.959     8.242    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_53_n_0
    SLICE_X56Y105        LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[7]_i_38/O
                         net (fo=4, routed)           0.446     8.812    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24_2
    SLICE_X55Y105        LUT5 (Prop_lut5_I0_O)        0.124     8.936 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27/O
                         net (fo=1, routed)           0.612     9.548    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata[7]_i_27_n_0
    SLICE_X54Y105        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    10.095 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i/axi_rdata_reg[7]_i_24/O[2]
                         net (fo=1, routed)           0.602    10.697    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/hash_i_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I3_O)        0.301    10.998 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[6]_i_20/O
                         net (fo=1, routed)           0.000    10.998    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[6]_i_20_n_0
    SLICE_X54Y101        MUXF7 (Prop_muxf7_I0_O)      0.241    11.239 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_10/O
                         net (fo=1, routed)           0.000    11.239    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_10_n_0
    SLICE_X54Y101        MUXF8 (Prop_muxf8_I0_O)      0.098    11.337 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_5/O
                         net (fo=1, routed)           0.344    11.681    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]_i_5_n_0
    SLICE_X55Y101        LUT6 (Prop_lut6_I5_O)        0.319    12.000 r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000    12.000    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/reg_data_out__0[6]
    SLICE_X55Y101        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        1.711    12.890    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y101        FDRE                                         r  design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.247    13.137    
                         clock uncertainty           -0.154    12.983    
    SLICE_X55Y101        FDRE (Setup_fdre_C_D)        0.031    13.014    design_1_i/prog4_hash_0/inst/prog4_hash_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         13.014    
                         arrival time                         -12.000    
  -------------------------------------------------------------------
                         slack                                  1.014    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.115%)  route 0.152ns (51.885%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[54]/Q
                         net (fo=1, routed)           0.152     1.288    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[24]
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X28Y99         FDRE (Hold_fdre_C_D)         0.070     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.788%)  route 0.142ns (43.212%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.641     0.977    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/slv_reg1_reg[1]/Q
                         net (fo=1, routed)           0.142     1.260    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/axi_rdata_reg[31][1]
    SLICE_X33Y99         LUT5 (Prop_lut5_I1_O)        0.045     1.305 r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     1.305    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X33Y99         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.826     1.192    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.091     1.248    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.115     1.149    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.611%)  route 0.291ns (67.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.291     1.427    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y96         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X30Y96         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.358    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.258%)  route 0.228ns (61.742%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.228     1.361    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.506%)  route 0.204ns (55.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.204     1.345    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.345    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.141ns (37.260%)  route 0.237ns (62.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.237     1.355    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y95         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.035     1.156    
    SLICE_X34Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.273    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.273    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/B0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.582%)  route 0.130ns (36.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.641     0.977    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/s00_axi_aclk
    SLICE_X33Y101        FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/B0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y101        FDRE (Prop_fdre_C_Q)         0.128     1.105 r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/B0_reg[3]/Q
                         net (fo=4, routed)           0.130     1.235    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/B0[3]
    SLICE_X33Y99         LUT5 (Prop_lut5_I2_O)        0.099     1.334 r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/sorting/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.334    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X33Y99         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.826     1.192    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y99         FDRE                                         r  design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.035     1.157    
    SLICE_X33Y99         FDRE (Hold_fdre_C_D)         0.092     1.249    design_1_i/sort_0/inst/sort_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.249    
                         arrival time                           1.334    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.918%)  route 0.227ns (58.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y100        FDRE (Prop_fdre_C_Q)         0.164     1.141 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[26]/Q
                         net (fo=1, routed)           0.227     1.368    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[23]
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y97         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
                         clock pessimism             -0.035     1.157    
    SLICE_X34Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.274    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.363%)  route 0.232ns (58.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y102        FDRE (Prop_fdre_C_Q)         0.164     1.159 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.232     1.391    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4420, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.293    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/counter_976562_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/counter_976562_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/counter_976562_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y95    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/counter_976562_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y93    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/counter_976562_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/counter_976562_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y99    design_1_i/PWM_0/inst/PWM_v1_0_S00_AXI_inst/PWM/state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y126   design_1_i/prog3_parity_0/inst/prog3_parity_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y126   design_1_i/prog3_parity_0/inst/prog3_parity_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y98    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y97    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y100   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK



