{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530118108465 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530118108465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 27 10:48:28 2018 " "Processing started: Wed Jun 27 10:48:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530118108465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530118108465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_CTRL -c ALU_CTRL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530118108465 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1530118108877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-arch_ROM " "Found design unit 1: ROM-arch_ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109784 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530118109784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctrl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_CTRL-archALU_CTRL " "Found design unit 1: ALU_CTRL-archALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_CTRL " "Found entity 1: ALU_CTRL" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530118109794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_8-arch_ALU_8 " "Found design unit 1: ALU_8-arch_ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109794 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_8 " "Found entity 1: ALU_8" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530118109794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-arch_RAM " "Found design unit 1: RAM-arch_RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109804 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/RAM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530118109804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530118109804 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_CTRL " "Elaborating entity \"ALU_CTRL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530118109854 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valueOutput ALU_CTRL.vhd(8) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(8): used implicit default value for signal \"valueOutput\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryOut ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"carryOut\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Zout ALU_CTRL.vhd(9) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(9): used implicit default value for signal \"Zout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "currentState ALU_CTRL.vhd(10) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(10): used implicit default value for signal \"currentState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regA ALU_CTRL.vhd(21) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(21): used implicit default value for signal \"regA\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regB ALU_CTRL.vhd(21) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(21): used implicit default value for signal \"regB\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regResult ALU_CTRL.vhd(21) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(21): object \"regResult\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regOp ALU_CTRL.vhd(22) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(22): used implicit default value for signal \"regOp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regCo ALU_CTRL.vhd(23) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(23): object \"regCo\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regZo ALU_CTRL.vhd(23) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(23): object \"regZo\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carryIn ALU_CTRL.vhd(23) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(23): used implicit default value for signal \"carryIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "regAddress ALU_CTRL.vhd(28) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(28): used explicit default value for signal \"regAddress\" because signal was never assigned a value" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 28 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regData ALU_CTRL.vhd(30) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(30): object \"regData\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regWE ALU_CTRL.vhd(33) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(33): used implicit default value for signal \"regWE\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regAddr ALU_CTRL.vhd(34) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(34): used implicit default value for signal \"regAddr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "regdIN ALU_CTRL.vhd(35) " "VHDL Signal Declaration warning at ALU_CTRL.vhd(35): used implicit default value for signal \"regdIN\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "regdOUT ALU_CTRL.vhd(35) " "Verilog HDL or VHDL warning at ALU_CTRL.vhd(35): object \"regdOUT\" assigned a value but never read" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530118109854 "|ALU_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_8 ALU_8:XALU " "Elaborating entity \"ALU_8\" for hierarchy \"ALU_8:XALU\"" {  } { { "ALU_CTRL.vhd" "XALU" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530118109884 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preR ALU.vhd(20) " "VHDL Process Statement warning at ALU.vhd(20): inferring latch(es) for signal or variable \"preR\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1530118109894 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preR\[8\] ALU.vhd(20) " "Inferred latch for \"preR\[8\]\" at ALU.vhd(20)" {  } { { "ALU.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530118109894 "|ALU_CTRL|ALU_8:XALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM ROM:XROM " "Elaborating entity \"ROM\" for hierarchy \"ROM:XROM\"" {  } { { "ALU_CTRL.vhd" "XROM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530118109894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:XRAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:XRAM\"" {  } { { "ALU_CTRL.vhd" "XRAM" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530118109894 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[0\] GND " "Pin \"valueOutput\[0\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[1\] GND " "Pin \"valueOutput\[1\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[2\] GND " "Pin \"valueOutput\[2\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[3\] GND " "Pin \"valueOutput\[3\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[4\] GND " "Pin \"valueOutput\[4\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[5\] GND " "Pin \"valueOutput\[5\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[6\] GND " "Pin \"valueOutput\[6\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "valueOutput\[7\] GND " "Pin \"valueOutput\[7\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|valueOutput[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "carryOut GND " "Pin \"carryOut\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|carryOut"} { "Warning" "WMLS_MLS_STUCK_PIN" "Zout GND " "Pin \"Zout\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|Zout"} { "Warning" "WMLS_MLS_STUCK_PIN" "currentState\[0\] GND " "Pin \"currentState\[0\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|currentState[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "currentState\[1\] GND " "Pin \"currentState\[1\]\" is stuck at GND" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530118110363 "|ALU_CTRL|currentState[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530118110363 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530118110544 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530118110544 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530118110624 "|ALU_CTRL|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "ALU_CTRL.vhd" "" { Text "C:/Users/Alison/Desktop/U/8/Arquitectura de Computadoras/Rep_Arqui/8bitMicro/ALU_CTRL.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530118110624 "|ALU_CTRL|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530118110624 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530118110624 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530118110624 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530118110624 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530118110693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 27 10:48:30 2018 " "Processing ended: Wed Jun 27 10:48:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530118110693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530118110693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530118110693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530118110693 ""}
