#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffe796d660 .scope module, "testbench" "testbench" 2 2;
 .timescale 0 0;
v0x7fffe799bf90_0 .var "clk", 0 0;
S_0x7fffe797a500 .scope module, "c" "cpu" 2 7, 3 1 0, S_0x7fffe796d660;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
P_0x7fffe797a680 .param/l "ADD" 0 3 15, C4<0000>;
P_0x7fffe797a6c0 .param/l "AND" 0 3 18, C4<0011>;
P_0x7fffe797a700 .param/l "IFJUMP" 0 3 24, C4<1001>;
P_0x7fffe797a740 .param/l "IMM" 0 3 23, C4<1000>;
P_0x7fffe797a780 .param/l "MOVE" 0 3 26, C4<1011>;
P_0x7fffe797a7c0 .param/l "N" 0 3 2, +C4<00000000000000000000000000010000>;
P_0x7fffe797a800 .param/l "OR" 0 3 17, C4<0010>;
P_0x7fffe797a840 .param/l "SEQ" 0 3 19, C4<0100>;
P_0x7fffe797a880 .param/l "SL" 0 3 21, C4<0110>;
P_0x7fffe797a8c0 .param/l "SLT" 0 3 20, C4<0101>;
P_0x7fffe797a900 .param/l "SR" 0 3 22, C4<0111>;
P_0x7fffe797a940 .param/l "STORE" 0 3 25, C4<1010>;
P_0x7fffe797a980 .param/l "XOR" 0 3 16, C4<0001>;
L_0x7fa6e8040018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x7fffe799b2b0_0 .net *"_s11", 3 0, L_0x7fa6e8040018;  1 drivers
L_0x7fa6e8040060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe799b3b0_0 .net/2s *"_s16", 31 0, L_0x7fa6e8040060;  1 drivers
L_0x7fa6e80400a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffe799b490_0 .net/2s *"_s20", 31 0, L_0x7fa6e80400a8;  1 drivers
v0x7fffe799b550_0 .net *"_s8", 15 0, L_0x7fffe799c3a0;  1 drivers
v0x7fffe799b630_0 .net "clk", 0 0, v0x7fffe799bf90_0;  1 drivers
v0x7fffe799b720_0 .net "data", 15 0, v0x7fffe799a740_0;  1 drivers
v0x7fffe799b830_0 .var "dataMemWrite", 0 0;
v0x7fffe799b8d0_0 .net "immediate", 11 0, L_0x7fffe799c140;  1 drivers
v0x7fffe799b990_0 .net "instr", 15 0, v0x7fffe799b020_0;  1 drivers
v0x7fffe799ba50_0 .net "moveArgA", 1 0, L_0x7fffe799c1e0;  1 drivers
v0x7fffe799bb10_0 .net "moveArgB", 1 0, L_0x7fffe799c2d0;  1 drivers
v0x7fffe799bbf0_0 .net "opcode", 3 0, L_0x7fffe799c030;  1 drivers
v0x7fffe799bce0_0 .var "programCounter", 15 0;
v0x7fffe799bdb0 .array "registers", 0 2, 15 0;
v0x7fffe799beb0_0 .net "result", 15 0, v0x7fffe7999ef0_0;  1 drivers
L_0x7fffe799c030 .part v0x7fffe799b020_0, 12, 4;
L_0x7fffe799c140 .part v0x7fffe799b020_0, 0, 12;
L_0x7fffe799c1e0 .part L_0x7fffe799c140, 2, 2;
L_0x7fffe799c2d0 .part L_0x7fffe799c140, 0, 2;
L_0x7fffe799c3a0 .concat [ 12 4 0 0], L_0x7fffe799c140, L_0x7fa6e8040018;
v0x7fffe799bdb0_1 .array/port v0x7fffe799bdb0, 1;
L_0x7fffe799c530 .arith/sum 16, L_0x7fffe799c3a0, v0x7fffe799bdb0_1;
L_0x7fffe79ac6a0 .part L_0x7fa6e8040060, 0, 16;
L_0x7fffe79ac7f0 .part L_0x7fa6e80400a8, 0, 1;
S_0x7fffe797a9d0 .scope module, "a" "ALU" 3 47, 4 1 0, S_0x7fffe797a500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A"
    .port_info 1 /INPUT 16 "B"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 4 "opcode"
    .port_info 4 /INPUT 1 "clk"
P_0x7fffe796e790 .param/l "ADD" 0 4 8, C4<0000>;
P_0x7fffe796e7d0 .param/l "AND" 0 4 11, C4<0011>;
P_0x7fffe796e810 .param/l "N" 0 4 1, +C4<00000000000000000000000000010000>;
P_0x7fffe796e850 .param/l "OR" 0 4 10, C4<0010>;
P_0x7fffe796e890 .param/l "SEQ" 0 4 12, C4<0100>;
P_0x7fffe796e8d0 .param/l "SL" 0 4 14, C4<0110>;
P_0x7fffe796e910 .param/l "SLT" 0 4 13, C4<0101>;
P_0x7fffe796e950 .param/l "SR" 0 4 15, C4<0111>;
P_0x7fffe796e990 .param/l "XOR" 0 4 9, C4<0001>;
v0x7fffe799bdb0_0 .array/port v0x7fffe799bdb0, 0;
v0x7fffe7977100_0 .net "A", 15 0, v0x7fffe799bdb0_0;  1 drivers
v0x7fffe7970de0_0 .net "B", 15 0, v0x7fffe799a740_0;  alias, 1 drivers
v0x7fffe796e210_0 .net "clk", 0 0, v0x7fffe799bf90_0;  alias, 1 drivers
v0x7fffe7999e10_0 .net "opcode", 3 0, L_0x7fffe799c030;  alias, 1 drivers
v0x7fffe7999ef0_0 .var "out", 15 0;
E_0x7fffe79601e0 .event posedge, v0x7fffe796e210_0;
S_0x7fffe799a0c0 .scope module, "dataMem" "memory" 3 45, 5 1 0, S_0x7fffe797a500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 1 "clk"
P_0x7fffe799a2b0 .param/l "N" 0 5 1, +C4<00000000000000000000000000010000>;
v0x7fffe799a3d0_0 .net "address", 15 0, L_0x7fffe799c530;  1 drivers
v0x7fffe799a4b0_0 .net "clk", 0 0, v0x7fffe799bf90_0;  alias, 1 drivers
v0x7fffe799a5a0_0 .net "in", 15 0, v0x7fffe799bdb0_0;  alias, 1 drivers
v0x7fffe799a6a0 .array "mem", 0 1023, 15 0;
v0x7fffe799a740_0 .var "out", 15 0;
v0x7fffe799a830_0 .net "write_en", 0 0, v0x7fffe799b830_0;  1 drivers
S_0x7fffe799a980 .scope module, "instMem" "memory" 3 46, 5 1 0, S_0x7fffe797a500;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address"
    .port_info 1 /INPUT 16 "in"
    .port_info 2 /OUTPUT 16 "out"
    .port_info 3 /INPUT 1 "write_en"
    .port_info 4 /INPUT 1 "clk"
P_0x7fffe799ab50 .param/l "N" 0 5 1, +C4<00000000000000000000000000010000>;
v0x7fffe799acd0_0 .net "address", 15 0, v0x7fffe799bce0_0;  1 drivers
v0x7fffe799adb0_0 .net "clk", 0 0, v0x7fffe799bf90_0;  alias, 1 drivers
v0x7fffe799aec0_0 .net "in", 15 0, L_0x7fffe79ac6a0;  1 drivers
v0x7fffe799af60 .array "mem", 0 1023, 15 0;
v0x7fffe799b020_0 .var "out", 15 0;
v0x7fffe799b150_0 .net "write_en", 0 0, L_0x7fffe79ac7f0;  1 drivers
    .scope S_0x7fffe799a0c0;
T_0 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffe799a740_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0x7fffe799a0c0;
T_1 ;
    %wait E_0x7fffe79601e0;
    %load/vec4 v0x7fffe799a830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7fffe799a5a0_0;
    %ix/getv 3, v0x7fffe799a3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe799a6a0, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fffe799a3d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffe799a740_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %ix/getv 4, v0x7fffe799a3d0_0;
    %load/vec4a v0x7fffe799a6a0, 4;
    %assign/vec4 v0x7fffe799a740_0, 0;
T_1.3 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffe799a0c0;
T_2 ;
    %vpi_call 5 22 "$readmemb", "program.dat", v0x7fffe799a6a0 {0 0 0};
    %vpi_call 5 23 "$display", "Memory initialised" {0 0 0};
    %vpi_call 5 24 "$display", "first word %b", &A<v0x7fffe799a6a0, 0> {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7fffe799a980;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffe799b020_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x7fffe799a980;
T_4 ;
    %wait E_0x7fffe79601e0;
    %load/vec4 v0x7fffe799b150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x7fffe799aec0_0;
    %ix/getv 3, v0x7fffe799acd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe799af60, 0, 4;
T_4.0 ;
    %load/vec4 v0x7fffe799acd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.2, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x7fffe799b020_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %ix/getv 4, v0x7fffe799acd0_0;
    %load/vec4a v0x7fffe799af60, 4;
    %assign/vec4 v0x7fffe799b020_0, 0;
T_4.3 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fffe799a980;
T_5 ;
    %vpi_call 5 22 "$readmemb", "program.dat", v0x7fffe799af60 {0 0 0};
    %vpi_call 5 23 "$display", "Memory initialised" {0 0 0};
    %vpi_call 5 24 "$display", "first word %b", &A<v0x7fffe799af60, 0> {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7fffe797a9d0;
T_6 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffe7999ef0_0, 0, 16;
    %end;
    .thread T_6;
    .scope S_0x7fffe797a9d0;
T_7 ;
    %wait E_0x7fffe79601e0;
    %load/vec4 v0x7fffe7999e10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v0x7fffe7977100_0;
    %load/vec4 v0x7fffe7970de0_0;
    %add;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v0x7fffe7977100_0;
    %load/vec4 v0x7fffe7970de0_0;
    %or;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v0x7fffe7977100_0;
    %load/vec4 v0x7fffe7970de0_0;
    %and;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v0x7fffe7977100_0;
    %load/vec4 v0x7fffe7970de0_0;
    %xor;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v0x7fffe7977100_0;
    %parti/s 14, 1, 2;
    %concati/vec4 0, 0, 1;
    %pad/u 16;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v0x7fffe7977100_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x7fffe7977100_0;
    %parti/s 15, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v0x7fffe7977100_0;
    %load/vec4 v0x7fffe7970de0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %pad/u 16;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v0x7fffe7977100_0;
    %load/vec4 v0x7fffe7970de0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 16;
    %assign/vec4 v0x7fffe7999ef0_0, 0;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fffe797a500;
T_8 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7fffe799bce0_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x7fffe797a500;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe799bdb0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0x7fffe797a500;
T_10 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe799bdb0, 4, 0;
    %end;
    .thread T_10;
    .scope S_0x7fffe797a500;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fffe799bdb0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0x7fffe797a500;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe799b830_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_0x7fffe797a500;
T_13 ;
    %wait E_0x7fffe79601e0;
    %vpi_call 3 51 "$display", "PC: %d, Instruction: %b Accumulator: %d", v0x7fffe799bce0_0, v0x7fffe799b990_0, &A<v0x7fffe799bdb0, 0> {0 0 0};
    %load/vec4 v0x7fffe799bbf0_0;
    %cmpi/ne 9, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_13.0, 8;
    %load/vec4 v0x7fffe799bce0_0;
    %addi 1, 0, 16;
    %jmp/1 T_13.1, 8;
T_13.0 ; End of true expr.
    %load/vec4 v0x7fffe799b8d0_0;
    %pad/u 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fffe799bdb0, 4;
    %add;
    %jmp/0 T_13.1, 8;
 ; End of false expr.
    %blend;
T_13.1;
    %assign/vec4 v0x7fffe799bce0_0, 0;
    %load/vec4 v0x7fffe799bbf0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %load/vec4 v0x7fffe799beb0_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe799bdb0, 0, 4;
    %jmp T_13.7;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fffe799b8d0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe799bdb0, 0, 4;
    %jmp T_13.7;
T_13.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffe799b830_0, 0;
    %jmp T_13.7;
T_13.4 ;
    %load/vec4 v0x7fffe799bb10_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x7fffe799bdb0, 4;
    %load/vec4 v0x7fffe799ba50_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe799bdb0, 0, 4;
    %jmp T_13.7;
T_13.5 ;
    %load/vec4 v0x7fffe799bce0_0;
    %addi 1, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffe799bdb0, 0, 4;
    %jmp T_13.7;
T_13.7 ;
    %pop/vec4 1;
    %vpi_call 3 60 "$display", "PC: %d, Instruction: %b Accumulator: %d", v0x7fffe799bce0_0, v0x7fffe799b990_0, &A<v0x7fffe799bdb0, 0> {0 0 0};
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fffe796d660;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fffe796d660;
T_15 ;
    %vpi_call 2 11 "$display", "Running tinyCPU testbench..." {0 0 0};
    %vpi_call 2 12 "$monitor", "Time: %t, Clock: %c", $time, v0x7fffe799bf90_0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x7fffe796d660;
T_16 ;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffe799bf90_0, 0, 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "main.v";
    "ALU.v";
    "memory.v";
