# Benchmark "control_merge_dataless" written by ABC on Sun Jul 13 20:30:33 2025
.model control_merge_dataless
.inputs clk rst ins_valid[0] ins_valid[1] ins_valid[2] ins_valid[3] \
 ins_valid[4] ins_valid[5] ins_valid[6] ins_valid[7] ins_valid[8] \
 outs_ready index_ready
.outputs ins_ready[0] ins_ready[1] ins_ready[2] ins_ready[3] ins_ready[4] \
 ins_ready[5] ins_ready[6] ins_ready[7] ins_ready[8] outs_valid index[0] \
 index[1] index[2] index_valid

.latch        n56 fork_dataless.regBlock[0].regblock.transmitValue  1
.latch        n61 fork_dataless.regBlock[1].regblock.transmitValue  1
.latch        n66 tehb.dataReg[0]  0
.latch        n71 tehb.dataReg[1]  0
.latch        n76 tehb.dataReg[2]  0
.latch        n81 tehb.control.fullReg  0

.names ins_valid[0] tehb.control.fullReg ins_ready[0]
10 1
.names ins_valid[0] ins_valid[1] new_n47
01 1
.names tehb.control.fullReg new_n47 ins_ready[1]
01 1
.names ins_valid[0] new_n47 new_n49
00 1
.names ins_valid[2] new_n49 new_n50
11 1
.names tehb.control.fullReg new_n50 ins_ready[2]
01 1
.names ins_valid[3] new_n49 new_n52
11 1
.names new_n50 new_n52 new_n53
01 1
.names tehb.control.fullReg new_n53 ins_ready[3]
01 1
.names new_n50 new_n53 new_n55
00 1
.names new_n49 new_n55 new_n56_1
11 1
.names ins_valid[4] new_n56_1 new_n57
11 1
.names tehb.control.fullReg new_n57 ins_ready[4]
01 1
.names new_n56_1 new_n57 new_n59
10 1
.names ins_valid[5] new_n59 new_n60
11 1
.names tehb.control.fullReg new_n60 ins_ready[5]
01 1
.names new_n59 new_n60 new_n62
10 1
.names ins_valid[6] new_n62 new_n63
11 1
.names tehb.control.fullReg new_n63 ins_ready[6]
01 1
.names new_n62 new_n63 new_n65
10 1
.names ins_valid[7] new_n65 new_n66_1
11 1
.names tehb.control.fullReg new_n66_1 ins_ready[7]
01 1
.names new_n65 new_n66_1 new_n68
10 1
.names ins_valid[8] new_n68 new_n69
11 1
.names tehb.control.fullReg new_n69 ins_ready[8]
01 1
.names new_n68 new_n69 new_n71_1
10 1
.names tehb.control.fullReg new_n71_1 new_n72
01 1
.names fork_dataless.regBlock[0].regblock.transmitValue new_n72 outs_valid
10 1
.names tehb.dataReg[0] tehb.control.fullReg new_n74
11 1
.names new_n47 new_n53 new_n75
00 1
.names new_n57 new_n75 new_n76_1
00 1
.names new_n60 new_n76_1 new_n77
00 1
.names new_n63 new_n77 new_n78
00 1
.names new_n66_1 new_n78 new_n79
00 1
.names new_n69 new_n79 new_n80
00 1
.names tehb.control.fullReg new_n80 new_n81_1
01 1
.names new_n74 new_n81_1 index[0]
00 0
.names tehb.dataReg[1] tehb.control.fullReg new_n83
11 1
.names new_n63 new_n66_1 new_n84
00 1
.names new_n55 new_n84 new_n85
11 1
.names new_n69 new_n85 new_n86
00 1
.names tehb.control.fullReg new_n86 new_n87
01 1
.names new_n83 new_n87 index[1]
00 0
.names tehb.dataReg[2] tehb.control.fullReg new_n89
11 1
.names new_n57 new_n60 new_n90
00 1
.names new_n84 new_n90 new_n91
11 1
.names new_n69 new_n91 new_n92
00 1
.names tehb.control.fullReg new_n92 new_n93
01 1
.names new_n89 new_n93 index[2]
00 0
.names fork_dataless.regBlock[1].regblock.transmitValue new_n72 index_valid
10 1
.names outs_ready fork_dataless.regBlock[0].regblock.transmitValue new_n96
01 1
.names index_ready fork_dataless.regBlock[1].regblock.transmitValue new_n97
01 1
.names new_n96 new_n97 new_n98
00 1
.names rst new_n98 new_n99
00 1
.names new_n72 new_n99 n81
01 1
.names new_n96 n81 n56
01 0
.names new_n97 n81 n61
01 0
.names tehb.control.fullReg new_n98 new_n103
00 1
.names new_n71_1 new_n103 new_n104
01 1
.names tehb.dataReg[0] new_n104 new_n105
10 1
.names new_n80 new_n104 new_n106
11 1
.names new_n105 new_n106 new_n107
00 1
.names rst new_n107 n66
00 1
.names tehb.dataReg[1] new_n104 new_n109
10 1
.names new_n86 new_n104 new_n110
11 1
.names new_n109 new_n110 new_n111
00 1
.names rst new_n111 n71
00 1
.names tehb.dataReg[2] new_n104 new_n113
10 1
.names new_n92 new_n104 new_n114
11 1
.names new_n113 new_n114 new_n115
00 1
.names rst new_n115 n76
00 1
.end
