Info: Generated by version: 19.4 build 64
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_onchip_memory2_1.ip --block-symbol-file --output-directory=/home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_onchip_memory2_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_onchip_memory2_1.ip --synthesis=VERILOG --output-directory=/home/xiyingd/SRAM_SC/ip/SRAM_SC/SRAM_SC_onchip_memory2_1 --family="Stratix 10" --part=1SM21CHU2F53E2VG
Info: SRAM_SC_onchip_memory2_1: "Transforming system: SRAM_SC_onchip_memory2_1"
Info: SRAM_SC_onchip_memory2_1: "Naming system components in system: SRAM_SC_onchip_memory2_1"
Info: SRAM_SC_onchip_memory2_1: "Processing generation queue"
Info: SRAM_SC_onchip_memory2_1: "Generating: SRAM_SC_onchip_memory2_1"
Info: SRAM_SC_onchip_memory2_1: "Generating: SRAM_SC_onchip_memory2_1_altera_avalon_onchip_memory2_1920_dgzafpq"
Info: onchip_memory2_1: Starting RTL generation for module 'SRAM_SC_onchip_memory2_1_altera_avalon_onchip_memory2_1920_dgzafpq'
Info: onchip_memory2_1:   Generation command is [exec /home/Programs/intelFPGA_pro/19.4/quartus/linux64/perl/bin/perl -I /home/Programs/intelFPGA_pro/19.4/quartus/linux64/perl/lib -I /home/Programs/intelFPGA_pro/19.4/quartus/sopc_builder/bin/europa -I /home/Programs/intelFPGA_pro/19.4/quartus/sopc_builder/bin/perl_lib -I /home/Programs/intelFPGA_pro/19.4/quartus/sopc_builder/bin -I /home/Programs/intelFPGA_pro/19.4/quartus/../ip/altera/sopc_builder_ip/common -I /home/Programs/intelFPGA_pro/19.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/Programs/intelFPGA_pro/19.4/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=SRAM_SC_onchip_memory2_1_altera_avalon_onchip_memory2_1920_dgzafpq --dir=/tmp/alt9187_3797090555635751221.dir/0002_onchip_memory2_1_gen/ --quartus_dir=/home/Programs/intelFPGA_pro/19.4/quartus --verilog --config=/tmp/alt9187_3797090555635751221.dir/0002_onchip_memory2_1_gen//SRAM_SC_onchip_memory2_1_altera_avalon_onchip_memory2_1920_dgzafpq_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_1: Done RTL generation for module 'SRAM_SC_onchip_memory2_1_altera_avalon_onchip_memory2_1920_dgzafpq'
Info: SRAM_SC_onchip_memory2_1: Done "SRAM_SC_onchip_memory2_1" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
