// Seed: 4153826959
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = 1'b0 & id_2;
  wire id_3;
  assign id_1 = -1;
  assign module_1.type_0 = 0;
  wire id_4, id_5;
  assign id_1 = -1 - -1;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_2,
      id_3,
      id_5
  );
  assign id_4 = (id_3);
endmodule
module module_1 (
    input  supply0 id_0,
    output logic   id_1,
    input  supply1 id_2
);
  parameter id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  always id_1 <= -1;
  assign id_1 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
endmodule
