<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>drm_dp_helper.h source code [linux-4.14.y/include/drm/drm_dp_helper.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="drm_dp_aux,drm_dp_aux_msg,drm_dp_desc,drm_dp_dpcd_ident,drm_dp_link,drm_dp_quirk,edp_sdp_header,edp_vsc_psr "/>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/include/drm/drm_dp_helper.h'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>linux-4.14.y</a>/<a href='..'>include</a>/<a href='./'>drm</a>/<a href='drm_dp_helper.h.html'>drm_dp_helper.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright Â© 2008 Keith Packard</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * Permission to use, copy, modify, distribute, and sell this software and its</i></td></tr>
<tr><th id="5">5</th><td><i> * documentation for any purpose is hereby granted without fee, provided that</i></td></tr>
<tr><th id="6">6</th><td><i> * the above copyright notice appear in all copies and that both that copyright</i></td></tr>
<tr><th id="7">7</th><td><i> * notice and this permission notice appear in supporting documentation, and</i></td></tr>
<tr><th id="8">8</th><td><i> * that the name of the copyright holders not be used in advertising or</i></td></tr>
<tr><th id="9">9</th><td><i> * publicity pertaining to distribution of the software without specific,</i></td></tr>
<tr><th id="10">10</th><td><i> * written prior permission.  The copyright holders make no representations</i></td></tr>
<tr><th id="11">11</th><td><i> * about the suitability of this software for any purpose.  It is provided "as</i></td></tr>
<tr><th id="12">12</th><td><i> * is" without express or implied warranty.</i></td></tr>
<tr><th id="13">13</th><td><i> *</i></td></tr>
<tr><th id="14">14</th><td><i> * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,</i></td></tr>
<tr><th id="15">15</th><td><i> * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO</i></td></tr>
<tr><th id="16">16</th><td><i> * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR</i></td></tr>
<tr><th id="17">17</th><td><i> * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,</i></td></tr>
<tr><th id="18">18</th><td><i> * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER</i></td></tr>
<tr><th id="19">19</th><td><i> * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE</i></td></tr>
<tr><th id="20">20</th><td><i> * OF THIS SOFTWARE.</i></td></tr>
<tr><th id="21">21</th><td><i> */</i></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#<span data-ppcond="23">ifndef</span> <span class="macro" data-ref="_M/_DRM_DP_HELPER_H_">_DRM_DP_HELPER_H_</span></u></td></tr>
<tr><th id="24">24</th><td><u>#define <dfn class="macro" id="_M/_DRM_DP_HELPER_H_" data-ref="_M/_DRM_DP_HELPER_H_">_DRM_DP_HELPER_H_</dfn></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../linux/types.h.html">&lt;linux/types.h&gt;</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../linux/i2c.h.html">&lt;linux/i2c.h&gt;</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../linux/delay.h.html">&lt;linux/delay.h&gt;</a></u></td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><i>/*</i></td></tr>
<tr><th id="31">31</th><td><i> * Unless otherwise noted, all values are from the DP 1.1a spec.  Note that</i></td></tr>
<tr><th id="32">32</th><td><i> * DP and DPCD versions are independent.  Differences from 1.0 are not noted,</i></td></tr>
<tr><th id="33">33</th><td><i> * 1.0 devices basically don't exist in the wild.</i></td></tr>
<tr><th id="34">34</th><td><i> *</i></td></tr>
<tr><th id="35">35</th><td><i> * Abbreviations, in chronological order:</i></td></tr>
<tr><th id="36">36</th><td><i> *</i></td></tr>
<tr><th id="37">37</th><td><i> * eDP: Embedded DisplayPort version 1</i></td></tr>
<tr><th id="38">38</th><td><i> * DPI: DisplayPort Interoperability Guideline v1.1a</i></td></tr>
<tr><th id="39">39</th><td><i> * 1.2: DisplayPort 1.2</i></td></tr>
<tr><th id="40">40</th><td><i> * MST: Multistream Transport - part of DP 1.2a</i></td></tr>
<tr><th id="41">41</th><td><i> *</i></td></tr>
<tr><th id="42">42</th><td><i> * 1.2 formally includes both eDP and DPI definitions.</i></td></tr>
<tr><th id="43">43</th><td><i> */</i></td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_MAX_PAYLOAD_BYTES" data-ref="_M/DP_AUX_MAX_PAYLOAD_BYTES">DP_AUX_MAX_PAYLOAD_BYTES</dfn>	16</u></td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_WRITE" data-ref="_M/DP_AUX_I2C_WRITE">DP_AUX_I2C_WRITE</dfn>		0x0</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_READ" data-ref="_M/DP_AUX_I2C_READ">DP_AUX_I2C_READ</dfn>			0x1</u></td></tr>
<tr><th id="49">49</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_WRITE_STATUS_UPDATE" data-ref="_M/DP_AUX_I2C_WRITE_STATUS_UPDATE">DP_AUX_I2C_WRITE_STATUS_UPDATE</dfn>	0x2</u></td></tr>
<tr><th id="50">50</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_MOT" data-ref="_M/DP_AUX_I2C_MOT">DP_AUX_I2C_MOT</dfn>			0x4</u></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_NATIVE_WRITE" data-ref="_M/DP_AUX_NATIVE_WRITE">DP_AUX_NATIVE_WRITE</dfn>		0x8</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_NATIVE_READ" data-ref="_M/DP_AUX_NATIVE_READ">DP_AUX_NATIVE_READ</dfn>		0x9</u></td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_NATIVE_REPLY_ACK" data-ref="_M/DP_AUX_NATIVE_REPLY_ACK">DP_AUX_NATIVE_REPLY_ACK</dfn>		(0x0 &lt;&lt; 0)</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_NATIVE_REPLY_NACK" data-ref="_M/DP_AUX_NATIVE_REPLY_NACK">DP_AUX_NATIVE_REPLY_NACK</dfn>	(0x1 &lt;&lt; 0)</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_NATIVE_REPLY_DEFER" data-ref="_M/DP_AUX_NATIVE_REPLY_DEFER">DP_AUX_NATIVE_REPLY_DEFER</dfn>	(0x2 &lt;&lt; 0)</u></td></tr>
<tr><th id="57">57</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_NATIVE_REPLY_MASK" data-ref="_M/DP_AUX_NATIVE_REPLY_MASK">DP_AUX_NATIVE_REPLY_MASK</dfn>	(0x3 &lt;&lt; 0)</u></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_REPLY_ACK" data-ref="_M/DP_AUX_I2C_REPLY_ACK">DP_AUX_I2C_REPLY_ACK</dfn>		(0x0 &lt;&lt; 2)</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_REPLY_NACK" data-ref="_M/DP_AUX_I2C_REPLY_NACK">DP_AUX_I2C_REPLY_NACK</dfn>		(0x1 &lt;&lt; 2)</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_REPLY_DEFER" data-ref="_M/DP_AUX_I2C_REPLY_DEFER">DP_AUX_I2C_REPLY_DEFER</dfn>		(0x2 &lt;&lt; 2)</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_I2C_REPLY_MASK" data-ref="_M/DP_AUX_I2C_REPLY_MASK">DP_AUX_I2C_REPLY_MASK</dfn>		(0x3 &lt;&lt; 2)</u></td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i>/* AUX CH addresses */</i></td></tr>
<tr><th id="65">65</th><td><i>/* DPCD */</i></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/DP_DPCD_REV" data-ref="_M/DP_DPCD_REV">DP_DPCD_REV</dfn>                         0x000</u></td></tr>
<tr><th id="67">67</th><td></td></tr>
<tr><th id="68">68</th><td><u>#define <dfn class="macro" id="_M/DP_MAX_LINK_RATE" data-ref="_M/DP_MAX_LINK_RATE">DP_MAX_LINK_RATE</dfn>                    0x001</u></td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td><u>#define <dfn class="macro" id="_M/DP_MAX_LANE_COUNT" data-ref="_M/DP_MAX_LANE_COUNT">DP_MAX_LANE_COUNT</dfn>                   0x002</u></td></tr>
<tr><th id="71">71</th><td><u># define <dfn class="macro" id="_M/DP_MAX_LANE_COUNT_MASK" data-ref="_M/DP_MAX_LANE_COUNT_MASK">DP_MAX_LANE_COUNT_MASK</dfn>		    0x1f</u></td></tr>
<tr><th id="72">72</th><td><u># define <dfn class="macro" id="_M/DP_TPS3_SUPPORTED" data-ref="_M/DP_TPS3_SUPPORTED">DP_TPS3_SUPPORTED</dfn>		    (1 &lt;&lt; 6) /* 1.2 */</u></td></tr>
<tr><th id="73">73</th><td><u># define <dfn class="macro" id="_M/DP_ENHANCED_FRAME_CAP" data-ref="_M/DP_ENHANCED_FRAME_CAP">DP_ENHANCED_FRAME_CAP</dfn>		    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="74">74</th><td></td></tr>
<tr><th id="75">75</th><td><u>#define <dfn class="macro" id="_M/DP_MAX_DOWNSPREAD" data-ref="_M/DP_MAX_DOWNSPREAD">DP_MAX_DOWNSPREAD</dfn>                   0x003</u></td></tr>
<tr><th id="76">76</th><td><u># define <dfn class="macro" id="_M/DP_MAX_DOWNSPREAD_0_5" data-ref="_M/DP_MAX_DOWNSPREAD_0_5">DP_MAX_DOWNSPREAD_0_5</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="77">77</th><td><u># define <dfn class="macro" id="_M/DP_NO_AUX_HANDSHAKE_LINK_TRAINING" data-ref="_M/DP_NO_AUX_HANDSHAKE_LINK_TRAINING">DP_NO_AUX_HANDSHAKE_LINK_TRAINING</dfn>  (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="78">78</th><td></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/DP_NORP" data-ref="_M/DP_NORP">DP_NORP</dfn>                             0x004</u></td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/DP_DOWNSTREAMPORT_PRESENT" data-ref="_M/DP_DOWNSTREAMPORT_PRESENT">DP_DOWNSTREAMPORT_PRESENT</dfn>           0x005</u></td></tr>
<tr><th id="82">82</th><td><u># define <dfn class="macro" id="_M/DP_DWN_STRM_PORT_PRESENT" data-ref="_M/DP_DWN_STRM_PORT_PRESENT">DP_DWN_STRM_PORT_PRESENT</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="83">83</th><td><u># define <dfn class="macro" id="_M/DP_DWN_STRM_PORT_TYPE_MASK" data-ref="_M/DP_DWN_STRM_PORT_TYPE_MASK">DP_DWN_STRM_PORT_TYPE_MASK</dfn>         0x06</u></td></tr>
<tr><th id="84">84</th><td><u># define <dfn class="macro" id="_M/DP_DWN_STRM_PORT_TYPE_DP" data-ref="_M/DP_DWN_STRM_PORT_TYPE_DP">DP_DWN_STRM_PORT_TYPE_DP</dfn>           (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="85">85</th><td><u># define <dfn class="macro" id="_M/DP_DWN_STRM_PORT_TYPE_ANALOG" data-ref="_M/DP_DWN_STRM_PORT_TYPE_ANALOG">DP_DWN_STRM_PORT_TYPE_ANALOG</dfn>       (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="86">86</th><td><u># define <dfn class="macro" id="_M/DP_DWN_STRM_PORT_TYPE_TMDS" data-ref="_M/DP_DWN_STRM_PORT_TYPE_TMDS">DP_DWN_STRM_PORT_TYPE_TMDS</dfn>         (2 &lt;&lt; 1)</u></td></tr>
<tr><th id="87">87</th><td><u># define <dfn class="macro" id="_M/DP_DWN_STRM_PORT_TYPE_OTHER" data-ref="_M/DP_DWN_STRM_PORT_TYPE_OTHER">DP_DWN_STRM_PORT_TYPE_OTHER</dfn>        (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="88">88</th><td><u># define <dfn class="macro" id="_M/DP_FORMAT_CONVERSION" data-ref="_M/DP_FORMAT_CONVERSION">DP_FORMAT_CONVERSION</dfn>               (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="89">89</th><td><u># define <dfn class="macro" id="_M/DP_DETAILED_CAP_INFO_AVAILABLE" data-ref="_M/DP_DETAILED_CAP_INFO_AVAILABLE">DP_DETAILED_CAP_INFO_AVAILABLE</dfn>	    (1 &lt;&lt; 4) /* DPI */</u></td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/DP_MAIN_LINK_CHANNEL_CODING" data-ref="_M/DP_MAIN_LINK_CHANNEL_CODING">DP_MAIN_LINK_CHANNEL_CODING</dfn>         0x006</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/DP_DOWN_STREAM_PORT_COUNT" data-ref="_M/DP_DOWN_STREAM_PORT_COUNT">DP_DOWN_STREAM_PORT_COUNT</dfn>	    0x007</u></td></tr>
<tr><th id="94">94</th><td><u># define <dfn class="macro" id="_M/DP_PORT_COUNT_MASK" data-ref="_M/DP_PORT_COUNT_MASK">DP_PORT_COUNT_MASK</dfn>		    0x0f</u></td></tr>
<tr><th id="95">95</th><td><u># define <dfn class="macro" id="_M/DP_MSA_TIMING_PAR_IGNORED" data-ref="_M/DP_MSA_TIMING_PAR_IGNORED">DP_MSA_TIMING_PAR_IGNORED</dfn>	    (1 &lt;&lt; 6) /* eDP */</u></td></tr>
<tr><th id="96">96</th><td><u># define <dfn class="macro" id="_M/DP_OUI_SUPPORT" data-ref="_M/DP_OUI_SUPPORT">DP_OUI_SUPPORT</dfn>			    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="97">97</th><td></td></tr>
<tr><th id="98">98</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVE_PORT_0_CAP_0" data-ref="_M/DP_RECEIVE_PORT_0_CAP_0">DP_RECEIVE_PORT_0_CAP_0</dfn>		    0x008</u></td></tr>
<tr><th id="99">99</th><td><u># define <dfn class="macro" id="_M/DP_LOCAL_EDID_PRESENT" data-ref="_M/DP_LOCAL_EDID_PRESENT">DP_LOCAL_EDID_PRESENT</dfn>		    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="100">100</th><td><u># define <dfn class="macro" id="_M/DP_ASSOCIATED_TO_PRECEDING_PORT" data-ref="_M/DP_ASSOCIATED_TO_PRECEDING_PORT">DP_ASSOCIATED_TO_PRECEDING_PORT</dfn>    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="101">101</th><td></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVE_PORT_0_BUFFER_SIZE" data-ref="_M/DP_RECEIVE_PORT_0_BUFFER_SIZE">DP_RECEIVE_PORT_0_BUFFER_SIZE</dfn>	    0x009</u></td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVE_PORT_1_CAP_0" data-ref="_M/DP_RECEIVE_PORT_1_CAP_0">DP_RECEIVE_PORT_1_CAP_0</dfn>		    0x00a</u></td></tr>
<tr><th id="105">105</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVE_PORT_1_BUFFER_SIZE" data-ref="_M/DP_RECEIVE_PORT_1_BUFFER_SIZE">DP_RECEIVE_PORT_1_BUFFER_SIZE</dfn>       0x00b</u></td></tr>
<tr><th id="106">106</th><td></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/DP_I2C_SPEED_CAP" data-ref="_M/DP_I2C_SPEED_CAP">DP_I2C_SPEED_CAP</dfn>		    0x00c    /* DPI */</u></td></tr>
<tr><th id="108">108</th><td><u># define <dfn class="macro" id="_M/DP_I2C_SPEED_1K" data-ref="_M/DP_I2C_SPEED_1K">DP_I2C_SPEED_1K</dfn>		    0x01</u></td></tr>
<tr><th id="109">109</th><td><u># define <dfn class="macro" id="_M/DP_I2C_SPEED_5K" data-ref="_M/DP_I2C_SPEED_5K">DP_I2C_SPEED_5K</dfn>		    0x02</u></td></tr>
<tr><th id="110">110</th><td><u># define <dfn class="macro" id="_M/DP_I2C_SPEED_10K" data-ref="_M/DP_I2C_SPEED_10K">DP_I2C_SPEED_10K</dfn>		    0x04</u></td></tr>
<tr><th id="111">111</th><td><u># define <dfn class="macro" id="_M/DP_I2C_SPEED_100K" data-ref="_M/DP_I2C_SPEED_100K">DP_I2C_SPEED_100K</dfn>		    0x08</u></td></tr>
<tr><th id="112">112</th><td><u># define <dfn class="macro" id="_M/DP_I2C_SPEED_400K" data-ref="_M/DP_I2C_SPEED_400K">DP_I2C_SPEED_400K</dfn>		    0x10</u></td></tr>
<tr><th id="113">113</th><td><u># define <dfn class="macro" id="_M/DP_I2C_SPEED_1M" data-ref="_M/DP_I2C_SPEED_1M">DP_I2C_SPEED_1M</dfn>		    0x20</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_CONFIGURATION_CAP" data-ref="_M/DP_EDP_CONFIGURATION_CAP">DP_EDP_CONFIGURATION_CAP</dfn>            0x00d   /* XXX 1.2? */</u></td></tr>
<tr><th id="116">116</th><td><u># define <dfn class="macro" id="_M/DP_ALTERNATE_SCRAMBLER_RESET_CAP" data-ref="_M/DP_ALTERNATE_SCRAMBLER_RESET_CAP">DP_ALTERNATE_SCRAMBLER_RESET_CAP</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="117">117</th><td><u># define <dfn class="macro" id="_M/DP_FRAMING_CHANGE_CAP" data-ref="_M/DP_FRAMING_CHANGE_CAP">DP_FRAMING_CHANGE_CAP</dfn>		    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="118">118</th><td><u># define <dfn class="macro" id="_M/DP_DPCD_DISPLAY_CONTROL_CAPABLE" data-ref="_M/DP_DPCD_DISPLAY_CONTROL_CAPABLE">DP_DPCD_DISPLAY_CONTROL_CAPABLE</dfn>     (1 &lt;&lt; 3) /* edp v1.2 or higher */</u></td></tr>
<tr><th id="119">119</th><td></td></tr>
<tr><th id="120">120</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_AUX_RD_INTERVAL" data-ref="_M/DP_TRAINING_AUX_RD_INTERVAL">DP_TRAINING_AUX_RD_INTERVAL</dfn>         0x00e   /* XXX 1.2? */</u></td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/DP_ADAPTER_CAP" data-ref="_M/DP_ADAPTER_CAP">DP_ADAPTER_CAP</dfn>			    0x00f   /* 1.2 */</u></td></tr>
<tr><th id="123">123</th><td><u># define <dfn class="macro" id="_M/DP_FORCE_LOAD_SENSE_CAP" data-ref="_M/DP_FORCE_LOAD_SENSE_CAP">DP_FORCE_LOAD_SENSE_CAP</dfn>	    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="124">124</th><td><u># define <dfn class="macro" id="_M/DP_ALTERNATE_I2C_PATTERN_CAP" data-ref="_M/DP_ALTERNATE_I2C_PATTERN_CAP">DP_ALTERNATE_I2C_PATTERN_CAP</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td><u>#define <dfn class="macro" id="_M/DP_SUPPORTED_LINK_RATES" data-ref="_M/DP_SUPPORTED_LINK_RATES">DP_SUPPORTED_LINK_RATES</dfn>		    0x010 /* eDP 1.4 */</u></td></tr>
<tr><th id="127">127</th><td><u># define <dfn class="macro" id="_M/DP_MAX_SUPPORTED_RATES" data-ref="_M/DP_MAX_SUPPORTED_RATES">DP_MAX_SUPPORTED_RATES</dfn>		     8	    /* 16-bit little-endian */</u></td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* Multiple stream transport */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/DP_FAUX_CAP" data-ref="_M/DP_FAUX_CAP">DP_FAUX_CAP</dfn>			    0x020   /* 1.2 */</u></td></tr>
<tr><th id="131">131</th><td><u># define <dfn class="macro" id="_M/DP_FAUX_CAP_1" data-ref="_M/DP_FAUX_CAP_1">DP_FAUX_CAP_1</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/DP_MSTM_CAP" data-ref="_M/DP_MSTM_CAP">DP_MSTM_CAP</dfn>			    0x021   /* 1.2 */</u></td></tr>
<tr><th id="134">134</th><td><u># define <dfn class="macro" id="_M/DP_MST_CAP" data-ref="_M/DP_MST_CAP">DP_MST_CAP</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/DP_NUMBER_OF_AUDIO_ENDPOINTS" data-ref="_M/DP_NUMBER_OF_AUDIO_ENDPOINTS">DP_NUMBER_OF_AUDIO_ENDPOINTS</dfn>	    0x022   /* 1.2 */</u></td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><i>/* AV_SYNC_DATA_BLOCK                                  1.2 */</i></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/DP_AV_GRANULARITY" data-ref="_M/DP_AV_GRANULARITY">DP_AV_GRANULARITY</dfn>		    0x023</u></td></tr>
<tr><th id="140">140</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_MASK" data-ref="_M/DP_AG_FACTOR_MASK">DP_AG_FACTOR_MASK</dfn>		    (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="141">141</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_3MS" data-ref="_M/DP_AG_FACTOR_3MS">DP_AG_FACTOR_3MS</dfn>		    (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="142">142</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_2MS" data-ref="_M/DP_AG_FACTOR_2MS">DP_AG_FACTOR_2MS</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="143">143</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_1MS" data-ref="_M/DP_AG_FACTOR_1MS">DP_AG_FACTOR_1MS</dfn>		    (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="144">144</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_500US" data-ref="_M/DP_AG_FACTOR_500US">DP_AG_FACTOR_500US</dfn>		    (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="145">145</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_200US" data-ref="_M/DP_AG_FACTOR_200US">DP_AG_FACTOR_200US</dfn>		    (4 &lt;&lt; 0)</u></td></tr>
<tr><th id="146">146</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_100US" data-ref="_M/DP_AG_FACTOR_100US">DP_AG_FACTOR_100US</dfn>		    (5 &lt;&lt; 0)</u></td></tr>
<tr><th id="147">147</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_10US" data-ref="_M/DP_AG_FACTOR_10US">DP_AG_FACTOR_10US</dfn>		    (6 &lt;&lt; 0)</u></td></tr>
<tr><th id="148">148</th><td><u># define <dfn class="macro" id="_M/DP_AG_FACTOR_1US" data-ref="_M/DP_AG_FACTOR_1US">DP_AG_FACTOR_1US</dfn>		    (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="149">149</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_MASK" data-ref="_M/DP_VG_FACTOR_MASK">DP_VG_FACTOR_MASK</dfn>		    (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="150">150</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_3MS" data-ref="_M/DP_VG_FACTOR_3MS">DP_VG_FACTOR_3MS</dfn>		    (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="151">151</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_2MS" data-ref="_M/DP_VG_FACTOR_2MS">DP_VG_FACTOR_2MS</dfn>		    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="152">152</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_1MS" data-ref="_M/DP_VG_FACTOR_1MS">DP_VG_FACTOR_1MS</dfn>		    (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="153">153</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_500US" data-ref="_M/DP_VG_FACTOR_500US">DP_VG_FACTOR_500US</dfn>		    (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="154">154</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_200US" data-ref="_M/DP_VG_FACTOR_200US">DP_VG_FACTOR_200US</dfn>		    (4 &lt;&lt; 4)</u></td></tr>
<tr><th id="155">155</th><td><u># define <dfn class="macro" id="_M/DP_VG_FACTOR_100US" data-ref="_M/DP_VG_FACTOR_100US">DP_VG_FACTOR_100US</dfn>		    (5 &lt;&lt; 4)</u></td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_DEC_LAT0" data-ref="_M/DP_AUD_DEC_LAT0">DP_AUD_DEC_LAT0</dfn>			    0x024</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_DEC_LAT1" data-ref="_M/DP_AUD_DEC_LAT1">DP_AUD_DEC_LAT1</dfn>			    0x025</u></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_PP_LAT0" data-ref="_M/DP_AUD_PP_LAT0">DP_AUD_PP_LAT0</dfn>			    0x026</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_PP_LAT1" data-ref="_M/DP_AUD_PP_LAT1">DP_AUD_PP_LAT1</dfn>			    0x027</u></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><u>#define <dfn class="macro" id="_M/DP_VID_INTER_LAT" data-ref="_M/DP_VID_INTER_LAT">DP_VID_INTER_LAT</dfn>		    0x028</u></td></tr>
<tr><th id="164">164</th><td></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/DP_VID_PROG_LAT" data-ref="_M/DP_VID_PROG_LAT">DP_VID_PROG_LAT</dfn>			    0x029</u></td></tr>
<tr><th id="166">166</th><td></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/DP_REP_LAT" data-ref="_M/DP_REP_LAT">DP_REP_LAT</dfn>			    0x02a</u></td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_DEL_INS0" data-ref="_M/DP_AUD_DEL_INS0">DP_AUD_DEL_INS0</dfn>			    0x02b</u></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_DEL_INS1" data-ref="_M/DP_AUD_DEL_INS1">DP_AUD_DEL_INS1</dfn>			    0x02c</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/DP_AUD_DEL_INS2" data-ref="_M/DP_AUD_DEL_INS2">DP_AUD_DEL_INS2</dfn>			    0x02d</u></td></tr>
<tr><th id="172">172</th><td><i>/* End of AV_SYNC_DATA_BLOCK */</i></td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVER_ALPM_CAP" data-ref="_M/DP_RECEIVER_ALPM_CAP">DP_RECEIVER_ALPM_CAP</dfn>		    0x02e   /* eDP 1.4 */</u></td></tr>
<tr><th id="175">175</th><td><u># define <dfn class="macro" id="_M/DP_ALPM_CAP" data-ref="_M/DP_ALPM_CAP">DP_ALPM_CAP</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="176">176</th><td></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_DEVICE_AUX_FRAME_SYNC_CAP" data-ref="_M/DP_SINK_DEVICE_AUX_FRAME_SYNC_CAP">DP_SINK_DEVICE_AUX_FRAME_SYNC_CAP</dfn>   0x02f   /* eDP 1.4 */</u></td></tr>
<tr><th id="178">178</th><td><u># define <dfn class="macro" id="_M/DP_AUX_FRAME_SYNC_CAP" data-ref="_M/DP_AUX_FRAME_SYNC_CAP">DP_AUX_FRAME_SYNC_CAP</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="179">179</th><td></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/DP_GUID" data-ref="_M/DP_GUID">DP_GUID</dfn>				    0x030   /* 1.2 */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_SUPPORT" data-ref="_M/DP_DSC_SUPPORT">DP_DSC_SUPPORT</dfn>                      0x060   /* DP 1.4 */</u></td></tr>
<tr><th id="183">183</th><td><u># define <dfn class="macro" id="_M/DP_DSC_DECOMPRESSION_IS_SUPPORTED" data-ref="_M/DP_DSC_DECOMPRESSION_IS_SUPPORTED">DP_DSC_DECOMPRESSION_IS_SUPPORTED</dfn>  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_REV" data-ref="_M/DP_DSC_REV">DP_DSC_REV</dfn>                          0x061</u></td></tr>
<tr><th id="186">186</th><td><u># define <dfn class="macro" id="_M/DP_DSC_MAJOR_MASK" data-ref="_M/DP_DSC_MAJOR_MASK">DP_DSC_MAJOR_MASK</dfn>                  (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="187">187</th><td><u># define <dfn class="macro" id="_M/DP_DSC_MINOR_MASK" data-ref="_M/DP_DSC_MINOR_MASK">DP_DSC_MINOR_MASK</dfn>                  (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="188">188</th><td><u># define <dfn class="macro" id="_M/DP_DSC_MAJOR_SHIFT" data-ref="_M/DP_DSC_MAJOR_SHIFT">DP_DSC_MAJOR_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="189">189</th><td><u># define <dfn class="macro" id="_M/DP_DSC_MINOR_SHIFT" data-ref="_M/DP_DSC_MINOR_SHIFT">DP_DSC_MINOR_SHIFT</dfn>                 4</u></td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_RC_BUF_BLK_SIZE" data-ref="_M/DP_DSC_RC_BUF_BLK_SIZE">DP_DSC_RC_BUF_BLK_SIZE</dfn>              0x062</u></td></tr>
<tr><th id="192">192</th><td><u># define <dfn class="macro" id="_M/DP_DSC_RC_BUF_BLK_SIZE_1" data-ref="_M/DP_DSC_RC_BUF_BLK_SIZE_1">DP_DSC_RC_BUF_BLK_SIZE_1</dfn>           0x0</u></td></tr>
<tr><th id="193">193</th><td><u># define <dfn class="macro" id="_M/DP_DSC_RC_BUF_BLK_SIZE_4" data-ref="_M/DP_DSC_RC_BUF_BLK_SIZE_4">DP_DSC_RC_BUF_BLK_SIZE_4</dfn>           0x1</u></td></tr>
<tr><th id="194">194</th><td><u># define <dfn class="macro" id="_M/DP_DSC_RC_BUF_BLK_SIZE_16" data-ref="_M/DP_DSC_RC_BUF_BLK_SIZE_16">DP_DSC_RC_BUF_BLK_SIZE_16</dfn>          0x2</u></td></tr>
<tr><th id="195">195</th><td><u># define <dfn class="macro" id="_M/DP_DSC_RC_BUF_BLK_SIZE_64" data-ref="_M/DP_DSC_RC_BUF_BLK_SIZE_64">DP_DSC_RC_BUF_BLK_SIZE_64</dfn>          0x3</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_RC_BUF_SIZE" data-ref="_M/DP_DSC_RC_BUF_SIZE">DP_DSC_RC_BUF_SIZE</dfn>                  0x063</u></td></tr>
<tr><th id="198">198</th><td></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_SLICE_CAP_1" data-ref="_M/DP_DSC_SLICE_CAP_1">DP_DSC_SLICE_CAP_1</dfn>                  0x064</u></td></tr>
<tr><th id="200">200</th><td><u># define <dfn class="macro" id="_M/DP_DSC_1_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_1_PER_DP_DSC_SINK">DP_DSC_1_PER_DP_DSC_SINK</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="201">201</th><td><u># define <dfn class="macro" id="_M/DP_DSC_2_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_2_PER_DP_DSC_SINK">DP_DSC_2_PER_DP_DSC_SINK</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="202">202</th><td><u># define <dfn class="macro" id="_M/DP_DSC_4_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_4_PER_DP_DSC_SINK">DP_DSC_4_PER_DP_DSC_SINK</dfn>           (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="203">203</th><td><u># define <dfn class="macro" id="_M/DP_DSC_6_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_6_PER_DP_DSC_SINK">DP_DSC_6_PER_DP_DSC_SINK</dfn>           (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="204">204</th><td><u># define <dfn class="macro" id="_M/DP_DSC_8_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_8_PER_DP_DSC_SINK">DP_DSC_8_PER_DP_DSC_SINK</dfn>           (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="205">205</th><td><u># define <dfn class="macro" id="_M/DP_DSC_10_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_10_PER_DP_DSC_SINK">DP_DSC_10_PER_DP_DSC_SINK</dfn>          (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="206">206</th><td><u># define <dfn class="macro" id="_M/DP_DSC_12_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_12_PER_DP_DSC_SINK">DP_DSC_12_PER_DP_DSC_SINK</dfn>          (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="207">207</th><td></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH">DP_DSC_LINE_BUF_BIT_DEPTH</dfn>           0x065</u></td></tr>
<tr><th id="209">209</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_MASK" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_MASK">DP_DSC_LINE_BUF_BIT_DEPTH_MASK</dfn>     (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="210">210</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_9" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_9">DP_DSC_LINE_BUF_BIT_DEPTH_9</dfn>        0x0</u></td></tr>
<tr><th id="211">211</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_10" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_10">DP_DSC_LINE_BUF_BIT_DEPTH_10</dfn>       0x1</u></td></tr>
<tr><th id="212">212</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_11" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_11">DP_DSC_LINE_BUF_BIT_DEPTH_11</dfn>       0x2</u></td></tr>
<tr><th id="213">213</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_12" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_12">DP_DSC_LINE_BUF_BIT_DEPTH_12</dfn>       0x3</u></td></tr>
<tr><th id="214">214</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_13" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_13">DP_DSC_LINE_BUF_BIT_DEPTH_13</dfn>       0x4</u></td></tr>
<tr><th id="215">215</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_14" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_14">DP_DSC_LINE_BUF_BIT_DEPTH_14</dfn>       0x5</u></td></tr>
<tr><th id="216">216</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_15" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_15">DP_DSC_LINE_BUF_BIT_DEPTH_15</dfn>       0x6</u></td></tr>
<tr><th id="217">217</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_16" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_16">DP_DSC_LINE_BUF_BIT_DEPTH_16</dfn>       0x7</u></td></tr>
<tr><th id="218">218</th><td><u># define <dfn class="macro" id="_M/DP_DSC_LINE_BUF_BIT_DEPTH_8" data-ref="_M/DP_DSC_LINE_BUF_BIT_DEPTH_8">DP_DSC_LINE_BUF_BIT_DEPTH_8</dfn>        0x8</u></td></tr>
<tr><th id="219">219</th><td></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_BLK_PREDICTION_SUPPORT" data-ref="_M/DP_DSC_BLK_PREDICTION_SUPPORT">DP_DSC_BLK_PREDICTION_SUPPORT</dfn>       0x066</u></td></tr>
<tr><th id="221">221</th><td><u># define <dfn class="macro" id="_M/DP_DSC_BLK_PREDICTION_IS_SUPPORTED" data-ref="_M/DP_DSC_BLK_PREDICTION_IS_SUPPORTED">DP_DSC_BLK_PREDICTION_IS_SUPPORTED</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_MAX_BITS_PER_PIXEL_LOW" data-ref="_M/DP_DSC_MAX_BITS_PER_PIXEL_LOW">DP_DSC_MAX_BITS_PER_PIXEL_LOW</dfn>       0x067   /* eDP 1.4 */</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_MAX_BITS_PER_PIXEL_HI" data-ref="_M/DP_DSC_MAX_BITS_PER_PIXEL_HI">DP_DSC_MAX_BITS_PER_PIXEL_HI</dfn>        0x068   /* eDP 1.4 */</u></td></tr>
<tr><th id="226">226</th><td></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_DEC_COLOR_FORMAT_CAP" data-ref="_M/DP_DSC_DEC_COLOR_FORMAT_CAP">DP_DSC_DEC_COLOR_FORMAT_CAP</dfn>         0x069</u></td></tr>
<tr><th id="228">228</th><td><u># define <dfn class="macro" id="_M/DP_DSC_RGB" data-ref="_M/DP_DSC_RGB">DP_DSC_RGB</dfn>                         (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="229">229</th><td><u># define <dfn class="macro" id="_M/DP_DSC_YCbCr444" data-ref="_M/DP_DSC_YCbCr444">DP_DSC_YCbCr444</dfn>                    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="230">230</th><td><u># define <dfn class="macro" id="_M/DP_DSC_YCbCr422_Simple" data-ref="_M/DP_DSC_YCbCr422_Simple">DP_DSC_YCbCr422_Simple</dfn>             (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="231">231</th><td><u># define <dfn class="macro" id="_M/DP_DSC_YCbCr422_Native" data-ref="_M/DP_DSC_YCbCr422_Native">DP_DSC_YCbCr422_Native</dfn>             (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="232">232</th><td><u># define <dfn class="macro" id="_M/DP_DSC_YCbCr420_Native" data-ref="_M/DP_DSC_YCbCr420_Native">DP_DSC_YCbCr420_Native</dfn>             (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_DEC_COLOR_DEPTH_CAP" data-ref="_M/DP_DSC_DEC_COLOR_DEPTH_CAP">DP_DSC_DEC_COLOR_DEPTH_CAP</dfn>          0x06A</u></td></tr>
<tr><th id="235">235</th><td><u># define <dfn class="macro" id="_M/DP_DSC_8_BPC" data-ref="_M/DP_DSC_8_BPC">DP_DSC_8_BPC</dfn>                       (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="236">236</th><td><u># define <dfn class="macro" id="_M/DP_DSC_10_BPC" data-ref="_M/DP_DSC_10_BPC">DP_DSC_10_BPC</dfn>                      (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="237">237</th><td><u># define <dfn class="macro" id="_M/DP_DSC_12_BPC" data-ref="_M/DP_DSC_12_BPC">DP_DSC_12_BPC</dfn>                      (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_PEAK_THROUGHPUT" data-ref="_M/DP_DSC_PEAK_THROUGHPUT">DP_DSC_PEAK_THROUGHPUT</dfn>              0x06B</u></td></tr>
<tr><th id="240">240</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_MASK" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_MASK">DP_DSC_THROUGHPUT_MODE_0_MASK</dfn>      (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="241">241</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_SHIFT" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_SHIFT">DP_DSC_THROUGHPUT_MODE_0_SHIFT</dfn>     0</u></td></tr>
<tr><th id="242">242</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_340" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_340">DP_DSC_THROUGHPUT_MODE_0_340</dfn>       (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="243">243</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_400" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_400">DP_DSC_THROUGHPUT_MODE_0_400</dfn>       (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="244">244</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_450" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_450">DP_DSC_THROUGHPUT_MODE_0_450</dfn>       (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="245">245</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_500" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_500">DP_DSC_THROUGHPUT_MODE_0_500</dfn>       (4 &lt;&lt; 0)</u></td></tr>
<tr><th id="246">246</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_550" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_550">DP_DSC_THROUGHPUT_MODE_0_550</dfn>       (5 &lt;&lt; 0)</u></td></tr>
<tr><th id="247">247</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_600" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_600">DP_DSC_THROUGHPUT_MODE_0_600</dfn>       (6 &lt;&lt; 0)</u></td></tr>
<tr><th id="248">248</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_650" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_650">DP_DSC_THROUGHPUT_MODE_0_650</dfn>       (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="249">249</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_700" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_700">DP_DSC_THROUGHPUT_MODE_0_700</dfn>       (8 &lt;&lt; 0)</u></td></tr>
<tr><th id="250">250</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_750" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_750">DP_DSC_THROUGHPUT_MODE_0_750</dfn>       (9 &lt;&lt; 0)</u></td></tr>
<tr><th id="251">251</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_800" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_800">DP_DSC_THROUGHPUT_MODE_0_800</dfn>       (10 &lt;&lt; 0)</u></td></tr>
<tr><th id="252">252</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_850" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_850">DP_DSC_THROUGHPUT_MODE_0_850</dfn>       (11 &lt;&lt; 0)</u></td></tr>
<tr><th id="253">253</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_900" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_900">DP_DSC_THROUGHPUT_MODE_0_900</dfn>       (12 &lt;&lt; 0)</u></td></tr>
<tr><th id="254">254</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_950" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_950">DP_DSC_THROUGHPUT_MODE_0_950</dfn>       (13 &lt;&lt; 0)</u></td></tr>
<tr><th id="255">255</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_0_1000" data-ref="_M/DP_DSC_THROUGHPUT_MODE_0_1000">DP_DSC_THROUGHPUT_MODE_0_1000</dfn>      (14 &lt;&lt; 0)</u></td></tr>
<tr><th id="256">256</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_MASK" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_MASK">DP_DSC_THROUGHPUT_MODE_1_MASK</dfn>      (0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="257">257</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_SHIFT" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_SHIFT">DP_DSC_THROUGHPUT_MODE_1_SHIFT</dfn>     4</u></td></tr>
<tr><th id="258">258</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_340" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_340">DP_DSC_THROUGHPUT_MODE_1_340</dfn>       (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="259">259</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_400" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_400">DP_DSC_THROUGHPUT_MODE_1_400</dfn>       (2 &lt;&lt; 4)</u></td></tr>
<tr><th id="260">260</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_450" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_450">DP_DSC_THROUGHPUT_MODE_1_450</dfn>       (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="261">261</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_500" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_500">DP_DSC_THROUGHPUT_MODE_1_500</dfn>       (4 &lt;&lt; 4)</u></td></tr>
<tr><th id="262">262</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_550" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_550">DP_DSC_THROUGHPUT_MODE_1_550</dfn>       (5 &lt;&lt; 4)</u></td></tr>
<tr><th id="263">263</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_600" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_600">DP_DSC_THROUGHPUT_MODE_1_600</dfn>       (6 &lt;&lt; 4)</u></td></tr>
<tr><th id="264">264</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_650" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_650">DP_DSC_THROUGHPUT_MODE_1_650</dfn>       (7 &lt;&lt; 4)</u></td></tr>
<tr><th id="265">265</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_700" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_700">DP_DSC_THROUGHPUT_MODE_1_700</dfn>       (8 &lt;&lt; 4)</u></td></tr>
<tr><th id="266">266</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_750" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_750">DP_DSC_THROUGHPUT_MODE_1_750</dfn>       (9 &lt;&lt; 4)</u></td></tr>
<tr><th id="267">267</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_800" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_800">DP_DSC_THROUGHPUT_MODE_1_800</dfn>       (10 &lt;&lt; 4)</u></td></tr>
<tr><th id="268">268</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_850" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_850">DP_DSC_THROUGHPUT_MODE_1_850</dfn>       (11 &lt;&lt; 4)</u></td></tr>
<tr><th id="269">269</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_900" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_900">DP_DSC_THROUGHPUT_MODE_1_900</dfn>       (12 &lt;&lt; 4)</u></td></tr>
<tr><th id="270">270</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_950" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_950">DP_DSC_THROUGHPUT_MODE_1_950</dfn>       (13 &lt;&lt; 4)</u></td></tr>
<tr><th id="271">271</th><td><u># define <dfn class="macro" id="_M/DP_DSC_THROUGHPUT_MODE_1_1000" data-ref="_M/DP_DSC_THROUGHPUT_MODE_1_1000">DP_DSC_THROUGHPUT_MODE_1_1000</dfn>      (14 &lt;&lt; 4)</u></td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_MAX_SLICE_WIDTH" data-ref="_M/DP_DSC_MAX_SLICE_WIDTH">DP_DSC_MAX_SLICE_WIDTH</dfn>              0x06C</u></td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_SLICE_CAP_2" data-ref="_M/DP_DSC_SLICE_CAP_2">DP_DSC_SLICE_CAP_2</dfn>                  0x06D</u></td></tr>
<tr><th id="276">276</th><td><u># define <dfn class="macro" id="_M/DP_DSC_16_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_16_PER_DP_DSC_SINK">DP_DSC_16_PER_DP_DSC_SINK</dfn>          (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="277">277</th><td><u># define <dfn class="macro" id="_M/DP_DSC_20_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_20_PER_DP_DSC_SINK">DP_DSC_20_PER_DP_DSC_SINK</dfn>          (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="278">278</th><td><u># define <dfn class="macro" id="_M/DP_DSC_24_PER_DP_DSC_SINK" data-ref="_M/DP_DSC_24_PER_DP_DSC_SINK">DP_DSC_24_PER_DP_DSC_SINK</dfn>          (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_BITS_PER_PIXEL_INC" data-ref="_M/DP_DSC_BITS_PER_PIXEL_INC">DP_DSC_BITS_PER_PIXEL_INC</dfn>           0x06F</u></td></tr>
<tr><th id="281">281</th><td><u># define <dfn class="macro" id="_M/DP_DSC_BITS_PER_PIXEL_1_16" data-ref="_M/DP_DSC_BITS_PER_PIXEL_1_16">DP_DSC_BITS_PER_PIXEL_1_16</dfn>         0x0</u></td></tr>
<tr><th id="282">282</th><td><u># define <dfn class="macro" id="_M/DP_DSC_BITS_PER_PIXEL_1_8" data-ref="_M/DP_DSC_BITS_PER_PIXEL_1_8">DP_DSC_BITS_PER_PIXEL_1_8</dfn>          0x1</u></td></tr>
<tr><th id="283">283</th><td><u># define <dfn class="macro" id="_M/DP_DSC_BITS_PER_PIXEL_1_4" data-ref="_M/DP_DSC_BITS_PER_PIXEL_1_4">DP_DSC_BITS_PER_PIXEL_1_4</dfn>          0x2</u></td></tr>
<tr><th id="284">284</th><td><u># define <dfn class="macro" id="_M/DP_DSC_BITS_PER_PIXEL_1_2" data-ref="_M/DP_DSC_BITS_PER_PIXEL_1_2">DP_DSC_BITS_PER_PIXEL_1_2</dfn>          0x3</u></td></tr>
<tr><th id="285">285</th><td><u># define <dfn class="macro" id="_M/DP_DSC_BITS_PER_PIXEL_1" data-ref="_M/DP_DSC_BITS_PER_PIXEL_1">DP_DSC_BITS_PER_PIXEL_1</dfn>            0x4</u></td></tr>
<tr><th id="286">286</th><td></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/DP_PSR_SUPPORT" data-ref="_M/DP_PSR_SUPPORT">DP_PSR_SUPPORT</dfn>                      0x070   /* XXX 1.2? */</u></td></tr>
<tr><th id="288">288</th><td><u># define <dfn class="macro" id="_M/DP_PSR_IS_SUPPORTED" data-ref="_M/DP_PSR_IS_SUPPORTED">DP_PSR_IS_SUPPORTED</dfn>                1</u></td></tr>
<tr><th id="289">289</th><td><u># define <dfn class="macro" id="_M/DP_PSR2_IS_SUPPORTED" data-ref="_M/DP_PSR2_IS_SUPPORTED">DP_PSR2_IS_SUPPORTED</dfn>		    2	    /* eDP 1.4 */</u></td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/DP_PSR_CAPS" data-ref="_M/DP_PSR_CAPS">DP_PSR_CAPS</dfn>                         0x071   /* XXX 1.2? */</u></td></tr>
<tr><th id="292">292</th><td><u># define <dfn class="macro" id="_M/DP_PSR_NO_TRAIN_ON_EXIT" data-ref="_M/DP_PSR_NO_TRAIN_ON_EXIT">DP_PSR_NO_TRAIN_ON_EXIT</dfn>            1</u></td></tr>
<tr><th id="293">293</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_330" data-ref="_M/DP_PSR_SETUP_TIME_330">DP_PSR_SETUP_TIME_330</dfn>              (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="294">294</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_275" data-ref="_M/DP_PSR_SETUP_TIME_275">DP_PSR_SETUP_TIME_275</dfn>              (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="295">295</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_220" data-ref="_M/DP_PSR_SETUP_TIME_220">DP_PSR_SETUP_TIME_220</dfn>              (2 &lt;&lt; 1)</u></td></tr>
<tr><th id="296">296</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_165" data-ref="_M/DP_PSR_SETUP_TIME_165">DP_PSR_SETUP_TIME_165</dfn>              (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="297">297</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_110" data-ref="_M/DP_PSR_SETUP_TIME_110">DP_PSR_SETUP_TIME_110</dfn>              (4 &lt;&lt; 1)</u></td></tr>
<tr><th id="298">298</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_55" data-ref="_M/DP_PSR_SETUP_TIME_55">DP_PSR_SETUP_TIME_55</dfn>               (5 &lt;&lt; 1)</u></td></tr>
<tr><th id="299">299</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_0" data-ref="_M/DP_PSR_SETUP_TIME_0">DP_PSR_SETUP_TIME_0</dfn>                (6 &lt;&lt; 1)</u></td></tr>
<tr><th id="300">300</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_MASK" data-ref="_M/DP_PSR_SETUP_TIME_MASK">DP_PSR_SETUP_TIME_MASK</dfn>             (7 &lt;&lt; 1)</u></td></tr>
<tr><th id="301">301</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SETUP_TIME_SHIFT" data-ref="_M/DP_PSR_SETUP_TIME_SHIFT">DP_PSR_SETUP_TIME_SHIFT</dfn>            1</u></td></tr>
<tr><th id="302">302</th><td><u># define <dfn class="macro" id="_M/DP_PSR2_SU_Y_COORDINATE_REQUIRED" data-ref="_M/DP_PSR2_SU_Y_COORDINATE_REQUIRED">DP_PSR2_SU_Y_COORDINATE_REQUIRED</dfn>   (1 &lt;&lt; 4)  /* eDP 1.4a */</u></td></tr>
<tr><th id="303">303</th><td><u># define <dfn class="macro" id="_M/DP_PSR2_SU_GRANULARITY_REQUIRED" data-ref="_M/DP_PSR2_SU_GRANULARITY_REQUIRED">DP_PSR2_SU_GRANULARITY_REQUIRED</dfn>    (1 &lt;&lt; 5)  /* eDP 1.4b */</u></td></tr>
<tr><th id="304">304</th><td><i>/*</i></td></tr>
<tr><th id="305">305</th><td><i> * 0x80-0x8f describe downstream port capabilities, but there are two layouts</i></td></tr>
<tr><th id="306">306</th><td><i> * based on whether DP_DETAILED_CAP_INFO_AVAILABLE was set.  If it was not,</i></td></tr>
<tr><th id="307">307</th><td><i> * each port's descriptor is one byte wide.  If it was set, each port's is</i></td></tr>
<tr><th id="308">308</th><td><i> * four bytes wide, starting with the one byte from the base info.  As of</i></td></tr>
<tr><th id="309">309</th><td><i> * DP interop v1.1a only VGA defines additional detail.</i></td></tr>
<tr><th id="310">310</th><td><i> */</i></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><i>/* offset 0 */</i></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/DP_DOWNSTREAM_PORT_0" data-ref="_M/DP_DOWNSTREAM_PORT_0">DP_DOWNSTREAM_PORT_0</dfn>		    0x80</u></td></tr>
<tr><th id="314">314</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_MASK" data-ref="_M/DP_DS_PORT_TYPE_MASK">DP_DS_PORT_TYPE_MASK</dfn>		    (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="315">315</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_DP" data-ref="_M/DP_DS_PORT_TYPE_DP">DP_DS_PORT_TYPE_DP</dfn>		    0</u></td></tr>
<tr><th id="316">316</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_VGA" data-ref="_M/DP_DS_PORT_TYPE_VGA">DP_DS_PORT_TYPE_VGA</dfn>		    1</u></td></tr>
<tr><th id="317">317</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_DVI" data-ref="_M/DP_DS_PORT_TYPE_DVI">DP_DS_PORT_TYPE_DVI</dfn>		    2</u></td></tr>
<tr><th id="318">318</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_HDMI" data-ref="_M/DP_DS_PORT_TYPE_HDMI">DP_DS_PORT_TYPE_HDMI</dfn>		    3</u></td></tr>
<tr><th id="319">319</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_NON_EDID" data-ref="_M/DP_DS_PORT_TYPE_NON_EDID">DP_DS_PORT_TYPE_NON_EDID</dfn>	    4</u></td></tr>
<tr><th id="320">320</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_DP_DUALMODE" data-ref="_M/DP_DS_PORT_TYPE_DP_DUALMODE">DP_DS_PORT_TYPE_DP_DUALMODE</dfn>        5</u></td></tr>
<tr><th id="321">321</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_TYPE_WIRELESS" data-ref="_M/DP_DS_PORT_TYPE_WIRELESS">DP_DS_PORT_TYPE_WIRELESS</dfn>           6</u></td></tr>
<tr><th id="322">322</th><td><u># define <dfn class="macro" id="_M/DP_DS_PORT_HPD" data-ref="_M/DP_DS_PORT_HPD">DP_DS_PORT_HPD</dfn>			    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="323">323</th><td><i>/* offset 1 for VGA is maximum megapixels per second / 8 */</i></td></tr>
<tr><th id="324">324</th><td><i>/* offset 2 */</i></td></tr>
<tr><th id="325">325</th><td><u># define <dfn class="macro" id="_M/DP_DS_MAX_BPC_MASK" data-ref="_M/DP_DS_MAX_BPC_MASK">DP_DS_MAX_BPC_MASK</dfn>	            (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="326">326</th><td><u># define <dfn class="macro" id="_M/DP_DS_8BPC" data-ref="_M/DP_DS_8BPC">DP_DS_8BPC</dfn>		            0</u></td></tr>
<tr><th id="327">327</th><td><u># define <dfn class="macro" id="_M/DP_DS_10BPC" data-ref="_M/DP_DS_10BPC">DP_DS_10BPC</dfn>		            1</u></td></tr>
<tr><th id="328">328</th><td><u># define <dfn class="macro" id="_M/DP_DS_12BPC" data-ref="_M/DP_DS_12BPC">DP_DS_12BPC</dfn>		            2</u></td></tr>
<tr><th id="329">329</th><td><u># define <dfn class="macro" id="_M/DP_DS_16BPC" data-ref="_M/DP_DS_16BPC">DP_DS_16BPC</dfn>		            3</u></td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><i>/* link configuration */</i></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/DP_LINK_BW_SET" data-ref="_M/DP_LINK_BW_SET">DP_LINK_BW_SET</dfn>		            0x100</u></td></tr>
<tr><th id="333">333</th><td><u># define <dfn class="macro" id="_M/DP_LINK_RATE_TABLE" data-ref="_M/DP_LINK_RATE_TABLE">DP_LINK_RATE_TABLE</dfn>		    0x00    /* eDP 1.4 */</u></td></tr>
<tr><th id="334">334</th><td><u># define <dfn class="macro" id="_M/DP_LINK_BW_1_62" data-ref="_M/DP_LINK_BW_1_62">DP_LINK_BW_1_62</dfn>		    0x06</u></td></tr>
<tr><th id="335">335</th><td><u># define <dfn class="macro" id="_M/DP_LINK_BW_2_7" data-ref="_M/DP_LINK_BW_2_7">DP_LINK_BW_2_7</dfn>			    0x0a</u></td></tr>
<tr><th id="336">336</th><td><u># define <dfn class="macro" id="_M/DP_LINK_BW_5_4" data-ref="_M/DP_LINK_BW_5_4">DP_LINK_BW_5_4</dfn>			    0x14    /* 1.2 */</u></td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/DP_LANE_COUNT_SET" data-ref="_M/DP_LANE_COUNT_SET">DP_LANE_COUNT_SET</dfn>	            0x101</u></td></tr>
<tr><th id="339">339</th><td><u># define <dfn class="macro" id="_M/DP_LANE_COUNT_MASK" data-ref="_M/DP_LANE_COUNT_MASK">DP_LANE_COUNT_MASK</dfn>		    0x0f</u></td></tr>
<tr><th id="340">340</th><td><u># define <dfn class="macro" id="_M/DP_LANE_COUNT_ENHANCED_FRAME_EN" data-ref="_M/DP_LANE_COUNT_ENHANCED_FRAME_EN">DP_LANE_COUNT_ENHANCED_FRAME_EN</dfn>    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="341">341</th><td></td></tr>
<tr><th id="342">342</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_PATTERN_SET" data-ref="_M/DP_TRAINING_PATTERN_SET">DP_TRAINING_PATTERN_SET</dfn>	            0x102</u></td></tr>
<tr><th id="343">343</th><td><u># define <dfn class="macro" id="_M/DP_TRAINING_PATTERN_DISABLE" data-ref="_M/DP_TRAINING_PATTERN_DISABLE">DP_TRAINING_PATTERN_DISABLE</dfn>	    0</u></td></tr>
<tr><th id="344">344</th><td><u># define <dfn class="macro" id="_M/DP_TRAINING_PATTERN_1" data-ref="_M/DP_TRAINING_PATTERN_1">DP_TRAINING_PATTERN_1</dfn>		    1</u></td></tr>
<tr><th id="345">345</th><td><u># define <dfn class="macro" id="_M/DP_TRAINING_PATTERN_2" data-ref="_M/DP_TRAINING_PATTERN_2">DP_TRAINING_PATTERN_2</dfn>		    2</u></td></tr>
<tr><th id="346">346</th><td><u># define <dfn class="macro" id="_M/DP_TRAINING_PATTERN_3" data-ref="_M/DP_TRAINING_PATTERN_3">DP_TRAINING_PATTERN_3</dfn>		    3	    /* 1.2 */</u></td></tr>
<tr><th id="347">347</th><td><u># define <dfn class="macro" id="_M/DP_TRAINING_PATTERN_MASK" data-ref="_M/DP_TRAINING_PATTERN_MASK">DP_TRAINING_PATTERN_MASK</dfn>	    0x3</u></td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i>/* DPCD 1.1 only. For DPCD &gt;= 1.2 see per-lane DP_LINK_QUAL_LANEn_SET */</i></td></tr>
<tr><th id="350">350</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_11_DISABLE" data-ref="_M/DP_LINK_QUAL_PATTERN_11_DISABLE">DP_LINK_QUAL_PATTERN_11_DISABLE</dfn>    (0 &lt;&lt; 2)</u></td></tr>
<tr><th id="351">351</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_11_D10_2" data-ref="_M/DP_LINK_QUAL_PATTERN_11_D10_2">DP_LINK_QUAL_PATTERN_11_D10_2</dfn>	    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="352">352</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_11_ERROR_RATE" data-ref="_M/DP_LINK_QUAL_PATTERN_11_ERROR_RATE">DP_LINK_QUAL_PATTERN_11_ERROR_RATE</dfn> (2 &lt;&lt; 2)</u></td></tr>
<tr><th id="353">353</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_11_PRBS7" data-ref="_M/DP_LINK_QUAL_PATTERN_11_PRBS7">DP_LINK_QUAL_PATTERN_11_PRBS7</dfn>	    (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="354">354</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_11_MASK" data-ref="_M/DP_LINK_QUAL_PATTERN_11_MASK">DP_LINK_QUAL_PATTERN_11_MASK</dfn>	    (3 &lt;&lt; 2)</u></td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td><u># define <dfn class="macro" id="_M/DP_RECOVERED_CLOCK_OUT_EN" data-ref="_M/DP_RECOVERED_CLOCK_OUT_EN">DP_RECOVERED_CLOCK_OUT_EN</dfn>	    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="357">357</th><td><u># define <dfn class="macro" id="_M/DP_LINK_SCRAMBLING_DISABLE" data-ref="_M/DP_LINK_SCRAMBLING_DISABLE">DP_LINK_SCRAMBLING_DISABLE</dfn>	    (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td><u># define <dfn class="macro" id="_M/DP_SYMBOL_ERROR_COUNT_BOTH" data-ref="_M/DP_SYMBOL_ERROR_COUNT_BOTH">DP_SYMBOL_ERROR_COUNT_BOTH</dfn>	    (0 &lt;&lt; 6)</u></td></tr>
<tr><th id="360">360</th><td><u># define <dfn class="macro" id="_M/DP_SYMBOL_ERROR_COUNT_DISPARITY" data-ref="_M/DP_SYMBOL_ERROR_COUNT_DISPARITY">DP_SYMBOL_ERROR_COUNT_DISPARITY</dfn>    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="361">361</th><td><u># define <dfn class="macro" id="_M/DP_SYMBOL_ERROR_COUNT_SYMBOL" data-ref="_M/DP_SYMBOL_ERROR_COUNT_SYMBOL">DP_SYMBOL_ERROR_COUNT_SYMBOL</dfn>	    (2 &lt;&lt; 6)</u></td></tr>
<tr><th id="362">362</th><td><u># define <dfn class="macro" id="_M/DP_SYMBOL_ERROR_COUNT_MASK" data-ref="_M/DP_SYMBOL_ERROR_COUNT_MASK">DP_SYMBOL_ERROR_COUNT_MASK</dfn>	    (3 &lt;&lt; 6)</u></td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_LANE0_SET" data-ref="_M/DP_TRAINING_LANE0_SET">DP_TRAINING_LANE0_SET</dfn>		    0x103</u></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_LANE1_SET" data-ref="_M/DP_TRAINING_LANE1_SET">DP_TRAINING_LANE1_SET</dfn>		    0x104</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_LANE2_SET" data-ref="_M/DP_TRAINING_LANE2_SET">DP_TRAINING_LANE2_SET</dfn>		    0x105</u></td></tr>
<tr><th id="367">367</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_LANE3_SET" data-ref="_M/DP_TRAINING_LANE3_SET">DP_TRAINING_LANE3_SET</dfn>		    0x106</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_VOLTAGE_SWING_MASK" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_MASK">DP_TRAIN_VOLTAGE_SWING_MASK</dfn>	    0x3</u></td></tr>
<tr><th id="370">370</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_VOLTAGE_SWING_SHIFT" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_SHIFT">DP_TRAIN_VOLTAGE_SWING_SHIFT</dfn>	    0</u></td></tr>
<tr><th id="371">371</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_MAX_SWING_REACHED" data-ref="_M/DP_TRAIN_MAX_SWING_REACHED">DP_TRAIN_MAX_SWING_REACHED</dfn>	    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="372">372</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_0" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_0">DP_TRAIN_VOLTAGE_SWING_LEVEL_0</dfn> (0 &lt;&lt; 0)</u></td></tr>
<tr><th id="373">373</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_1" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_1">DP_TRAIN_VOLTAGE_SWING_LEVEL_1</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="374">374</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_2" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_2">DP_TRAIN_VOLTAGE_SWING_LEVEL_2</dfn> (2 &lt;&lt; 0)</u></td></tr>
<tr><th id="375">375</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_3" data-ref="_M/DP_TRAIN_VOLTAGE_SWING_LEVEL_3">DP_TRAIN_VOLTAGE_SWING_LEVEL_3</dfn> (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_PRE_EMPHASIS_MASK" data-ref="_M/DP_TRAIN_PRE_EMPHASIS_MASK">DP_TRAIN_PRE_EMPHASIS_MASK</dfn>	    (3 &lt;&lt; 3)</u></td></tr>
<tr><th id="378">378</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_PRE_EMPH_LEVEL_0" data-ref="_M/DP_TRAIN_PRE_EMPH_LEVEL_0">DP_TRAIN_PRE_EMPH_LEVEL_0</dfn>		(0 &lt;&lt; 3)</u></td></tr>
<tr><th id="379">379</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_PRE_EMPH_LEVEL_1" data-ref="_M/DP_TRAIN_PRE_EMPH_LEVEL_1">DP_TRAIN_PRE_EMPH_LEVEL_1</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="380">380</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_PRE_EMPH_LEVEL_2" data-ref="_M/DP_TRAIN_PRE_EMPH_LEVEL_2">DP_TRAIN_PRE_EMPH_LEVEL_2</dfn>		(2 &lt;&lt; 3)</u></td></tr>
<tr><th id="381">381</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_PRE_EMPH_LEVEL_3" data-ref="_M/DP_TRAIN_PRE_EMPH_LEVEL_3">DP_TRAIN_PRE_EMPH_LEVEL_3</dfn>		(3 &lt;&lt; 3)</u></td></tr>
<tr><th id="382">382</th><td></td></tr>
<tr><th id="383">383</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_PRE_EMPHASIS_SHIFT" data-ref="_M/DP_TRAIN_PRE_EMPHASIS_SHIFT">DP_TRAIN_PRE_EMPHASIS_SHIFT</dfn>	    3</u></td></tr>
<tr><th id="384">384</th><td><u># define <dfn class="macro" id="_M/DP_TRAIN_MAX_PRE_EMPHASIS_REACHED" data-ref="_M/DP_TRAIN_MAX_PRE_EMPHASIS_REACHED">DP_TRAIN_MAX_PRE_EMPHASIS_REACHED</dfn>  (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define <dfn class="macro" id="_M/DP_DOWNSPREAD_CTRL" data-ref="_M/DP_DOWNSPREAD_CTRL">DP_DOWNSPREAD_CTRL</dfn>		    0x107</u></td></tr>
<tr><th id="387">387</th><td><u># define <dfn class="macro" id="_M/DP_SPREAD_AMP_0_5" data-ref="_M/DP_SPREAD_AMP_0_5">DP_SPREAD_AMP_0_5</dfn>		    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="388">388</th><td><u># define <dfn class="macro" id="_M/DP_MSA_TIMING_PAR_IGNORE_EN" data-ref="_M/DP_MSA_TIMING_PAR_IGNORE_EN">DP_MSA_TIMING_PAR_IGNORE_EN</dfn>	    (1 &lt;&lt; 7) /* eDP */</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define <dfn class="macro" id="_M/DP_MAIN_LINK_CHANNEL_CODING_SET" data-ref="_M/DP_MAIN_LINK_CHANNEL_CODING_SET">DP_MAIN_LINK_CHANNEL_CODING_SET</dfn>	    0x108</u></td></tr>
<tr><th id="391">391</th><td><u># define <dfn class="macro" id="_M/DP_SET_ANSI_8B10B" data-ref="_M/DP_SET_ANSI_8B10B">DP_SET_ANSI_8B10B</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td><u>#define <dfn class="macro" id="_M/DP_I2C_SPEED_CONTROL_STATUS" data-ref="_M/DP_I2C_SPEED_CONTROL_STATUS">DP_I2C_SPEED_CONTROL_STATUS</dfn>	    0x109   /* DPI */</u></td></tr>
<tr><th id="394">394</th><td><i>/* bitmask as for DP_I2C_SPEED_CAP */</i></td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_CONFIGURATION_SET" data-ref="_M/DP_EDP_CONFIGURATION_SET">DP_EDP_CONFIGURATION_SET</dfn>            0x10a   /* XXX 1.2? */</u></td></tr>
<tr><th id="397">397</th><td><u># define <dfn class="macro" id="_M/DP_ALTERNATE_SCRAMBLER_RESET_ENABLE" data-ref="_M/DP_ALTERNATE_SCRAMBLER_RESET_ENABLE">DP_ALTERNATE_SCRAMBLER_RESET_ENABLE</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="398">398</th><td><u># define <dfn class="macro" id="_M/DP_FRAMING_CHANGE_ENABLE" data-ref="_M/DP_FRAMING_CHANGE_ENABLE">DP_FRAMING_CHANGE_ENABLE</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="399">399</th><td><u># define <dfn class="macro" id="_M/DP_PANEL_SELF_TEST_ENABLE" data-ref="_M/DP_PANEL_SELF_TEST_ENABLE">DP_PANEL_SELF_TEST_ENABLE</dfn>	    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="400">400</th><td></td></tr>
<tr><th id="401">401</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_QUAL_LANE0_SET" data-ref="_M/DP_LINK_QUAL_LANE0_SET">DP_LINK_QUAL_LANE0_SET</dfn>		    0x10b   /* DPCD &gt;= 1.2 */</u></td></tr>
<tr><th id="402">402</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_QUAL_LANE1_SET" data-ref="_M/DP_LINK_QUAL_LANE1_SET">DP_LINK_QUAL_LANE1_SET</dfn>		    0x10c</u></td></tr>
<tr><th id="403">403</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_QUAL_LANE2_SET" data-ref="_M/DP_LINK_QUAL_LANE2_SET">DP_LINK_QUAL_LANE2_SET</dfn>		    0x10d</u></td></tr>
<tr><th id="404">404</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_QUAL_LANE3_SET" data-ref="_M/DP_LINK_QUAL_LANE3_SET">DP_LINK_QUAL_LANE3_SET</dfn>		    0x10e</u></td></tr>
<tr><th id="405">405</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_DISABLE" data-ref="_M/DP_LINK_QUAL_PATTERN_DISABLE">DP_LINK_QUAL_PATTERN_DISABLE</dfn>	    0</u></td></tr>
<tr><th id="406">406</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_D10_2" data-ref="_M/DP_LINK_QUAL_PATTERN_D10_2">DP_LINK_QUAL_PATTERN_D10_2</dfn>	    1</u></td></tr>
<tr><th id="407">407</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_ERROR_RATE" data-ref="_M/DP_LINK_QUAL_PATTERN_ERROR_RATE">DP_LINK_QUAL_PATTERN_ERROR_RATE</dfn>    2</u></td></tr>
<tr><th id="408">408</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_PRBS7" data-ref="_M/DP_LINK_QUAL_PATTERN_PRBS7">DP_LINK_QUAL_PATTERN_PRBS7</dfn>	    3</u></td></tr>
<tr><th id="409">409</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_80BIT_CUSTOM" data-ref="_M/DP_LINK_QUAL_PATTERN_80BIT_CUSTOM">DP_LINK_QUAL_PATTERN_80BIT_CUSTOM</dfn>  4</u></td></tr>
<tr><th id="410">410</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_HBR2_EYE" data-ref="_M/DP_LINK_QUAL_PATTERN_HBR2_EYE">DP_LINK_QUAL_PATTERN_HBR2_EYE</dfn>      5</u></td></tr>
<tr><th id="411">411</th><td><u># define <dfn class="macro" id="_M/DP_LINK_QUAL_PATTERN_MASK" data-ref="_M/DP_LINK_QUAL_PATTERN_MASK">DP_LINK_QUAL_PATTERN_MASK</dfn>	    7</u></td></tr>
<tr><th id="412">412</th><td></td></tr>
<tr><th id="413">413</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_LANE0_1_SET2" data-ref="_M/DP_TRAINING_LANE0_1_SET2">DP_TRAINING_LANE0_1_SET2</dfn>	    0x10f</u></td></tr>
<tr><th id="414">414</th><td><u>#define <dfn class="macro" id="_M/DP_TRAINING_LANE2_3_SET2" data-ref="_M/DP_TRAINING_LANE2_3_SET2">DP_TRAINING_LANE2_3_SET2</dfn>	    0x110</u></td></tr>
<tr><th id="415">415</th><td><u># define <dfn class="macro" id="_M/DP_LANE02_POST_CURSOR2_SET_MASK" data-ref="_M/DP_LANE02_POST_CURSOR2_SET_MASK">DP_LANE02_POST_CURSOR2_SET_MASK</dfn>    (3 &lt;&lt; 0)</u></td></tr>
<tr><th id="416">416</th><td><u># define <dfn class="macro" id="_M/DP_LANE02_MAX_POST_CURSOR2_REACHED" data-ref="_M/DP_LANE02_MAX_POST_CURSOR2_REACHED">DP_LANE02_MAX_POST_CURSOR2_REACHED</dfn> (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="417">417</th><td><u># define <dfn class="macro" id="_M/DP_LANE13_POST_CURSOR2_SET_MASK" data-ref="_M/DP_LANE13_POST_CURSOR2_SET_MASK">DP_LANE13_POST_CURSOR2_SET_MASK</dfn>    (3 &lt;&lt; 4)</u></td></tr>
<tr><th id="418">418</th><td><u># define <dfn class="macro" id="_M/DP_LANE13_MAX_POST_CURSOR2_REACHED" data-ref="_M/DP_LANE13_MAX_POST_CURSOR2_REACHED">DP_LANE13_MAX_POST_CURSOR2_REACHED</dfn> (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="419">419</th><td></td></tr>
<tr><th id="420">420</th><td><u>#define <dfn class="macro" id="_M/DP_MSTM_CTRL" data-ref="_M/DP_MSTM_CTRL">DP_MSTM_CTRL</dfn>			    0x111   /* 1.2 */</u></td></tr>
<tr><th id="421">421</th><td><u># define <dfn class="macro" id="_M/DP_MST_EN" data-ref="_M/DP_MST_EN">DP_MST_EN</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="422">422</th><td><u># define <dfn class="macro" id="_M/DP_UP_REQ_EN" data-ref="_M/DP_UP_REQ_EN">DP_UP_REQ_EN</dfn>			    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="423">423</th><td><u># define <dfn class="macro" id="_M/DP_UPSTREAM_IS_SRC" data-ref="_M/DP_UPSTREAM_IS_SRC">DP_UPSTREAM_IS_SRC</dfn>		    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td><u>#define <dfn class="macro" id="_M/DP_AUDIO_DELAY0" data-ref="_M/DP_AUDIO_DELAY0">DP_AUDIO_DELAY0</dfn>			    0x112   /* 1.2 */</u></td></tr>
<tr><th id="426">426</th><td><u>#define <dfn class="macro" id="_M/DP_AUDIO_DELAY1" data-ref="_M/DP_AUDIO_DELAY1">DP_AUDIO_DELAY1</dfn>			    0x113</u></td></tr>
<tr><th id="427">427</th><td><u>#define <dfn class="macro" id="_M/DP_AUDIO_DELAY2" data-ref="_M/DP_AUDIO_DELAY2">DP_AUDIO_DELAY2</dfn>			    0x114</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_RATE_SET" data-ref="_M/DP_LINK_RATE_SET">DP_LINK_RATE_SET</dfn>		    0x115   /* eDP 1.4 */</u></td></tr>
<tr><th id="430">430</th><td><u># define <dfn class="macro" id="_M/DP_LINK_RATE_SET_SHIFT" data-ref="_M/DP_LINK_RATE_SET_SHIFT">DP_LINK_RATE_SET_SHIFT</dfn>		    0</u></td></tr>
<tr><th id="431">431</th><td><u># define <dfn class="macro" id="_M/DP_LINK_RATE_SET_MASK" data-ref="_M/DP_LINK_RATE_SET_MASK">DP_LINK_RATE_SET_MASK</dfn>		    (7 &lt;&lt; 0)</u></td></tr>
<tr><th id="432">432</th><td></td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVER_ALPM_CONFIG" data-ref="_M/DP_RECEIVER_ALPM_CONFIG">DP_RECEIVER_ALPM_CONFIG</dfn>		    0x116   /* eDP 1.4 */</u></td></tr>
<tr><th id="434">434</th><td><u># define <dfn class="macro" id="_M/DP_ALPM_ENABLE" data-ref="_M/DP_ALPM_ENABLE">DP_ALPM_ENABLE</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="435">435</th><td><u># define <dfn class="macro" id="_M/DP_ALPM_LOCK_ERROR_IRQ_HPD_ENABLE" data-ref="_M/DP_ALPM_LOCK_ERROR_IRQ_HPD_ENABLE">DP_ALPM_LOCK_ERROR_IRQ_HPD_ENABLE</dfn>  (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_DEVICE_AUX_FRAME_SYNC_CONF" data-ref="_M/DP_SINK_DEVICE_AUX_FRAME_SYNC_CONF">DP_SINK_DEVICE_AUX_FRAME_SYNC_CONF</dfn>  0x117   /* eDP 1.4 */</u></td></tr>
<tr><th id="438">438</th><td><u># define <dfn class="macro" id="_M/DP_AUX_FRAME_SYNC_ENABLE" data-ref="_M/DP_AUX_FRAME_SYNC_ENABLE">DP_AUX_FRAME_SYNC_ENABLE</dfn>	    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="439">439</th><td><u># define <dfn class="macro" id="_M/DP_IRQ_HPD_ENABLE" data-ref="_M/DP_IRQ_HPD_ENABLE">DP_IRQ_HPD_ENABLE</dfn>		    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/DP_UPSTREAM_DEVICE_DP_PWR_NEED" data-ref="_M/DP_UPSTREAM_DEVICE_DP_PWR_NEED">DP_UPSTREAM_DEVICE_DP_PWR_NEED</dfn>	    0x118   /* 1.2 */</u></td></tr>
<tr><th id="442">442</th><td><u># define <dfn class="macro" id="_M/DP_PWR_NOT_NEEDED" data-ref="_M/DP_PWR_NOT_NEEDED">DP_PWR_NOT_NEEDED</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/DP_AUX_FRAME_SYNC_VALUE" data-ref="_M/DP_AUX_FRAME_SYNC_VALUE">DP_AUX_FRAME_SYNC_VALUE</dfn>		    0x15c   /* eDP 1.4 */</u></td></tr>
<tr><th id="445">445</th><td><u># define <dfn class="macro" id="_M/DP_AUX_FRAME_SYNC_VALID" data-ref="_M/DP_AUX_FRAME_SYNC_VALID">DP_AUX_FRAME_SYNC_VALID</dfn>	    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="446">446</th><td></td></tr>
<tr><th id="447">447</th><td><u>#define <dfn class="macro" id="_M/DP_DSC_ENABLE" data-ref="_M/DP_DSC_ENABLE">DP_DSC_ENABLE</dfn>                       0x160   /* DP 1.4 */</u></td></tr>
<tr><th id="448">448</th><td></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/DP_PSR_EN_CFG" data-ref="_M/DP_PSR_EN_CFG">DP_PSR_EN_CFG</dfn>			    0x170   /* XXX 1.2? */</u></td></tr>
<tr><th id="450">450</th><td><u># define <dfn class="macro" id="_M/DP_PSR_ENABLE" data-ref="_M/DP_PSR_ENABLE">DP_PSR_ENABLE</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="451">451</th><td><u># define <dfn class="macro" id="_M/DP_PSR_MAIN_LINK_ACTIVE" data-ref="_M/DP_PSR_MAIN_LINK_ACTIVE">DP_PSR_MAIN_LINK_ACTIVE</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="452">452</th><td><u># define <dfn class="macro" id="_M/DP_PSR_CRC_VERIFICATION" data-ref="_M/DP_PSR_CRC_VERIFICATION">DP_PSR_CRC_VERIFICATION</dfn>	    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="453">453</th><td><u># define <dfn class="macro" id="_M/DP_PSR_FRAME_CAPTURE" data-ref="_M/DP_PSR_FRAME_CAPTURE">DP_PSR_FRAME_CAPTURE</dfn>		    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="454">454</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SELECTIVE_UPDATE" data-ref="_M/DP_PSR_SELECTIVE_UPDATE">DP_PSR_SELECTIVE_UPDATE</dfn>	    (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="455">455</th><td><u># define <dfn class="macro" id="_M/DP_PSR_IRQ_HPD_WITH_CRC_ERRORS" data-ref="_M/DP_PSR_IRQ_HPD_WITH_CRC_ERRORS">DP_PSR_IRQ_HPD_WITH_CRC_ERRORS</dfn>     (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/DP_ADAPTER_CTRL" data-ref="_M/DP_ADAPTER_CTRL">DP_ADAPTER_CTRL</dfn>			    0x1a0</u></td></tr>
<tr><th id="458">458</th><td><u># define <dfn class="macro" id="_M/DP_ADAPTER_CTRL_FORCE_LOAD_SENSE" data-ref="_M/DP_ADAPTER_CTRL_FORCE_LOAD_SENSE">DP_ADAPTER_CTRL_FORCE_LOAD_SENSE</dfn>   (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/DP_BRANCH_DEVICE_CTRL" data-ref="_M/DP_BRANCH_DEVICE_CTRL">DP_BRANCH_DEVICE_CTRL</dfn>		    0x1a1</u></td></tr>
<tr><th id="461">461</th><td><u># define <dfn class="macro" id="_M/DP_BRANCH_DEVICE_IRQ_HPD" data-ref="_M/DP_BRANCH_DEVICE_IRQ_HPD">DP_BRANCH_DEVICE_IRQ_HPD</dfn>	    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/DP_PAYLOAD_ALLOCATE_SET" data-ref="_M/DP_PAYLOAD_ALLOCATE_SET">DP_PAYLOAD_ALLOCATE_SET</dfn>		    0x1c0</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/DP_PAYLOAD_ALLOCATE_START_TIME_SLOT" data-ref="_M/DP_PAYLOAD_ALLOCATE_START_TIME_SLOT">DP_PAYLOAD_ALLOCATE_START_TIME_SLOT</dfn> 0x1c1</u></td></tr>
<tr><th id="465">465</th><td><u>#define <dfn class="macro" id="_M/DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT" data-ref="_M/DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT">DP_PAYLOAD_ALLOCATE_TIME_SLOT_COUNT</dfn> 0x1c2</u></td></tr>
<tr><th id="466">466</th><td></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_COUNT" data-ref="_M/DP_SINK_COUNT">DP_SINK_COUNT</dfn>			    0x200</u></td></tr>
<tr><th id="468">468</th><td><i>/* prior to 1.2 bit 7 was reserved mbz */</i></td></tr>
<tr><th id="469">469</th><td><u># define <dfn class="macro" id="_M/DP_GET_SINK_COUNT" data-ref="_M/DP_GET_SINK_COUNT">DP_GET_SINK_COUNT</dfn>(x)		    ((((x) &amp; 0x80) &gt;&gt; 1) | ((x) &amp; 0x3f))</u></td></tr>
<tr><th id="470">470</th><td><u># define <dfn class="macro" id="_M/DP_SINK_CP_READY" data-ref="_M/DP_SINK_CP_READY">DP_SINK_CP_READY</dfn>		    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/DP_DEVICE_SERVICE_IRQ_VECTOR" data-ref="_M/DP_DEVICE_SERVICE_IRQ_VECTOR">DP_DEVICE_SERVICE_IRQ_VECTOR</dfn>	    0x201</u></td></tr>
<tr><th id="473">473</th><td><u># define <dfn class="macro" id="_M/DP_REMOTE_CONTROL_COMMAND_PENDING" data-ref="_M/DP_REMOTE_CONTROL_COMMAND_PENDING">DP_REMOTE_CONTROL_COMMAND_PENDING</dfn>  (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="474">474</th><td><u># define <dfn class="macro" id="_M/DP_AUTOMATED_TEST_REQUEST" data-ref="_M/DP_AUTOMATED_TEST_REQUEST">DP_AUTOMATED_TEST_REQUEST</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="475">475</th><td><u># define <dfn class="macro" id="_M/DP_CP_IRQ" data-ref="_M/DP_CP_IRQ">DP_CP_IRQ</dfn>			    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="476">476</th><td><u># define <dfn class="macro" id="_M/DP_MCCS_IRQ" data-ref="_M/DP_MCCS_IRQ">DP_MCCS_IRQ</dfn>			    (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="477">477</th><td><u># define <dfn class="macro" id="_M/DP_DOWN_REP_MSG_RDY" data-ref="_M/DP_DOWN_REP_MSG_RDY">DP_DOWN_REP_MSG_RDY</dfn>		    (1 &lt;&lt; 4) /* 1.2 MST */</u></td></tr>
<tr><th id="478">478</th><td><u># define <dfn class="macro" id="_M/DP_UP_REQ_MSG_RDY" data-ref="_M/DP_UP_REQ_MSG_RDY">DP_UP_REQ_MSG_RDY</dfn>		    (1 &lt;&lt; 5) /* 1.2 MST */</u></td></tr>
<tr><th id="479">479</th><td><u># define <dfn class="macro" id="_M/DP_SINK_SPECIFIC_IRQ" data-ref="_M/DP_SINK_SPECIFIC_IRQ">DP_SINK_SPECIFIC_IRQ</dfn>		    (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="480">480</th><td></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/DP_LANE0_1_STATUS" data-ref="_M/DP_LANE0_1_STATUS">DP_LANE0_1_STATUS</dfn>		    0x202</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/DP_LANE2_3_STATUS" data-ref="_M/DP_LANE2_3_STATUS">DP_LANE2_3_STATUS</dfn>		    0x203</u></td></tr>
<tr><th id="483">483</th><td><u># define <dfn class="macro" id="_M/DP_LANE_CR_DONE" data-ref="_M/DP_LANE_CR_DONE">DP_LANE_CR_DONE</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="484">484</th><td><u># define <dfn class="macro" id="_M/DP_LANE_CHANNEL_EQ_DONE" data-ref="_M/DP_LANE_CHANNEL_EQ_DONE">DP_LANE_CHANNEL_EQ_DONE</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="485">485</th><td><u># define <dfn class="macro" id="_M/DP_LANE_SYMBOL_LOCKED" data-ref="_M/DP_LANE_SYMBOL_LOCKED">DP_LANE_SYMBOL_LOCKED</dfn>		    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/DP_CHANNEL_EQ_BITS" data-ref="_M/DP_CHANNEL_EQ_BITS">DP_CHANNEL_EQ_BITS</dfn> (DP_LANE_CR_DONE |		\</u></td></tr>
<tr><th id="488">488</th><td><u>			    DP_LANE_CHANNEL_EQ_DONE |	\</u></td></tr>
<tr><th id="489">489</th><td><u>			    DP_LANE_SYMBOL_LOCKED)</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/DP_LANE_ALIGN_STATUS_UPDATED" data-ref="_M/DP_LANE_ALIGN_STATUS_UPDATED">DP_LANE_ALIGN_STATUS_UPDATED</dfn>	    0x204</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/DP_INTERLANE_ALIGN_DONE" data-ref="_M/DP_INTERLANE_ALIGN_DONE">DP_INTERLANE_ALIGN_DONE</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/DP_DOWNSTREAM_PORT_STATUS_CHANGED" data-ref="_M/DP_DOWNSTREAM_PORT_STATUS_CHANGED">DP_DOWNSTREAM_PORT_STATUS_CHANGED</dfn>   (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="495">495</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_STATUS_UPDATED" data-ref="_M/DP_LINK_STATUS_UPDATED">DP_LINK_STATUS_UPDATED</dfn>		    (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_STATUS" data-ref="_M/DP_SINK_STATUS">DP_SINK_STATUS</dfn>			    0x205</u></td></tr>
<tr><th id="498">498</th><td></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVE_PORT_0_STATUS" data-ref="_M/DP_RECEIVE_PORT_0_STATUS">DP_RECEIVE_PORT_0_STATUS</dfn>	    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVE_PORT_1_STATUS" data-ref="_M/DP_RECEIVE_PORT_1_STATUS">DP_RECEIVE_PORT_1_STATUS</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/DP_ADJUST_REQUEST_LANE0_1" data-ref="_M/DP_ADJUST_REQUEST_LANE0_1">DP_ADJUST_REQUEST_LANE0_1</dfn>	    0x206</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/DP_ADJUST_REQUEST_LANE2_3" data-ref="_M/DP_ADJUST_REQUEST_LANE2_3">DP_ADJUST_REQUEST_LANE2_3</dfn>	    0x207</u></td></tr>
<tr><th id="504">504</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_VOLTAGE_SWING_LANE0_MASK" data-ref="_M/DP_ADJUST_VOLTAGE_SWING_LANE0_MASK">DP_ADJUST_VOLTAGE_SWING_LANE0_MASK</dfn>  0x03</u></td></tr>
<tr><th id="505">505</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT" data-ref="_M/DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT">DP_ADJUST_VOLTAGE_SWING_LANE0_SHIFT</dfn> 0</u></td></tr>
<tr><th id="506">506</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_PRE_EMPHASIS_LANE0_MASK" data-ref="_M/DP_ADJUST_PRE_EMPHASIS_LANE0_MASK">DP_ADJUST_PRE_EMPHASIS_LANE0_MASK</dfn>   0x0c</u></td></tr>
<tr><th id="507">507</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT" data-ref="_M/DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT">DP_ADJUST_PRE_EMPHASIS_LANE0_SHIFT</dfn>  2</u></td></tr>
<tr><th id="508">508</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_VOLTAGE_SWING_LANE1_MASK" data-ref="_M/DP_ADJUST_VOLTAGE_SWING_LANE1_MASK">DP_ADJUST_VOLTAGE_SWING_LANE1_MASK</dfn>  0x30</u></td></tr>
<tr><th id="509">509</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT" data-ref="_M/DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT">DP_ADJUST_VOLTAGE_SWING_LANE1_SHIFT</dfn> 4</u></td></tr>
<tr><th id="510">510</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_PRE_EMPHASIS_LANE1_MASK" data-ref="_M/DP_ADJUST_PRE_EMPHASIS_LANE1_MASK">DP_ADJUST_PRE_EMPHASIS_LANE1_MASK</dfn>   0xc0</u></td></tr>
<tr><th id="511">511</th><td><u># define <dfn class="macro" id="_M/DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT" data-ref="_M/DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT">DP_ADJUST_PRE_EMPHASIS_LANE1_SHIFT</dfn>  6</u></td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_REQUEST" data-ref="_M/DP_TEST_REQUEST">DP_TEST_REQUEST</dfn>			    0x218</u></td></tr>
<tr><th id="514">514</th><td><u># define <dfn class="macro" id="_M/DP_TEST_LINK_TRAINING" data-ref="_M/DP_TEST_LINK_TRAINING">DP_TEST_LINK_TRAINING</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="515">515</th><td><u># define <dfn class="macro" id="_M/DP_TEST_LINK_VIDEO_PATTERN" data-ref="_M/DP_TEST_LINK_VIDEO_PATTERN">DP_TEST_LINK_VIDEO_PATTERN</dfn>	    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="516">516</th><td><u># define <dfn class="macro" id="_M/DP_TEST_LINK_EDID_READ" data-ref="_M/DP_TEST_LINK_EDID_READ">DP_TEST_LINK_EDID_READ</dfn>		    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="517">517</th><td><u># define <dfn class="macro" id="_M/DP_TEST_LINK_PHY_TEST_PATTERN" data-ref="_M/DP_TEST_LINK_PHY_TEST_PATTERN">DP_TEST_LINK_PHY_TEST_PATTERN</dfn>	    (1 &lt;&lt; 3) /* DPCD &gt;= 1.1 */</u></td></tr>
<tr><th id="518">518</th><td><u># define <dfn class="macro" id="_M/DP_TEST_LINK_FAUX_PATTERN" data-ref="_M/DP_TEST_LINK_FAUX_PATTERN">DP_TEST_LINK_FAUX_PATTERN</dfn>	    (1 &lt;&lt; 4) /* DPCD &gt;= 1.2 */</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_LINK_RATE" data-ref="_M/DP_TEST_LINK_RATE">DP_TEST_LINK_RATE</dfn>		    0x219</u></td></tr>
<tr><th id="521">521</th><td><u># define <dfn class="macro" id="_M/DP_LINK_RATE_162" data-ref="_M/DP_LINK_RATE_162">DP_LINK_RATE_162</dfn>		    (0x6)</u></td></tr>
<tr><th id="522">522</th><td><u># define <dfn class="macro" id="_M/DP_LINK_RATE_27" data-ref="_M/DP_LINK_RATE_27">DP_LINK_RATE_27</dfn>		    (0xa)</u></td></tr>
<tr><th id="523">523</th><td></td></tr>
<tr><th id="524">524</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_LANE_COUNT" data-ref="_M/DP_TEST_LANE_COUNT">DP_TEST_LANE_COUNT</dfn>		    0x220</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_PATTERN" data-ref="_M/DP_TEST_PATTERN">DP_TEST_PATTERN</dfn>			    0x221</u></td></tr>
<tr><th id="527">527</th><td><u># define <dfn class="macro" id="_M/DP_NO_TEST_PATTERN" data-ref="_M/DP_NO_TEST_PATTERN">DP_NO_TEST_PATTERN</dfn>                 0x0</u></td></tr>
<tr><th id="528">528</th><td><u># define <dfn class="macro" id="_M/DP_COLOR_RAMP" data-ref="_M/DP_COLOR_RAMP">DP_COLOR_RAMP</dfn>                      0x1</u></td></tr>
<tr><th id="529">529</th><td><u># define <dfn class="macro" id="_M/DP_BLACK_AND_WHITE_VERTICAL_LINES" data-ref="_M/DP_BLACK_AND_WHITE_VERTICAL_LINES">DP_BLACK_AND_WHITE_VERTICAL_LINES</dfn>  0x2</u></td></tr>
<tr><th id="530">530</th><td><u># define <dfn class="macro" id="_M/DP_COLOR_SQUARE" data-ref="_M/DP_COLOR_SQUARE">DP_COLOR_SQUARE</dfn>                    0x3</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_H_TOTAL_HI" data-ref="_M/DP_TEST_H_TOTAL_HI">DP_TEST_H_TOTAL_HI</dfn>                  0x222</u></td></tr>
<tr><th id="533">533</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_H_TOTAL_LO" data-ref="_M/DP_TEST_H_TOTAL_LO">DP_TEST_H_TOTAL_LO</dfn>                  0x223</u></td></tr>
<tr><th id="534">534</th><td></td></tr>
<tr><th id="535">535</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_V_TOTAL_HI" data-ref="_M/DP_TEST_V_TOTAL_HI">DP_TEST_V_TOTAL_HI</dfn>                  0x224</u></td></tr>
<tr><th id="536">536</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_V_TOTAL_LO" data-ref="_M/DP_TEST_V_TOTAL_LO">DP_TEST_V_TOTAL_LO</dfn>                  0x225</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_H_START_HI" data-ref="_M/DP_TEST_H_START_HI">DP_TEST_H_START_HI</dfn>                  0x226</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_H_START_LO" data-ref="_M/DP_TEST_H_START_LO">DP_TEST_H_START_LO</dfn>                  0x227</u></td></tr>
<tr><th id="540">540</th><td></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_V_START_HI" data-ref="_M/DP_TEST_V_START_HI">DP_TEST_V_START_HI</dfn>                  0x228</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_V_START_LO" data-ref="_M/DP_TEST_V_START_LO">DP_TEST_V_START_LO</dfn>                  0x229</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_HSYNC_HI" data-ref="_M/DP_TEST_HSYNC_HI">DP_TEST_HSYNC_HI</dfn>                    0x22A</u></td></tr>
<tr><th id="545">545</th><td><u># define <dfn class="macro" id="_M/DP_TEST_HSYNC_POLARITY" data-ref="_M/DP_TEST_HSYNC_POLARITY">DP_TEST_HSYNC_POLARITY</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="546">546</th><td><u># define <dfn class="macro" id="_M/DP_TEST_HSYNC_WIDTH_HI_MASK" data-ref="_M/DP_TEST_HSYNC_WIDTH_HI_MASK">DP_TEST_HSYNC_WIDTH_HI_MASK</dfn>        (127 &lt;&lt; 0)</u></td></tr>
<tr><th id="547">547</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_HSYNC_WIDTH_LO" data-ref="_M/DP_TEST_HSYNC_WIDTH_LO">DP_TEST_HSYNC_WIDTH_LO</dfn>              0x22B</u></td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_VSYNC_HI" data-ref="_M/DP_TEST_VSYNC_HI">DP_TEST_VSYNC_HI</dfn>                    0x22C</u></td></tr>
<tr><th id="550">550</th><td><u># define <dfn class="macro" id="_M/DP_TEST_VSYNC_POLARITY" data-ref="_M/DP_TEST_VSYNC_POLARITY">DP_TEST_VSYNC_POLARITY</dfn>             (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="551">551</th><td><u># define <dfn class="macro" id="_M/DP_TEST_VSYNC_WIDTH_HI_MASK" data-ref="_M/DP_TEST_VSYNC_WIDTH_HI_MASK">DP_TEST_VSYNC_WIDTH_HI_MASK</dfn>        (127 &lt;&lt; 0)</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_VSYNC_WIDTH_LO" data-ref="_M/DP_TEST_VSYNC_WIDTH_LO">DP_TEST_VSYNC_WIDTH_LO</dfn>              0x22D</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_H_WIDTH_HI" data-ref="_M/DP_TEST_H_WIDTH_HI">DP_TEST_H_WIDTH_HI</dfn>                  0x22E</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_H_WIDTH_LO" data-ref="_M/DP_TEST_H_WIDTH_LO">DP_TEST_H_WIDTH_LO</dfn>                  0x22F</u></td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_V_HEIGHT_HI" data-ref="_M/DP_TEST_V_HEIGHT_HI">DP_TEST_V_HEIGHT_HI</dfn>                 0x230</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_V_HEIGHT_LO" data-ref="_M/DP_TEST_V_HEIGHT_LO">DP_TEST_V_HEIGHT_LO</dfn>                 0x231</u></td></tr>
<tr><th id="559">559</th><td></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_MISC0" data-ref="_M/DP_TEST_MISC0">DP_TEST_MISC0</dfn>                       0x232</u></td></tr>
<tr><th id="561">561</th><td><u># define <dfn class="macro" id="_M/DP_TEST_SYNC_CLOCK" data-ref="_M/DP_TEST_SYNC_CLOCK">DP_TEST_SYNC_CLOCK</dfn>                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="562">562</th><td><u># define <dfn class="macro" id="_M/DP_TEST_COLOR_FORMAT_MASK" data-ref="_M/DP_TEST_COLOR_FORMAT_MASK">DP_TEST_COLOR_FORMAT_MASK</dfn>          (3 &lt;&lt; 1)</u></td></tr>
<tr><th id="563">563</th><td><u># define <dfn class="macro" id="_M/DP_TEST_COLOR_FORMAT_SHIFT" data-ref="_M/DP_TEST_COLOR_FORMAT_SHIFT">DP_TEST_COLOR_FORMAT_SHIFT</dfn>         1</u></td></tr>
<tr><th id="564">564</th><td><u># define <dfn class="macro" id="_M/DP_COLOR_FORMAT_RGB" data-ref="_M/DP_COLOR_FORMAT_RGB">DP_COLOR_FORMAT_RGB</dfn>                (0 &lt;&lt; 1)</u></td></tr>
<tr><th id="565">565</th><td><u># define <dfn class="macro" id="_M/DP_COLOR_FORMAT_YCbCr422" data-ref="_M/DP_COLOR_FORMAT_YCbCr422">DP_COLOR_FORMAT_YCbCr422</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="566">566</th><td><u># define <dfn class="macro" id="_M/DP_COLOR_FORMAT_YCbCr444" data-ref="_M/DP_COLOR_FORMAT_YCbCr444">DP_COLOR_FORMAT_YCbCr444</dfn>           (2 &lt;&lt; 1)</u></td></tr>
<tr><th id="567">567</th><td><u># define <dfn class="macro" id="_M/DP_TEST_DYNAMIC_RANGE_CEA" data-ref="_M/DP_TEST_DYNAMIC_RANGE_CEA">DP_TEST_DYNAMIC_RANGE_CEA</dfn>          (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="568">568</th><td><u># define <dfn class="macro" id="_M/DP_TEST_YCBCR_COEFFICIENTS" data-ref="_M/DP_TEST_YCBCR_COEFFICIENTS">DP_TEST_YCBCR_COEFFICIENTS</dfn>         (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="569">569</th><td><u># define <dfn class="macro" id="_M/DP_YCBCR_COEFFICIENTS_ITU601" data-ref="_M/DP_YCBCR_COEFFICIENTS_ITU601">DP_YCBCR_COEFFICIENTS_ITU601</dfn>       (0 &lt;&lt; 4)</u></td></tr>
<tr><th id="570">570</th><td><u># define <dfn class="macro" id="_M/DP_YCBCR_COEFFICIENTS_ITU709" data-ref="_M/DP_YCBCR_COEFFICIENTS_ITU709">DP_YCBCR_COEFFICIENTS_ITU709</dfn>       (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="571">571</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_MASK" data-ref="_M/DP_TEST_BIT_DEPTH_MASK">DP_TEST_BIT_DEPTH_MASK</dfn>             (7 &lt;&lt; 5)</u></td></tr>
<tr><th id="572">572</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_SHIFT" data-ref="_M/DP_TEST_BIT_DEPTH_SHIFT">DP_TEST_BIT_DEPTH_SHIFT</dfn>            5</u></td></tr>
<tr><th id="573">573</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_6" data-ref="_M/DP_TEST_BIT_DEPTH_6">DP_TEST_BIT_DEPTH_6</dfn>                (0 &lt;&lt; 5)</u></td></tr>
<tr><th id="574">574</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_8" data-ref="_M/DP_TEST_BIT_DEPTH_8">DP_TEST_BIT_DEPTH_8</dfn>                (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="575">575</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_10" data-ref="_M/DP_TEST_BIT_DEPTH_10">DP_TEST_BIT_DEPTH_10</dfn>               (2 &lt;&lt; 5)</u></td></tr>
<tr><th id="576">576</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_12" data-ref="_M/DP_TEST_BIT_DEPTH_12">DP_TEST_BIT_DEPTH_12</dfn>               (3 &lt;&lt; 5)</u></td></tr>
<tr><th id="577">577</th><td><u># define <dfn class="macro" id="_M/DP_TEST_BIT_DEPTH_16" data-ref="_M/DP_TEST_BIT_DEPTH_16">DP_TEST_BIT_DEPTH_16</dfn>               (4 &lt;&lt; 5)</u></td></tr>
<tr><th id="578">578</th><td></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_MISC1" data-ref="_M/DP_TEST_MISC1">DP_TEST_MISC1</dfn>                       0x233</u></td></tr>
<tr><th id="580">580</th><td><u># define <dfn class="macro" id="_M/DP_TEST_REFRESH_DENOMINATOR" data-ref="_M/DP_TEST_REFRESH_DENOMINATOR">DP_TEST_REFRESH_DENOMINATOR</dfn>        (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="581">581</th><td><u># define <dfn class="macro" id="_M/DP_TEST_INTERLACED" data-ref="_M/DP_TEST_INTERLACED">DP_TEST_INTERLACED</dfn>                 (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_REFRESH_RATE_NUMERATOR" data-ref="_M/DP_TEST_REFRESH_RATE_NUMERATOR">DP_TEST_REFRESH_RATE_NUMERATOR</dfn>      0x234</u></td></tr>
<tr><th id="584">584</th><td></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_CRC_R_CR" data-ref="_M/DP_TEST_CRC_R_CR">DP_TEST_CRC_R_CR</dfn>		    0x240</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_CRC_G_Y" data-ref="_M/DP_TEST_CRC_G_Y">DP_TEST_CRC_G_Y</dfn>			    0x242</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_CRC_B_CB" data-ref="_M/DP_TEST_CRC_B_CB">DP_TEST_CRC_B_CB</dfn>		    0x244</u></td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_SINK_MISC" data-ref="_M/DP_TEST_SINK_MISC">DP_TEST_SINK_MISC</dfn>		    0x246</u></td></tr>
<tr><th id="590">590</th><td><u># define <dfn class="macro" id="_M/DP_TEST_CRC_SUPPORTED" data-ref="_M/DP_TEST_CRC_SUPPORTED">DP_TEST_CRC_SUPPORTED</dfn>		    (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="591">591</th><td><u># define <dfn class="macro" id="_M/DP_TEST_COUNT_MASK" data-ref="_M/DP_TEST_COUNT_MASK">DP_TEST_COUNT_MASK</dfn>		    0xf</u></td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_RESPONSE" data-ref="_M/DP_TEST_RESPONSE">DP_TEST_RESPONSE</dfn>		    0x260</u></td></tr>
<tr><th id="594">594</th><td><u># define <dfn class="macro" id="_M/DP_TEST_ACK" data-ref="_M/DP_TEST_ACK">DP_TEST_ACK</dfn>			    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="595">595</th><td><u># define <dfn class="macro" id="_M/DP_TEST_NAK" data-ref="_M/DP_TEST_NAK">DP_TEST_NAK</dfn>			    (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="596">596</th><td><u># define <dfn class="macro" id="_M/DP_TEST_EDID_CHECKSUM_WRITE" data-ref="_M/DP_TEST_EDID_CHECKSUM_WRITE">DP_TEST_EDID_CHECKSUM_WRITE</dfn>	    (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_EDID_CHECKSUM" data-ref="_M/DP_TEST_EDID_CHECKSUM">DP_TEST_EDID_CHECKSUM</dfn>		    0x261</u></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#define <dfn class="macro" id="_M/DP_TEST_SINK" data-ref="_M/DP_TEST_SINK">DP_TEST_SINK</dfn>			    0x270</u></td></tr>
<tr><th id="601">601</th><td><u># define <dfn class="macro" id="_M/DP_TEST_SINK_START" data-ref="_M/DP_TEST_SINK_START">DP_TEST_SINK_START</dfn>		    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td><u>#define <dfn class="macro" id="_M/DP_PAYLOAD_TABLE_UPDATE_STATUS" data-ref="_M/DP_PAYLOAD_TABLE_UPDATE_STATUS">DP_PAYLOAD_TABLE_UPDATE_STATUS</dfn>      0x2c0   /* 1.2 MST */</u></td></tr>
<tr><th id="604">604</th><td><u># define <dfn class="macro" id="_M/DP_PAYLOAD_TABLE_UPDATED" data-ref="_M/DP_PAYLOAD_TABLE_UPDATED">DP_PAYLOAD_TABLE_UPDATED</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="605">605</th><td><u># define <dfn class="macro" id="_M/DP_PAYLOAD_ACT_HANDLED" data-ref="_M/DP_PAYLOAD_ACT_HANDLED">DP_PAYLOAD_ACT_HANDLED</dfn>             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td><u>#define <dfn class="macro" id="_M/DP_VC_PAYLOAD_ID_SLOT_1" data-ref="_M/DP_VC_PAYLOAD_ID_SLOT_1">DP_VC_PAYLOAD_ID_SLOT_1</dfn>             0x2c1   /* 1.2 MST */</u></td></tr>
<tr><th id="608">608</th><td><i>/* up to ID_SLOT_63 at 0x2ff */</i></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#define <dfn class="macro" id="_M/DP_SOURCE_OUI" data-ref="_M/DP_SOURCE_OUI">DP_SOURCE_OUI</dfn>			    0x300</u></td></tr>
<tr><th id="611">611</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_OUI" data-ref="_M/DP_SINK_OUI">DP_SINK_OUI</dfn>			    0x400</u></td></tr>
<tr><th id="612">612</th><td><u>#define <dfn class="macro" id="_M/DP_BRANCH_OUI" data-ref="_M/DP_BRANCH_OUI">DP_BRANCH_OUI</dfn>			    0x500</u></td></tr>
<tr><th id="613">613</th><td><u>#define <dfn class="macro" id="_M/DP_BRANCH_ID" data-ref="_M/DP_BRANCH_ID">DP_BRANCH_ID</dfn>                        0x503</u></td></tr>
<tr><th id="614">614</th><td><u>#define <dfn class="macro" id="_M/DP_BRANCH_HW_REV" data-ref="_M/DP_BRANCH_HW_REV">DP_BRANCH_HW_REV</dfn>                    0x509</u></td></tr>
<tr><th id="615">615</th><td><u>#define <dfn class="macro" id="_M/DP_BRANCH_SW_REV" data-ref="_M/DP_BRANCH_SW_REV">DP_BRANCH_SW_REV</dfn>                    0x50A</u></td></tr>
<tr><th id="616">616</th><td></td></tr>
<tr><th id="617">617</th><td><u>#define <dfn class="macro" id="_M/DP_SET_POWER" data-ref="_M/DP_SET_POWER">DP_SET_POWER</dfn>                        0x600</u></td></tr>
<tr><th id="618">618</th><td><u># define <dfn class="macro" id="_M/DP_SET_POWER_D0" data-ref="_M/DP_SET_POWER_D0">DP_SET_POWER_D0</dfn>                    0x1</u></td></tr>
<tr><th id="619">619</th><td><u># define <dfn class="macro" id="_M/DP_SET_POWER_D3" data-ref="_M/DP_SET_POWER_D3">DP_SET_POWER_D3</dfn>                    0x2</u></td></tr>
<tr><th id="620">620</th><td><u># define <dfn class="macro" id="_M/DP_SET_POWER_MASK" data-ref="_M/DP_SET_POWER_MASK">DP_SET_POWER_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_DPCD_REV" data-ref="_M/DP_EDP_DPCD_REV">DP_EDP_DPCD_REV</dfn>			    0x700    /* eDP 1.2 */</u></td></tr>
<tr><th id="623">623</th><td><u># define <dfn class="macro" id="_M/DP_EDP_11" data-ref="_M/DP_EDP_11">DP_EDP_11</dfn>			    0x00</u></td></tr>
<tr><th id="624">624</th><td><u># define <dfn class="macro" id="_M/DP_EDP_12" data-ref="_M/DP_EDP_12">DP_EDP_12</dfn>			    0x01</u></td></tr>
<tr><th id="625">625</th><td><u># define <dfn class="macro" id="_M/DP_EDP_13" data-ref="_M/DP_EDP_13">DP_EDP_13</dfn>			    0x02</u></td></tr>
<tr><th id="626">626</th><td><u># define <dfn class="macro" id="_M/DP_EDP_14" data-ref="_M/DP_EDP_14">DP_EDP_14</dfn>			    0x03</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_GENERAL_CAP_1" data-ref="_M/DP_EDP_GENERAL_CAP_1">DP_EDP_GENERAL_CAP_1</dfn>		    0x701</u></td></tr>
<tr><th id="629">629</th><td><u># define <dfn class="macro" id="_M/DP_EDP_TCON_BACKLIGHT_ADJUSTMENT_CAP" data-ref="_M/DP_EDP_TCON_BACKLIGHT_ADJUSTMENT_CAP">DP_EDP_TCON_BACKLIGHT_ADJUSTMENT_CAP</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="630">630</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_PIN_ENABLE_CAP" data-ref="_M/DP_EDP_BACKLIGHT_PIN_ENABLE_CAP">DP_EDP_BACKLIGHT_PIN_ENABLE_CAP</dfn>		(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="631">631</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_AUX_ENABLE_CAP" data-ref="_M/DP_EDP_BACKLIGHT_AUX_ENABLE_CAP">DP_EDP_BACKLIGHT_AUX_ENABLE_CAP</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="632">632</th><td><u># define <dfn class="macro" id="_M/DP_EDP_PANEL_SELF_TEST_PIN_ENABLE_CAP" data-ref="_M/DP_EDP_PANEL_SELF_TEST_PIN_ENABLE_CAP">DP_EDP_PANEL_SELF_TEST_PIN_ENABLE_CAP</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="633">633</th><td><u># define <dfn class="macro" id="_M/DP_EDP_PANEL_SELF_TEST_AUX_ENABLE_CAP" data-ref="_M/DP_EDP_PANEL_SELF_TEST_AUX_ENABLE_CAP">DP_EDP_PANEL_SELF_TEST_AUX_ENABLE_CAP</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="634">634</th><td><u># define <dfn class="macro" id="_M/DP_EDP_FRC_ENABLE_CAP" data-ref="_M/DP_EDP_FRC_ENABLE_CAP">DP_EDP_FRC_ENABLE_CAP</dfn>				(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="635">635</th><td><u># define <dfn class="macro" id="_M/DP_EDP_COLOR_ENGINE_CAP" data-ref="_M/DP_EDP_COLOR_ENGINE_CAP">DP_EDP_COLOR_ENGINE_CAP</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="636">636</th><td><u># define <dfn class="macro" id="_M/DP_EDP_SET_POWER_CAP" data-ref="_M/DP_EDP_SET_POWER_CAP">DP_EDP_SET_POWER_CAP</dfn>				(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_ADJUSTMENT_CAP" data-ref="_M/DP_EDP_BACKLIGHT_ADJUSTMENT_CAP">DP_EDP_BACKLIGHT_ADJUSTMENT_CAP</dfn>     0x702</u></td></tr>
<tr><th id="639">639</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_PWM_PIN_CAP" data-ref="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_PWM_PIN_CAP">DP_EDP_BACKLIGHT_BRIGHTNESS_PWM_PIN_CAP</dfn>	(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="640">640</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_AUX_SET_CAP" data-ref="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_AUX_SET_CAP">DP_EDP_BACKLIGHT_BRIGHTNESS_AUX_SET_CAP</dfn>	(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="641">641</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_BYTE_COUNT" data-ref="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_BYTE_COUNT">DP_EDP_BACKLIGHT_BRIGHTNESS_BYTE_COUNT</dfn>		(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="642">642</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_AUX_PWM_PRODUCT_CAP" data-ref="_M/DP_EDP_BACKLIGHT_AUX_PWM_PRODUCT_CAP">DP_EDP_BACKLIGHT_AUX_PWM_PRODUCT_CAP</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="643">643</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_CAP" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_CAP">DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_CAP</dfn>	(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="644">644</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_AUX_SET_CAP" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_AUX_SET_CAP">DP_EDP_BACKLIGHT_FREQ_AUX_SET_CAP</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="645">645</th><td><u># define <dfn class="macro" id="_M/DP_EDP_DYNAMIC_BACKLIGHT_CAP" data-ref="_M/DP_EDP_DYNAMIC_BACKLIGHT_CAP">DP_EDP_DYNAMIC_BACKLIGHT_CAP</dfn>			(1 &lt;&lt; 6)</u></td></tr>
<tr><th id="646">646</th><td><u># define <dfn class="macro" id="_M/DP_EDP_VBLANK_BACKLIGHT_UPDATE_CAP" data-ref="_M/DP_EDP_VBLANK_BACKLIGHT_UPDATE_CAP">DP_EDP_VBLANK_BACKLIGHT_UPDATE_CAP</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="647">647</th><td></td></tr>
<tr><th id="648">648</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_GENERAL_CAP_2" data-ref="_M/DP_EDP_GENERAL_CAP_2">DP_EDP_GENERAL_CAP_2</dfn>		    0x703</u></td></tr>
<tr><th id="649">649</th><td><u># define <dfn class="macro" id="_M/DP_EDP_OVERDRIVE_ENGINE_ENABLED" data-ref="_M/DP_EDP_OVERDRIVE_ENGINE_ENABLED">DP_EDP_OVERDRIVE_ENGINE_ENABLED</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="650">650</th><td></td></tr>
<tr><th id="651">651</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_GENERAL_CAP_3" data-ref="_M/DP_EDP_GENERAL_CAP_3">DP_EDP_GENERAL_CAP_3</dfn>		    0x704    /* eDP 1.4 */</u></td></tr>
<tr><th id="652">652</th><td><u># define <dfn class="macro" id="_M/DP_EDP_X_REGION_CAP_MASK" data-ref="_M/DP_EDP_X_REGION_CAP_MASK">DP_EDP_X_REGION_CAP_MASK</dfn>			(0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="653">653</th><td><u># define <dfn class="macro" id="_M/DP_EDP_X_REGION_CAP_SHIFT" data-ref="_M/DP_EDP_X_REGION_CAP_SHIFT">DP_EDP_X_REGION_CAP_SHIFT</dfn>			0</u></td></tr>
<tr><th id="654">654</th><td><u># define <dfn class="macro" id="_M/DP_EDP_Y_REGION_CAP_MASK" data-ref="_M/DP_EDP_Y_REGION_CAP_MASK">DP_EDP_Y_REGION_CAP_MASK</dfn>			(0xf &lt;&lt; 4)</u></td></tr>
<tr><th id="655">655</th><td><u># define <dfn class="macro" id="_M/DP_EDP_Y_REGION_CAP_SHIFT" data-ref="_M/DP_EDP_Y_REGION_CAP_SHIFT">DP_EDP_Y_REGION_CAP_SHIFT</dfn>			4</u></td></tr>
<tr><th id="656">656</th><td></td></tr>
<tr><th id="657">657</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_DISPLAY_CONTROL_REGISTER" data-ref="_M/DP_EDP_DISPLAY_CONTROL_REGISTER">DP_EDP_DISPLAY_CONTROL_REGISTER</dfn>     0x720</u></td></tr>
<tr><th id="658">658</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_ENABLE" data-ref="_M/DP_EDP_BACKLIGHT_ENABLE">DP_EDP_BACKLIGHT_ENABLE</dfn>			(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="659">659</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BLACK_VIDEO_ENABLE" data-ref="_M/DP_EDP_BLACK_VIDEO_ENABLE">DP_EDP_BLACK_VIDEO_ENABLE</dfn>			(1 &lt;&lt; 1)</u></td></tr>
<tr><th id="660">660</th><td><u># define <dfn class="macro" id="_M/DP_EDP_FRC_ENABLE" data-ref="_M/DP_EDP_FRC_ENABLE">DP_EDP_FRC_ENABLE</dfn>				(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="661">661</th><td><u># define <dfn class="macro" id="_M/DP_EDP_COLOR_ENGINE_ENABLE" data-ref="_M/DP_EDP_COLOR_ENGINE_ENABLE">DP_EDP_COLOR_ENGINE_ENABLE</dfn>			(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="662">662</th><td><u># define <dfn class="macro" id="_M/DP_EDP_VBLANK_BACKLIGHT_UPDATE_ENABLE" data-ref="_M/DP_EDP_VBLANK_BACKLIGHT_UPDATE_ENABLE">DP_EDP_VBLANK_BACKLIGHT_UPDATE_ENABLE</dfn>		(1 &lt;&lt; 7)</u></td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_MODE_SET_REGISTER" data-ref="_M/DP_EDP_BACKLIGHT_MODE_SET_REGISTER">DP_EDP_BACKLIGHT_MODE_SET_REGISTER</dfn>  0x721</u></td></tr>
<tr><th id="665">665</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_MASK" data-ref="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_MASK">DP_EDP_BACKLIGHT_CONTROL_MODE_MASK</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="666">666</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_PWM" data-ref="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_PWM">DP_EDP_BACKLIGHT_CONTROL_MODE_PWM</dfn>		(0 &lt;&lt; 0)</u></td></tr>
<tr><th id="667">667</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_PRESET" data-ref="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_PRESET">DP_EDP_BACKLIGHT_CONTROL_MODE_PRESET</dfn>		(1 &lt;&lt; 0)</u></td></tr>
<tr><th id="668">668</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_DPCD" data-ref="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_DPCD">DP_EDP_BACKLIGHT_CONTROL_MODE_DPCD</dfn>		(2 &lt;&lt; 0)</u></td></tr>
<tr><th id="669">669</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_PRODUCT" data-ref="_M/DP_EDP_BACKLIGHT_CONTROL_MODE_PRODUCT">DP_EDP_BACKLIGHT_CONTROL_MODE_PRODUCT</dfn>		(3 &lt;&lt; 0)</u></td></tr>
<tr><th id="670">670</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_ENABLE" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_ENABLE">DP_EDP_BACKLIGHT_FREQ_PWM_PIN_PASSTHRU_ENABLE</dfn>	(1 &lt;&lt; 2)</u></td></tr>
<tr><th id="671">671</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_AUX_SET_ENABLE" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_AUX_SET_ENABLE">DP_EDP_BACKLIGHT_FREQ_AUX_SET_ENABLE</dfn>		(1 &lt;&lt; 3)</u></td></tr>
<tr><th id="672">672</th><td><u># define <dfn class="macro" id="_M/DP_EDP_DYNAMIC_BACKLIGHT_ENABLE" data-ref="_M/DP_EDP_DYNAMIC_BACKLIGHT_ENABLE">DP_EDP_DYNAMIC_BACKLIGHT_ENABLE</dfn>		(1 &lt;&lt; 4)</u></td></tr>
<tr><th id="673">673</th><td><u># define <dfn class="macro" id="_M/DP_EDP_REGIONAL_BACKLIGHT_ENABLE" data-ref="_M/DP_EDP_REGIONAL_BACKLIGHT_ENABLE">DP_EDP_REGIONAL_BACKLIGHT_ENABLE</dfn>		(1 &lt;&lt; 5)</u></td></tr>
<tr><th id="674">674</th><td><u># define <dfn class="macro" id="_M/DP_EDP_UPDATE_REGION_BRIGHTNESS" data-ref="_M/DP_EDP_UPDATE_REGION_BRIGHTNESS">DP_EDP_UPDATE_REGION_BRIGHTNESS</dfn>		(1 &lt;&lt; 6) /* eDP 1.4 */</u></td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_MSB" data-ref="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_MSB">DP_EDP_BACKLIGHT_BRIGHTNESS_MSB</dfn>     0x722</u></td></tr>
<tr><th id="677">677</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_LSB" data-ref="_M/DP_EDP_BACKLIGHT_BRIGHTNESS_LSB">DP_EDP_BACKLIGHT_BRIGHTNESS_LSB</dfn>     0x723</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_PWMGEN_BIT_COUNT" data-ref="_M/DP_EDP_PWMGEN_BIT_COUNT">DP_EDP_PWMGEN_BIT_COUNT</dfn>             0x724</u></td></tr>
<tr><th id="680">680</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN" data-ref="_M/DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN">DP_EDP_PWMGEN_BIT_COUNT_CAP_MIN</dfn>     0x725</u></td></tr>
<tr><th id="681">681</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX" data-ref="_M/DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX">DP_EDP_PWMGEN_BIT_COUNT_CAP_MAX</dfn>     0x726</u></td></tr>
<tr><th id="682">682</th><td><u># define <dfn class="macro" id="_M/DP_EDP_PWMGEN_BIT_COUNT_MASK" data-ref="_M/DP_EDP_PWMGEN_BIT_COUNT_MASK">DP_EDP_PWMGEN_BIT_COUNT_MASK</dfn>       (0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="683">683</th><td></td></tr>
<tr><th id="684">684</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_CONTROL_STATUS" data-ref="_M/DP_EDP_BACKLIGHT_CONTROL_STATUS">DP_EDP_BACKLIGHT_CONTROL_STATUS</dfn>     0x727</u></td></tr>
<tr><th id="685">685</th><td></td></tr>
<tr><th id="686">686</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_SET" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_SET">DP_EDP_BACKLIGHT_FREQ_SET</dfn>           0x728</u></td></tr>
<tr><th id="687">687</th><td><u># define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_BASE_KHZ" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_BASE_KHZ">DP_EDP_BACKLIGHT_FREQ_BASE_KHZ</dfn>     27000</u></td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MSB" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MSB">DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MSB</dfn>   0x72a</u></td></tr>
<tr><th id="690">690</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MID" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MID">DP_EDP_BACKLIGHT_FREQ_CAP_MIN_MID</dfn>   0x72b</u></td></tr>
<tr><th id="691">691</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MIN_LSB" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MIN_LSB">DP_EDP_BACKLIGHT_FREQ_CAP_MIN_LSB</dfn>   0x72c</u></td></tr>
<tr><th id="692">692</th><td></td></tr>
<tr><th id="693">693</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MSB" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MSB">DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MSB</dfn>   0x72d</u></td></tr>
<tr><th id="694">694</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MID" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MID">DP_EDP_BACKLIGHT_FREQ_CAP_MAX_MID</dfn>   0x72e</u></td></tr>
<tr><th id="695">695</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MAX_LSB" data-ref="_M/DP_EDP_BACKLIGHT_FREQ_CAP_MAX_LSB">DP_EDP_BACKLIGHT_FREQ_CAP_MAX_LSB</dfn>   0x72f</u></td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_DBC_MINIMUM_BRIGHTNESS_SET" data-ref="_M/DP_EDP_DBC_MINIMUM_BRIGHTNESS_SET">DP_EDP_DBC_MINIMUM_BRIGHTNESS_SET</dfn>   0x732</u></td></tr>
<tr><th id="698">698</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_DBC_MAXIMUM_BRIGHTNESS_SET" data-ref="_M/DP_EDP_DBC_MAXIMUM_BRIGHTNESS_SET">DP_EDP_DBC_MAXIMUM_BRIGHTNESS_SET</dfn>   0x733</u></td></tr>
<tr><th id="699">699</th><td></td></tr>
<tr><th id="700">700</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_REGIONAL_BACKLIGHT_BASE" data-ref="_M/DP_EDP_REGIONAL_BACKLIGHT_BASE">DP_EDP_REGIONAL_BACKLIGHT_BASE</dfn>      0x740    /* eDP 1.4 */</u></td></tr>
<tr><th id="701">701</th><td><u>#define <dfn class="macro" id="_M/DP_EDP_REGIONAL_BACKLIGHT_0" data-ref="_M/DP_EDP_REGIONAL_BACKLIGHT_0">DP_EDP_REGIONAL_BACKLIGHT_0</dfn>	    0x741    /* eDP 1.4 */</u></td></tr>
<tr><th id="702">702</th><td></td></tr>
<tr><th id="703">703</th><td><u>#define <dfn class="macro" id="_M/DP_SIDEBAND_MSG_DOWN_REQ_BASE" data-ref="_M/DP_SIDEBAND_MSG_DOWN_REQ_BASE">DP_SIDEBAND_MSG_DOWN_REQ_BASE</dfn>	    0x1000   /* 1.2 MST */</u></td></tr>
<tr><th id="704">704</th><td><u>#define <dfn class="macro" id="_M/DP_SIDEBAND_MSG_UP_REP_BASE" data-ref="_M/DP_SIDEBAND_MSG_UP_REP_BASE">DP_SIDEBAND_MSG_UP_REP_BASE</dfn>	    0x1200   /* 1.2 MST */</u></td></tr>
<tr><th id="705">705</th><td><u>#define <dfn class="macro" id="_M/DP_SIDEBAND_MSG_DOWN_REP_BASE" data-ref="_M/DP_SIDEBAND_MSG_DOWN_REP_BASE">DP_SIDEBAND_MSG_DOWN_REP_BASE</dfn>	    0x1400   /* 1.2 MST */</u></td></tr>
<tr><th id="706">706</th><td><u>#define <dfn class="macro" id="_M/DP_SIDEBAND_MSG_UP_REQ_BASE" data-ref="_M/DP_SIDEBAND_MSG_UP_REQ_BASE">DP_SIDEBAND_MSG_UP_REQ_BASE</dfn>	    0x1600   /* 1.2 MST */</u></td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_COUNT_ESI" data-ref="_M/DP_SINK_COUNT_ESI">DP_SINK_COUNT_ESI</dfn>		    0x2002   /* 1.2 */</u></td></tr>
<tr><th id="709">709</th><td><i>/* 0-5 sink count */</i></td></tr>
<tr><th id="710">710</th><td><u># define <dfn class="macro" id="_M/DP_SINK_COUNT_CP_READY" data-ref="_M/DP_SINK_COUNT_CP_READY">DP_SINK_COUNT_CP_READY</dfn>             (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="711">711</th><td></td></tr>
<tr><th id="712">712</th><td><u>#define <dfn class="macro" id="_M/DP_DEVICE_SERVICE_IRQ_VECTOR_ESI0" data-ref="_M/DP_DEVICE_SERVICE_IRQ_VECTOR_ESI0">DP_DEVICE_SERVICE_IRQ_VECTOR_ESI0</dfn>   0x2003   /* 1.2 */</u></td></tr>
<tr><th id="713">713</th><td></td></tr>
<tr><th id="714">714</th><td><u>#define <dfn class="macro" id="_M/DP_DEVICE_SERVICE_IRQ_VECTOR_ESI1" data-ref="_M/DP_DEVICE_SERVICE_IRQ_VECTOR_ESI1">DP_DEVICE_SERVICE_IRQ_VECTOR_ESI1</dfn>   0x2004   /* 1.2 */</u></td></tr>
<tr><th id="715">715</th><td><u># define <dfn class="macro" id="_M/DP_RX_GTC_MSTR_REQ_STATUS_CHANGE" data-ref="_M/DP_RX_GTC_MSTR_REQ_STATUS_CHANGE">DP_RX_GTC_MSTR_REQ_STATUS_CHANGE</dfn>    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="716">716</th><td><u># define <dfn class="macro" id="_M/DP_LOCK_ACQUISITION_REQUEST" data-ref="_M/DP_LOCK_ACQUISITION_REQUEST">DP_LOCK_ACQUISITION_REQUEST</dfn>         (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="717">717</th><td><u># define <dfn class="macro" id="_M/DP_CEC_IRQ" data-ref="_M/DP_CEC_IRQ">DP_CEC_IRQ</dfn>                          (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_SERVICE_IRQ_VECTOR_ESI0" data-ref="_M/DP_LINK_SERVICE_IRQ_VECTOR_ESI0">DP_LINK_SERVICE_IRQ_VECTOR_ESI0</dfn>     0x2005   /* 1.2 */</u></td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td><u>#define <dfn class="macro" id="_M/DP_PSR_ERROR_STATUS" data-ref="_M/DP_PSR_ERROR_STATUS">DP_PSR_ERROR_STATUS</dfn>                 0x2006  /* XXX 1.2? */</u></td></tr>
<tr><th id="722">722</th><td><u># define <dfn class="macro" id="_M/DP_PSR_LINK_CRC_ERROR" data-ref="_M/DP_PSR_LINK_CRC_ERROR">DP_PSR_LINK_CRC_ERROR</dfn>              (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="723">723</th><td><u># define <dfn class="macro" id="_M/DP_PSR_RFB_STORAGE_ERROR" data-ref="_M/DP_PSR_RFB_STORAGE_ERROR">DP_PSR_RFB_STORAGE_ERROR</dfn>           (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="724">724</th><td><u># define <dfn class="macro" id="_M/DP_PSR_VSC_SDP_UNCORRECTABLE_ERROR" data-ref="_M/DP_PSR_VSC_SDP_UNCORRECTABLE_ERROR">DP_PSR_VSC_SDP_UNCORRECTABLE_ERROR</dfn> (1 &lt;&lt; 2) /* eDP 1.4 */</u></td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td><u>#define <dfn class="macro" id="_M/DP_PSR_ESI" data-ref="_M/DP_PSR_ESI">DP_PSR_ESI</dfn>                          0x2007  /* XXX 1.2? */</u></td></tr>
<tr><th id="727">727</th><td><u># define <dfn class="macro" id="_M/DP_PSR_CAPS_CHANGE" data-ref="_M/DP_PSR_CAPS_CHANGE">DP_PSR_CAPS_CHANGE</dfn>                 (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td><u>#define <dfn class="macro" id="_M/DP_PSR_STATUS" data-ref="_M/DP_PSR_STATUS">DP_PSR_STATUS</dfn>                       0x2008  /* XXX 1.2? */</u></td></tr>
<tr><th id="730">730</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_INACTIVE" data-ref="_M/DP_PSR_SINK_INACTIVE">DP_PSR_SINK_INACTIVE</dfn>               0</u></td></tr>
<tr><th id="731">731</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_ACTIVE_SRC_SYNCED" data-ref="_M/DP_PSR_SINK_ACTIVE_SRC_SYNCED">DP_PSR_SINK_ACTIVE_SRC_SYNCED</dfn>      1</u></td></tr>
<tr><th id="732">732</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_ACTIVE_RFB" data-ref="_M/DP_PSR_SINK_ACTIVE_RFB">DP_PSR_SINK_ACTIVE_RFB</dfn>             2</u></td></tr>
<tr><th id="733">733</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_ACTIVE_SINK_SYNCED" data-ref="_M/DP_PSR_SINK_ACTIVE_SINK_SYNCED">DP_PSR_SINK_ACTIVE_SINK_SYNCED</dfn>     3</u></td></tr>
<tr><th id="734">734</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_ACTIVE_RESYNC" data-ref="_M/DP_PSR_SINK_ACTIVE_RESYNC">DP_PSR_SINK_ACTIVE_RESYNC</dfn>          4</u></td></tr>
<tr><th id="735">735</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_INTERNAL_ERROR" data-ref="_M/DP_PSR_SINK_INTERNAL_ERROR">DP_PSR_SINK_INTERNAL_ERROR</dfn>         7</u></td></tr>
<tr><th id="736">736</th><td><u># define <dfn class="macro" id="_M/DP_PSR_SINK_STATE_MASK" data-ref="_M/DP_PSR_SINK_STATE_MASK">DP_PSR_SINK_STATE_MASK</dfn>             0x07</u></td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVER_ALPM_STATUS" data-ref="_M/DP_RECEIVER_ALPM_STATUS">DP_RECEIVER_ALPM_STATUS</dfn>		    0x200b  /* eDP 1.4 */</u></td></tr>
<tr><th id="739">739</th><td><u># define <dfn class="macro" id="_M/DP_ALPM_LOCK_TIMEOUT_ERROR" data-ref="_M/DP_ALPM_LOCK_TIMEOUT_ERROR">DP_ALPM_LOCK_TIMEOUT_ERROR</dfn>	    (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td><u>#define <dfn class="macro" id="_M/DP_DPRX_FEATURE_ENUMERATION_LIST" data-ref="_M/DP_DPRX_FEATURE_ENUMERATION_LIST">DP_DPRX_FEATURE_ENUMERATION_LIST</dfn>    0x2210  /* DP 1.3 */</u></td></tr>
<tr><th id="742">742</th><td><u># define <dfn class="macro" id="_M/DP_GTC_CAP" data-ref="_M/DP_GTC_CAP">DP_GTC_CAP</dfn>					(1 &lt;&lt; 0)  /* DP 1.3 */</u></td></tr>
<tr><th id="743">743</th><td><u># define <dfn class="macro" id="_M/DP_SST_SPLIT_SDP_CAP" data-ref="_M/DP_SST_SPLIT_SDP_CAP">DP_SST_SPLIT_SDP_CAP</dfn>				(1 &lt;&lt; 1)  /* DP 1.4 */</u></td></tr>
<tr><th id="744">744</th><td><u># define <dfn class="macro" id="_M/DP_AV_SYNC_CAP" data-ref="_M/DP_AV_SYNC_CAP">DP_AV_SYNC_CAP</dfn>					(1 &lt;&lt; 2)  /* DP 1.3 */</u></td></tr>
<tr><th id="745">745</th><td><u># define <dfn class="macro" id="_M/DP_VSC_SDP_EXT_FOR_COLORIMETRY_SUPPORTED" data-ref="_M/DP_VSC_SDP_EXT_FOR_COLORIMETRY_SUPPORTED">DP_VSC_SDP_EXT_FOR_COLORIMETRY_SUPPORTED</dfn>	(1 &lt;&lt; 3)  /* DP 1.3 */</u></td></tr>
<tr><th id="746">746</th><td><u># define <dfn class="macro" id="_M/DP_VSC_EXT_VESA_SDP_SUPPORTED" data-ref="_M/DP_VSC_EXT_VESA_SDP_SUPPORTED">DP_VSC_EXT_VESA_SDP_SUPPORTED</dfn>			(1 &lt;&lt; 4)  /* DP 1.4 */</u></td></tr>
<tr><th id="747">747</th><td><u># define <dfn class="macro" id="_M/DP_VSC_EXT_VESA_SDP_CHAINING_SUPPORTED" data-ref="_M/DP_VSC_EXT_VESA_SDP_CHAINING_SUPPORTED">DP_VSC_EXT_VESA_SDP_CHAINING_SUPPORTED</dfn>		(1 &lt;&lt; 5)  /* DP 1.4 */</u></td></tr>
<tr><th id="748">748</th><td><u># define <dfn class="macro" id="_M/DP_VSC_EXT_CEA_SDP_SUPPORTED" data-ref="_M/DP_VSC_EXT_CEA_SDP_SUPPORTED">DP_VSC_EXT_CEA_SDP_SUPPORTED</dfn>			(1 &lt;&lt; 6)  /* DP 1.4 */</u></td></tr>
<tr><th id="749">749</th><td><u># define <dfn class="macro" id="_M/DP_VSC_EXT_CEA_SDP_CHAINING_SUPPORTED" data-ref="_M/DP_VSC_EXT_CEA_SDP_CHAINING_SUPPORTED">DP_VSC_EXT_CEA_SDP_CHAINING_SUPPORTED</dfn>		(1 &lt;&lt; 7)  /* DP 1.4 */</u></td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td><i>/* HDMI CEC tunneling over AUX DP 1.3 section 5.3.3.3.1 DPCD 1.4+ */</i></td></tr>
<tr><th id="752">752</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_TUNNELING_CAPABILITY" data-ref="_M/DP_CEC_TUNNELING_CAPABILITY">DP_CEC_TUNNELING_CAPABILITY</dfn>            0x3000</u></td></tr>
<tr><th id="753">753</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TUNNELING_CAPABLE" data-ref="_M/DP_CEC_TUNNELING_CAPABLE">DP_CEC_TUNNELING_CAPABLE</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="754">754</th><td><u># define <dfn class="macro" id="_M/DP_CEC_SNOOPING_CAPABLE" data-ref="_M/DP_CEC_SNOOPING_CAPABLE">DP_CEC_SNOOPING_CAPABLE</dfn>                (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="755">755</th><td><u># define <dfn class="macro" id="_M/DP_CEC_MULTIPLE_LA_CAPABLE" data-ref="_M/DP_CEC_MULTIPLE_LA_CAPABLE">DP_CEC_MULTIPLE_LA_CAPABLE</dfn>             (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="756">756</th><td></td></tr>
<tr><th id="757">757</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_TUNNELING_CONTROL" data-ref="_M/DP_CEC_TUNNELING_CONTROL">DP_CEC_TUNNELING_CONTROL</dfn>               0x3001</u></td></tr>
<tr><th id="758">758</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TUNNELING_ENABLE" data-ref="_M/DP_CEC_TUNNELING_ENABLE">DP_CEC_TUNNELING_ENABLE</dfn>                (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="759">759</th><td><u># define <dfn class="macro" id="_M/DP_CEC_SNOOPING_ENABLE" data-ref="_M/DP_CEC_SNOOPING_ENABLE">DP_CEC_SNOOPING_ENABLE</dfn>                 (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_INFO" data-ref="_M/DP_CEC_RX_MESSAGE_INFO">DP_CEC_RX_MESSAGE_INFO</dfn>                 0x3002</u></td></tr>
<tr><th id="762">762</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_LEN_MASK" data-ref="_M/DP_CEC_RX_MESSAGE_LEN_MASK">DP_CEC_RX_MESSAGE_LEN_MASK</dfn>             (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="763">763</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_LEN_SHIFT" data-ref="_M/DP_CEC_RX_MESSAGE_LEN_SHIFT">DP_CEC_RX_MESSAGE_LEN_SHIFT</dfn>            0</u></td></tr>
<tr><th id="764">764</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_HPD_STATE" data-ref="_M/DP_CEC_RX_MESSAGE_HPD_STATE">DP_CEC_RX_MESSAGE_HPD_STATE</dfn>            (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="765">765</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_HPD_LOST" data-ref="_M/DP_CEC_RX_MESSAGE_HPD_LOST">DP_CEC_RX_MESSAGE_HPD_LOST</dfn>             (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="766">766</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_ACKED" data-ref="_M/DP_CEC_RX_MESSAGE_ACKED">DP_CEC_RX_MESSAGE_ACKED</dfn>                (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="767">767</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_ENDED" data-ref="_M/DP_CEC_RX_MESSAGE_ENDED">DP_CEC_RX_MESSAGE_ENDED</dfn>                (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="768">768</th><td></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_TX_MESSAGE_INFO" data-ref="_M/DP_CEC_TX_MESSAGE_INFO">DP_CEC_TX_MESSAGE_INFO</dfn>                 0x3003</u></td></tr>
<tr><th id="770">770</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_MESSAGE_LEN_MASK" data-ref="_M/DP_CEC_TX_MESSAGE_LEN_MASK">DP_CEC_TX_MESSAGE_LEN_MASK</dfn>             (0xf &lt;&lt; 0)</u></td></tr>
<tr><th id="771">771</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_MESSAGE_LEN_SHIFT" data-ref="_M/DP_CEC_TX_MESSAGE_LEN_SHIFT">DP_CEC_TX_MESSAGE_LEN_SHIFT</dfn>            0</u></td></tr>
<tr><th id="772">772</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_RETRY_COUNT_MASK" data-ref="_M/DP_CEC_TX_RETRY_COUNT_MASK">DP_CEC_TX_RETRY_COUNT_MASK</dfn>             (0x7 &lt;&lt; 4)</u></td></tr>
<tr><th id="773">773</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_RETRY_COUNT_SHIFT" data-ref="_M/DP_CEC_TX_RETRY_COUNT_SHIFT">DP_CEC_TX_RETRY_COUNT_SHIFT</dfn>            4</u></td></tr>
<tr><th id="774">774</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_MESSAGE_SEND" data-ref="_M/DP_CEC_TX_MESSAGE_SEND">DP_CEC_TX_MESSAGE_SEND</dfn>                 (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="775">775</th><td></td></tr>
<tr><th id="776">776</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_TUNNELING_IRQ_FLAGS" data-ref="_M/DP_CEC_TUNNELING_IRQ_FLAGS">DP_CEC_TUNNELING_IRQ_FLAGS</dfn>             0x3004</u></td></tr>
<tr><th id="777">777</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_INFO_VALID" data-ref="_M/DP_CEC_RX_MESSAGE_INFO_VALID">DP_CEC_RX_MESSAGE_INFO_VALID</dfn>           (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="778">778</th><td><u># define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_OVERFLOW" data-ref="_M/DP_CEC_RX_MESSAGE_OVERFLOW">DP_CEC_RX_MESSAGE_OVERFLOW</dfn>             (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="779">779</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_MESSAGE_SENT" data-ref="_M/DP_CEC_TX_MESSAGE_SENT">DP_CEC_TX_MESSAGE_SENT</dfn>                 (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="780">780</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_LINE_ERROR" data-ref="_M/DP_CEC_TX_LINE_ERROR">DP_CEC_TX_LINE_ERROR</dfn>                   (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="781">781</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_ADDRESS_NACK_ERROR" data-ref="_M/DP_CEC_TX_ADDRESS_NACK_ERROR">DP_CEC_TX_ADDRESS_NACK_ERROR</dfn>           (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="782">782</th><td><u># define <dfn class="macro" id="_M/DP_CEC_TX_DATA_NACK_ERROR" data-ref="_M/DP_CEC_TX_DATA_NACK_ERROR">DP_CEC_TX_DATA_NACK_ERROR</dfn>              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_MASK" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_MASK">DP_CEC_LOGICAL_ADDRESS_MASK</dfn>            0x300E /* 0x300F word */</u></td></tr>
<tr><th id="785">785</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_0" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_0">DP_CEC_LOGICAL_ADDRESS_0</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="786">786</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_1" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_1">DP_CEC_LOGICAL_ADDRESS_1</dfn>               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="787">787</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_2" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_2">DP_CEC_LOGICAL_ADDRESS_2</dfn>               (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="788">788</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_3" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_3">DP_CEC_LOGICAL_ADDRESS_3</dfn>               (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="789">789</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_4" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_4">DP_CEC_LOGICAL_ADDRESS_4</dfn>               (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="790">790</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_5" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_5">DP_CEC_LOGICAL_ADDRESS_5</dfn>               (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="791">791</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_6" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_6">DP_CEC_LOGICAL_ADDRESS_6</dfn>               (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="792">792</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_7" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_7">DP_CEC_LOGICAL_ADDRESS_7</dfn>               (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="793">793</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_MASK_2" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_MASK_2">DP_CEC_LOGICAL_ADDRESS_MASK_2</dfn>          0x300F /* 0x300E word */</u></td></tr>
<tr><th id="794">794</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_8" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_8">DP_CEC_LOGICAL_ADDRESS_8</dfn>               (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="795">795</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_9" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_9">DP_CEC_LOGICAL_ADDRESS_9</dfn>               (1 &lt;&lt; 1)</u></td></tr>
<tr><th id="796">796</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_10" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_10">DP_CEC_LOGICAL_ADDRESS_10</dfn>              (1 &lt;&lt; 2)</u></td></tr>
<tr><th id="797">797</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_11" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_11">DP_CEC_LOGICAL_ADDRESS_11</dfn>              (1 &lt;&lt; 3)</u></td></tr>
<tr><th id="798">798</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_12" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_12">DP_CEC_LOGICAL_ADDRESS_12</dfn>              (1 &lt;&lt; 4)</u></td></tr>
<tr><th id="799">799</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_13" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_13">DP_CEC_LOGICAL_ADDRESS_13</dfn>              (1 &lt;&lt; 5)</u></td></tr>
<tr><th id="800">800</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_14" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_14">DP_CEC_LOGICAL_ADDRESS_14</dfn>              (1 &lt;&lt; 6)</u></td></tr>
<tr><th id="801">801</th><td><u># define <dfn class="macro" id="_M/DP_CEC_LOGICAL_ADDRESS_15" data-ref="_M/DP_CEC_LOGICAL_ADDRESS_15">DP_CEC_LOGICAL_ADDRESS_15</dfn>              (1 &lt;&lt; 7)</u></td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_RX_MESSAGE_BUFFER" data-ref="_M/DP_CEC_RX_MESSAGE_BUFFER">DP_CEC_RX_MESSAGE_BUFFER</dfn>               0x3010</u></td></tr>
<tr><th id="804">804</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_TX_MESSAGE_BUFFER" data-ref="_M/DP_CEC_TX_MESSAGE_BUFFER">DP_CEC_TX_MESSAGE_BUFFER</dfn>               0x3020</u></td></tr>
<tr><th id="805">805</th><td><u>#define <dfn class="macro" id="_M/DP_CEC_MESSAGE_BUFFER_LENGTH" data-ref="_M/DP_CEC_MESSAGE_BUFFER_LENGTH">DP_CEC_MESSAGE_BUFFER_LENGTH</dfn>             0x10</u></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i>/* DP 1.2 Sideband message defines */</i></td></tr>
<tr><th id="808">808</th><td><i>/* peer device type - DP 1.2a Table 2-92 */</i></td></tr>
<tr><th id="809">809</th><td><u>#define <dfn class="macro" id="_M/DP_PEER_DEVICE_NONE" data-ref="_M/DP_PEER_DEVICE_NONE">DP_PEER_DEVICE_NONE</dfn>		0x0</u></td></tr>
<tr><th id="810">810</th><td><u>#define <dfn class="macro" id="_M/DP_PEER_DEVICE_SOURCE_OR_SST" data-ref="_M/DP_PEER_DEVICE_SOURCE_OR_SST">DP_PEER_DEVICE_SOURCE_OR_SST</dfn>	0x1</u></td></tr>
<tr><th id="811">811</th><td><u>#define <dfn class="macro" id="_M/DP_PEER_DEVICE_MST_BRANCHING" data-ref="_M/DP_PEER_DEVICE_MST_BRANCHING">DP_PEER_DEVICE_MST_BRANCHING</dfn>	0x2</u></td></tr>
<tr><th id="812">812</th><td><u>#define <dfn class="macro" id="_M/DP_PEER_DEVICE_SST_SINK" data-ref="_M/DP_PEER_DEVICE_SST_SINK">DP_PEER_DEVICE_SST_SINK</dfn>		0x3</u></td></tr>
<tr><th id="813">813</th><td><u>#define <dfn class="macro" id="_M/DP_PEER_DEVICE_DP_LEGACY_CONV" data-ref="_M/DP_PEER_DEVICE_DP_LEGACY_CONV">DP_PEER_DEVICE_DP_LEGACY_CONV</dfn>	0x4</u></td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><i>/* DP 1.2 MST sideband request names DP 1.2a Table 2-80 */</i></td></tr>
<tr><th id="816">816</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_ADDRESS" data-ref="_M/DP_LINK_ADDRESS">DP_LINK_ADDRESS</dfn>			0x01</u></td></tr>
<tr><th id="817">817</th><td><u>#define <dfn class="macro" id="_M/DP_CONNECTION_STATUS_NOTIFY" data-ref="_M/DP_CONNECTION_STATUS_NOTIFY">DP_CONNECTION_STATUS_NOTIFY</dfn>	0x02</u></td></tr>
<tr><th id="818">818</th><td><u>#define <dfn class="macro" id="_M/DP_ENUM_PATH_RESOURCES" data-ref="_M/DP_ENUM_PATH_RESOURCES">DP_ENUM_PATH_RESOURCES</dfn>		0x10</u></td></tr>
<tr><th id="819">819</th><td><u>#define <dfn class="macro" id="_M/DP_ALLOCATE_PAYLOAD" data-ref="_M/DP_ALLOCATE_PAYLOAD">DP_ALLOCATE_PAYLOAD</dfn>		0x11</u></td></tr>
<tr><th id="820">820</th><td><u>#define <dfn class="macro" id="_M/DP_QUERY_PAYLOAD" data-ref="_M/DP_QUERY_PAYLOAD">DP_QUERY_PAYLOAD</dfn>		0x12</u></td></tr>
<tr><th id="821">821</th><td><u>#define <dfn class="macro" id="_M/DP_RESOURCE_STATUS_NOTIFY" data-ref="_M/DP_RESOURCE_STATUS_NOTIFY">DP_RESOURCE_STATUS_NOTIFY</dfn>	0x13</u></td></tr>
<tr><th id="822">822</th><td><u>#define <dfn class="macro" id="_M/DP_CLEAR_PAYLOAD_ID_TABLE" data-ref="_M/DP_CLEAR_PAYLOAD_ID_TABLE">DP_CLEAR_PAYLOAD_ID_TABLE</dfn>	0x14</u></td></tr>
<tr><th id="823">823</th><td><u>#define <dfn class="macro" id="_M/DP_REMOTE_DPCD_READ" data-ref="_M/DP_REMOTE_DPCD_READ">DP_REMOTE_DPCD_READ</dfn>		0x20</u></td></tr>
<tr><th id="824">824</th><td><u>#define <dfn class="macro" id="_M/DP_REMOTE_DPCD_WRITE" data-ref="_M/DP_REMOTE_DPCD_WRITE">DP_REMOTE_DPCD_WRITE</dfn>		0x21</u></td></tr>
<tr><th id="825">825</th><td><u>#define <dfn class="macro" id="_M/DP_REMOTE_I2C_READ" data-ref="_M/DP_REMOTE_I2C_READ">DP_REMOTE_I2C_READ</dfn>		0x22</u></td></tr>
<tr><th id="826">826</th><td><u>#define <dfn class="macro" id="_M/DP_REMOTE_I2C_WRITE" data-ref="_M/DP_REMOTE_I2C_WRITE">DP_REMOTE_I2C_WRITE</dfn>		0x23</u></td></tr>
<tr><th id="827">827</th><td><u>#define <dfn class="macro" id="_M/DP_POWER_UP_PHY" data-ref="_M/DP_POWER_UP_PHY">DP_POWER_UP_PHY</dfn>			0x24</u></td></tr>
<tr><th id="828">828</th><td><u>#define <dfn class="macro" id="_M/DP_POWER_DOWN_PHY" data-ref="_M/DP_POWER_DOWN_PHY">DP_POWER_DOWN_PHY</dfn>		0x25</u></td></tr>
<tr><th id="829">829</th><td><u>#define <dfn class="macro" id="_M/DP_SINK_EVENT_NOTIFY" data-ref="_M/DP_SINK_EVENT_NOTIFY">DP_SINK_EVENT_NOTIFY</dfn>		0x30</u></td></tr>
<tr><th id="830">830</th><td><u>#define <dfn class="macro" id="_M/DP_QUERY_STREAM_ENC_STATUS" data-ref="_M/DP_QUERY_STREAM_ENC_STATUS">DP_QUERY_STREAM_ENC_STATUS</dfn>	0x38</u></td></tr>
<tr><th id="831">831</th><td></td></tr>
<tr><th id="832">832</th><td><i>/* DP 1.2 MST sideband nak reasons - table 2.84 */</i></td></tr>
<tr><th id="833">833</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_WRITE_FAILURE" data-ref="_M/DP_NAK_WRITE_FAILURE">DP_NAK_WRITE_FAILURE</dfn>		0x01</u></td></tr>
<tr><th id="834">834</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_INVALID_READ" data-ref="_M/DP_NAK_INVALID_READ">DP_NAK_INVALID_READ</dfn>		0x02</u></td></tr>
<tr><th id="835">835</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_CRC_FAILURE" data-ref="_M/DP_NAK_CRC_FAILURE">DP_NAK_CRC_FAILURE</dfn>		0x03</u></td></tr>
<tr><th id="836">836</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_BAD_PARAM" data-ref="_M/DP_NAK_BAD_PARAM">DP_NAK_BAD_PARAM</dfn>		0x04</u></td></tr>
<tr><th id="837">837</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_DEFER" data-ref="_M/DP_NAK_DEFER">DP_NAK_DEFER</dfn>			0x05</u></td></tr>
<tr><th id="838">838</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_LINK_FAILURE" data-ref="_M/DP_NAK_LINK_FAILURE">DP_NAK_LINK_FAILURE</dfn>		0x06</u></td></tr>
<tr><th id="839">839</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_NO_RESOURCES" data-ref="_M/DP_NAK_NO_RESOURCES">DP_NAK_NO_RESOURCES</dfn>		0x07</u></td></tr>
<tr><th id="840">840</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_DPCD_FAIL" data-ref="_M/DP_NAK_DPCD_FAIL">DP_NAK_DPCD_FAIL</dfn>		0x08</u></td></tr>
<tr><th id="841">841</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_I2C_NAK" data-ref="_M/DP_NAK_I2C_NAK">DP_NAK_I2C_NAK</dfn>			0x09</u></td></tr>
<tr><th id="842">842</th><td><u>#define <dfn class="macro" id="_M/DP_NAK_ALLOCATE_FAIL" data-ref="_M/DP_NAK_ALLOCATE_FAIL">DP_NAK_ALLOCATE_FAIL</dfn>		0x0a</u></td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td><u>#define <dfn class="macro" id="_M/MODE_I2C_START" data-ref="_M/MODE_I2C_START">MODE_I2C_START</dfn>	1</u></td></tr>
<tr><th id="845">845</th><td><u>#define <dfn class="macro" id="_M/MODE_I2C_WRITE" data-ref="_M/MODE_I2C_WRITE">MODE_I2C_WRITE</dfn>	2</u></td></tr>
<tr><th id="846">846</th><td><u>#define <dfn class="macro" id="_M/MODE_I2C_READ" data-ref="_M/MODE_I2C_READ">MODE_I2C_READ</dfn>	4</u></td></tr>
<tr><th id="847">847</th><td><u>#define <dfn class="macro" id="_M/MODE_I2C_STOP" data-ref="_M/MODE_I2C_STOP">MODE_I2C_STOP</dfn>	8</u></td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><i>/* DP 1.2 MST PORTs - Section 2.5.1 v1.2a spec */</i></td></tr>
<tr><th id="850">850</th><td><u>#define <dfn class="macro" id="_M/DP_MST_PHYSICAL_PORT_0" data-ref="_M/DP_MST_PHYSICAL_PORT_0">DP_MST_PHYSICAL_PORT_0</dfn> 0</u></td></tr>
<tr><th id="851">851</th><td><u>#define <dfn class="macro" id="_M/DP_MST_LOGICAL_PORT_0" data-ref="_M/DP_MST_LOGICAL_PORT_0">DP_MST_LOGICAL_PORT_0</dfn> 8</u></td></tr>
<tr><th id="852">852</th><td></td></tr>
<tr><th id="853">853</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_STATUS_SIZE" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</dfn>	   6</u></td></tr>
<tr><th id="854">854</th><td><a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="drm_dp_channel_eq_ok" title='drm_dp_channel_eq_ok' data-ref="drm_dp_channel_eq_ok">drm_dp_channel_eq_ok</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col1 decl" id="1link_status" title='link_status' data-type='const u8 *' data-ref="1link_status">link_status</dfn>[<a class="macro" href="#853" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>],</td></tr>
<tr><th id="855">855</th><td>			  <em>int</em> <dfn class="local col2 decl" id="2lane_count" title='lane_count' data-type='int' data-ref="2lane_count">lane_count</dfn>);</td></tr>
<tr><th id="856">856</th><td><a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="decl fn" id="drm_dp_clock_recovery_ok" title='drm_dp_clock_recovery_ok' data-ref="drm_dp_clock_recovery_ok">drm_dp_clock_recovery_ok</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col3 decl" id="3link_status" title='link_status' data-type='const u8 *' data-ref="3link_status">link_status</dfn>[<a class="macro" href="#853" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>],</td></tr>
<tr><th id="857">857</th><td>			      <em>int</em> <dfn class="local col4 decl" id="4lane_count" title='lane_count' data-type='int' data-ref="4lane_count">lane_count</dfn>);</td></tr>
<tr><th id="858">858</th><td><a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl fn" id="drm_dp_get_adjust_request_voltage" title='drm_dp_get_adjust_request_voltage' data-ref="drm_dp_get_adjust_request_voltage">drm_dp_get_adjust_request_voltage</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col5 decl" id="5link_status" title='link_status' data-type='const u8 *' data-ref="5link_status">link_status</dfn>[<a class="macro" href="#853" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>],</td></tr>
<tr><th id="859">859</th><td>				     <em>int</em> <dfn class="local col6 decl" id="6lane" title='lane' data-type='int' data-ref="6lane">lane</dfn>);</td></tr>
<tr><th id="860">860</th><td><a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl fn" id="drm_dp_get_adjust_request_pre_emphasis" title='drm_dp_get_adjust_request_pre_emphasis' data-ref="drm_dp_get_adjust_request_pre_emphasis">drm_dp_get_adjust_request_pre_emphasis</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col7 decl" id="7link_status" title='link_status' data-type='const u8 *' data-ref="7link_status">link_status</dfn>[<a class="macro" href="#853" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>],</td></tr>
<tr><th id="861">861</th><td>					  <em>int</em> <dfn class="local col8 decl" id="8lane" title='lane' data-type='int' data-ref="8lane">lane</dfn>);</td></tr>
<tr><th id="862">862</th><td></td></tr>
<tr><th id="863">863</th><td><u>#define <dfn class="macro" id="_M/DP_BRANCH_OUI_HEADER_SIZE" data-ref="_M/DP_BRANCH_OUI_HEADER_SIZE">DP_BRANCH_OUI_HEADER_SIZE</dfn>	0xc</u></td></tr>
<tr><th id="864">864</th><td><u>#define <dfn class="macro" id="_M/DP_RECEIVER_CAP_SIZE" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</dfn>		0xf</u></td></tr>
<tr><th id="865">865</th><td><u>#define <dfn class="macro" id="_M/EDP_PSR_RECEIVER_CAP_SIZE" data-ref="_M/EDP_PSR_RECEIVER_CAP_SIZE">EDP_PSR_RECEIVER_CAP_SIZE</dfn>	2</u></td></tr>
<tr><th id="866">866</th><td><u>#define <dfn class="macro" id="_M/EDP_DISPLAY_CTL_CAP_SIZE" data-ref="_M/EDP_DISPLAY_CTL_CAP_SIZE">EDP_DISPLAY_CTL_CAP_SIZE</dfn>	3</u></td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td><em>void</em> <dfn class="decl fn" id="drm_dp_link_train_clock_recovery_delay" title='drm_dp_link_train_clock_recovery_delay' data-ref="drm_dp_link_train_clock_recovery_delay">drm_dp_link_train_clock_recovery_delay</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col9 decl" id="9dpcd" title='dpcd' data-type='const u8 *' data-ref="9dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>]);</td></tr>
<tr><th id="869">869</th><td><em>void</em> <dfn class="decl fn" id="drm_dp_link_train_channel_eq_delay" title='drm_dp_link_train_channel_eq_delay' data-ref="drm_dp_link_train_channel_eq_delay">drm_dp_link_train_channel_eq_delay</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col0 decl" id="10dpcd" title='dpcd' data-type='const u8 *' data-ref="10dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>]);</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td><a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl fn" id="drm_dp_link_rate_to_bw_code" title='drm_dp_link_rate_to_bw_code' data-ref="drm_dp_link_rate_to_bw_code">drm_dp_link_rate_to_bw_code</dfn>(<em>int</em> <dfn class="local col1 decl" id="11link_rate" title='link_rate' data-type='int' data-ref="11link_rate">link_rate</dfn>);</td></tr>
<tr><th id="872">872</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_bw_code_to_link_rate" title='drm_dp_bw_code_to_link_rate' data-ref="drm_dp_bw_code_to_link_rate">drm_dp_bw_code_to_link_rate</dfn>(<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col2 decl" id="12link_bw" title='link_bw' data-type='u8' data-ref="12link_bw">link_bw</dfn>);</td></tr>
<tr><th id="873">873</th><td></td></tr>
<tr><th id="874">874</th><td><b>struct</b> <dfn class="type def" id="edp_sdp_header" title='edp_sdp_header' data-ref="edp_sdp_header">edp_sdp_header</dfn> {</td></tr>
<tr><th id="875">875</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_sdp_header::HB0" title='edp_sdp_header::HB0' data-ref="edp_sdp_header::HB0">HB0</dfn>; <i>/* Secondary Data Packet ID */</i></td></tr>
<tr><th id="876">876</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_sdp_header::HB1" title='edp_sdp_header::HB1' data-ref="edp_sdp_header::HB1">HB1</dfn>; <i>/* Secondary Data Packet Type */</i></td></tr>
<tr><th id="877">877</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_sdp_header::HB2" title='edp_sdp_header::HB2' data-ref="edp_sdp_header::HB2">HB2</dfn>; <i>/* 7:5 reserved, 4:0 revision number */</i></td></tr>
<tr><th id="878">878</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_sdp_header::HB3" title='edp_sdp_header::HB3' data-ref="edp_sdp_header::HB3">HB3</dfn>; <i>/* 7:5 reserved, 4:0 number of valid data bytes */</i></td></tr>
<tr><th id="879">879</th><td>} <a class="macro" href="../linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="880">880</th><td></td></tr>
<tr><th id="881">881</th><td><u>#define <dfn class="macro" id="_M/EDP_SDP_HEADER_REVISION_MASK" data-ref="_M/EDP_SDP_HEADER_REVISION_MASK">EDP_SDP_HEADER_REVISION_MASK</dfn>		0x1F</u></td></tr>
<tr><th id="882">882</th><td><u>#define <dfn class="macro" id="_M/EDP_SDP_HEADER_VALID_PAYLOAD_BYTES" data-ref="_M/EDP_SDP_HEADER_VALID_PAYLOAD_BYTES">EDP_SDP_HEADER_VALID_PAYLOAD_BYTES</dfn>	0x1F</u></td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td><b>struct</b> <dfn class="type def" id="edp_vsc_psr" title='edp_vsc_psr' data-ref="edp_vsc_psr">edp_vsc_psr</dfn> {</td></tr>
<tr><th id="885">885</th><td>	<b>struct</b> <a class="type" href="#edp_sdp_header" title='edp_sdp_header' data-ref="edp_sdp_header">edp_sdp_header</a> <dfn class="decl field" id="edp_vsc_psr::sdp_header" title='edp_vsc_psr::sdp_header' data-ref="edp_vsc_psr::sdp_header">sdp_header</dfn>;</td></tr>
<tr><th id="886">886</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB0" title='edp_vsc_psr::DB0' data-ref="edp_vsc_psr::DB0">DB0</dfn>; <i>/* Stereo Interface */</i></td></tr>
<tr><th id="887">887</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB1" title='edp_vsc_psr::DB1' data-ref="edp_vsc_psr::DB1">DB1</dfn>; <i>/* 0 - PSR State; 1 - Update RFB; 2 - CRC Valid */</i></td></tr>
<tr><th id="888">888</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB2" title='edp_vsc_psr::DB2' data-ref="edp_vsc_psr::DB2">DB2</dfn>; <i>/* CRC value bits 7:0 of the R or Cr component */</i></td></tr>
<tr><th id="889">889</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB3" title='edp_vsc_psr::DB3' data-ref="edp_vsc_psr::DB3">DB3</dfn>; <i>/* CRC value bits 15:8 of the R or Cr component */</i></td></tr>
<tr><th id="890">890</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB4" title='edp_vsc_psr::DB4' data-ref="edp_vsc_psr::DB4">DB4</dfn>; <i>/* CRC value bits 7:0 of the G or Y component */</i></td></tr>
<tr><th id="891">891</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB5" title='edp_vsc_psr::DB5' data-ref="edp_vsc_psr::DB5">DB5</dfn>; <i>/* CRC value bits 15:8 of the G or Y component */</i></td></tr>
<tr><th id="892">892</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB6" title='edp_vsc_psr::DB6' data-ref="edp_vsc_psr::DB6">DB6</dfn>; <i>/* CRC value bits 7:0 of the B or Cb component */</i></td></tr>
<tr><th id="893">893</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB7" title='edp_vsc_psr::DB7' data-ref="edp_vsc_psr::DB7">DB7</dfn>; <i>/* CRC value bits 15:8 of the B or Cb component */</i></td></tr>
<tr><th id="894">894</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="edp_vsc_psr::DB8_31" title='edp_vsc_psr::DB8_31' data-ref="edp_vsc_psr::DB8_31">DB8_31</dfn>[<var>24</var>]; <i>/* Reserved */</i></td></tr>
<tr><th id="895">895</th><td>} <a class="macro" href="../linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td><u>#define <dfn class="macro" id="_M/EDP_VSC_PSR_STATE_ACTIVE" data-ref="_M/EDP_VSC_PSR_STATE_ACTIVE">EDP_VSC_PSR_STATE_ACTIVE</dfn>	(1&lt;&lt;0)</u></td></tr>
<tr><th id="898">898</th><td><u>#define <dfn class="macro" id="_M/EDP_VSC_PSR_UPDATE_RFB" data-ref="_M/EDP_VSC_PSR_UPDATE_RFB">EDP_VSC_PSR_UPDATE_RFB</dfn>		(1&lt;&lt;1)</u></td></tr>
<tr><th id="899">899</th><td><u>#define <dfn class="macro" id="_M/EDP_VSC_PSR_CRC_VALUES_VALID" data-ref="_M/EDP_VSC_PSR_CRC_VALUES_VALID">EDP_VSC_PSR_CRC_VALUES_VALID</dfn>	(1&lt;&lt;2)</u></td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_psr_setup_time" title='drm_dp_psr_setup_time' data-ref="drm_dp_psr_setup_time">drm_dp_psr_setup_time</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col3 decl" id="13psr_cap" title='psr_cap' data-type='const u8 *' data-ref="13psr_cap">psr_cap</dfn>[<a class="macro" href="#865" title="2" data-ref="_M/EDP_PSR_RECEIVER_CAP_SIZE">EDP_PSR_RECEIVER_CAP_SIZE</a>]);</td></tr>
<tr><th id="902">902</th><td></td></tr>
<tr><th id="903">903</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <em>int</em></td></tr>
<tr><th id="904">904</th><td><dfn class="decl def fn" id="drm_dp_max_link_rate" title='drm_dp_max_link_rate' data-ref="drm_dp_max_link_rate">drm_dp_max_link_rate</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col4 decl" id="14dpcd" title='dpcd' data-type='const u8 *' data-ref="14dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>])</td></tr>
<tr><th id="905">905</th><td>{</td></tr>
<tr><th id="906">906</th><td>	<b>return</b> <a class="ref fn" href="#drm_dp_bw_code_to_link_rate" title='drm_dp_bw_code_to_link_rate' data-ref="drm_dp_bw_code_to_link_rate">drm_dp_bw_code_to_link_rate</a>(<a class="local col4 ref" href="#14dpcd" title='dpcd' data-ref="14dpcd">dpcd</a>[<a class="macro" href="#68" title="0x001" data-ref="_M/DP_MAX_LINK_RATE">DP_MAX_LINK_RATE</a>]);</td></tr>
<tr><th id="907">907</th><td>}</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a></td></tr>
<tr><th id="910">910</th><td><dfn class="decl def fn" id="drm_dp_max_lane_count" title='drm_dp_max_lane_count' data-ref="drm_dp_max_lane_count">drm_dp_max_lane_count</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col5 decl" id="15dpcd" title='dpcd' data-type='const u8 *' data-ref="15dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>])</td></tr>
<tr><th id="911">911</th><td>{</td></tr>
<tr><th id="912">912</th><td>	<b>return</b> <a class="local col5 ref" href="#15dpcd" title='dpcd' data-ref="15dpcd">dpcd</a>[<a class="macro" href="#70" title="0x002" data-ref="_M/DP_MAX_LANE_COUNT">DP_MAX_LANE_COUNT</a>] &amp; <a class="macro" href="#71" title="0x1f" data-ref="_M/DP_MAX_LANE_COUNT_MASK">DP_MAX_LANE_COUNT_MASK</a>;</td></tr>
<tr><th id="913">913</th><td>}</td></tr>
<tr><th id="914">914</th><td></td></tr>
<tr><th id="915">915</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a></td></tr>
<tr><th id="916">916</th><td><dfn class="decl def fn" id="drm_dp_enhanced_frame_cap" title='drm_dp_enhanced_frame_cap' data-ref="drm_dp_enhanced_frame_cap">drm_dp_enhanced_frame_cap</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col6 decl" id="16dpcd" title='dpcd' data-type='const u8 *' data-ref="16dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>])</td></tr>
<tr><th id="917">917</th><td>{</td></tr>
<tr><th id="918">918</th><td>	<b>return</b> <a class="local col6 ref" href="#16dpcd" title='dpcd' data-ref="16dpcd">dpcd</a>[<a class="macro" href="#66" title="0x000" data-ref="_M/DP_DPCD_REV">DP_DPCD_REV</a>] &gt;= <var>0x11</var> &amp;&amp;</td></tr>
<tr><th id="919">919</th><td>		(<a class="local col6 ref" href="#16dpcd" title='dpcd' data-ref="16dpcd">dpcd</a>[<a class="macro" href="#70" title="0x002" data-ref="_M/DP_MAX_LANE_COUNT">DP_MAX_LANE_COUNT</a>] &amp; <a class="macro" href="#73" title="(1 &lt;&lt; 7)" data-ref="_M/DP_ENHANCED_FRAME_CAP">DP_ENHANCED_FRAME_CAP</a>);</td></tr>
<tr><th id="920">920</th><td>}</td></tr>
<tr><th id="921">921</th><td></td></tr>
<tr><th id="922">922</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a></td></tr>
<tr><th id="923">923</th><td><dfn class="decl def fn" id="drm_dp_tps3_supported" title='drm_dp_tps3_supported' data-ref="drm_dp_tps3_supported">drm_dp_tps3_supported</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col7 decl" id="17dpcd" title='dpcd' data-type='const u8 *' data-ref="17dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>])</td></tr>
<tr><th id="924">924</th><td>{</td></tr>
<tr><th id="925">925</th><td>	<b>return</b> <a class="local col7 ref" href="#17dpcd" title='dpcd' data-ref="17dpcd">dpcd</a>[<a class="macro" href="#66" title="0x000" data-ref="_M/DP_DPCD_REV">DP_DPCD_REV</a>] &gt;= <var>0x12</var> &amp;&amp;</td></tr>
<tr><th id="926">926</th><td>		<a class="local col7 ref" href="#17dpcd" title='dpcd' data-ref="17dpcd">dpcd</a>[<a class="macro" href="#70" title="0x002" data-ref="_M/DP_MAX_LANE_COUNT">DP_MAX_LANE_COUNT</a>] &amp; <a class="macro" href="#72" title="(1 &lt;&lt; 6)" data-ref="_M/DP_TPS3_SUPPORTED">DP_TPS3_SUPPORTED</a>;</td></tr>
<tr><th id="927">927</th><td>}</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a></td></tr>
<tr><th id="930">930</th><td><dfn class="decl def fn" id="drm_dp_is_branch" title='drm_dp_is_branch' data-ref="drm_dp_is_branch">drm_dp_is_branch</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col8 decl" id="18dpcd" title='dpcd' data-type='const u8 *' data-ref="18dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>])</td></tr>
<tr><th id="931">931</th><td>{</td></tr>
<tr><th id="932">932</th><td>	<b>return</b> <a class="local col8 ref" href="#18dpcd" title='dpcd' data-ref="18dpcd">dpcd</a>[<a class="macro" href="#81" title="0x005" data-ref="_M/DP_DOWNSTREAMPORT_PRESENT">DP_DOWNSTREAMPORT_PRESENT</a>] &amp; <a class="macro" href="#82" title="(1 &lt;&lt; 0)" data-ref="_M/DP_DWN_STRM_PORT_PRESENT">DP_DWN_STRM_PORT_PRESENT</a>;</td></tr>
<tr><th id="933">933</th><td>}</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td><i>/*</i></td></tr>
<tr><th id="936">936</th><td><i> * DisplayPort AUX channel</i></td></tr>
<tr><th id="937">937</th><td><i> */</i></td></tr>
<tr><th id="938">938</th><td></td></tr>
<tr><th id="939">939</th><td><i class="doc">/**</i></td></tr>
<tr><th id="940">940</th><td><i class="doc"> * struct drm_dp_aux_msg - DisplayPort AUX channel transaction</i></td></tr>
<tr><th id="941">941</th><td><i class="doc"> *<span class="command"> @address</span>: address of the (first) register to access</i></td></tr>
<tr><th id="942">942</th><td><i class="doc"> *<span class="command"> @request</span>: contains the type of transaction (see DP_AUX_* macros)</i></td></tr>
<tr><th id="943">943</th><td><i class="doc"> *<span class="command"> @reply</span>: upon completion, contains the reply type of the transaction</i></td></tr>
<tr><th id="944">944</th><td><i class="doc"> *<span class="command"> @buffer</span>: pointer to a transmission or reception buffer</i></td></tr>
<tr><th id="945">945</th><td><i class="doc"> *<span class="command"> @size</span>: size of<span class="command"> @buffer</span></i></td></tr>
<tr><th id="946">946</th><td><i class="doc"> */</i></td></tr>
<tr><th id="947">947</th><td><b>struct</b> <dfn class="type def" id="drm_dp_aux_msg" title='drm_dp_aux_msg' data-ref="drm_dp_aux_msg">drm_dp_aux_msg</dfn> {</td></tr>
<tr><th id="948">948</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_dp_aux_msg::address" title='drm_dp_aux_msg::address' data-ref="drm_dp_aux_msg::address">address</dfn>;</td></tr>
<tr><th id="949">949</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_aux_msg::request" title='drm_dp_aux_msg::request' data-ref="drm_dp_aux_msg::request">request</dfn>;</td></tr>
<tr><th id="950">950</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_aux_msg::reply" title='drm_dp_aux_msg::reply' data-ref="drm_dp_aux_msg::reply">reply</dfn>;</td></tr>
<tr><th id="951">951</th><td>	<em>void</em> *<dfn class="decl field" id="drm_dp_aux_msg::buffer" title='drm_dp_aux_msg::buffer' data-ref="drm_dp_aux_msg::buffer">buffer</dfn>;</td></tr>
<tr><th id="952">952</th><td>	<a class="typedef" href="../linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="decl field" id="drm_dp_aux_msg::size" title='drm_dp_aux_msg::size' data-ref="drm_dp_aux_msg::size">size</dfn>;</td></tr>
<tr><th id="953">953</th><td>};</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td><i class="doc">/**</i></td></tr>
<tr><th id="956">956</th><td><i class="doc"> * struct drm_dp_aux - DisplayPort AUX channel</i></td></tr>
<tr><th id="957">957</th><td><i class="doc"> * <span class="command">@name</span>:<span class="verb"> user-visible name of this AUX channel and the I2C-over-AUX adapter</span></i></td></tr>
<tr><th id="958">958</th><td><i class="doc"> *<span class="command"> @ddc</span>: I2C adapter that can be used for I2C-over-AUX communication</i></td></tr>
<tr><th id="959">959</th><td><i class="doc"> * <span class="command">@dev</span>:<span class="verb"> pointer to struct device that is the parent for this AUX channel</span></i></td></tr>
<tr><th id="960">960</th><td><i class="doc"> *<span class="command"> @crtc</span>: backpointer to the crtc that is currently using this AUX channel</i></td></tr>
<tr><th id="961">961</th><td><i class="doc"> *<span class="command"> @hw</span>_mutex: internal mutex used for locking transfers</i></td></tr>
<tr><th id="962">962</th><td><i class="doc"> *<span class="command"> @crc</span>_work: worker that captures CRCs for each frame</i></td></tr>
<tr><th id="963">963</th><td><i class="doc"> *<span class="command"> @crc</span>_count: counter of captured frame CRCs</i></td></tr>
<tr><th id="964">964</th><td><i class="doc"> *<span class="command"> @transfer</span>: transfers a message representing a single AUX transaction</i></td></tr>
<tr><th id="965">965</th><td><i class="doc"> *</i></td></tr>
<tr><th id="966">966</th><td><i class="doc"> * The .dev field should be set to a pointer to the device that implements</i></td></tr>
<tr><th id="967">967</th><td><i class="doc"> * the AUX channel.</i></td></tr>
<tr><th id="968">968</th><td><i class="doc"> *</i></td></tr>
<tr><th id="969">969</th><td><i class="doc"> * The .name field may be used to specify the name of the I2C adapter. If set to</i></td></tr>
<tr><th id="970">970</th><td><i class="doc"> * NULL, dev_name() of .dev will be used.</i></td></tr>
<tr><th id="971">971</th><td><i class="doc"> *</i></td></tr>
<tr><th id="972">972</th><td><i class="doc"> * Drivers provide a hardware-specific implementation of how transactions</i></td></tr>
<tr><th id="973">973</th><td><i class="doc"> * are executed via the .transfer() function. A pointer to a drm_dp_aux_msg</i></td></tr>
<tr><th id="974">974</th><td><i class="doc"> * structure describing the transaction is passed into this function. Upon</i></td></tr>
<tr><th id="975">975</th><td><i class="doc"> * success, the implementation should return the number of payload bytes</i></td></tr>
<tr><th id="976">976</th><td><i class="doc"> * that were transferred, or a negative error-code on failure. Helpers</i></td></tr>
<tr><th id="977">977</th><td><i class="doc"> * propagate errors from the .transfer() function, with the exception of</i></td></tr>
<tr><th id="978">978</th><td><i class="doc"> * the -EBUSY error, which causes a transaction to be retried. On a short,</i></td></tr>
<tr><th id="979">979</th><td><i class="doc"> * helpers will return -EPROTO to make it simpler to check for failure.</i></td></tr>
<tr><th id="980">980</th><td><i class="doc"> *</i></td></tr>
<tr><th id="981">981</th><td><i class="doc"> * An AUX channel can also be used to transport I2C messages to a sink. A</i></td></tr>
<tr><th id="982">982</th><td><i class="doc"> * typical application of that is to access an EDID that's present in the</i></td></tr>
<tr><th id="983">983</th><td><i class="doc"> * sink device. The .transfer() function can also be used to execute such</i></td></tr>
<tr><th id="984">984</th><td><i class="doc"> * transactions. The drm_dp_aux_register() function registers an I2C</i></td></tr>
<tr><th id="985">985</th><td><i class="doc"> * adapter that can be passed to drm_probe_ddc(). Upon removal, drivers</i></td></tr>
<tr><th id="986">986</th><td><i class="doc"> * should call drm_dp_aux_unregister() to remove the I2C adapter.</i></td></tr>
<tr><th id="987">987</th><td><i class="doc"> * The I2C adapter uses long transfers by default; if a partial response is</i></td></tr>
<tr><th id="988">988</th><td><i class="doc"> * received, the adapter will drop down to the size given by the partial</i></td></tr>
<tr><th id="989">989</th><td><i class="doc"> * response for this transaction only.</i></td></tr>
<tr><th id="990">990</th><td><i class="doc"> *</i></td></tr>
<tr><th id="991">991</th><td><i class="doc"> * Note that the aux helper code assumes that the .transfer() function</i></td></tr>
<tr><th id="992">992</th><td><i class="doc"> * only modifies the reply field of the drm_dp_aux_msg structure.  The</i></td></tr>
<tr><th id="993">993</th><td><i class="doc"> * retry logic and i2c helpers assume this is the case.</i></td></tr>
<tr><th id="994">994</th><td><i class="doc"> */</i></td></tr>
<tr><th id="995">995</th><td><b>struct</b> <dfn class="type def" id="drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</dfn> {</td></tr>
<tr><th id="996">996</th><td>	<em>const</em> <em>char</em> *<dfn class="decl field" id="drm_dp_aux::name" title='drm_dp_aux::name' data-ref="drm_dp_aux::name">name</dfn>;</td></tr>
<tr><th id="997">997</th><td>	<b>struct</b> <a class="type" href="../linux/i2c.h.html#i2c_adapter" title='i2c_adapter' data-ref="i2c_adapter">i2c_adapter</a> <dfn class="decl field" id="drm_dp_aux::ddc" title='drm_dp_aux::ddc' data-ref="drm_dp_aux::ddc">ddc</dfn>;</td></tr>
<tr><th id="998">998</th><td>	<b>struct</b> <a class="type" href="../linux/device.h.html#device" title='device' data-ref="device">device</a> *<dfn class="decl field" id="drm_dp_aux::dev" title='drm_dp_aux::dev' data-ref="drm_dp_aux::dev">dev</dfn>;</td></tr>
<tr><th id="999">999</th><td>	<b>struct</b> <a class="type" href="drm_crtc.h.html#drm_crtc" title='drm_crtc' data-ref="drm_crtc">drm_crtc</a> *<dfn class="decl field" id="drm_dp_aux::crtc" title='drm_dp_aux::crtc' data-ref="drm_dp_aux::crtc">crtc</dfn>;</td></tr>
<tr><th id="1000">1000</th><td>	<b>struct</b> <a class="type" href="../linux/mutex.h.html#mutex" title='mutex' data-ref="mutex">mutex</a> <dfn class="decl field" id="drm_dp_aux::hw_mutex" title='drm_dp_aux::hw_mutex' data-ref="drm_dp_aux::hw_mutex">hw_mutex</dfn>;</td></tr>
<tr><th id="1001">1001</th><td>	<b>struct</b> <a class="type" href="../linux/workqueue.h.html#work_struct" title='work_struct' data-ref="work_struct">work_struct</a> <dfn class="decl field" id="drm_dp_aux::crc_work" title='drm_dp_aux::crc_work' data-ref="drm_dp_aux::crc_work">crc_work</dfn>;</td></tr>
<tr><th id="1002">1002</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_aux::crc_count" title='drm_dp_aux::crc_count' data-ref="drm_dp_aux::crc_count">crc_count</dfn>;</td></tr>
<tr><th id="1003">1003</th><td>	<a class="typedef" href="../linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> (*<dfn class="decl field" id="drm_dp_aux::transfer" title='drm_dp_aux::transfer' data-ref="drm_dp_aux::transfer">transfer</dfn>)(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col9 decl" id="19aux" title='aux' data-type='struct drm_dp_aux *' data-ref="19aux">aux</dfn>,</td></tr>
<tr><th id="1004">1004</th><td>			    <b>struct</b> <a class="type" href="#drm_dp_aux_msg" title='drm_dp_aux_msg' data-ref="drm_dp_aux_msg">drm_dp_aux_msg</a> *<dfn class="local col0 decl" id="20msg" title='msg' data-type='struct drm_dp_aux_msg *' data-ref="20msg">msg</dfn>);</td></tr>
<tr><th id="1005">1005</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1006">1006</th><td><i class="doc">	 *<span class="command"> @i2c</span>_nack_count: Counts I2C NACKs, used for DP validation.</i></td></tr>
<tr><th id="1007">1007</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1008">1008</th><td>	<em>unsigned</em> <dfn class="decl field" id="drm_dp_aux::i2c_nack_count" title='drm_dp_aux::i2c_nack_count' data-ref="drm_dp_aux::i2c_nack_count">i2c_nack_count</dfn>;</td></tr>
<tr><th id="1009">1009</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1010">1010</th><td><i class="doc">	 *<span class="command"> @i2c</span>_defer_count: Counts I2C DEFERs, used for DP validation.</i></td></tr>
<tr><th id="1011">1011</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1012">1012</th><td>	<em>unsigned</em> <dfn class="decl field" id="drm_dp_aux::i2c_defer_count" title='drm_dp_aux::i2c_defer_count' data-ref="drm_dp_aux::i2c_defer_count">i2c_defer_count</dfn>;</td></tr>
<tr><th id="1013">1013</th><td>};</td></tr>
<tr><th id="1014">1014</th><td></td></tr>
<tr><th id="1015">1015</th><td><a class="typedef" href="../linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl fn" id="drm_dp_dpcd_read" title='drm_dp_dpcd_read' data-ref="drm_dp_dpcd_read">drm_dp_dpcd_read</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col1 decl" id="21aux" title='aux' data-type='struct drm_dp_aux *' data-ref="21aux">aux</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col2 decl" id="22offset" title='offset' data-type='unsigned int' data-ref="22offset">offset</dfn>,</td></tr>
<tr><th id="1016">1016</th><td>			 <em>void</em> *<dfn class="local col3 decl" id="23buffer" title='buffer' data-type='void *' data-ref="23buffer">buffer</dfn>, <a class="typedef" href="../linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col4 decl" id="24size" title='size' data-type='size_t' data-ref="24size">size</dfn>);</td></tr>
<tr><th id="1017">1017</th><td><a class="typedef" href="../linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl fn" id="drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write">drm_dp_dpcd_write</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col5 decl" id="25aux" title='aux' data-type='struct drm_dp_aux *' data-ref="25aux">aux</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col6 decl" id="26offset" title='offset' data-type='unsigned int' data-ref="26offset">offset</dfn>,</td></tr>
<tr><th id="1018">1018</th><td>			  <em>void</em> *<dfn class="local col7 decl" id="27buffer" title='buffer' data-type='void *' data-ref="27buffer">buffer</dfn>, <a class="typedef" href="../linux/types.h.html#size_t" title='size_t' data-type='__kernel_size_t' data-ref="size_t">size_t</a> <dfn class="local col8 decl" id="28size" title='size' data-type='size_t' data-ref="28size">size</dfn>);</td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1021">1021</th><td><i class="doc"> * drm_dp_dpcd_readb() - read a single byte from the DPCD</i></td></tr>
<tr><th id="1022">1022</th><td><i class="doc"> *<span class="command"> @aux</span>: DisplayPort AUX channel</i></td></tr>
<tr><th id="1023">1023</th><td><i class="doc"> *<span class="command"> @offset</span>: address of the register to read</i></td></tr>
<tr><th id="1024">1024</th><td><i class="doc"> * <span class="command">@value</span>p: location where the value of the register will be stored</i></td></tr>
<tr><th id="1025">1025</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1026">1026</th><td><i class="doc"> * Returns the number of bytes transferred (1) on success, or a negative</i></td></tr>
<tr><th id="1027">1027</th><td><i class="doc"> * error code on failure.</i></td></tr>
<tr><th id="1028">1028</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1029">1029</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl def fn" id="drm_dp_dpcd_readb" title='drm_dp_dpcd_readb' data-ref="drm_dp_dpcd_readb">drm_dp_dpcd_readb</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col9 decl" id="29aux" title='aux' data-type='struct drm_dp_aux *' data-ref="29aux">aux</dfn>,</td></tr>
<tr><th id="1030">1030</th><td>					<em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="30offset" title='offset' data-type='unsigned int' data-ref="30offset">offset</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col1 decl" id="31valuep" title='valuep' data-type='u8 *' data-ref="31valuep">valuep</dfn>)</td></tr>
<tr><th id="1031">1031</th><td>{</td></tr>
<tr><th id="1032">1032</th><td>	<b>return</b> <a class="ref fn" href="#drm_dp_dpcd_read" title='drm_dp_dpcd_read' data-ref="drm_dp_dpcd_read">drm_dp_dpcd_read</a>(<a class="local col9 ref" href="#29aux" title='aux' data-ref="29aux">aux</a>, <a class="local col0 ref" href="#30offset" title='offset' data-ref="30offset">offset</a>, <a class="local col1 ref" href="#31valuep" title='valuep' data-ref="31valuep">valuep</a>, <var>1</var>);</td></tr>
<tr><th id="1033">1033</th><td>}</td></tr>
<tr><th id="1034">1034</th><td></td></tr>
<tr><th id="1035">1035</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1036">1036</th><td><i class="doc"> * drm_dp_dpcd_writeb() - write a single byte to the DPCD</i></td></tr>
<tr><th id="1037">1037</th><td><i class="doc"> *<span class="command"> @aux</span>: DisplayPort AUX channel</i></td></tr>
<tr><th id="1038">1038</th><td><i class="doc"> *<span class="command"> @offset</span>: address of the register to write</i></td></tr>
<tr><th id="1039">1039</th><td><i class="doc"> * <span class="command">@value</span>: value to write to the register</i></td></tr>
<tr><th id="1040">1040</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1041">1041</th><td><i class="doc"> * Returns the number of bytes transferred (1) on success, or a negative</i></td></tr>
<tr><th id="1042">1042</th><td><i class="doc"> * error code on failure.</i></td></tr>
<tr><th id="1043">1043</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1044">1044</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../linux/types.h.html#ssize_t" title='ssize_t' data-type='__kernel_ssize_t' data-ref="ssize_t">ssize_t</a> <dfn class="decl def fn" id="drm_dp_dpcd_writeb" title='drm_dp_dpcd_writeb' data-ref="drm_dp_dpcd_writeb">drm_dp_dpcd_writeb</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col2 decl" id="32aux" title='aux' data-type='struct drm_dp_aux *' data-ref="32aux">aux</dfn>,</td></tr>
<tr><th id="1045">1045</th><td>					 <em>unsigned</em> <em>int</em> <dfn class="local col3 decl" id="33offset" title='offset' data-type='unsigned int' data-ref="33offset">offset</dfn>, <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col4 decl" id="34value" title='value' data-type='u8' data-ref="34value">value</dfn>)</td></tr>
<tr><th id="1046">1046</th><td>{</td></tr>
<tr><th id="1047">1047</th><td>	<b>return</b> <a class="ref fn" href="#drm_dp_dpcd_write" title='drm_dp_dpcd_write' data-ref="drm_dp_dpcd_write">drm_dp_dpcd_write</a>(<a class="local col2 ref" href="#32aux" title='aux' data-ref="32aux">aux</a>, <a class="local col3 ref" href="#33offset" title='offset' data-ref="33offset">offset</a>, &amp;<a class="local col4 ref" href="#34value" title='value' data-ref="34value">value</a>, <var>1</var>);</td></tr>
<tr><th id="1048">1048</th><td>}</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_dpcd_read_link_status" title='drm_dp_dpcd_read_link_status' data-ref="drm_dp_dpcd_read_link_status">drm_dp_dpcd_read_link_status</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col5 decl" id="35aux" title='aux' data-type='struct drm_dp_aux *' data-ref="35aux">aux</dfn>,</td></tr>
<tr><th id="1051">1051</th><td>				 <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col6 decl" id="36status" title='status' data-type='u8 *' data-ref="36status">status</dfn>[<a class="macro" href="#853" title="6" data-ref="_M/DP_LINK_STATUS_SIZE">DP_LINK_STATUS_SIZE</a>]);</td></tr>
<tr><th id="1052">1052</th><td></td></tr>
<tr><th id="1053">1053</th><td><i>/*</i></td></tr>
<tr><th id="1054">1054</th><td><i> * DisplayPort link</i></td></tr>
<tr><th id="1055">1055</th><td><i> */</i></td></tr>
<tr><th id="1056">1056</th><td><u>#define <dfn class="macro" id="_M/DP_LINK_CAP_ENHANCED_FRAMING" data-ref="_M/DP_LINK_CAP_ENHANCED_FRAMING">DP_LINK_CAP_ENHANCED_FRAMING</dfn> (1 &lt;&lt; 0)</u></td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td><b>struct</b> <dfn class="type def" id="drm_dp_link" title='drm_dp_link' data-ref="drm_dp_link">drm_dp_link</dfn> {</td></tr>
<tr><th id="1059">1059</th><td>	<em>unsigned</em> <em>char</em> <dfn class="decl field" id="drm_dp_link::revision" title='drm_dp_link::revision' data-ref="drm_dp_link::revision">revision</dfn>;</td></tr>
<tr><th id="1060">1060</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_dp_link::rate" title='drm_dp_link::rate' data-ref="drm_dp_link::rate">rate</dfn>;</td></tr>
<tr><th id="1061">1061</th><td>	<em>unsigned</em> <em>int</em> <dfn class="decl field" id="drm_dp_link::num_lanes" title='drm_dp_link::num_lanes' data-ref="drm_dp_link::num_lanes">num_lanes</dfn>;</td></tr>
<tr><th id="1062">1062</th><td>	<em>unsigned</em> <em>long</em> <dfn class="decl field" id="drm_dp_link::capabilities" title='drm_dp_link::capabilities' data-ref="drm_dp_link::capabilities">capabilities</dfn>;</td></tr>
<tr><th id="1063">1063</th><td>};</td></tr>
<tr><th id="1064">1064</th><td></td></tr>
<tr><th id="1065">1065</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_link_probe" title='drm_dp_link_probe' data-ref="drm_dp_link_probe">drm_dp_link_probe</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col7 decl" id="37aux" title='aux' data-type='struct drm_dp_aux *' data-ref="37aux">aux</dfn>, <b>struct</b> <a class="type" href="#drm_dp_link" title='drm_dp_link' data-ref="drm_dp_link">drm_dp_link</a> *<dfn class="local col8 decl" id="38link" title='link' data-type='struct drm_dp_link *' data-ref="38link">link</dfn>);</td></tr>
<tr><th id="1066">1066</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_link_power_up" title='drm_dp_link_power_up' data-ref="drm_dp_link_power_up">drm_dp_link_power_up</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col9 decl" id="39aux" title='aux' data-type='struct drm_dp_aux *' data-ref="39aux">aux</dfn>, <b>struct</b> <a class="type" href="#drm_dp_link" title='drm_dp_link' data-ref="drm_dp_link">drm_dp_link</a> *<dfn class="local col0 decl" id="40link" title='link' data-type='struct drm_dp_link *' data-ref="40link">link</dfn>);</td></tr>
<tr><th id="1067">1067</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_link_power_down" title='drm_dp_link_power_down' data-ref="drm_dp_link_power_down">drm_dp_link_power_down</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col1 decl" id="41aux" title='aux' data-type='struct drm_dp_aux *' data-ref="41aux">aux</dfn>, <b>struct</b> <a class="type" href="#drm_dp_link" title='drm_dp_link' data-ref="drm_dp_link">drm_dp_link</a> *<dfn class="local col2 decl" id="42link" title='link' data-type='struct drm_dp_link *' data-ref="42link">link</dfn>);</td></tr>
<tr><th id="1068">1068</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_link_configure" title='drm_dp_link_configure' data-ref="drm_dp_link_configure">drm_dp_link_configure</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col3 decl" id="43aux" title='aux' data-type='struct drm_dp_aux *' data-ref="43aux">aux</dfn>, <b>struct</b> <a class="type" href="#drm_dp_link" title='drm_dp_link' data-ref="drm_dp_link">drm_dp_link</a> *<dfn class="local col4 decl" id="44link" title='link' data-type='struct drm_dp_link *' data-ref="44link">link</dfn>);</td></tr>
<tr><th id="1069">1069</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_downstream_max_clock" title='drm_dp_downstream_max_clock' data-ref="drm_dp_downstream_max_clock">drm_dp_downstream_max_clock</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col5 decl" id="45dpcd" title='dpcd' data-type='const u8 *' data-ref="45dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>],</td></tr>
<tr><th id="1070">1070</th><td>				<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col6 decl" id="46port_cap" title='port_cap' data-type='const u8 *' data-ref="46port_cap">port_cap</dfn>[<var>4</var>]);</td></tr>
<tr><th id="1071">1071</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_downstream_max_bpc" title='drm_dp_downstream_max_bpc' data-ref="drm_dp_downstream_max_bpc">drm_dp_downstream_max_bpc</dfn>(<em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col7 decl" id="47dpcd" title='dpcd' data-type='const u8 *' data-ref="47dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>],</td></tr>
<tr><th id="1072">1072</th><td>			      <em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col8 decl" id="48port_cap" title='port_cap' data-type='const u8 *' data-ref="48port_cap">port_cap</dfn>[<var>4</var>]);</td></tr>
<tr><th id="1073">1073</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_downstream_id" title='drm_dp_downstream_id' data-ref="drm_dp_downstream_id">drm_dp_downstream_id</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col9 decl" id="49aux" title='aux' data-type='struct drm_dp_aux *' data-ref="49aux">aux</dfn>, <em>char</em> <dfn class="local col0 decl" id="50id" title='id' data-type='char *' data-ref="50id">id</dfn>[<var>6</var>]);</td></tr>
<tr><th id="1074">1074</th><td><em>void</em> <dfn class="decl fn" id="drm_dp_downstream_debug" title='drm_dp_downstream_debug' data-ref="drm_dp_downstream_debug">drm_dp_downstream_debug</dfn>(<b>struct</b> <a class="type" href="../linux/seq_file.h.html#seq_file" title='seq_file' data-ref="seq_file">seq_file</a> *<dfn class="local col1 decl" id="51m" title='m' data-type='struct seq_file *' data-ref="51m">m</dfn>, <em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col2 decl" id="52dpcd" title='dpcd' data-type='const u8 *' data-ref="52dpcd">dpcd</dfn>[<a class="macro" href="#864" title="0xf" data-ref="_M/DP_RECEIVER_CAP_SIZE">DP_RECEIVER_CAP_SIZE</a>],</td></tr>
<tr><th id="1075">1075</th><td>			     <em>const</em> <a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col3 decl" id="53port_cap" title='port_cap' data-type='const u8 *' data-ref="53port_cap">port_cap</dfn>[<var>4</var>], <b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col4 decl" id="54aux" title='aux' data-type='struct drm_dp_aux *' data-ref="54aux">aux</dfn>);</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td><em>void</em> <dfn class="decl fn" id="drm_dp_aux_init" title='drm_dp_aux_init' data-ref="drm_dp_aux_init">drm_dp_aux_init</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col5 decl" id="55aux" title='aux' data-type='struct drm_dp_aux *' data-ref="55aux">aux</dfn>);</td></tr>
<tr><th id="1078">1078</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_aux_register" title='drm_dp_aux_register' data-ref="drm_dp_aux_register">drm_dp_aux_register</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col6 decl" id="56aux" title='aux' data-type='struct drm_dp_aux *' data-ref="56aux">aux</dfn>);</td></tr>
<tr><th id="1079">1079</th><td><em>void</em> <dfn class="decl fn" id="drm_dp_aux_unregister" title='drm_dp_aux_unregister' data-ref="drm_dp_aux_unregister">drm_dp_aux_unregister</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col7 decl" id="57aux" title='aux' data-type='struct drm_dp_aux *' data-ref="57aux">aux</dfn>);</td></tr>
<tr><th id="1080">1080</th><td></td></tr>
<tr><th id="1081">1081</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_start_crc" title='drm_dp_start_crc' data-ref="drm_dp_start_crc">drm_dp_start_crc</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col8 decl" id="58aux" title='aux' data-type='struct drm_dp_aux *' data-ref="58aux">aux</dfn>, <b>struct</b> <a class="type" href="drm_crtc.h.html#drm_crtc" title='drm_crtc' data-ref="drm_crtc">drm_crtc</a> *<dfn class="local col9 decl" id="59crtc" title='crtc' data-type='struct drm_crtc *' data-ref="59crtc">crtc</dfn>);</td></tr>
<tr><th id="1082">1082</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_stop_crc" title='drm_dp_stop_crc' data-ref="drm_dp_stop_crc">drm_dp_stop_crc</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col0 decl" id="60aux" title='aux' data-type='struct drm_dp_aux *' data-ref="60aux">aux</dfn>);</td></tr>
<tr><th id="1083">1083</th><td></td></tr>
<tr><th id="1084">1084</th><td><b>struct</b> <dfn class="type def" id="drm_dp_dpcd_ident" title='drm_dp_dpcd_ident' data-ref="drm_dp_dpcd_ident">drm_dp_dpcd_ident</dfn> {</td></tr>
<tr><th id="1085">1085</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_dpcd_ident::oui" title='drm_dp_dpcd_ident::oui' data-ref="drm_dp_dpcd_ident::oui">oui</dfn>[<var>3</var>];</td></tr>
<tr><th id="1086">1086</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_dpcd_ident::device_id" title='drm_dp_dpcd_ident::device_id' data-ref="drm_dp_dpcd_ident::device_id">device_id</dfn>[<var>6</var>];</td></tr>
<tr><th id="1087">1087</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_dpcd_ident::hw_rev" title='drm_dp_dpcd_ident::hw_rev' data-ref="drm_dp_dpcd_ident::hw_rev">hw_rev</dfn>;</td></tr>
<tr><th id="1088">1088</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_dpcd_ident::sw_major_rev" title='drm_dp_dpcd_ident::sw_major_rev' data-ref="drm_dp_dpcd_ident::sw_major_rev">sw_major_rev</dfn>;</td></tr>
<tr><th id="1089">1089</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="decl field" id="drm_dp_dpcd_ident::sw_minor_rev" title='drm_dp_dpcd_ident::sw_minor_rev' data-ref="drm_dp_dpcd_ident::sw_minor_rev">sw_minor_rev</dfn>;</td></tr>
<tr><th id="1090">1090</th><td>} <a class="macro" href="../linux/compiler-gcc.h.html#107" title="__attribute__((packed))" data-ref="_M/__packed">__packed</a>;</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1093">1093</th><td><i class="doc"> * struct drm_dp_desc - DP branch/sink device descriptor</i></td></tr>
<tr><th id="1094">1094</th><td><i class="doc"> *<span class="command"> @ident</span>: DP device identification from DPCD 0x400 (sink) or 0x500 (branch).</i></td></tr>
<tr><th id="1095">1095</th><td><i class="doc"> *<span class="command"> @quirks</span>: Quirks; use drm_dp_has_quirk() to query for the quirks.</i></td></tr>
<tr><th id="1096">1096</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1097">1097</th><td><b>struct</b> <dfn class="type def" id="drm_dp_desc" title='drm_dp_desc' data-ref="drm_dp_desc">drm_dp_desc</dfn> {</td></tr>
<tr><th id="1098">1098</th><td>	<b>struct</b> <a class="type" href="#drm_dp_dpcd_ident" title='drm_dp_dpcd_ident' data-ref="drm_dp_dpcd_ident">drm_dp_dpcd_ident</a> <dfn class="decl field" id="drm_dp_desc::ident" title='drm_dp_desc::ident' data-ref="drm_dp_desc::ident">ident</dfn>;</td></tr>
<tr><th id="1099">1099</th><td>	<a class="typedef" href="../asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="decl field" id="drm_dp_desc::quirks" title='drm_dp_desc::quirks' data-ref="drm_dp_desc::quirks">quirks</dfn>;</td></tr>
<tr><th id="1100">1100</th><td>};</td></tr>
<tr><th id="1101">1101</th><td></td></tr>
<tr><th id="1102">1102</th><td><em>int</em> <dfn class="decl fn" id="drm_dp_read_desc" title='drm_dp_read_desc' data-ref="drm_dp_read_desc">drm_dp_read_desc</dfn>(<b>struct</b> <a class="type" href="#drm_dp_aux" title='drm_dp_aux' data-ref="drm_dp_aux">drm_dp_aux</a> *<dfn class="local col1 decl" id="61aux" title='aux' data-type='struct drm_dp_aux *' data-ref="61aux">aux</dfn>, <b>struct</b> <a class="type" href="#drm_dp_desc" title='drm_dp_desc' data-ref="drm_dp_desc">drm_dp_desc</a> *<dfn class="local col2 decl" id="62desc" title='desc' data-type='struct drm_dp_desc *' data-ref="62desc">desc</dfn>,</td></tr>
<tr><th id="1103">1103</th><td>		     <a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col3 decl" id="63is_branch" title='is_branch' data-type='bool' data-ref="63is_branch">is_branch</dfn>);</td></tr>
<tr><th id="1104">1104</th><td></td></tr>
<tr><th id="1105">1105</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1106">1106</th><td><i class="doc"> * enum drm_dp_quirk - Display Port sink/branch device specific quirks</i></td></tr>
<tr><th id="1107">1107</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1108">1108</th><td><i class="doc"> * Display Port sink and branch devices in the wild have a variety of bugs, try</i></td></tr>
<tr><th id="1109">1109</th><td><i class="doc"> * to collect them here. The quirks are shared, but it's up to the drivers to</i></td></tr>
<tr><th id="1110">1110</th><td><i class="doc"> * implement workarounds for them.</i></td></tr>
<tr><th id="1111">1111</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1112">1112</th><td><b>enum</b> <dfn class="type def" id="drm_dp_quirk" title='drm_dp_quirk' data-ref="drm_dp_quirk">drm_dp_quirk</dfn> {</td></tr>
<tr><th id="1113">1113</th><td>	<i class="doc">/**</i></td></tr>
<tr><th id="1114">1114</th><td><i class="doc">	 *<span class="command"> @DP</span>_DPCD_QUIRK_LIMITED_M_N:</i></td></tr>
<tr><th id="1115">1115</th><td><i class="doc">	 *</i></td></tr>
<tr><th id="1116">1116</th><td><i class="doc">	 * The device requires main link attributes Mvid and Nvid to be limited</i></td></tr>
<tr><th id="1117">1117</th><td><i class="doc">	 * to 16 bits.</i></td></tr>
<tr><th id="1118">1118</th><td><i class="doc">	 */</i></td></tr>
<tr><th id="1119">1119</th><td>	<dfn class="enum" id="DP_DPCD_QUIRK_LIMITED_M_N" title='DP_DPCD_QUIRK_LIMITED_M_N' data-ref="DP_DPCD_QUIRK_LIMITED_M_N">DP_DPCD_QUIRK_LIMITED_M_N</dfn>,</td></tr>
<tr><th id="1120">1120</th><td>};</td></tr>
<tr><th id="1121">1121</th><td></td></tr>
<tr><th id="1122">1122</th><td><i class="doc">/**</i></td></tr>
<tr><th id="1123">1123</th><td><i class="doc"> * drm_dp_has_quirk() - does the DP device have a specific quirk</i></td></tr>
<tr><th id="1124">1124</th><td><i class="doc"> *<span class="command"> @desc</span>: Device decriptor filled by drm_dp_read_desc()</i></td></tr>
<tr><th id="1125">1125</th><td><i class="doc"> *<span class="command"> @quirk</span>: Quirk to query for</i></td></tr>
<tr><th id="1126">1126</th><td><i class="doc"> *</i></td></tr>
<tr><th id="1127">1127</th><td><i class="doc"> * Return true if DP device identified by<span class="command"> @desc</span> has<span class="command"> @quirk</span>.</i></td></tr>
<tr><th id="1128">1128</th><td><i class="doc"> */</i></td></tr>
<tr><th id="1129">1129</th><td><em>static</em> <a class="macro" href="../linux/compiler-gcc.h.html#95" title="inline __attribute__((always_inline, unused)) __attribute__((no_instrument_function))" data-ref="_M/inline"><b>inline</b></a> <a class="typedef" href="../linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a></td></tr>
<tr><th id="1130">1130</th><td><dfn class="decl def fn" id="drm_dp_has_quirk" title='drm_dp_has_quirk' data-ref="drm_dp_has_quirk">drm_dp_has_quirk</dfn>(<em>const</em> <b>struct</b> <a class="type" href="#drm_dp_desc" title='drm_dp_desc' data-ref="drm_dp_desc">drm_dp_desc</a> *<dfn class="local col4 decl" id="64desc" title='desc' data-type='const struct drm_dp_desc *' data-ref="64desc">desc</dfn>, <b>enum</b> <a class="type" href="#drm_dp_quirk" title='drm_dp_quirk' data-ref="drm_dp_quirk">drm_dp_quirk</a> <dfn class="local col5 decl" id="65quirk" title='quirk' data-type='enum drm_dp_quirk' data-ref="65quirk">quirk</dfn>)</td></tr>
<tr><th id="1131">1131</th><td>{</td></tr>
<tr><th id="1132">1132</th><td>	<b>return</b> <a class="local col4 ref" href="#64desc" title='desc' data-ref="64desc">desc</a>-&gt;<a class="ref field" href="#drm_dp_desc::quirks" title='drm_dp_desc::quirks' data-ref="drm_dp_desc::quirks">quirks</a> &amp; <a class="macro" href="../linux/bitops.h.html#7" title="(1UL &lt;&lt; (quirk))" data-ref="_M/BIT">BIT</a>(<a class="local col5 ref" href="#65quirk" title='quirk' data-ref="65quirk">quirk</a>);</td></tr>
<tr><th id="1133">1133</th><td>}</td></tr>
<tr><th id="1134">1134</th><td></td></tr>
<tr><th id="1135">1135</th><td><u>#<span data-ppcond="23">endif</span> /* _DRM_DP_HELPER_H_ */</u></td></tr>
<tr><th id="1136">1136</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='../../drivers/gpu/drm/drm_atomic_helper.c.html'>linux-4.14.y/drivers/gpu/drm/drm_atomic_helper.c</a><br/>Generated on <em>2018-Aug-01</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
