* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec 10 2020 17:31:43

* File Generated:     May 28 2022 12:21:09

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : this_vga_signals.mult1_un61_sum_axbxc3
T_15_15_wire_logic_cluster/lc_2/out
T_14_15_lc_trk_g2_2
T_14_15_wire_logic_cluster/lc_5/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_14_16_lc_trk_g0_2
T_14_16_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_2/out
T_15_12_sp4_v_t_44
T_12_16_sp4_h_l_2
T_13_16_lc_trk_g3_2
T_13_16_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un68_sum_axb1_654_ns
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_2/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_5/in_0

T_15_15_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g3_3
T_16_14_wire_logic_cluster/lc_7/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_46
T_12_16_sp4_h_l_4
T_13_16_lc_trk_g3_4
T_13_16_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g3_3
T_14_14_wire_logic_cluster/lc_5/in_1

T_15_15_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_4/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_6/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g0_3
T_15_15_wire_logic_cluster/lc_0/in_3

T_15_15_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g0_3
T_14_16_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c3_0_0_0_1
T_14_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un40_sum_c3_0
T_13_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_7/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g1_4
T_12_15_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g0_4
T_14_14_input_2_6
T_14_14_wire_logic_cluster/lc_6/in_2

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_15_14_lc_trk_g2_0
T_15_14_wire_logic_cluster/lc_4/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_0
T_15_14_sp4_v_t_40
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_6/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_13_14_lc_trk_g0_4
T_13_14_wire_logic_cluster/lc_1/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_6/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_0/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_0
T_11_14_lc_trk_g1_0
T_11_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g2_4
T_12_13_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_5/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_17_14_sp4_v_t_45
T_16_15_lc_trk_g3_5
T_16_15_wire_logic_cluster/lc_2/in_0

T_13_14_wire_logic_cluster/lc_4/out
T_14_14_sp4_h_l_8
T_16_14_lc_trk_g3_5
T_16_14_wire_logic_cluster/lc_3/in_1

T_13_14_wire_logic_cluster/lc_4/out
T_12_14_sp4_h_l_0
T_15_14_sp4_v_t_40
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_vcounter_q_6_repZ0Z1
T_15_13_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_38
T_12_14_sp4_h_l_8
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_7/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g3_7
T_14_13_input_2_4
T_14_13_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g2_7
T_15_13_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_38
T_12_14_sp4_h_l_8
T_12_14_lc_trk_g1_5
T_12_14_wire_logic_cluster/lc_3/in_1

T_15_13_wire_logic_cluster/lc_7/out
T_15_10_sp4_v_t_38
T_12_14_sp4_h_l_8
T_13_14_lc_trk_g2_0
T_13_14_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g0_7
T_15_14_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g3_7
T_14_13_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3
T_14_14_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g0_3
T_14_14_wire_logic_cluster/lc_2/in_3

T_14_14_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g0_3
T_15_14_input_2_1
T_15_14_wire_logic_cluster/lc_1/in_2

T_14_14_wire_logic_cluster/lc_3/out
T_14_15_lc_trk_g0_3
T_14_15_wire_logic_cluster/lc_2/in_1

T_14_14_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g3_3
T_15_15_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_0
T_13_14_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g2_7
T_13_14_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_vga_signals_address_7
T_13_15_wire_logic_cluster/lc_1/out
T_13_13_sp4_v_t_47
T_10_17_sp4_h_l_10
T_6_17_sp4_h_l_10
T_8_17_lc_trk_g3_7
T_8_17_input0_0
T_8_17_wire_bram/ram/RADDR_7

End 

Net : this_vga_signals.mult1_un68_sum_axb1_654_x1
T_14_14_wire_logic_cluster/lc_2/out
T_15_15_lc_trk_g2_2
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.N_3_1_0
T_15_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g3_1
T_14_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g1_0_0
T_14_16_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g3_3
T_13_15_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un47_sum_c3
T_15_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_43
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_3/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_15_12_sp4_v_t_43
T_12_16_sp4_h_l_11
T_13_16_lc_trk_g2_3
T_13_16_input_2_5
T_13_16_wire_logic_cluster/lc_5/in_2

T_15_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_1/in_0

T_15_14_wire_logic_cluster/lc_7/out
T_15_14_lc_trk_g1_7
T_15_14_wire_logic_cluster/lc_1/in_1

T_15_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g0_7
T_14_15_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_1_cascade_
T_13_14_wire_logic_cluster/lc_3/ltout
T_13_14_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un40_sum_ac0_3_0_2_1_cascade_
T_13_14_wire_logic_cluster/lc_2/ltout
T_13_14_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_6
T_14_12_wire_logic_cluster/lc_3/out
T_14_12_sp4_h_l_11
T_13_12_sp4_v_t_40
T_13_14_lc_trk_g2_5
T_13_14_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i
T_14_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g1_3
T_13_14_wire_logic_cluster/lc_5/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_3/out
T_14_14_lc_trk_g1_3
T_14_14_wire_logic_cluster/lc_6/in_0

T_14_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g3_3
T_15_14_wire_logic_cluster/lc_7/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_3
T_12_13_lc_trk_g1_6
T_12_13_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_12_13_sp4_h_l_3
T_11_13_sp4_v_t_38
T_11_14_lc_trk_g3_6
T_11_14_wire_logic_cluster/lc_2/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_15_12_sp4_v_t_39
T_15_15_lc_trk_g0_7
T_15_15_wire_logic_cluster/lc_6/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_10_sp4_v_t_46
T_11_14_sp4_h_l_4
T_15_14_sp4_h_l_0
T_16_14_lc_trk_g2_0
T_16_14_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_17_13_sp4_v_t_41
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_3/out
T_14_13_sp4_h_l_11
T_17_13_sp4_v_t_41
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axb2_i
T_13_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_2/in_1

T_13_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g0_5
T_14_14_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_12_15_lc_trk_g1_5
T_12_15_wire_logic_cluster/lc_7/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_14_14_sp4_h_l_10
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_2
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_2/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g2_5
T_14_15_wire_logic_cluster/lc_3/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_39
T_12_16_lc_trk_g1_2
T_12_16_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_39
T_13_16_lc_trk_g0_2
T_13_16_wire_logic_cluster/lc_3/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_6/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g2_5
T_12_14_wire_logic_cluster/lc_7/in_0

T_13_14_wire_logic_cluster/lc_5/out
T_13_12_sp4_v_t_39
T_14_16_sp4_h_l_2
T_15_16_lc_trk_g3_2
T_15_16_wire_logic_cluster/lc_0/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_14_13_sp4_v_t_43
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_5/in_3

T_13_14_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g1_5
T_13_15_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNI5QL61Z0Z_4
T_14_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g2_6
T_14_13_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_3/in_3

T_14_13_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g2_6
T_15_14_wire_logic_cluster/lc_2/in_0

T_14_13_wire_logic_cluster/lc_6/out
T_14_10_sp4_v_t_36
T_15_14_sp4_h_l_1
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_5
T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_wire_logic_cluster/lc_5/in_0

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_13_14_lc_trk_g2_4
T_13_14_input_2_6
T_13_14_wire_logic_cluster/lc_6/in_2

T_14_12_wire_logic_cluster/lc_2/out
T_15_13_lc_trk_g3_2
T_15_13_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_2/out
T_14_11_sp4_v_t_36
T_13_14_lc_trk_g2_4
T_13_14_input_2_2
T_13_14_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_2/out
T_14_13_lc_trk_g1_2
T_14_13_input_2_1
T_14_13_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_vcounter_q_fast_esr_RNIU9761Z0Z_5_cascade_
T_14_13_wire_logic_cluster/lc_5/ltout
T_14_13_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_9
T_13_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_5/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g1_1
T_14_13_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g0_1
T_13_14_input_2_7
T_13_14_wire_logic_cluster/lc_7/in_2

T_13_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_46
T_14_13_lc_trk_g2_3
T_14_13_wire_logic_cluster/lc_2/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_14_lc_trk_g1_1
T_13_14_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g1_1
T_12_14_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g0_7
T_12_13_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_46
T_14_15_sp4_v_t_46
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_4/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_15_17_lc_trk_g1_7
T_15_17_wire_logic_cluster/lc_3/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_12_13_sp4_v_t_36
T_12_16_lc_trk_g0_4
T_12_16_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_16_13_sp4_v_t_42
T_16_17_sp4_v_t_47
T_15_18_lc_trk_g3_7
T_15_18_wire_logic_cluster/lc_1/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_14_11_sp4_v_t_46
T_14_15_sp4_v_t_46
T_14_17_lc_trk_g2_3
T_14_17_wire_logic_cluster/lc_2/in_3

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_13_13_lc_trk_g0_2
T_13_13_wire_logic_cluster/lc_1/in_1

T_13_13_wire_logic_cluster/lc_1/out
T_13_13_sp4_h_l_7
T_12_13_lc_trk_g0_7
T_12_13_input_2_3
T_12_13_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.N_5_i_1_0_0
T_13_16_wire_logic_cluster/lc_2/out
T_13_15_lc_trk_g1_2
T_13_15_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un68_sum_ac0_3_0_0
T_14_15_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g1_0
T_13_16_wire_logic_cluster/lc_2/in_3

T_14_15_wire_logic_cluster/lc_0/out
T_13_15_lc_trk_g3_0
T_13_15_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un68_sum_ac0_3_0_0_x1
T_15_15_wire_logic_cluster/lc_5/out
T_15_13_sp4_v_t_39
T_14_15_lc_trk_g0_2
T_14_15_input_2_0
T_14_15_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.if_i1_mux_0_cascade_
T_13_15_wire_logic_cluster/lc_0/ltout
T_13_15_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_vcounter_q_7_repZ0Z1
T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_input_2_5
T_14_13_wire_logic_cluster/lc_5/in_2

T_14_13_wire_logic_cluster/lc_7/out
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_6/in_0

T_14_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_7/in_1

T_14_13_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g0_7
T_14_13_wire_logic_cluster/lc_4/in_3

T_14_13_wire_logic_cluster/lc_7/out
T_13_14_lc_trk_g1_7
T_13_14_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_4
T_14_12_wire_logic_cluster/lc_1/out
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_10_sp4_v_t_47
T_13_14_lc_trk_g2_2
T_13_14_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_1/out
T_14_13_lc_trk_g0_1
T_14_13_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.vaddress_c2
T_13_14_wire_logic_cluster/lc_6/out
T_13_14_lc_trk_g3_6
T_13_14_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_44
T_12_16_lc_trk_g3_4
T_12_16_wire_logic_cluster/lc_4/in_3

T_13_14_wire_logic_cluster/lc_6/out
T_13_13_sp4_v_t_44
T_14_13_sp4_h_l_9
T_16_13_lc_trk_g2_4
T_16_13_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_5_i_0_cascade_
T_13_15_wire_logic_cluster/lc_2/ltout
T_13_15_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_1_x1
T_16_14_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g1_7
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un82_sum_c3
T_13_15_wire_logic_cluster/lc_3/out
T_13_15_lc_trk_g1_3
T_13_15_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_1_i
T_15_15_wire_logic_cluster/lc_1/out
T_14_15_sp4_h_l_10
T_13_15_lc_trk_g0_2
T_13_15_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un68_sum_axb1_654_x0
T_14_14_wire_logic_cluster/lc_4/out
T_15_15_lc_trk_g3_4
T_15_15_input_2_3
T_15_15_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un68_sum_ac0_3_0_0_x0
T_14_14_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g0_5
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un68_sum_axb1_654_ns_cascade_
T_15_15_wire_logic_cluster/lc_3/ltout
T_15_15_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.if_m1_3
T_15_15_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g2_4
T_14_14_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_1
T_16_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_input_2_2
T_15_15_wire_logic_cluster/lc_2/in_2

T_16_14_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_7/in_1

T_16_14_wire_logic_cluster/lc_5/out
T_15_14_sp4_h_l_2
T_14_14_lc_trk_g1_2
T_14_14_input_2_5
T_14_14_wire_logic_cluster/lc_5/in_2

T_16_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_wire_logic_cluster/lc_5/in_3

T_16_14_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g1_5
T_15_15_input_2_0
T_15_15_wire_logic_cluster/lc_0/in_2

T_16_14_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_0
T_12_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_16_14_lc_trk_g2_4
T_16_14_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_lc_trk_g2_6
T_12_15_wire_logic_cluster/lc_3/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_1
T_14_15_lc_trk_g2_4
T_14_15_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_6/out
T_13_14_sp4_v_t_45
T_14_14_sp4_h_l_1
T_14_14_lc_trk_g1_4
T_14_14_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_6/out
T_12_15_sp4_h_l_1
T_15_15_sp4_v_t_36
T_15_16_lc_trk_g3_4
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.M_vcounter_q_8_repZ0Z1
T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g1_3
T_14_13_wire_logic_cluster/lc_5/in_3

T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_4/in_1

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_7/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_13_14_lc_trk_g0_3
T_13_14_wire_logic_cluster/lc_3/in_0

T_13_13_wire_logic_cluster/lc_3/out
T_14_13_lc_trk_g0_3
T_14_13_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axb1
T_14_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_5/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_13_14_sp12_h_l_0
T_16_14_lc_trk_g1_0
T_16_14_wire_logic_cluster/lc_7/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_15_13_sp4_v_t_45
T_15_16_lc_trk_g1_5
T_15_16_wire_logic_cluster/lc_4/in_0

T_14_14_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g3_6
T_15_15_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un40_sum_axb1_0
T_15_13_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g3_6
T_14_13_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g1_6
T_15_14_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_6/out
T_16_14_lc_trk_g2_6
T_16_14_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_ns
T_13_16_wire_logic_cluster/lc_5/out
T_14_15_lc_trk_g3_5
T_14_15_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g1_5
T_14_16_wire_logic_cluster/lc_4/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_6/in_1

T_13_16_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g2_5
T_13_16_wire_logic_cluster/lc_4/in_3

T_13_16_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_5/in_0

T_13_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g0_5
T_14_16_wire_logic_cluster/lc_0/in_1

T_13_16_wire_logic_cluster/lc_5/out
T_13_15_lc_trk_g0_5
T_13_15_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.g0_0_0_0_0_cascade_
T_14_15_wire_logic_cluster/lc_4/ltout
T_14_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.SUM_2_i_1_0_3
T_14_13_wire_logic_cluster/lc_4/out
T_14_13_lc_trk_g0_4
T_14_13_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g2_4
T_15_14_wire_logic_cluster/lc_3/in_1

T_14_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g3_4
T_15_14_wire_logic_cluster/lc_2/in_3

T_14_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_0
T_16_13_sp4_v_t_40
T_16_14_lc_trk_g3_0
T_16_14_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un61_sum_c3
T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_2/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_13_15_sp4_h_l_10
T_12_11_sp4_v_t_47
T_12_14_lc_trk_g1_7
T_12_14_wire_logic_cluster/lc_7/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_4/in_3

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_6/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_4/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g0_1
T_15_15_wire_logic_cluster/lc_1/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_13_15_lc_trk_g3_1
T_13_15_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_5/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_7/in_0

T_14_15_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g2_1
T_15_16_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g2_1
T_14_15_wire_logic_cluster/lc_0/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g1_1
T_14_16_wire_logic_cluster/lc_1/in_1

T_14_15_wire_logic_cluster/lc_1/out
T_13_16_lc_trk_g0_1
T_13_16_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.M_vcounter_q_4_repZ0Z1
T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_input_2_6
T_15_13_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_14_lc_trk_g0_5
T_15_14_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_5/out
T_15_11_sp4_v_t_39
T_12_15_sp4_h_l_2
T_12_15_lc_trk_g1_7
T_12_15_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_15_13_lc_trk_g1_5
T_15_13_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_5/out
T_14_13_sp4_h_l_2
T_13_13_sp4_v_t_45
T_12_14_lc_trk_g3_5
T_12_14_wire_logic_cluster/lc_1/in_3

T_15_13_wire_logic_cluster/lc_5/out
T_16_14_lc_trk_g2_5
T_16_14_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un40_sum_c3_0_cascade_
T_13_14_wire_logic_cluster/lc_4/ltout
T_13_14_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.g0_2_1_cascade_
T_13_16_wire_logic_cluster/lc_3/ltout
T_13_16_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.g0_2_2_1
T_15_14_wire_logic_cluster/lc_1/out
T_15_12_sp4_v_t_47
T_12_16_sp4_h_l_10
T_13_16_lc_trk_g2_2
T_13_16_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.N_5_0_0
T_13_16_wire_logic_cluster/lc_4/out
T_13_15_lc_trk_g0_4
T_13_15_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.N_3_3_0_0
T_13_15_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g1_7
T_13_15_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g0_31_N_2L1_cascade_
T_13_16_wire_logic_cluster/lc_6/ltout
T_13_16_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g0_31_N_5L8
T_13_16_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g0_7
T_13_15_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_x0
T_12_15_wire_logic_cluster/lc_3/out
T_13_16_lc_trk_g3_3
T_13_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.if_m1_3_cascade_
T_15_15_wire_logic_cluster/lc_4/ltout
T_15_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0
T_14_16_wire_logic_cluster/lc_1/out
T_14_16_lc_trk_g2_1
T_14_16_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0_x1
T_14_16_wire_logic_cluster/lc_4/out
T_14_16_lc_trk_g0_4
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un68_sum_c2_0
T_14_16_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g2_7
T_14_16_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g1_5_cascade_
T_14_16_wire_logic_cluster/lc_2/ltout
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.mult1_un47_sum_axbxc3_cascade_
T_14_14_wire_logic_cluster/lc_3/ltout
T_14_14_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.if_i2_mux
T_14_14_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g1_7
T_14_15_wire_logic_cluster/lc_1/in_3

T_14_14_wire_logic_cluster/lc_7/out
T_14_14_lc_trk_g3_7
T_14_14_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axb1_cascade_
T_14_14_wire_logic_cluster/lc_6/ltout
T_14_14_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axb1
T_14_16_wire_logic_cluster/lc_6/out
T_15_17_lc_trk_g3_6
T_15_17_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.if_m5_s
T_15_17_wire_logic_cluster/lc_6/out
T_14_16_lc_trk_g2_6
T_14_16_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_5
T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_14_lc_trk_g1_3
T_15_14_input_2_6
T_15_14_wire_logic_cluster/lc_6/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_38
T_12_15_lc_trk_g2_3
T_12_15_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_38
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_38
T_12_14_lc_trk_g3_6
T_12_14_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_14_13_sp4_v_t_46
T_14_15_lc_trk_g2_3
T_14_15_input_2_1
T_14_15_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_38
T_11_14_lc_trk_g2_6
T_11_14_wire_logic_cluster/lc_7/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_11_13_sp4_h_l_11
T_12_13_lc_trk_g2_3
T_12_13_input_2_5
T_12_13_wire_logic_cluster/lc_5/in_2

T_15_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_3
T_12_13_sp4_v_t_38
T_12_15_lc_trk_g3_3
T_12_15_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_39
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_39
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_1/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_16_12_sp4_v_t_39
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_3/out
T_15_13_sp4_h_l_11
T_14_9_sp4_v_t_41
T_13_12_lc_trk_g3_1
T_13_12_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_3/out
T_13_13_sp4_h_l_3
T_12_13_lc_trk_g1_3
T_12_13_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.vaddress_5
T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_6/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_14_14_lc_trk_g3_1
T_14_14_input_2_2
T_14_14_wire_logic_cluster/lc_2/in_2

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_7/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_37
T_14_14_lc_trk_g2_5
T_14_14_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_15_lc_trk_g1_6
T_12_15_wire_logic_cluster/lc_7/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_12_13_sp4_h_l_4
T_11_13_sp4_v_t_41
T_11_14_lc_trk_g3_1
T_11_14_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_13_14_lc_trk_g3_3
T_13_14_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_6/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_7/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_1/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_14_15_lc_trk_g0_4
T_14_15_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_13_13_sp4_h_l_5
T_12_13_lc_trk_g0_5
T_12_13_wire_logic_cluster/lc_7/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_43
T_12_14_lc_trk_g3_3
T_12_14_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_14_13_sp4_h_l_0
T_13_13_sp4_v_t_37
T_12_16_lc_trk_g2_5
T_12_16_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_16_14_lc_trk_g3_4
T_16_14_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_15_16_lc_trk_g0_1
T_15_16_wire_logic_cluster/lc_3/in_0

T_15_13_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_41
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_4/out
T_15_14_lc_trk_g1_4
T_15_14_wire_logic_cluster/lc_0/in_3

T_15_13_wire_logic_cluster/lc_4/out
T_15_9_sp4_v_t_45
T_15_13_sp4_v_t_41
T_15_15_lc_trk_g2_4
T_15_15_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_1_x0_cascade_
T_15_15_wire_logic_cluster/lc_0/ltout
T_15_15_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_1_cascade_
T_16_14_wire_logic_cluster/lc_5/ltout
T_16_14_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_1_1_0
T_16_14_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g0_6
T_15_15_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_1_1_0_cascade_
T_16_14_wire_logic_cluster/lc_6/ltout
T_16_14_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_3_2_0_1
T_12_14_wire_logic_cluster/lc_7/out
T_13_15_lc_trk_g3_7
T_13_15_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.g0_1_1_cascade_
T_14_15_wire_logic_cluster/lc_3/ltout
T_14_15_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un54_sum_ac0_1
T_14_15_wire_logic_cluster/lc_7/out
T_14_15_lc_trk_g3_7
T_14_15_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.SUM_2_i_1_2_3_cascade_
T_14_13_wire_logic_cluster/lc_2/ltout
T_14_13_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.if_N_5_cascade_
T_12_15_wire_logic_cluster/lc_5/ltout
T_12_15_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.if_m8_0_a3_1_1_1
T_12_14_wire_logic_cluster/lc_3/out
T_12_15_lc_trk_g1_3
T_12_15_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.N_1_4_1_cascade_
T_14_13_wire_logic_cluster/lc_1/ltout
T_14_13_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_7
T_14_13_wire_logic_cluster/lc_0/out
T_14_13_lc_trk_g2_0
T_14_13_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_x1
T_12_15_wire_logic_cluster/lc_7/out
T_13_16_lc_trk_g3_7
T_13_16_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0_cascade_
T_14_16_wire_logic_cluster/lc_1/ltout
T_14_16_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.N_4_0_0_0
T_14_14_wire_logic_cluster/lc_1/out
T_14_15_lc_trk_g1_1
T_14_15_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un61_sum_c3_0_cascade_
T_14_14_wire_logic_cluster/lc_0/ltout
T_14_14_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_vcounter_q_fastZ0Z_8
T_13_13_wire_logic_cluster/lc_2/out
T_13_14_lc_trk_g1_2
T_13_14_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g0_6_2
T_13_15_wire_logic_cluster/lc_5/out
T_13_16_lc_trk_g1_5
T_13_16_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.g1_1_0_0_0_cascade_
T_13_16_wire_logic_cluster/lc_1/ltout
T_13_16_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axb1_cascade_
T_14_16_wire_logic_cluster/lc_6/ltout
T_14_16_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.vaddress_6
T_15_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_4
T_13_14_lc_trk_g1_4
T_13_14_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_6/out
T_14_14_sp4_h_l_4
T_13_14_sp4_v_t_41
T_12_15_lc_trk_g3_1
T_12_15_wire_logic_cluster/lc_6/in_0

T_15_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_input_2_3
T_14_14_wire_logic_cluster/lc_3/in_2

T_15_14_wire_logic_cluster/lc_6/out
T_14_14_lc_trk_g3_6
T_14_14_wire_logic_cluster/lc_6/in_1

T_15_14_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g3_6
T_16_15_input_2_3
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g0_1
T_15_14_wire_logic_cluster/lc_5/out
T_14_14_lc_trk_g3_5
T_14_14_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un47_sum_c3_2_cascade_
T_15_14_wire_logic_cluster/lc_4/ltout
T_15_14_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un47_sum_c3_2
T_15_14_wire_logic_cluster/lc_4/out
T_14_14_lc_trk_g3_4
T_14_14_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.g0_0_0
T_16_15_wire_logic_cluster/lc_6/out
T_16_12_sp4_v_t_36
T_13_16_sp4_h_l_6
T_13_16_lc_trk_g1_3
T_13_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_0_cascade_
T_12_15_wire_logic_cluster/lc_6/ltout
T_12_15_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0_x0_cascade_
T_14_16_wire_logic_cluster/lc_0/ltout
T_14_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_7
T_12_15_wire_logic_cluster/lc_1/out
T_12_14_lc_trk_g0_1
T_12_14_wire_logic_cluster/lc_3/in_0

T_12_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_4/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_12_15_lc_trk_g2_1
T_12_15_wire_logic_cluster/lc_0/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_43
T_14_16_sp4_h_l_0
T_17_12_sp4_v_t_43
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_43
T_14_16_sp4_h_l_0
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_6/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g1_1
T_12_16_wire_logic_cluster/lc_5/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_13_11_sp4_v_t_38
T_13_12_lc_trk_g2_6
T_13_12_wire_logic_cluster/lc_7/in_1

T_12_15_wire_logic_cluster/lc_1/out
T_13_12_sp4_v_t_43
T_14_16_sp4_h_l_0
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_2/in_3

T_12_15_wire_logic_cluster/lc_1/out
T_12_12_sp4_v_t_42
T_12_13_lc_trk_g3_2
T_12_13_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.g0_i_x4_0_0_cascade_
T_13_15_wire_logic_cluster/lc_6/ltout
T_13_15_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_8
T_12_15_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g1_4
T_12_14_input_2_3
T_12_14_wire_logic_cluster/lc_3/in_2

T_12_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_45
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_4/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_12_15_lc_trk_g3_4
T_12_15_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_8
T_16_11_sp4_v_t_39
T_16_13_lc_trk_g3_2
T_16_13_wire_logic_cluster/lc_1/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_8
T_16_15_sp4_v_t_36
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_6/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_12_16_lc_trk_g1_4
T_12_16_wire_logic_cluster/lc_5/in_0

T_12_15_wire_logic_cluster/lc_4/out
T_13_11_sp4_v_t_44
T_13_13_lc_trk_g2_1
T_13_13_wire_logic_cluster/lc_0/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_13_15_sp4_h_l_8
T_16_15_sp4_v_t_36
T_16_16_lc_trk_g3_4
T_16_16_wire_logic_cluster/lc_2/in_1

T_12_15_wire_logic_cluster/lc_4/out
T_12_11_sp4_v_t_45
T_12_13_lc_trk_g2_0
T_12_13_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.g1_0_0_0_0
T_15_14_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_45
T_12_16_sp4_h_l_8
T_13_16_lc_trk_g2_0
T_13_16_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un47_sum_c3_1_0
T_15_15_wire_logic_cluster/lc_6/out
T_15_14_lc_trk_g0_6
T_15_14_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axb2_i_0
T_13_14_wire_logic_cluster/lc_1/out
T_14_14_lc_trk_g1_1
T_14_14_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i_2
T_15_14_wire_logic_cluster/lc_3/out
T_13_14_sp4_h_l_3
T_13_14_lc_trk_g1_6
T_13_14_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.SUM_2_i_1_2_3
T_14_13_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g3_2
T_15_14_input_2_3
T_15_14_wire_logic_cluster/lc_3/in_2

T_14_13_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g2_2
T_15_14_input_2_2
T_15_14_wire_logic_cluster/lc_2/in_2

T_14_13_wire_logic_cluster/lc_2/out
T_14_10_sp4_v_t_44
T_15_14_sp4_h_l_9
T_16_14_lc_trk_g3_1
T_16_14_input_2_0
T_16_14_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un54_sum_axbxc3_ns_cascade_
T_13_16_wire_logic_cluster/lc_5/ltout
T_13_16_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.N_1332_g
T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_15_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_12_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_14_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_13_13_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_15_wire_logic_cluster/lc_5/s_r

T_17_0_wire_gbuf/out
T_0_0_fabout_0
T_0_0_glb_netwk_0
T_12_15_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.M_vcounter_q_esr_RNI67JU6Z0Z_9
T_15_18_wire_logic_cluster/lc_1/out
T_15_15_sp12_v_t_22
T_15_3_sp12_v_t_22
T_15_4_sp4_v_t_44
T_15_0_span4_vert_37
T_15_0_span4_horz_r_2
T_17_0_lc_trk_g1_2
T_17_0_wire_gbuf/in

T_15_18_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g2_1
T_14_18_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_reset_cond_out_0
T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_24_17_sp12_h_l_0
T_33_17_lc_trk_g0_3
T_33_17_wire_gbuf/in

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_18_16_sp4_h_l_6
T_19_16_lc_trk_g2_6
T_19_16_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_18_20_sp4_h_l_7
T_22_20_sp4_h_l_7
T_22_20_lc_trk_g0_2
T_22_20_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_14_16_sp4_h_l_1
T_10_16_sp4_h_l_1
T_13_16_sp4_v_t_43
T_12_19_lc_trk_g3_3
T_12_19_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_2/out
T_17_17_lc_trk_g3_2
T_17_17_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_17_16_sp4_v_t_36
T_14_16_sp4_h_l_1
T_10_16_sp4_h_l_1
T_12_16_lc_trk_g2_4
T_12_16_wire_logic_cluster/lc_1/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_14_17_lc_trk_g1_7
T_14_17_wire_logic_cluster/lc_5/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_13_17_lc_trk_g0_4
T_13_17_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_12_17_lc_trk_g1_3
T_12_17_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_7/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_11_17_lc_trk_g0_0
T_11_17_wire_logic_cluster/lc_3/in_1

T_17_17_wire_logic_cluster/lc_2/out
T_12_17_sp12_h_l_0
T_12_17_lc_trk_g1_3
T_12_17_input_2_4
T_12_17_wire_logic_cluster/lc_4/in_2

T_17_17_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_40
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.GZ0Z_394
T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_5/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_14_18_lc_trk_g2_2
T_14_18_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_13_18_lc_trk_g1_1
T_13_18_wire_logic_cluster/lc_1/in_3

T_12_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g3_1
T_13_17_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_14_20_lc_trk_g0_0
T_14_20_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_42
T_15_10_sp4_v_t_47
T_15_12_lc_trk_g2_2
T_15_12_wire_logic_cluster/lc_6/cen

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_4/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g2_0
T_15_20_wire_logic_cluster/lc_6/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_11_sp4_v_t_39
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_0/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_11_sp4_v_t_39
T_13_12_lc_trk_g3_7
T_13_12_wire_logic_cluster/lc_2/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_5/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_18_sp4_v_t_37
T_15_20_lc_trk_g3_0
T_15_20_wire_logic_cluster/lc_7/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_11_sp4_v_t_39
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_11_sp4_v_t_39
T_13_12_lc_trk_g2_7
T_13_12_wire_logic_cluster/lc_3/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_14_19_sp4_h_l_0
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_1/out
T_12_18_sp4_h_l_7
T_15_14_sp4_v_t_36
T_14_17_lc_trk_g2_4
T_14_17_wire_logic_cluster/lc_3/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_14_19_sp4_h_l_0
T_16_19_lc_trk_g2_5
T_16_19_wire_logic_cluster/lc_0/in_1

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/cen

T_12_18_wire_logic_cluster/lc_1/out
T_13_15_sp4_v_t_43
T_13_18_lc_trk_g1_3
T_13_18_wire_logic_cluster/lc_1/cen

End 

Net : M_this_reset_cond_out_g_0
T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_18_glb2local_0
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_20_glb2local_2
T_20_20_lc_trk_g0_6
T_20_20_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_22_glb2local_0
T_23_22_lc_trk_g0_4
T_23_22_wire_logic_cluster/lc_5/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_glb2local_0
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_5/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_16_21_glb2local_0
T_16_21_lc_trk_g0_4
T_16_21_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_glb2local_3
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_11_glb2local_3
T_21_11_lc_trk_g0_7
T_21_11_wire_logic_cluster/lc_0/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_14_glb2local_0
T_22_14_lc_trk_g0_4
T_22_14_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_19_glb2local_2
T_22_19_lc_trk_g0_6
T_22_19_wire_logic_cluster/lc_3/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_11_glb2local_3
T_22_11_lc_trk_g0_7
T_22_11_wire_logic_cluster/lc_4/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_16_glb2local_1
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_6/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_glb2local_0
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_4/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_20_glb2local_0
T_21_20_lc_trk_g0_4
T_21_20_wire_logic_cluster/lc_1/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_21_glb2local_1
T_22_21_lc_trk_g0_5
T_22_21_wire_logic_cluster/lc_2/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_20_glb2local_3
T_23_20_lc_trk_g0_7
T_23_20_wire_logic_cluster/lc_7/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_14_glb2local_0
T_17_14_lc_trk_g0_4
T_17_14_wire_logic_cluster/lc_3/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_12_18_glb2local_0
T_12_18_lc_trk_g0_4
T_12_18_wire_logic_cluster/lc_0/in_0

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_12_glb2local_0
T_19_12_lc_trk_g0_4
T_19_12_wire_logic_cluster/lc_5/in_1

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_15_glb2local_0
T_17_15_lc_trk_g0_4
T_17_15_wire_logic_cluster/lc_7/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_13_glb2local_1
T_19_13_lc_trk_g0_5
T_19_13_wire_logic_cluster/lc_6/in_3

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_14_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_19_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_11_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_10_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_21_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_10_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_7_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_7_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_26_7_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_15_17_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_18_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_24_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_20_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_23_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_10_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_22_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_17_22_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_20_9_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_8_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_6_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_23_6_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_19_9_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_11_18_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_5_wire_logic_cluster/lc_5/s_r

T_33_17_wire_gbuf/out
T_0_0_fabout_2
T_0_0_glb_netwk_2
T_21_5_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.M_vcounter_q_501_0
T_14_18_wire_logic_cluster/lc_5/out
T_15_18_lc_trk_g0_5
T_15_18_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_5/out
T_14_17_sp4_v_t_42
T_14_20_lc_trk_g0_2
T_14_20_wire_logic_cluster/lc_3/in_3

T_14_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_18_sp4_v_t_45
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_18_sp4_v_t_45
T_16_19_lc_trk_g3_5
T_16_19_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_13_18_sp4_h_l_2
T_17_18_sp4_h_l_2
T_16_18_sp4_v_t_45
T_15_21_lc_trk_g3_5
T_15_21_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

T_14_18_wire_logic_cluster/lc_5/out
T_15_16_sp4_v_t_38
T_12_20_sp4_h_l_8
T_16_20_sp4_h_l_4
T_15_20_lc_trk_g0_4
T_15_20_wire_logic_cluster/lc_5/s_r

End 

Net : this_vga_signals.mult1_un54_sum_c3_1_0_cascade_
T_15_16_wire_logic_cluster/lc_4/ltout
T_15_16_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_1_1_0_1
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.g0_2_cascade_
T_15_16_wire_logic_cluster/lc_0/ltout
T_15_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un54_sum_c3_1_0
T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.vram_en_i_a2Z0Z_0_cascade_
T_18_17_wire_logic_cluster/lc_3/ltout
T_18_17_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_ppu_vram_en_0
T_18_17_wire_logic_cluster/lc_4/out
T_17_17_sp4_h_l_0
T_13_17_sp4_h_l_0
T_9_17_sp4_h_l_0
T_8_17_sp4_v_t_43
T_8_18_lc_trk_g3_3
T_8_18_wire_bram/ram/WCLKE

T_18_17_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_44
T_19_15_lc_trk_g3_1
T_19_15_wire_logic_cluster/lc_3/in_3

T_18_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g0_4
T_19_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_sprites_ram.mem_out_bus4_0
T_25_30_wire_bram/ram/RDATA_3
T_26_30_sp12_h_l_0
T_25_18_sp12_v_t_23
T_14_18_sp12_h_l_0
T_19_18_sp4_h_l_7
T_18_14_sp4_v_t_42
T_18_17_lc_trk_g0_2
T_18_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_sprites_ram.mem_mem_0_0_RNIJ62PZ0
T_18_17_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g0_1
T_18_18_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_0_cascade_
T_18_18_wire_logic_cluster/lc_4/ltout
T_18_18_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_ppu_vram_data_0
T_18_18_wire_logic_cluster/lc_5/out
T_18_17_lc_trk_g1_5
T_18_17_wire_logic_cluster/lc_3/in_3

T_18_18_wire_logic_cluster/lc_5/out
T_18_18_sp12_h_l_1
T_6_18_sp12_h_l_1
T_8_18_lc_trk_g0_6
T_8_18_wire_bram/ram/WDATA_0

End 

Net : this_vga_signals.g0_1_1_x0_cascade_
T_14_15_wire_logic_cluster/lc_2/ltout
T_14_15_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.g1_2
T_14_16_wire_logic_cluster/lc_5/out
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.g0_31_N_4L6
T_12_16_wire_logic_cluster/lc_0/out
T_13_16_lc_trk_g0_0
T_13_16_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.mult1_un47_sum_c3_1_1_0
T_12_13_wire_logic_cluster/lc_6/out
T_13_12_sp4_v_t_45
T_12_16_lc_trk_g2_0
T_12_16_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.g0_0_0_1
T_12_14_wire_logic_cluster/lc_1/out
T_12_14_sp4_h_l_7
T_14_14_lc_trk_g2_2
T_14_14_input_2_0
T_14_14_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_4_1_0_0
T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g3_3
T_15_16_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.g0_i_i_0_0_0
T_16_15_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g0_0
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.mult1_un47_sum_c3_1_1_0_cascade_
T_12_13_wire_logic_cluster/lc_6/ltout
T_12_13_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.g1_0_0_0
T_12_13_wire_logic_cluster/lc_7/out
T_12_11_sp4_v_t_43
T_12_14_lc_trk_g1_3
T_12_14_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.N_18_0
T_11_14_wire_logic_cluster/lc_2/out
T_12_14_lc_trk_g1_2
T_12_14_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.N_4_0_0_cascade_
T_12_14_wire_logic_cluster/lc_6/ltout
T_12_14_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_5
T_12_13_wire_logic_cluster/lc_5/out
T_12_14_lc_trk_g0_5
T_12_14_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.g0_7_0_cascade_
T_12_14_wire_logic_cluster/lc_5/ltout
T_12_14_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.g0_0_2_0_0_cascade_
T_13_16_wire_logic_cluster/lc_0/ltout
T_13_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i_2_cascade_
T_15_14_wire_logic_cluster/lc_3/ltout
T_15_14_wire_logic_cluster/lc_4/in_2

End 

Net : this_sprites_ram.mem_mem_2_1_RNIPE6PZ0
T_17_18_wire_logic_cluster/lc_2/out
T_17_19_lc_trk_g0_2
T_17_19_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_ppu_vram_data_2
T_18_18_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g1_0
T_18_17_wire_logic_cluster/lc_3/in_0

T_18_18_wire_logic_cluster/lc_0/out
T_15_18_sp12_h_l_0
T_3_18_sp12_h_l_0
T_8_18_lc_trk_g0_4
T_8_18_wire_bram/ram/WDATA_2

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_2
T_17_19_wire_logic_cluster/lc_5/out
T_18_18_lc_trk_g2_5
T_18_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_sprites_ram.mem_out_bus2_2
T_8_22_wire_bram/ram/RDATA_3
T_8_18_sp4_v_t_45
T_9_18_sp4_h_l_8
T_13_18_sp4_h_l_4
T_17_18_sp4_h_l_0
T_17_18_lc_trk_g0_5
T_17_18_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.vram_en_i_a2Z0Z_0
T_18_17_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_43
T_18_14_lc_trk_g2_3
T_18_14_wire_logic_cluster/lc_0/in_3

T_18_17_wire_logic_cluster/lc_3/out
T_18_8_sp12_v_t_22
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.N_124
T_18_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.N_7_1_0
T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_16_15_sp4_v_t_41
T_15_16_lc_trk_g3_1
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i_0_0
T_15_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_4/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g3_2
T_16_15_wire_logic_cluster/lc_0/in_3

T_15_14_wire_logic_cluster/lc_2/out
T_15_12_sp12_v_t_23
T_15_16_lc_trk_g2_0
T_15_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un54_sum_axb2_i_0_0
T_16_14_wire_logic_cluster/lc_3/out
T_14_14_sp4_h_l_3
T_13_14_sp4_v_t_44
T_13_16_lc_trk_g2_1
T_13_16_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.vaddress_0_6
T_12_14_wire_logic_cluster/lc_2/out
T_12_11_sp4_v_t_44
T_13_15_sp4_h_l_3
T_15_15_lc_trk_g2_6
T_15_15_input_2_6
T_15_15_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_ppu_vram_data_3
T_18_19_wire_logic_cluster/lc_4/out
T_18_15_sp4_v_t_45
T_18_17_lc_trk_g3_0
T_18_17_input_2_3
T_18_17_wire_logic_cluster/lc_3/in_2

T_18_19_wire_logic_cluster/lc_4/out
T_18_18_sp4_v_t_40
T_15_18_sp4_h_l_11
T_11_18_sp4_h_l_11
T_7_18_sp4_h_l_11
T_8_18_lc_trk_g2_3
T_8_18_wire_bram/ram/WDATA_3

End 

Net : this_sprites_ram.mem_mem_3_1_RNIRI8PZ0Z_0
T_18_19_wire_logic_cluster/lc_7/out
T_18_19_lc_trk_g2_7
T_18_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_out_bus3_3
T_8_25_wire_bram/ram/RDATA_11
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_19_21_sp4_v_t_38
T_19_17_sp4_v_t_46
T_18_19_lc_trk_g0_0
T_18_19_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.un2_hscroll_cry_0
T_24_11_wire_logic_cluster/lc_0/cout
T_24_11_wire_logic_cluster/lc_1/in_3

Net : M_this_oam_ram_read_data_8
T_25_5_wire_bram/ram/RDATA_8
T_25_4_sp4_v_t_46
T_25_8_sp4_v_t_42
T_24_11_lc_trk_g3_2
T_24_11_wire_logic_cluster/lc_0/in_3

T_25_5_wire_bram/ram/RDATA_8
T_25_3_sp4_v_t_43
T_22_7_sp4_h_l_6
T_18_7_sp4_h_l_2
T_19_7_lc_trk_g3_2
T_19_7_wire_logic_cluster/lc_0/in_1

T_25_5_wire_bram/ram/RDATA_8
T_25_4_sp4_v_t_46
T_25_8_sp4_v_t_42
T_24_12_lc_trk_g1_7
T_24_12_wire_logic_cluster/lc_2/in_0

T_25_5_wire_bram/ram/RDATA_8
T_24_5_sp4_h_l_6
T_20_5_sp4_h_l_6
T_19_5_lc_trk_g1_6
T_19_5_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_this_oam_ram_read_data_iZ0Z_8
T_24_11_wire_logic_cluster/lc_0/out
T_24_11_lc_trk_g3_0
T_24_11_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un2_hscroll_cry_0_c_RNICE4JZ0
T_24_11_wire_logic_cluster/lc_1/out
T_24_12_lc_trk_g1_1
T_24_12_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_ppu_sprites_addr_1
T_24_12_wire_logic_cluster/lc_1/out
T_20_12_sp12_h_l_1
T_8_12_sp12_h_l_1
T_10_12_sp4_h_l_2
T_9_12_sp4_v_t_39
T_9_16_sp4_v_t_47
T_9_20_sp4_v_t_43
T_9_24_sp4_v_t_43
T_8_25_lc_trk_g3_3
T_8_25_input0_6
T_8_25_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_20_12_sp12_h_l_1
T_8_12_sp12_h_l_1
T_10_12_sp4_h_l_2
T_9_12_sp4_v_t_39
T_9_16_sp4_v_t_47
T_9_20_sp4_v_t_43
T_8_21_lc_trk_g3_3
T_8_21_input0_6
T_8_21_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_20_12_sp12_h_l_1
T_8_12_sp12_h_l_1
T_10_12_sp4_h_l_2
T_9_12_sp4_v_t_39
T_9_16_sp4_v_t_47
T_9_20_sp4_v_t_43
T_8_23_lc_trk_g3_3
T_8_23_input0_6
T_8_23_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_20_12_sp12_h_l_1
T_8_12_sp12_h_l_1
T_10_12_sp4_h_l_2
T_9_12_sp4_v_t_39
T_9_16_sp4_v_t_47
T_8_19_lc_trk_g3_7
T_8_19_input0_6
T_8_19_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_41
T_26_24_sp4_v_t_42
T_26_28_sp4_v_t_47
T_25_29_lc_trk_g3_7
T_25_29_input0_6
T_25_29_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_41
T_26_24_sp4_v_t_42
T_26_28_sp4_v_t_47
T_25_31_lc_trk_g3_7
T_25_31_input0_6
T_25_31_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_41
T_26_24_sp4_v_t_41
T_25_25_lc_trk_g3_1
T_25_25_input0_6
T_25_25_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_41
T_26_24_sp4_v_t_41
T_25_27_lc_trk_g3_1
T_25_27_input0_6
T_25_27_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_41
T_25_21_lc_trk_g3_1
T_25_21_input0_6
T_25_21_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_26_20_sp4_v_t_41
T_25_23_lc_trk_g3_1
T_25_23_input0_6
T_25_23_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_25_17_lc_trk_g2_4
T_25_17_input0_6
T_25_17_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_26_16_sp4_v_t_36
T_25_19_lc_trk_g2_4
T_25_19_input0_6
T_25_19_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_23_12_sp4_h_l_10
T_26_12_sp4_v_t_47
T_25_15_lc_trk_g3_7
T_25_15_input0_6
T_25_15_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_25_8_sp4_v_t_38
T_25_9_lc_trk_g2_6
T_25_9_input0_6
T_25_9_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_25_11_lc_trk_g3_1
T_25_11_input0_6
T_25_11_wire_bram/ram/RADDR_1

T_24_12_wire_logic_cluster/lc_1/out
T_25_13_lc_trk_g3_1
T_25_13_input0_6
T_25_13_wire_bram/ram/RADDR_1

End 

Net : this_vga_signals.g1
T_15_15_wire_logic_cluster/lc_7/out
T_14_16_lc_trk_g1_7
T_14_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.mult1_un47_sum_c3_0
T_16_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g2_3
T_15_15_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.M_vcounter_qZ0Z_6
T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_12_14_lc_trk_g1_6
T_12_14_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_4/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_12_14_sp4_v_t_37
T_12_15_lc_trk_g3_5
T_12_15_input_2_0
T_12_15_wire_logic_cluster/lc_0/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_9_14_sp4_h_l_2
T_11_14_lc_trk_g3_7
T_11_14_input_2_2
T_11_14_wire_logic_cluster/lc_2/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_input_2_4
T_12_13_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_46
T_16_15_lc_trk_g1_3
T_16_15_input_2_4
T_16_15_wire_logic_cluster/lc_4/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_16_14_lc_trk_g0_6
T_16_14_wire_logic_cluster/lc_2/in_0

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_16_14_sp4_v_t_43
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_2/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_12_14_sp4_v_t_37
T_12_16_lc_trk_g3_0
T_12_16_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_11_sp4_v_t_46
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_1/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_10_sp4_v_t_43
T_13_14_sp4_h_l_6
T_16_14_sp4_v_t_43
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_5/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_16_13_lc_trk_g0_1
T_16_13_input_2_1
T_16_13_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_1/out
T_15_13_sp4_h_l_7
T_14_9_sp4_v_t_42
T_13_12_lc_trk_g3_2
T_13_12_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_1/out
T_11_13_sp12_h_l_1
T_12_13_lc_trk_g1_5
T_12_13_wire_logic_cluster/lc_1/in_3

End 

Net : this_sprites_ram.mem_out_bus2_3
T_8_21_wire_bram/ram/RDATA_11
T_9_21_sp12_h_l_0
T_16_21_sp4_h_l_9
T_19_17_sp4_v_t_38
T_19_20_lc_trk_g0_6
T_19_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_3_cascade_
T_18_19_wire_logic_cluster/lc_3/ltout
T_18_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_sprites_ram.mem_mem_2_1_RNIPE6PZ0Z_0
T_19_20_wire_logic_cluster/lc_5/out
T_18_19_lc_trk_g3_5
T_18_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un54_sum_axb1_0_1_cascade_
T_16_15_wire_logic_cluster/lc_5/ltout
T_16_15_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un2_vscroll_cry_0_c_RNI9R5OZ0
T_18_11_wire_logic_cluster/lc_1/out
T_18_9_sp4_v_t_47
T_17_13_lc_trk_g2_2
T_17_13_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.M_this_oam_ram_read_data_i_16
T_18_11_wire_logic_cluster/lc_0/out
T_18_11_lc_trk_g3_0
T_18_11_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_16
T_25_8_wire_bram/ram/RDATA_0
T_25_7_sp4_v_t_46
T_22_11_sp4_h_l_4
T_18_11_sp4_h_l_7
T_18_11_lc_trk_g1_2
T_18_11_wire_logic_cluster/lc_0/in_3

T_25_8_wire_bram/ram/RDATA_0
T_25_6_sp4_v_t_43
T_22_6_sp4_h_l_6
T_21_6_lc_trk_g1_6
T_21_6_wire_logic_cluster/lc_0/in_1

T_25_8_wire_bram/ram/RDATA_0
T_25_7_sp4_v_t_46
T_22_11_sp4_h_l_4
T_21_11_sp4_v_t_47
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_1/in_3

T_25_8_wire_bram/ram/RDATA_0
T_25_6_sp4_v_t_43
T_22_6_sp4_h_l_6
T_18_6_sp4_h_l_9
T_20_6_lc_trk_g3_4
T_20_6_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_ppu_sprites_addr_4
T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_17_23_sp4_v_t_41
T_18_27_sp4_h_l_10
T_22_27_sp4_h_l_6
T_25_27_sp4_v_t_46
T_25_31_lc_trk_g0_3
T_25_31_input0_3
T_25_31_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_7
T_22_23_sp4_h_l_3
T_25_23_sp4_v_t_38
T_25_27_sp4_v_t_43
T_25_29_lc_trk_g3_6
T_25_29_input0_3
T_25_29_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_7
T_22_23_sp4_h_l_3
T_25_23_sp4_v_t_38
T_25_27_lc_trk_g0_3
T_25_27_input0_3
T_25_27_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_14_23_sp4_h_l_1
T_10_23_sp4_h_l_1
T_9_23_sp4_v_t_42
T_8_25_lc_trk_g0_7
T_8_25_input0_3
T_8_25_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_7
T_22_23_sp4_h_l_3
T_25_23_sp4_v_t_38
T_25_25_lc_trk_g2_3
T_25_25_input0_3
T_25_25_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_sp4_v_t_41
T_8_21_lc_trk_g1_4
T_8_21_input0_3
T_8_21_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_14_19_sp4_h_l_7
T_10_19_sp4_h_l_10
T_9_19_sp4_v_t_41
T_8_23_lc_trk_g1_4
T_8_23_input0_3
T_8_23_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_10_sp12_v_t_22
T_17_19_sp4_v_t_36
T_18_23_sp4_h_l_7
T_22_23_sp4_h_l_3
T_26_23_sp4_h_l_11
T_25_23_lc_trk_g0_3
T_25_23_input0_3
T_25_23_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_15_sp4_v_t_43
T_25_19_sp4_v_t_39
T_25_21_lc_trk_g3_2
T_25_21_input0_3
T_25_21_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_15_sp4_v_t_43
T_25_19_lc_trk_g1_6
T_25_19_input0_3
T_25_19_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_25_15_sp4_v_t_43
T_25_17_lc_trk_g3_6
T_25_17_input0_3
T_25_17_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_22_11_sp4_h_l_1
T_25_7_sp4_v_t_42
T_25_9_lc_trk_g2_7
T_25_9_input0_3
T_25_9_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_14_15_sp4_h_l_3
T_10_15_sp4_h_l_6
T_9_15_sp4_v_t_37
T_8_19_lc_trk_g1_0
T_8_19_input0_3
T_8_19_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_11_sp4_h_l_10
T_22_11_sp4_h_l_1
T_26_11_sp4_h_l_4
T_25_11_lc_trk_g1_4
T_25_11_input0_3
T_25_11_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_47
T_18_15_sp4_h_l_10
T_22_15_sp4_h_l_1
T_26_15_sp4_h_l_4
T_25_15_lc_trk_g1_4
T_25_15_input0_3
T_25_15_wire_bram/ram/RADDR_4

T_17_13_wire_logic_cluster/lc_1/out
T_13_13_sp12_h_l_1
T_25_13_sp12_h_l_1
T_25_13_lc_trk_g1_2
T_25_13_input0_3
T_25_13_wire_bram/ram/RADDR_4

End 

Net : this_ppu.un2_vscroll_cry_0
T_18_11_wire_logic_cluster/lc_0/cout
T_18_11_wire_logic_cluster/lc_1/in_3

Net : this_sprites_ram.mem_mem_3_0_RNIPI8PZ0
T_15_19_wire_logic_cluster/lc_2/out
T_15_18_sp4_v_t_36
T_16_18_sp4_h_l_1
T_18_18_lc_trk_g2_4
T_18_18_wire_logic_cluster/lc_5/in_1

End 

Net : this_sprites_ram.mem_out_bus7_0
T_25_20_wire_bram/ram/RDATA_3
T_18_20_sp12_h_l_0
T_17_20_sp4_h_l_1
T_16_16_sp4_v_t_36
T_15_19_lc_trk_g2_4
T_15_19_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_ppu_vram_en_0_cascade_
T_18_17_wire_logic_cluster/lc_4/ltout
T_18_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.un1_M_haddress_q_3_c2_cascade_
T_18_17_wire_logic_cluster/lc_5/ltout
T_18_17_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_M_haddress_q_3_c5
T_18_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_4/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_2/in_0

T_18_17_wire_logic_cluster/lc_6/out
T_19_17_lc_trk_g0_6
T_19_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_out_bus3_0
T_8_24_wire_bram/ram/RDATA_3
T_8_23_sp4_v_t_40
T_9_23_sp4_h_l_5
T_12_19_sp4_v_t_40
T_13_19_sp4_h_l_5
T_15_19_lc_trk_g3_0
T_15_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_out_bus0_1
T_25_9_wire_bram/ram/RDATA_11
T_18_9_sp12_h_l_0
T_17_9_sp12_v_t_23
T_17_15_sp4_v_t_39
T_18_19_sp4_h_l_8
T_19_19_lc_trk_g2_0
T_19_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_sprites_ram.mem_DOUT_7_i_m2_ns_1_1_cascade_
T_19_19_wire_logic_cluster/lc_2/ltout
T_19_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_sprites_ram.mem_mem_0_0_RNIJ62PZ0Z_0_cascade_
T_19_19_wire_logic_cluster/lc_1/ltout
T_19_19_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_ppu_vram_data_1
T_19_19_wire_logic_cluster/lc_3/out
T_19_15_sp4_v_t_43
T_18_17_lc_trk_g0_6
T_18_17_wire_logic_cluster/lc_3/in_1

T_19_19_wire_logic_cluster/lc_3/out
T_19_18_sp12_v_t_22
T_8_18_sp12_h_l_1
T_8_18_lc_trk_g1_2
T_8_18_wire_bram/ram/WDATA_1

End 

Net : this_vga_signals.mult1_un54_sum_axb1_0_0
T_16_15_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

End 

Net : this_ppu.un2_vscroll_cry_1
T_18_11_wire_logic_cluster/lc_1/cout
T_18_11_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.un2_vscroll_cry_1_c_RNIBU6OZ0
T_18_11_wire_logic_cluster/lc_2/out
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_ppu_sprites_addr_5
T_17_11_wire_logic_cluster/lc_7/out
T_7_11_sp12_h_l_1
T_9_11_sp4_h_l_2
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_41
T_8_19_sp4_v_t_42
T_8_23_sp4_v_t_42
T_8_25_lc_trk_g3_7
T_8_25_input0_2
T_8_25_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_26_18_sp4_v_t_38
T_26_22_sp4_v_t_43
T_26_26_sp4_v_t_43
T_25_29_lc_trk_g3_3
T_25_29_input0_2
T_25_29_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_26_20_sp4_v_t_36
T_26_24_sp4_v_t_36
T_26_28_sp4_v_t_41
T_25_31_lc_trk_g3_1
T_25_31_input0_2
T_25_31_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_7_11_sp12_h_l_1
T_9_11_sp4_h_l_2
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_41
T_8_19_sp4_v_t_42
T_8_21_lc_trk_g3_7
T_8_21_input0_2
T_8_21_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_7_11_sp12_h_l_1
T_9_11_sp4_h_l_2
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_41
T_8_19_sp4_v_t_42
T_8_23_lc_trk_g1_7
T_8_23_input0_2
T_8_23_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_26_18_sp4_v_t_38
T_26_22_sp4_v_t_43
T_25_25_lc_trk_g3_3
T_25_25_input0_2
T_25_25_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_26_20_sp4_v_t_36
T_26_24_sp4_v_t_36
T_25_27_lc_trk_g2_4
T_25_27_input0_2
T_25_27_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_23_11_sp4_h_l_8
T_26_11_sp4_v_t_36
T_26_15_sp4_v_t_44
T_25_17_lc_trk_g0_2
T_25_17_input0_2
T_25_17_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_7_11_sp12_h_l_1
T_9_11_sp4_h_l_2
T_8_11_sp4_v_t_45
T_8_15_sp4_v_t_41
T_8_19_lc_trk_g0_4
T_8_19_input0_2
T_8_19_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_15_23_sp12_h_l_1
T_25_23_lc_trk_g0_6
T_25_23_input0_2
T_25_23_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_26_18_sp4_v_t_38
T_25_19_lc_trk_g2_6
T_25_19_input0_2
T_25_19_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_26_11_sp12_v_t_22
T_26_18_sp4_v_t_38
T_25_21_lc_trk_g2_6
T_25_21_input0_2
T_25_21_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_23_11_sp4_h_l_8
T_26_11_sp4_v_t_36
T_25_13_lc_trk_g1_1
T_25_13_input0_2
T_25_13_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_23_11_sp4_h_l_8
T_26_7_sp4_v_t_39
T_25_9_lc_trk_g0_2
T_25_9_input0_2
T_25_9_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_23_11_sp4_h_l_8
T_26_11_sp4_v_t_36
T_25_15_lc_trk_g1_1
T_25_15_input0_2
T_25_15_wire_bram/ram/RADDR_5

T_17_11_wire_logic_cluster/lc_7/out
T_15_11_sp12_h_l_1
T_25_11_lc_trk_g0_6
T_25_11_input0_2
T_25_11_wire_bram/ram/RADDR_5

End 

Net : this_sprites_ram.mem_out_bus6_2
T_25_22_wire_bram/ram/RDATA_3
T_25_18_sp4_v_t_45
T_22_18_sp4_h_l_8
T_18_18_sp4_h_l_8
T_17_18_lc_trk_g1_0
T_17_18_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.vaddress_3_6
T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_12_14_sp4_h_l_2
T_13_14_lc_trk_g3_2
T_13_14_input_2_1
T_13_14_wire_logic_cluster/lc_1/in_2

T_15_13_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g1_2
T_15_14_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_mem_0_1_RNIL62PZ0_cascade_
T_17_19_wire_logic_cluster/lc_4/ltout
T_17_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_sprites_ram.mem_out_bus4_2
T_25_32_wire_bram/ram/RDATA_3
T_18_32_sp12_h_l_0
T_17_20_sp12_v_t_23
T_17_18_sp4_v_t_47
T_17_19_lc_trk_g2_7
T_17_19_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.vaddress_6_cascade_
T_15_14_wire_logic_cluster/lc_6/ltout
T_15_14_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.vscroll8
T_20_7_wire_logic_cluster/lc_0/out
T_20_7_sp4_h_l_5
T_19_7_sp4_v_t_40
T_19_11_sp4_v_t_45
T_18_14_lc_trk_g3_5
T_18_14_wire_logic_cluster/lc_1/in_3

T_20_7_wire_logic_cluster/lc_0/out
T_20_5_sp4_v_t_45
T_20_9_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_vaddress_q_3_cry_7_THRU_CO
T_21_7_wire_logic_cluster/lc_0/out
T_21_7_sp4_h_l_5
T_20_7_lc_trk_g1_5
T_20_7_wire_logic_cluster/lc_0/in_0

End 

Net : bfn_21_7_0_
T_21_7_wire_logic_cluster/carry_in_mux/cout
T_21_7_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_read_data_19
T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_7_sp4_h_l_11
T_22_7_lc_trk_g0_6
T_22_7_wire_logic_cluster/lc_1/in_3

T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_7_sp4_h_l_11
T_21_7_lc_trk_g0_3
T_21_7_wire_logic_cluster/lc_4/in_3

T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_7_sp4_h_l_11
T_22_7_lc_trk_g0_6
T_22_7_wire_logic_cluster/lc_7/in_3

T_25_8_wire_bram/ram/RDATA_3
T_25_4_sp4_v_t_45
T_24_6_lc_trk_g0_3
T_24_6_wire_logic_cluster/lc_4/in_3

T_25_8_wire_bram/ram/RDATA_3
T_25_7_sp4_v_t_40
T_22_7_sp4_h_l_11
T_21_3_sp4_v_t_41
T_20_6_lc_trk_g3_1
T_20_6_wire_logic_cluster/lc_3/in_1

End 

Net : this_ppu.un1_oam_data_c2
T_22_7_wire_logic_cluster/lc_1/out
T_22_7_lc_trk_g2_1
T_22_7_wire_logic_cluster/lc_4/in_3

End 

Net : this_ppu.un1_M_vaddress_q_3_7
T_22_7_wire_logic_cluster/lc_4/out
T_21_6_lc_trk_g2_4
T_21_6_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.N_11_0_0_cascade_
T_15_16_wire_logic_cluster/lc_2/ltout
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_oam_ram_read_data_17
T_25_8_wire_bram/ram/RDATA_1
T_26_7_sp4_v_t_45
T_23_11_sp4_h_l_1
T_19_11_sp4_h_l_4
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_5/in_3

T_25_8_wire_bram/ram/RDATA_1
T_25_6_sp4_v_t_41
T_22_6_sp4_h_l_10
T_21_6_lc_trk_g0_2
T_21_6_wire_logic_cluster/lc_1/in_1

T_25_8_wire_bram/ram/RDATA_1
T_25_6_sp4_v_t_41
T_22_6_sp4_h_l_10
T_18_6_sp4_h_l_6
T_20_6_lc_trk_g3_3
T_20_6_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_read_data_i_17
T_18_11_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g1_5
T_18_11_wire_logic_cluster/lc_1/in_1

End 

Net : this_sprites_ram.mem_out_bus3_1
T_8_23_wire_bram/ram/RDATA_11
T_8_19_sp4_v_t_45
T_9_19_sp4_h_l_1
T_13_19_sp4_h_l_1
T_17_19_sp4_h_l_4
T_19_19_lc_trk_g3_1
T_19_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_sprites_ram.mem_mem_3_0_RNIPI8PZ0Z_0
T_19_19_wire_logic_cluster/lc_7/out
T_19_19_lc_trk_g3_7
T_19_19_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.vaddress_5_0_6
T_12_14_wire_logic_cluster/lc_4/out
T_12_13_lc_trk_g0_4
T_12_13_input_2_6
T_12_13_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_20
T_25_8_wire_bram/ram/RDATA_4
T_25_7_sp4_v_t_38
T_22_7_sp4_h_l_9
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_1/in_1

T_25_8_wire_bram/ram/RDATA_4
T_25_7_sp4_v_t_38
T_22_7_sp4_h_l_9
T_22_7_lc_trk_g0_4
T_22_7_wire_logic_cluster/lc_7/in_1

T_25_8_wire_bram/ram/RDATA_4
T_25_5_sp4_v_t_46
T_24_6_lc_trk_g3_6
T_24_6_wire_logic_cluster/lc_4/in_1

T_25_8_wire_bram/ram/RDATA_4
T_25_7_sp4_v_t_38
T_22_7_sp4_h_l_9
T_21_3_sp4_v_t_39
T_20_6_lc_trk_g2_7
T_20_6_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.N_966_0
T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_11_15_sp4_h_l_10
T_12_15_lc_trk_g2_2
T_12_15_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_14_13_lc_trk_g2_2
T_14_13_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_42
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_42
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_42
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_42
T_14_12_lc_trk_g2_2
T_14_12_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_14_15_sp4_v_t_42
T_14_11_sp4_v_t_47
T_13_13_lc_trk_g2_2
T_13_13_wire_logic_cluster/lc_0/cen

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_12_sp4_v_t_42
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_12_sp4_v_t_42
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_12_sp4_v_t_42
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

T_14_18_wire_logic_cluster/lc_1/out
T_15_16_sp4_v_t_46
T_15_12_sp4_v_t_42
T_15_13_lc_trk_g2_2
T_15_13_wire_logic_cluster/lc_1/cen

End 

Net : this_sprites_ram.mem_mem_1_0_RNILA4PZ0Z_0
T_19_19_wire_logic_cluster/lc_6/out
T_19_19_lc_trk_g0_6
T_19_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_out_bus5_1
T_25_27_wire_bram/ram/RDATA_11
T_25_23_sp4_v_t_45
T_25_19_sp4_v_t_46
T_22_19_sp4_h_l_11
T_18_19_sp4_h_l_11
T_19_19_lc_trk_g3_3
T_19_19_wire_logic_cluster/lc_6/in_0

End 

Net : this_sprites_ram.mem_out_bus4_1
T_25_29_wire_bram/ram/RDATA_11
T_25_21_sp12_v_t_23
T_25_19_sp4_v_t_47
T_22_19_sp4_h_l_10
T_18_19_sp4_h_l_6
T_19_19_lc_trk_g2_6
T_19_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_sprites_ram.mem_out_bus0_0
T_25_10_wire_bram/ram/RDATA_3
T_25_9_sp4_v_t_40
T_25_13_sp4_v_t_40
T_22_17_sp4_h_l_10
T_18_17_sp4_h_l_1
T_18_17_lc_trk_g0_4
T_18_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un1_M_haddress_q_2_cry_7_THRU_CO
T_19_8_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g3_0
T_20_7_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un1_oam_data_1_c2
T_24_5_wire_logic_cluster/lc_6/out
T_24_5_lc_trk_g2_6
T_24_5_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_haddress_q_2_7
T_24_5_wire_logic_cluster/lc_5/out
T_24_3_sp4_v_t_39
T_21_7_sp4_h_l_2
T_17_7_sp4_h_l_10
T_19_7_lc_trk_g3_7
T_19_7_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_ram_read_data_11
T_25_5_wire_bram/ram/RDATA_11
T_24_5_lc_trk_g3_4
T_24_5_wire_logic_cluster/lc_6/in_3

T_25_5_wire_bram/ram/RDATA_11
T_25_3_sp4_v_t_37
T_22_7_sp4_h_l_0
T_18_7_sp4_h_l_3
T_20_7_lc_trk_g3_6
T_20_7_wire_logic_cluster/lc_6/in_3

T_25_5_wire_bram/ram/RDATA_11
T_18_5_sp12_h_l_0
T_20_5_lc_trk_g1_7
T_20_5_wire_logic_cluster/lc_1/in_3

T_25_5_wire_bram/ram/RDATA_11
T_24_5_lc_trk_g3_4
T_24_5_wire_logic_cluster/lc_0/in_3

T_25_5_wire_bram/ram/RDATA_11
T_18_5_sp12_h_l_0
T_19_5_lc_trk_g0_4
T_19_5_wire_logic_cluster/lc_3/in_1

End 

Net : bfn_19_8_0_
T_19_8_wire_logic_cluster/carry_in_mux/cout
T_19_8_wire_logic_cluster/lc_0/in_3

End 

Net : this_sprites_ram.mem_mem_0_1_RNIL62PZ0Z_0_cascade_
T_18_19_wire_logic_cluster/lc_2/ltout
T_18_19_wire_logic_cluster/lc_3/in_2

End 

Net : this_sprites_ram.mem_out_bus4_3
T_25_31_wire_bram/ram/RDATA_11
T_26_31_sp12_h_l_0
T_25_19_sp12_v_t_23
T_14_19_sp12_h_l_0
T_18_19_lc_trk_g0_3
T_18_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_out_bus1_1
T_25_13_wire_bram/ram/RDATA_11
T_25_11_sp4_v_t_37
T_25_15_sp4_v_t_37
T_22_19_sp4_h_l_5
T_18_19_sp4_h_l_1
T_19_19_lc_trk_g2_1
T_19_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_out_bus6_1
T_25_23_wire_bram/ram/RDATA_11
T_25_19_sp4_v_t_45
T_22_19_sp4_h_l_2
T_18_19_sp4_h_l_10
T_19_19_lc_trk_g2_2
T_19_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_sprites_ram.mem_mem_2_0_RNINE6PZ0Z_0
T_19_19_wire_logic_cluster/lc_5/out
T_19_19_lc_trk_g2_5
T_19_19_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_oam_ram_read_data_12
T_25_5_wire_bram/ram/RDATA_12
T_24_5_lc_trk_g2_3
T_24_5_wire_logic_cluster/lc_6/in_1

T_25_5_wire_bram/ram/RDATA_12
T_24_5_lc_trk_g2_3
T_24_5_wire_logic_cluster/lc_0/in_1

T_25_5_wire_bram/ram/RDATA_12
T_19_5_sp12_h_l_1
T_20_5_lc_trk_g1_5
T_20_5_wire_logic_cluster/lc_1/in_1

T_25_5_wire_bram/ram/RDATA_12
T_19_5_sp12_h_l_1
T_19_5_lc_trk_g1_2
T_19_5_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_mem_1_1_RNINA4PZ0Z_0
T_18_19_wire_logic_cluster/lc_6/out
T_18_19_lc_trk_g1_6
T_18_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_sprites_ram.mem_out_bus5_3
T_25_25_wire_bram/ram/RDATA_11
T_25_23_sp4_v_t_37
T_22_23_sp4_h_l_0
T_21_19_sp4_v_t_37
T_18_19_sp4_h_l_0
T_18_19_lc_trk_g0_5
T_18_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_haddress_q_3_c2
T_18_17_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_0/in_0

T_18_17_wire_logic_cluster/lc_5/out
T_19_17_lc_trk_g1_5
T_19_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_sprites_ram.mem_out_bus6_3
T_25_21_wire_bram/ram/RDATA_11
T_25_20_sp4_v_t_40
T_22_20_sp4_h_l_5
T_18_20_sp4_h_l_5
T_19_20_lc_trk_g3_5
T_19_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_sprites_ram.mem_out_bus2_0
T_8_20_wire_bram/ram/RDATA_3
T_9_20_sp12_h_l_0
T_14_20_sp4_h_l_7
T_17_16_sp4_v_t_42
T_17_19_lc_trk_g1_2
T_17_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_sprites_ram.mem_mem_2_0_RNINE6PZ0
T_17_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g3_0
T_18_18_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_vga_signals_address_0
T_13_19_wire_logic_cluster/lc_2/out
T_13_17_sp12_v_t_23
T_2_17_sp12_h_l_0
T_8_17_lc_trk_g0_7
T_8_17_input0_7
T_8_17_wire_bram/ram/RADDR_0

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_0_2
T_13_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_7/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g3_6
T_13_20_wire_logic_cluster/lc_4/in_3

T_13_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g3_6
T_14_19_wire_logic_cluster/lc_1/in_0

T_13_20_wire_logic_cluster/lc_6/out
T_12_19_lc_trk_g2_6
T_12_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.if_N_9_1
T_14_19_wire_logic_cluster/lc_5/out
T_14_19_lc_trk_g1_5
T_14_19_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.mult1_un89_sum_axbxc3_1_cascade_
T_13_19_wire_logic_cluster/lc_1/ltout
T_13_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un89_sum_c3
T_14_19_wire_logic_cluster/lc_3/out
T_13_19_lc_trk_g3_3
T_13_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un75_sum_c2_0_cascade_
T_14_19_wire_logic_cluster/lc_4/ltout
T_14_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_0_2_0_cascade_
T_13_20_wire_logic_cluster/lc_5/ltout
T_13_20_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un61_sum_0_3
T_14_21_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_5/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_14_18_sp4_v_t_36
T_14_19_lc_trk_g3_4
T_14_19_wire_logic_cluster/lc_0/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g0_6
T_14_20_wire_logic_cluster/lc_7/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g2_6
T_13_20_wire_logic_cluster/lc_3/in_3

T_14_21_wire_logic_cluster/lc_6/out
T_14_19_sp4_v_t_41
T_11_19_sp4_h_l_10
T_12_19_lc_trk_g3_2
T_12_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.SUM_3_i_1_0
T_14_20_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g0_0
T_14_21_wire_logic_cluster/lc_5/in_1

T_14_20_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g2_0
T_14_20_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_8
T_15_20_wire_logic_cluster/lc_7/out
T_14_20_lc_trk_g3_7
T_14_20_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_38
T_14_18_lc_trk_g2_6
T_14_18_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_38
T_15_13_sp4_v_t_38
T_16_13_sp4_h_l_8
T_16_13_lc_trk_g0_5
T_16_13_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_12_19_sp4_h_l_5
T_12_19_lc_trk_g0_0
T_12_19_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_15_19_sp4_v_t_46
T_12_19_sp4_h_l_5
T_11_15_sp4_v_t_40
T_10_17_lc_trk_g0_5
T_10_17_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_7/out
T_15_20_lc_trk_g3_7
T_15_20_wire_logic_cluster/lc_7/in_1

T_15_20_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g1_7
T_14_21_input_2_0
T_14_21_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_38
T_12_21_sp4_h_l_3
T_11_21_lc_trk_g0_3
T_11_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.mult1_un61_sum_axbxc3_2_1_2_cascade_
T_14_21_wire_logic_cluster/lc_5/ltout
T_14_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_sprites_ram.mem_out_bus6_0
T_25_24_wire_bram/ram/RDATA_3
T_25_23_sp4_v_t_40
T_22_23_sp4_h_l_11
T_21_19_sp4_v_t_41
T_18_19_sp4_h_l_4
T_17_19_lc_trk_g1_4
T_17_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_sprites_ram.mem_out_bus5_0
T_25_28_wire_bram/ram/RDATA_3
T_25_20_sp12_v_t_23
T_25_18_sp4_v_t_47
T_22_18_sp4_h_l_4
T_21_18_lc_trk_g1_4
T_21_18_wire_logic_cluster/lc_7/in_0

End 

Net : this_sprites_ram.mem_mem_1_0_RNILA4PZ0
T_21_18_wire_logic_cluster/lc_7/out
T_19_18_sp4_h_l_11
T_18_18_lc_trk_g1_3
T_18_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_4
T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_1
T_13_12_sp4_v_t_36
T_12_15_lc_trk_g2_4
T_12_15_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_4/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_2/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_14_14_lc_trk_g0_0
T_14_14_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_4/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_15_lc_trk_g3_6
T_12_15_input_2_3
T_12_15_wire_logic_cluster/lc_3/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_16_14_lc_trk_g0_5
T_16_14_input_2_5
T_16_14_wire_logic_cluster/lc_5/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_wire_logic_cluster/lc_1/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_13_16_sp4_v_t_46
T_13_17_lc_trk_g2_6
T_13_17_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_5/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_47
T_12_13_lc_trk_g3_7
T_12_13_wire_logic_cluster/lc_7/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_11_14_sp4_h_l_1
T_11_14_lc_trk_g0_4
T_11_14_wire_logic_cluster/lc_7/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_8_sp12_v_t_23
T_14_15_lc_trk_g3_3
T_14_15_wire_logic_cluster/lc_7/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_41
T_15_13_sp4_v_t_42
T_15_15_lc_trk_g2_7
T_15_15_wire_logic_cluster/lc_4/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_16_14_lc_trk_g0_5
T_16_14_wire_logic_cluster/lc_6/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_input_2_4
T_15_16_wire_logic_cluster/lc_4/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_1/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_47
T_14_16_sp4_h_l_10
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_5/in_3

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_47
T_12_16_lc_trk_g2_2
T_12_16_input_2_0
T_12_16_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_10_sp4_v_t_45
T_15_14_sp4_h_l_8
T_15_14_lc_trk_g1_5
T_15_14_input_2_0
T_15_14_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_14_lc_trk_g0_0
T_12_14_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_17_12_sp4_v_t_40
T_16_15_lc_trk_g3_0
T_16_15_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_1
T_13_12_sp4_v_t_36
T_13_15_lc_trk_g1_4
T_13_15_wire_logic_cluster/lc_6/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_41
T_15_13_sp4_v_t_42
T_14_16_lc_trk_g3_2
T_14_16_wire_logic_cluster/lc_5/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_1
T_13_12_sp4_v_t_36
T_13_16_lc_trk_g1_1
T_13_16_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_41
T_15_13_sp4_v_t_42
T_15_15_lc_trk_g2_7
T_15_15_input_2_7
T_15_15_wire_logic_cluster/lc_7/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_lc_trk_g0_5
T_13_12_wire_logic_cluster/lc_4/in_1

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_10_12_sp4_h_l_5
T_13_12_sp4_v_t_47
T_12_13_lc_trk_g3_7
T_12_13_input_2_0
T_12_13_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_0/out
T_14_12_sp4_h_l_5
T_13_12_sp4_v_t_46
T_12_13_lc_trk_g3_6
T_12_13_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.N_124_cascade_
T_18_14_wire_logic_cluster/lc_0/ltout
T_18_14_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_7
T_15_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_0/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g1_6
T_14_21_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_20_lc_trk_g3_6
T_14_20_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_36
T_15_13_sp4_v_t_44
T_16_13_sp4_h_l_2
T_16_13_lc_trk_g0_7
T_16_13_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_44
T_12_19_sp4_h_l_9
T_12_19_lc_trk_g0_4
T_12_19_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_6/out
T_15_19_sp4_v_t_44
T_12_19_sp4_h_l_9
T_11_19_lc_trk_g0_1
T_11_19_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_20_lc_trk_g1_6
T_15_20_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_14_21_lc_trk_g0_6
T_14_21_wire_logic_cluster/lc_7/in_1

T_15_20_wire_logic_cluster/lc_6/out
T_15_17_sp4_v_t_36
T_12_21_sp4_h_l_6
T_11_21_lc_trk_g0_6
T_11_21_wire_logic_cluster/lc_2/in_0

End 

Net : this_sprites_ram.mem_out_bus0_3
T_25_11_wire_bram/ram/RDATA_11
T_24_11_sp4_h_l_0
T_23_11_sp4_v_t_43
T_20_15_sp4_h_l_6
T_19_15_sp4_v_t_37
T_18_19_lc_trk_g1_0
T_18_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_6
T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_input_2_0
T_14_20_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_4/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g3_5
T_14_20_input_2_4
T_14_20_wire_logic_cluster/lc_4/in_2

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_1/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g2_5
T_14_20_wire_logic_cluster/lc_5/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_15_19_sp4_v_t_42
T_12_19_sp4_h_l_7
T_11_19_lc_trk_g0_7
T_11_19_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_5/out
T_15_20_lc_trk_g1_5
T_15_20_wire_logic_cluster/lc_5/in_1

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_5/out
T_14_21_lc_trk_g0_5
T_14_21_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals.mult1_un40_sum_axb1_i_0
T_16_14_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_2/in_3

End 

Net : this_sprites_ram.mem_out_bus3_2
T_8_26_wire_bram/ram/RDATA_3
T_9_22_sp4_v_t_44
T_10_22_sp4_h_l_2
T_14_22_sp4_h_l_2
T_17_18_sp4_v_t_39
T_17_19_lc_trk_g3_7
T_17_19_wire_logic_cluster/lc_7/in_1

End 

Net : this_sprites_ram.mem_mem_3_1_RNIRI8PZ0
T_17_19_wire_logic_cluster/lc_7/out
T_18_18_lc_trk_g3_7
T_18_18_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3
T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_3/in_1

T_14_19_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g1_7
T_14_19_wire_logic_cluster/lc_2/in_0

T_14_19_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g1_7
T_13_20_wire_logic_cluster/lc_1/in_3

T_14_19_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g2_7
T_13_19_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.M_hcounter_qZ0Z_9
T_15_21_wire_logic_cluster/lc_0/out
T_14_20_lc_trk_g3_0
T_14_20_wire_logic_cluster/lc_0/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g2_0
T_14_21_input_2_4
T_14_21_wire_logic_cluster/lc_4/in_2

T_15_21_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_37
T_16_17_sp4_h_l_0
T_15_17_lc_trk_g0_0
T_15_17_wire_logic_cluster/lc_3/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_17_sp4_v_t_37
T_14_18_lc_trk_g2_5
T_14_18_wire_logic_cluster/lc_4/in_3

T_15_21_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_45
T_12_19_sp4_h_l_8
T_12_19_lc_trk_g0_5
T_12_19_wire_logic_cluster/lc_1/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_15_19_sp4_v_t_45
T_12_19_sp4_h_l_8
T_11_15_sp4_v_t_45
T_10_17_lc_trk_g0_3
T_10_17_wire_logic_cluster/lc_4/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_15_21_lc_trk_g1_0
T_15_21_wire_logic_cluster/lc_0/in_1

T_15_21_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g2_0
T_14_21_wire_logic_cluster/lc_0/in_0

T_15_21_wire_logic_cluster/lc_0/out
T_12_21_sp12_h_l_0
T_11_21_lc_trk_g1_0
T_11_21_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_out_bus7_3
T_25_17_wire_bram/ram/RDATA_11
T_26_15_sp4_v_t_36
T_23_19_sp4_h_l_1
T_19_19_sp4_h_l_1
T_18_19_lc_trk_g0_1
T_18_19_wire_logic_cluster/lc_7/in_0

End 

Net : this_sprites_ram.mem_out_bus5_2
T_25_26_wire_bram/ram/RDATA_3
T_26_22_sp4_v_t_44
T_23_22_sp4_h_l_3
T_19_22_sp4_h_l_3
T_18_18_sp4_v_t_38
T_18_19_lc_trk_g3_6
T_18_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_sprites_ram.mem_mem_1_1_RNINA4PZ0
T_18_19_wire_logic_cluster/lc_0/out
T_18_18_lc_trk_g1_0
T_18_18_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_ram_read_data_i_9
T_24_6_wire_logic_cluster/lc_6/out
T_24_0_span12_vert_23
T_24_11_lc_trk_g3_3
T_24_11_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_read_data_9
T_25_5_wire_bram/ram/RDATA_9
T_24_6_lc_trk_g1_6
T_24_6_wire_logic_cluster/lc_6/in_3

T_25_5_wire_bram/ram/RDATA_9
T_25_3_sp4_v_t_41
T_22_7_sp4_h_l_4
T_18_7_sp4_h_l_0
T_19_7_lc_trk_g2_0
T_19_7_wire_logic_cluster/lc_1/in_1

T_25_5_wire_bram/ram/RDATA_9
T_16_5_sp12_h_l_0
T_19_5_lc_trk_g1_0
T_19_5_input_2_1
T_19_5_wire_logic_cluster/lc_1/in_2

End 

Net : this_sprites_ram.mem_out_bus0_2
T_25_12_wire_bram/ram/RDATA_3
T_18_12_sp12_h_l_0
T_17_12_sp12_v_t_23
T_17_19_lc_trk_g2_3
T_17_19_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.M_vcounter_qZ0Z_3
T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_14_lc_trk_g1_7
T_14_14_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_11
T_16_12_sp4_v_t_46
T_15_14_lc_trk_g0_0
T_15_14_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_17_lc_trk_g3_5
T_13_17_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_15_15_sp4_h_l_8
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_11
T_16_12_sp4_v_t_46
T_16_14_lc_trk_g2_3
T_16_14_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_15_15_sp4_h_l_8
T_14_15_lc_trk_g0_0
T_14_15_input_2_2
T_14_15_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_11
T_17_12_sp4_h_l_2
T_16_12_sp4_v_t_45
T_15_15_lc_trk_g3_5
T_15_15_wire_logic_cluster/lc_5/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_15_15_sp4_h_l_8
T_14_15_lc_trk_g0_0
T_14_15_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_11
T_17_12_sp4_h_l_2
T_16_12_sp4_v_t_45
T_16_15_lc_trk_g1_5
T_16_15_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_sp4_h_l_11
T_16_12_sp4_v_t_46
T_15_16_lc_trk_g2_3
T_15_16_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g2_0
T_14_16_input_2_6
T_14_16_wire_logic_cluster/lc_6/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_14_lc_trk_g0_7
T_14_14_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_16_lc_trk_g3_6
T_13_16_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_15_lc_trk_g1_2
T_14_15_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_15_lc_trk_g2_1
T_13_15_input_2_5
T_13_15_wire_logic_cluster/lc_5/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g3_0
T_14_16_input_2_5
T_14_16_wire_logic_cluster/lc_5/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_14_11_sp4_v_t_39
T_14_15_sp4_v_t_40
T_14_16_lc_trk_g2_0
T_14_16_wire_logic_cluster/lc_7/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_16_lc_trk_g2_6
T_13_16_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_16_lc_trk_g2_6
T_13_16_input_2_0
T_13_16_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_3/out
T_13_11_sp12_v_t_22
T_13_15_lc_trk_g2_1
T_13_15_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_3/out
T_13_12_lc_trk_g1_3
T_13_12_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g0_3
T_12_13_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_read_data_i_19
T_21_7_wire_logic_cluster/lc_4/out
T_21_6_lc_trk_g0_4
T_21_6_wire_logic_cluster/lc_3/in_1

End 

Net : this_sprites_ram.mem_out_bus1_3
T_25_15_wire_bram/ram/RDATA_11
T_24_15_sp4_h_l_0
T_20_15_sp4_h_l_8
T_19_15_sp4_v_t_39
T_18_19_lc_trk_g1_2
T_18_19_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_ppu_sprites_addr_2
T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_sp4_v_t_44
T_25_23_sp4_v_t_44
T_25_27_sp4_v_t_37
T_25_29_lc_trk_g3_0
T_25_29_input0_5
T_25_29_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_sp4_v_t_44
T_25_23_sp4_v_t_44
T_25_27_sp4_v_t_37
T_25_31_lc_trk_g1_0
T_25_31_input0_5
T_25_31_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_21_13_sp12_h_l_0
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_19_lc_trk_g3_4
T_8_19_input0_5
T_8_19_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_21_13_sp12_h_l_0
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_21_lc_trk_g3_0
T_8_21_input0_5
T_8_21_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_21_13_sp12_h_l_0
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_23_lc_trk_g3_4
T_8_23_input0_5
T_8_23_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_21_13_sp12_h_l_0
T_9_13_sp12_h_l_0
T_8_13_sp12_v_t_23
T_8_25_lc_trk_g3_0
T_8_25_input0_5
T_8_25_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_sp4_v_t_44
T_25_23_sp4_v_t_44
T_25_25_lc_trk_g2_1
T_25_25_input0_5
T_25_25_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_sp4_v_t_44
T_25_23_sp4_v_t_44
T_25_27_lc_trk_g0_1
T_25_27_input0_5
T_25_27_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_sp4_v_t_44
T_25_21_lc_trk_g2_1
T_25_21_input0_5
T_25_21_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_sp4_v_t_44
T_25_23_lc_trk_g0_1
T_25_23_input0_5
T_25_23_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_17_lc_trk_g2_1
T_25_17_input0_5
T_25_17_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_7_sp4_v_t_44
T_25_9_lc_trk_g2_1
T_25_9_input0_5
T_25_9_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_sp4_v_t_44
T_25_19_lc_trk_g0_1
T_25_19_input0_5
T_25_19_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_10_sp4_v_t_41
T_25_11_lc_trk_g2_1
T_25_11_input0_5
T_25_11_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_11_sp4_v_t_44
T_25_15_lc_trk_g0_1
T_25_15_input0_5
T_25_15_wire_bram/ram/RADDR_2

T_24_13_wire_logic_cluster/lc_0/out
T_25_13_lc_trk_g1_0
T_25_13_input0_5
T_25_13_wire_bram/ram/RADDR_2

End 

Net : this_ppu.un2_hscroll_cry_1_c_RNIEH5JZ0
T_24_11_wire_logic_cluster/lc_2/out
T_24_10_sp4_v_t_36
T_24_13_lc_trk_g1_4
T_24_13_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.un2_hscroll_cry_1
T_24_11_wire_logic_cluster/lc_1/cout
T_24_11_wire_logic_cluster/lc_2/in_3

End 

Net : N_612
T_19_25_wire_logic_cluster/lc_7/out
T_18_25_lc_trk_g3_7
T_18_25_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_sprites_address_q_cry_9
T_19_23_wire_logic_cluster/lc_1/cout
T_19_23_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_sprites_address_q_cry_9_c_RNIN4NQZ0
T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_19_25_lc_trk_g0_4
T_19_25_wire_logic_cluster/lc_7/in_1

T_19_23_wire_logic_cluster/lc_2/out
T_19_22_sp4_v_t_36
T_18_25_lc_trk_g2_4
T_18_25_wire_logic_cluster/lc_1/in_3

End 

Net : un1_M_this_state_q_6_0
T_19_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g0_2
T_19_22_input_2_0
T_19_22_wire_logic_cluster/lc_0/in_2

T_19_21_wire_logic_cluster/lc_2/out
T_19_22_lc_trk_g1_2
T_19_22_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_state_qZ0Z_3
T_20_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_20_15_sp12_v_t_23
T_20_21_lc_trk_g3_4
T_20_21_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_20_15_sp12_v_t_23
T_20_18_lc_trk_g3_3
T_20_18_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_20_23_lc_trk_g1_4
T_20_23_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_45
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_4/out
T_20_19_sp4_v_t_45
T_19_21_lc_trk_g0_3
T_19_21_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.N_505
T_19_20_wire_logic_cluster/lc_6/out
T_19_21_lc_trk_g1_6
T_19_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.N_889_0
T_20_23_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_40
T_17_20_sp4_h_l_11
T_19_20_lc_trk_g2_6
T_19_20_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_0/out
T_20_20_sp4_v_t_40
T_17_20_sp4_h_l_11
T_18_20_lc_trk_g2_3
T_18_20_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.g0_i_i_a5_1_0_0_0
T_16_14_wire_logic_cluster/lc_4/out
T_17_12_sp4_v_t_36
T_16_15_lc_trk_g2_4
T_16_15_input_2_0
T_16_15_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_1
T_13_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g2_7
T_13_20_wire_logic_cluster/lc_0/in_3

T_13_20_wire_logic_cluster/lc_7/out
T_13_19_lc_trk_g1_7
T_13_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axbxc3_1_0
T_14_19_wire_logic_cluster/lc_0/out
T_13_20_lc_trk_g0_0
T_13_20_wire_logic_cluster/lc_7/in_1

T_14_19_wire_logic_cluster/lc_0/out
T_14_19_lc_trk_g2_0
T_14_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_ppu.un1_M_vaddress_q_3_6
T_22_7_wire_logic_cluster/lc_2/out
T_21_6_lc_trk_g3_2
T_21_6_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.mult1_un82_sum_c2_0
T_13_20_wire_logic_cluster/lc_0/out
T_13_19_lc_trk_g0_0
T_13_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un1_oam_data_c2_cascade_
T_22_7_wire_logic_cluster/lc_1/ltout
T_22_7_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.mult1_un82_sum_c3_0
T_13_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_2/in_1

T_13_20_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g0_1
T_13_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un82_sum_c2_0_cascade_
T_13_20_wire_logic_cluster/lc_0/ltout
T_13_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un68_sum_c3_0
T_14_20_wire_logic_cluster/lc_7/out
T_15_17_sp4_v_t_39
T_14_19_lc_trk_g0_2
T_14_19_wire_logic_cluster/lc_7/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_4/in_1

T_14_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_7/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_13_20_lc_trk_g3_7
T_13_20_wire_logic_cluster/lc_4/in_0

T_14_20_wire_logic_cluster/lc_7/out
T_14_19_lc_trk_g0_7
T_14_19_wire_logic_cluster/lc_2/in_3

T_14_20_wire_logic_cluster/lc_7/out
T_14_19_sp4_v_t_46
T_11_19_sp4_h_l_5
T_12_19_lc_trk_g3_5
T_12_19_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_state_qZ0Z_8
T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g0_5
T_20_23_wire_logic_cluster/lc_0/in_1

T_20_23_wire_logic_cluster/lc_5/out
T_20_16_sp12_v_t_22
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_3/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_16_sp12_v_t_22
T_20_18_lc_trk_g2_5
T_20_18_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_6/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_39
T_20_17_sp4_v_t_47
T_19_18_lc_trk_g3_7
T_19_18_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_5/out
T_19_23_sp4_h_l_2
T_18_19_sp4_v_t_42
T_18_20_lc_trk_g2_2
T_18_20_input_2_0
T_18_20_wire_logic_cluster/lc_0/in_2

T_20_23_wire_logic_cluster/lc_5/out
T_20_23_lc_trk_g3_5
T_20_23_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.if_m7_0_x4_0
T_13_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_6/in_3

T_13_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g2_3
T_14_19_wire_logic_cluster/lc_5/in_0

T_13_20_wire_logic_cluster/lc_3/out
T_14_19_lc_trk_g3_3
T_14_19_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.mult1_un75_sum_c3_cascade_
T_14_19_wire_logic_cluster/lc_6/ltout
T_14_19_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_oam_ram_read_data_i_11
T_20_7_wire_logic_cluster/lc_6/out
T_19_7_lc_trk_g2_6
T_19_7_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_vga_signals_address_1
T_13_19_wire_logic_cluster/lc_0/out
T_13_17_sp4_v_t_45
T_10_17_sp4_h_l_8
T_6_17_sp4_h_l_4
T_8_17_lc_trk_g3_1
T_8_17_input0_6
T_8_17_wire_bram/ram/RADDR_1

End 

Net : this_ppu.un1_M_vaddress_q_3_4
T_22_7_wire_logic_cluster/lc_7/out
T_21_6_lc_trk_g2_7
T_21_6_wire_logic_cluster/lc_4/in_1

End 

Net : this_sprites_ram.mem_out_bus2_1
T_8_19_wire_bram/ram/RDATA_11
T_9_19_sp12_h_l_0
T_19_19_lc_trk_g1_7
T_19_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_haddress_q_2_6
T_24_5_wire_logic_cluster/lc_7/out
T_24_3_sp4_v_t_43
T_21_7_sp4_h_l_11
T_17_7_sp4_h_l_2
T_19_7_lc_trk_g2_7
T_19_7_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_oam_data_1_c2_cascade_
T_24_5_wire_logic_cluster/lc_6/ltout
T_24_5_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_1
T_14_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_0/in_3

T_14_19_wire_logic_cluster/lc_2/out
T_13_19_lc_trk_g3_2
T_13_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_sprites_ram.mem_out_bus7_2
T_25_18_wire_bram/ram/RDATA_3
T_23_18_sp4_h_l_5
T_19_18_sp4_h_l_5
T_18_18_sp4_v_t_46
T_17_19_lc_trk_g3_6
T_17_19_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_oam_ram_read_data_21
T_25_8_wire_bram/ram/RDATA_5
T_25_4_sp4_v_t_41
T_24_6_lc_trk_g0_4
T_24_6_wire_logic_cluster/lc_4/in_0

T_25_8_wire_bram/ram/RDATA_5
T_25_7_sp4_v_t_36
T_22_7_sp4_h_l_7
T_22_7_lc_trk_g1_2
T_22_7_wire_logic_cluster/lc_2/in_3

T_25_8_wire_bram/ram/RDATA_5
T_25_7_sp4_v_t_36
T_22_7_sp4_h_l_7
T_22_7_lc_trk_g1_2
T_22_7_wire_logic_cluster/lc_4/in_1

T_25_8_wire_bram/ram/RDATA_5
T_25_6_sp12_v_t_23
T_14_6_sp12_h_l_0
T_20_6_lc_trk_g0_7
T_20_6_input_2_5
T_20_6_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.un1_M_vaddress_q_3_5
T_24_6_wire_logic_cluster/lc_4/out
T_22_6_sp4_h_l_5
T_21_6_lc_trk_g1_5
T_21_6_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_sprites_address_q_cry_12
T_19_23_wire_logic_cluster/lc_4/cout
T_19_23_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_sprites_address_q_cry_12_c_RNI4FIEZ0
T_19_23_wire_logic_cluster/lc_5/out
T_19_23_lc_trk_g1_5
T_19_23_wire_logic_cluster/lc_7/in_3

T_19_23_wire_logic_cluster/lc_5/out
T_18_23_lc_trk_g2_5
T_18_23_wire_logic_cluster/lc_0/in_1

End 

Net : N_627
T_19_23_wire_logic_cluster/lc_7/out
T_18_23_lc_trk_g2_7
T_18_23_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.N_735_0
T_14_21_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g1_4
T_14_21_wire_logic_cluster/lc_6/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_1/in_3

T_14_21_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g0_4
T_14_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_0_1
T_14_20_wire_logic_cluster/lc_1/out
T_13_20_lc_trk_g3_1
T_13_20_wire_logic_cluster/lc_5/in_1

End 

Net : un1_M_this_sprites_address_q_cry_10
T_19_23_wire_logic_cluster/lc_2/cout
T_19_23_wire_logic_cluster/lc_3/in_3

Net : un1_M_this_sprites_address_q_cry_10_c_RNI09GEZ0
T_19_23_wire_logic_cluster/lc_3/out
T_18_24_lc_trk_g1_3
T_18_24_wire_logic_cluster/lc_5/in_3

T_19_23_wire_logic_cluster/lc_3/out
T_19_22_sp4_v_t_38
T_18_25_lc_trk_g2_6
T_18_25_wire_logic_cluster/lc_7/in_3

End 

Net : N_617
T_18_24_wire_logic_cluster/lc_5/out
T_18_25_lc_trk_g0_5
T_18_25_wire_logic_cluster/lc_7/in_0

End 

Net : this_sprites_ram.mem_out_bus1_2
T_25_16_wire_bram/ram/RDATA_3
T_26_15_sp4_v_t_41
T_23_19_sp4_h_l_4
T_19_19_sp4_h_l_4
T_18_19_lc_trk_g1_4
T_18_19_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.mult1_un75_sum_axbxc1
T_13_20_wire_logic_cluster/lc_4/out
T_13_20_lc_trk_g0_4
T_13_20_wire_logic_cluster/lc_1/in_1

T_13_20_wire_logic_cluster/lc_4/out
T_13_19_lc_trk_g1_4
T_13_19_input_2_1
T_13_19_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.mult1_un75_sum_c3
T_14_19_wire_logic_cluster/lc_6/out
T_13_20_lc_trk_g1_6
T_13_20_wire_logic_cluster/lc_0/in_1

T_14_19_wire_logic_cluster/lc_6/out
T_13_19_lc_trk_g2_6
T_13_19_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un61_sum_axbxc1
T_14_20_wire_logic_cluster/lc_6/out
T_14_19_lc_trk_g1_6
T_14_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.mult1_un54_sum_c3_0_cascade_
T_14_20_wire_logic_cluster/lc_5/ltout
T_14_20_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_22
T_25_8_wire_bram/ram/RDATA_6
T_24_8_sp4_h_l_10
T_23_4_sp4_v_t_38
T_22_7_lc_trk_g2_6
T_22_7_wire_logic_cluster/lc_2/in_0

T_25_8_wire_bram/ram/RDATA_6
T_24_8_sp4_h_l_10
T_23_4_sp4_v_t_38
T_22_7_lc_trk_g2_6
T_22_7_wire_logic_cluster/lc_4/in_0

T_25_8_wire_bram/ram/RDATA_6
T_21_8_sp12_h_l_1
T_20_0_span12_vert_14
T_20_6_lc_trk_g2_5
T_20_6_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un1_M_haddress_q_2_5
T_24_5_wire_logic_cluster/lc_0/out
T_24_3_sp4_v_t_45
T_21_7_sp4_h_l_1
T_17_7_sp4_h_l_9
T_19_7_lc_trk_g2_4
T_19_7_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.if_N_8_i_0
T_14_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g1_2
T_14_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.mult1_un54_sum_c3_0
T_14_20_wire_logic_cluster/lc_5/out
T_14_20_lc_trk_g0_5
T_14_20_wire_logic_cluster/lc_2/in_1

T_14_20_wire_logic_cluster/lc_5/out
T_13_20_lc_trk_g2_5
T_13_20_wire_logic_cluster/lc_6/in_1

T_14_20_wire_logic_cluster/lc_5/out
T_14_19_sp4_v_t_42
T_11_19_sp4_h_l_1
T_12_19_lc_trk_g2_1
T_12_19_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_oam_ram_read_data_13
T_25_5_wire_bram/ram/RDATA_13
T_24_5_lc_trk_g2_2
T_24_5_wire_logic_cluster/lc_0/in_0

T_25_5_wire_bram/ram/RDATA_13
T_24_5_lc_trk_g2_2
T_24_5_wire_logic_cluster/lc_7/in_3

T_25_5_wire_bram/ram/RDATA_13
T_24_5_lc_trk_g2_2
T_24_5_wire_logic_cluster/lc_5/in_1

T_25_5_wire_bram/ram/RDATA_13
T_20_5_sp12_h_l_0
T_19_5_lc_trk_g0_0
T_19_5_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.mult1_un75_sum_c2_0
T_14_19_wire_logic_cluster/lc_4/out
T_14_19_lc_trk_g1_4
T_14_19_wire_logic_cluster/lc_2/in_1

End 

Net : this_ppu.un1_M_haddress_q_2_4
T_20_5_wire_logic_cluster/lc_1/out
T_20_3_sp4_v_t_47
T_19_7_lc_trk_g2_2
T_19_7_input_2_4
T_19_7_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.N_427_0
T_20_22_wire_logic_cluster/lc_5/out
T_20_18_sp4_v_t_47
T_19_20_lc_trk_g0_1
T_19_20_wire_logic_cluster/lc_6/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_19_22_sp12_v_t_22
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_20_sp4_v_t_39
T_17_24_sp4_h_l_7
T_17_24_lc_trk_g0_2
T_17_24_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_19_22_sp12_v_t_22
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_2/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_12_22_sp12_h_l_1
T_16_22_lc_trk_g0_2
T_16_22_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_7
T_17_22_sp4_v_t_42
T_16_23_lc_trk_g3_2
T_16_23_wire_logic_cluster/lc_4/in_1

T_20_22_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g3_5
T_19_21_wire_logic_cluster/lc_3/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_42
T_17_21_sp4_h_l_1
T_18_21_lc_trk_g3_1
T_18_21_wire_logic_cluster/lc_5/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_20_22_lc_trk_g0_2
T_20_22_input_2_2
T_20_22_wire_logic_cluster/lc_2/in_2

T_20_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_7
T_17_22_lc_trk_g0_7
T_17_22_wire_logic_cluster/lc_1/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_7
T_17_22_lc_trk_g0_7
T_17_22_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_22_sp12_h_l_1
T_19_22_sp12_v_t_22
T_19_24_lc_trk_g3_5
T_19_24_wire_logic_cluster/lc_6/in_0

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_42
T_17_21_sp4_h_l_1
T_17_21_lc_trk_g1_4
T_17_21_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_20_21_sp4_v_t_42
T_17_25_sp4_h_l_7
T_18_25_lc_trk_g2_7
T_18_25_wire_logic_cluster/lc_0/in_3

T_20_22_wire_logic_cluster/lc_5/out
T_18_22_sp4_h_l_7
T_18_22_lc_trk_g1_2
T_18_22_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_state_qZ0Z_1
T_20_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_5/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_5/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_7/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_5/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_18_sp4_v_t_46
T_17_22_sp4_h_l_4
T_16_22_lc_trk_g1_4
T_16_22_wire_logic_cluster/lc_5/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_6/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_3/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_24_lc_trk_g3_0
T_18_24_wire_logic_cluster/lc_5/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_3/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_3/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_22_lc_trk_g3_6
T_17_22_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g0_0
T_19_24_input_2_4
T_19_24_wire_logic_cluster/lc_4/in_2

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_2/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_6/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_25_lc_trk_g1_5
T_19_25_wire_logic_cluster/lc_7/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_44
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_23_lc_trk_g3_5
T_19_23_wire_logic_cluster/lc_7/in_1

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_lc_trk_g0_3
T_17_21_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_18_21_lc_trk_g1_6
T_18_21_wire_logic_cluster/lc_4/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_38
T_17_23_lc_trk_g3_3
T_17_23_wire_logic_cluster/lc_6/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_2/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_44
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_5/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_25_lc_trk_g1_5
T_18_25_wire_logic_cluster/lc_0/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_18_21_sp4_h_l_3
T_17_21_sp4_v_t_44
T_16_23_lc_trk_g2_1
T_16_23_wire_logic_cluster/lc_2/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_19_24_lc_trk_g1_0
T_19_24_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_11
T_19_21_sp4_v_t_40
T_18_22_lc_trk_g3_0
T_18_22_wire_logic_cluster/lc_6/in_3

T_20_21_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g1_3
T_20_22_wire_logic_cluster/lc_0/in_0

T_20_21_wire_logic_cluster/lc_3/out
T_20_21_lc_trk_g0_3
T_20_21_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_ppu_sprites_addr_6
T_24_15_wire_logic_cluster/lc_6/out
T_15_15_sp12_h_l_0
T_3_15_sp12_h_l_0
T_10_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_19_sp4_v_t_44
T_9_23_sp4_v_t_40
T_8_25_lc_trk_g0_5
T_8_25_input0_1
T_8_25_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_15_15_sp12_h_l_0
T_3_15_sp12_h_l_0
T_10_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_19_sp4_v_t_44
T_6_23_sp4_h_l_2
T_8_23_lc_trk_g2_7
T_8_23_input0_1
T_8_23_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_15_15_sp12_h_l_0
T_3_15_sp12_h_l_0
T_10_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_9_19_sp4_v_t_44
T_8_21_lc_trk_g2_1
T_8_21_input0_1
T_8_21_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_15_15_sp12_h_l_0
T_3_15_sp12_h_l_0
T_10_15_sp4_h_l_9
T_9_15_sp4_v_t_44
T_8_19_lc_trk_g2_1
T_8_19_input0_1
T_8_19_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_20_sp4_v_t_45
T_25_24_sp4_v_t_46
T_25_28_sp4_v_t_42
T_25_29_lc_trk_g3_2
T_25_29_input0_1
T_25_29_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_20_sp4_v_t_45
T_25_24_sp4_v_t_46
T_25_28_sp4_v_t_42
T_25_31_lc_trk_g1_2
T_25_31_input0_1
T_25_31_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_20_sp4_v_t_45
T_25_24_sp4_v_t_46
T_25_25_lc_trk_g3_6
T_25_25_input0_1
T_25_25_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_20_sp4_v_t_45
T_25_24_sp4_v_t_46
T_25_27_lc_trk_g1_6
T_25_27_input0_1
T_25_27_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_20_sp4_v_t_45
T_25_21_lc_trk_g2_5
T_25_21_input0_1
T_25_21_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_20_sp4_v_t_45
T_25_23_lc_trk_g0_5
T_25_23_input0_1
T_25_23_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_17_lc_trk_g2_5
T_25_17_input0_1
T_25_17_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_8_sp4_v_t_37
T_25_11_lc_trk_g0_5
T_25_11_input0_1
T_25_11_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_16_sp4_v_t_45
T_25_19_lc_trk_g0_5
T_25_19_input0_1
T_25_19_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_8_sp4_v_t_37
T_25_9_lc_trk_g2_5
T_25_9_input0_1
T_25_9_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_12_sp4_v_t_37
T_25_13_lc_trk_g2_5
T_25_13_input0_1
T_25_13_wire_bram/ram/RADDR_6

T_24_15_wire_logic_cluster/lc_6/out
T_25_15_lc_trk_g1_6
T_25_15_input0_1
T_25_15_wire_bram/ram/RADDR_6

End 

Net : M_this_map_ram_read_data_0
T_8_28_wire_bram/ram/RDATA_1
T_7_28_sp12_h_l_0
T_18_16_sp12_v_t_23
T_19_16_sp12_h_l_0
T_22_16_sp4_h_l_5
T_25_12_sp4_v_t_46
T_24_15_lc_trk_g3_6
T_24_15_wire_logic_cluster/lc_6/in_1

End 

Net : this_sprites_ram.mem_out_bus1_0
T_25_14_wire_bram/ram/RDATA_3
T_23_14_sp4_h_l_5
T_22_14_sp4_v_t_40
T_21_18_lc_trk_g1_5
T_21_18_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_state_qZ0Z_2
T_20_23_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_5/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_20_18_sp12_v_t_22
T_20_6_sp12_v_t_22
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_43
T_17_25_sp4_h_l_6
T_18_25_lc_trk_g3_6
T_18_25_wire_logic_cluster/lc_5/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_43
T_17_25_sp4_h_l_6
T_16_21_sp4_v_t_43
T_16_24_lc_trk_g1_3
T_16_24_wire_logic_cluster/lc_3/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_20_21_sp4_v_t_43
T_20_17_sp4_v_t_43
T_19_20_lc_trk_g3_3
T_19_20_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_46
T_17_22_sp4_h_l_11
T_18_22_lc_trk_g3_3
T_18_22_wire_logic_cluster/lc_5/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_lc_trk_g1_6
T_18_23_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_sp4_v_t_43
T_18_24_lc_trk_g2_3
T_18_24_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_lc_trk_g0_6
T_18_23_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_19_sp4_v_t_43
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_7/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_sp4_v_t_43
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_19_sp4_v_t_43
T_18_21_lc_trk_g2_6
T_18_21_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_19_sp4_v_t_43
T_17_21_lc_trk_g0_6
T_17_21_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_sp4_v_t_43
T_17_25_lc_trk_g1_6
T_17_25_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_sp4_v_t_46
T_19_25_lc_trk_g3_6
T_19_25_wire_logic_cluster/lc_6/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_15_23_sp4_h_l_2
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_15_23_sp4_h_l_2
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_7/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_15_23_sp4_h_l_2
T_16_23_lc_trk_g2_2
T_16_23_wire_logic_cluster/lc_1/in_1

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_lc_trk_g0_6
T_18_23_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_18_23_lc_trk_g1_6
T_18_23_wire_logic_cluster/lc_4/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_3/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_20_22_lc_trk_g1_7
T_20_22_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g2_7
T_20_23_wire_logic_cluster/lc_2/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_23_sp4_h_l_6
T_15_23_sp4_h_l_2
T_17_23_lc_trk_g2_7
T_17_23_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_7/out
T_19_24_lc_trk_g1_7
T_19_24_wire_logic_cluster/lc_0/in_0

T_20_23_wire_logic_cluster/lc_7/out
T_20_23_lc_trk_g2_7
T_20_23_input_2_7
T_20_23_wire_logic_cluster/lc_7/in_2

End 

Net : this_sprites_ram.mem_out_bus7_1
T_25_19_wire_bram/ram/RDATA_11
T_18_19_sp12_h_l_0
T_19_19_lc_trk_g0_4
T_19_19_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.N_735_0_cascade_
T_14_21_wire_logic_cluster/lc_4/ltout
T_14_21_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_oam_ram_read_data_14
T_25_5_wire_bram/ram/RDATA_14
T_24_5_lc_trk_g3_1
T_24_5_wire_logic_cluster/lc_7/in_1

T_25_5_wire_bram/ram/RDATA_14
T_24_5_lc_trk_g2_1
T_24_5_wire_logic_cluster/lc_5/in_0

T_25_5_wire_bram/ram/RDATA_14
T_24_5_sp4_h_l_10
T_20_5_sp4_h_l_1
T_19_5_lc_trk_g0_1
T_19_5_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_oam_ram_read_data_23
T_25_8_wire_bram/ram/RDATA_7
T_24_8_sp4_h_l_8
T_23_4_sp4_v_t_36
T_22_7_lc_trk_g2_4
T_22_7_input_2_4
T_22_7_wire_logic_cluster/lc_4/in_2

T_25_8_wire_bram/ram/RDATA_7
T_25_6_sp4_v_t_45
T_22_6_sp4_h_l_2
T_18_6_sp4_h_l_2
T_20_6_lc_trk_g3_7
T_20_6_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_ppu_vram_addr_7
T_17_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_38
T_18_10_sp4_v_t_38
T_18_6_sp4_v_t_43
T_19_6_sp4_h_l_6
T_21_6_lc_trk_g2_3
T_21_6_wire_logic_cluster/lc_0/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_38
T_18_10_sp4_v_t_38
T_18_11_lc_trk_g2_6
T_18_11_input_2_0
T_18_11_wire_logic_cluster/lc_0/in_2

T_17_16_wire_logic_cluster/lc_5/out
T_18_14_sp4_v_t_38
T_19_14_sp4_h_l_3
T_20_14_lc_trk_g3_3
T_20_14_wire_logic_cluster/lc_1/in_1

T_17_16_wire_logic_cluster/lc_5/out
T_17_15_sp4_v_t_42
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_3/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_16_16_sp4_h_l_2
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_4/in_3

T_17_16_wire_logic_cluster/lc_5/out
T_9_16_sp12_h_l_1
T_8_16_sp12_v_t_22
T_8_18_lc_trk_g3_5
T_8_18_input0_0
T_8_18_wire_bram/ram/WADDR_7

T_17_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_2/in_0

T_17_16_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g2_5
T_18_15_wire_logic_cluster/lc_5/in_0

T_17_16_wire_logic_cluster/lc_5/out
T_17_16_lc_trk_g3_5
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_this_ppu_vram_addr_i_7
T_21_6_wire_logic_cluster/lc_0/out
T_21_6_lc_trk_g0_0
T_21_6_input_2_0
T_21_6_wire_logic_cluster/lc_0/in_2

T_21_6_wire_logic_cluster/lc_0/out
T_20_6_lc_trk_g2_0
T_20_6_input_2_0
T_20_6_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_0_2_cascade_
T_13_20_wire_logic_cluster/lc_6/ltout
T_13_20_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.mult1_un61_sum_axbxc1_cascade_
T_14_20_wire_logic_cluster/lc_6/ltout
T_14_20_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_oam_ram_read_data_15
T_25_5_wire_bram/ram/RDATA_15
T_24_5_lc_trk_g3_0
T_24_5_input_2_5
T_24_5_wire_logic_cluster/lc_5/in_2

T_25_5_wire_bram/ram/RDATA_15
T_24_5_sp4_h_l_8
T_20_5_sp4_h_l_11
T_19_5_lc_trk_g1_3
T_19_5_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_count_d_0_sqmuxa
T_16_16_wire_logic_cluster/lc_7/out
T_14_16_sp12_h_l_1
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g1_7
T_16_17_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_7/out
T_16_15_sp4_v_t_46
T_17_15_sp4_h_l_4
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g0_7
T_15_17_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_sprites_address_q_cry_8_c_RNIEBMHZ0
T_19_23_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g2_1
T_19_23_wire_logic_cluster/lc_6/in_3

T_19_23_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g0_1
T_19_24_wire_logic_cluster/lc_7/in_0

End 

Net : un1_M_this_sprites_address_q_cry_8
T_19_23_wire_logic_cluster/lc_0/cout
T_19_23_wire_logic_cluster/lc_1/in_3

Net : M_this_vga_signals_line_clk_0_cascade_
T_16_16_wire_logic_cluster/lc_6/ltout
T_16_16_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_vcounter_d7lt9_1
T_13_17_wire_logic_cluster/lc_5/out
T_13_16_sp4_v_t_42
T_14_16_sp4_h_l_7
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_5/in_0

T_13_17_wire_logic_cluster/lc_5/out
T_12_17_sp4_h_l_2
T_15_17_sp4_v_t_42
T_15_18_lc_trk_g2_2
T_15_18_wire_logic_cluster/lc_1/in_1

T_13_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g0_5
T_14_17_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.un4_lvisibility_1_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_last_q_RNIQRTEB
T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_17_16_sp4_h_l_0
T_21_16_sp4_h_l_0
T_20_12_sp4_v_t_40
T_19_14_lc_trk_g1_5
T_19_14_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_5
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_15_sp4_v_t_39
T_21_15_sp4_h_l_2
T_17_15_sp4_h_l_5
T_18_15_lc_trk_g3_5
T_18_15_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_17_16_sp4_h_l_0
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_20_12_sp4_v_t_42
T_17_16_sp4_h_l_0
T_17_16_lc_trk_g1_5
T_17_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/s_r

T_19_16_wire_logic_cluster/lc_3/out
T_13_16_sp12_h_l_1
T_18_16_lc_trk_g1_5
T_18_16_wire_logic_cluster/lc_5/s_r

End 

Net : N_607
T_19_23_wire_logic_cluster/lc_6/out
T_19_24_lc_trk_g0_6
T_19_24_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.M_vcounter_d7lto8_1
T_12_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_45
T_13_17_sp4_h_l_2
T_16_17_sp4_v_t_42
T_15_18_lc_trk_g3_2
T_15_18_input_2_1
T_15_18_wire_logic_cluster/lc_1/in_2

T_12_15_wire_logic_cluster/lc_0/out
T_12_13_sp4_v_t_45
T_13_17_sp4_h_l_2
T_14_17_lc_trk_g2_2
T_14_17_input_2_2
T_14_17_wire_logic_cluster/lc_2/in_2

End 

Net : N_511_1
T_17_21_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g3_3
T_17_21_wire_logic_cluster/lc_1/in_3

End 

Net : un1_M_this_sprites_address_q_cry_3
T_19_22_wire_logic_cluster/lc_3/cout
T_19_22_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_sprites_address_q_cry_3_c_RNI4SGHZ0
T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_10
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_4/out
T_20_21_sp4_v_t_41
T_17_21_sp4_h_l_10
T_17_21_lc_trk_g1_7
T_17_21_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_delay_clk_out_0
T_19_20_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_1/in_3

T_19_20_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_44
T_20_18_lc_trk_g3_1
T_20_18_wire_logic_cluster/lc_3/in_3

T_19_20_wire_logic_cluster/lc_4/out
T_20_20_lc_trk_g0_4
T_20_20_wire_logic_cluster/lc_5/in_3

T_19_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_1/in_3

T_19_20_wire_logic_cluster/lc_4/out
T_20_16_sp4_v_t_44
T_19_18_lc_trk_g2_1
T_19_18_wire_logic_cluster/lc_4/in_3

T_19_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g2_4
T_18_20_wire_logic_cluster/lc_0/in_0

T_19_20_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g0_4
T_19_20_wire_logic_cluster/lc_7/in_3

End 

Net : N_888_0
T_20_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g2_1
T_19_20_wire_logic_cluster/lc_6/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_20_23_lc_trk_g2_3
T_20_23_wire_logic_cluster/lc_6/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g2_1
T_19_20_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_17_25_sp4_h_l_8
T_18_25_lc_trk_g2_0
T_18_25_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_lc_trk_g2_1
T_20_20_wire_logic_cluster/lc_0/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_16_sp4_v_t_39
T_21_16_sp4_h_l_2
T_23_16_lc_trk_g2_7
T_23_16_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_44
T_16_24_lc_trk_g0_4
T_16_24_wire_logic_cluster/lc_3/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_22_22_sp4_h_l_5
T_23_22_lc_trk_g3_5
T_23_22_wire_logic_cluster/lc_5/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_4
T_18_22_lc_trk_g0_1
T_18_22_input_2_5
T_18_22_wire_logic_cluster/lc_5/in_2

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_23_16_sp4_v_t_42
T_22_19_lc_trk_g3_2
T_22_19_wire_logic_cluster/lc_2/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_4
T_18_22_lc_trk_g0_1
T_18_22_wire_logic_cluster/lc_4/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_21_19_lc_trk_g2_1
T_21_19_wire_logic_cluster/lc_6/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_44
T_16_22_lc_trk_g2_4
T_16_22_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_19_20_lc_trk_g2_1
T_19_20_wire_logic_cluster/lc_1/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_20_22_lc_trk_g3_6
T_20_22_wire_logic_cluster/lc_6/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_2/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_44
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_42
T_18_23_lc_trk_g3_2
T_18_23_wire_logic_cluster/lc_7/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_4
T_17_22_sp4_v_t_41
T_17_23_lc_trk_g2_1
T_17_23_wire_logic_cluster/lc_3/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_42
T_18_24_lc_trk_g1_7
T_18_24_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_19_25_lc_trk_g1_3
T_19_25_wire_logic_cluster/lc_6/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_42
T_18_24_lc_trk_g1_7
T_18_24_wire_logic_cluster/lc_7/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_47
T_19_24_lc_trk_g3_7
T_19_24_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_20_22_lc_trk_g3_6
T_20_22_input_2_3
T_20_22_wire_logic_cluster/lc_3/in_2

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_17_21_sp4_h_l_3
T_16_21_sp4_v_t_44
T_16_23_lc_trk_g3_1
T_16_23_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_17_21_sp4_h_l_7
T_17_21_lc_trk_g1_2
T_17_21_wire_logic_cluster/lc_4/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_4
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_2/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_20_22_lc_trk_g3_6
T_20_22_wire_logic_cluster/lc_2/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_47
T_19_24_lc_trk_g3_7
T_19_24_wire_logic_cluster/lc_3/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_21_20_lc_trk_g2_7
T_21_20_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_5/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_23_16_sp4_v_t_42
T_23_20_lc_trk_g1_7
T_23_20_wire_logic_cluster/lc_7/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_4
T_17_22_lc_trk_g0_4
T_17_22_wire_logic_cluster/lc_3/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_19_21_lc_trk_g1_1
T_19_21_wire_logic_cluster/lc_4/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_17_25_sp4_h_l_8
T_18_25_lc_trk_g2_0
T_18_25_input_2_0
T_18_25_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_19_20_sp4_v_t_42
T_19_24_lc_trk_g0_7
T_19_24_wire_logic_cluster/lc_6/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_21_18_sp4_v_t_46
T_18_22_sp4_h_l_4
T_17_22_lc_trk_g1_4
T_17_22_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_20_23_lc_trk_g2_3
T_20_23_wire_logic_cluster/lc_7/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_17_sp4_v_t_42
T_20_21_sp4_v_t_38
T_20_23_lc_trk_g2_3
T_20_23_wire_logic_cluster/lc_5/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_3
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_5/in_0

T_20_20_wire_logic_cluster/lc_1/out
T_20_20_sp4_h_l_7
T_16_20_sp4_h_l_3
T_18_20_lc_trk_g3_6
T_18_20_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_4/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_20_19_lc_trk_g0_1
T_20_19_wire_logic_cluster/lc_2/in_1

T_20_20_wire_logic_cluster/lc_1/out
T_20_21_lc_trk_g1_1
T_20_21_wire_logic_cluster/lc_3/in_3

End 

Net : un1_M_this_sprites_address_q_cry_2
T_19_22_wire_logic_cluster/lc_2/cout
T_19_22_wire_logic_cluster/lc_3/in_3

Net : M_this_sprites_address_q_0_0_i_484
T_17_22_wire_logic_cluster/lc_0/out
T_17_23_lc_trk_g0_0
T_17_23_wire_logic_cluster/lc_7/in_1

End 

Net : un1_M_this_sprites_address_q_cry_2_c_RNI2PFHZ0
T_19_22_wire_logic_cluster/lc_3/out
T_19_22_sp4_h_l_11
T_15_22_sp4_h_l_7
T_17_22_lc_trk_g2_2
T_17_22_input_2_0
T_17_22_wire_logic_cluster/lc_0/in_2

T_19_22_wire_logic_cluster/lc_3/out
T_18_23_lc_trk_g0_3
T_18_23_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.g2_5
T_11_14_wire_logic_cluster/lc_7/out
T_12_14_lc_trk_g0_7
T_12_14_input_2_5
T_12_14_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_vcounter_d7lt3_cascade_
T_13_17_wire_logic_cluster/lc_4/ltout
T_13_17_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_vcounter_qZ0Z_0
T_13_12_wire_logic_cluster/lc_0/out
T_13_8_sp12_v_t_23
T_13_17_lc_trk_g2_7
T_13_17_wire_logic_cluster/lc_4/in_3

T_13_12_wire_logic_cluster/lc_0/out
T_13_8_sp12_v_t_23
T_13_15_lc_trk_g2_3
T_13_15_wire_logic_cluster/lc_3/in_0

T_13_12_wire_logic_cluster/lc_0/out
T_13_12_lc_trk_g1_0
T_13_12_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_1
T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_17_lc_trk_g2_1
T_13_17_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp4_v_t_42
T_13_13_sp4_v_t_42
T_14_17_sp4_h_l_1
T_15_17_lc_trk_g2_1
T_15_17_wire_logic_cluster/lc_6/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_3/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_12_lc_trk_g1_1
T_13_12_wire_logic_cluster/lc_1/in_1

T_13_12_wire_logic_cluster/lc_1/out
T_13_9_sp12_v_t_22
T_13_15_lc_trk_g3_5
T_13_15_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_1/out
T_12_13_lc_trk_g0_1
T_12_13_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.SUM_3_i_1_0_cascade_
T_14_20_wire_logic_cluster/lc_0/ltout
T_14_20_wire_logic_cluster/lc_1/in_2

End 

Net : this_start_data_delay_M_last_q
T_19_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g1_7
T_20_20_wire_logic_cluster/lc_1/in_1

T_19_20_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_39
T_20_18_lc_trk_g3_7
T_20_18_wire_logic_cluster/lc_3/in_1

T_19_20_wire_logic_cluster/lc_7/out
T_20_20_lc_trk_g1_7
T_20_20_wire_logic_cluster/lc_5/in_1

T_19_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g3_7
T_18_20_wire_logic_cluster/lc_1/in_1

T_19_20_wire_logic_cluster/lc_7/out
T_20_17_sp4_v_t_39
T_19_18_lc_trk_g2_7
T_19_18_wire_logic_cluster/lc_4/in_1

T_19_20_wire_logic_cluster/lc_7/out
T_18_20_lc_trk_g2_7
T_18_20_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_sprites_address_q_cry_11
T_19_23_wire_logic_cluster/lc_3/cout
T_19_23_wire_logic_cluster/lc_4/in_3

Net : un1_M_this_sprites_address_q_cry_11_c_RNI2CHEZ0
T_19_23_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_0/in_3

T_19_23_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g3_4
T_20_22_wire_logic_cluster/lc_1/in_0

End 

Net : N_622_cascade_
T_20_22_wire_logic_cluster/lc_0/ltout
T_20_22_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.M_hcounter_d7_0_cascade_
T_14_18_wire_logic_cluster/lc_4/ltout
T_14_18_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_5
T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_5/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g2_4
T_14_20_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_input_2_5
T_14_20_wire_logic_cluster/lc_5/in_2

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_sp4_h_l_0
T_13_20_lc_trk_g1_0
T_13_20_wire_logic_cluster/lc_6/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_14_20_lc_trk_g3_4
T_14_20_wire_logic_cluster/lc_2/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_15_20_lc_trk_g3_4
T_15_20_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_3/in_3

T_15_20_wire_logic_cluster/lc_4/out
T_14_21_lc_trk_g0_4
T_14_21_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.M_hcounter_d7lto7_0
T_14_20_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_45
T_14_18_lc_trk_g3_0
T_14_18_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_oam_ram_read_data_18
T_25_8_wire_bram/ram/RDATA_2
T_23_8_sp4_h_l_7
T_22_4_sp4_v_t_42
T_21_6_lc_trk_g1_7
T_21_6_input_2_2
T_21_6_wire_logic_cluster/lc_2/in_2

T_25_8_wire_bram/ram/RDATA_2
T_23_8_sp4_h_l_7
T_19_8_sp4_h_l_7
T_18_8_sp4_v_t_42
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/in_0

T_25_8_wire_bram/ram/RDATA_2
T_26_8_sp4_h_l_10
T_22_8_sp4_h_l_10
T_21_4_sp4_v_t_38
T_20_6_lc_trk_g1_3
T_20_6_input_2_2
T_20_6_wire_logic_cluster/lc_2/in_2

End 

Net : bfn_19_23_0_
T_19_23_wire_logic_cluster/carry_in_mux/cout
T_19_23_wire_logic_cluster/lc_0/in_3

Net : un1_M_this_sprites_address_q_cry_7_c_RNIC8LHZ0
T_19_23_wire_logic_cluster/lc_0/out
T_16_23_sp12_h_l_0
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_5/in_3

T_19_23_wire_logic_cluster/lc_0/out
T_16_23_sp12_h_l_0
T_16_23_lc_trk_g1_3
T_16_23_wire_logic_cluster/lc_6/in_0

End 

Net : N_602_cascade_
T_16_23_wire_logic_cluster/lc_5/ltout
T_16_23_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.mult1_un82_sum_axbxc3_0_1_1_cascade_
T_14_19_wire_logic_cluster/lc_1/ltout
T_14_19_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_ppu_sprites_addr_7
T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_47
T_23_11_sp4_v_t_47
T_24_11_sp4_h_l_3
T_25_11_lc_trk_g3_3
T_25_11_input0_0
T_25_11_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_23_9_sp4_v_t_38
T_24_9_sp4_h_l_8
T_25_9_lc_trk_g2_0
T_25_9_input0_0
T_25_9_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_20_19_sp4_h_l_4
T_23_15_sp4_v_t_47
T_24_15_sp4_h_l_3
T_25_15_lc_trk_g3_3
T_25_15_input0_0
T_25_15_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_16_23_sp4_h_l_4
T_12_23_sp4_h_l_0
T_8_23_sp4_h_l_3
T_8_23_lc_trk_g0_6
T_8_23_input0_0
T_8_23_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_21_sp4_v_t_39
T_16_25_sp4_h_l_2
T_12_25_sp4_h_l_10
T_8_25_sp4_h_l_6
T_8_25_lc_trk_g1_3
T_8_25_input0_0
T_8_25_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_16_19_sp4_h_l_10
T_12_19_sp4_h_l_10
T_8_19_sp4_h_l_10
T_8_19_lc_trk_g1_7
T_8_19_input0_0
T_8_19_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_21_sp4_v_t_39
T_16_21_sp4_h_l_8
T_12_21_sp4_h_l_11
T_8_21_sp4_h_l_7
T_8_21_lc_trk_g0_2
T_8_21_input0_0
T_8_21_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_21_sp4_v_t_39
T_16_21_sp4_h_l_8
T_20_21_sp4_h_l_8
T_24_21_sp4_h_l_8
T_25_21_lc_trk_g2_0
T_25_21_input0_0
T_25_21_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_20_27_sp12_h_l_0
T_23_27_sp4_h_l_5
T_26_27_sp4_v_t_47
T_25_31_lc_trk_g2_2
T_25_31_input0_0
T_25_31_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_20_27_sp12_h_l_0
T_23_27_sp4_h_l_5
T_26_27_sp4_v_t_40
T_25_29_lc_trk_g1_5
T_25_29_input0_0
T_25_29_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_13_sp4_v_t_47
T_20_13_sp4_h_l_3
T_24_13_sp4_h_l_6
T_25_13_lc_trk_g2_6
T_25_13_input0_0
T_25_13_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_21_sp4_v_t_39
T_20_25_sp4_h_l_8
T_24_25_sp4_h_l_8
T_25_25_lc_trk_g2_0
T_25_25_input0_0
T_25_25_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_20_23_sp4_h_l_10
T_24_23_sp4_h_l_10
T_25_23_lc_trk_g2_2
T_25_23_input0_0
T_25_23_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_13_sp4_v_t_47
T_20_17_sp4_h_l_4
T_24_17_sp4_h_l_0
T_25_17_lc_trk_g2_0
T_25_17_input0_0
T_25_17_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_19_19_sp4_v_t_41
T_20_19_sp4_h_l_4
T_24_19_sp4_h_l_7
T_25_19_lc_trk_g3_7
T_25_19_input0_0
T_25_19_wire_bram/ram/RADDR_7

T_19_19_wire_logic_cluster/lc_0/out
T_19_15_sp12_v_t_23
T_20_27_sp12_h_l_0
T_23_27_sp4_h_l_5
T_25_27_lc_trk_g2_0
T_25_27_input0_0
T_25_27_wire_bram/ram/RADDR_7

End 

Net : M_this_oam_ram_read_data_1
T_25_6_wire_bram/ram/RDATA_1
T_24_6_sp12_h_l_0
T_23_6_sp12_v_t_23
T_23_14_sp4_v_t_37
T_20_18_sp4_h_l_5
T_19_18_sp4_v_t_40
T_19_19_lc_trk_g3_0
T_19_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un2_hscroll_axb_0
T_24_12_wire_logic_cluster/lc_2/out
T_24_13_lc_trk_g1_2
T_24_13_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_ppu_sprites_addr_0
T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_11
T_18_17_sp4_h_l_11
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_7
T_9_17_sp4_v_t_36
T_9_21_sp4_v_t_44
T_8_23_lc_trk_g2_1
T_8_23_input0_7
T_8_23_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_11
T_18_17_sp4_h_l_11
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_7
T_9_17_sp4_v_t_36
T_9_21_sp4_v_t_44
T_8_25_lc_trk_g2_1
T_8_25_input0_7
T_8_25_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_11
T_18_17_sp4_h_l_11
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_7
T_9_17_sp4_v_t_36
T_6_21_sp4_h_l_1
T_8_21_lc_trk_g3_4
T_8_21_input0_7
T_8_21_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_22_17_sp4_h_l_11
T_18_17_sp4_h_l_11
T_14_17_sp4_h_l_11
T_10_17_sp4_h_l_7
T_9_17_sp4_v_t_36
T_8_19_lc_trk_g0_1
T_8_19_input0_7
T_8_19_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_21_sp4_v_t_42
T_25_25_sp4_v_t_38
T_25_29_sp4_v_t_43
T_25_31_lc_trk_g3_6
T_25_31_input0_7
T_25_31_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_21_sp4_v_t_42
T_25_25_sp4_v_t_38
T_25_27_lc_trk_g2_3
T_25_27_input0_7
T_25_27_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_21_sp4_v_t_42
T_25_25_sp4_v_t_38
T_25_29_lc_trk_g0_3
T_25_29_input0_7
T_25_29_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_21_sp4_v_t_42
T_25_23_lc_trk_g2_7
T_25_23_input0_7
T_25_23_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_21_sp4_v_t_42
T_25_25_lc_trk_g0_7
T_25_25_input0_7
T_25_25_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_19_lc_trk_g2_3
T_25_19_input0_7
T_25_19_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_sp4_v_t_46
T_25_21_lc_trk_g0_3
T_25_21_input0_7
T_25_21_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_15_lc_trk_g2_3
T_25_15_input0_7
T_25_15_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_13_sp4_v_t_46
T_25_17_lc_trk_g0_3
T_25_17_input0_7
T_25_17_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_26_9_sp4_h_l_11
T_25_9_lc_trk_g0_3
T_25_9_input0_7
T_25_9_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_9_sp4_v_t_46
T_25_11_lc_trk_g2_3
T_25_11_input0_7
T_25_11_wire_bram/ram/RADDR_0

T_24_13_wire_logic_cluster/lc_5/out
T_25_13_lc_trk_g0_5
T_25_13_input0_7
T_25_13_wire_bram/ram/RADDR_0

End 

Net : M_this_oam_ram_read_data_4
T_25_6_wire_bram/ram/RDATA_4
T_25_5_sp12_v_t_22
T_14_5_sp12_h_l_1
T_13_5_sp12_v_t_22
T_13_17_sp12_v_t_22
T_13_21_lc_trk_g2_1
T_13_21_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_ppu_sprites_addr_10
T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_26_21_sp4_v_t_43
T_26_25_sp4_v_t_43
T_26_29_sp4_v_t_43
T_25_31_lc_trk_g1_6
T_25_31_input2_5
T_25_31_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_26_21_sp4_v_t_43
T_26_25_sp4_v_t_43
T_25_29_lc_trk_g1_6
T_25_29_input2_5
T_25_29_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_37
T_23_17_sp4_h_l_6
T_25_17_lc_trk_g2_3
T_25_17_input2_5
T_25_17_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_14_sp12_v_t_22
T_14_14_sp12_h_l_1
T_22_14_sp4_h_l_8
T_25_10_sp4_v_t_39
T_25_11_lc_trk_g2_7
T_25_11_input2_5
T_25_11_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_26_17_sp4_v_t_37
T_25_19_lc_trk_g1_0
T_25_19_input2_5
T_25_19_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_26_21_sp4_v_t_43
T_25_23_lc_trk_g1_6
T_25_23_input2_5
T_25_23_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_26_21_sp4_v_t_43
T_25_25_lc_trk_g1_6
T_25_25_input2_5
T_25_25_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_14_sp12_v_t_22
T_14_26_sp12_h_l_1
T_25_14_sp12_v_t_22
T_25_15_lc_trk_g3_6
T_25_15_input2_5
T_25_15_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_14_sp12_v_t_22
T_14_14_sp12_h_l_1
T_25_2_sp12_v_t_22
T_25_13_lc_trk_g3_2
T_25_13_input2_5
T_25_13_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_5_21_sp12_h_l_1
T_16_9_sp12_v_t_22
T_17_9_sp12_h_l_1
T_25_9_lc_trk_g1_2
T_25_9_input2_5
T_25_9_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_39
T_10_19_sp4_h_l_2
T_9_19_sp4_v_t_39
T_9_23_sp4_v_t_39
T_8_25_lc_trk_g1_2
T_8_25_input2_5
T_8_25_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_14_sp12_v_t_22
T_14_26_sp12_h_l_1
T_25_26_sp12_v_t_22
T_25_27_lc_trk_g3_6
T_25_27_input2_5
T_25_27_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_21_sp12_h_l_1
T_19_21_sp4_h_l_6
T_23_21_sp4_h_l_6
T_25_21_lc_trk_g2_3
T_25_21_input2_5
T_25_21_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_39
T_10_19_sp4_h_l_2
T_9_19_sp4_v_t_39
T_8_23_lc_trk_g1_2
T_8_23_input2_5
T_8_23_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_13_19_sp4_v_t_39
T_10_19_sp4_h_l_2
T_6_19_sp4_h_l_5
T_8_19_lc_trk_g3_0
T_8_19_input2_5
T_8_19_wire_bram/ram/RADDR_10

T_13_21_wire_logic_cluster/lc_5/out
T_12_21_sp4_h_l_2
T_8_21_sp4_h_l_2
T_8_21_lc_trk_g0_7
T_8_21_input2_5
T_8_21_wire_bram/ram/RADDR_10

End 

Net : un1_M_this_sprites_address_q_cry_5_c_RNI82JHZ0
T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_19_24_lc_trk_g1_4
T_19_24_wire_logic_cluster/lc_2/in_3

T_19_22_wire_logic_cluster/lc_6/out
T_19_21_sp4_v_t_44
T_19_24_lc_trk_g1_4
T_19_24_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_sprites_address_q_cry_5
T_19_22_wire_logic_cluster/lc_5/cout
T_19_22_wire_logic_cluster/lc_6/in_3

Net : M_this_sprites_address_q_0_0_i_472
T_19_24_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g2_2
T_19_24_wire_logic_cluster/lc_1/in_3

End 

Net : un1_M_this_sprites_address_q_cry_6
T_19_22_wire_logic_cluster/lc_6/cout
T_19_22_wire_logic_cluster/lc_7/in_3

Net : un1_M_this_sprites_address_q_cry_6_c_RNIA5KHZ0
T_19_22_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_38
T_16_23_sp4_h_l_8
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_2/in_1

T_19_22_wire_logic_cluster/lc_7/out
T_19_19_sp4_v_t_38
T_16_23_sp4_h_l_8
T_16_23_lc_trk_g0_5
T_16_23_wire_logic_cluster/lc_3/in_0

End 

Net : N_597_cascade_
T_16_23_wire_logic_cluster/lc_2/ltout
T_16_23_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_vaddress_qZ0Z_1
T_17_16_wire_logic_cluster/lc_2/out
T_17_6_sp12_v_t_23
T_18_6_sp12_h_l_0
T_21_6_lc_trk_g1_0
T_21_6_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_18_13_sp4_v_t_45
T_18_9_sp4_v_t_46
T_18_11_lc_trk_g2_3
T_18_11_input_2_1
T_18_11_wire_logic_cluster/lc_1/in_2

T_17_16_wire_logic_cluster/lc_2/out
T_18_12_sp4_v_t_40
T_17_13_lc_trk_g3_0
T_17_13_wire_logic_cluster/lc_1/in_0

T_17_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_9
T_16_16_lc_trk_g0_1
T_16_16_wire_logic_cluster/lc_4/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_18_15_lc_trk_g2_2
T_18_15_wire_logic_cluster/lc_5/in_1

T_17_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g0_2
T_17_16_input_2_2
T_17_16_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_vaddress_q_i_1
T_21_6_wire_logic_cluster/lc_1/out
T_21_6_lc_trk_g2_1
T_21_6_input_2_1
T_21_6_wire_logic_cluster/lc_1/in_2

T_21_6_wire_logic_cluster/lc_1/out
T_20_6_lc_trk_g2_1
T_20_6_input_2_1
T_20_6_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_ppu_vram_addr_1
T_19_17_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_38
T_19_10_sp4_v_t_38
T_19_6_sp4_v_t_43
T_19_7_lc_trk_g3_3
T_19_7_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_39
T_21_14_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_11_lc_trk_g2_7
T_24_11_input_2_1
T_24_11_wire_logic_cluster/lc_1/in_2

T_19_17_wire_logic_cluster/lc_7/out
T_20_14_sp4_v_t_39
T_21_14_sp4_h_l_2
T_24_10_sp4_v_t_39
T_24_12_lc_trk_g2_2
T_24_12_wire_logic_cluster/lc_1/in_1

T_19_17_wire_logic_cluster/lc_7/out
T_18_17_lc_trk_g3_7
T_18_17_wire_logic_cluster/lc_5/in_1

T_19_17_wire_logic_cluster/lc_7/out
T_9_17_sp12_h_l_1
T_8_17_sp12_v_t_22
T_8_18_lc_trk_g2_6
T_8_18_input0_6
T_8_18_wire_bram/ram/WADDR_1

T_19_17_wire_logic_cluster/lc_7/out
T_19_14_sp4_v_t_38
T_19_15_lc_trk_g3_6
T_19_15_wire_logic_cluster/lc_3/in_0

T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g2_7
T_19_17_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.M_this_ppu_vram_addr_i_1
T_19_7_wire_logic_cluster/lc_1/out
T_19_4_sp4_v_t_42
T_19_5_lc_trk_g2_2
T_19_5_wire_logic_cluster/lc_1/in_1

T_19_7_wire_logic_cluster/lc_1/out
T_19_7_lc_trk_g0_1
T_19_7_input_2_1
T_19_7_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.un1_M_haddress_q_cry_7_THRU_CO
T_19_6_wire_logic_cluster/lc_0/out
T_20_7_lc_trk_g2_0
T_20_7_input_2_0
T_20_7_wire_logic_cluster/lc_0/in_2

End 

Net : bfn_19_6_0_
T_19_6_wire_logic_cluster/carry_in_mux/cout
T_19_6_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.if_m8_0_a3_1_1_0
T_12_13_wire_logic_cluster/lc_4/out
T_12_14_lc_trk_g0_4
T_12_14_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_oam_ram_read_data_10
T_25_5_wire_bram/ram/RDATA_10
T_26_3_sp4_v_t_38
T_23_7_sp4_h_l_8
T_19_7_sp4_h_l_4
T_19_7_lc_trk_g1_1
T_19_7_input_2_2
T_19_7_wire_logic_cluster/lc_2/in_2

T_25_5_wire_bram/ram/RDATA_10
T_17_5_sp12_h_l_1
T_19_5_lc_trk_g0_6
T_19_5_input_2_2
T_19_5_wire_logic_cluster/lc_2/in_2

T_25_5_wire_bram/ram/RDATA_10
T_25_4_sp4_v_t_42
T_25_8_sp4_v_t_47
T_24_11_lc_trk_g3_7
T_24_11_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.M_this_ppu_map_addr_i_6
T_21_6_wire_logic_cluster/lc_4/out
T_21_5_sp4_v_t_40
T_21_6_lc_trk_g2_0
T_21_6_input_2_4
T_21_6_wire_logic_cluster/lc_4/in_2

T_21_6_wire_logic_cluster/lc_4/out
T_20_6_lc_trk_g2_4
T_20_6_input_2_4
T_20_6_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_ppu_map_addr_6
T_19_14_wire_logic_cluster/lc_6/out
T_10_14_sp12_h_l_0
T_21_2_sp12_v_t_23
T_21_6_lc_trk_g3_0
T_21_6_wire_logic_cluster/lc_4/in_3

T_19_14_wire_logic_cluster/lc_6/out
T_10_14_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_22_sp4_v_t_37
T_9_26_sp4_v_t_37
T_8_29_lc_trk_g2_5
T_8_29_input0_1
T_8_29_wire_bram/ram/RADDR_6
T_8_27_upADDR_6
T_8_27_wire_bram/ram/RADDR_6

T_19_14_wire_logic_cluster/lc_6/out
T_10_14_sp12_h_l_0
T_9_14_sp12_v_t_23
T_9_22_sp4_v_t_37
T_9_26_sp4_v_t_37
T_8_29_lc_trk_g2_5
T_8_29_input0_1
T_8_29_wire_bram/ram/RADDR_6

T_19_14_wire_logic_cluster/lc_6/out
T_19_12_sp4_v_t_41
T_18_16_lc_trk_g1_4
T_18_16_wire_logic_cluster/lc_0/in_1

T_19_14_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g2_6
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_vga_signals_address_2
T_13_19_wire_logic_cluster/lc_5/out
T_13_17_sp4_v_t_39
T_10_17_sp4_h_l_2
T_6_17_sp4_h_l_2
T_8_17_lc_trk_g2_7
T_8_17_input0_5
T_8_17_wire_bram/ram/RADDR_2

End 

Net : N_880_0
T_12_19_wire_logic_cluster/lc_1/out
T_13_19_sp4_h_l_2
T_13_19_lc_trk_g0_7
T_13_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_2/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_13_19_lc_trk_g1_1
T_13_19_wire_logic_cluster/lc_0/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_5/in_0

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_6/in_1

T_12_19_wire_logic_cluster/lc_1/out
T_12_19_lc_trk_g0_1
T_12_19_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals_vvisibility
T_12_16_wire_logic_cluster/lc_5/out
T_12_9_sp12_v_t_22
T_12_19_lc_trk_g2_5
T_12_19_input_2_1
T_12_19_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_5/out
T_12_16_sp12_h_l_1
T_19_16_lc_trk_g0_1
T_19_16_wire_logic_cluster/lc_3/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_11_16_sp4_h_l_2
T_10_16_sp4_v_t_39
T_10_17_lc_trk_g3_7
T_10_17_wire_logic_cluster/lc_4/in_0

T_12_16_wire_logic_cluster/lc_5/out
T_12_9_sp12_v_t_22
T_0_9_span12_horz_1
T_5_9_sp4_h_l_4
T_4_9_sp4_v_t_47
T_4_11_lc_trk_g2_2
T_4_11_wire_logic_cluster/lc_7/in_3

T_12_16_wire_logic_cluster/lc_5/out
T_4_16_sp12_h_l_1
T_3_16_sp12_v_t_22
T_3_25_sp4_v_t_36
T_4_29_sp4_h_l_1
T_5_29_lc_trk_g2_1
T_5_29_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.vvisibility_1_cascade_
T_12_16_wire_logic_cluster/lc_4/ltout
T_12_16_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_hcounter_qZ0Z_2
T_15_20_wire_logic_cluster/lc_1/out
T_15_19_lc_trk_g1_1
T_15_19_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g3_1
T_14_19_wire_logic_cluster/lc_4/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_10
T_13_20_lc_trk_g1_2
T_13_20_wire_logic_cluster/lc_4/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_20_sp4_h_l_10
T_13_20_lc_trk_g0_2
T_13_20_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_14_19_lc_trk_g2_1
T_14_19_wire_logic_cluster/lc_3/in_0

T_15_20_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g3_1
T_15_20_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_14_21_lc_trk_g0_1
T_14_21_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_1/out
T_15_18_sp4_v_t_47
T_14_22_lc_trk_g2_2
T_14_22_input_2_0
T_14_22_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.M_hcounter_d7lto4_0
T_15_19_wire_logic_cluster/lc_1/out
T_14_18_lc_trk_g3_1
T_14_18_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_4
T_15_20_wire_logic_cluster/lc_3/out
T_15_19_lc_trk_g1_3
T_15_19_wire_logic_cluster/lc_1/in_3

T_15_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g0_3
T_14_21_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g2_3
T_14_20_wire_logic_cluster/lc_6/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_13_20_sp4_h_l_3
T_13_20_lc_trk_g0_6
T_13_20_wire_logic_cluster/lc_6/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_15_17_sp4_v_t_46
T_14_19_lc_trk_g0_0
T_14_19_wire_logic_cluster/lc_0/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_3/out
T_14_20_lc_trk_g3_3
T_14_20_wire_logic_cluster/lc_7/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_15_20_lc_trk_g1_3
T_15_20_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g1_3
T_14_21_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_3/out
T_15_19_sp4_v_t_38
T_14_22_lc_trk_g2_6
T_14_22_wire_logic_cluster/lc_0/in_0

End 

Net : this_vga_signals.M_hcounter_d7lt7_0_cascade_
T_14_18_wire_logic_cluster/lc_3/ltout
T_14_18_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.mult1_un68_sum_axbxc3_0_1_cascade_
T_14_20_wire_logic_cluster/lc_1/ltout
T_14_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_vaddress_qZ0Z_2
T_18_15_wire_logic_cluster/lc_5/out
T_10_15_sp12_h_l_1
T_21_3_sp12_v_t_22
T_21_6_lc_trk_g2_2
T_21_6_wire_logic_cluster/lc_2/in_0

T_18_15_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_47
T_19_11_sp4_h_l_3
T_18_11_lc_trk_g0_3
T_18_11_wire_logic_cluster/lc_2/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_11_sp4_v_t_47
T_15_11_sp4_h_l_10
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_7/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_39
T_18_16_lc_trk_g1_7
T_18_16_input_2_0
T_18_16_wire_logic_cluster/lc_0/in_2

T_18_15_wire_logic_cluster/lc_5/out
T_18_13_sp4_v_t_39
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_5/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_19_14_lc_trk_g2_5
T_19_14_wire_logic_cluster/lc_6/in_1

T_18_15_wire_logic_cluster/lc_5/out
T_18_15_lc_trk_g0_5
T_18_15_input_2_5
T_18_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_vaddress_q_i_2
T_21_6_wire_logic_cluster/lc_2/out
T_21_6_lc_trk_g1_2
T_21_6_wire_logic_cluster/lc_2/in_1

T_21_6_wire_logic_cluster/lc_2/out
T_20_6_lc_trk_g3_2
T_20_6_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_vcounter_qZ0Z_2
T_13_12_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_13_17_lc_trk_g2_3
T_13_17_wire_logic_cluster/lc_5/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_36
T_14_15_sp4_h_l_1
T_14_15_lc_trk_g1_4
T_14_15_wire_logic_cluster/lc_4/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_11_12_sp4_h_l_1
T_14_12_sp4_v_t_43
T_14_16_lc_trk_g0_6
T_14_16_input_2_4
T_14_16_wire_logic_cluster/lc_4/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_10_sp12_v_t_23
T_13_16_lc_trk_g2_4
T_13_16_wire_logic_cluster/lc_4/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_11_12_sp4_h_l_1
T_14_12_sp4_v_t_43
T_14_16_lc_trk_g0_6
T_14_16_input_2_0
T_14_16_wire_logic_cluster/lc_0/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_44
T_13_13_sp4_v_t_40
T_14_17_sp4_h_l_5
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_6/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_11_12_sp4_h_l_1
T_14_12_sp4_v_t_43
T_14_16_lc_trk_g1_6
T_14_16_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_11_12_sp4_h_l_1
T_14_12_sp4_v_t_43
T_13_16_lc_trk_g1_6
T_13_16_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_13_11_sp4_v_t_36
T_13_15_lc_trk_g1_1
T_13_15_input_2_2
T_13_15_wire_logic_cluster/lc_2/in_2

T_13_12_wire_logic_cluster/lc_2/out
T_13_9_sp4_v_t_44
T_13_13_sp4_v_t_40
T_13_15_lc_trk_g2_5
T_13_15_wire_logic_cluster/lc_0/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_13_12_lc_trk_g1_2
T_13_12_wire_logic_cluster/lc_2/in_1

T_13_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_0/in_0

T_13_12_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g0_2
T_12_13_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_oam_ram_read_data_3
T_25_6_wire_bram/ram/RDATA_3
T_25_5_sp4_v_t_40
T_25_9_sp4_v_t_36
T_25_13_sp4_v_t_44
T_22_17_sp4_h_l_9
T_18_17_sp4_h_l_9
T_17_17_sp4_v_t_38
T_17_19_lc_trk_g3_3
T_17_19_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_ppu_sprites_addr_9
T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_21_sp4_v_t_43
T_12_21_sp4_h_l_0
T_8_21_sp4_h_l_3
T_8_21_lc_trk_g0_6
T_8_21_input2_6
T_8_21_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_15_23_sp4_v_t_41
T_12_23_sp4_h_l_10
T_8_23_sp4_h_l_1
T_8_23_lc_trk_g0_4
T_8_23_input2_6
T_8_23_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_27_19_sp12_v_t_23
T_27_27_sp4_v_t_37
T_24_27_sp4_h_l_6
T_25_27_lc_trk_g2_6
T_25_27_input2_6
T_25_27_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_27_19_sp12_v_t_23
T_27_25_sp4_v_t_39
T_24_29_sp4_h_l_2
T_25_29_lc_trk_g2_2
T_25_29_input2_6
T_25_29_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_40
T_19_17_sp4_h_l_10
T_22_13_sp4_v_t_47
T_22_9_sp4_v_t_36
T_23_9_sp4_h_l_6
T_25_9_lc_trk_g3_3
T_25_9_input2_6
T_25_9_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_40
T_19_17_sp4_h_l_10
T_23_17_sp4_h_l_1
T_26_13_sp4_v_t_42
T_26_9_sp4_v_t_42
T_25_11_lc_trk_g1_7
T_25_11_input2_6
T_25_11_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_21_19_sp4_h_l_7
T_24_19_sp4_v_t_37
T_25_23_sp4_h_l_6
T_25_23_lc_trk_g1_3
T_25_23_input2_6
T_25_23_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_15_19_sp12_v_t_23
T_16_31_sp12_h_l_0
T_25_31_lc_trk_g0_4
T_25_31_input2_6
T_25_31_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_40
T_19_17_sp4_h_l_10
T_23_17_sp4_h_l_1
T_26_13_sp4_v_t_42
T_25_15_lc_trk_g1_7
T_25_15_input2_6
T_25_15_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_40
T_19_17_sp4_h_l_10
T_23_17_sp4_h_l_1
T_26_13_sp4_v_t_42
T_25_17_lc_trk_g1_7
T_25_17_input2_6
T_25_17_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_18_25_sp12_h_l_0
T_25_25_lc_trk_g0_0
T_25_25_input2_6
T_25_25_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_18_13_sp12_h_l_0
T_25_13_lc_trk_g0_0
T_25_13_input2_6
T_25_13_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_17_13_sp12_v_t_23
T_6_25_sp12_h_l_0
T_8_25_lc_trk_g1_7
T_8_25_input2_6
T_8_25_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_18_17_sp4_v_t_40
T_19_21_sp4_h_l_11
T_23_21_sp4_h_l_2
T_25_21_lc_trk_g3_7
T_25_21_input2_6
T_25_21_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_16_19_sp12_h_l_0
T_25_19_sp4_h_l_11
T_25_19_lc_trk_g0_6
T_25_19_input2_6
T_25_19_wire_bram/ram/RADDR_9

T_17_19_wire_logic_cluster/lc_6/out
T_8_19_sp12_h_l_0
T_8_19_lc_trk_g1_3
T_8_19_input2_6
T_8_19_wire_bram/ram/RADDR_9

End 

Net : M_this_sprites_address_q_0_0_i_476
T_18_21_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g2_5
T_17_21_wire_logic_cluster/lc_6/in_1

End 

Net : un1_M_this_sprites_address_q_cry_4_c_RNI6VHHZ0
T_19_22_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_5/in_1

T_19_22_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g3_5
T_18_21_wire_logic_cluster/lc_1/in_1

End 

Net : un1_M_this_sprites_address_q_cry_4
T_19_22_wire_logic_cluster/lc_4/cout
T_19_22_wire_logic_cluster/lc_5/in_3

Net : this_pixel_clk_M_counter_q_i_1
T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_1/in_0

T_12_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g3_0
T_12_18_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.N_732
T_18_20_wire_logic_cluster/lc_6/out
T_18_14_sp12_v_t_23
T_18_25_lc_trk_g2_3
T_18_25_input_2_5
T_18_25_wire_logic_cluster/lc_5/in_2

T_18_20_wire_logic_cluster/lc_6/out
T_18_14_sp12_v_t_23
T_18_22_lc_trk_g2_0
T_18_22_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_19_23_sp4_v_t_41
T_18_24_lc_trk_g3_1
T_18_24_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_19_23_sp4_v_t_41
T_19_25_lc_trk_g3_4
T_19_25_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_18_21_lc_trk_g0_3
T_18_21_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_18_19_sp4_v_t_44
T_18_23_lc_trk_g0_1
T_18_23_wire_logic_cluster/lc_3/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_18_23_lc_trk_g2_0
T_18_23_wire_logic_cluster/lc_4/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_19_23_lc_trk_g1_0
T_19_23_wire_logic_cluster/lc_7/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_19_23_lc_trk_g1_0
T_19_23_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_17_20_sp4_v_t_36
T_17_23_lc_trk_g0_4
T_17_23_wire_logic_cluster/lc_0/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_19_23_sp4_v_t_41
T_19_24_lc_trk_g2_1
T_19_24_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_18_20_sp4_h_l_1
T_21_20_sp4_v_t_43
T_20_22_lc_trk_g1_6
T_20_22_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_16_23_sp4_h_l_1
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_2/in_0

T_18_20_wire_logic_cluster/lc_6/out
T_19_19_sp4_v_t_45
T_16_23_sp4_h_l_1
T_16_23_lc_trk_g0_4
T_16_23_wire_logic_cluster/lc_5/in_1

T_18_20_wire_logic_cluster/lc_6/out
T_17_21_lc_trk_g1_6
T_17_21_wire_logic_cluster/lc_3/in_0

End 

Net : N_762
T_18_25_wire_logic_cluster/lc_5/out
T_17_25_sp4_h_l_2
T_20_21_sp4_v_t_45
T_20_22_lc_trk_g2_5
T_20_22_input_2_7
T_20_22_wire_logic_cluster/lc_7/in_2

T_18_25_wire_logic_cluster/lc_5/out
T_18_23_sp4_v_t_39
T_19_23_sp4_h_l_7
T_20_23_lc_trk_g3_7
T_20_23_wire_logic_cluster/lc_2/in_0

T_18_25_wire_logic_cluster/lc_5/out
T_17_25_sp4_h_l_2
T_20_21_sp4_v_t_45
T_20_22_lc_trk_g2_5
T_20_22_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_5/out
T_18_23_sp4_v_t_39
T_15_23_sp4_h_l_8
T_16_23_lc_trk_g3_0
T_16_23_wire_logic_cluster/lc_0/in_1

T_18_25_wire_logic_cluster/lc_5/out
T_18_23_sp4_v_t_39
T_15_23_sp4_h_l_8
T_16_23_lc_trk_g3_0
T_16_23_input_2_7
T_16_23_wire_logic_cluster/lc_7/in_2

T_18_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_0/in_0

T_18_25_wire_logic_cluster/lc_5/out
T_17_25_lc_trk_g3_5
T_17_25_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.M_hcounter_qZ0Z_0
T_16_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_7
T_15_15_sp4_v_t_42
T_14_18_lc_trk_g3_2
T_14_18_wire_logic_cluster/lc_3/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_7
T_12_19_sp4_h_l_3
T_14_19_lc_trk_g2_6
T_14_19_wire_logic_cluster/lc_5/in_3

T_16_19_wire_logic_cluster/lc_1/out
T_15_20_lc_trk_g0_1
T_15_20_wire_logic_cluster/lc_0/in_1

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_7
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_0/in_0

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_7
T_16_19_lc_trk_g0_2
T_16_19_wire_logic_cluster/lc_1/in_3

T_16_19_wire_logic_cluster/lc_1/out
T_16_19_sp4_h_l_7
T_15_19_sp4_v_t_36
T_14_21_lc_trk_g1_1
T_14_21_input_2_2
T_14_21_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_sprites_address_qc_0_2
T_20_22_wire_logic_cluster/lc_7/out
T_20_19_sp4_v_t_38
T_17_23_sp4_h_l_3
T_18_23_lc_trk_g3_3
T_18_23_wire_logic_cluster/lc_0/in_0

End 

Net : this_ppu.M_this_ppu_map_addr_i_5
T_21_6_wire_logic_cluster/lc_3/out
T_21_6_lc_trk_g0_3
T_21_6_input_2_3
T_21_6_wire_logic_cluster/lc_3/in_2

T_21_6_wire_logic_cluster/lc_3/out
T_20_6_lc_trk_g2_3
T_20_6_input_2_3
T_20_6_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_ppu_map_addr_5
T_18_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_21_4_sp12_v_t_22
T_21_6_lc_trk_g3_5
T_21_6_wire_logic_cluster/lc_3/in_3

T_18_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_9_16_sp12_v_t_22
T_9_25_sp4_v_t_36
T_8_29_lc_trk_g1_1
T_8_29_input0_2
T_8_29_wire_bram/ram/RADDR_5
T_8_27_upADDR_5
T_8_27_wire_bram/ram/RADDR_5

T_18_16_wire_logic_cluster/lc_5/out
T_10_16_sp12_h_l_1
T_9_16_sp12_v_t_22
T_9_25_sp4_v_t_36
T_8_29_lc_trk_g1_1
T_8_29_input0_2
T_8_29_wire_bram/ram/RADDR_5

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_0/in_0

T_18_16_wire_logic_cluster/lc_5/out
T_19_12_sp4_v_t_46
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_6/in_0

T_18_16_wire_logic_cluster/lc_5/out
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_hcounter_qZ0Z_1
T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_15_sp4_v_t_45
T_14_18_lc_trk_g0_5
T_14_18_input_2_3
T_14_18_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_13_19_sp12_h_l_0
T_14_19_lc_trk_g0_4
T_14_19_wire_logic_cluster/lc_5/in_1

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_13_20_lc_trk_g3_5
T_13_20_input_2_0
T_13_20_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_lc_trk_g1_0
T_14_19_input_2_3
T_14_19_wire_logic_cluster/lc_3/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_15_20_lc_trk_g0_0
T_15_20_input_2_0
T_15_20_wire_logic_cluster/lc_0/in_2

T_16_19_wire_logic_cluster/lc_0/out
T_16_19_lc_trk_g1_0
T_16_19_wire_logic_cluster/lc_0/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_21_lc_trk_g3_0
T_14_21_wire_logic_cluster/lc_2/in_3

T_16_19_wire_logic_cluster/lc_0/out
T_15_19_sp4_h_l_8
T_14_19_sp4_v_t_45
T_14_22_lc_trk_g0_5
T_14_22_wire_logic_cluster/lc_0/in_1

End 

Net : this_pixel_clk_M_counter_q_0
T_11_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g0_0
T_12_18_wire_logic_cluster/lc_1/in_1

T_11_18_wire_logic_cluster/lc_0/out
T_11_18_lc_trk_g1_0
T_11_18_wire_logic_cluster/lc_0/in_3

T_11_18_wire_logic_cluster/lc_0/out
T_12_18_lc_trk_g1_0
T_12_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.vaddress_0_0_6
T_16_14_wire_logic_cluster/lc_2/out
T_16_15_lc_trk_g1_2
T_16_15_input_2_5
T_16_15_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_this_ppu_vram_addr_i_0
T_19_7_wire_logic_cluster/lc_0/out
T_19_4_sp4_v_t_40
T_19_5_lc_trk_g2_0
T_19_5_input_2_0
T_19_5_wire_logic_cluster/lc_0/in_2

T_19_7_wire_logic_cluster/lc_0/out
T_19_7_lc_trk_g0_0
T_19_7_input_2_0
T_19_7_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_ppu_vram_addr_0
T_18_13_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_45
T_19_6_sp4_v_t_41
T_19_7_lc_trk_g2_1
T_19_7_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_11_sp12_v_t_23
T_19_11_sp12_h_l_0
T_24_11_lc_trk_g0_4
T_24_11_input_2_0
T_24_11_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_24_1_sp12_v_t_23
T_24_12_lc_trk_g2_3
T_24_12_wire_logic_cluster/lc_2/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_13_13_sp12_h_l_0
T_22_13_sp4_h_l_11
T_24_13_lc_trk_g2_6
T_24_13_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_11_sp12_v_t_23
T_18_17_lc_trk_g2_4
T_18_17_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_2/out
T_18_3_sp12_v_t_23
T_7_15_sp12_h_l_0
T_10_15_sp4_h_l_5
T_9_15_sp4_v_t_46
T_8_18_lc_trk_g3_6
T_8_18_input0_7
T_8_18_wire_bram/ram/WADDR_0

T_18_13_wire_logic_cluster/lc_2/out
T_19_12_sp4_v_t_37
T_19_16_sp4_v_t_45
T_19_17_lc_trk_g3_5
T_19_17_wire_logic_cluster/lc_7/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_19_12_sp4_v_t_37
T_19_15_lc_trk_g1_5
T_19_15_wire_logic_cluster/lc_3/in_1

T_18_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g3_2
T_18_13_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_lcounter_qZ0Z_1
T_15_12_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_40
T_15_15_sp4_v_t_40
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_4/in_0

T_15_12_wire_logic_cluster/lc_4/out
T_15_11_sp4_v_t_40
T_15_15_sp4_v_t_40
T_14_17_lc_trk_g1_5
T_14_17_wire_logic_cluster/lc_2/in_0

T_15_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g0_4
T_15_12_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.line_clk_1
T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_4/out
T_14_16_sp4_v_t_40
T_15_16_sp4_h_l_5
T_16_16_lc_trk_g3_5
T_16_16_wire_logic_cluster/lc_2/in_0

End 

Net : this_ppu.un1_M_vaddress_q_2_c2
T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_20_12_sp4_v_t_39
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_4/out
T_17_16_sp4_h_l_8
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_vga_signals_line_clk_0
T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_3/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_18_16_lc_trk_g3_4
T_18_16_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_1
T_17_16_lc_trk_g3_1
T_17_16_wire_logic_cluster/lc_5/in_3

End 

Net : this_ppu.un1_M_vaddress_q_2_c5
T_18_16_wire_logic_cluster/lc_0/out
T_18_15_lc_trk_g1_0
T_18_15_wire_logic_cluster/lc_6/in_3

T_18_16_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.M_line_clk_out_0_cascade_
T_16_16_wire_logic_cluster/lc_3/ltout
T_16_16_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_ppu_map_addr_8
T_18_15_wire_logic_cluster/lc_6/out
T_18_14_sp4_v_t_44
T_18_10_sp4_v_t_40
T_18_6_sp4_v_t_45
T_19_6_sp4_h_l_8
T_21_6_lc_trk_g2_5
T_21_6_wire_logic_cluster/lc_6/in_3

T_18_15_wire_logic_cluster/lc_6/out
T_9_15_sp12_h_l_0
T_8_15_sp12_v_t_23
T_8_27_sp12_v_t_23
T_8_29_lc_trk_g3_4
T_8_29_input2_7
T_8_29_wire_bram/ram/RADDR_8
T_8_27_upADDR_8
T_8_27_wire_bram/ram/RADDR_8

T_18_15_wire_logic_cluster/lc_6/out
T_9_15_sp12_h_l_0
T_8_15_sp12_v_t_23
T_8_27_sp12_v_t_23
T_8_29_lc_trk_g3_4
T_8_29_input2_7
T_8_29_wire_bram/ram/RADDR_8

T_18_15_wire_logic_cluster/lc_6/out
T_18_15_lc_trk_g2_6
T_18_15_wire_logic_cluster/lc_6/in_0

T_18_15_wire_logic_cluster/lc_6/out
T_18_16_lc_trk_g1_6
T_18_16_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.M_this_ppu_map_addr_i_8
T_21_6_wire_logic_cluster/lc_6/out
T_21_6_lc_trk_g2_6
T_21_6_input_2_6
T_21_6_wire_logic_cluster/lc_6/in_2

T_21_6_wire_logic_cluster/lc_6/out
T_20_6_lc_trk_g2_6
T_20_6_input_2_6
T_20_6_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_this_ppu_map_addr_i_7
T_21_6_wire_logic_cluster/lc_5/out
T_21_6_lc_trk_g0_5
T_21_6_input_2_5
T_21_6_wire_logic_cluster/lc_5/in_2

T_21_6_wire_logic_cluster/lc_5/out
T_20_6_lc_trk_g3_5
T_20_6_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_ppu_map_addr_7
T_18_16_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_6_sp4_v_t_44
T_19_6_sp4_h_l_2
T_21_6_lc_trk_g3_7
T_21_6_wire_logic_cluster/lc_5/in_3

T_18_16_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_17_sp12_v_t_22
T_7_29_sp12_h_l_1
T_8_29_lc_trk_g1_5
T_8_29_input0_0
T_8_29_wire_bram/ram/RADDR_7
T_8_27_upADDR_7
T_8_27_wire_bram/ram/RADDR_7

T_18_16_wire_logic_cluster/lc_1/out
T_18_5_sp12_v_t_22
T_18_17_sp12_v_t_22
T_7_29_sp12_h_l_1
T_8_29_lc_trk_g1_5
T_8_29_input0_0
T_8_29_wire_bram/ram/RADDR_7

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_3/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_18_15_lc_trk_g0_1
T_18_15_wire_logic_cluster/lc_6/in_1

T_18_16_wire_logic_cluster/lc_1/out
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_ppu_map_addr_0
T_19_17_wire_logic_cluster/lc_1/out
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_5_sp4_v_t_40
T_19_7_lc_trk_g3_5
T_19_7_wire_logic_cluster/lc_3/in_3

T_19_17_wire_logic_cluster/lc_1/out
T_15_17_sp12_h_l_1
T_14_17_sp12_v_t_22
T_14_18_sp4_v_t_44
T_11_18_sp4_h_l_9
T_7_18_sp4_h_l_0
T_8_18_lc_trk_g2_0
T_8_18_input0_4
T_8_18_wire_bram/ram/WADDR_3

T_19_17_wire_logic_cluster/lc_1/out
T_15_17_sp12_h_l_1
T_14_17_sp12_v_t_22
T_3_29_sp12_h_l_1
T_8_29_lc_trk_g0_5
T_8_29_input0_7
T_8_29_wire_bram/ram/RADDR_0
T_8_27_upADDR_0
T_8_27_wire_bram/ram/RADDR_0

T_19_17_wire_logic_cluster/lc_1/out
T_15_17_sp12_h_l_1
T_14_17_sp12_v_t_22
T_3_29_sp12_h_l_1
T_8_29_lc_trk_g0_5
T_8_29_input0_7
T_8_29_wire_bram/ram/RADDR_0

T_19_17_wire_logic_cluster/lc_1/out
T_18_17_lc_trk_g2_1
T_18_17_wire_logic_cluster/lc_6/in_1

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_1/in_0

T_19_17_wire_logic_cluster/lc_1/out
T_19_17_lc_trk_g0_1
T_19_17_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_this_ppu_map_addr_i_0
T_19_7_wire_logic_cluster/lc_3/out
T_19_4_sp4_v_t_46
T_19_5_lc_trk_g3_6
T_19_5_input_2_3
T_19_5_wire_logic_cluster/lc_3/in_2

T_19_7_wire_logic_cluster/lc_3/out
T_19_7_lc_trk_g0_3
T_19_7_input_2_3
T_19_7_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_map_ram_read_data_1
T_8_28_wire_bram/ram/RDATA_5
T_8_18_sp12_v_t_23
T_9_18_sp12_h_l_0
T_16_18_sp4_h_l_9
T_19_18_sp4_v_t_44
T_19_19_lc_trk_g3_4
T_19_19_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_sprites_address_q_0_0_i_480_cascade_
T_17_21_wire_logic_cluster/lc_0/ltout
T_17_21_wire_logic_cluster/lc_1/in_2

End 

Net : N_510_0
T_18_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g2_1
T_17_21_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_ppu_sprites_addr_8
T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_46
T_8_23_sp4_v_t_46
T_8_25_lc_trk_g2_3
T_8_25_input2_7
T_8_25_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_46
T_8_21_lc_trk_g2_3
T_8_21_input2_7
T_8_21_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_9_19_sp4_h_l_5
T_8_19_sp4_v_t_46
T_8_23_lc_trk_g0_3
T_8_23_input2_7
T_8_23_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_11_sp4_v_t_45
T_25_15_lc_trk_g1_0
T_25_15_input2_7
T_25_15_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_23_sp12_v_t_23
T_25_25_lc_trk_g3_4
T_25_25_input2_7
T_25_25_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_23_sp12_v_t_23
T_25_27_lc_trk_g3_0
T_25_27_input2_7
T_25_27_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_23_sp12_v_t_23
T_25_29_lc_trk_g3_4
T_25_29_input2_7
T_25_29_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_23_sp12_v_t_23
T_25_31_lc_trk_g3_0
T_25_31_input2_7
T_25_31_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_13_lc_trk_g3_4
T_25_13_input2_7
T_25_13_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_17_lc_trk_g3_4
T_25_17_input2_7
T_25_17_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_19_lc_trk_g3_0
T_25_19_input2_7
T_25_19_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_17_7_sp12_v_t_23
T_6_19_sp12_h_l_0
T_8_19_lc_trk_g0_7
T_8_19_input2_7
T_8_19_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_21_lc_trk_g3_4
T_25_21_input2_7
T_25_21_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_11_sp12_v_t_23
T_25_23_lc_trk_g3_0
T_25_23_input2_7
T_25_23_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_25_0_span12_vert_20
T_25_9_lc_trk_g3_4
T_25_9_input2_7
T_25_9_wire_bram/ram/RADDR_8

T_17_11_wire_logic_cluster/lc_0/out
T_14_11_sp12_h_l_0
T_26_11_sp12_h_l_0
T_25_11_lc_trk_g1_0
T_25_11_input2_7
T_25_11_wire_bram/ram/RADDR_8

End 

Net : M_this_map_ram_read_data_2
T_8_27_wire_bram/ram/RDATA_9
T_7_27_sp12_h_l_0
T_18_15_sp12_v_t_23
T_18_13_sp4_v_t_47
T_18_9_sp4_v_t_43
T_17_11_lc_trk_g0_6
T_17_11_input_2_0
T_17_11_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_966_1
T_14_20_wire_logic_cluster/lc_3/out
T_15_21_lc_trk_g3_3
T_15_21_wire_logic_cluster/lc_1/cen

End 

Net : this_vga_signals.N_746_cascade_
T_19_21_wire_logic_cluster/lc_1/ltout
T_19_21_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_map_ram_read_data_3
T_8_27_wire_bram/ram/RDATA_13
T_8_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_14_17_sp4_h_l_7
T_17_17_sp4_v_t_37
T_17_19_lc_trk_g3_0
T_17_19_wire_logic_cluster/lc_6/in_1

End 

Net : N_509_0_cascade_
T_19_24_wire_logic_cluster/lc_0/ltout
T_19_24_wire_logic_cluster/lc_1/in_2

End 

Net : un1_M_this_sprites_address_q_cry_0
T_19_22_wire_logic_cluster/lc_0/cout
T_19_22_wire_logic_cluster/lc_1/in_3

Net : un1_M_this_sprites_address_q_cry_0_c_RNIUIDHZ0
T_19_22_wire_logic_cluster/lc_1/out
T_18_22_sp4_h_l_10
T_17_22_lc_trk_g0_2
T_17_22_wire_logic_cluster/lc_1/in_3

T_19_22_wire_logic_cluster/lc_1/out
T_18_23_lc_trk_g1_1
T_18_23_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_sprites_address_q_0_0_i_492
T_17_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g1_1
T_18_22_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_this_data_count_qlde_iZ0Z_1
T_21_19_wire_logic_cluster/lc_7/out
T_22_20_lc_trk_g3_7
T_22_20_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_data_count_qZ0Z_14
T_21_21_wire_logic_cluster/lc_3/out
T_22_20_lc_trk_g2_3
T_22_20_wire_logic_cluster/lc_3/in_0

T_21_21_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_38
T_21_23_lc_trk_g0_6
T_21_23_input_2_6
T_21_23_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_state_d62_11
T_22_20_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_38
T_22_21_lc_trk_g2_3
T_22_21_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_state_d62
T_22_21_wire_logic_cluster/lc_1/out
T_22_17_sp4_v_t_39
T_22_19_lc_trk_g2_2
T_22_19_wire_logic_cluster/lc_4/in_0

T_22_21_wire_logic_cluster/lc_1/out
T_22_17_sp4_v_t_39
T_21_19_lc_trk_g0_2
T_21_19_wire_logic_cluster/lc_5/in_3

T_22_21_wire_logic_cluster/lc_1/out
T_22_19_sp4_v_t_47
T_19_19_sp4_h_l_10
T_20_19_lc_trk_g2_2
T_20_19_wire_logic_cluster/lc_3/in_3

T_22_21_wire_logic_cluster/lc_1/out
T_23_18_sp4_v_t_43
T_23_19_lc_trk_g2_3
T_23_19_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.N_461_0
T_22_19_wire_logic_cluster/lc_4/out
T_21_19_lc_trk_g2_4
T_21_19_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_4/out
T_21_19_sp4_h_l_0
T_20_19_lc_trk_g0_0
T_20_19_wire_logic_cluster/lc_5/in_1

T_22_19_wire_logic_cluster/lc_4/out
T_22_15_sp4_v_t_45
T_22_17_lc_trk_g2_0
T_22_17_wire_logic_cluster/lc_7/in_3

T_22_19_wire_logic_cluster/lc_4/out
T_23_19_lc_trk_g1_4
T_23_19_wire_logic_cluster/lc_2/in_1

End 

Net : N_364
T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_16_sp4_v_t_47
T_22_20_sp4_v_t_43
T_21_21_lc_trk_g3_3
T_21_21_wire_logic_cluster/lc_3/cen

T_22_20_wire_logic_cluster/lc_5/out
T_23_16_sp4_v_t_46
T_23_20_sp4_v_t_42
T_23_21_lc_trk_g2_2
T_23_21_wire_logic_cluster/lc_0/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_0/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_0/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_21_20_lc_trk_g0_2
T_21_20_wire_logic_cluster/lc_0/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_22_22_lc_trk_g0_2
T_22_22_wire_logic_cluster/lc_6/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_22_22_lc_trk_g0_2
T_22_22_wire_logic_cluster/lc_6/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_22_22_lc_trk_g0_2
T_22_22_wire_logic_cluster/lc_6/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_22_22_lc_trk_g0_2
T_22_22_wire_logic_cluster/lc_6/cen

T_22_20_wire_logic_cluster/lc_5/out
T_22_18_sp4_v_t_39
T_22_22_lc_trk_g0_2
T_22_22_wire_logic_cluster/lc_6/cen

End 

Net : this_ppu.un2_vscroll_axb_0
T_20_14_wire_logic_cluster/lc_1/out
T_20_15_lc_trk_g0_1
T_20_15_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_ppu_sprites_addr_3
T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_24_sp4_v_t_36
T_25_28_sp4_v_t_41
T_25_31_lc_trk_g1_1
T_25_31_input0_4
T_25_31_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_8_14_sp12_v_t_22
T_8_19_lc_trk_g2_6
T_8_19_input0_4
T_8_19_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_8_14_sp12_v_t_22
T_8_21_lc_trk_g2_2
T_8_21_input0_4
T_8_21_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_8_14_sp12_v_t_22
T_8_23_lc_trk_g2_6
T_8_23_input0_4
T_8_23_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_14_sp12_v_t_22
T_9_14_sp12_h_l_1
T_8_14_sp12_v_t_22
T_8_25_lc_trk_g2_2
T_8_25_input0_4
T_8_25_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_22_sp4_v_t_38
T_25_23_lc_trk_g2_6
T_25_23_input0_4
T_25_23_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_24_sp4_v_t_36
T_25_27_lc_trk_g0_4
T_25_27_input0_4
T_25_27_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_27_sp12_v_t_22
T_25_29_lc_trk_g3_5
T_25_29_input0_4
T_25_29_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_23_11_sp4_v_t_40
T_24_11_sp4_h_l_10
T_25_11_lc_trk_g2_2
T_25_11_input0_4
T_25_11_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_3_sp12_v_t_22
T_25_13_lc_trk_g3_5
T_25_13_input0_4
T_25_13_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_17_lc_trk_g3_5
T_25_17_input0_4
T_25_17_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_19_lc_trk_g3_1
T_25_19_input0_4
T_25_19_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_21_lc_trk_g3_5
T_25_21_input0_4
T_25_21_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_3_sp12_v_t_22
T_25_9_lc_trk_g3_5
T_25_9_input0_4
T_25_9_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_14_15_sp12_h_l_1
T_25_15_sp12_v_t_22
T_25_25_lc_trk_g3_5
T_25_25_input0_4
T_25_25_wire_bram/ram/RADDR_3

T_20_15_wire_logic_cluster/lc_3/out
T_20_15_sp4_h_l_11
T_24_15_sp4_h_l_2
T_25_15_lc_trk_g2_2
T_25_15_input0_4
T_25_15_wire_bram/ram/RADDR_3

End 

Net : GB_BUFFER_M_this_reset_cond_out_g_0_THRU_CO
T_20_20_wire_logic_cluster/lc_7/out
T_20_18_sp4_v_t_43
T_20_22_sp4_v_t_44
T_20_26_sp4_v_t_37
T_20_30_sp4_v_t_37
T_16_33_span4_horz_r_2
T_16_33_lc_trk_g1_2
T_16_33_wire_gbuf/in

End 

Net : N_404_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_25_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_28_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_10_27_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_23_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_24_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_21_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_22_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_6_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_6_wire_logic_cluster/lc_5/s_r

End 

Net : M_this_data_count_qZ0Z_13
T_21_20_wire_logic_cluster/lc_7/out
T_22_20_lc_trk_g1_7
T_22_20_wire_logic_cluster/lc_3/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_19_sp4_v_t_46
T_21_23_lc_trk_g1_3
T_21_23_wire_logic_cluster/lc_5/in_1

T_21_20_wire_logic_cluster/lc_7/out
T_21_20_lc_trk_g1_7
T_21_20_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_state_d62_10
T_22_21_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g1_3
T_22_21_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_data_count_qZ0Z_10
T_21_20_wire_logic_cluster/lc_3/out
T_22_19_sp4_v_t_39
T_22_21_lc_trk_g3_2
T_22_21_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_46
T_21_21_sp4_v_t_42
T_21_23_lc_trk_g3_7
T_21_23_input_2_2
T_21_23_wire_logic_cluster/lc_2/in_2

T_21_20_wire_logic_cluster/lc_3/out
T_21_20_lc_trk_g1_3
T_21_20_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_count_qZ0Z_15
T_21_21_wire_logic_cluster/lc_4/out
T_22_20_lc_trk_g3_4
T_22_20_input_2_3
T_22_20_wire_logic_cluster/lc_3/in_2

T_21_21_wire_logic_cluster/lc_4/out
T_22_20_sp4_v_t_41
T_21_23_lc_trk_g3_1
T_21_23_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_this_ppu_map_addr_i_9
T_21_6_wire_logic_cluster/lc_7/out
T_21_6_lc_trk_g0_7
T_21_6_input_2_7
T_21_6_wire_logic_cluster/lc_7/in_2

T_21_6_wire_logic_cluster/lc_7/out
T_21_6_sp4_h_l_3
T_20_6_lc_trk_g0_3
T_20_6_input_2_7
T_20_6_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_ppu_map_addr_9
T_18_16_wire_logic_cluster/lc_3/out
T_18_7_sp12_v_t_22
T_18_6_sp4_v_t_46
T_19_6_sp4_h_l_4
T_21_6_lc_trk_g3_1
T_21_6_wire_logic_cluster/lc_7/in_3

T_18_16_wire_logic_cluster/lc_3/out
T_18_15_sp12_v_t_22
T_7_27_sp12_h_l_1
T_9_27_sp4_h_l_2
T_8_27_sp4_v_t_45
T_8_29_lc_trk_g2_0
T_8_29_input2_6
T_8_29_wire_bram/ram/RADDR_9
T_8_27_upADDR_9
T_8_27_wire_bram/ram/RADDR_9

T_18_16_wire_logic_cluster/lc_3/out
T_18_15_sp12_v_t_22
T_7_27_sp12_h_l_1
T_9_27_sp4_h_l_2
T_8_27_sp4_v_t_45
T_8_29_lc_trk_g2_0
T_8_29_input2_6
T_8_29_wire_bram/ram/RADDR_9

T_18_16_wire_logic_cluster/lc_3/out
T_18_16_lc_trk_g0_3
T_18_16_input_2_3
T_18_16_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_this_ppu_map_addr_i_2
T_19_7_wire_logic_cluster/lc_5/out
T_19_3_sp4_v_t_47
T_19_5_lc_trk_g3_2
T_19_5_input_2_5
T_19_5_wire_logic_cluster/lc_5/in_2

T_19_7_wire_logic_cluster/lc_5/out
T_19_7_lc_trk_g0_5
T_19_7_input_2_5
T_19_7_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_ppu_map_addr_2
T_19_17_wire_logic_cluster/lc_3/out
T_20_14_sp4_v_t_47
T_20_10_sp4_v_t_36
T_20_6_sp4_v_t_41
T_19_7_lc_trk_g3_1
T_19_7_wire_logic_cluster/lc_5/in_3

T_19_17_wire_logic_cluster/lc_3/out
T_13_17_sp12_h_l_1
T_12_17_sp12_v_t_22
T_12_18_sp4_v_t_44
T_9_18_sp4_h_l_9
T_8_18_lc_trk_g1_1
T_8_18_input0_2
T_8_18_wire_bram/ram/WADDR_5

T_19_17_wire_logic_cluster/lc_3/out
T_13_17_sp12_h_l_1
T_12_17_sp12_v_t_22
T_0_29_span12_horz_1
T_8_29_lc_trk_g0_1
T_8_29_input0_5
T_8_29_wire_bram/ram/RADDR_2
T_8_27_upADDR_2
T_8_27_wire_bram/ram/RADDR_2

T_19_17_wire_logic_cluster/lc_3/out
T_13_17_sp12_h_l_1
T_12_17_sp12_v_t_22
T_0_29_span12_horz_1
T_8_29_lc_trk_g0_1
T_8_29_input0_5
T_8_29_wire_bram/ram/RADDR_2

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_3/in_1

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_input_2_4
T_19_17_wire_logic_cluster/lc_4/in_2

T_19_17_wire_logic_cluster/lc_3/out
T_19_17_lc_trk_g1_3
T_19_17_input_2_2
T_19_17_wire_logic_cluster/lc_2/in_2

End 

Net : this_sprites_ram.mem_radregZ0Z_13
T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_20_19_sp4_v_t_46
T_19_20_lc_trk_g3_6
T_19_20_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_13_19_sp4_h_l_11
T_15_19_lc_trk_g3_6
T_15_19_wire_logic_cluster/lc_2/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_5/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_18_18_sp4_v_t_39
T_19_18_sp4_h_l_2
T_21_18_lc_trk_g3_7
T_21_18_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_7/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_18_16_sp4_v_t_47
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_6/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_sp4_h_l_11
T_19_19_lc_trk_g3_6
T_19_19_wire_logic_cluster/lc_1/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_7/in_3

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_6/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_0/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_18_19_lc_trk_g1_3
T_18_19_wire_logic_cluster/lc_2/in_0

T_17_19_wire_logic_cluster/lc_3/out
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.g0_0_0_0
T_15_17_wire_logic_cluster/lc_3/out
T_15_13_sp4_v_t_43
T_16_13_sp4_h_l_6
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.g0_2_0
T_16_13_wire_logic_cluster/lc_2/out
T_16_3_sp12_v_t_23
T_5_15_sp12_h_l_0
T_13_15_lc_trk_g0_3
T_13_15_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_data_count_qZ0Z_11
T_21_21_wire_logic_cluster/lc_0/out
T_21_21_sp4_h_l_5
T_22_21_lc_trk_g2_5
T_22_21_input_2_3
T_22_21_wire_logic_cluster/lc_3/in_2

T_21_21_wire_logic_cluster/lc_0/out
T_21_19_sp4_v_t_45
T_21_23_lc_trk_g0_0
T_21_23_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_hcounter_qZ0Z_3
T_15_20_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_41
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_3/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_14_20_lc_trk_g3_2
T_14_20_wire_logic_cluster/lc_7/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_input_2_0
T_14_19_wire_logic_cluster/lc_0/in_2

T_15_20_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_41
T_12_20_sp4_h_l_4
T_13_20_lc_trk_g2_4
T_13_20_input_2_4
T_13_20_wire_logic_cluster/lc_4/in_2

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_input_2_6
T_14_19_wire_logic_cluster/lc_6/in_2

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_input_2_4
T_14_19_wire_logic_cluster/lc_4/in_2

T_15_20_wire_logic_cluster/lc_2/out
T_14_19_lc_trk_g2_2
T_14_19_wire_logic_cluster/lc_1/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_15_20_lc_trk_g1_2
T_15_20_wire_logic_cluster/lc_2/in_1

T_15_20_wire_logic_cluster/lc_2/out
T_14_21_lc_trk_g0_2
T_14_21_wire_logic_cluster/lc_2/in_0

T_15_20_wire_logic_cluster/lc_2/out
T_15_16_sp4_v_t_41
T_12_20_sp4_h_l_4
T_15_20_sp4_v_t_44
T_14_22_lc_trk_g2_1
T_14_22_wire_logic_cluster/lc_0/in_3

End 

Net : N_512_0
T_18_23_wire_logic_cluster/lc_4/out
T_17_23_lc_trk_g2_4
T_17_23_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_data_count_qZ0Z_12
T_21_21_wire_logic_cluster/lc_2/out
T_22_20_lc_trk_g2_2
T_22_20_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_2/out
T_21_19_sp12_v_t_23
T_21_23_lc_trk_g2_0
T_21_23_input_2_4
T_21_23_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_count_qZ0Z_6
T_22_22_wire_logic_cluster/lc_4/out
T_22_20_sp4_v_t_37
T_22_21_lc_trk_g3_5
T_22_21_wire_logic_cluster/lc_4/in_0

T_22_22_wire_logic_cluster/lc_4/out
T_21_22_lc_trk_g3_4
T_21_22_wire_logic_cluster/lc_6/in_1

T_22_22_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g1_4
T_22_22_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_state_d62_9
T_22_21_wire_logic_cluster/lc_4/out
T_22_21_lc_trk_g0_4
T_22_21_wire_logic_cluster/lc_1/in_3

End 

Net : N_572_cascade_
T_17_23_wire_logic_cluster/lc_0/ltout
T_17_23_wire_logic_cluster/lc_1/in_2

End 

Net : un1_M_this_sprites_address_q_cry_1
T_19_22_wire_logic_cluster/lc_1/cout
T_19_22_wire_logic_cluster/lc_2/in_3

Net : un1_M_this_sprites_address_q_cry_1_c_RNI0MEHZ0
T_19_22_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_44
T_16_23_sp4_h_l_2
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_0/in_1

T_19_22_wire_logic_cluster/lc_2/out
T_19_19_sp4_v_t_44
T_16_23_sp4_h_l_2
T_17_23_lc_trk_g3_2
T_17_23_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_data_count_qZ0Z_7
T_23_21_wire_logic_cluster/lc_5/out
T_22_21_sp4_h_l_2
T_22_21_lc_trk_g1_7
T_22_21_input_2_4
T_22_21_wire_logic_cluster/lc_4/in_2

T_23_21_wire_logic_cluster/lc_5/out
T_22_21_sp4_h_l_2
T_21_21_sp4_v_t_39
T_21_22_lc_trk_g2_7
T_21_22_input_2_7
T_21_22_wire_logic_cluster/lc_7/in_2

T_23_21_wire_logic_cluster/lc_5/out
T_23_21_lc_trk_g1_5
T_23_21_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.g2_0_0_cascade_
T_16_13_wire_logic_cluster/lc_1/ltout
T_16_13_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_map_ram_read_data_4
T_8_30_wire_bram/ram/RDATA_1
T_9_28_sp4_v_t_40
T_10_28_sp4_h_l_5
T_13_24_sp4_v_t_40
T_13_20_sp4_v_t_45
T_13_21_lc_trk_g3_5
T_13_21_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.vaddress_0_0_6_cascade_
T_16_14_wire_logic_cluster/lc_2/ltout
T_16_14_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_this_ppu_map_addr_i_3
T_19_7_wire_logic_cluster/lc_6/out
T_19_4_sp4_v_t_36
T_19_5_lc_trk_g2_4
T_19_5_input_2_6
T_19_5_wire_logic_cluster/lc_6/in_2

T_19_7_wire_logic_cluster/lc_6/out
T_19_7_lc_trk_g0_6
T_19_7_input_2_6
T_19_7_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_ppu_map_addr_3
T_19_17_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_45
T_19_9_sp4_v_t_45
T_19_5_sp4_v_t_45
T_19_7_lc_trk_g3_0
T_19_7_wire_logic_cluster/lc_6/in_3

T_19_17_wire_logic_cluster/lc_4/out
T_20_17_sp12_h_l_0
T_19_17_sp12_v_t_23
T_8_29_sp12_h_l_0
T_7_29_sp4_h_l_1
T_8_29_lc_trk_g3_1
T_8_29_input0_4
T_8_29_wire_bram/ram/RADDR_3
T_8_27_upADDR_3
T_8_27_wire_bram/ram/RADDR_3

T_19_17_wire_logic_cluster/lc_4/out
T_20_17_sp12_h_l_0
T_19_17_sp12_v_t_23
T_8_29_sp12_h_l_0
T_7_29_sp4_h_l_1
T_8_29_lc_trk_g3_1
T_8_29_input0_4
T_8_29_wire_bram/ram/RADDR_3

T_19_17_wire_logic_cluster/lc_4/out
T_18_17_sp4_h_l_0
T_14_17_sp4_h_l_0
T_10_17_sp4_h_l_0
T_9_17_sp4_v_t_37
T_8_18_lc_trk_g2_5
T_8_18_input0_1
T_8_18_wire_bram/ram/WADDR_6

T_19_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_4/in_3

T_19_17_wire_logic_cluster/lc_4/out
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_2/in_3

End 

Net : M_this_vga_signals_address_3
T_12_19_wire_logic_cluster/lc_5/out
T_12_17_sp4_v_t_39
T_9_17_sp4_h_l_2
T_8_17_lc_trk_g0_2
T_8_17_input0_4
T_8_17_wire_bram/ram/RADDR_3

End 

Net : dma_0
T_20_17_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g3_2
T_19_16_input_2_3
T_19_16_wire_logic_cluster/lc_3/in_2

T_20_17_wire_logic_cluster/lc_2/out
T_20_17_sp4_h_l_9
T_19_17_sp4_v_t_44
T_18_19_lc_trk_g2_1
T_18_19_wire_logic_cluster/lc_1/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_15_17_sp12_h_l_0
T_3_17_sp12_h_l_0
T_6_17_sp4_h_l_5
T_5_13_sp4_v_t_40
T_5_9_sp4_v_t_45
T_4_11_lc_trk_g0_3
T_4_11_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_2/out
T_15_17_sp12_h_l_0
T_3_17_sp12_h_l_0
T_6_17_sp4_h_l_5
T_5_17_sp4_v_t_40
T_2_21_sp4_h_l_10
T_1_21_lc_trk_g0_2
T_1_21_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_2/out
T_15_17_sp12_h_l_0
T_14_5_sp12_v_t_23
T_3_5_sp12_h_l_0
T_4_5_sp4_h_l_3
T_0_5_span4_horz_19
T_0_1_span4_vert_t_15
T_0_4_lc_trk_g0_7
T_0_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_state_q_RNI244K2Z0Z_6_cascade_
T_20_17_wire_logic_cluster/lc_1/ltout
T_20_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_state_q_RNI0A0EZ0Z_6
T_20_15_wire_logic_cluster/lc_4/out
T_20_14_sp4_v_t_40
T_20_17_lc_trk_g0_0
T_20_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_sprites_ram.mem_WE_8
T_15_25_wire_logic_cluster/lc_5/out
T_13_25_sp4_h_l_7
T_9_25_sp4_h_l_7
T_8_25_sp4_v_t_42
T_8_26_lc_trk_g2_2
T_8_26_wire_bram/ram/WCLKE

T_15_25_wire_logic_cluster/lc_5/out
T_16_24_sp4_v_t_43
T_13_24_sp4_h_l_0
T_9_24_sp4_h_l_3
T_8_24_lc_trk_g1_3
T_8_24_wire_bram/ram/WCLKE

End 

Net : M_this_ppu_vram_addr_2
T_19_15_wire_logic_cluster/lc_3/out
T_19_6_sp12_v_t_22
T_19_7_lc_trk_g3_6
T_19_7_wire_logic_cluster/lc_2/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_13_15_sp12_h_l_1
T_24_3_sp12_v_t_22
T_24_11_lc_trk_g2_1
T_24_11_wire_logic_cluster/lc_2/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_13_15_sp12_h_l_1
T_24_3_sp12_v_t_22
T_24_13_lc_trk_g3_5
T_24_13_input_2_0
T_24_13_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_sp4_h_l_11
T_18_15_sp4_v_t_40
T_18_17_lc_trk_g2_5
T_18_17_wire_logic_cluster/lc_6/in_3

T_19_15_wire_logic_cluster/lc_3/out
T_17_15_sp4_h_l_3
T_13_15_sp4_h_l_6
T_9_15_sp4_h_l_6
T_8_15_sp4_v_t_43
T_8_18_lc_trk_g0_3
T_8_18_input0_5
T_8_18_wire_bram/ram/WADDR_2

T_19_15_wire_logic_cluster/lc_3/out
T_19_6_sp12_v_t_22
T_19_17_lc_trk_g2_2
T_19_17_wire_logic_cluster/lc_1/in_1

T_19_15_wire_logic_cluster/lc_3/out
T_19_6_sp12_v_t_22
T_19_17_lc_trk_g2_2
T_19_17_input_2_0
T_19_17_wire_logic_cluster/lc_0/in_2

T_19_15_wire_logic_cluster/lc_3/out
T_19_15_lc_trk_g0_3
T_19_15_input_2_3
T_19_15_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.M_this_ppu_vram_addr_i_2
T_19_7_wire_logic_cluster/lc_2/out
T_19_4_sp4_v_t_44
T_19_5_lc_trk_g3_4
T_19_5_wire_logic_cluster/lc_2/in_1

T_19_7_wire_logic_cluster/lc_2/out
T_19_7_lc_trk_g1_2
T_19_7_wire_logic_cluster/lc_2/in_1

End 

Net : N_25_0
T_21_18_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_40
T_21_21_sp4_v_t_36
T_18_25_sp4_h_l_6
T_14_25_sp4_h_l_9
T_15_25_lc_trk_g3_1
T_15_25_wire_logic_cluster/lc_5/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_40
T_18_21_sp4_h_l_10
T_14_21_sp4_h_l_10
T_16_21_lc_trk_g2_7
T_16_21_wire_logic_cluster/lc_0/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_40
T_21_21_sp4_v_t_36
T_22_25_sp4_h_l_7
T_23_25_lc_trk_g3_7
T_23_25_wire_logic_cluster/lc_7/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_40
T_21_21_sp4_v_t_36
T_22_25_sp4_h_l_7
T_24_25_lc_trk_g2_2
T_24_25_wire_logic_cluster/lc_5/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_40
T_22_17_sp4_h_l_5
T_24_17_lc_trk_g2_0
T_24_17_input_2_4
T_24_17_wire_logic_cluster/lc_4/in_2

T_21_18_wire_logic_cluster/lc_4/out
T_22_16_sp4_v_t_36
T_23_20_sp4_h_l_7
T_24_20_lc_trk_g2_7
T_24_20_wire_logic_cluster/lc_5/in_0

T_21_18_wire_logic_cluster/lc_4/out
T_21_17_sp4_v_t_40
T_22_17_sp4_h_l_5
T_24_17_lc_trk_g2_0
T_24_17_wire_logic_cluster/lc_3/in_1

T_21_18_wire_logic_cluster/lc_4/out
T_22_18_sp12_h_l_0
T_24_18_lc_trk_g1_7
T_24_18_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.N_428_0
T_20_18_wire_logic_cluster/lc_3/out
T_21_18_lc_trk_g0_3
T_21_18_wire_logic_cluster/lc_4/in_1

T_20_18_wire_logic_cluster/lc_3/out
T_21_17_sp4_v_t_39
T_21_21_sp4_v_t_47
T_21_25_lc_trk_g1_2
T_21_25_wire_logic_cluster/lc_2/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp12_v_t_22
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_1/in_0

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp12_v_t_22
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_4/in_3

T_20_18_wire_logic_cluster/lc_3/out
T_20_17_sp12_v_t_22
T_20_24_lc_trk_g3_2
T_20_24_wire_logic_cluster/lc_5/in_0

End 

Net : this_vga_signals.N_719_cascade_
T_21_19_wire_logic_cluster/lc_6/ltout
T_21_19_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_442_0_cascade_
T_21_19_wire_logic_cluster/lc_5/ltout
T_21_19_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_oam_ram_read_data_0
T_25_6_wire_bram/ram/RDATA_0
T_25_4_sp4_v_t_43
T_25_8_sp4_v_t_43
T_25_12_sp4_v_t_43
T_24_15_lc_trk_g3_3
T_24_15_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.vaddress_2_6_cascade_
T_16_15_wire_logic_cluster/lc_1/ltout
T_16_15_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_vga_signals_address_4
T_12_19_wire_logic_cluster/lc_6/out
T_12_17_sp4_v_t_41
T_9_17_sp4_h_l_10
T_8_17_lc_trk_g1_2
T_8_17_input0_3
T_8_17_wire_bram/ram/RADDR_4

End 

Net : bfn_20_7_0_
T_20_7_wire_logic_cluster/carry_in_mux/cout
T_20_7_wire_logic_cluster/lc_0/in_3

End 

Net : M_pcounter_q_ret_2_RNIH7PG8
T_12_17_wire_logic_cluster/lc_6/out
T_12_16_sp4_v_t_44
T_12_19_lc_trk_g1_4
T_12_19_wire_logic_cluster/lc_0/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_4/in_0

T_12_17_wire_logic_cluster/lc_6/out
T_12_17_lc_trk_g2_6
T_12_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_13_17_lc_trk_g0_6
T_13_17_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_7/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_11_17_lc_trk_g2_6
T_11_17_wire_logic_cluster/lc_3/in_3

T_12_17_wire_logic_cluster/lc_6/out
T_12_16_lc_trk_g0_6
T_12_16_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.N_2_0
T_13_17_wire_logic_cluster/lc_2/out
T_12_17_lc_trk_g3_2
T_12_17_wire_logic_cluster/lc_6/in_3

T_13_17_wire_logic_cluster/lc_2/out
T_14_17_lc_trk_g0_2
T_14_17_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.N_3_0
T_13_18_wire_logic_cluster/lc_1/out
T_12_17_lc_trk_g2_1
T_12_17_wire_logic_cluster/lc_6/in_1

T_13_18_wire_logic_cluster/lc_1/out
T_14_17_lc_trk_g2_1
T_14_17_wire_logic_cluster/lc_0/in_3

T_13_18_wire_logic_cluster/lc_1/out
T_13_17_lc_trk_g1_1
T_13_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.M_line_clk_out_0
T_16_16_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g2_3
T_17_17_wire_logic_cluster/lc_6/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_14_17_sp4_h_l_3
T_14_17_lc_trk_g0_6
T_14_17_wire_logic_cluster/lc_5/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_47
T_17_14_lc_trk_g2_7
T_17_14_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_3/out
T_17_16_lc_trk_g0_3
T_17_16_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.N_1417_0
T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_17_17_wire_logic_cluster/lc_6/out
T_17_17_lc_trk_g2_6
T_17_17_wire_logic_cluster/lc_1/in_3

T_17_17_wire_logic_cluster/lc_6/out
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSHZ0
T_13_13_wire_logic_cluster/lc_0/out
T_13_11_sp4_v_t_45
T_12_15_lc_trk_g2_0
T_12_15_wire_logic_cluster/lc_4/in_0

T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_2/in_0

T_13_13_wire_logic_cluster/lc_0/out
T_13_13_lc_trk_g2_0
T_13_13_wire_logic_cluster/lc_3/in_3

End 

Net : bfn_13_13_0_
T_13_13_wire_logic_cluster/carry_in_mux/cout
T_13_13_wire_logic_cluster/lc_0/in_3

Net : this_vga_signals.M_hcounter_d7_0
T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_14_10_sp4_v_t_41
T_13_12_lc_trk_g0_4
T_13_12_input_2_0
T_13_12_wire_logic_cluster/lc_0/in_2

T_14_18_wire_logic_cluster/lc_4/out
T_13_17_lc_trk_g3_4
T_13_17_wire_logic_cluster/lc_1/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_0/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_15_14_sp4_v_t_44
T_15_10_sp4_v_t_37
T_15_12_lc_trk_g3_0
T_15_12_wire_logic_cluster/lc_4/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_14_sp4_v_t_45
T_14_10_sp4_v_t_41
T_13_12_lc_trk_g1_4
T_13_12_wire_logic_cluster/lc_0/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_3/in_0

T_14_18_wire_logic_cluster/lc_4/out
T_13_18_lc_trk_g3_4
T_13_18_wire_logic_cluster/lc_2/in_3

T_14_18_wire_logic_cluster/lc_4/out
T_14_17_lc_trk_g0_4
T_14_17_wire_logic_cluster/lc_3/in_3

End 

Net : this_sprites_ram.mem_WE_10
T_16_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_40
T_13_22_sp4_h_l_10
T_9_22_sp4_h_l_6
T_8_18_sp4_v_t_46
T_8_20_lc_trk_g3_3
T_8_20_wire_bram/ram/WCLKE

T_16_21_wire_logic_cluster/lc_0/out
T_16_18_sp4_v_t_40
T_13_22_sp4_h_l_10
T_9_22_sp4_h_l_6
T_8_18_sp4_v_t_46
T_8_22_lc_trk_g1_3
T_8_22_wire_bram/ram/WCLKE

End 

Net : M_this_state_qZ0Z_6
T_18_20_wire_logic_cluster/lc_5/out
T_19_19_sp4_v_t_43
T_19_15_sp4_v_t_44
T_20_15_sp4_h_l_2
T_20_15_lc_trk_g0_7
T_20_15_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_10
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_10
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_10
T_22_16_sp4_v_t_41
T_21_19_lc_trk_g3_1
T_21_19_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_10
T_20_20_lc_trk_g3_2
T_20_20_wire_logic_cluster/lc_2/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_19_21_lc_trk_g2_5
T_19_21_wire_logic_cluster/lc_0/in_1

T_18_20_wire_logic_cluster/lc_5/out
T_19_20_sp4_h_l_10
T_22_16_sp4_v_t_41
T_22_19_lc_trk_g1_1
T_22_19_wire_logic_cluster/lc_3/in_3

T_18_20_wire_logic_cluster/lc_5/out
T_18_20_lc_trk_g3_5
T_18_20_wire_logic_cluster/lc_5/in_3

End 

Net : M_this_state_qZ0Z_9
T_18_20_wire_logic_cluster/lc_0/out
T_19_20_lc_trk_g0_0
T_19_20_input_2_6
T_19_20_wire_logic_cluster/lc_6/in_2

T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_18_sp4_h_l_1
T_21_18_lc_trk_g3_4
T_21_18_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_8
T_20_20_sp4_v_t_36
T_20_23_lc_trk_g0_4
T_20_23_input_2_6
T_20_23_wire_logic_cluster/lc_6/in_2

T_18_20_wire_logic_cluster/lc_0/out
T_18_20_lc_trk_g1_0
T_18_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_8
T_20_20_sp4_v_t_36
T_20_23_lc_trk_g0_4
T_20_23_wire_logic_cluster/lc_1/in_3

T_18_20_wire_logic_cluster/lc_0/out
T_18_18_sp4_v_t_45
T_19_18_sp4_h_l_1
T_22_18_sp4_v_t_36
T_22_19_lc_trk_g3_4
T_22_19_wire_logic_cluster/lc_2/in_1

T_18_20_wire_logic_cluster/lc_0/out
T_17_20_sp4_h_l_8
T_21_20_sp4_h_l_11
T_24_16_sp4_v_t_46
T_23_19_lc_trk_g3_6
T_23_19_wire_logic_cluster/lc_2/in_3

End 

Net : this_ppu.M_last_q_RNI3BB75
T_18_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_16_16_sp4_h_l_9
T_19_16_sp4_v_t_44
T_19_17_lc_trk_g2_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_18_11_sp4_v_t_40
T_18_13_lc_trk_g3_5
T_18_13_wire_logic_cluster/lc_5/s_r

T_18_16_wire_logic_cluster/lc_6/out
T_18_15_sp4_v_t_44
T_19_15_sp4_h_l_9
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_5/s_r

End 

Net : this_ppu.un1_M_vaddress_q_2_c5_cascade_
T_18_16_wire_logic_cluster/lc_0/ltout
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : this_ppu.M_this_ppu_map_addr_i_4
T_19_7_wire_logic_cluster/lc_7/out
T_20_4_sp4_v_t_39
T_19_5_lc_trk_g2_7
T_19_5_input_2_7
T_19_5_wire_logic_cluster/lc_7/in_2

T_19_7_wire_logic_cluster/lc_7/out
T_19_7_lc_trk_g0_7
T_19_7_input_2_7
T_19_7_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_ppu_map_addr_4
T_19_17_wire_logic_cluster/lc_2/out
T_19_7_sp12_v_t_23
T_20_7_sp12_h_l_0
T_19_7_lc_trk_g1_0
T_19_7_wire_logic_cluster/lc_7/in_0

T_19_17_wire_logic_cluster/lc_2/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_14_29_sp12_h_l_0
T_2_29_sp12_h_l_0
T_8_29_lc_trk_g0_7
T_8_29_input0_3
T_8_29_wire_bram/ram/RADDR_4
T_8_27_upADDR_4
T_8_27_wire_bram/ram/RADDR_4

T_19_17_wire_logic_cluster/lc_2/out
T_14_17_sp12_h_l_0
T_25_17_sp12_v_t_23
T_14_29_sp12_h_l_0
T_2_29_sp12_h_l_0
T_8_29_lc_trk_g0_7
T_8_29_input0_3
T_8_29_wire_bram/ram/RADDR_4

T_19_17_wire_logic_cluster/lc_2/out
T_19_17_lc_trk_g3_2
T_19_17_wire_logic_cluster/lc_2/in_1

End 

Net : N_896_0
T_18_23_wire_logic_cluster/lc_3/out
T_18_22_lc_trk_g1_3
T_18_22_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_4
T_13_12_wire_logic_cluster/lc_4/cout
T_13_12_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PHZ0
T_13_12_wire_logic_cluster/lc_5/out
T_12_12_sp4_h_l_2
T_16_12_sp4_h_l_5
T_15_12_sp4_v_t_40
T_15_13_lc_trk_g2_0
T_15_13_wire_logic_cluster/lc_3/in_3

T_13_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g0_5
T_14_12_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.N_431_0
T_20_23_wire_logic_cluster/lc_6/out
T_21_22_sp4_v_t_45
T_21_25_lc_trk_g0_5
T_21_25_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g1_6
T_20_24_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g0_6
T_20_24_wire_logic_cluster/lc_1/in_3

T_20_23_wire_logic_cluster/lc_6/out
T_20_24_lc_trk_g0_6
T_20_24_wire_logic_cluster/lc_5/in_3

End 

Net : N_226
T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_22_20_sp4_v_t_45
T_23_20_sp4_h_l_8
T_26_16_sp4_v_t_39
T_26_12_sp4_v_t_39
T_26_8_sp4_v_t_40
T_25_10_lc_trk_g0_5
T_25_10_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_19_24_sp4_h_l_6
T_15_24_sp4_h_l_6
T_11_24_sp4_h_l_9
T_10_20_sp4_v_t_44
T_7_20_sp4_h_l_3
T_8_20_lc_trk_g2_3
T_8_20_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_22_20_sp4_v_t_45
T_23_20_sp4_h_l_8
T_26_16_sp4_v_t_39
T_26_12_sp4_v_t_39
T_25_14_lc_trk_g1_2
T_25_14_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_19_24_sp4_h_l_6
T_15_24_sp4_h_l_6
T_11_24_sp4_h_l_9
T_7_24_sp4_h_l_0
T_8_24_lc_trk_g3_0
T_8_24_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_23_28_sp4_h_l_6
T_26_28_sp4_v_t_43
T_25_30_lc_trk_g1_6
T_25_30_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_22_20_sp4_v_t_45
T_23_20_sp4_h_l_8
T_25_20_lc_trk_g2_5
T_25_20_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_23_24_sp4_h_l_5
T_25_24_lc_trk_g3_0
T_25_24_wire_bram/ram/WDATA_3

T_21_25_wire_logic_cluster/lc_2/out
T_22_24_sp4_v_t_37
T_23_28_sp4_h_l_6
T_25_28_lc_trk_g2_3
T_25_28_wire_bram/ram/WDATA_3

End 

Net : M_this_data_count_qZ0Z_9
T_21_21_wire_logic_cluster/lc_6/out
T_22_21_lc_trk_g0_6
T_22_21_wire_logic_cluster/lc_3/in_1

T_21_21_wire_logic_cluster/lc_6/out
T_21_20_sp4_v_t_44
T_21_23_lc_trk_g0_4
T_21_23_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_sprites_address_qc_9_0
T_20_23_wire_logic_cluster/lc_2/out
T_19_24_lc_trk_g0_2
T_19_24_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_6
T_13_12_wire_logic_cluster/lc_6/cout
T_13_12_wire_logic_cluster/lc_7/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERHZ0
T_13_12_wire_logic_cluster/lc_7/out
T_13_12_sp4_h_l_3
T_12_12_sp4_v_t_44
T_12_15_lc_trk_g0_4
T_12_15_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_7/in_0

T_13_12_wire_logic_cluster/lc_7/out
T_14_13_lc_trk_g2_7
T_14_13_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_sprites_address_qc_0_1
T_18_21_wire_logic_cluster/lc_4/out
T_18_22_lc_trk_g0_4
T_18_22_wire_logic_cluster/lc_1/in_3

End 

Net : N_562_cascade_
T_18_21_wire_logic_cluster/lc_3/ltout
T_18_21_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_sprites_address_q_RNIRO0N6Z0Z_0
T_19_22_wire_logic_cluster/lc_0/out
T_18_21_lc_trk_g2_0
T_18_21_wire_logic_cluster/lc_3/in_1

T_19_22_wire_logic_cluster/lc_0/out
T_19_22_sp4_h_l_5
T_18_22_lc_trk_g0_5
T_18_22_wire_logic_cluster/lc_0/in_1

End 

Net : dma_c4_1_0
T_20_21_wire_logic_cluster/lc_6/out
T_20_20_sp4_v_t_44
T_20_16_sp4_v_t_40
T_20_17_lc_trk_g2_0
T_20_17_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_state_qZ0Z_5
T_18_20_wire_logic_cluster/lc_4/out
T_17_20_sp4_h_l_0
T_20_20_sp4_v_t_37
T_20_21_lc_trk_g3_5
T_20_21_wire_logic_cluster/lc_6/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_8
T_20_20_lc_trk_g3_0
T_20_20_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_18_19_sp4_v_t_40
T_19_19_sp4_h_l_5
T_21_19_lc_trk_g3_0
T_21_19_wire_logic_cluster/lc_6/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g2_4
T_19_21_wire_logic_cluster/lc_3/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_8
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_4/in_1

T_18_20_wire_logic_cluster/lc_4/out
T_19_20_sp4_h_l_8
T_21_20_lc_trk_g2_5
T_21_20_wire_logic_cluster/lc_1/in_0

T_18_20_wire_logic_cluster/lc_4/out
T_18_20_lc_trk_g1_4
T_18_20_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_ppu_map_addr_1
T_19_17_wire_logic_cluster/lc_0/out
T_19_5_sp12_v_t_23
T_19_7_lc_trk_g3_4
T_19_7_wire_logic_cluster/lc_4/in_3

T_19_17_wire_logic_cluster/lc_0/out
T_16_17_sp12_h_l_0
T_4_17_sp12_h_l_0
T_9_17_sp4_h_l_7
T_8_17_sp4_v_t_36
T_8_18_lc_trk_g3_4
T_8_18_input0_3
T_8_18_wire_bram/ram/WADDR_4

T_19_17_wire_logic_cluster/lc_0/out
T_16_17_sp12_h_l_0
T_15_17_sp12_v_t_23
T_4_29_sp12_h_l_0
T_8_29_lc_trk_g1_3
T_8_29_input0_6
T_8_29_wire_bram/ram/RADDR_1
T_8_27_upADDR_1
T_8_27_wire_bram/ram/RADDR_1

T_19_17_wire_logic_cluster/lc_0/out
T_16_17_sp12_h_l_0
T_15_17_sp12_v_t_23
T_4_29_sp12_h_l_0
T_8_29_lc_trk_g1_3
T_8_29_input0_6
T_8_29_wire_bram/ram/RADDR_1

T_19_17_wire_logic_cluster/lc_0/out
T_18_17_lc_trk_g2_0
T_18_17_wire_logic_cluster/lc_6/in_0

T_19_17_wire_logic_cluster/lc_0/out
T_19_17_lc_trk_g1_0
T_19_17_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_this_ppu_map_addr_i_1
T_19_7_wire_logic_cluster/lc_4/out
T_20_3_sp4_v_t_44
T_19_5_lc_trk_g0_2
T_19_5_input_2_4
T_19_5_wire_logic_cluster/lc_4/in_2

T_19_7_wire_logic_cluster/lc_4/out
T_19_7_lc_trk_g1_4
T_19_7_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_count_qZ0Z_8
T_21_21_wire_logic_cluster/lc_5/out
T_22_21_lc_trk_g1_5
T_22_21_wire_logic_cluster/lc_3/in_3

T_21_21_wire_logic_cluster/lc_5/out
T_21_20_sp4_v_t_42
T_21_23_lc_trk_g0_2
T_21_23_input_2_0
T_21_23_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_count_qZ0Z_5
T_22_22_wire_logic_cluster/lc_3/out
T_22_21_lc_trk_g0_3
T_22_21_wire_logic_cluster/lc_4/in_1

T_22_22_wire_logic_cluster/lc_3/out
T_21_22_lc_trk_g2_3
T_21_22_input_2_5
T_21_22_wire_logic_cluster/lc_5/in_2

T_22_22_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g1_3
T_22_22_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.M_lcounter_qZ0Z_0
T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_15_14_sp4_v_t_47
T_15_10_sp4_v_t_36
T_15_12_lc_trk_g2_1
T_15_12_wire_logic_cluster/lc_4/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_17_lc_trk_g0_3
T_14_17_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_sprites_address_qc_12_0
T_20_22_wire_logic_cluster/lc_4/out
T_20_22_lc_trk_g0_4
T_20_22_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals_un20_i_a2_0_a3_0_a4_2_2
T_21_17_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g2_7
T_20_17_wire_logic_cluster/lc_1/in_0

End 

Net : this_sprites_ram.mem_WE_4
T_23_25_wire_logic_cluster/lc_7/out
T_23_24_sp4_v_t_46
T_20_28_sp4_h_l_11
T_24_28_sp4_h_l_2
T_25_28_lc_trk_g2_2
T_25_28_wire_bram/ram/WCLKE

T_23_25_wire_logic_cluster/lc_7/out
T_23_22_sp4_v_t_38
T_24_26_sp4_h_l_3
T_25_26_lc_trk_g3_3
T_25_26_wire_bram/ram/WCLKE

End 

Net : M_this_state_qZ0Z_4
T_17_22_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_43
T_18_17_sp4_v_t_43
T_19_17_sp4_h_l_6
T_21_17_lc_trk_g2_3
T_21_17_wire_logic_cluster/lc_7/in_0

T_17_22_wire_logic_cluster/lc_5/out
T_18_21_sp4_v_t_43
T_18_17_sp4_v_t_43
T_19_17_sp4_h_l_6
T_22_17_sp4_v_t_43
T_22_19_lc_trk_g2_6
T_22_19_wire_logic_cluster/lc_2/in_0

T_17_22_wire_logic_cluster/lc_5/out
T_17_22_sp12_h_l_1
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_23_20_lc_trk_g1_4
T_23_20_wire_logic_cluster/lc_2/in_1

T_17_22_wire_logic_cluster/lc_5/out
T_17_22_sp12_h_l_1
T_23_22_lc_trk_g1_6
T_23_22_wire_logic_cluster/lc_5/in_0

T_17_22_wire_logic_cluster/lc_5/out
T_17_22_sp12_h_l_1
T_21_22_sp4_h_l_4
T_20_18_sp4_v_t_44
T_19_21_lc_trk_g3_4
T_19_21_wire_logic_cluster/lc_3/in_0

T_17_22_wire_logic_cluster/lc_5/out
T_17_22_sp12_h_l_1
T_21_22_sp4_h_l_4
T_24_18_sp4_v_t_41
T_23_20_lc_trk_g1_4
T_23_20_input_2_7
T_23_20_wire_logic_cluster/lc_7/in_2

T_17_22_wire_logic_cluster/lc_5/out
T_17_22_lc_trk_g2_5
T_17_22_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_count_qZ0Z_4
T_22_22_wire_logic_cluster/lc_2/out
T_22_21_lc_trk_g1_2
T_22_21_wire_logic_cluster/lc_4/in_3

T_22_22_wire_logic_cluster/lc_2/out
T_21_22_lc_trk_g3_2
T_21_22_wire_logic_cluster/lc_4/in_1

T_22_22_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g3_2
T_22_22_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.N_746
T_19_21_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_47
T_20_23_sp4_h_l_4
T_20_23_lc_trk_g1_1
T_20_23_wire_logic_cluster/lc_1/in_1

T_19_21_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_47
T_19_23_sp4_v_t_47
T_19_27_lc_trk_g0_2
T_19_27_wire_logic_cluster/lc_5/in_3

T_19_21_wire_logic_cluster/lc_1/out
T_19_19_sp4_v_t_47
T_20_23_sp4_h_l_4
T_23_19_sp4_v_t_47
T_23_20_lc_trk_g3_7
T_23_20_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_sprites_address_qc_5_0
T_18_21_wire_logic_cluster/lc_2/out
T_18_21_sp4_h_l_9
T_17_21_lc_trk_g1_1
T_17_21_wire_logic_cluster/lc_6/in_0

End 

Net : N_750
T_20_23_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g0_1
T_20_22_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_46
T_18_25_sp4_h_l_4
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_0/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_46
T_18_25_sp4_h_l_4
T_17_25_lc_trk_g1_4
T_17_25_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_17_21_lc_trk_g0_5
T_17_21_wire_logic_cluster/lc_2/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_46
T_18_21_sp4_h_l_5
T_18_21_lc_trk_g1_0
T_18_21_wire_logic_cluster/lc_4/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_16_23_sp12_h_l_1
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_7/in_0

T_20_23_wire_logic_cluster/lc_1/out
T_16_23_sp12_h_l_1
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_2/in_3

T_20_23_wire_logic_cluster/lc_1/out
T_16_23_sp12_h_l_1
T_16_23_lc_trk_g1_2
T_16_23_wire_logic_cluster/lc_0/in_3

T_20_23_wire_logic_cluster/lc_1/out
T_20_20_sp4_v_t_42
T_20_22_lc_trk_g3_7
T_20_22_input_2_4
T_20_22_wire_logic_cluster/lc_4/in_2

T_20_23_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g1_1
T_19_24_wire_logic_cluster/lc_4/in_0

T_20_23_wire_logic_cluster/lc_1/out
T_20_23_sp4_h_l_7
T_19_19_sp4_v_t_37
T_18_22_lc_trk_g2_5
T_18_22_wire_logic_cluster/lc_6/in_1

T_20_23_wire_logic_cluster/lc_1/out
T_16_23_sp12_h_l_1
T_17_23_lc_trk_g0_5
T_17_23_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_sprites_address_qc_7_0
T_16_23_wire_logic_cluster/lc_0/out
T_16_23_lc_trk_g2_0
T_16_23_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_5
T_13_12_wire_logic_cluster/lc_5/cout
T_13_12_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQHZ0
T_13_12_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_36
T_14_13_sp4_h_l_1
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_7/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_13_9_sp4_v_t_36
T_14_13_sp4_h_l_1
T_15_13_lc_trk_g3_1
T_15_13_wire_logic_cluster/lc_1/in_3

T_13_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g0_6
T_14_12_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_oam_ram_read_data_2
T_25_6_wire_bram/ram/RDATA_2
T_25_0_span12_vert_21
T_14_11_sp12_h_l_1
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_sprites_address_qc_8_0
T_16_23_wire_logic_cluster/lc_7/out
T_16_23_lc_trk_g2_7
T_16_23_wire_logic_cluster/lc_6/in_3

End 

Net : N_773
T_18_22_wire_logic_cluster/lc_5/out
T_18_21_lc_trk_g1_5
T_18_21_wire_logic_cluster/lc_2/in_0

T_18_22_wire_logic_cluster/lc_5/out
T_19_21_sp4_v_t_43
T_19_24_lc_trk_g0_3
T_19_24_wire_logic_cluster/lc_4/in_1

T_18_22_wire_logic_cluster/lc_5/out
T_17_21_lc_trk_g3_5
T_17_21_wire_logic_cluster/lc_2/in_0

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_2
T_17_23_wire_logic_cluster/lc_2/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_17_23_lc_trk_g1_5
T_17_23_input_2_6
T_17_23_wire_logic_cluster/lc_6/in_2

T_18_22_wire_logic_cluster/lc_5/out
T_18_22_lc_trk_g1_5
T_18_22_wire_logic_cluster/lc_1/in_1

End 

Net : N_228
T_20_24_wire_logic_cluster/lc_4/out
T_20_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_22_16_sp4_h_l_3
T_25_12_sp4_v_t_44
T_25_8_sp4_v_t_40
T_25_9_lc_trk_g3_0
T_25_9_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_20_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_22_16_sp4_h_l_3
T_25_12_sp4_v_t_38
T_25_13_lc_trk_g3_6
T_25_13_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_20_16_sp12_v_t_23
T_9_28_sp12_h_l_0
T_8_16_sp12_v_t_23
T_8_19_lc_trk_g2_3
T_8_19_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_20_16_sp12_v_t_23
T_9_28_sp12_h_l_0
T_8_16_sp12_v_t_23
T_8_23_lc_trk_g2_3
T_8_23_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_22_sp4_h_l_1
T_25_18_sp4_v_t_36
T_25_19_lc_trk_g3_4
T_25_19_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_1
T_25_26_sp4_v_t_36
T_25_29_lc_trk_g1_4
T_25_29_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_22_sp4_h_l_1
T_25_22_sp4_v_t_36
T_25_23_lc_trk_g3_4
T_25_23_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_4/out
T_21_22_sp4_v_t_36
T_22_26_sp4_h_l_1
T_25_26_sp4_v_t_36
T_25_27_lc_trk_g3_4
T_25_27_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_write_data_0
T_23_5_wire_logic_cluster/lc_6/out
T_23_2_sp4_v_t_36
T_24_6_sp4_h_l_1
T_25_6_lc_trk_g3_1
T_25_6_wire_bram/ram/WDATA_0

End 

Net : N_413_0
T_20_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_23_8_sp12_v_t_22
T_23_12_lc_trk_g3_1
T_23_12_wire_logic_cluster/lc_6/in_0

T_20_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_23_8_sp12_v_t_22
T_23_9_sp4_v_t_44
T_22_11_lc_trk_g0_2
T_22_11_input_2_4
T_22_11_wire_logic_cluster/lc_4/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_38
T_21_14_sp4_v_t_43
T_21_10_sp4_v_t_44
T_21_11_lc_trk_g2_4
T_21_11_input_2_0
T_21_11_wire_logic_cluster/lc_0/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_38
T_21_14_sp4_v_t_43
T_22_14_sp4_h_l_11
T_22_14_lc_trk_g1_6
T_22_14_input_2_1
T_22_14_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_23_8_sp12_v_t_22
T_23_9_sp4_v_t_44
T_23_13_sp4_v_t_44
T_22_17_lc_trk_g2_1
T_22_17_input_2_7
T_22_17_wire_logic_cluster/lc_7/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_12_20_sp12_h_l_1
T_23_8_sp12_v_t_22
T_23_9_sp4_v_t_44
T_23_13_sp4_v_t_44
T_22_16_lc_trk_g3_4
T_22_16_input_2_1
T_22_16_wire_logic_cluster/lc_1/in_2

T_20_20_wire_logic_cluster/lc_5/out
T_21_18_sp4_v_t_38
T_21_14_sp4_v_t_43
T_21_10_sp4_v_t_43
T_20_13_lc_trk_g3_3
T_20_13_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_oam_ram_write_data_7
T_23_5_wire_logic_cluster/lc_2/out
T_23_2_sp4_v_t_44
T_24_6_sp4_h_l_9
T_25_6_lc_trk_g2_1
T_25_6_wire_bram/ram/WDATA_7

End 

Net : M_this_oam_ram_write_data_4
T_23_5_wire_logic_cluster/lc_0/out
T_23_2_sp4_v_t_40
T_24_6_sp4_h_l_11
T_25_6_lc_trk_g3_3
T_25_6_wire_bram/ram/WDATA_4

End 

Net : M_this_oam_ram_write_data_2
T_22_5_wire_logic_cluster/lc_4/out
T_23_5_sp4_h_l_8
T_26_5_sp4_v_t_45
T_25_6_lc_trk_g3_5
T_25_6_wire_bram/ram/WDATA_2

End 

Net : M_this_oam_ram_write_data_0_sqmuxa
T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_23_5_lc_trk_g1_4
T_23_5_wire_logic_cluster/lc_6/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_23_5_lc_trk_g1_4
T_23_5_wire_logic_cluster/lc_0/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_23_5_lc_trk_g1_4
T_23_5_wire_logic_cluster/lc_2/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_20_5_sp4_h_l_7
T_22_5_lc_trk_g3_2
T_22_5_wire_logic_cluster/lc_4/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_21_7_sp4_h_l_10
T_21_7_lc_trk_g0_7
T_21_7_wire_logic_cluster/lc_2/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_20_5_sp4_h_l_7
T_22_5_lc_trk_g3_2
T_22_5_wire_logic_cluster/lc_6/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_20_5_sp4_h_l_7
T_22_5_lc_trk_g3_2
T_22_5_wire_logic_cluster/lc_0/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_23_5_lc_trk_g1_4
T_23_5_wire_logic_cluster/lc_4/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_23_7_lc_trk_g2_1
T_23_7_wire_logic_cluster/lc_3/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_22_7_lc_trk_g1_1
T_22_7_wire_logic_cluster/lc_6/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_20_9_sp4_h_l_1
T_22_9_lc_trk_g2_4
T_22_9_wire_logic_cluster/lc_7/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_23_7_lc_trk_g2_1
T_23_7_wire_logic_cluster/lc_4/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_22_7_lc_trk_g1_1
T_22_7_wire_logic_cluster/lc_3/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_24_5_sp4_h_l_1
T_26_5_lc_trk_g2_4
T_26_5_wire_logic_cluster/lc_3/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_25_7_sp4_h_l_4
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_4/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_24_9_sp4_h_l_1
T_23_9_lc_trk_g1_1
T_23_9_wire_logic_cluster/lc_5/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_8_lc_trk_g2_1
T_24_8_wire_logic_cluster/lc_6/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_23_5_sp4_v_t_36
T_22_7_lc_trk_g1_1
T_22_7_wire_logic_cluster/lc_5/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_24_5_lc_trk_g2_4
T_24_5_wire_logic_cluster/lc_4/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_9_sp4_v_t_36
T_24_9_sp4_h_l_1
T_26_9_lc_trk_g3_4
T_26_9_wire_logic_cluster/lc_2/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_25_7_sp4_h_l_4
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_2/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_25_7_sp4_h_l_4
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_3/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_25_7_sp4_h_l_4
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_7/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_25_7_sp4_h_l_4
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_1/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_24_6_lc_trk_g1_1
T_24_6_wire_logic_cluster/lc_3/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_24_6_lc_trk_g1_1
T_24_6_wire_logic_cluster/lc_5/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_24_6_lc_trk_g1_1
T_24_6_wire_logic_cluster/lc_7/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_3_sp4_v_t_41
T_24_5_lc_trk_g2_4
T_24_5_wire_logic_cluster/lc_3/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_25_7_sp4_h_l_4
T_24_7_lc_trk_g1_4
T_24_7_wire_logic_cluster/lc_0/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_lc_trk_g3_6
T_24_11_wire_logic_cluster/lc_6/in_3

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_sp4_v_t_45
T_24_7_sp4_v_t_41
T_24_8_lc_trk_g2_1
T_24_8_wire_logic_cluster/lc_7/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_24_11_lc_trk_g3_6
T_24_11_wire_logic_cluster/lc_7/in_0

T_23_12_wire_logic_cluster/lc_6/out
T_23_12_sp4_h_l_1
T_26_8_sp4_v_t_42
T_26_4_sp4_v_t_38
T_25_6_lc_trk_g1_3
T_25_6_wire_bram/ram/WCLKE

T_23_12_wire_logic_cluster/lc_6/out
T_23_12_sp4_h_l_1
T_22_8_sp4_v_t_43
T_23_8_sp4_h_l_6
T_25_8_lc_trk_g3_3
T_25_8_wire_bram/ram/WCLKE

End 

Net : M_this_state_qZ0Z_13
T_20_19_wire_logic_cluster/lc_2/out
T_20_20_lc_trk_g1_2
T_20_20_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_45
T_21_17_lc_trk_g2_5
T_21_17_input_2_7
T_21_17_wire_logic_cluster/lc_7/in_2

T_20_19_wire_logic_cluster/lc_2/out
T_20_18_lc_trk_g0_2
T_20_18_wire_logic_cluster/lc_5/in_3

T_20_19_wire_logic_cluster/lc_2/out
T_21_16_sp4_v_t_45
T_22_16_sp4_h_l_8
T_23_16_lc_trk_g3_0
T_23_16_wire_logic_cluster/lc_4/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_19_sp4_h_l_9
T_22_19_lc_trk_g2_4
T_22_19_wire_logic_cluster/lc_1/in_1

T_20_19_wire_logic_cluster/lc_2/out
T_20_19_lc_trk_g0_2
T_20_19_wire_logic_cluster/lc_2/in_0

End 

Net : this_vga_signals.N_442_0
T_21_19_wire_logic_cluster/lc_5/out
T_22_20_lc_trk_g2_5
T_22_20_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_sprites_address_qc_6_0
T_19_24_wire_logic_cluster/lc_4/out
T_19_24_lc_trk_g0_4
T_19_24_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_oam_ram_write_data_6
T_22_5_wire_logic_cluster/lc_0/out
T_22_2_sp4_v_t_40
T_23_6_sp4_h_l_11
T_25_6_lc_trk_g2_6
T_25_6_wire_bram/ram/WDATA_6

End 

Net : M_this_oam_ram_write_data_16
T_21_7_wire_logic_cluster/lc_2/out
T_22_4_sp4_v_t_45
T_23_8_sp4_h_l_8
T_25_8_lc_trk_g3_5
T_25_8_wire_bram/ram/WDATA_0

End 

Net : M_this_oam_ram_write_data_1
T_22_5_wire_logic_cluster/lc_6/out
T_22_2_sp4_v_t_36
T_23_6_sp4_h_l_7
T_25_6_lc_trk_g3_2
T_25_6_wire_bram/ram/WDATA_1

End 

Net : N_880_0_cascade_
T_12_19_wire_logic_cluster/lc_1/ltout
T_12_19_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_vga_signals_address_5
T_12_19_wire_logic_cluster/lc_2/out
T_10_19_sp4_h_l_1
T_9_15_sp4_v_t_36
T_8_17_lc_trk_g1_1
T_8_17_input0_2
T_8_17_wire_bram/ram/RADDR_5

End 

Net : M_this_map_ram_write_data_7
T_13_28_wire_logic_cluster/lc_6/out
T_13_25_sp4_v_t_36
T_10_29_sp4_h_l_6
T_6_29_sp4_h_l_2
T_8_29_lc_trk_g2_7
T_8_29_wire_bram/ram/WDATA_13

End 

Net : M_this_map_ram_write_en_0
T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_24_sp4_v_t_40
T_13_28_lc_trk_g1_5
T_13_28_wire_logic_cluster/lc_6/in_0

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_12_20_sp12_v_t_22
T_12_23_sp4_v_t_42
T_9_27_sp4_h_l_0
T_10_27_lc_trk_g2_0
T_10_27_input_2_0
T_10_27_wire_logic_cluster/lc_0/in_2

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_24_sp4_v_t_40
T_14_28_sp4_v_t_40
T_14_29_lc_trk_g2_0
T_14_29_wire_logic_cluster/lc_7/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_11_24_sp4_h_l_2
T_10_24_sp4_v_t_39
T_9_28_lc_trk_g1_2
T_9_28_wire_logic_cluster/lc_4/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_14_24_sp4_v_t_40
T_13_28_lc_trk_g1_5
T_13_28_wire_logic_cluster/lc_5/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_20_19_sp4_v_t_39
T_20_23_sp4_v_t_39
T_17_27_sp4_h_l_7
T_16_27_lc_trk_g1_7
T_16_27_wire_logic_cluster/lc_1/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_20_19_sp4_v_t_39
T_20_23_sp4_v_t_39
T_17_27_sp4_h_l_7
T_13_27_sp4_h_l_10
T_15_27_lc_trk_g3_7
T_15_27_wire_logic_cluster/lc_7/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_11_24_sp4_h_l_2
T_10_24_sp4_v_t_39
T_7_28_sp4_h_l_2
T_8_28_lc_trk_g2_2
T_8_28_wire_bram/ram/WCLKE

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_12_20_sp12_v_t_22
T_12_27_lc_trk_g2_2
T_12_27_wire_logic_cluster/lc_3/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_12_20_sp12_v_t_22
T_12_27_lc_trk_g2_2
T_12_27_wire_logic_cluster/lc_7/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_12_20_sp12_v_t_22
T_12_23_sp4_v_t_42
T_9_27_sp4_h_l_0
T_8_27_sp4_v_t_43
T_8_30_lc_trk_g1_3
T_8_30_wire_bram/ram/WCLKE

T_19_20_wire_logic_cluster/lc_3/out
T_13_20_sp12_h_l_1
T_15_20_sp4_h_l_2
T_14_20_sp4_v_t_39
T_11_24_sp4_h_l_2
T_10_24_sp4_v_t_39
T_10_27_lc_trk_g0_7
T_10_27_wire_logic_cluster/lc_0/in_3

T_19_20_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g3_3
T_20_19_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_3
T_13_12_wire_logic_cluster/lc_3/cout
T_13_12_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OHZ0
T_13_12_wire_logic_cluster/lc_4/out
T_12_12_sp4_h_l_0
T_15_12_sp4_v_t_37
T_15_13_lc_trk_g3_5
T_15_13_wire_logic_cluster/lc_5/in_3

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_1/in_0

T_13_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g1_4
T_14_12_wire_logic_cluster/lc_0/in_3

End 

Net : this_sprites_ram.mem_WE_6
T_24_25_wire_logic_cluster/lc_5/out
T_25_24_sp4_v_t_43
T_25_28_sp4_v_t_39
T_25_30_lc_trk_g2_2
T_25_30_wire_bram/ram/WCLKE

T_24_25_wire_logic_cluster/lc_5/out
T_25_24_sp4_v_t_43
T_25_28_sp4_v_t_39
T_25_32_lc_trk_g0_2
T_25_32_wire_bram/ram/WCLKE

End 

Net : N_250
T_20_24_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_43
T_22_25_sp4_h_l_0
T_25_21_sp4_v_t_37
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_37
T_25_9_sp4_v_t_45
T_25_11_lc_trk_g3_0
T_25_11_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_43
T_22_25_sp4_h_l_0
T_25_21_sp4_v_t_37
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_37
T_25_15_lc_trk_g3_0
T_25_15_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_43
T_22_25_sp4_h_l_0
T_25_21_sp4_v_t_37
T_25_17_sp4_v_t_37
T_26_17_sp4_h_l_5
T_25_17_lc_trk_g0_5
T_25_17_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_43
T_22_25_sp4_h_l_0
T_25_25_sp4_v_t_37
T_25_29_sp4_v_t_38
T_25_31_lc_trk_g2_3
T_25_31_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_20_21_sp12_v_t_22
T_21_21_sp12_h_l_1
T_25_21_lc_trk_g1_2
T_25_21_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_20_13_sp12_v_t_22
T_9_25_sp12_h_l_1
T_8_25_lc_trk_g0_1
T_8_25_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_20_21_sp12_v_t_22
T_9_21_sp12_h_l_1
T_8_21_lc_trk_g0_1
T_8_21_wire_bram/ram/WDATA_11

T_20_24_wire_logic_cluster/lc_1/out
T_21_21_sp4_v_t_43
T_22_25_sp4_h_l_0
T_26_25_sp4_h_l_3
T_25_25_lc_trk_g0_3
T_25_25_wire_bram/ram/WDATA_11

End 

Net : un1_M_this_map_address_q_cry_8
T_10_28_wire_logic_cluster/lc_0/cout
T_10_28_wire_logic_cluster/lc_1/in_3

End 

Net : this_ppu.un13_0
T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_lc_trk_g0_0
T_16_18_wire_logic_cluster/lc_7/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_lc_trk_g0_0
T_16_18_input_2_0
T_16_18_wire_logic_cluster/lc_0/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_16_14_sp4_v_t_45
T_16_18_lc_trk_g0_0
T_16_18_input_2_4
T_16_18_wire_logic_cluster/lc_4/in_2

T_16_16_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_1/in_1

T_16_16_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g2_0
T_17_17_wire_logic_cluster/lc_7/in_3

T_16_16_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g3_0
T_17_17_wire_logic_cluster/lc_0/in_3

End 

Net : un1_M_this_substate_q4_2_i_0_265_i_a2_0_a3_0_a2
T_20_20_wire_logic_cluster/lc_6/out
T_20_14_sp12_v_t_23
T_20_17_lc_trk_g3_3
T_20_17_wire_logic_cluster/lc_1/in_3

T_20_20_wire_logic_cluster/lc_6/out
T_21_19_lc_trk_g3_6
T_21_19_wire_logic_cluster/lc_7/in_0

T_20_20_wire_logic_cluster/lc_6/out
T_20_17_sp4_v_t_36
T_21_21_sp4_h_l_1
T_22_21_lc_trk_g2_1
T_22_21_wire_logic_cluster/lc_2/in_1

End 

Net : this_sprites_ram.mem_WE_12
T_24_17_wire_logic_cluster/lc_4/out
T_25_15_sp4_v_t_36
T_22_15_sp4_h_l_7
T_25_15_sp4_v_t_42
T_25_16_lc_trk_g2_2
T_25_16_wire_bram/ram/WCLKE

T_24_17_wire_logic_cluster/lc_4/out
T_23_17_sp4_h_l_0
T_26_13_sp4_v_t_43
T_25_14_lc_trk_g3_3
T_25_14_wire_bram/ram/WCLKE

End 

Net : M_this_oam_ram_write_data_8
T_23_5_wire_logic_cluster/lc_4/out
T_24_5_sp12_h_l_0
T_25_5_lc_trk_g0_4
T_25_5_wire_bram/ram/WDATA_8

End 

Net : this_vga_signals.N_419_0
T_18_20_wire_logic_cluster/lc_1/out
T_14_20_sp12_h_l_1
T_23_20_lc_trk_g0_5
T_23_20_wire_logic_cluster/lc_6/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_19_20_sp4_h_l_2
T_22_16_sp4_v_t_39
T_22_19_lc_trk_g0_7
T_22_19_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_1/out
T_17_20_sp4_h_l_10
T_20_16_sp4_v_t_47
T_20_19_lc_trk_g1_7
T_20_19_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_N_4LZ0Z6
T_24_21_wire_logic_cluster/lc_1/out
T_20_21_sp12_h_l_1
T_20_21_lc_trk_g1_2
T_20_21_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_N_3LZ0Z4
T_23_20_wire_logic_cluster/lc_6/out
T_24_21_lc_trk_g2_6
T_24_21_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_map_ram_write_data_6
T_14_29_wire_logic_cluster/lc_7/out
T_4_29_sp12_h_l_1
T_8_29_lc_trk_g1_2
T_8_29_wire_bram/ram/WDATA_9

End 

Net : M_this_substate_d_0_sqmuxa
T_20_21_wire_logic_cluster/lc_2/out
T_21_20_sp4_v_t_37
T_18_20_sp4_h_l_0
T_17_20_lc_trk_g1_0
T_17_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.M_this_external_address_qlde_i_0_aZ0Z2
T_22_20_wire_logic_cluster/lc_4/out
T_22_19_lc_trk_g1_4
T_22_19_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_signals.N_745
T_20_20_wire_logic_cluster/lc_0/out
T_20_20_sp4_h_l_5
T_22_20_lc_trk_g3_0
T_22_20_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_0/out
T_20_16_sp4_v_t_37
T_20_17_lc_trk_g2_5
T_20_17_wire_logic_cluster/lc_4/in_3

T_20_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g0_0
T_21_20_wire_logic_cluster/lc_5/in_1

T_20_20_wire_logic_cluster/lc_0/out
T_21_17_sp4_v_t_41
T_21_18_lc_trk_g2_1
T_21_18_wire_logic_cluster/lc_2/in_3

T_20_20_wire_logic_cluster/lc_0/out
T_21_20_lc_trk_g0_0
T_21_20_wire_logic_cluster/lc_2/in_0

End 

Net : N_47
T_22_19_wire_logic_cluster/lc_3/out
T_23_18_sp4_v_t_39
T_20_22_sp4_h_l_7
T_24_22_sp4_h_l_7
T_24_22_lc_trk_g0_2
T_24_22_wire_logic_cluster/lc_5/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_43
T_26_20_lc_trk_g3_3
T_26_20_wire_logic_cluster/lc_2/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_43
T_26_20_lc_trk_g3_3
T_26_20_wire_logic_cluster/lc_2/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_19_sp4_h_l_6
T_26_19_sp4_v_t_46
T_26_21_lc_trk_g3_3
T_26_21_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_16_19_sp12_h_l_1
T_24_19_lc_trk_g0_2
T_24_19_wire_logic_cluster/lc_6/cen

T_22_19_wire_logic_cluster/lc_3/out
T_16_19_sp12_h_l_1
T_24_19_lc_trk_g0_2
T_24_19_wire_logic_cluster/lc_6/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_18_sp4_v_t_39
T_23_22_lc_trk_g0_2
T_23_22_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_18_sp4_v_t_39
T_23_22_lc_trk_g0_2
T_23_22_wire_logic_cluster/lc_3/cen

T_22_19_wire_logic_cluster/lc_3/out
T_23_18_sp4_v_t_39
T_23_22_lc_trk_g0_2
T_23_22_wire_logic_cluster/lc_3/cen

End 

Net : this_ppu.M_count_q_RNO_0Z0Z_7
T_16_17_wire_logic_cluster/lc_7/out
T_15_17_lc_trk_g2_7
T_15_17_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_sprites_address_qc_10_0
T_17_25_wire_logic_cluster/lc_0/out
T_18_25_lc_trk_g1_0
T_18_25_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals_un20_i_a2_4_a3_0_a4_2_1
T_20_18_wire_logic_cluster/lc_7/out
T_20_17_lc_trk_g0_7
T_20_17_input_2_1
T_20_17_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_state_qZ0Z_7
T_23_19_wire_logic_cluster/lc_2/out
T_21_19_sp4_h_l_1
T_20_15_sp4_v_t_36
T_20_18_lc_trk_g0_4
T_20_18_wire_logic_cluster/lc_7/in_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_22_15_sp4_v_t_44
T_21_17_lc_trk_g0_2
T_21_17_wire_logic_cluster/lc_7/in_3

T_23_19_wire_logic_cluster/lc_2/out
T_21_19_sp4_h_l_1
T_21_19_lc_trk_g1_4
T_21_19_wire_logic_cluster/lc_4/in_3

T_23_19_wire_logic_cluster/lc_2/out
T_21_19_sp4_h_l_1
T_20_15_sp4_v_t_36
T_20_17_lc_trk_g2_1
T_20_17_wire_logic_cluster/lc_2/in_3

T_23_19_wire_logic_cluster/lc_2/out
T_21_19_sp4_h_l_1
T_20_19_sp4_v_t_42
T_20_23_lc_trk_g1_7
T_20_23_wire_logic_cluster/lc_5/in_1

T_23_19_wire_logic_cluster/lc_2/out
T_23_19_sp4_h_l_9
T_23_19_lc_trk_g0_4
T_23_19_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_external_address_q_3_0_13
T_24_20_wire_logic_cluster/lc_7/out
T_24_20_sp4_h_l_3
T_26_20_lc_trk_g2_6
T_26_20_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_oam_address_q_c2
T_23_16_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_45
T_23_13_lc_trk_g2_5
T_23_13_wire_logic_cluster/lc_4/in_3

T_23_16_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_45
T_23_14_lc_trk_g2_0
T_23_14_wire_logic_cluster/lc_4/in_0

T_23_16_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_45
T_23_14_lc_trk_g2_0
T_23_14_wire_logic_cluster/lc_5/in_3

End 

Net : un1_M_this_oam_address_q_c4
T_23_13_wire_logic_cluster/lc_4/out
T_23_5_sp12_v_t_23
T_23_9_lc_trk_g2_0
T_23_9_wire_logic_cluster/lc_7/in_3

T_23_13_wire_logic_cluster/lc_4/out
T_23_9_sp4_v_t_45
T_23_5_sp4_v_t_46
T_22_6_lc_trk_g3_6
T_22_6_wire_logic_cluster/lc_3/in_0

T_23_13_wire_logic_cluster/lc_4/out
T_23_9_sp4_v_t_45
T_23_5_sp4_v_t_46
T_22_6_lc_trk_g3_6
T_22_6_wire_logic_cluster/lc_2/in_3

End 

Net : un1_M_this_oam_address_q_c6
T_23_9_wire_logic_cluster/lc_7/out
T_24_9_lc_trk_g0_7
T_24_9_wire_logic_cluster/lc_0/in_3

T_23_9_wire_logic_cluster/lc_7/out
T_24_9_lc_trk_g0_7
T_24_9_wire_logic_cluster/lc_2/in_3

End 

Net : N_312_0
T_23_20_wire_logic_cluster/lc_1/out
T_24_20_sp4_h_l_2
T_26_20_lc_trk_g3_7
T_26_20_wire_logic_cluster/lc_7/in_3

End 

Net : N_760
T_23_22_wire_logic_cluster/lc_5/out
T_24_18_sp4_v_t_46
T_24_20_lc_trk_g3_3
T_24_20_wire_logic_cluster/lc_7/in_1

T_23_22_wire_logic_cluster/lc_5/out
T_24_18_sp4_v_t_46
T_23_20_lc_trk_g0_0
T_23_20_wire_logic_cluster/lc_1/in_1

T_23_22_wire_logic_cluster/lc_5/out
T_23_18_sp4_v_t_47
T_23_20_lc_trk_g2_2
T_23_20_wire_logic_cluster/lc_3/in_3

T_23_22_wire_logic_cluster/lc_5/out
T_24_18_sp4_v_t_46
T_24_19_lc_trk_g3_6
T_24_19_wire_logic_cluster/lc_3/in_0

T_23_22_wire_logic_cluster/lc_5/out
T_23_22_lc_trk_g2_5
T_23_22_wire_logic_cluster/lc_4/in_3

T_23_22_wire_logic_cluster/lc_5/out
T_24_22_lc_trk_g1_5
T_24_22_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.N_1417_0_cascade_
T_17_17_wire_logic_cluster/lc_6/ltout
T_17_17_wire_logic_cluster/lc_7/in_2

End 

Net : bfn_10_28_0_
T_10_28_wire_logic_cluster/carry_in_mux/cout
T_10_28_wire_logic_cluster/lc_0/in_3

Net : M_this_sprites_address_qc_4_0
T_17_21_wire_logic_cluster/lc_2/out
T_17_21_lc_trk_g2_2
T_17_21_wire_logic_cluster/lc_1/in_1

End 

Net : M_this_sprites_address_qc_11_0
T_17_25_wire_logic_cluster/lc_6/out
T_18_25_lc_trk_g0_6
T_18_25_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_ram_write_data_17
T_22_7_wire_logic_cluster/lc_6/out
T_22_4_sp4_v_t_36
T_23_8_sp4_h_l_1
T_25_8_lc_trk_g3_4
T_25_8_wire_bram/ram/WDATA_1

End 

Net : M_this_oam_ram_write_data_3
T_23_7_wire_logic_cluster/lc_3/out
T_23_6_sp4_v_t_38
T_24_6_sp4_h_l_3
T_25_6_lc_trk_g2_3
T_25_6_wire_bram/ram/WDATA_3

End 

Net : this_vga_signals.N_665_1
T_21_20_wire_logic_cluster/lc_5/out
T_22_20_sp4_h_l_10
T_24_20_lc_trk_g3_7
T_24_20_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_state_d62_8_cascade_
T_22_21_wire_logic_cluster/lc_0/ltout
T_22_21_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_qZ0Z_2
T_21_20_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g2_0
T_22_21_wire_logic_cluster/lc_0/in_0

T_21_20_wire_logic_cluster/lc_0/out
T_21_18_sp4_v_t_45
T_21_22_lc_trk_g1_0
T_21_22_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_sprites_address_q_0_0_i_496_cascade_
T_18_22_wire_logic_cluster/lc_0/ltout
T_18_22_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_qZ0Z_1
T_22_22_wire_logic_cluster/lc_0/out
T_22_21_lc_trk_g1_0
T_22_21_wire_logic_cluster/lc_0/in_1

T_22_22_wire_logic_cluster/lc_0/out
T_21_22_lc_trk_g3_0
T_21_22_input_2_1
T_21_22_wire_logic_cluster/lc_1/in_2

T_22_22_wire_logic_cluster/lc_0/out
T_22_22_lc_trk_g1_0
T_22_22_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_oam_ram_write_data_22
T_24_7_wire_logic_cluster/lc_4/out
T_25_5_sp4_v_t_36
T_25_8_lc_trk_g0_4
T_25_8_wire_bram/ram/WDATA_6

End 

Net : M_this_oam_ram_write_data_14
T_26_5_wire_logic_cluster/lc_3/out
T_26_5_sp4_h_l_11
T_25_5_lc_trk_g1_3
T_25_5_wire_bram/ram/WDATA_14

End 

Net : this_sprites_ram.mem_radregZ0Z_12
T_19_19_wire_logic_cluster/lc_4/out
T_17_19_sp4_h_l_5
T_17_19_lc_trk_g1_0
T_17_19_wire_logic_cluster/lc_5/in_0

T_19_19_wire_logic_cluster/lc_4/out
T_19_19_lc_trk_g2_4
T_19_19_wire_logic_cluster/lc_2/in_0

T_19_19_wire_logic_cluster/lc_4/out
T_18_19_lc_trk_g3_4
T_18_19_wire_logic_cluster/lc_3/in_0

T_19_19_wire_logic_cluster/lc_4/out
T_19_15_sp4_v_t_45
T_18_18_lc_trk_g3_5
T_18_18_input_2_4
T_18_18_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_oam_ram_write_data_10
T_23_7_wire_logic_cluster/lc_4/out
T_23_5_sp4_v_t_37
T_24_5_sp4_h_l_0
T_25_5_lc_trk_g2_0
T_25_5_wire_bram/ram/WDATA_10

End 

Net : M_this_oam_ram_write_data_24
T_22_9_wire_logic_cluster/lc_7/out
T_22_7_sp4_v_t_43
T_23_7_sp4_h_l_6
T_25_7_lc_trk_g3_3
T_25_7_wire_bram/ram/WDATA_8

End 

Net : M_this_oam_ram_write_data_23
T_22_7_wire_logic_cluster/lc_3/out
T_22_4_sp4_v_t_46
T_23_8_sp4_h_l_11
T_25_8_lc_trk_g3_6
T_25_8_wire_bram/ram/WDATA_7

End 

Net : M_this_external_address_q_3_0_12
T_23_20_wire_logic_cluster/lc_3/out
T_23_19_sp4_v_t_38
T_23_22_lc_trk_g0_6
T_23_22_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_data_count_qZ0Z_3
T_22_22_wire_logic_cluster/lc_1/out
T_22_21_lc_trk_g1_1
T_22_21_input_2_0
T_22_21_wire_logic_cluster/lc_0/in_2

T_22_22_wire_logic_cluster/lc_1/out
T_21_22_lc_trk_g2_1
T_21_22_input_2_3
T_21_22_wire_logic_cluster/lc_3/in_2

T_22_22_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g3_1
T_22_22_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_map_ram_write_data_4
T_9_28_wire_logic_cluster/lc_4/out
T_9_27_sp4_v_t_40
T_8_30_lc_trk_g3_0
T_8_30_wire_bram/ram/WDATA_1

End 

Net : N_1318_tz_0
T_17_24_wire_logic_cluster/lc_5/out
T_18_22_sp4_v_t_38
T_17_23_lc_trk_g2_6
T_17_23_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals.N_415_0
T_16_24_wire_logic_cluster/lc_3/out
T_16_24_sp4_h_l_11
T_17_24_lc_trk_g2_3
T_17_24_wire_logic_cluster/lc_5/in_0

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_sp4_h_l_11
T_19_20_sp4_v_t_46
T_18_21_lc_trk_g3_6
T_18_21_input_2_5
T_18_21_wire_logic_cluster/lc_5/in_2

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_sp4_h_l_11
T_20_24_sp4_h_l_2
T_19_24_lc_trk_g1_2
T_19_24_wire_logic_cluster/lc_2/in_1

T_16_24_wire_logic_cluster/lc_3/out
T_17_21_sp4_v_t_47
T_17_22_lc_trk_g2_7
T_17_22_wire_logic_cluster/lc_0/in_1

T_16_24_wire_logic_cluster/lc_3/out
T_17_21_sp4_v_t_47
T_17_22_lc_trk_g2_7
T_17_22_input_2_1
T_17_22_wire_logic_cluster/lc_1/in_2

T_16_24_wire_logic_cluster/lc_3/out
T_16_24_sp4_h_l_11
T_19_20_sp4_v_t_46
T_18_22_lc_trk_g0_0
T_18_22_input_2_0
T_18_22_wire_logic_cluster/lc_0/in_2

T_16_24_wire_logic_cluster/lc_3/out
T_17_20_sp4_v_t_42
T_17_21_lc_trk_g3_2
T_17_21_wire_logic_cluster/lc_0/in_1

End 

Net : this_sprites_ram.mem_WE_2
T_24_20_wire_logic_cluster/lc_5/out
T_25_16_sp4_v_t_46
T_25_20_sp4_v_t_46
T_25_24_lc_trk_g1_3
T_25_24_wire_bram/ram/WCLKE

T_24_20_wire_logic_cluster/lc_5/out
T_25_19_sp4_v_t_43
T_25_22_lc_trk_g1_3
T_25_22_wire_bram/ram/WCLKE

End 

Net : M_this_oam_ram_write_data_11
T_23_9_wire_logic_cluster/lc_5/out
T_23_5_sp4_v_t_47
T_24_5_sp4_h_l_3
T_25_5_lc_trk_g2_3
T_25_5_wire_bram/ram/WDATA_11

End 

Net : N_49
T_16_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_3
T_25_20_sp4_v_t_38
T_24_22_lc_trk_g0_3
T_24_22_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_6
T_25_16_sp4_v_t_43
T_24_19_lc_trk_g3_3
T_24_19_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_27_17_sp4_v_t_47
T_26_21_lc_trk_g2_2
T_26_21_wire_logic_cluster/lc_0/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_27_17_sp4_v_t_47
T_26_21_lc_trk_g2_2
T_26_21_wire_logic_cluster/lc_2/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_27_17_sp4_v_t_47
T_26_21_lc_trk_g2_2
T_26_21_wire_logic_cluster/lc_4/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_27_17_sp4_v_t_47
T_26_21_lc_trk_g2_2
T_26_21_wire_logic_cluster/lc_6/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_11
T_26_20_sp4_h_l_7
T_26_20_lc_trk_g1_2
T_26_20_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_11
T_26_20_sp4_h_l_7
T_26_20_lc_trk_g1_2
T_26_20_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_17_20_sp4_v_t_47
T_18_20_sp4_h_l_3
T_22_20_sp4_h_l_6
T_25_16_sp4_v_t_43
T_24_19_lc_trk_g3_3
T_24_19_wire_logic_cluster/lc_3/in_3

T_16_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_21_22_sp4_h_l_5
T_23_22_lc_trk_g3_0
T_23_22_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_26_21_lc_trk_g2_7
T_26_21_wire_logic_cluster/lc_1/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_26_21_lc_trk_g2_7
T_26_21_wire_logic_cluster/lc_3/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_26_21_lc_trk_g2_7
T_26_21_wire_logic_cluster/lc_5/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_14_21_sp12_h_l_1
T_24_21_sp4_h_l_10
T_26_21_lc_trk_g2_7
T_26_21_wire_logic_cluster/lc_7/in_0

T_16_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_21_22_sp4_h_l_5
T_23_22_lc_trk_g3_0
T_23_22_wire_logic_cluster/lc_6/in_1

T_16_21_wire_logic_cluster/lc_7/out
T_16_18_sp4_v_t_38
T_17_22_sp4_h_l_9
T_21_22_sp4_h_l_5
T_23_22_lc_trk_g3_0
T_23_22_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_count_qZ0Z_0
T_21_21_wire_logic_cluster/lc_7/out
T_22_21_lc_trk_g0_7
T_22_21_wire_logic_cluster/lc_0/in_3

T_21_21_wire_logic_cluster/lc_7/out
T_21_22_lc_trk_g0_7
T_21_22_wire_logic_cluster/lc_0/in_1

T_21_21_wire_logic_cluster/lc_7/out
T_21_21_lc_trk_g1_7
T_21_21_wire_logic_cluster/lc_7/in_3

End 

Net : this_sprites_ram.mem_WE_14
T_24_17_wire_logic_cluster/lc_3/out
T_25_14_sp4_v_t_47
T_25_10_sp4_v_t_47
T_25_12_lc_trk_g2_2
T_25_12_wire_bram/ram/WCLKE

T_24_17_wire_logic_cluster/lc_3/out
T_25_13_sp4_v_t_42
T_25_9_sp4_v_t_42
T_25_10_lc_trk_g2_2
T_25_10_wire_bram/ram/WCLKE

End 

Net : this_vga_signals.M_this_external_address_q_3_0_0_a4_0_0Z0Z_12
T_23_20_wire_logic_cluster/lc_2/out
T_23_20_lc_trk_g3_2
T_23_20_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_map_ram_write_data_0
T_13_28_wire_logic_cluster/lc_5/out
T_5_28_sp12_h_l_1
T_8_28_lc_trk_g0_1
T_8_28_wire_bram/ram/WDATA_1

End 

Net : N_393_0
T_10_17_wire_logic_cluster/lc_4/out
T_8_17_sp4_h_l_5
T_8_17_lc_trk_g1_0
T_8_17_input0_1
T_8_17_wire_bram/ram/RADDR_6

End 

Net : M_this_sprites_address_qc_2_0
T_17_23_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g2_2
T_17_23_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_state_q_fastZ0Z_9
T_19_18_wire_logic_cluster/lc_4/out
T_20_18_sp4_h_l_8
T_20_18_lc_trk_g1_5
T_20_18_wire_logic_cluster/lc_5/in_1

End 

Net : dma_c4_1
T_20_18_wire_logic_cluster/lc_6/out
T_20_17_lc_trk_g1_6
T_20_17_wire_logic_cluster/lc_2/in_1

End 

Net : N_861_cascade_
T_20_18_wire_logic_cluster/lc_5/ltout
T_20_18_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_state_qZ0Z_12
T_22_17_wire_logic_cluster/lc_7/out
T_22_14_sp4_v_t_38
T_19_18_sp4_h_l_8
T_20_18_lc_trk_g2_0
T_20_18_wire_logic_cluster/lc_6/in_0

T_22_17_wire_logic_cluster/lc_7/out
T_21_17_lc_trk_g3_7
T_21_17_wire_logic_cluster/lc_7/in_1

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_19_19_sp4_h_l_11
T_21_19_lc_trk_g2_6
T_21_19_wire_logic_cluster/lc_4/in_0

T_22_17_wire_logic_cluster/lc_7/out
T_22_15_sp4_v_t_43
T_19_19_sp4_h_l_11
T_20_19_lc_trk_g2_3
T_20_19_wire_logic_cluster/lc_2/in_3

T_22_17_wire_logic_cluster/lc_7/out
T_22_17_lc_trk_g1_7
T_22_17_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals.M_pcounter_q_3_0_cascade_
T_13_17_wire_logic_cluster/lc_1/ltout
T_13_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_ram_write_data_25
T_22_7_wire_logic_cluster/lc_5/out
T_23_7_sp4_h_l_10
T_25_7_lc_trk_g2_7
T_25_7_wire_bram/ram/WDATA_9

End 

Net : this_sprites_ram.mem_radregZ0Z_11
T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_2/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_lc_trk_g3_1
T_17_19_wire_logic_cluster/lc_5/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_17_19_sp4_h_l_7
T_19_19_lc_trk_g3_2
T_19_19_wire_logic_cluster/lc_3/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_3/in_1

T_17_19_wire_logic_cluster/lc_1/out
T_18_19_lc_trk_g1_1
T_18_19_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_wire_logic_cluster/lc_4/in_0

T_17_19_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g3_1
T_18_18_input_2_0
T_18_18_wire_logic_cluster/lc_0/in_2

T_17_19_wire_logic_cluster/lc_1/out
T_18_18_lc_trk_g2_1
T_18_18_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_oam_ram_write_data_28
T_24_8_wire_logic_cluster/lc_6/out
T_25_6_sp4_v_t_40
T_25_7_lc_trk_g2_0
T_25_7_wire_bram/ram/WDATA_12

End 

Net : un1_M_this_map_address_q_cry_6
T_10_27_wire_logic_cluster/lc_6/cout
T_10_27_wire_logic_cluster/lc_7/in_3

Net : M_this_oam_ram_write_data_15
T_24_5_wire_logic_cluster/lc_4/out
T_25_5_lc_trk_g1_4
T_25_5_wire_bram/ram/WDATA_15

End 

Net : N_1412_0
T_21_11_wire_logic_cluster/lc_0/out
T_20_11_sp4_h_l_8
T_24_11_sp4_h_l_11
T_23_7_sp4_v_t_41
T_23_3_sp4_v_t_42
T_23_6_lc_trk_g0_2
T_23_6_wire_logic_cluster/lc_1/cen

T_21_11_wire_logic_cluster/lc_0/out
T_20_11_sp4_h_l_8
T_24_11_sp4_h_l_11
T_23_7_sp4_v_t_41
T_23_3_sp4_v_t_42
T_23_6_lc_trk_g0_2
T_23_6_wire_logic_cluster/lc_1/cen

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_37
T_21_3_sp4_v_t_38
T_21_5_lc_trk_g3_3
T_21_5_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_0/out
T_21_7_sp4_v_t_37
T_21_3_sp4_v_t_38
T_21_5_lc_trk_g3_3
T_21_5_wire_logic_cluster/lc_4/cen

T_21_11_wire_logic_cluster/lc_0/out
T_22_9_sp4_v_t_44
T_19_9_sp4_h_l_3
T_20_9_lc_trk_g3_3
T_20_9_wire_logic_cluster/lc_2/cen

T_21_11_wire_logic_cluster/lc_0/out
T_21_9_sp4_v_t_45
T_18_9_sp4_h_l_2
T_19_9_lc_trk_g2_2
T_19_9_wire_logic_cluster/lc_6/cen

T_21_11_wire_logic_cluster/lc_0/out
T_21_0_span12_vert_20
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_0/cen

T_21_11_wire_logic_cluster/lc_0/out
T_21_0_span12_vert_20
T_21_10_lc_trk_g3_3
T_21_10_wire_logic_cluster/lc_0/cen

End 

Net : M_this_oam_ram_write_data_30
T_24_7_wire_logic_cluster/lc_3/out
T_25_7_lc_trk_g1_3
T_25_7_wire_bram/ram/WDATA_14

End 

Net : M_this_oam_ram_write_data_31
T_24_7_wire_logic_cluster/lc_7/out
T_25_7_lc_trk_g0_7
T_25_7_wire_bram/ram/WDATA_15

End 

Net : M_this_oam_ram_write_data_27
T_26_9_wire_logic_cluster/lc_2/out
T_26_6_sp4_v_t_44
T_25_7_lc_trk_g3_4
T_25_7_wire_bram/ram/WDATA_11

End 

Net : M_this_oam_ram_write_data_29
T_24_7_wire_logic_cluster/lc_2/out
T_25_7_lc_trk_g1_2
T_25_7_wire_bram/ram/WDATA_13

End 

Net : M_this_oam_ram_write_data_20
T_24_7_wire_logic_cluster/lc_1/out
T_25_8_lc_trk_g3_1
T_25_8_wire_bram/ram/WDATA_4

End 

Net : M_this_oam_ram_write_data_5
T_24_6_wire_logic_cluster/lc_5/out
T_25_6_lc_trk_g0_5
T_25_6_wire_bram/ram/WDATA_5

End 

Net : M_this_oam_ram_write_data_9
T_24_6_wire_logic_cluster/lc_7/out
T_25_5_lc_trk_g2_7
T_25_5_wire_bram/ram/WDATA_9

End 

Net : this_sprites_ram.mem_WE_0
T_24_18_wire_logic_cluster/lc_7/out
T_24_16_sp4_v_t_43
T_25_20_sp4_h_l_6
T_25_20_lc_trk_g1_3
T_25_20_wire_bram/ram/WCLKE

T_24_18_wire_logic_cluster/lc_7/out
T_24_18_sp4_h_l_3
T_25_18_lc_trk_g3_3
T_25_18_wire_bram/ram/WCLKE

End 

Net : M_this_oam_ram_write_data_12
T_24_6_wire_logic_cluster/lc_3/out
T_25_5_lc_trk_g3_3
T_25_5_wire_bram/ram/WDATA_12

End 

Net : M_this_oam_ram_write_data_13
T_24_5_wire_logic_cluster/lc_3/out
T_25_5_lc_trk_g0_3
T_25_5_wire_bram/ram/WDATA_13

End 

Net : this_vga_signals.M_pcounter_q_3_1_cascade_
T_13_18_wire_logic_cluster/lc_0/ltout
T_13_18_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_oam_ram_write_data_18
T_24_7_wire_logic_cluster/lc_0/out
T_25_8_lc_trk_g2_0
T_25_8_wire_bram/ram/WDATA_2

End 

Net : N_661
T_20_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_0
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_37
T_22_5_sp4_v_t_45
T_22_6_lc_trk_g2_5
T_22_6_wire_logic_cluster/lc_2/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_0
T_22_13_sp4_v_t_37
T_22_9_sp4_v_t_37
T_22_5_sp4_v_t_45
T_22_6_lc_trk_g2_5
T_22_6_input_2_3
T_22_6_wire_logic_cluster/lc_3/in_2

T_20_17_wire_logic_cluster/lc_4/out
T_13_17_sp12_h_l_0
T_24_5_sp12_v_t_23
T_24_9_lc_trk_g3_0
T_24_9_wire_logic_cluster/lc_0/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_13_17_sp12_h_l_0
T_24_5_sp12_v_t_23
T_24_9_lc_trk_g3_0
T_24_9_wire_logic_cluster/lc_2/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_8
T_24_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_wire_logic_cluster/lc_5/in_1

T_20_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_8
T_24_13_sp4_v_t_45
T_23_14_lc_trk_g3_5
T_23_14_input_2_4
T_23_14_wire_logic_cluster/lc_4/in_2

T_20_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_8
T_24_17_sp4_v_t_36
T_24_19_lc_trk_g2_1
T_24_19_wire_logic_cluster/lc_6/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_19_17_sp4_h_l_0
T_22_13_sp4_v_t_37
T_22_16_lc_trk_g1_5
T_22_16_wire_logic_cluster/lc_1/in_3

T_20_17_wire_logic_cluster/lc_4/out
T_21_17_sp4_h_l_8
T_22_17_lc_trk_g3_0
T_22_17_wire_logic_cluster/lc_7/in_0

T_20_17_wire_logic_cluster/lc_4/out
T_20_9_sp12_v_t_23
T_20_13_lc_trk_g3_0
T_20_13_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_map_ram_write_data_3
T_16_27_wire_logic_cluster/lc_1/out
T_12_27_sp12_h_l_1
T_0_27_span12_horz_2
T_8_27_lc_trk_g1_2
T_8_27_wire_bram/ram/WDATA_13

End 

Net : N_460_0
T_20_19_wire_logic_cluster/lc_3/out
T_21_19_sp4_h_l_6
T_20_19_sp4_v_t_37
T_20_23_lc_trk_g1_0
T_20_23_input_2_5
T_20_23_wire_logic_cluster/lc_5/in_2

T_20_19_wire_logic_cluster/lc_3/out
T_20_19_lc_trk_g1_3
T_20_19_input_2_2
T_20_19_wire_logic_cluster/lc_2/in_2

End 

Net : un1_M_this_map_address_q_cry_5
T_10_27_wire_logic_cluster/lc_5/cout
T_10_27_wire_logic_cluster/lc_6/in_3

Net : this_ppu.M_state_qZ0Z_4
T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_18_15_sp4_v_t_42
T_15_19_sp4_h_l_7
T_14_19_sp4_v_t_36
T_13_21_lc_trk_g0_1
T_13_21_input_2_5
T_13_21_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_21_14_sp4_h_l_6
T_24_10_sp4_v_t_37
T_24_12_lc_trk_g3_0
T_24_12_input_2_1
T_24_12_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_21_14_sp4_h_l_6
T_24_10_sp4_v_t_37
T_24_13_lc_trk_g0_5
T_24_13_input_2_5
T_24_13_wire_logic_cluster/lc_5/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_18_15_sp4_v_t_42
T_19_19_sp4_h_l_7
T_19_19_lc_trk_g0_2
T_19_19_input_2_0
T_19_19_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_23_15_sp4_h_l_9
T_24_15_lc_trk_g3_1
T_24_15_input_2_6
T_24_15_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_18_15_sp4_v_t_42
T_17_19_lc_trk_g1_7
T_17_19_input_2_6
T_17_19_wire_logic_cluster/lc_6/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_10
T_21_14_sp4_h_l_6
T_24_10_sp4_v_t_37
T_24_13_lc_trk_g0_5
T_24_13_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_39
T_17_11_lc_trk_g2_7
T_17_11_input_2_7
T_17_11_wire_logic_cluster/lc_7/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_39
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_0/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_20_15_lc_trk_g2_1
T_20_15_input_2_3
T_20_15_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_17_13_lc_trk_g2_1
T_17_13_input_2_1
T_17_13_wire_logic_cluster/lc_1/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_18_15_sp4_v_t_42
T_19_19_sp4_h_l_7
T_19_19_lc_trk_g0_2
T_19_19_input_2_4
T_19_19_wire_logic_cluster/lc_4/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_18_15_sp4_v_t_42
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_1/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_18_11_sp4_v_t_42
T_19_15_sp4_h_l_1
T_18_15_sp4_v_t_42
T_17_19_lc_trk_g1_7
T_17_19_wire_logic_cluster/lc_3/in_3

T_18_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g2_1
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_6/in_1

End 

Net : N_248
T_20_24_wire_logic_cluster/lc_5/out
T_12_24_sp12_h_l_1
T_23_12_sp12_v_t_22
T_24_12_sp12_h_l_1
T_25_12_lc_trk_g0_5
T_25_12_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_22_22_sp4_h_l_3
T_25_18_sp4_v_t_38
T_25_14_sp4_v_t_46
T_25_16_lc_trk_g2_3
T_25_16_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_22_22_sp4_h_l_3
T_25_18_sp4_v_t_38
T_26_18_sp4_h_l_8
T_25_18_lc_trk_g1_0
T_25_18_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_24_sp4_v_t_38
T_8_26_lc_trk_g0_3
T_8_26_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_18_24_sp4_h_l_7
T_14_24_sp4_h_l_3
T_10_24_sp4_h_l_3
T_9_20_sp4_v_t_45
T_8_22_lc_trk_g0_3
T_8_22_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_21_26_sp4_v_t_46
T_22_30_sp4_h_l_11
T_25_30_sp4_v_t_41
T_25_32_lc_trk_g3_4
T_25_32_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_22_22_sp4_h_l_3
T_25_22_sp4_v_t_45
T_25_26_lc_trk_g1_0
T_25_26_wire_bram/ram/WDATA_3

T_20_24_wire_logic_cluster/lc_5/out
T_21_22_sp4_v_t_38
T_22_22_sp4_h_l_3
T_26_22_sp4_h_l_11
T_25_22_lc_trk_g0_3
T_25_22_wire_bram/ram/WDATA_3

End 

Net : N_560
T_19_27_wire_logic_cluster/lc_5/out
T_20_26_sp4_v_t_43
T_20_22_sp4_v_t_39
T_20_18_sp4_v_t_40
T_20_19_lc_trk_g3_0
T_20_19_input_2_5
T_20_19_wire_logic_cluster/lc_5/in_2

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_sp12_v_t_22
T_10_28_lc_trk_g2_6
T_10_28_wire_logic_cluster/lc_0/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_sp12_v_t_22
T_10_28_lc_trk_g2_6
T_10_28_wire_logic_cluster/lc_1/in_1

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g1_1
T_10_27_wire_logic_cluster/lc_0/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g1_1
T_10_27_wire_logic_cluster/lc_2/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g1_1
T_10_27_wire_logic_cluster/lc_4/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g0_1
T_10_27_wire_logic_cluster/lc_5/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g1_1
T_10_27_wire_logic_cluster/lc_6/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g0_1
T_10_27_wire_logic_cluster/lc_7/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g0_1
T_10_27_wire_logic_cluster/lc_1/in_0

T_19_27_wire_logic_cluster/lc_5/out
T_11_27_sp12_h_l_1
T_10_27_lc_trk_g0_1
T_10_27_wire_logic_cluster/lc_3/in_0

End 

Net : this_ppu.M_state_qZ0Z_5
T_19_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_45
T_21_12_sp4_h_l_1
T_25_12_sp4_h_l_4
T_24_12_lc_trk_g1_4
T_24_12_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_15_17_sp4_h_l_1
T_14_17_sp4_v_t_36
T_13_21_lc_trk_g1_1
T_13_21_wire_logic_cluster/lc_5/in_3

T_19_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_45
T_21_12_sp4_h_l_1
T_24_12_sp4_v_t_36
T_24_15_lc_trk_g1_4
T_24_15_wire_logic_cluster/lc_6/in_3

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_23_13_sp4_h_l_1
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_5/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_9_sp4_v_t_36
T_17_11_lc_trk_g0_1
T_17_11_wire_logic_cluster/lc_7/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_18_17_sp4_v_t_44
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_6/in_3

T_19_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_45
T_20_16_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_0/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_15_13_sp4_h_l_9
T_17_13_lc_trk_g2_4
T_17_13_wire_logic_cluster/lc_1/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_9_sp4_v_t_36
T_17_11_lc_trk_g0_1
T_17_11_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_23_13_sp4_h_l_1
T_24_13_lc_trk_g3_1
T_24_13_wire_logic_cluster/lc_0/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_18_17_lc_trk_g0_1
T_18_17_wire_logic_cluster/lc_4/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_45
T_20_15_lc_trk_g1_5
T_20_15_wire_logic_cluster/lc_3/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_lc_trk_g2_6
T_19_13_wire_logic_cluster/lc_1/in_1

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_18_17_sp4_v_t_44
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_19_13_sp4_h_l_1
T_18_13_sp4_v_t_36
T_18_17_sp4_v_t_44
T_17_19_lc_trk_g2_1
T_17_19_wire_logic_cluster/lc_3/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_45
T_20_16_sp4_v_t_45
T_19_19_lc_trk_g3_5
T_19_19_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g2_6
T_18_13_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_map_ram_write_data_2
T_15_27_wire_logic_cluster/lc_7/out
T_5_27_sp12_h_l_1
T_8_27_lc_trk_g0_1
T_8_27_wire_bram/ram/WDATA_9

End 

Net : un1_M_this_map_address_q_cry_4
T_10_27_wire_logic_cluster/lc_4/cout
T_10_27_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_vcounter_q_cry_8
T_13_13_wire_logic_cluster/lc_0/cout
T_13_13_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_state_qZ0Z_10
T_20_19_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_7/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_20_18_lc_trk_g0_5
T_20_18_wire_logic_cluster/lc_6/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_21_19_lc_trk_g0_5
T_21_19_wire_logic_cluster/lc_4/in_1

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_5/out
T_20_19_lc_trk_g2_5
T_20_19_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_state_qZ0Z_11
T_20_19_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_wire_logic_cluster/lc_5/in_0

T_20_19_wire_logic_cluster/lc_4/out
T_20_18_lc_trk_g1_4
T_20_18_input_2_7
T_20_18_wire_logic_cluster/lc_7/in_2

T_20_19_wire_logic_cluster/lc_4/out
T_19_20_lc_trk_g1_4
T_19_20_input_2_3
T_19_20_wire_logic_cluster/lc_3/in_2

T_20_19_wire_logic_cluster/lc_4/out
T_21_19_sp4_h_l_8
T_22_19_lc_trk_g2_0
T_22_19_wire_logic_cluster/lc_1/in_3

T_20_19_wire_logic_cluster/lc_4/out
T_20_19_lc_trk_g0_4
T_20_19_wire_logic_cluster/lc_4/in_0

End 

Net : N_1396_0
T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_25_10_sp4_v_t_36
T_25_6_sp4_v_t_44
T_24_8_lc_trk_g0_2
T_24_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_25_10_sp4_v_t_36
T_25_6_sp4_v_t_44
T_24_8_lc_trk_g0_2
T_24_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_7_sp4_v_t_42
T_22_8_lc_trk_g2_2
T_22_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_11_sp4_v_t_42
T_22_7_sp4_v_t_42
T_22_8_lc_trk_g2_2
T_22_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_47
T_21_8_lc_trk_g2_2
T_21_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_47
T_21_8_lc_trk_g2_2
T_21_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_10_sp4_v_t_39
T_22_6_sp4_v_t_47
T_21_8_lc_trk_g2_2
T_21_8_wire_logic_cluster/lc_0/cen

T_22_14_wire_logic_cluster/lc_1/out
T_22_14_sp4_h_l_7
T_24_14_lc_trk_g2_2
T_24_14_wire_logic_cluster/lc_0/cen

End 

Net : M_this_sprites_address_qc_1_0_cascade_
T_18_22_wire_logic_cluster/lc_6/ltout
T_18_22_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_oam_ram_write_data_21
T_24_8_wire_logic_cluster/lc_7/out
T_25_8_lc_trk_g0_7
T_25_8_wire_bram/ram/WDATA_5

End 

Net : M_this_oam_ram_write_data_26
T_24_11_wire_logic_cluster/lc_6/out
T_25_10_sp4_v_t_45
T_25_6_sp4_v_t_46
T_25_7_lc_trk_g2_6
T_25_7_wire_bram/ram/WDATA_10

End 

Net : N_1404_0
T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_25_7_sp4_h_l_11
T_26_7_lc_trk_g3_3
T_26_7_wire_logic_cluster/lc_0/cen

T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_25_7_sp4_h_l_11
T_26_7_lc_trk_g3_3
T_26_7_wire_logic_cluster/lc_0/cen

T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_25_7_sp4_h_l_11
T_26_7_lc_trk_g3_3
T_26_7_wire_logic_cluster/lc_0/cen

T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_23_10_lc_trk_g3_3
T_23_10_wire_logic_cluster/lc_7/cen

T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_24_10_lc_trk_g1_3
T_24_10_wire_logic_cluster/lc_2/cen

T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_23_8_lc_trk_g3_3
T_23_8_wire_logic_cluster/lc_1/cen

T_22_11_wire_logic_cluster/lc_4/out
T_21_11_sp4_h_l_0
T_24_7_sp4_v_t_43
T_23_8_lc_trk_g3_3
T_23_8_wire_logic_cluster/lc_1/cen

T_22_11_wire_logic_cluster/lc_4/out
T_23_11_sp12_h_l_0
T_23_11_lc_trk_g1_3
T_23_11_wire_logic_cluster/lc_6/cen

End 

Net : un1_M_this_map_address_q_cry_3
T_10_27_wire_logic_cluster/lc_3/cout
T_10_27_wire_logic_cluster/lc_4/in_3

Net : M_this_sprites_address_qZ0Z_2
T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_20_19_sp4_v_t_36
T_19_22_lc_trk_g2_4
T_19_22_input_2_2
T_19_22_wire_logic_cluster/lc_2/in_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_26_12_sp4_h_l_8
T_25_12_sp4_v_t_39
T_25_16_sp4_v_t_40
T_25_18_lc_trk_g2_5
T_25_18_input0_5
T_25_18_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_22_12_sp4_h_l_4
T_25_8_sp4_v_t_41
T_25_10_lc_trk_g3_4
T_25_10_input0_5
T_25_10_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_26_12_sp4_h_l_8
T_25_12_sp4_v_t_39
T_25_14_lc_trk_g3_2
T_25_14_input0_5
T_25_14_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_26_12_sp4_h_l_8
T_25_12_sp4_v_t_39
T_25_16_lc_trk_g1_2
T_25_16_input0_5
T_25_16_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_17_23_lc_trk_g0_2
T_17_23_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_10
T_25_19_sp4_v_t_41
T_25_23_sp4_v_t_42
T_25_27_sp4_v_t_38
T_25_28_lc_trk_g3_6
T_25_28_input0_5
T_25_28_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_24_lc_trk_g1_1
T_17_24_wire_logic_cluster/lc_5/in_1

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_2
T_21_23_sp4_v_t_39
T_22_27_sp4_h_l_8
T_25_27_sp4_v_t_45
T_25_30_lc_trk_g0_5
T_25_30_input0_5
T_25_30_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_10
T_25_19_sp4_v_t_41
T_25_23_sp4_v_t_42
T_25_26_lc_trk_g1_2
T_25_26_input0_5
T_25_26_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_13_23_sp4_h_l_10
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_41
T_8_24_lc_trk_g2_1
T_8_24_input0_5
T_8_24_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_13_23_sp4_h_l_10
T_9_23_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_22_lc_trk_g0_7
T_8_22_input0_5
T_8_22_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_13_23_sp4_h_l_10
T_9_23_sp4_h_l_10
T_8_23_sp4_v_t_41
T_8_26_lc_trk_g0_1
T_8_26_input0_5
T_8_26_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_sp4_h_l_7
T_13_23_sp4_h_l_10
T_9_23_sp4_h_l_10
T_8_19_sp4_v_t_47
T_8_20_lc_trk_g2_7
T_8_20_input0_5
T_8_20_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_23_lc_trk_g0_1
T_17_23_wire_logic_cluster/lc_2/in_1

T_17_23_wire_logic_cluster/lc_1/out
T_17_12_sp12_v_t_22
T_18_24_sp12_h_l_1
T_25_24_lc_trk_g0_1
T_25_24_input0_5
T_25_24_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_20_sp12_v_t_22
T_18_32_sp12_h_l_1
T_25_32_lc_trk_g0_1
T_25_32_input0_5
T_25_32_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_17_12_sp12_v_t_22
T_18_12_sp12_h_l_1
T_25_12_lc_trk_g0_1
T_25_12_input0_5
T_25_12_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_10
T_25_19_sp4_v_t_41
T_25_22_lc_trk_g0_1
T_25_22_input0_5
T_25_22_wire_bram/ram/WADDR_2

T_17_23_wire_logic_cluster/lc_1/out
T_18_23_sp4_h_l_2
T_22_23_sp4_h_l_10
T_25_19_sp4_v_t_41
T_25_20_lc_trk_g2_1
T_25_20_input0_5
T_25_20_wire_bram/ram/WADDR_2

End 

Net : M_this_oam_ram_write_data_19
T_24_11_wire_logic_cluster/lc_7/out
T_24_8_sp4_v_t_38
T_25_8_sp4_h_l_8
T_25_8_lc_trk_g0_5
T_25_8_wire_bram/ram/WDATA_3

End 

Net : M_this_map_ram_write_data_1
T_12_27_wire_logic_cluster/lc_3/out
T_12_24_sp4_v_t_46
T_9_28_sp4_h_l_4
T_8_28_lc_trk_g1_4
T_8_28_wire_bram/ram/WDATA_5

End 

Net : M_this_map_ram_write_data_5
T_12_27_wire_logic_cluster/lc_7/out
T_12_26_sp4_v_t_46
T_9_30_sp4_h_l_4
T_8_30_lc_trk_g1_4
T_8_30_wire_bram/ram/WDATA_5

End 

Net : M_this_substate_qZ0
T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp4_h_l_8
T_22_20_sp4_h_l_4
T_23_20_lc_trk_g3_4
T_23_20_wire_logic_cluster/lc_6/in_1

T_17_20_wire_logic_cluster/lc_4/out
T_18_20_sp4_h_l_8
T_22_20_sp4_h_l_4
T_21_20_sp4_v_t_41
T_20_21_lc_trk_g3_1
T_20_21_wire_logic_cluster/lc_7/in_3

T_17_20_wire_logic_cluster/lc_4/out
T_17_20_lc_trk_g0_4
T_17_20_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_sprites_address_qc_3_0_cascade_
T_17_23_wire_logic_cluster/lc_6/ltout
T_17_23_wire_logic_cluster/lc_7/in_2

End 

Net : N_861
T_20_18_wire_logic_cluster/lc_5/out
T_18_18_sp4_h_l_7
T_17_18_sp4_v_t_36
T_16_21_lc_trk_g2_4
T_16_21_wire_logic_cluster/lc_7/in_1

End 

Net : un1_M_this_map_address_q_cry_2
T_10_27_wire_logic_cluster/lc_2/cout
T_10_27_wire_logic_cluster/lc_3/in_3

Net : M_this_sprites_address_qZ0Z_3
T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_19_22_lc_trk_g3_3
T_19_22_wire_logic_cluster/lc_3/in_1

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_18_sp4_v_t_42
T_25_14_sp4_v_t_42
T_25_10_sp4_v_t_42
T_26_10_sp4_h_l_7
T_25_10_lc_trk_g1_7
T_25_10_input0_4
T_25_10_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_18_sp4_v_t_42
T_25_14_sp4_v_t_42
T_25_10_sp4_v_t_42
T_25_12_lc_trk_g3_7
T_25_12_input0_4
T_25_12_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_18_sp4_v_t_42
T_25_14_sp4_v_t_42
T_26_14_sp4_h_l_7
T_25_14_lc_trk_g1_7
T_25_14_input0_4
T_25_14_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_22_sp4_v_t_42
T_25_26_sp4_v_t_38
T_25_30_sp4_v_t_43
T_25_32_lc_trk_g2_6
T_25_32_input0_4
T_25_32_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_22_sp4_v_t_42
T_25_26_sp4_v_t_38
T_25_28_lc_trk_g3_3
T_25_28_input0_4
T_25_28_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_22_sp4_v_t_42
T_25_26_sp4_v_t_38
T_25_30_lc_trk_g1_3
T_25_30_input0_4
T_25_30_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_18_sp4_v_t_42
T_25_14_sp4_v_t_42
T_25_16_lc_trk_g3_7
T_25_16_input0_4
T_25_16_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_18_sp4_v_t_42
T_26_18_sp4_h_l_7
T_25_18_lc_trk_g1_7
T_25_18_input0_4
T_25_18_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_22_sp4_v_t_42
T_25_24_lc_trk_g3_7
T_25_24_input0_4
T_25_24_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_22_sp4_v_t_42
T_25_26_lc_trk_g1_7
T_25_26_input0_4
T_25_26_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_25_18_sp4_v_t_42
T_25_20_lc_trk_g3_7
T_25_20_input0_4
T_25_20_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_7_23_sp12_h_l_1
T_9_23_sp4_h_l_2
T_8_23_sp4_v_t_39
T_8_24_lc_trk_g3_7
T_8_24_input0_4
T_8_24_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_7_23_sp12_h_l_1
T_9_23_sp4_h_l_2
T_8_19_sp4_v_t_39
T_8_22_lc_trk_g1_7
T_8_22_input0_4
T_8_22_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_7_23_sp12_h_l_1
T_9_23_sp4_h_l_2
T_8_23_sp4_v_t_39
T_8_26_lc_trk_g1_7
T_8_26_input0_4
T_8_26_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_7_23_sp12_h_l_1
T_9_23_sp4_h_l_2
T_8_19_sp4_v_t_39
T_8_20_lc_trk_g3_7
T_8_20_input0_4
T_8_20_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g1_7
T_17_22_wire_logic_cluster/lc_2/in_0

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_sp4_v_t_46
T_18_22_sp4_h_l_11
T_22_22_sp4_h_l_7
T_26_22_sp4_h_l_10
T_25_22_lc_trk_g0_2
T_25_22_input0_4
T_25_22_wire_bram/ram/WADDR_3

T_17_23_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g1_7
T_17_22_wire_logic_cluster/lc_0/in_0

T_17_23_wire_logic_cluster/lc_7/out
T_17_23_lc_trk_g0_7
T_17_23_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.M_this_external_address_qlde_i_0_aZ0Z2_cascade_
T_22_20_wire_logic_cluster/lc_4/ltout
T_22_20_wire_logic_cluster/lc_5/in_2

End 

Net : this_ppu.M_state_qZ0Z_0
T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_0
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_7/in_3

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_0
T_16_16_lc_trk_g2_0
T_16_16_wire_logic_cluster/lc_4/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_0
T_19_16_sp4_h_l_3
T_18_16_lc_trk_g1_3
T_18_16_input_2_6
T_18_16_wire_logic_cluster/lc_6/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_0
T_16_16_lc_trk_g2_0
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_sp12_h_l_1
T_17_17_lc_trk_g1_1
T_17_17_wire_logic_cluster/lc_6/in_0

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_0
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_2/in_1

T_14_17_wire_logic_cluster/lc_5/out
T_14_16_sp4_v_t_42
T_15_16_sp4_h_l_0
T_17_16_lc_trk_g2_5
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

T_14_17_wire_logic_cluster/lc_5/out
T_14_17_lc_trk_g2_5
T_14_17_input_2_5
T_14_17_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_oam_address_qZ0Z_0
T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_21_16_sp4_h_l_9
T_23_16_lc_trk_g2_4
T_23_16_wire_logic_cluster/lc_4/in_0

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_21_12_sp4_h_l_9
T_23_12_lc_trk_g3_4
T_23_12_wire_logic_cluster/lc_6/in_3

T_20_13_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_37
T_21_11_lc_trk_g2_5
T_21_11_wire_logic_cluster/lc_0/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_21_10_sp4_v_t_37
T_22_14_sp4_h_l_6
T_22_14_lc_trk_g1_3
T_22_14_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_11_sp4_v_t_41
T_21_11_sp4_h_l_9
T_22_11_lc_trk_g2_1
T_22_11_wire_logic_cluster/lc_4/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_12_sp4_v_t_44
T_21_16_sp4_h_l_9
T_22_16_lc_trk_g3_1
T_22_16_wire_logic_cluster/lc_1/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g3_6
T_20_13_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.un13_0_cascade_
T_16_16_wire_logic_cluster/lc_0/ltout
T_16_16_wire_logic_cluster/lc_1/in_2

End 

Net : un1_M_this_map_address_q_cry_1
T_10_27_wire_logic_cluster/lc_1/cout
T_10_27_wire_logic_cluster/lc_2/in_3

Net : this_vga_signals.N_433_0_cascade_
T_21_19_wire_logic_cluster/lc_4/ltout
T_21_19_wire_logic_cluster/lc_5/in_2

End 

Net : this_vga_signals.M_this_external_address_q_3_0_0_a4_0_0Z0Z_12_cascade_
T_23_20_wire_logic_cluster/lc_2/ltout
T_23_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_lcounter_d_0_sqmuxa
T_14_17_wire_logic_cluster/lc_2/out
T_15_14_sp4_v_t_45
T_15_10_sp4_v_t_41
T_15_12_lc_trk_g2_4
T_15_12_input_2_4
T_15_12_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_sprites_address_qZ0Z_4
T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_19_22_lc_trk_g2_1
T_19_22_wire_logic_cluster/lc_4/in_1

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_22_30_sp4_h_l_4
T_25_30_sp4_v_t_44
T_25_26_sp4_v_t_37
T_25_28_lc_trk_g3_0
T_25_28_input0_3
T_25_28_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_22_14_sp4_v_t_37
T_22_10_sp4_v_t_37
T_23_10_sp4_h_l_0
T_26_10_sp4_v_t_37
T_25_12_lc_trk_g1_0
T_25_12_input0_3
T_25_12_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_22_14_sp4_v_t_37
T_22_10_sp4_v_t_37
T_23_10_sp4_h_l_0
T_26_10_sp4_v_t_37
T_25_14_lc_trk_g1_0
T_25_14_input0_3
T_25_14_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_14_22_sp4_h_l_1
T_10_22_sp4_h_l_4
T_9_22_sp4_v_t_41
T_6_26_sp4_h_l_9
T_8_26_lc_trk_g3_4
T_8_26_input0_3
T_8_26_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_22_30_sp4_h_l_4
T_25_30_sp4_v_t_44
T_25_32_lc_trk_g2_1
T_25_32_input0_3
T_25_32_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_22_14_sp4_v_t_37
T_22_10_sp4_v_t_37
T_23_10_sp4_h_l_0
T_25_10_lc_trk_g2_5
T_25_10_input0_3
T_25_10_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_14_22_sp4_h_l_1
T_10_22_sp4_h_l_4
T_9_18_sp4_v_t_44
T_8_20_lc_trk_g2_1
T_8_20_input0_3
T_8_20_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_14_22_sp4_h_l_1
T_10_22_sp4_h_l_4
T_9_22_sp4_v_t_41
T_8_24_lc_trk_g1_4
T_8_24_input0_3
T_8_24_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_14_22_sp4_h_l_1
T_10_22_sp4_h_l_4
T_6_22_sp4_h_l_0
T_8_22_lc_trk_g2_5
T_8_22_input0_3
T_8_22_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_23_18_sp4_h_l_6
T_26_14_sp4_v_t_43
T_25_16_lc_trk_g1_6
T_25_16_input0_3
T_25_16_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_23_18_sp4_h_l_6
T_26_18_sp4_v_t_46
T_25_20_lc_trk_g2_3
T_25_20_input0_3
T_25_20_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_22_22_sp4_h_l_4
T_25_22_sp4_v_t_44
T_25_24_lc_trk_g2_1
T_25_24_input0_3
T_25_24_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp4_v_t_42
T_18_22_sp4_h_l_1
T_22_22_sp4_h_l_4
T_25_22_sp4_v_t_44
T_25_26_lc_trk_g0_1
T_25_26_input0_3
T_25_26_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_23_18_sp4_h_l_6
T_26_18_sp4_v_t_46
T_25_22_lc_trk_g2_3
T_25_22_input0_3
T_25_22_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_wire_logic_cluster/lc_4/in_0

T_17_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_input_2_2
T_17_21_wire_logic_cluster/lc_2/in_2

T_17_21_wire_logic_cluster/lc_1/out
T_17_18_sp12_v_t_22
T_18_30_sp12_h_l_1
T_25_30_lc_trk_g0_1
T_25_30_input0_3
T_25_30_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_18_18_sp4_v_t_43
T_19_18_sp4_h_l_6
T_23_18_sp4_h_l_6
T_25_18_lc_trk_g2_3
T_25_18_input0_3
T_25_18_wire_bram/ram/WADDR_4

T_17_21_wire_logic_cluster/lc_1/out
T_17_21_lc_trk_g3_1
T_17_21_input_2_0
T_17_21_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_433_0
T_21_19_wire_logic_cluster/lc_4/out
T_21_19_lc_trk_g0_4
T_21_19_wire_logic_cluster/lc_7/in_1

T_21_19_wire_logic_cluster/lc_4/out
T_22_19_sp4_h_l_8
T_23_19_lc_trk_g2_0
T_23_19_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_data_count_q_s_15
T_21_23_wire_logic_cluster/lc_7/out
T_22_21_sp4_v_t_42
T_19_21_sp4_h_l_1
T_21_21_lc_trk_g2_4
T_21_21_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_data_count_q_cry_14
T_21_23_wire_logic_cluster/lc_6/cout
T_21_23_wire_logic_cluster/lc_7/in_3

End 

Net : un1_M_this_map_address_q_cry_0
T_10_27_wire_logic_cluster/lc_0/cout
T_10_27_wire_logic_cluster/lc_1/in_3

Net : M_this_substate_d_0_sqmuxa_cascade_
T_20_21_wire_logic_cluster/lc_2/ltout
T_20_21_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_sprites_address_qZ0Z_5
T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_19_22_lc_trk_g1_5
T_19_22_wire_logic_cluster/lc_5/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_18_sp4_v_t_39
T_23_18_sp4_h_l_2
T_26_14_sp4_v_t_39
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_39
T_23_10_sp4_h_l_8
T_25_10_lc_trk_g3_5
T_25_10_input0_2
T_25_10_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_18_sp4_v_t_39
T_23_18_sp4_h_l_2
T_26_14_sp4_v_t_39
T_23_14_sp4_h_l_2
T_26_10_sp4_v_t_39
T_25_12_lc_trk_g0_2
T_25_12_input0_2
T_25_12_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_18_sp4_v_t_39
T_23_18_sp4_h_l_2
T_26_14_sp4_v_t_39
T_23_14_sp4_h_l_2
T_25_14_lc_trk_g3_7
T_25_14_input0_2
T_25_14_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_18_sp4_v_t_39
T_23_18_sp4_h_l_2
T_26_14_sp4_v_t_39
T_25_16_lc_trk_g0_2
T_25_16_input0_2
T_25_16_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_22_sp4_v_t_36
T_26_26_sp4_v_t_36
T_26_30_sp4_v_t_36
T_25_32_lc_trk_g1_1
T_25_32_input0_2
T_25_32_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_22_sp4_v_t_36
T_26_26_sp4_v_t_44
T_25_28_lc_trk_g0_2
T_25_28_input0_2
T_25_28_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_22_sp4_v_t_36
T_26_26_sp4_v_t_36
T_25_30_lc_trk_g1_1
T_25_30_input0_2
T_25_30_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_38
T_8_25_sp4_v_t_46
T_8_26_lc_trk_g2_6
T_8_26_input0_2
T_8_26_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_18_sp4_v_t_39
T_23_18_sp4_h_l_2
T_25_18_lc_trk_g3_7
T_25_18_input0_2
T_25_18_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_21_lc_trk_g0_6
T_18_21_input_2_2
T_18_21_wire_logic_cluster/lc_2/in_2

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_18_21_lc_trk_g0_5
T_18_21_wire_logic_cluster/lc_5/in_0

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_18_sp4_v_t_39
T_25_20_lc_trk_g0_2
T_25_20_input0_2
T_25_20_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_22_sp4_v_t_36
T_25_24_lc_trk_g1_1
T_25_24_input0_2
T_25_24_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_26_22_sp4_v_t_36
T_25_26_lc_trk_g1_1
T_25_26_input0_2
T_25_26_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_38
T_8_22_lc_trk_g2_6
T_8_22_input0_2
T_8_22_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_17_sp4_v_t_38
T_8_20_lc_trk_g0_6
T_8_20_input0_2
T_8_20_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_8_21_sp12_h_l_0
T_9_21_sp4_h_l_3
T_8_21_sp4_v_t_38
T_8_24_lc_trk_g0_6
T_8_24_input0_2
T_8_24_wire_bram/ram/WADDR_5

T_17_21_wire_logic_cluster/lc_6/out
T_17_22_lc_trk_g0_6
T_17_22_wire_logic_cluster/lc_3/in_1

T_17_21_wire_logic_cluster/lc_6/out
T_18_18_sp4_v_t_37
T_19_22_sp4_h_l_0
T_23_22_sp4_h_l_8
T_25_22_lc_trk_g3_5
T_25_22_input0_2
T_25_22_wire_bram/ram/WADDR_5

End 

Net : M_this_sprites_address_qZ0Z_0
T_18_22_wire_logic_cluster/lc_1/out
T_19_22_lc_trk_g0_1
T_19_22_wire_logic_cluster/lc_0/in_1

T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_4/in_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_14_22_sp4_h_l_0
T_10_22_sp4_h_l_0
T_9_22_sp4_v_t_43
T_8_24_lc_trk_g1_6
T_8_24_input0_7
T_8_24_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_14_22_sp4_h_l_0
T_10_22_sp4_h_l_0
T_9_18_sp4_v_t_37
T_8_20_lc_trk_g1_0
T_8_20_input0_7
T_8_20_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_14_22_sp4_h_l_0
T_10_22_sp4_h_l_0
T_9_22_sp4_v_t_43
T_8_26_lc_trk_g1_6
T_8_26_input0_7
T_8_26_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_26_10_sp12_h_l_1
T_25_10_lc_trk_g0_1
T_25_10_input0_7
T_25_10_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_19_22_sp4_h_l_2
T_23_22_sp4_h_l_10
T_26_22_sp4_v_t_38
T_23_26_sp4_h_l_8
T_25_26_lc_trk_g2_5
T_25_26_input0_7
T_25_26_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_18_21_lc_trk_g1_1
T_18_21_wire_logic_cluster/lc_4/in_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_2_22_sp12_h_l_1
T_8_22_lc_trk_g1_6
T_8_22_input0_7
T_8_22_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_25_18_lc_trk_g2_1
T_25_18_input0_7
T_25_18_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_25_16_lc_trk_g2_5
T_25_16_input0_7
T_25_16_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_25_14_lc_trk_g2_1
T_25_14_input0_7
T_25_14_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_10_sp12_v_t_22
T_25_12_lc_trk_g2_5
T_25_12_input0_7
T_25_12_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_19_22_sp4_h_l_2
T_23_22_sp4_h_l_10
T_26_22_sp4_v_t_38
T_25_24_lc_trk_g0_3
T_25_24_input0_7
T_25_24_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_19_22_sp4_h_l_2
T_23_22_sp4_h_l_10
T_26_18_sp4_v_t_41
T_25_20_lc_trk_g1_4
T_25_20_input0_7
T_25_20_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_22_sp12_v_t_22
T_25_28_lc_trk_g2_5
T_25_28_input0_7
T_25_28_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_22_sp12_v_t_22
T_25_30_lc_trk_g2_1
T_25_30_input0_7
T_25_30_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_14_22_sp12_h_l_1
T_25_22_sp12_v_t_22
T_25_32_lc_trk_g2_5
T_25_32_input0_7
T_25_32_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_19_22_sp4_h_l_2
T_23_22_sp4_h_l_10
T_25_22_lc_trk_g2_7
T_25_22_input0_7
T_25_22_wire_bram/ram/WADDR_0

T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g3_1
T_18_22_wire_logic_cluster/lc_0/in_0

T_18_22_wire_logic_cluster/lc_1/out
T_18_22_lc_trk_g2_1
T_18_22_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_oam_address_qZ0Z_1
T_22_16_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_39
T_23_12_sp4_h_l_7
T_23_12_lc_trk_g1_2
T_23_12_wire_logic_cluster/lc_6/in_1

T_22_16_wire_logic_cluster/lc_1/out
T_23_16_lc_trk_g1_1
T_23_16_input_2_4
T_23_16_wire_logic_cluster/lc_4/in_2

T_22_16_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_39
T_22_8_sp4_v_t_47
T_21_11_lc_trk_g3_7
T_21_11_wire_logic_cluster/lc_0/in_0

T_22_16_wire_logic_cluster/lc_1/out
T_22_5_sp12_v_t_22
T_22_11_lc_trk_g3_5
T_22_11_wire_logic_cluster/lc_4/in_0

T_22_16_wire_logic_cluster/lc_1/out
T_22_12_sp4_v_t_39
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_1/in_0

T_22_16_wire_logic_cluster/lc_1/out
T_22_16_lc_trk_g0_1
T_22_16_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_sprites_address_qZ0Z_11
T_18_25_wire_logic_cluster/lc_7/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_21_20_sp4_h_l_2
T_24_16_sp4_v_t_39
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_4/in_0

T_18_25_wire_logic_cluster/lc_7/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_21_20_sp4_h_l_2
T_24_16_sp4_v_t_39
T_24_17_lc_trk_g3_7
T_24_17_wire_logic_cluster/lc_3/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_21_20_sp4_h_l_2
T_24_16_sp4_v_t_39
T_24_18_lc_trk_g2_2
T_24_18_wire_logic_cluster/lc_7/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp4_h_l_11
T_19_21_sp4_v_t_46
T_16_21_sp4_h_l_5
T_16_21_lc_trk_g1_0
T_16_21_wire_logic_cluster/lc_0/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_18_20_sp12_v_t_22
T_19_20_sp12_h_l_1
T_24_20_lc_trk_g1_5
T_24_20_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_19_22_sp4_v_t_39
T_19_23_lc_trk_g3_7
T_19_23_wire_logic_cluster/lc_3/in_1

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_23_25_lc_trk_g1_1
T_23_25_wire_logic_cluster/lc_7/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp4_h_l_11
T_15_25_lc_trk_g1_3
T_15_25_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_16_25_sp12_h_l_1
T_24_25_lc_trk_g0_2
T_24_25_wire_logic_cluster/lc_5/in_3

T_18_25_wire_logic_cluster/lc_7/out
T_18_24_lc_trk_g0_7
T_18_24_wire_logic_cluster/lc_4/in_1

T_18_25_wire_logic_cluster/lc_7/out
T_19_24_lc_trk_g2_7
T_19_24_input_2_5
T_19_24_wire_logic_cluster/lc_5/in_2

T_18_25_wire_logic_cluster/lc_7/out
T_17_25_lc_trk_g3_7
T_17_25_input_2_6
T_17_25_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.N_2_0_cascade_
T_13_17_wire_logic_cluster/lc_2/ltout
T_13_17_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_count_q_3_0_13_cascade_
T_21_20_wire_logic_cluster/lc_6/ltout
T_21_20_wire_logic_cluster/lc_7/in_2

End 

Net : N_755
T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_6/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_20_lc_trk_g1_4
T_21_20_wire_logic_cluster/lc_2/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_3/in_0

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_5/in_0

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_0/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_2/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_4/in_3

T_21_20_wire_logic_cluster/lc_4/out
T_21_21_lc_trk_g1_4
T_21_21_wire_logic_cluster/lc_6/in_3

End 

Net : this_vga_signals.N_747
T_21_18_wire_logic_cluster/lc_2/out
T_21_15_sp4_v_t_44
T_22_19_sp4_h_l_9
T_23_19_lc_trk_g3_1
T_23_19_input_2_2
T_23_19_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_external_address_q_s_15
T_26_22_wire_logic_cluster/lc_7/out
T_27_19_sp4_v_t_39
T_24_19_sp4_h_l_2
T_24_19_lc_trk_g1_7
T_24_19_input_2_6
T_24_19_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_external_address_q_cry_14
T_26_22_wire_logic_cluster/lc_6/cout
T_26_22_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_external_address_qZ0Z_0
T_26_21_wire_logic_cluster/lc_0/out
T_26_21_lc_trk_g3_0
T_26_21_wire_logic_cluster/lc_0/in_1

T_26_21_wire_logic_cluster/lc_0/out
T_26_17_sp12_v_t_23
T_15_29_sp12_h_l_0
T_18_29_sp4_h_l_5
T_17_29_sp4_v_t_46
T_17_33_lc_trk_g1_3
T_17_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_sprites_address_qZ0Z_1
T_18_22_wire_logic_cluster/lc_7/out
T_19_22_lc_trk_g1_7
T_19_22_wire_logic_cluster/lc_1/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_4_22_sp12_h_l_1
T_6_22_sp4_h_l_2
T_9_22_sp4_v_t_39
T_9_18_sp4_v_t_40
T_8_20_lc_trk_g1_5
T_8_20_input0_6
T_8_20_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_4_22_sp12_h_l_1
T_6_22_sp4_h_l_2
T_9_22_sp4_v_t_39
T_6_26_sp4_h_l_2
T_8_26_lc_trk_g3_7
T_8_26_input0_6
T_8_26_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_18_sp4_v_t_37
T_25_14_sp4_v_t_38
T_25_10_sp4_v_t_38
T_25_12_lc_trk_g3_3
T_25_12_input0_6
T_25_12_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_18_sp4_v_t_37
T_25_14_sp4_v_t_38
T_26_14_sp4_h_l_8
T_25_14_lc_trk_g0_0
T_25_14_input0_6
T_25_14_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_46
T_18_24_lc_trk_g0_6
T_18_24_wire_logic_cluster/lc_7/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_25_26_sp4_v_t_42
T_25_30_sp4_v_t_38
T_25_32_lc_trk_g3_3
T_25_32_input0_6
T_25_32_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_4_22_sp12_h_l_1
T_6_22_sp4_h_l_2
T_9_22_sp4_v_t_39
T_8_24_lc_trk_g0_2
T_8_24_input0_6
T_8_24_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_25_26_sp4_v_t_42
T_25_28_lc_trk_g3_7
T_25_28_input0_6
T_25_28_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_18_sp4_v_t_37
T_25_14_sp4_v_t_38
T_25_16_lc_trk_g3_3
T_25_16_input0_6
T_25_16_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_25_26_sp4_v_t_42
T_25_30_lc_trk_g1_7
T_25_30_input0_6
T_25_30_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_18_sp4_v_t_37
T_26_18_sp4_h_l_5
T_25_18_lc_trk_g1_5
T_25_18_input0_6
T_25_18_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_15_10_sp12_v_t_22
T_16_10_sp12_h_l_1
T_25_10_lc_trk_g1_5
T_25_10_input0_6
T_25_10_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_25_24_lc_trk_g3_3
T_25_24_input0_6
T_25_24_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_18_sp4_v_t_37
T_25_20_lc_trk_g2_0
T_25_20_input0_6
T_25_20_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_22_22_sp4_h_l_6
T_25_22_sp4_v_t_46
T_25_26_lc_trk_g1_3
T_25_26_input0_6
T_25_26_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_17_22_lc_trk_g3_7
T_17_22_wire_logic_cluster/lc_1/in_1

T_18_22_wire_logic_cluster/lc_7/out
T_18_22_lc_trk_g3_7
T_18_22_wire_logic_cluster/lc_6/in_0

T_18_22_wire_logic_cluster/lc_7/out
T_16_22_sp12_h_l_1
T_25_22_lc_trk_g1_5
T_25_22_input0_6
T_25_22_wire_bram/ram/WADDR_1

T_18_22_wire_logic_cluster/lc_7/out
T_8_22_sp12_h_l_1
T_8_22_lc_trk_g0_2
T_8_22_input0_6
T_8_22_wire_bram/ram/WADDR_1

End 

Net : N_307_0_cascade_
T_21_20_wire_logic_cluster/lc_2/ltout
T_21_20_wire_logic_cluster/lc_3/in_2

End 

Net : N_750_cascade_
T_20_23_wire_logic_cluster/lc_1/ltout
T_20_23_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_external_address_qZ0Z_1
T_26_21_wire_logic_cluster/lc_1/out
T_26_21_lc_trk_g3_1
T_26_21_wire_logic_cluster/lc_1/in_1

T_26_21_wire_logic_cluster/lc_1/out
T_26_18_sp12_v_t_22
T_26_30_sp12_v_t_22
T_26_33_lc_trk_g0_2
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.N_506_cascade_
T_22_19_wire_logic_cluster/lc_2/ltout
T_22_19_wire_logic_cluster/lc_3/in_2

End 

Net : led_c_1
T_23_19_wire_logic_cluster/lc_6/out
T_23_20_lc_trk_g0_6
T_23_20_wire_logic_cluster/lc_6/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_21_19_sp4_h_l_9
T_20_19_sp4_v_t_44
T_19_21_lc_trk_g0_2
T_19_21_wire_logic_cluster/lc_0/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_20_20_sp4_h_l_6
T_19_20_sp4_v_t_43
T_16_24_sp4_h_l_6
T_17_24_lc_trk_g3_6
T_17_24_wire_logic_cluster/lc_4/in_1

T_23_19_wire_logic_cluster/lc_6/out
T_21_19_sp4_h_l_9
T_20_19_sp4_v_t_44
T_19_21_lc_trk_g2_1
T_19_21_wire_logic_cluster/lc_5/in_0

T_23_19_wire_logic_cluster/lc_6/out
T_23_16_sp4_v_t_36
T_20_20_sp4_h_l_6
T_16_20_sp4_h_l_6
T_18_20_lc_trk_g3_3
T_18_20_wire_logic_cluster/lc_3/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_21_19_sp4_h_l_9
T_17_19_sp4_h_l_0
T_16_19_sp4_v_t_43
T_16_21_lc_trk_g2_6
T_16_21_wire_logic_cluster/lc_1/in_3

T_23_19_wire_logic_cluster/lc_6/out
T_22_19_sp12_h_l_0
T_21_7_sp12_v_t_23
T_22_7_sp12_h_l_0
T_27_7_sp4_h_l_7
T_31_7_sp4_h_l_7
T_33_3_span4_vert_t_13
T_33_4_lc_trk_g0_5
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_sprites_address_qZ0Z_7
T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp4_v_t_38
T_17_22_sp4_h_l_8
T_19_22_lc_trk_g3_5
T_19_22_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_23_26_sp4_h_l_6
T_26_26_sp4_v_t_46
T_23_30_sp4_h_l_4
T_25_30_lc_trk_g3_1
T_25_30_input0_0
T_25_30_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_23_26_sp4_h_l_6
T_26_26_sp4_v_t_46
T_26_30_sp4_v_t_46
T_25_32_lc_trk_g0_0
T_25_32_input0_0
T_25_32_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_17_24_sp4_h_l_11
T_21_24_sp4_h_l_11
T_24_20_sp4_v_t_40
T_24_16_sp4_v_t_36
T_25_16_sp4_h_l_1
T_25_16_lc_trk_g0_4
T_25_16_input0_0
T_25_16_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_23_26_sp4_h_l_6
T_26_26_sp4_v_t_46
T_25_28_lc_trk_g0_0
T_25_28_input0_0
T_25_28_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_17_14_sp12_h_l_1
T_23_14_sp4_h_l_6
T_26_10_sp4_v_t_43
T_25_12_lc_trk_g0_6
T_25_12_input0_0
T_25_12_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_11
T_9_24_sp4_h_l_7
T_8_20_sp4_v_t_37
T_9_20_sp4_h_l_0
T_8_20_lc_trk_g0_0
T_8_20_input0_0
T_8_20_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_17_24_sp4_h_l_11
T_21_24_sp4_h_l_11
T_24_20_sp4_v_t_40
T_25_20_sp4_h_l_10
T_25_20_lc_trk_g1_7
T_25_20_input0_0
T_25_20_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp4_v_t_38
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_8
T_24_18_sp4_v_t_39
T_25_18_sp4_h_l_7
T_25_18_lc_trk_g0_2
T_25_18_input0_0
T_25_18_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp12_v_t_22
T_16_10_sp12_v_t_22
T_17_10_sp12_h_l_1
T_25_10_lc_trk_g0_2
T_25_10_input0_0
T_25_10_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_11
T_9_24_sp4_h_l_7
T_8_20_sp4_v_t_37
T_8_22_lc_trk_g2_0
T_8_22_input0_0
T_8_22_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_11
T_9_24_sp4_h_l_7
T_8_24_sp4_v_t_36
T_8_26_lc_trk_g3_1
T_8_26_input0_0
T_8_26_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_17_24_sp4_h_l_11
T_21_24_sp4_h_l_11
T_25_24_sp4_h_l_7
T_25_24_lc_trk_g0_2
T_25_24_input0_0
T_25_24_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_22_sp4_v_t_38
T_17_22_sp4_h_l_8
T_21_22_sp4_h_l_8
T_25_22_sp4_h_l_11
T_25_22_lc_trk_g0_6
T_25_22_input0_0
T_25_22_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g3_3
T_16_23_input_2_4
T_16_23_wire_logic_cluster/lc_4/in_2

T_16_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g3_3
T_16_23_input_2_0
T_16_23_wire_logic_cluster/lc_0/in_2

T_16_23_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_17_26_sp12_h_l_1
T_25_26_lc_trk_g0_2
T_25_26_input0_0
T_25_26_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_14_sp12_v_t_22
T_17_14_sp12_h_l_1
T_25_14_lc_trk_g0_2
T_25_14_input0_0
T_25_14_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_20_sp4_v_t_46
T_13_24_sp4_h_l_11
T_9_24_sp4_h_l_7
T_8_24_lc_trk_g1_7
T_8_24_input0_0
T_8_24_wire_bram/ram/WADDR_7

T_16_23_wire_logic_cluster/lc_3/out
T_16_23_lc_trk_g0_3
T_16_23_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_0
T_18_22_wire_logic_cluster/lc_4/out
T_18_21_lc_trk_g1_4
T_18_21_input_2_3
T_18_21_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_data_count_q_cry_13
T_21_23_wire_logic_cluster/lc_5/cout
T_21_23_wire_logic_cluster/lc_6/in_3

Net : M_this_data_count_q_s_14
T_21_23_wire_logic_cluster/lc_6/out
T_21_17_sp12_v_t_23
T_21_21_lc_trk_g2_0
T_21_21_wire_logic_cluster/lc_3/in_1

End 

Net : N_773_cascade_
T_18_22_wire_logic_cluster/lc_5/ltout
T_18_22_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.M_count_d_0_sqmuxa_1_0_a3_7_4
T_15_18_wire_logic_cluster/lc_4/out
T_15_17_sp4_v_t_40
T_16_17_sp4_h_l_5
T_17_17_lc_trk_g3_5
T_17_17_wire_logic_cluster/lc_5/in_3

T_15_18_wire_logic_cluster/lc_4/out
T_14_18_sp4_h_l_0
T_17_14_sp4_v_t_37
T_17_15_lc_trk_g3_5
T_17_15_wire_logic_cluster/lc_7/in_1

End 

Net : this_ppu.M_count_d_0_sqmuxa_1
T_17_17_wire_logic_cluster/lc_5/out
T_16_17_sp4_h_l_2
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_0/in_0

T_17_17_wire_logic_cluster/lc_5/out
T_15_17_sp4_h_l_7
T_14_17_lc_trk_g0_7
T_14_17_wire_logic_cluster/lc_5/in_0

End 

Net : this_ppu.M_count_qZ0Z_3
T_17_17_wire_logic_cluster/lc_7/out
T_17_14_sp4_v_t_38
T_14_18_sp4_h_l_8
T_15_18_lc_trk_g2_0
T_15_18_wire_logic_cluster/lc_4/in_0

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_sp4_h_l_3
T_16_17_lc_trk_g0_3
T_16_17_input_2_3
T_16_17_wire_logic_cluster/lc_3/in_2

T_17_17_wire_logic_cluster/lc_7/out
T_17_17_lc_trk_g3_7
T_17_17_wire_logic_cluster/lc_7/in_1

End 

Net : this_vga_signals_M_this_data_count_q_3_0_a3_0_a4_0_2
T_21_20_wire_logic_cluster/lc_1/out
T_21_20_lc_trk_g3_1
T_21_20_wire_logic_cluster/lc_0/in_0

End 

Net : N_716_i
T_22_21_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_1/in_0

T_22_21_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_3/in_0

T_22_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_3/in_0

T_22_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_7/in_0

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g3_2
T_21_21_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g3_2
T_21_21_wire_logic_cluster/lc_2/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g3_2
T_21_21_wire_logic_cluster/lc_4/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g3_2
T_21_21_wire_logic_cluster/lc_6/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_7/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_0/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_2/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_22_22_lc_trk_g1_2
T_22_22_wire_logic_cluster/lc_4/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_23_21_lc_trk_g0_2
T_23_21_wire_logic_cluster/lc_5/in_1

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_3/in_3

T_22_21_wire_logic_cluster/lc_2/out
T_21_21_lc_trk_g2_2
T_21_21_wire_logic_cluster/lc_5/in_3

T_22_21_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g3_2
T_21_20_wire_logic_cluster/lc_0/in_3

End 

Net : this_ppu.M_count_d_0_sqmuxa_1_cascade_
T_17_17_wire_logic_cluster/lc_5/ltout
T_17_17_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_external_address_qZ0Z_2
T_26_21_wire_logic_cluster/lc_2/out
T_26_21_lc_trk_g1_2
T_26_21_wire_logic_cluster/lc_2/in_1

T_26_21_wire_logic_cluster/lc_2/out
T_26_19_sp12_v_t_23
T_26_27_sp4_v_t_37
T_23_31_sp4_h_l_5
T_22_31_sp4_v_t_40
T_22_33_lc_trk_g0_5
T_22_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_ppu.M_last_q
T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_3/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_17_16_sp4_h_l_4
T_18_16_lc_trk_g2_4
T_18_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_16_wire_logic_cluster/lc_2/out
T_17_16_lc_trk_g1_2
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : N_1294_tz_0
T_16_22_wire_logic_cluster/lc_5/out
T_16_20_sp4_v_t_39
T_16_23_lc_trk_g0_7
T_16_23_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals_M_this_external_address_q_3_i_0_0_15
T_23_20_wire_logic_cluster/lc_7/out
T_24_19_lc_trk_g2_7
T_24_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_2
T_13_12_wire_logic_cluster/lc_2/cout
T_13_12_wire_logic_cluster/lc_3/in_3

Net : M_this_sprites_address_qZ0Z_6
T_19_24_wire_logic_cluster/lc_1/out
T_19_21_sp4_v_t_42
T_19_22_lc_trk_g3_2
T_19_22_wire_logic_cluster/lc_6/in_1

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_13_sp4_v_t_44
T_26_9_sp4_v_t_40
T_25_10_lc_trk_g3_0
T_25_10_input0_1
T_25_10_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_13_sp4_v_t_44
T_26_17_sp4_v_t_40
T_25_18_lc_trk_g3_0
T_25_18_input0_1
T_25_18_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_3_24_sp12_h_l_1
T_9_24_sp4_h_l_6
T_8_24_sp4_v_t_37
T_8_26_lc_trk_g3_0
T_8_26_input0_1
T_8_26_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_3_24_sp12_h_l_1
T_9_24_sp4_h_l_6
T_8_20_sp4_v_t_46
T_8_22_lc_trk_g2_3
T_8_22_input0_1
T_8_22_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_13_sp4_v_t_44
T_26_17_sp4_v_t_40
T_25_20_lc_trk_g3_0
T_25_20_input0_1
T_25_20_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_13_sp4_v_t_44
T_26_9_sp4_v_t_40
T_25_12_lc_trk_g3_0
T_25_12_input0_1
T_25_12_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_3_24_sp12_h_l_1
T_9_24_sp4_h_l_6
T_8_20_sp4_v_t_46
T_8_24_lc_trk_g0_3
T_8_24_input0_1
T_8_24_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_24_sp12_v_t_22
T_26_25_sp4_v_t_44
T_26_21_sp4_v_t_37
T_25_22_lc_trk_g2_5
T_25_22_input0_1
T_25_22_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_18_24_sp4_h_l_10
T_19_24_lc_trk_g3_2
T_19_24_input_2_3
T_19_24_wire_logic_cluster/lc_3/in_2

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_13_sp4_v_t_44
T_25_14_lc_trk_g3_4
T_25_14_input0_1
T_25_14_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_12_sp12_v_t_22
T_26_13_sp4_v_t_44
T_25_16_lc_trk_g3_4
T_25_16_input0_1
T_25_16_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_18_24_sp4_h_l_10
T_19_24_lc_trk_g3_2
T_19_24_wire_logic_cluster/lc_4/in_3

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_24_sp12_v_t_22
T_26_27_sp4_v_t_42
T_25_30_lc_trk_g3_2
T_25_30_input0_1
T_25_30_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_24_sp12_v_t_22
T_26_29_sp4_v_t_40
T_25_32_lc_trk_g3_0
T_25_32_input0_1
T_25_32_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_24_sp12_v_t_22
T_26_25_sp4_v_t_44
T_25_28_lc_trk_g3_4
T_25_28_input0_1
T_25_28_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_26_24_sp12_v_t_22
T_26_25_sp4_v_t_44
T_25_26_lc_trk_g3_4
T_25_26_input0_1
T_25_26_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_19_20_sp4_v_t_39
T_16_20_sp4_h_l_2
T_12_20_sp4_h_l_5
T_8_20_sp4_h_l_1
T_8_20_lc_trk_g1_4
T_8_20_input0_1
T_8_20_wire_bram/ram/WADDR_6

T_19_24_wire_logic_cluster/lc_1/out
T_19_24_lc_trk_g3_1
T_19_24_input_2_2
T_19_24_wire_logic_cluster/lc_2/in_2

T_19_24_wire_logic_cluster/lc_1/out
T_15_24_sp12_h_l_1
T_25_24_lc_trk_g1_6
T_25_24_input0_1
T_25_24_wire_bram/ram/WADDR_6

End 

Net : M_this_oam_ram_read_data_7
T_25_6_wire_bram/ram/RDATA_7
T_22_6_sp12_h_l_0
T_21_6_sp12_v_t_23
T_21_12_sp4_v_t_39
T_18_16_sp4_h_l_2
T_17_16_sp4_v_t_45
T_17_19_lc_trk_g0_5
T_17_19_input_2_3
T_17_19_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_external_address_qZ0Z_3
T_26_21_wire_logic_cluster/lc_3/out
T_26_21_lc_trk_g1_3
T_26_21_wire_logic_cluster/lc_3/in_1

T_26_21_wire_logic_cluster/lc_3/out
T_26_20_sp4_v_t_38
T_26_24_sp4_v_t_46
T_27_28_sp4_h_l_5
T_31_28_sp4_h_l_8
T_33_28_lc_trk_g0_0
T_33_28_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a2Z0Z_1
T_17_24_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_40
T_18_23_sp4_h_l_5
T_20_23_lc_trk_g3_0
T_20_23_wire_logic_cluster/lc_4/in_3

T_17_24_wire_logic_cluster/lc_4/out
T_17_23_sp4_v_t_40
T_18_23_sp4_h_l_5
T_20_23_lc_trk_g2_0
T_20_23_wire_logic_cluster/lc_7/in_3

T_17_24_wire_logic_cluster/lc_4/out
T_17_20_sp4_v_t_45
T_17_22_lc_trk_g2_0
T_17_22_wire_logic_cluster/lc_5/in_3

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_9
T_19_20_wire_logic_cluster/lc_1/out
T_19_17_sp4_v_t_42
T_19_21_sp4_v_t_47
T_19_23_lc_trk_g2_2
T_19_23_input_2_6
T_19_23_wire_logic_cluster/lc_6/in_2

End 

Net : N_440_0
T_18_20_wire_logic_cluster/lc_2/out
T_18_20_sp4_h_l_9
T_17_20_sp4_v_t_38
T_17_24_lc_trk_g0_3
T_17_24_wire_logic_cluster/lc_4/in_3

T_18_20_wire_logic_cluster/lc_2/out
T_19_21_lc_trk_g3_2
T_19_21_input_2_5
T_19_21_wire_logic_cluster/lc_5/in_2

T_18_20_wire_logic_cluster/lc_2/out
T_17_20_lc_trk_g3_2
T_17_20_wire_logic_cluster/lc_4/in_1

End 

Net : this_vga_signals.N_419_0_cascade_
T_18_20_wire_logic_cluster/lc_1/ltout
T_18_20_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.un4_lvisibility_1
T_16_16_wire_logic_cluster/lc_5/out
T_16_16_lc_trk_g1_5
T_16_16_input_2_2
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_external_address_q_cry_13_THRU_CO
T_26_22_wire_logic_cluster/lc_6/out
T_26_19_sp4_v_t_36
T_26_20_lc_trk_g2_4
T_26_20_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_external_address_q_cry_13
T_26_22_wire_logic_cluster/lc_5/cout
T_26_22_wire_logic_cluster/lc_6/in_3

Net : M_this_data_count_q_cry_12_THRU_CO
T_21_23_wire_logic_cluster/lc_5/out
T_21_19_sp4_v_t_47
T_21_20_lc_trk_g3_7
T_21_20_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_data_count_q_cry_12
T_21_23_wire_logic_cluster/lc_4/cout
T_21_23_wire_logic_cluster/lc_5/in_3

Net : M_this_sprites_address_qZ0Z_13
T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_39
T_24_17_lc_trk_g3_2
T_24_17_wire_logic_cluster/lc_4/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_39
T_24_17_lc_trk_g3_2
T_24_17_input_2_3
T_24_17_wire_logic_cluster/lc_3/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_46
T_24_15_sp4_v_t_39
T_24_18_lc_trk_g0_7
T_24_18_input_2_7
T_24_18_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_16_19_sp4_v_t_36
T_16_21_lc_trk_g3_1
T_16_21_input_2_0
T_16_21_wire_logic_cluster/lc_0/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_17_23_sp4_h_l_11
T_20_19_sp4_v_t_40
T_20_22_lc_trk_g1_0
T_20_22_wire_logic_cluster/lc_6/in_1

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_23_sp4_v_t_41
T_23_25_lc_trk_g1_4
T_23_25_input_2_7
T_23_25_wire_logic_cluster/lc_7/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_16_23_sp4_v_t_45
T_15_25_lc_trk_g0_3
T_15_25_input_2_5
T_15_25_wire_logic_cluster/lc_5/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_23_sp4_v_t_41
T_24_25_lc_trk_g3_4
T_24_25_input_2_5
T_24_25_wire_logic_cluster/lc_5/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_24_19_sp4_v_t_46
T_24_20_lc_trk_g3_6
T_24_20_input_2_5
T_24_20_wire_logic_cluster/lc_5/in_2

T_18_23_wire_logic_cluster/lc_0/out
T_17_23_sp4_h_l_8
T_21_23_sp4_h_l_11
T_20_19_sp4_v_t_41
T_20_22_lc_trk_g1_1
T_20_22_wire_logic_cluster/lc_7/in_3

T_18_23_wire_logic_cluster/lc_0/out
T_19_20_sp4_v_t_41
T_18_23_lc_trk_g3_1
T_18_23_wire_logic_cluster/lc_2/in_0

T_18_23_wire_logic_cluster/lc_0/out
T_19_23_lc_trk_g0_0
T_19_23_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_1
T_13_12_wire_logic_cluster/lc_1/cout
T_13_12_wire_logic_cluster/lc_2/in_3

Net : M_this_sprites_address_qZ0Z_12
T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_17_22_sp4_h_l_5
T_16_18_sp4_v_t_47
T_16_21_lc_trk_g1_7
T_16_21_wire_logic_cluster/lc_0/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_17_22_sp4_h_l_5
T_16_22_sp4_v_t_40
T_15_25_lc_trk_g3_0
T_15_25_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_45
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_4/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_45
T_24_17_lc_trk_g0_5
T_24_17_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_24_18_sp4_v_t_45
T_24_14_sp4_v_t_45
T_24_18_lc_trk_g1_0
T_24_18_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_24_22_sp4_v_t_42
T_23_25_lc_trk_g3_2
T_23_25_wire_logic_cluster/lc_7/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_24_22_sp4_v_t_42
T_24_25_lc_trk_g1_2
T_24_25_wire_logic_cluster/lc_5/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_21_22_sp4_h_l_2
T_24_18_sp4_v_t_45
T_24_20_lc_trk_g2_0
T_24_20_wire_logic_cluster/lc_5/in_1

T_20_22_wire_logic_cluster/lc_1/out
T_19_23_lc_trk_g0_1
T_19_23_wire_logic_cluster/lc_4/in_1

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_3/in_0

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_2/in_3

T_20_22_wire_logic_cluster/lc_1/out
T_20_22_lc_trk_g2_1
T_20_22_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_count_q_s_12
T_21_23_wire_logic_cluster/lc_4/out
T_22_19_sp4_v_t_44
T_21_21_lc_trk_g0_2
T_21_21_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_data_count_q_cry_11
T_21_23_wire_logic_cluster/lc_3/cout
T_21_23_wire_logic_cluster/lc_4/in_3

Net : M_this_external_address_qZ0Z_4
T_26_21_wire_logic_cluster/lc_4/out
T_26_21_lc_trk_g3_4
T_26_21_wire_logic_cluster/lc_4/in_1

T_26_21_wire_logic_cluster/lc_4/out
T_26_19_sp4_v_t_37
T_27_23_sp4_h_l_6
T_31_23_sp4_h_l_2
T_33_23_lc_trk_g1_2
T_33_23_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_data_count_q_cry_8
T_21_23_wire_logic_cluster/lc_0/cout
T_21_23_wire_logic_cluster/lc_1/in_3

Net : N_1274_tz_0
T_20_22_wire_logic_cluster/lc_6/out
T_19_22_sp12_h_l_0
T_18_22_sp12_v_t_23
T_18_23_lc_trk_g3_7
T_18_23_input_2_0
T_18_23_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_count_q_s_9
T_21_23_wire_logic_cluster/lc_1/out
T_22_23_sp4_h_l_2
T_21_19_sp4_v_t_42
T_21_21_lc_trk_g3_7
T_21_21_wire_logic_cluster/lc_6/in_0

End 

Net : M_this_external_address_q_cry_12_THRU_CO
T_26_22_wire_logic_cluster/lc_5/out
T_26_18_sp4_v_t_47
T_26_20_lc_trk_g2_2
T_26_20_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_external_address_q_cry_12
T_26_22_wire_logic_cluster/lc_4/cout
T_26_22_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_13
T_18_23_wire_logic_cluster/lc_2/out
T_19_23_lc_trk_g1_2
T_19_23_input_2_7
T_19_23_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.un1_M_vcounter_q_cry_0
T_13_12_wire_logic_cluster/lc_0/cout
T_13_12_wire_logic_cluster/lc_1/in_3

Net : M_this_map_ram_read_data_6
T_8_29_wire_bram/ram/RDATA_9
T_8_23_sp12_v_t_23
T_9_23_sp12_h_l_0
T_20_11_sp12_v_t_23
T_20_15_sp4_v_t_41
T_19_19_lc_trk_g1_4
T_19_19_wire_logic_cluster/lc_4/in_3

End 

Net : N_1298_tz_0
T_16_23_wire_logic_cluster/lc_4/out
T_16_23_lc_trk_g2_4
T_16_23_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.N_889_0_cascade_
T_20_23_wire_logic_cluster/lc_0/ltout
T_20_23_wire_logic_cluster/lc_1/in_2

End 

Net : N_460_0_cascade_
T_20_19_wire_logic_cluster/lc_3/ltout
T_20_19_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_8
T_18_23_wire_logic_cluster/lc_7/out
T_17_23_sp4_h_l_6
T_16_23_lc_trk_g1_6
T_16_23_input_2_5
T_16_23_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_count_q_s_11
T_21_23_wire_logic_cluster/lc_3/out
T_21_20_sp4_v_t_46
T_21_21_lc_trk_g2_6
T_21_21_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_data_count_q_cry_10
T_21_23_wire_logic_cluster/lc_2/cout
T_21_23_wire_logic_cluster/lc_3/in_3

Net : this_ppu.M_count_d_0_sqmuxa_1_0_a3_7_5
T_17_15_wire_logic_cluster/lc_6/out
T_17_14_sp4_v_t_44
T_17_17_lc_trk_g0_4
T_17_17_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.M_count_qZ0Z_7
T_15_17_wire_logic_cluster/lc_0/out
T_15_15_sp4_v_t_45
T_16_15_sp4_h_l_8
T_17_15_lc_trk_g2_0
T_17_15_input_2_6
T_17_15_wire_logic_cluster/lc_6/in_2

T_15_17_wire_logic_cluster/lc_0/out
T_15_17_sp4_h_l_5
T_16_17_lc_trk_g2_5
T_16_17_input_2_7
T_16_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_i_a4_2Z0Z_0
T_19_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g1_0
T_19_21_input_2_3
T_19_21_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_i_a4_4Z0Z_0
T_19_21_wire_logic_cluster/lc_3/out
T_20_21_sp4_h_l_6
T_23_17_sp4_v_t_43
T_23_19_lc_trk_g2_6
T_23_19_input_2_6
T_23_19_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_sprites_address_qZ0Z_8
T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_19_23_lc_trk_g0_3
T_19_23_wire_logic_cluster/lc_0/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_15_sp4_v_t_46
T_25_11_sp4_v_t_46
T_25_7_sp4_v_t_39
T_25_10_lc_trk_g0_7
T_25_10_input2_7
T_25_10_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_18_23_lc_trk_g0_0
T_18_23_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_15_sp4_v_t_46
T_25_11_sp4_v_t_46
T_25_14_lc_trk_g1_6
T_25_14_input2_7
T_25_14_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_15_sp4_v_t_46
T_25_11_sp4_v_t_46
T_25_12_lc_trk_g3_6
T_25_12_input2_7
T_25_12_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_23_sp4_v_t_39
T_25_27_sp4_v_t_47
T_25_28_lc_trk_g2_7
T_25_28_input2_7
T_25_28_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_15_sp4_v_t_46
T_25_18_lc_trk_g1_6
T_25_18_input2_7
T_25_18_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_23_sp4_v_t_39
T_25_27_sp4_v_t_47
T_25_30_lc_trk_g0_7
T_25_30_input2_7
T_25_30_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_15_sp4_v_t_46
T_25_16_lc_trk_g3_6
T_25_16_input2_7
T_25_16_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_36
T_13_24_sp4_h_l_1
T_9_24_sp4_h_l_1
T_8_20_sp4_v_t_36
T_9_20_sp4_h_l_1
T_8_20_lc_trk_g0_1
T_8_20_input2_7
T_8_20_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_16_22_lc_trk_g1_6
T_16_22_input_2_5
T_16_22_wire_logic_cluster/lc_5/in_2

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_26_23_sp12_v_t_23
T_26_29_sp4_v_t_39
T_25_32_lc_trk_g2_7
T_25_32_input2_7
T_25_32_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_36
T_13_24_sp4_h_l_1
T_9_24_sp4_h_l_1
T_8_20_sp4_v_t_36
T_8_22_lc_trk_g2_1
T_8_22_input2_7
T_8_22_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_36
T_13_24_sp4_h_l_1
T_9_24_sp4_h_l_1
T_8_24_sp4_v_t_42
T_8_26_lc_trk_g2_7
T_8_26_input2_7
T_8_26_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_23_sp4_v_t_39
T_25_24_lc_trk_g2_7
T_25_24_input2_7
T_25_24_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_22_lc_trk_g1_6
T_25_22_input2_7
T_25_22_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_23_sp4_v_t_39
T_25_26_lc_trk_g0_7
T_25_26_input2_7
T_25_26_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_15_23_sp12_h_l_0
T_22_23_sp4_h_l_9
T_25_19_sp4_v_t_38
T_25_20_lc_trk_g3_6
T_25_20_input2_7
T_25_20_wire_bram/ram/WADDR_8

T_16_23_wire_logic_cluster/lc_6/out
T_16_23_lc_trk_g2_6
T_16_23_wire_logic_cluster/lc_7/in_1

T_16_23_wire_logic_cluster/lc_6/out
T_16_20_sp4_v_t_36
T_13_24_sp4_h_l_1
T_9_24_sp4_h_l_1
T_8_24_lc_trk_g0_1
T_8_24_input2_7
T_8_24_wire_bram/ram/WADDR_8

End 

Net : M_this_external_address_qZ0Z_5
T_26_21_wire_logic_cluster/lc_5/out
T_26_21_lc_trk_g1_5
T_26_21_wire_logic_cluster/lc_5/in_1

T_26_21_wire_logic_cluster/lc_5/out
T_26_21_sp12_h_l_1
T_33_21_lc_trk_g0_6
T_33_21_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_ramdac.m16
T_12_17_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g0_1
T_12_16_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_vram_read_data_0
T_8_18_wire_bram/ram/RDATA_0
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_1/in_0

T_8_18_wire_bram/ram/RDATA_0
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_5/in_0

T_8_18_wire_bram/ram/RDATA_0
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_7/in_0

T_8_18_wire_bram/ram/RDATA_0
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_11_17_lc_trk_g3_3
T_11_17_input_2_2
T_11_17_wire_logic_cluster/lc_2/in_2

T_8_18_wire_bram/ram/RDATA_0
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_11_17_lc_trk_g3_3
T_11_17_input_2_6
T_11_17_wire_logic_cluster/lc_6/in_2

T_8_18_wire_bram/ram/RDATA_0
T_9_17_sp4_v_t_47
T_10_17_sp4_h_l_3
T_12_17_lc_trk_g3_6
T_12_17_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_ramdac.N_24_mux
T_12_17_wire_logic_cluster/lc_5/out
T_13_17_lc_trk_g0_5
T_13_17_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_oam_ram_read_data_5
T_25_6_wire_bram/ram/RDATA_5
T_25_4_sp12_v_t_23
T_14_16_sp12_h_l_0
T_19_16_sp4_h_l_7
T_18_16_sp4_v_t_42
T_17_19_lc_trk_g3_2
T_17_19_input_2_1
T_17_19_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_map_ram_read_data_7
T_8_29_wire_bram/ram/RDATA_13
T_3_29_sp12_h_l_0
T_14_17_sp12_v_t_23
T_14_19_sp4_v_t_43
T_15_19_sp4_h_l_11
T_17_19_lc_trk_g2_6
T_17_19_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_external_address_q_cry_11_THRU_CO
T_26_22_wire_logic_cluster/lc_4/out
T_24_22_sp4_h_l_5
T_23_22_lc_trk_g1_5
T_23_22_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_external_address_q_cry_11
T_26_22_wire_logic_cluster/lc_3/cout
T_26_22_wire_logic_cluster/lc_4/in_3

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_2
T_17_23_wire_logic_cluster/lc_3/out
T_17_23_lc_trk_g1_3
T_17_23_input_2_0
T_17_23_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals_M_this_data_count_q_3_0_a3_0_a4_0_2_cascade_
T_21_20_wire_logic_cluster/lc_1/ltout
T_21_20_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_data_count_q_cry_9_THRU_CO
T_21_23_wire_logic_cluster/lc_2/out
T_21_13_sp12_v_t_23
T_21_20_lc_trk_g3_3
T_21_20_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_count_q_cry_9
T_21_23_wire_logic_cluster/lc_1/cout
T_21_23_wire_logic_cluster/lc_2/in_3

Net : M_this_external_address_qZ0Z_9
T_24_19_wire_logic_cluster/lc_3/out
T_24_18_sp4_v_t_38
T_25_22_sp4_h_l_3
T_26_22_lc_trk_g3_3
T_26_22_wire_logic_cluster/lc_1/in_1

T_24_19_wire_logic_cluster/lc_3/out
T_24_18_sp12_v_t_22
T_24_27_sp4_v_t_36
T_24_31_sp4_v_t_36
T_24_33_span4_horz_r_0
T_25_33_lc_trk_g0_4
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : M_this_vram_read_data_3
T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_5/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_1/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g3_1
T_12_17_wire_logic_cluster/lc_7/in_1

T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_2/in_0

T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_11_17_lc_trk_g2_4
T_11_17_wire_logic_cluster/lc_6/in_0

T_8_18_wire_bram/ram/RDATA_3
T_9_17_sp4_v_t_41
T_10_17_sp4_h_l_4
T_12_17_lc_trk_g3_1
T_12_17_input_2_2
T_12_17_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_vram_read_data_1
T_8_18_wire_bram/ram/RDATA_1
T_9_17_sp4_v_t_45
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_5/in_3

T_8_18_wire_bram/ram/RDATA_1
T_9_17_sp4_v_t_45
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_1/in_3

T_8_18_wire_bram/ram/RDATA_1
T_9_17_sp4_v_t_45
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_7/in_3

T_8_18_wire_bram/ram/RDATA_1
T_9_17_sp4_v_t_45
T_10_17_sp4_h_l_1
T_12_17_lc_trk_g2_4
T_12_17_wire_logic_cluster/lc_2/in_0

T_8_18_wire_bram/ram/RDATA_1
T_9_17_sp4_v_t_45
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_2/in_1

T_8_18_wire_bram/ram/RDATA_1
T_9_17_sp4_v_t_45
T_10_17_sp4_h_l_1
T_11_17_lc_trk_g2_1
T_11_17_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_vram_read_data_2
T_8_18_wire_bram/ram/RDATA_2
T_9_17_sp4_v_t_43
T_10_17_sp4_h_l_6
T_12_17_lc_trk_g2_3
T_12_17_input_2_1
T_12_17_wire_logic_cluster/lc_1/in_2

T_8_18_wire_bram/ram/RDATA_2
T_9_17_sp4_v_t_43
T_10_17_sp4_h_l_6
T_12_17_lc_trk_g2_3
T_12_17_input_2_7
T_12_17_wire_logic_cluster/lc_7/in_2

T_8_18_wire_bram/ram/RDATA_2
T_9_17_sp4_v_t_43
T_10_17_sp4_h_l_6
T_12_17_lc_trk_g2_3
T_12_17_wire_logic_cluster/lc_2/in_1

T_8_18_wire_bram/ram/RDATA_2
T_9_17_sp4_v_t_43
T_10_17_sp4_h_l_6
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_2/in_3

T_8_18_wire_bram/ram/RDATA_2
T_9_17_sp4_v_t_43
T_10_17_sp4_h_l_6
T_11_17_lc_trk_g3_6
T_11_17_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_external_address_q_s_9
T_26_22_wire_logic_cluster/lc_1/out
T_26_19_sp4_v_t_42
T_23_19_sp4_h_l_7
T_24_19_lc_trk_g3_7
T_24_19_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_external_address_q_cry_8
T_26_22_wire_logic_cluster/lc_0/cout
T_26_22_wire_logic_cluster/lc_1/in_3

Net : M_this_map_ram_read_data_5
T_8_30_wire_bram/ram/RDATA_5
T_9_26_sp4_v_t_40
T_10_26_sp4_h_l_5
T_14_26_sp4_h_l_8
T_17_22_sp4_v_t_39
T_17_18_sp4_v_t_40
T_17_19_lc_trk_g2_0
T_17_19_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.M_state_qZ0Z_3
T_19_12_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_42
T_19_15_sp4_v_t_42
T_18_17_lc_trk_g0_7
T_18_17_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_5/out
T_19_11_sp4_v_t_42
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_external_address_qZ0Z_6
T_26_21_wire_logic_cluster/lc_6/out
T_26_21_lc_trk_g1_6
T_26_21_wire_logic_cluster/lc_6/in_1

T_26_21_wire_logic_cluster/lc_6/out
T_26_21_sp4_h_l_1
T_29_17_sp4_v_t_42
T_30_17_sp4_h_l_0
T_33_17_lc_trk_g1_5
T_33_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals.N_665_1_cascade_
T_21_20_wire_logic_cluster/lc_5/ltout
T_21_20_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_sprites_address_qZ0Z_9
T_19_24_wire_logic_cluster/lc_7/out
T_19_23_sp4_v_t_46
T_19_19_sp4_v_t_42
T_19_20_lc_trk_g2_2
T_19_20_wire_logic_cluster/lc_1/in_1

T_19_24_wire_logic_cluster/lc_7/out
T_19_23_lc_trk_g1_7
T_19_23_wire_logic_cluster/lc_1/in_1

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_20_sp4_v_t_38
T_23_20_sp4_h_l_3
T_26_16_sp4_v_t_38
T_23_16_sp4_h_l_3
T_26_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_26_8_sp4_v_t_38
T_25_10_lc_trk_g1_3
T_25_10_input2_6
T_25_10_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_20_sp4_v_t_38
T_23_20_sp4_h_l_3
T_26_16_sp4_v_t_38
T_23_16_sp4_h_l_3
T_26_12_sp4_v_t_38
T_23_12_sp4_h_l_3
T_25_12_lc_trk_g2_6
T_25_12_input2_6
T_25_12_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_20_sp4_v_t_38
T_23_20_sp4_h_l_3
T_26_16_sp4_v_t_38
T_23_16_sp4_h_l_3
T_26_12_sp4_v_t_38
T_25_14_lc_trk_g1_3
T_25_14_input2_6
T_25_14_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_23_sp4_v_t_46
T_20_23_sp4_h_l_11
T_20_23_lc_trk_g1_6
T_20_23_wire_logic_cluster/lc_2/in_1

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_20_sp4_v_t_38
T_23_20_sp4_h_l_3
T_26_16_sp4_v_t_38
T_23_16_sp4_h_l_3
T_25_16_lc_trk_g2_6
T_25_16_input2_6
T_25_16_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_6
T_26_24_sp4_v_t_43
T_26_28_sp4_v_t_44
T_25_30_lc_trk_g0_2
T_25_30_input2_6
T_25_30_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_20_sp4_v_t_38
T_23_20_sp4_h_l_3
T_26_16_sp4_v_t_38
T_25_18_lc_trk_g1_3
T_25_18_input2_6
T_25_18_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_3
T_26_24_sp4_v_t_38
T_26_28_sp4_v_t_38
T_25_32_lc_trk_g1_3
T_25_32_input2_6
T_25_32_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_9_24_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_22_lc_trk_g3_5
T_8_22_input2_6
T_8_22_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_9_24_sp12_h_l_1
T_8_12_sp12_v_t_22
T_8_20_lc_trk_g3_1
T_8_20_input2_6
T_8_20_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_6
T_26_24_sp4_v_t_43
T_25_26_lc_trk_g0_6
T_25_26_input2_6
T_25_26_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_6
T_26_20_sp4_v_t_37
T_25_22_lc_trk_g0_0
T_25_22_input2_6
T_25_22_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_3
T_26_24_sp4_v_t_38
T_25_28_lc_trk_g1_3
T_25_28_input2_6
T_25_28_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_22_20_sp4_v_t_38
T_23_20_sp4_h_l_3
T_25_20_lc_trk_g2_6
T_25_20_input2_6
T_25_20_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_9_24_sp12_h_l_1
T_8_24_sp12_v_t_22
T_8_26_lc_trk_g3_5
T_8_26_input2_6
T_8_26_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_19_23_sp4_v_t_46
T_19_24_lc_trk_g2_6
T_19_24_input_2_6
T_19_24_wire_logic_cluster/lc_6/in_2

T_19_24_wire_logic_cluster/lc_7/out
T_19_24_sp4_h_l_3
T_23_24_sp4_h_l_3
T_25_24_lc_trk_g2_6
T_25_24_input2_6
T_25_24_wire_bram/ram/WADDR_9

T_19_24_wire_logic_cluster/lc_7/out
T_9_24_sp12_h_l_1
T_8_24_lc_trk_g1_1
T_8_24_input2_6
T_8_24_wire_bram/ram/WADDR_9

End 

Net : this_vga_ramdac.i2_mux_0
T_12_17_wire_logic_cluster/lc_7/out
T_12_17_lc_trk_g2_7
T_12_17_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals.N_729
T_11_19_wire_logic_cluster/lc_6/out
T_11_16_sp4_v_t_36
T_10_17_lc_trk_g2_4
T_10_17_input_2_4
T_10_17_wire_logic_cluster/lc_4/in_2

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_11_cascade_
T_18_24_wire_logic_cluster/lc_4/ltout
T_18_24_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_external_address_qZ0Z_8
T_23_22_wire_logic_cluster/lc_4/out
T_24_22_sp4_h_l_8
T_26_22_lc_trk_g2_5
T_26_22_wire_logic_cluster/lc_0/in_1

T_23_22_wire_logic_cluster/lc_4/out
T_23_21_sp4_v_t_40
T_23_25_sp4_v_t_45
T_20_29_sp4_h_l_1
T_19_29_sp4_v_t_36
T_15_33_span4_horz_r_0
T_16_33_lc_trk_g1_4
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_1282_tz_0
T_19_24_wire_logic_cluster/lc_5/out
T_19_23_sp4_v_t_42
T_18_25_lc_trk_g0_7
T_18_25_input_2_7
T_18_25_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_oam_ram_read_data_6
T_25_6_wire_bram/ram/RDATA_6
T_25_0_span12_vert_13
T_25_7_sp12_v_t_22
T_14_19_sp12_h_l_1
T_19_19_lc_trk_g0_5
T_19_19_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_external_address_qZ0Z_7
T_26_21_wire_logic_cluster/lc_7/out
T_26_21_lc_trk_g3_7
T_26_21_wire_logic_cluster/lc_7/in_1

T_26_21_wire_logic_cluster/lc_7/out
T_26_16_sp12_v_t_22
T_26_4_sp12_v_t_22
T_26_5_sp4_v_t_44
T_27_5_sp4_h_l_2
T_31_5_sp4_h_l_10
T_33_5_lc_trk_g1_2
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_ppu.M_count_qZ0Z_5
T_17_17_wire_logic_cluster/lc_0/out
T_17_14_sp4_v_t_40
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_6/in_1

T_17_17_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g3_0
T_16_17_input_2_5
T_16_17_wire_logic_cluster/lc_5/in_2

T_17_17_wire_logic_cluster/lc_0/out
T_17_17_lc_trk_g1_0
T_17_17_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_external_address_q_s_11
T_26_22_wire_logic_cluster/lc_3/out
T_24_22_sp4_h_l_3
T_23_22_lc_trk_g0_3
T_23_22_wire_logic_cluster/lc_6/in_3

End 

Net : M_this_external_address_q_s_10
T_26_22_wire_logic_cluster/lc_2/out
T_24_22_sp4_h_l_1
T_24_22_lc_trk_g0_4
T_24_22_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_external_address_q_cry_10
T_26_22_wire_logic_cluster/lc_2/cout
T_26_22_wire_logic_cluster/lc_3/in_3

Net : M_this_external_address_q_cry_9
T_26_22_wire_logic_cluster/lc_1/cout
T_26_22_wire_logic_cluster/lc_2/in_3

Net : this_ppu.M_count_qZ0Z_2
T_16_18_wire_logic_cluster/lc_0/out
T_15_18_lc_trk_g3_0
T_15_18_wire_logic_cluster/lc_4/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_2/in_1

T_16_18_wire_logic_cluster/lc_0/out
T_16_18_lc_trk_g1_0
T_16_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_10_cascade_
T_19_25_wire_logic_cluster/lc_6/ltout
T_19_25_wire_logic_cluster/lc_7/in_2

End 

Net : this_ppu.M_count_qZ0Z_4
T_16_18_wire_logic_cluster/lc_4/out
T_15_18_lc_trk_g2_4
T_15_18_input_2_4
T_15_18_wire_logic_cluster/lc_4/in_2

T_16_18_wire_logic_cluster/lc_4/out
T_16_17_lc_trk_g1_4
T_16_17_wire_logic_cluster/lc_4/in_1

T_16_18_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g3_4
T_16_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_vga_signals_M_this_sprites_address_q_0_0_i_a4_0_0_1
T_18_24_wire_logic_cluster/lc_7/out
T_18_21_sp4_v_t_38
T_18_22_lc_trk_g3_6
T_18_22_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_external_address_q_s_8
T_26_22_wire_logic_cluster/lc_0/out
T_23_22_sp12_h_l_0
T_23_22_lc_trk_g1_3
T_23_22_wire_logic_cluster/lc_4/in_0

End 

Net : bfn_26_22_0_
T_26_22_wire_logic_cluster/carry_in_mux/cout
T_26_22_wire_logic_cluster/lc_0/in_3

Net : this_vga_signals.M_this_state_q_ns_0_i_i_1Z0Z_0
T_19_21_wire_logic_cluster/lc_5/out
T_20_21_sp4_h_l_10
T_23_17_sp4_v_t_41
T_23_19_lc_trk_g3_4
T_23_19_wire_logic_cluster/lc_6/in_1

End 

Net : this_ppu.M_count_qZ0Z_0
T_17_17_wire_logic_cluster/lc_1/out
T_17_14_sp4_v_t_42
T_17_15_lc_trk_g3_2
T_17_15_wire_logic_cluster/lc_6/in_3

T_17_17_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g2_1
T_16_17_wire_logic_cluster/lc_0/in_1

T_17_17_wire_logic_cluster/lc_1/out
T_17_17_lc_trk_g0_1
T_17_17_wire_logic_cluster/lc_1/in_0

End 

Net : this_ppu.M_count_qZ0Z_1
T_16_18_wire_logic_cluster/lc_7/out
T_15_18_lc_trk_g2_7
T_15_18_wire_logic_cluster/lc_4/in_3

T_16_18_wire_logic_cluster/lc_7/out
T_16_17_lc_trk_g0_7
T_16_17_input_2_1
T_16_17_wire_logic_cluster/lc_1/in_2

T_16_18_wire_logic_cluster/lc_7/out
T_16_18_lc_trk_g2_7
T_16_18_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_data_count_q_cry_6_THRU_CO
T_21_22_wire_logic_cluster/lc_7/out
T_22_21_sp4_v_t_47
T_23_21_sp4_h_l_10
T_23_21_lc_trk_g0_7
T_23_21_wire_logic_cluster/lc_5/in_0

End 

Net : M_this_data_count_q_cry_6
T_21_22_wire_logic_cluster/lc_6/cout
T_21_22_wire_logic_cluster/lc_7/in_3

Net : N_760_cascade_
T_23_22_wire_logic_cluster/lc_5/ltout
T_23_22_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_12
T_20_22_wire_logic_cluster/lc_3/out
T_20_22_lc_trk_g3_3
T_20_22_input_2_0
T_20_22_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_count_q_s_8
T_21_23_wire_logic_cluster/lc_0/out
T_22_19_sp4_v_t_36
T_21_21_lc_trk_g1_1
T_21_21_wire_logic_cluster/lc_5/in_1

End 

Net : bfn_21_23_0_
T_21_23_wire_logic_cluster/carry_in_mux/cout
T_21_23_wire_logic_cluster/lc_0/in_3

Net : this_vga_signals.N_469_0_cascade_
T_22_19_wire_logic_cluster/lc_1/ltout
T_22_19_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0Z0Z_7_cascade_
T_16_23_wire_logic_cluster/lc_1/ltout
T_16_23_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_state_q_srsts_i_2_1_cascade_
T_17_14_wire_logic_cluster/lc_3/ltout
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : N_888_0_cascade_
T_20_20_wire_logic_cluster/lc_1/ltout
T_20_20_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_oam_address_q_0_i_o3_0_a2_5
T_20_20_wire_logic_cluster/lc_2/out
T_21_20_sp4_h_l_4
T_23_20_lc_trk_g3_1
T_23_20_wire_logic_cluster/lc_3/in_1

T_20_20_wire_logic_cluster/lc_2/out
T_21_20_lc_trk_g1_2
T_21_20_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_external_address_qZ0Z_11
T_23_22_wire_logic_cluster/lc_6/out
T_22_22_sp12_h_l_0
T_26_22_lc_trk_g1_3
T_26_22_wire_logic_cluster/lc_3/in_1

T_23_22_wire_logic_cluster/lc_6/out
T_22_22_sp12_h_l_0
T_27_22_sp4_h_l_7
T_30_22_sp4_v_t_37
T_30_26_sp4_v_t_37
T_30_30_sp4_v_t_45
T_30_33_lc_trk_g0_5
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : M_this_external_address_qZ0Z_10
T_24_22_wire_logic_cluster/lc_3/out
T_24_22_sp4_h_l_11
T_26_22_lc_trk_g3_6
T_26_22_wire_logic_cluster/lc_2/in_1

T_24_22_wire_logic_cluster/lc_3/out
T_24_21_sp4_v_t_38
T_24_25_sp4_v_t_46
T_24_29_sp4_v_t_42
T_20_33_span4_horz_r_1
T_20_33_lc_trk_g0_1
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.M_lcounter_d_0_sqmuxa_cascade_
T_14_17_wire_logic_cluster/lc_2/ltout
T_14_17_wire_logic_cluster/lc_3/in_2

End 

Net : M_this_state_d62_cascade_
T_22_21_wire_logic_cluster/lc_1/ltout
T_22_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_ppu.M_count_qZ0Z_6
T_16_16_wire_logic_cluster/lc_1/out
T_17_15_lc_trk_g3_1
T_17_15_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_1/out
T_16_17_lc_trk_g0_1
T_16_17_wire_logic_cluster/lc_6/in_1

T_16_16_wire_logic_cluster/lc_1/out
T_16_16_lc_trk_g3_1
T_16_16_wire_logic_cluster/lc_1/in_3

End 

Net : M_this_sprites_address_qZ0Z_10
T_18_25_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_43
T_19_23_lc_trk_g2_3
T_19_23_wire_logic_cluster/lc_2/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_9_26_sp4_h_l_2
T_8_22_sp4_v_t_42
T_9_22_sp4_h_l_0
T_8_18_sp4_v_t_37
T_8_20_lc_trk_g3_0
T_8_20_input2_5
T_8_20_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_9_26_sp4_h_l_2
T_8_22_sp4_v_t_42
T_9_22_sp4_h_l_0
T_8_22_lc_trk_g1_0
T_8_22_input2_5
T_8_22_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_9_26_sp4_h_l_2
T_8_22_sp4_v_t_42
T_8_24_lc_trk_g2_7
T_8_24_input2_5
T_8_24_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_1_sp12_v_t_22
T_25_12_lc_trk_g3_2
T_25_12_input2_5
T_25_12_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_18_22_sp12_v_t_22
T_18_10_sp12_v_t_22
T_19_10_sp12_h_l_1
T_25_10_lc_trk_g1_6
T_25_10_input2_5
T_25_10_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_19_25_lc_trk_g0_1
T_19_25_wire_logic_cluster/lc_6/in_1

T_18_25_wire_logic_cluster/lc_1/out
T_17_25_lc_trk_g3_1
T_17_25_input_2_0
T_17_25_wire_logic_cluster/lc_0/in_2

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_24_lc_trk_g3_2
T_25_24_input2_5
T_25_24_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_18_14_sp12_v_t_22
T_7_26_sp12_h_l_1
T_8_26_lc_trk_g0_5
T_8_26_input2_5
T_8_26_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_22_lc_trk_g3_6
T_25_22_input2_5
T_25_22_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_20_lc_trk_g3_2
T_25_20_input2_5
T_25_20_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_18_lc_trk_g3_6
T_25_18_input2_5
T_25_18_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_16_lc_trk_g3_2
T_25_16_input2_5
T_25_16_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_13_sp12_v_t_22
T_25_14_lc_trk_g3_6
T_25_14_input2_5
T_25_14_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_25_sp12_v_t_22
T_25_26_lc_trk_g3_6
T_25_26_input2_5
T_25_26_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_25_sp12_v_t_22
T_25_28_lc_trk_g3_2
T_25_28_input2_5
T_25_28_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_25_sp12_v_t_22
T_25_30_lc_trk_g3_6
T_25_30_input2_5
T_25_30_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_14_25_sp12_h_l_1
T_25_25_sp12_v_t_22
T_25_32_lc_trk_g3_2
T_25_32_input2_5
T_25_32_wire_bram/ram/WADDR_10

T_18_25_wire_logic_cluster/lc_1/out
T_18_25_lc_trk_g0_1
T_18_25_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_external_address_qZ0Z_12
T_23_22_wire_logic_cluster/lc_7/out
T_21_22_sp12_h_l_1
T_26_22_lc_trk_g0_5
T_26_22_wire_logic_cluster/lc_4/in_1

T_23_22_wire_logic_cluster/lc_7/out
T_23_22_lc_trk_g0_7
T_23_22_input_2_7
T_23_22_wire_logic_cluster/lc_7/in_2

T_23_22_wire_logic_cluster/lc_7/out
T_23_20_sp4_v_t_43
T_24_24_sp4_h_l_6
T_28_24_sp4_h_l_6
T_32_24_sp4_h_l_2
T_33_24_lc_trk_g0_7
T_33_24_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals_M_this_sprites_address_q_0_0_i_a4_0_0_3
T_17_22_wire_logic_cluster/lc_2/out
T_17_23_lc_trk_g1_2
T_17_23_wire_logic_cluster/lc_7/in_0

End 

Net : this_vga_signals_M_this_sprites_address_q_0_0_i_a4_0_0_4
T_17_21_wire_logic_cluster/lc_4/out
T_17_21_lc_trk_g3_4
T_17_21_wire_logic_cluster/lc_1/in_0

End 

Net : N_1278_tz_0
T_20_22_wire_logic_cluster/lc_2/out
T_20_22_lc_trk_g2_2
T_20_22_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_signals_M_this_sprites_address_q_0_0_i_a4_0_0_6
T_19_24_wire_logic_cluster/lc_3/out
T_19_24_lc_trk_g2_3
T_19_24_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_external_address_qZ0Z_13
T_26_20_wire_logic_cluster/lc_5/out
T_26_13_sp12_v_t_22
T_26_22_lc_trk_g2_6
T_26_22_wire_logic_cluster/lc_5/in_1

T_26_20_wire_logic_cluster/lc_5/out
T_26_20_lc_trk_g2_5
T_26_20_input_2_5
T_26_20_wire_logic_cluster/lc_5/in_2

T_26_20_wire_logic_cluster/lc_5/out
T_26_20_sp12_h_l_1
T_32_20_sp4_h_l_6
T_33_20_span4_vert_t_15
T_33_21_lc_trk_g0_7
T_33_21_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_ramdac.m19_cascade_
T_12_17_wire_logic_cluster/lc_2/ltout
T_12_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_ramdac.m6_cascade_
T_11_17_wire_logic_cluster/lc_6/ltout
T_11_17_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_ramdac.i2_mux_cascade_
T_11_17_wire_logic_cluster/lc_2/ltout
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_pcounter_q_i_3_1
T_14_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_0/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_13_17_lc_trk_g2_0
T_13_17_wire_logic_cluster/lc_1/in_1

T_14_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_2/in_0

T_14_17_wire_logic_cluster/lc_0/out
T_13_18_lc_trk_g0_0
T_13_18_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals_M_this_sprites_address_q_0_0_i_a4_0_0_5
T_17_22_wire_logic_cluster/lc_3/out
T_17_21_lc_trk_g1_3
T_17_21_input_2_6
T_17_21_wire_logic_cluster/lc_6/in_2

End 

Net : this_vga_signals.M_pcounter_qZ0Z_0
T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_0/in_1

T_13_18_wire_logic_cluster/lc_3/out
T_13_17_lc_trk_g0_3
T_13_17_wire_logic_cluster/lc_2/in_3

T_13_18_wire_logic_cluster/lc_3/out
T_13_18_lc_trk_g0_3
T_13_18_wire_logic_cluster/lc_2/in_1

End 

Net : this_vga_signals.M_pcounter_q_i_3_0
T_14_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g3_7
T_13_17_wire_logic_cluster/lc_1/in_3

T_14_17_wire_logic_cluster/lc_7/out
T_13_18_lc_trk_g1_7
T_13_18_wire_logic_cluster/lc_3/in_3

End 

Net : this_ppu.un1_M_count_q_1_cry_5_s1_THRU_CO
T_16_17_wire_logic_cluster/lc_6/out
T_16_11_sp12_v_t_23
T_16_16_lc_trk_g3_7
T_16_16_wire_logic_cluster/lc_1/in_1

End 

Net : this_ppu.un1_M_count_q_1_cry_5_s1
T_16_17_wire_logic_cluster/lc_5/cout
T_16_17_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.M_pcounter_qZ0Z_1
T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_input_2_0
T_13_18_wire_logic_cluster/lc_0/in_2

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_wire_logic_cluster/lc_1/in_1

T_13_18_wire_logic_cluster/lc_2/out
T_13_18_lc_trk_g0_2
T_13_18_input_2_2
T_13_18_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.N_648
T_19_21_wire_logic_cluster/lc_4/out
T_20_20_sp4_v_t_41
T_20_23_lc_trk_g0_1
T_20_23_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_tmp_qZ0Z_7
T_21_10_wire_logic_cluster/lc_3/out
T_21_9_sp4_v_t_38
T_21_5_sp4_v_t_38
T_22_5_sp4_h_l_8
T_23_5_lc_trk_g3_0
T_23_5_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_external_address_qZ0Z_14
T_26_20_wire_logic_cluster/lc_7/out
T_26_18_sp4_v_t_43
T_26_22_lc_trk_g1_6
T_26_22_wire_logic_cluster/lc_6/in_1

T_26_20_wire_logic_cluster/lc_7/out
T_26_20_lc_trk_g2_7
T_26_20_input_2_7
T_26_20_wire_logic_cluster/lc_7/in_2

T_26_20_wire_logic_cluster/lc_7/out
T_26_20_sp4_h_l_3
T_29_16_sp4_v_t_44
T_30_16_sp4_h_l_9
T_33_16_lc_trk_g1_4
T_33_16_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_0Z0Z_2
T_20_21_wire_logic_cluster/lc_7/out
T_20_20_sp4_v_t_46
T_20_23_lc_trk_g0_6
T_20_23_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_oam_address_qZ0Z_3
T_23_14_wire_logic_cluster/lc_4/out
T_23_13_lc_trk_g0_4
T_23_13_wire_logic_cluster/lc_4/in_0

T_23_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_37
T_24_12_sp4_h_l_0
T_27_8_sp4_v_t_37
T_24_8_sp4_h_l_6
T_25_8_lc_trk_g2_6
T_25_8_input0_6
T_25_8_wire_bram/ram/WADDR_1
T_25_6_upADDR_1
T_25_6_wire_bram/ram/WADDR_1

T_23_14_wire_logic_cluster/lc_4/out
T_23_12_sp4_v_t_37
T_24_12_sp4_h_l_0
T_27_8_sp4_v_t_37
T_24_8_sp4_h_l_6
T_25_8_lc_trk_g2_6
T_25_8_input0_6
T_25_8_wire_bram/ram/WADDR_1

T_23_14_wire_logic_cluster/lc_4/out
T_23_14_lc_trk_g3_4
T_23_14_wire_logic_cluster/lc_4/in_1

End 

Net : N_1286_tz_0_cascade_
T_18_25_wire_logic_cluster/lc_0/ltout
T_18_25_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_oam_address_qZ0Z_2
T_23_14_wire_logic_cluster/lc_5/out
T_23_13_lc_trk_g0_5
T_23_13_wire_logic_cluster/lc_4/in_1

T_23_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_39
T_23_8_sp4_v_t_47
T_24_8_sp4_h_l_3
T_25_8_lc_trk_g2_3
T_25_8_input0_7
T_25_8_wire_bram/ram/WADDR_0
T_25_6_upADDR_0
T_25_6_wire_bram/ram/WADDR_0

T_23_14_wire_logic_cluster/lc_5/out
T_23_12_sp4_v_t_39
T_23_8_sp4_v_t_47
T_24_8_sp4_h_l_3
T_25_8_lc_trk_g2_3
T_25_8_input0_7
T_25_8_wire_bram/ram/WADDR_0

T_23_14_wire_logic_cluster/lc_5/out
T_23_14_lc_trk_g2_5
T_23_14_wire_logic_cluster/lc_5/in_0

T_23_14_wire_logic_cluster/lc_5/out
T_23_14_lc_trk_g2_5
T_23_14_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_tmp_qZ0Z_2
T_20_9_wire_logic_cluster/lc_6/out
T_11_9_sp12_h_l_0
T_22_0_span12_vert_16
T_22_5_lc_trk_g3_0
T_22_5_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_external_address_qZ0Z_15
T_24_19_wire_logic_cluster/lc_6/out
T_24_18_sp4_v_t_44
T_25_22_sp4_h_l_9
T_26_22_lc_trk_g3_1
T_26_22_wire_logic_cluster/lc_7/in_1

T_24_19_wire_logic_cluster/lc_6/out
T_25_16_sp4_v_t_37
T_26_16_sp4_h_l_5
T_29_12_sp4_v_t_46
T_29_8_sp4_v_t_42
T_30_8_sp4_h_l_0
T_33_4_span4_vert_t_14
T_33_6_lc_trk_g1_2
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_1290_tz_0_cascade_
T_19_24_wire_logic_cluster/lc_6/ltout
T_19_24_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_data_count_q_cry_5_THRU_CO
T_21_22_wire_logic_cluster/lc_6/out
T_22_22_lc_trk_g0_6
T_22_22_wire_logic_cluster/lc_4/in_0

End 

Net : M_this_data_count_q_cry_5
T_21_22_wire_logic_cluster/lc_5/cout
T_21_22_wire_logic_cluster/lc_6/in_3

Net : this_vga_signals.N_427_0_cascade_
T_20_22_wire_logic_cluster/lc_5/ltout
T_20_22_wire_logic_cluster/lc_6/in_2

End 

Net : this_ppu.un1_M_count_q_1_cry_6_s1
T_16_17_wire_logic_cluster/lc_6/cout
T_16_17_wire_logic_cluster/lc_7/in_3

End 

Net : M_this_data_tmp_qZ0Z_3
T_21_10_wire_logic_cluster/lc_2/out
T_21_7_sp4_v_t_44
T_22_7_sp4_h_l_2
T_23_7_lc_trk_g2_2
T_23_7_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_count_q_cry_4
T_21_22_wire_logic_cluster/lc_4/cout
T_21_22_wire_logic_cluster/lc_5/in_3

Net : M_this_data_count_q_cry_4_THRU_CO
T_21_22_wire_logic_cluster/lc_5/out
T_22_22_lc_trk_g1_5
T_22_22_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.N_659_cascade_
T_17_22_wire_logic_cluster/lc_4/ltout
T_17_22_wire_logic_cluster/lc_5/in_2

End 

Net : M_this_data_count_q_cry_3
T_21_22_wire_logic_cluster/lc_3/cout
T_21_22_wire_logic_cluster/lc_4/in_3

Net : M_this_data_count_q_cry_3_THRU_CO
T_21_22_wire_logic_cluster/lc_4/out
T_22_22_lc_trk_g0_4
T_22_22_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_map_address_qZ0Z_0
T_10_27_wire_logic_cluster/lc_0/out
T_10_27_sp4_h_l_5
T_10_27_lc_trk_g1_0
T_10_27_wire_logic_cluster/lc_0/in_1

T_10_27_wire_logic_cluster/lc_0/out
T_10_27_sp4_h_l_5
T_9_27_sp4_v_t_46
T_8_30_lc_trk_g3_6
T_8_30_input0_7
T_8_30_wire_bram/ram/WADDR_0
T_8_28_upADDR_0
T_8_28_wire_bram/ram/WADDR_0

T_10_27_wire_logic_cluster/lc_0/out
T_10_27_sp4_h_l_5
T_9_27_sp4_v_t_46
T_8_30_lc_trk_g3_6
T_8_30_input0_7
T_8_30_wire_bram/ram/WADDR_0

End 

Net : M_this_data_tmp_qZ0Z_8
T_23_11_wire_logic_cluster/lc_6/out
T_23_8_sp4_v_t_36
T_23_4_sp4_v_t_41
T_23_5_lc_trk_g2_1
T_23_5_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_tmp_qZ0Z_19
T_24_14_wire_logic_cluster/lc_3/out
T_24_5_sp12_v_t_22
T_24_11_lc_trk_g3_5
T_24_11_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.N_467_0
T_18_20_wire_logic_cluster/lc_3/out
T_18_20_lc_trk_g1_3
T_18_20_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.un1_M_count_q_1_cry_4_s1
T_16_17_wire_logic_cluster/lc_4/cout
T_16_17_wire_logic_cluster/lc_5/in_3

Net : this_ppu.un1_M_count_q_1_cry_4_s1_THRU_CO
T_16_17_wire_logic_cluster/lc_5/out
T_17_17_lc_trk_g1_5
T_17_17_input_2_0
T_17_17_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_substate_q_s_1
T_16_21_wire_logic_cluster/lc_1/out
T_17_20_lc_trk_g3_1
T_17_20_input_2_4
T_17_20_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_count_q_s_2
T_21_22_wire_logic_cluster/lc_2/out
T_21_19_sp4_v_t_44
T_21_20_lc_trk_g2_4
T_21_20_input_2_0
T_21_20_wire_logic_cluster/lc_0/in_2

End 

Net : M_this_data_count_q_cry_1
T_21_22_wire_logic_cluster/lc_1/cout
T_21_22_wire_logic_cluster/lc_2/in_3

Net : this_ppu.M_state_qZ0Z_1
T_17_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_40
T_17_17_lc_trk_g0_5
T_17_17_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_40
T_14_17_sp4_h_l_10
T_16_17_lc_trk_g2_7
T_16_17_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_4/out
T_17_13_sp4_v_t_40
T_16_16_lc_trk_g3_0
T_16_16_wire_logic_cluster/lc_0/in_1

T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g2_4
T_17_14_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_4/out
T_17_15_lc_trk_g1_4
T_17_15_wire_logic_cluster/lc_7/in_0

End 

Net : this_ppu.un1_M_count_q_1_cry_3_s1_THRU_CO
T_16_17_wire_logic_cluster/lc_4/out
T_16_18_lc_trk_g1_4
T_16_18_wire_logic_cluster/lc_4/in_1

End 

Net : this_ppu.un1_M_count_q_1_cry_3_s1
T_16_17_wire_logic_cluster/lc_3/cout
T_16_17_wire_logic_cluster/lc_4/in_3

Net : M_this_data_tmp_qZ0Z_22
T_22_8_wire_logic_cluster/lc_0/out
T_22_8_sp4_h_l_5
T_25_4_sp4_v_t_40
T_24_7_lc_trk_g3_0
T_24_7_wire_logic_cluster/lc_4/in_1

End 

Net : N_440_0_cascade_
T_18_20_wire_logic_cluster/lc_2/ltout
T_18_20_wire_logic_cluster/lc_3/in_2

End 

Net : this_ppu.N_122
T_19_13_wire_logic_cluster/lc_1/out
T_19_10_sp4_v_t_42
T_16_14_sp4_h_l_0
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g3_1
T_18_13_input_2_2
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : M_this_data_count_q_cry_2_THRU_CO
T_21_22_wire_logic_cluster/lc_3/out
T_22_22_lc_trk_g0_3
T_22_22_input_2_1
T_22_22_wire_logic_cluster/lc_1/in_2

End 

Net : M_this_data_count_q_cry_2
T_21_22_wire_logic_cluster/lc_2/cout
T_21_22_wire_logic_cluster/lc_3/in_3

Net : this_ppu.un1_M_count_q_1_cry_2_s1
T_16_17_wire_logic_cluster/lc_2/cout
T_16_17_wire_logic_cluster/lc_3/in_3

Net : this_ppu.un1_M_count_q_1_cry_2_s1_THRU_CO
T_16_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g0_3
T_17_17_wire_logic_cluster/lc_7/in_0

End 

Net : M_this_data_tmp_qZ0Z_5
T_19_9_wire_logic_cluster/lc_0/out
T_19_6_sp4_v_t_40
T_20_6_sp4_h_l_10
T_24_6_sp4_h_l_10
T_24_6_lc_trk_g1_7
T_24_6_wire_logic_cluster/lc_5/in_1

End 

Net : this_ppu.un1_M_count_q_1_cry_1_s1
T_16_17_wire_logic_cluster/lc_1/cout
T_16_17_wire_logic_cluster/lc_2/in_3

Net : this_ppu.un1_M_count_q_1_cry_1_s1_THRU_CO
T_16_17_wire_logic_cluster/lc_2/out
T_16_18_lc_trk_g1_2
T_16_18_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_oam_address_qZ0Z_4
T_22_6_wire_logic_cluster/lc_2/out
T_22_5_sp4_v_t_36
T_23_9_sp4_h_l_7
T_23_9_lc_trk_g0_2
T_23_9_wire_logic_cluster/lc_7/in_1

T_22_6_wire_logic_cluster/lc_2/out
T_23_6_sp4_h_l_4
T_26_6_sp4_v_t_41
T_25_8_lc_trk_g1_4
T_25_8_input0_5
T_25_8_wire_bram/ram/WADDR_2
T_25_6_upADDR_2
T_25_6_wire_bram/ram/WADDR_2

T_22_6_wire_logic_cluster/lc_2/out
T_23_6_sp4_h_l_4
T_26_6_sp4_v_t_41
T_25_8_lc_trk_g1_4
T_25_8_input0_5
T_25_8_wire_bram/ram/WADDR_2

T_22_6_wire_logic_cluster/lc_2/out
T_22_6_lc_trk_g2_2
T_22_6_wire_logic_cluster/lc_2/in_0

T_22_6_wire_logic_cluster/lc_2/out
T_22_6_lc_trk_g2_2
T_22_6_wire_logic_cluster/lc_3/in_3

End 

Net : M_this_data_count_q_cry_0
T_21_22_wire_logic_cluster/lc_0/cout
T_21_22_wire_logic_cluster/lc_1/in_3

Net : M_this_data_count_q_cry_0_THRU_CO
T_21_22_wire_logic_cluster/lc_1/out
T_22_22_lc_trk_g1_1
T_22_22_wire_logic_cluster/lc_0/in_0

End 

Net : M_this_map_address_qZ0Z_1
T_10_27_wire_logic_cluster/lc_1/out
T_10_27_lc_trk_g3_1
T_10_27_wire_logic_cluster/lc_1/in_1

T_10_27_wire_logic_cluster/lc_1/out
T_10_27_sp4_h_l_7
T_9_27_sp4_v_t_36
T_8_30_lc_trk_g2_4
T_8_30_input0_6
T_8_30_wire_bram/ram/WADDR_1
T_8_28_upADDR_1
T_8_28_wire_bram/ram/WADDR_1

T_10_27_wire_logic_cluster/lc_1/out
T_10_27_sp4_h_l_7
T_9_27_sp4_v_t_36
T_8_30_lc_trk_g2_4
T_8_30_input0_6
T_8_30_wire_bram/ram/WADDR_1

End 

Net : bfn_15_21_0_
T_15_21_wire_logic_cluster/carry_in_mux/cout
T_15_21_wire_logic_cluster/lc_0/in_3

End 

Net : M_this_data_tmp_qZ0Z_14
T_26_7_wire_logic_cluster/lc_3/out
T_26_4_sp4_v_t_46
T_26_5_lc_trk_g2_6
T_26_5_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_tmp_qZ0Z_17
T_21_8_wire_logic_cluster/lc_1/out
T_22_7_lc_trk_g3_1
T_22_7_input_2_6
T_22_7_wire_logic_cluster/lc_6/in_2

End 

Net : M_this_data_tmp_qZ0Z_15
T_26_7_wire_logic_cluster/lc_0/out
T_27_5_sp4_v_t_44
T_24_5_sp4_h_l_9
T_24_5_lc_trk_g1_4
T_24_5_wire_logic_cluster/lc_4/in_3

End 

Net : M_this_data_tmp_qZ0Z_13
T_26_7_wire_logic_cluster/lc_5/out
T_26_5_sp4_v_t_39
T_23_5_sp4_h_l_2
T_24_5_lc_trk_g3_2
T_24_5_wire_logic_cluster/lc_3/in_0

End 

Net : M_this_data_tmp_qZ0Z_16
T_21_8_wire_logic_cluster/lc_0/out
T_21_7_lc_trk_g1_0
T_21_7_wire_logic_cluster/lc_2/in_1

End 

Net : M_this_data_tmp_qZ0Z_11
T_23_10_wire_logic_cluster/lc_6/out
T_23_9_lc_trk_g0_6
T_23_9_wire_logic_cluster/lc_5/in_1

End 

Net : M_this_data_tmp_qZ0Z_10
T_23_8_wire_logic_cluster/lc_1/out
T_23_7_lc_trk_g0_1
T_23_7_wire_logic_cluster/lc_4/in_1

End 

Net : M_this_data_tmp_qZ0Z_1
T_21_5_wire_logic_cluster/lc_5/out
T_22_5_lc_trk_g0_5
T_22_5_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_data_tmp_qZ0Z_0
T_23_6_wire_logic_cluster/lc_7/out
T_23_5_lc_trk_g0_7
T_23_5_wire_logic_cluster/lc_6/in_1

End 

Net : M_this_data_tmp_qZ0Z_23
T_21_8_wire_logic_cluster/lc_3/out
T_22_7_lc_trk_g3_3
T_22_7_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_data_tmp_qZ0Z_4
T_23_6_wire_logic_cluster/lc_5/out
T_23_5_lc_trk_g0_5
T_23_5_wire_logic_cluster/lc_0/in_1

End 

Net : M_this_data_tmp_qZ0Z_6
T_21_5_wire_logic_cluster/lc_0/out
T_22_5_lc_trk_g1_0
T_22_5_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.un1_M_count_q_1_cry_0_s1
T_16_17_wire_logic_cluster/lc_0/cout
T_16_17_wire_logic_cluster/lc_1/in_3

Net : this_ppu.un1_M_count_q_1_cry_0_s1_THRU_CO
T_16_17_wire_logic_cluster/lc_1/out
T_16_18_lc_trk_g0_1
T_16_18_input_2_7
T_16_18_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_map_address_qZ0Z_2
T_10_27_wire_logic_cluster/lc_2/out
T_10_27_lc_trk_g1_2
T_10_27_wire_logic_cluster/lc_2/in_1

T_10_27_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_36
T_7_30_sp4_h_l_1
T_8_30_lc_trk_g2_1
T_8_30_input0_5
T_8_30_wire_bram/ram/WADDR_2
T_8_28_upADDR_2
T_8_28_wire_bram/ram/WADDR_2

T_10_27_wire_logic_cluster/lc_2/out
T_10_26_sp4_v_t_36
T_7_30_sp4_h_l_1
T_8_30_lc_trk_g2_1
T_8_30_input0_5
T_8_30_wire_bram/ram/WADDR_2

End 

Net : M_this_oam_address_qZ0Z_5
T_22_6_wire_logic_cluster/lc_3/out
T_23_5_sp4_v_t_39
T_23_9_lc_trk_g1_2
T_23_9_wire_logic_cluster/lc_7/in_0

T_22_6_wire_logic_cluster/lc_3/out
T_23_6_sp4_h_l_6
T_26_6_sp4_v_t_43
T_25_8_lc_trk_g0_6
T_25_8_input0_4
T_25_8_wire_bram/ram/WADDR_3
T_25_6_upADDR_3
T_25_6_wire_bram/ram/WADDR_3

T_22_6_wire_logic_cluster/lc_3/out
T_23_6_sp4_h_l_6
T_26_6_sp4_v_t_43
T_25_8_lc_trk_g0_6
T_25_8_input0_4
T_25_8_wire_bram/ram/WADDR_3

T_22_6_wire_logic_cluster/lc_3/out
T_22_6_lc_trk_g1_3
T_22_6_wire_logic_cluster/lc_3/in_1

End 

Net : this_vga_signals.M_this_vga_signals_pixel_clk_0_0
T_13_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g3_3
T_12_17_wire_logic_cluster/lc_6/in_0

End 

Net : this_vga_signals.N_467_0_cascade_
T_18_20_wire_logic_cluster/lc_3/ltout
T_18_20_wire_logic_cluster/lc_4/in_2

End 

Net : M_this_data_tmp_qZ0Z_9
T_24_10_wire_logic_cluster/lc_6/out
T_24_4_sp12_v_t_23
T_24_6_lc_trk_g2_4
T_24_6_wire_logic_cluster/lc_7/in_1

End 

Net : M_this_map_address_qZ0Z_3
T_10_27_wire_logic_cluster/lc_3/out
T_10_27_lc_trk_g1_3
T_10_27_wire_logic_cluster/lc_3/in_1

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_38
T_7_30_sp4_h_l_8
T_8_30_lc_trk_g2_0
T_8_30_input0_4
T_8_30_wire_bram/ram/WADDR_3
T_8_28_upADDR_3
T_8_28_wire_bram/ram/WADDR_3

T_10_27_wire_logic_cluster/lc_3/out
T_10_26_sp4_v_t_38
T_7_30_sp4_h_l_8
T_8_30_lc_trk_g2_0
T_8_30_input0_4
T_8_30_wire_bram/ram/WADDR_3

End 

Net : M_this_data_tmp_qZ0Z_21
T_22_8_wire_logic_cluster/lc_7/out
T_22_8_sp4_h_l_3
T_24_8_lc_trk_g2_6
T_24_8_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_7
T_15_20_wire_logic_cluster/lc_6/cout
T_15_20_wire_logic_cluster/lc_7/in_3

Net : M_this_external_address_q_cry_6
T_26_21_wire_logic_cluster/lc_6/cout
T_26_21_wire_logic_cluster/lc_7/in_3

Net : M_this_data_tmp_qZ0Z_12
T_23_8_wire_logic_cluster/lc_4/out
T_24_4_sp4_v_t_44
T_24_6_lc_trk_g3_1
T_24_6_wire_logic_cluster/lc_3/in_1

End 

Net : M_this_map_address_qZ0Z_4
T_10_27_wire_logic_cluster/lc_4/out
T_10_27_lc_trk_g3_4
T_10_27_wire_logic_cluster/lc_4/in_1

T_10_27_wire_logic_cluster/lc_4/out
T_10_26_sp4_v_t_40
T_7_30_sp4_h_l_10
T_8_30_lc_trk_g3_2
T_8_30_input0_3
T_8_30_wire_bram/ram/WADDR_4
T_8_28_upADDR_4
T_8_28_wire_bram/ram/WADDR_4

T_10_27_wire_logic_cluster/lc_4/out
T_10_26_sp4_v_t_40
T_7_30_sp4_h_l_10
T_8_30_lc_trk_g3_2
T_8_30_input0_3
T_8_30_wire_bram/ram/WADDR_4

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_6
T_15_20_wire_logic_cluster/lc_5/cout
T_15_20_wire_logic_cluster/lc_6/in_3

Net : M_this_external_address_q_cry_5
T_26_21_wire_logic_cluster/lc_5/cout
T_26_21_wire_logic_cluster/lc_6/in_3

Net : M_this_map_address_qZ0Z_5
T_10_27_wire_logic_cluster/lc_5/out
T_10_27_lc_trk_g1_5
T_10_27_wire_logic_cluster/lc_5/in_1

T_10_27_wire_logic_cluster/lc_5/out
T_10_26_sp4_v_t_42
T_7_30_sp4_h_l_7
T_8_30_lc_trk_g3_7
T_8_30_input0_2
T_8_30_wire_bram/ram/WADDR_5
T_8_28_upADDR_5
T_8_28_wire_bram/ram/WADDR_5

T_10_27_wire_logic_cluster/lc_5/out
T_10_26_sp4_v_t_42
T_7_30_sp4_h_l_7
T_8_30_lc_trk_g3_7
T_8_30_input0_2
T_8_30_wire_bram/ram/WADDR_5

End 

Net : this_ppu.M_count_d_0_sqmuxa_1_0_a3_7_5_cascade_
T_17_15_wire_logic_cluster/lc_6/ltout
T_17_15_wire_logic_cluster/lc_7/in_2

End 

Net : M_this_external_address_q_cry_4
T_26_21_wire_logic_cluster/lc_4/cout
T_26_21_wire_logic_cluster/lc_5/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_5
T_15_20_wire_logic_cluster/lc_4/cout
T_15_20_wire_logic_cluster/lc_5/in_3

Net : M_this_map_address_qZ0Z_6
T_10_27_wire_logic_cluster/lc_6/out
T_10_27_lc_trk_g1_6
T_10_27_wire_logic_cluster/lc_6/in_1

T_10_27_wire_logic_cluster/lc_6/out
T_11_26_sp4_v_t_45
T_8_30_sp4_h_l_8
T_8_30_lc_trk_g0_5
T_8_30_input0_1
T_8_30_wire_bram/ram/WADDR_6
T_8_28_upADDR_6
T_8_28_wire_bram/ram/WADDR_6

T_10_27_wire_logic_cluster/lc_6/out
T_11_26_sp4_v_t_45
T_8_30_sp4_h_l_8
T_8_30_lc_trk_g0_5
T_8_30_input0_1
T_8_30_wire_bram/ram/WADDR_6

End 

Net : M_this_data_tmp_qZ0Z_20
T_24_8_wire_logic_cluster/lc_5/out
T_24_7_lc_trk_g1_5
T_24_7_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_4
T_15_20_wire_logic_cluster/lc_3/cout
T_15_20_wire_logic_cluster/lc_4/in_3

Net : M_this_external_address_q_cry_3
T_26_21_wire_logic_cluster/lc_3/cout
T_26_21_wire_logic_cluster/lc_4/in_3

Net : M_this_data_tmp_qZ0Z_18
T_24_8_wire_logic_cluster/lc_1/out
T_24_7_lc_trk_g0_1
T_24_7_wire_logic_cluster/lc_0/in_1

End 

Net : this_ppu.M_state_qZ0Z_2
T_17_15_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_38
T_18_12_sp4_h_l_3
T_19_12_lc_trk_g2_3
T_19_12_wire_logic_cluster/lc_5/in_0

T_17_15_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g0_7
T_17_14_wire_logic_cluster/lc_3/in_0

T_17_15_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g2_7
T_18_14_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_map_address_qZ0Z_7
T_10_27_wire_logic_cluster/lc_7/out
T_10_27_lc_trk_g3_7
T_10_27_wire_logic_cluster/lc_7/in_1

T_10_27_wire_logic_cluster/lc_7/out
T_10_26_sp4_v_t_46
T_7_30_sp4_h_l_11
T_8_30_lc_trk_g3_3
T_8_30_input0_0
T_8_30_wire_bram/ram/WADDR_7
T_8_28_upADDR_7
T_8_28_wire_bram/ram/WADDR_7

T_10_27_wire_logic_cluster/lc_7/out
T_10_26_sp4_v_t_46
T_7_30_sp4_h_l_11
T_8_30_lc_trk_g3_3
T_8_30_input0_0
T_8_30_wire_bram/ram/WADDR_7

End 

Net : M_this_external_address_q_cry_2
T_26_21_wire_logic_cluster/lc_2/cout
T_26_21_wire_logic_cluster/lc_3/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_3
T_15_20_wire_logic_cluster/lc_2/cout
T_15_20_wire_logic_cluster/lc_3/in_3

Net : M_this_map_address_qZ0Z_9
T_10_28_wire_logic_cluster/lc_1/out
T_11_26_sp4_v_t_46
T_8_30_sp4_h_l_11
T_8_30_lc_trk_g0_6
T_8_30_input2_6
T_8_30_wire_bram/ram/WADDR_9
T_8_28_upADDR_9
T_8_28_wire_bram/ram/WADDR_9

T_10_28_wire_logic_cluster/lc_1/out
T_11_26_sp4_v_t_46
T_8_30_sp4_h_l_11
T_8_30_lc_trk_g0_6
T_8_30_input2_6
T_8_30_wire_bram/ram/WADDR_9

T_10_28_wire_logic_cluster/lc_1/out
T_10_28_lc_trk_g0_1
T_10_28_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_map_address_qZ0Z_8
T_10_28_wire_logic_cluster/lc_0/out
T_11_26_sp4_v_t_44
T_8_30_sp4_h_l_2
T_8_30_lc_trk_g0_7
T_8_30_input2_7
T_8_30_wire_bram/ram/WADDR_8
T_8_28_upADDR_8
T_8_28_wire_bram/ram/WADDR_8

T_10_28_wire_logic_cluster/lc_0/out
T_11_26_sp4_v_t_44
T_8_30_sp4_h_l_2
T_8_30_lc_trk_g0_7
T_8_30_input2_7
T_8_30_wire_bram/ram/WADDR_8

T_10_28_wire_logic_cluster/lc_0/out
T_10_28_lc_trk_g3_0
T_10_28_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.un1_M_hcounter_d_cry_2
T_15_20_wire_logic_cluster/lc_1/cout
T_15_20_wire_logic_cluster/lc_2/in_3

Net : M_this_external_address_q_cry_1
T_26_21_wire_logic_cluster/lc_1/cout
T_26_21_wire_logic_cluster/lc_2/in_3

Net : this_vga_signals.un1_M_hcounter_d_cry_1
T_15_20_wire_logic_cluster/lc_0/cout
T_15_20_wire_logic_cluster/lc_1/in_3

Net : M_this_external_address_q_cry_0
T_26_21_wire_logic_cluster/lc_0/cout
T_26_21_wire_logic_cluster/lc_1/in_3

Net : this_delay_clk.M_pipe_qZ0Z_1
T_12_20_wire_logic_cluster/lc_1/out
T_8_20_sp12_h_l_1
T_16_20_lc_trk_g0_2
T_16_20_wire_logic_cluster/lc_7/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_3
T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_17_18_lc_trk_g2_2
T_17_18_wire_logic_cluster/lc_3/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_0
T_17_9_wire_logic_cluster/lc_6/out
T_17_8_sp4_v_t_44
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_4/in_1

End 

Net : this_delay_clk.M_pipe_qZ0Z_3
T_16_20_wire_logic_cluster/lc_3/out
T_17_20_sp4_h_l_6
T_19_20_lc_trk_g2_3
T_19_20_wire_logic_cluster/lc_4/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_2
T_17_12_wire_logic_cluster/lc_3/out
T_17_11_sp4_v_t_38
T_17_14_lc_trk_g0_6
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_ramdac.N_3299_reto
T_11_17_wire_logic_cluster/lc_7/out
T_11_17_lc_trk_g2_7
T_11_17_wire_logic_cluster/lc_7/in_0

T_11_17_wire_logic_cluster/lc_7/out
T_9_17_sp4_h_l_11
T_8_17_sp4_v_t_46
T_7_18_lc_trk_g3_6
T_7_18_wire_logic_cluster/lc_6/in_1

End 

Net : this_vga_ramdac.N_3300_reto
T_11_17_wire_logic_cluster/lc_3/out
T_11_17_lc_trk_g0_3
T_11_17_wire_logic_cluster/lc_3/in_0

T_11_17_wire_logic_cluster/lc_3/out
T_5_17_sp12_h_l_1
T_7_17_lc_trk_g0_6
T_7_17_wire_logic_cluster/lc_1/in_1

End 

Net : this_vga_ramdac.N_3302_reto
T_12_17_wire_logic_cluster/lc_3/out
T_12_17_lc_trk_g0_3
T_12_17_wire_logic_cluster/lc_3/in_0

T_12_17_wire_logic_cluster/lc_3/out
T_12_16_sp12_v_t_22
T_12_15_sp4_v_t_46
T_9_19_sp4_h_l_11
T_9_19_lc_trk_g0_6
T_9_19_wire_logic_cluster/lc_6/in_0

End 

Net : this_reset_cond.M_stage_qZ0Z_8
T_17_17_wire_logic_cluster/lc_3/out
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_2/in_0

End 

Net : M_this_oam_address_qZ0Z_6
T_24_9_wire_logic_cluster/lc_0/out
T_24_9_lc_trk_g0_0
T_24_9_wire_logic_cluster/lc_0/in_0

T_24_9_wire_logic_cluster/lc_0/out
T_24_9_lc_trk_g0_0
T_24_9_wire_logic_cluster/lc_2/in_0

T_24_9_wire_logic_cluster/lc_0/out
T_25_8_lc_trk_g3_0
T_25_8_input0_3
T_25_8_wire_bram/ram/WADDR_4
T_25_6_upADDR_4
T_25_6_wire_bram/ram/WADDR_4

T_24_9_wire_logic_cluster/lc_0/out
T_25_8_lc_trk_g3_0
T_25_8_input0_3
T_25_8_wire_bram/ram/WADDR_4

End 

Net : this_reset_cond.M_stage_qZ0Z_7
T_17_18_wire_logic_cluster/lc_4/out
T_17_17_lc_trk_g1_4
T_17_17_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_ramdac.N_3303_reto
T_12_17_wire_logic_cluster/lc_4/out
T_12_17_lc_trk_g3_4
T_12_17_wire_logic_cluster/lc_4/in_1

T_12_17_wire_logic_cluster/lc_4/out
T_12_16_sp4_v_t_40
T_11_19_lc_trk_g3_0
T_11_19_wire_logic_cluster/lc_1/in_0

End 

Net : M_this_oam_address_qZ0Z_7
T_24_9_wire_logic_cluster/lc_2/out
T_24_9_lc_trk_g0_2
T_24_9_input_2_2
T_24_9_wire_logic_cluster/lc_2/in_2

T_24_9_wire_logic_cluster/lc_2/out
T_25_8_lc_trk_g2_2
T_25_8_input0_2
T_25_8_wire_bram/ram/WADDR_5
T_25_6_upADDR_5
T_25_6_wire_bram/ram/WADDR_5

T_24_9_wire_logic_cluster/lc_2/out
T_25_8_lc_trk_g2_2
T_25_8_input0_2
T_25_8_wire_bram/ram/WADDR_5

End 

Net : this_vga_ramdac.N_3301_reto
T_12_16_wire_logic_cluster/lc_1/out
T_12_16_lc_trk_g2_1
T_12_16_input_2_1
T_12_16_wire_logic_cluster/lc_1/in_2

T_12_16_wire_logic_cluster/lc_1/out
T_12_16_sp4_h_l_7
T_11_16_sp4_v_t_42
T_10_19_lc_trk_g3_2
T_10_19_wire_logic_cluster/lc_3/in_0

End 

Net : this_vga_ramdac.N_880_i_reto
T_12_19_wire_logic_cluster/lc_0/out
T_12_19_lc_trk_g2_0
T_12_19_input_2_0
T_12_19_wire_logic_cluster/lc_0/in_2

T_12_19_wire_logic_cluster/lc_0/out
T_11_19_lc_trk_g2_0
T_11_19_wire_logic_cluster/lc_1/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_11_19_sp4_h_l_8
T_10_19_lc_trk_g0_0
T_10_19_wire_logic_cluster/lc_3/in_1

T_12_19_wire_logic_cluster/lc_0/out
T_11_19_sp4_h_l_8
T_7_19_sp4_h_l_11
T_9_19_lc_trk_g3_6
T_9_19_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_37
T_11_17_lc_trk_g1_0
T_11_17_wire_logic_cluster/lc_1/in_0

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_37
T_9_19_sp4_h_l_0
T_8_15_sp4_v_t_40
T_7_18_lc_trk_g3_0
T_7_18_wire_logic_cluster/lc_6/in_3

T_12_19_wire_logic_cluster/lc_0/out
T_12_15_sp4_v_t_37
T_9_19_sp4_h_l_0
T_8_15_sp4_v_t_40
T_7_17_lc_trk_g1_5
T_7_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_vga_ramdac.N_3298_reto
T_13_17_wire_logic_cluster/lc_7/out
T_13_17_lc_trk_g0_7
T_13_17_input_2_7
T_13_17_wire_logic_cluster/lc_7/in_2

T_13_17_wire_logic_cluster/lc_7/out
T_12_17_sp4_h_l_6
T_11_17_lc_trk_g0_6
T_11_17_wire_logic_cluster/lc_1/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_0
T_12_20_wire_logic_cluster/lc_7/out
T_12_20_lc_trk_g1_7
T_12_20_wire_logic_cluster/lc_1/in_3

End 

Net : this_delay_clk.M_pipe_qZ0Z_2
T_16_20_wire_logic_cluster/lc_7/out
T_16_20_lc_trk_g1_7
T_16_20_wire_logic_cluster/lc_3/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_6
T_17_18_wire_logic_cluster/lc_0/out
T_17_18_lc_trk_g3_0
T_17_18_wire_logic_cluster/lc_4/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_5
T_17_18_wire_logic_cluster/lc_5/out
T_17_18_lc_trk_g2_5
T_17_18_wire_logic_cluster/lc_0/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_4
T_17_18_wire_logic_cluster/lc_3/out
T_17_18_lc_trk_g3_3
T_17_18_wire_logic_cluster/lc_5/in_3

End 

Net : this_reset_cond.M_stage_qZ0Z_1
T_17_12_wire_logic_cluster/lc_4/out
T_17_12_lc_trk_g0_4
T_17_12_wire_logic_cluster/lc_3/in_3

End 

Net : this_vga_signals.hsync_1_i_0_1
T_14_21_wire_logic_cluster/lc_7/out
T_14_21_lc_trk_g2_7
T_14_21_wire_logic_cluster/lc_0/in_3

End 

Net : this_vga_signals.N_779
T_20_20_wire_logic_cluster/lc_4/out
T_19_21_lc_trk_g0_4
T_19_21_input_2_0
T_19_21_wire_logic_cluster/lc_0/in_2

End 

Net : this_vga_signals.N_743
T_20_24_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_0/in_0

T_20_24_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_20_lc_trk_g2_6
T_20_20_wire_logic_cluster/lc_2/in_0

T_20_24_wire_logic_cluster/lc_3/out
T_20_15_sp12_v_t_22
T_20_20_lc_trk_g2_6
T_20_20_input_2_4
T_20_20_wire_logic_cluster/lc_4/in_2

T_20_24_wire_logic_cluster/lc_3/out
T_20_21_sp4_v_t_46
T_17_21_sp4_h_l_11
T_19_21_lc_trk_g3_6
T_19_21_input_2_1
T_19_21_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals.N_554
T_14_21_wire_logic_cluster/lc_3/out
T_14_21_lc_trk_g2_3
T_14_21_wire_logic_cluster/lc_0/in_1

End 

Net : this_vga_signals.N_507_0
T_14_22_wire_logic_cluster/lc_0/out
T_14_21_lc_trk_g1_0
T_14_21_input_2_7
T_14_21_wire_logic_cluster/lc_7/in_2

End 

Net : this_vga_signals.N_473_0_cascade_
T_14_21_wire_logic_cluster/lc_2/ltout
T_14_21_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.N_459_0
T_18_21_wire_logic_cluster/lc_0/out
T_19_21_lc_trk_g0_0
T_19_21_wire_logic_cluster/lc_5/in_1

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_i_a2_1_3Z0Z_0_cascade_
T_20_24_wire_logic_cluster/lc_2/ltout
T_20_24_wire_logic_cluster/lc_3/in_2

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_N_5LZ0Z8_cascade_
T_20_21_wire_logic_cluster/lc_1/ltout
T_20_21_wire_logic_cluster/lc_2/in_2

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_1Z0Z_5
T_18_24_wire_logic_cluster/lc_1/out
T_19_22_sp4_v_t_46
T_19_18_sp4_v_t_39
T_18_20_lc_trk_g0_2
T_18_20_wire_logic_cluster/lc_4/in_0

End 

Net : this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_0Z0Z_6
T_17_24_wire_logic_cluster/lc_0/out
T_18_21_sp4_v_t_41
T_18_17_sp4_v_t_42
T_18_20_lc_trk_g1_2
T_18_20_input_2_5
T_18_20_wire_logic_cluster/lc_5/in_2

End 

Net : clk_0_c_g
T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_5_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_6_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_5_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_6_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_7_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_8_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_7_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_10_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_9_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_11_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_12_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_13_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_13_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_14_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_18_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_12_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_15_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_16_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_17_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_18_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_25_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_24_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_23_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_19_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_20_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_19_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_20_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_22_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_21_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_22_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_20_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_26_21_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_23_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_24_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_27_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_10_28_wire_logic_cluster/lc_3/clk

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_25_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_26_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_28_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_27_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_28_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_29_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_8_30_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_29_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_30_wire_bram/ram/WCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_31_wire_bram/ram/RCLK

T_16_0_wire_io_cluster/io_1/gbout
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_25_32_wire_bram/ram/WCLK

End 

Net : bfn_26_21_0_
Net : rst_n_c
T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_16
T_17_9_lc_trk_g3_0
T_17_9_wire_logic_cluster/lc_6/in_3

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_4/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_0
T_17_1_sp12_v_t_23
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_3/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_14_lc_trk_g3_7
T_17_14_wire_logic_cluster/lc_1/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_13_sp4_v_t_37
T_17_17_lc_trk_g0_0
T_17_17_wire_logic_cluster/lc_3/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_13_sp4_v_t_37
T_17_17_lc_trk_g0_0
T_17_17_input_2_2
T_17_17_wire_logic_cluster/lc_2/in_2

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_17_sp12_v_t_23
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_3/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_17_sp12_v_t_23
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_5/in_0

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_17_sp12_v_t_23
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_0/in_1

T_16_0_wire_pll/outcoreb
T_17_0_span12_vert_8
T_17_5_sp12_v_t_23
T_17_17_sp12_v_t_23
T_17_18_lc_trk_g2_7
T_17_18_wire_logic_cluster/lc_4/in_1

End 

Net : rgb_c_5
T_11_19_wire_logic_cluster/lc_1/out
T_11_16_sp12_v_t_22
T_11_23_sp4_v_t_38
T_8_27_sp4_h_l_8
T_4_27_sp4_h_l_11
T_0_27_span4_horz_18
T_0_27_lc_trk_g0_2
T_0_27_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_4
T_9_19_wire_logic_cluster/lc_6/out
T_8_19_sp4_h_l_4
T_7_19_sp4_v_t_41
T_7_23_sp4_v_t_41
T_4_27_sp4_h_l_9
T_0_27_span4_horz_13
T_0_27_span4_vert_t_14
T_0_30_lc_trk_g0_6
T_0_30_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_3
T_10_19_wire_logic_cluster/lc_3/out
T_10_18_sp4_v_t_38
T_7_22_sp4_h_l_3
T_3_22_sp4_h_l_11
T_0_22_span4_horz_31
T_0_22_span4_vert_t_13
T_0_25_lc_trk_g1_5
T_0_25_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_2
T_7_17_wire_logic_cluster/lc_1/out
T_3_17_sp12_h_l_1
T_0_17_span12_horz_21
T_0_17_lc_trk_g1_5
T_0_17_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_1
T_7_18_wire_logic_cluster/lc_6/out
T_0_18_span12_horz_7
T_0_18_lc_trk_g1_7
T_0_18_wire_io_cluster/io_0/D_OUT_0

End 

Net : rgb_c_0
T_11_17_wire_logic_cluster/lc_1/out
T_11_6_sp12_v_t_22
T_0_6_span12_horz_2
T_0_6_lc_trk_g0_2
T_0_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : port_rw_in
T_0_21_wire_io_cluster/io_1/D_IN_0
T_1_21_lc_trk_g1_2
T_1_21_wire_logic_cluster/lc_1/in_0

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_16_21_sp4_h_l_11
T_19_17_sp4_v_t_40
T_18_20_lc_trk_g3_0
T_18_20_wire_logic_cluster/lc_2/in_1

T_0_21_wire_io_cluster/io_1/D_IN_0
T_0_21_span12_horz_12
T_7_21_sp12_h_l_0
T_16_21_sp4_h_l_11
T_20_21_sp4_h_l_2
T_20_21_lc_trk_g0_7
T_20_21_wire_logic_cluster/lc_2/in_1

End 

Net : port_nmib_0_i
T_4_11_wire_logic_cluster/lc_7/out
T_0_11_span12_horz_14
T_0_11_lc_trk_g1_6
T_0_11_wire_io_cluster/io_1/D_OUT_0

End 

Net : port_enb_c
T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_19_18_lc_trk_g2_4
T_19_18_input_2_4
T_19_18_wire_logic_cluster/lc_4/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_16_20_sp4_h_l_9
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_0/in_1

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_14_16_sp4_h_l_9
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_18_lc_trk_g1_0
T_20_18_input_2_3
T_20_18_wire_logic_cluster/lc_3/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_41
T_16_20_sp4_h_l_9
T_18_20_lc_trk_g3_4
T_18_20_wire_logic_cluster/lc_1/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_16_16_sp4_h_l_11
T_19_16_sp4_v_t_46
T_19_20_lc_trk_g0_3
T_19_20_wire_logic_cluster/lc_7/in_0

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_14_16_sp4_h_l_9
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_20_lc_trk_g1_0
T_20_20_input_2_5
T_20_20_wire_logic_cluster/lc_5/in_2

T_0_16_wire_io_cluster/io_1/D_IN_0
T_0_16_span12_horz_12
T_7_16_sp12_h_l_0
T_14_16_sp4_h_l_9
T_18_16_sp4_h_l_0
T_21_16_sp4_v_t_37
T_20_20_lc_trk_g1_0
T_20_20_wire_logic_cluster/lc_1/in_0

End 

Net : port_data_rw_i_i
T_1_21_wire_logic_cluster/lc_1/out
T_0_22_lc_trk_g0_1
T_0_22_wire_io_cluster/io_1/D_OUT_0

End 

Net : port_data_c_7
T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_0_span12_vert_19
T_26_7_lc_trk_g2_7
T_26_7_wire_logic_cluster/lc_0/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_15_10_sp12_h_l_0
T_21_10_lc_trk_g1_7
T_21_10_wire_logic_cluster/lc_3/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp4_h_l_1
T_25_6_sp4_v_t_36
T_24_7_lc_trk_g2_4
T_24_7_wire_logic_cluster/lc_7/in_3

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp4_h_l_1
T_22_10_sp4_h_l_1
T_21_6_sp4_v_t_36
T_21_8_lc_trk_g2_1
T_21_8_wire_logic_cluster/lc_3/in_0

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_26_12_sp4_v_t_43
T_26_16_sp4_v_t_43
T_23_20_sp4_h_l_6
T_23_20_lc_trk_g1_3
T_23_20_wire_logic_cluster/lc_7/in_1

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_26_14_sp4_v_t_41
T_23_18_sp4_h_l_4
T_22_18_sp4_v_t_41
T_21_21_lc_trk_g3_1
T_21_21_input_2_4
T_21_21_wire_logic_cluster/lc_4/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_26_12_sp4_v_t_43
T_26_16_sp4_v_t_43
T_26_20_sp4_v_t_39
T_23_24_sp4_h_l_7
T_19_24_sp4_h_l_7
T_20_24_lc_trk_g2_7
T_20_24_input_2_1
T_20_24_wire_logic_cluster/lc_1/in_2

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_26_12_sp4_v_t_43
T_26_16_sp4_v_t_43
T_26_20_sp4_v_t_39
T_23_24_sp4_h_l_7
T_19_24_sp4_h_l_7
T_20_24_lc_trk_g2_7
T_20_24_wire_logic_cluster/lc_2/in_1

T_33_10_wire_io_cluster/io_1/D_IN_0
T_27_10_sp12_h_l_0
T_26_10_sp12_v_t_23
T_26_12_sp4_v_t_43
T_26_16_sp4_v_t_43
T_26_20_sp4_v_t_39
T_23_24_sp4_h_l_7
T_19_24_sp4_h_l_7
T_15_24_sp4_h_l_10
T_14_24_sp4_v_t_41
T_13_28_lc_trk_g1_4
T_13_28_wire_logic_cluster/lc_6/in_3

End 

Net : port_data_c_6
T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_8
T_30_7_sp4_v_t_45
T_27_7_sp4_h_l_2
T_26_7_lc_trk_g0_2
T_26_7_wire_logic_cluster/lc_3/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_8
T_30_7_sp4_v_t_45
T_27_7_sp4_h_l_2
T_23_7_sp4_h_l_2
T_24_7_lc_trk_g2_2
T_24_7_wire_logic_cluster/lc_3/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_8
T_30_7_sp4_v_t_45
T_27_7_sp4_h_l_2
T_23_7_sp4_h_l_2
T_22_7_sp4_v_t_45
T_22_8_lc_trk_g2_5
T_22_8_wire_logic_cluster/lc_0/in_3

T_33_11_wire_io_cluster/io_0/D_IN_0
T_31_11_sp4_h_l_8
T_30_7_sp4_v_t_45
T_27_7_sp4_h_l_2
T_23_7_sp4_h_l_2
T_22_3_sp4_v_t_39
T_21_5_lc_trk_g0_2
T_21_5_wire_logic_cluster/lc_0/in_0

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_23_20_lc_trk_g2_7
T_23_20_input_2_1
T_23_20_wire_logic_cluster/lc_1/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_21_21_sp4_h_l_2
T_21_21_lc_trk_g0_7
T_21_21_input_2_3
T_21_21_wire_logic_cluster/lc_3/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_21_21_sp4_h_l_7
T_20_21_sp4_v_t_36
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_5/in_1

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_21_21_sp4_h_l_7
T_20_21_sp4_v_t_36
T_20_24_lc_trk_g0_4
T_20_24_wire_logic_cluster/lc_3/in_1

T_33_11_wire_io_cluster/io_0/D_IN_0
T_29_11_sp12_h_l_0
T_28_11_sp12_v_t_23
T_17_23_sp12_h_l_0
T_18_23_lc_trk_g0_4
T_18_23_input_2_2
T_18_23_wire_logic_cluster/lc_2/in_2

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_21_21_sp4_h_l_7
T_20_21_sp4_v_t_36
T_19_24_lc_trk_g2_4
T_19_24_wire_logic_cluster/lc_3/in_1

T_33_11_wire_io_cluster/io_0/D_IN_0
T_25_11_sp12_h_l_0
T_24_11_sp12_v_t_23
T_24_17_sp4_v_t_39
T_21_21_sp4_h_l_7
T_20_21_sp4_v_t_36
T_20_25_sp4_v_t_41
T_17_29_sp4_h_l_9
T_13_29_sp4_h_l_0
T_14_29_lc_trk_g3_0
T_14_29_wire_logic_cluster/lc_7/in_0

End 

Net : port_data_c_5
T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_25_19_sp4_v_t_42
T_24_20_lc_trk_g3_2
T_24_20_wire_logic_cluster/lc_7/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_24_19_sp4_h_l_3
T_23_19_sp4_v_t_44
T_23_20_lc_trk_g2_4
T_23_20_wire_logic_cluster/lc_2/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_24_19_sp4_h_l_3
T_20_19_sp4_h_l_11
T_23_19_sp4_v_t_46
T_22_20_lc_trk_g3_6
T_22_20_wire_logic_cluster/lc_4/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_6/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_20_lc_trk_g3_4
T_21_20_wire_logic_cluster/lc_5/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_20_lc_trk_g3_4
T_21_20_input_2_1
T_21_20_wire_logic_cluster/lc_1/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_41
T_21_18_lc_trk_g0_1
T_21_18_wire_logic_cluster/lc_2/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_20_20_lc_trk_g2_4
T_20_20_wire_logic_cluster/lc_4/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_15_sp4_v_t_41
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_4/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_20_22_lc_trk_g2_4
T_20_22_wire_logic_cluster/lc_3/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_24_19_sp4_h_l_3
T_20_19_sp4_h_l_11
T_19_19_sp4_v_t_46
T_19_21_lc_trk_g3_3
T_19_21_wire_logic_cluster/lc_2/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_24_19_sp4_h_l_3
T_23_19_sp4_v_t_44
T_20_23_sp4_h_l_2
T_20_23_lc_trk_g0_7
T_20_23_wire_logic_cluster/lc_1/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_21_23_sp4_v_t_41
T_20_24_lc_trk_g3_1
T_20_24_input_2_4
T_20_24_wire_logic_cluster/lc_4/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_30_7_sp12_v_t_23
T_19_7_sp12_h_l_0
T_26_7_lc_trk_g1_0
T_26_7_wire_logic_cluster/lc_5/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_18_19_sp4_h_l_7
T_17_19_sp4_v_t_42
T_17_22_lc_trk_g1_2
T_17_22_input_2_3
T_17_22_wire_logic_cluster/lc_3/in_2

T_33_19_wire_io_cluster/io_1/D_IN_0
T_31_19_sp12_h_l_0
T_30_7_sp12_v_t_23
T_19_7_sp12_h_l_0
T_24_7_lc_trk_g0_4
T_24_7_wire_logic_cluster/lc_2/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_22_7_sp12_v_t_23
T_22_8_lc_trk_g3_7
T_22_8_wire_logic_cluster/lc_7/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_24_19_sp4_h_l_3
T_20_19_sp4_h_l_11
T_19_19_sp4_v_t_46
T_19_23_sp4_v_t_39
T_19_27_lc_trk_g1_2
T_19_27_wire_logic_cluster/lc_5/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_24_19_sp4_h_l_3
T_20_19_sp4_h_l_11
T_19_15_sp4_v_t_46
T_19_11_sp4_v_t_39
T_19_7_sp4_v_t_39
T_19_9_lc_trk_g3_2
T_19_9_wire_logic_cluster/lc_0/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_30_19_sp4_h_l_1
T_26_19_sp4_h_l_1
T_22_19_sp4_h_l_1
T_21_19_sp4_v_t_36
T_18_19_sp4_h_l_7
T_17_19_sp4_v_t_42
T_14_23_sp4_h_l_0
T_13_23_sp4_v_t_43
T_12_27_lc_trk_g1_6
T_12_27_wire_logic_cluster/lc_7/in_0

End 

Net : port_data_c_4
T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_27_sp4_h_l_1
T_21_23_sp4_v_t_36
T_21_25_lc_trk_g3_1
T_21_25_input_2_2
T_21_25_wire_logic_cluster/lc_2/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_27_sp4_h_l_1
T_21_23_sp4_v_t_36
T_20_24_lc_trk_g2_4
T_20_24_wire_logic_cluster/lc_2/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_23_23_sp4_v_t_45
T_23_19_sp4_v_t_45
T_23_20_lc_trk_g2_5
T_23_20_wire_logic_cluster/lc_3/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_19_sp4_v_t_41
T_21_21_lc_trk_g0_4
T_21_21_input_2_2
T_21_21_wire_logic_cluster/lc_2/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_20_27_sp4_h_l_6
T_19_23_sp4_v_t_43
T_18_24_lc_trk_g3_3
T_18_24_input_2_4
T_18_24_wire_logic_cluster/lc_4/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_19_sp4_v_t_41
T_19_23_sp4_h_l_9
T_18_19_sp4_v_t_39
T_17_21_lc_trk_g0_2
T_17_21_input_2_4
T_17_21_wire_logic_cluster/lc_4/in_2

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_11_27_sp12_h_l_0
T_10_27_sp4_h_l_1
T_9_27_sp4_v_t_42
T_9_28_lc_trk_g2_2
T_9_28_wire_logic_cluster/lc_4/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_26_15_sp4_h_l_9
T_25_11_sp4_v_t_39
T_25_7_sp4_v_t_47
T_24_8_lc_trk_g3_7
T_24_8_wire_logic_cluster/lc_5/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_26_15_sp4_h_l_9
T_25_11_sp4_v_t_39
T_25_7_sp4_v_t_47
T_24_8_lc_trk_g3_7
T_24_8_wire_logic_cluster/lc_6/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_23_23_sp4_v_t_45
T_23_19_sp4_v_t_45
T_23_15_sp4_v_t_45
T_23_11_sp4_v_t_41
T_23_7_sp4_v_t_37
T_23_8_lc_trk_g2_5
T_23_8_wire_logic_cluster/lc_4/in_3

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_24_27_sp4_h_l_3
T_23_23_sp4_v_t_45
T_23_19_sp4_v_t_45
T_23_15_sp4_v_t_45
T_23_11_sp4_v_t_41
T_23_7_sp4_v_t_37
T_23_3_sp4_v_t_45
T_23_6_lc_trk_g1_5
T_23_6_wire_logic_cluster/lc_5/in_3

End 

Net : port_data_c_3
T_29_33_wire_io_cluster/io_1/D_IN_0
T_27_33_span4_horz_r_2
T_27_30_sp4_v_t_37
T_27_26_sp4_v_t_37
T_27_22_sp4_v_t_37
T_24_22_sp4_h_l_0
T_23_22_lc_trk_g0_0
T_23_22_wire_logic_cluster/lc_6/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_27_33_span4_horz_r_2
T_27_30_sp4_v_t_37
T_27_26_sp4_v_t_37
T_24_26_sp4_h_l_6
T_20_26_sp4_h_l_2
T_19_22_sp4_v_t_42
T_19_25_lc_trk_g0_2
T_19_25_input_2_6
T_19_25_wire_logic_cluster/lc_6/in_2

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_23_sp4_v_t_47
T_20_24_lc_trk_g3_7
T_20_24_wire_logic_cluster/lc_1/in_1

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_20_23_sp4_v_t_47
T_20_24_lc_trk_g3_7
T_20_24_input_2_2
T_20_24_wire_logic_cluster/lc_2/in_2

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_21_27_sp4_h_l_5
T_17_27_sp4_h_l_8
T_16_27_lc_trk_g1_0
T_16_27_wire_logic_cluster/lc_1/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_29_21_sp4_v_t_47
T_26_21_sp4_h_l_10
T_22_21_sp4_h_l_6
T_21_21_lc_trk_g0_6
T_21_21_input_2_0
T_21_21_wire_logic_cluster/lc_0/in_2

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_27_sp12_v_t_23
T_18_27_sp12_h_l_0
T_17_15_sp12_v_t_23
T_17_22_lc_trk_g3_3
T_17_22_input_2_2
T_17_22_wire_logic_cluster/lc_2/in_2

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_29_21_sp4_v_t_47
T_26_21_sp4_h_l_10
T_25_17_sp4_v_t_47
T_25_13_sp4_v_t_36
T_24_14_lc_trk_g2_4
T_24_14_wire_logic_cluster/lc_3/in_3

T_29_33_wire_io_cluster/io_1/D_IN_0
T_29_23_sp12_v_t_23
T_29_11_sp12_v_t_23
T_29_9_sp4_v_t_47
T_26_9_sp4_h_l_4
T_26_9_lc_trk_g0_1
T_26_9_wire_logic_cluster/lc_2/in_1

T_29_33_wire_io_cluster/io_1/D_IN_0
T_27_33_span4_horz_r_2
T_27_30_sp4_v_t_37
T_27_26_sp4_v_t_37
T_27_22_sp4_v_t_37
T_27_18_sp4_v_t_38
T_27_14_sp4_v_t_38
T_27_10_sp4_v_t_46
T_24_10_sp4_h_l_11
T_23_10_lc_trk_g1_3
T_23_10_wire_logic_cluster/lc_6/in_0

T_29_33_wire_io_cluster/io_1/D_IN_0
T_27_33_span4_horz_r_2
T_27_30_sp4_v_t_37
T_27_26_sp4_v_t_37
T_27_22_sp4_v_t_37
T_27_18_sp4_v_t_38
T_27_14_sp4_v_t_38
T_27_10_sp4_v_t_46
T_24_10_sp4_h_l_11
T_20_10_sp4_h_l_11
T_21_10_lc_trk_g2_3
T_21_10_wire_logic_cluster/lc_2/in_3

End 

Net : port_data_c_2
T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_25_21_sp4_v_t_40
T_24_22_lc_trk_g3_0
T_24_22_input_2_3
T_24_22_wire_logic_cluster/lc_3/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_20_24_lc_trk_g3_4
T_20_24_input_2_5
T_20_24_wire_logic_cluster/lc_5/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_23_19_sp4_v_t_43
T_22_20_lc_trk_g3_3
T_22_20_wire_logic_cluster/lc_4/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_16_25_sp12_h_l_0
T_15_25_sp12_v_t_23
T_15_27_lc_trk_g3_4
T_15_27_wire_logic_cluster/lc_7/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_20_lc_trk_g0_5
T_21_20_input_2_5
T_21_20_wire_logic_cluster/lc_5/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_20_lc_trk_g0_5
T_21_20_wire_logic_cluster/lc_2/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_21_sp4_h_l_0
T_19_21_lc_trk_g2_0
T_19_21_wire_logic_cluster/lc_1/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_2/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_18_21_sp4_h_l_0
T_17_21_sp4_v_t_43
T_17_23_lc_trk_g3_6
T_17_23_input_2_3
T_17_23_wire_logic_cluster/lc_3/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_20_20_lc_trk_g2_5
T_20_20_wire_logic_cluster/lc_4/in_3

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_27_23_sp4_v_t_43
T_24_23_sp4_h_l_6
T_20_23_sp4_h_l_9
T_19_19_sp4_v_t_39
T_19_20_lc_trk_g2_7
T_19_20_input_2_1
T_19_20_wire_logic_cluster/lc_1/in_2

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_18_lc_trk_g3_5
T_21_18_wire_logic_cluster/lc_2/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_22_25_sp4_h_l_9
T_21_21_sp4_v_t_44
T_21_17_sp4_v_t_37
T_21_13_sp4_v_t_38
T_20_17_lc_trk_g1_3
T_20_17_wire_logic_cluster/lc_4/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_13_sp12_v_t_23
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_4
T_24_11_lc_trk_g0_1
T_24_11_wire_logic_cluster/lc_6/in_1

T_27_33_wire_io_cluster/io_0/D_IN_0
T_25_33_span4_horz_r_0
T_25_29_sp4_v_t_36
T_25_25_sp4_v_t_44
T_25_21_sp4_v_t_40
T_25_17_sp4_v_t_36
T_25_13_sp4_v_t_41
T_25_9_sp4_v_t_41
T_25_5_sp4_v_t_42
T_24_8_lc_trk_g3_2
T_24_8_wire_logic_cluster/lc_1/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_25_sp12_v_t_23
T_27_13_sp12_v_t_23
T_27_11_sp4_v_t_47
T_24_11_sp4_h_l_4
T_23_7_sp4_v_t_44
T_23_8_lc_trk_g3_4
T_23_8_wire_logic_cluster/lc_1/in_0

T_27_33_wire_io_cluster/io_0/D_IN_0
T_27_21_sp12_v_t_23
T_27_9_sp12_v_t_23
T_16_9_sp12_h_l_0
T_20_9_lc_trk_g1_3
T_20_9_wire_logic_cluster/lc_6/in_0

End 

Net : port_data_c_1
T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_30_sp4_v_t_44
T_13_26_sp4_v_t_37
T_12_27_lc_trk_g2_5
T_12_27_wire_logic_cluster/lc_3/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_15_27_sp4_h_l_3
T_18_23_sp4_v_t_38
T_18_24_lc_trk_g3_6
T_18_24_input_2_7
T_18_24_wire_logic_cluster/lc_7/in_2

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_15_27_sp4_h_l_3
T_18_23_sp4_v_t_38
T_19_23_sp4_h_l_8
T_18_23_lc_trk_g1_0
T_18_23_input_2_7
T_18_23_wire_logic_cluster/lc_7/in_2

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_17_27_sp4_h_l_5
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g2_0
T_20_24_wire_logic_cluster/lc_4/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_17_27_sp4_h_l_5
T_20_23_sp4_v_t_40
T_20_24_lc_trk_g2_0
T_20_24_wire_logic_cluster/lc_3/in_3

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_15_27_sp4_h_l_3
T_18_23_sp4_v_t_38
T_19_23_sp4_h_l_8
T_22_23_sp4_v_t_45
T_22_19_sp4_v_t_46
T_21_21_lc_trk_g0_0
T_21_21_input_2_6
T_21_21_wire_logic_cluster/lc_6/in_2

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_15_27_sp4_h_l_3
T_18_23_sp4_v_t_38
T_19_23_sp4_h_l_8
T_22_23_sp4_v_t_45
T_22_19_sp4_v_t_46
T_23_19_sp4_h_l_11
T_24_19_lc_trk_g2_3
T_24_19_input_2_3
T_24_19_wire_logic_cluster/lc_3/in_2

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_15_27_sp4_h_l_3
T_18_23_sp4_v_t_38
T_19_23_sp4_h_l_8
T_22_23_sp4_v_t_45
T_22_19_sp4_v_t_46
T_22_15_sp4_v_t_46
T_22_11_sp4_v_t_46
T_22_7_sp4_v_t_46
T_21_8_lc_trk_g3_6
T_21_8_wire_logic_cluster/lc_1/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_25_15_sp12_v_t_23
T_25_13_sp4_v_t_47
T_25_9_sp4_v_t_47
T_24_10_lc_trk_g3_7
T_24_10_wire_logic_cluster/lc_6/in_0

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_31_sp12_v_t_23
T_13_19_sp12_v_t_23
T_13_7_sp12_v_t_23
T_14_7_sp12_h_l_0
T_22_7_lc_trk_g1_3
T_22_7_wire_logic_cluster/lc_5/in_1

T_13_33_wire_io_cluster/io_1/D_IN_0
T_13_27_sp12_v_t_23
T_14_27_sp12_h_l_0
T_15_27_sp4_h_l_3
T_18_23_sp4_v_t_38
T_19_23_sp4_h_l_8
T_22_23_sp4_v_t_45
T_22_19_sp4_v_t_46
T_22_15_sp4_v_t_46
T_22_11_sp4_v_t_46
T_22_7_sp4_v_t_46
T_22_3_sp4_v_t_46
T_21_5_lc_trk_g0_0
T_21_5_wire_logic_cluster/lc_5/in_1

End 

Net : port_data_c_0
T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_31_sp4_v_t_41
T_14_27_sp4_v_t_41
T_13_28_lc_trk_g3_1
T_13_28_wire_logic_cluster/lc_5/in_1

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_31_sp4_v_t_41
T_14_27_sp4_v_t_41
T_14_23_sp4_v_t_41
T_15_23_sp4_h_l_4
T_16_23_lc_trk_g3_4
T_16_23_input_2_1
T_16_23_wire_logic_cluster/lc_1/in_2

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_31_sp4_v_t_41
T_14_27_sp4_v_t_41
T_14_23_sp4_v_t_41
T_15_23_sp4_h_l_4
T_18_19_sp4_v_t_47
T_18_22_lc_trk_g1_7
T_18_22_input_2_4
T_18_22_wire_logic_cluster/lc_4/in_2

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_31_sp4_v_t_41
T_14_27_sp4_v_t_41
T_14_23_sp4_v_t_41
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_22_23_sp4_v_t_37
T_21_25_lc_trk_g0_0
T_21_25_wire_logic_cluster/lc_2/in_0

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_15_27_sp12_h_l_0
T_18_27_sp4_h_l_5
T_21_23_sp4_v_t_46
T_20_24_lc_trk_g3_6
T_20_24_wire_logic_cluster/lc_2/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_31_sp4_v_t_41
T_14_27_sp4_v_t_41
T_14_23_sp4_v_t_41
T_15_23_sp4_h_l_4
T_19_23_sp4_h_l_0
T_22_19_sp4_v_t_37
T_21_21_lc_trk_g1_0
T_21_21_input_2_5
T_21_21_wire_logic_cluster/lc_5/in_2

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_27_sp12_v_t_23
T_15_27_sp12_h_l_0
T_20_27_sp4_h_l_7
T_23_23_sp4_v_t_36
T_23_19_sp4_v_t_41
T_23_22_lc_trk_g1_1
T_23_22_input_2_4
T_23_22_wire_logic_cluster/lc_4/in_2

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_14_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_23_11_lc_trk_g0_3
T_23_11_wire_logic_cluster/lc_6/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_14_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_18_11_sp4_h_l_5
T_21_7_sp4_v_t_40
T_21_8_lc_trk_g3_0
T_21_8_wire_logic_cluster/lc_0/in_3

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_14_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_20_11_sp4_h_l_7
T_23_7_sp4_v_t_42
T_22_9_lc_trk_g1_7
T_22_9_wire_logic_cluster/lc_7/in_1

T_14_33_wire_io_cluster/io_1/D_IN_0
T_14_23_sp12_v_t_23
T_14_11_sp12_v_t_23
T_15_11_sp12_h_l_0
T_20_11_sp4_h_l_7
T_23_7_sp4_v_t_42
T_23_3_sp4_v_t_47
T_23_6_lc_trk_g1_7
T_23_6_wire_logic_cluster/lc_7/in_3

End 

Net : this_vga_signals.un1_M_this_state_q_19_i_0_o2Z0Z_4
T_24_21_wire_logic_cluster/lc_5/out
T_24_20_sp4_v_t_42
T_21_20_sp4_h_l_1
T_17_20_sp4_h_l_9
T_18_20_lc_trk_g2_1
T_18_20_wire_logic_cluster/lc_2/in_3

End 

Net : this_vga_signals.un2_vsynclt8_cascade_
T_12_13_wire_logic_cluster/lc_0/ltout
T_12_13_wire_logic_cluster/lc_1/in_2

End 

Net : this_vga_signals_vvisibility_i
T_5_29_wire_logic_cluster/lc_3/out
T_5_28_sp12_v_t_22
T_5_33_lc_trk_g0_6
T_5_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : this_vga_signals_vsync_1_i
T_12_13_wire_logic_cluster/lc_1/out
T_8_13_sp12_h_l_1
T_7_13_sp12_v_t_22
T_7_22_sp4_v_t_36
T_7_26_sp4_v_t_36
T_4_30_sp4_h_l_6
T_3_30_sp4_v_t_37
T_3_33_lc_trk_g0_5
T_3_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : this_vga_signals.vsync_1_2
T_12_13_wire_logic_cluster/lc_2/out
T_12_13_lc_trk_g1_2
T_12_13_wire_logic_cluster/lc_1/in_0

End 

Net : this_vga_signals.vsync_1_3
T_12_13_wire_logic_cluster/lc_3/out
T_12_13_lc_trk_g3_3
T_12_13_wire_logic_cluster/lc_1/in_1

End 

Net : port_address_in_1
T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_10
T_19_23_sp4_h_l_10
T_20_23_lc_trk_g2_2
T_20_23_input_2_4
T_20_23_wire_logic_cluster/lc_4/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_10
T_19_23_sp4_h_l_10
T_18_23_sp4_v_t_41
T_18_24_lc_trk_g2_1
T_18_24_wire_logic_cluster/lc_1/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_wire_logic_cluster/lc_7/in_0

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_10
T_19_23_sp4_h_l_1
T_18_23_sp4_v_t_42
T_17_24_lc_trk_g3_2
T_17_24_wire_logic_cluster/lc_0/in_1

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_20_21_lc_trk_g1_4
T_20_21_input_2_1
T_20_21_wire_logic_cluster/lc_1/in_2

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_10
T_19_23_sp4_h_l_10
T_18_19_sp4_v_t_38
T_17_22_lc_trk_g2_6
T_17_22_wire_logic_cluster/lc_5/in_1

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_25_sp12_v_t_23
T_26_23_sp4_v_t_47
T_23_23_sp4_h_l_10
T_19_23_sp4_h_l_10
T_18_19_sp4_v_t_38
T_18_21_lc_trk_g2_3
T_18_21_wire_logic_cluster/lc_0/in_3

T_26_33_wire_io_cluster/io_0/D_IN_0
T_26_21_sp12_v_t_23
T_15_21_sp12_h_l_0
T_16_21_lc_trk_g1_4
T_16_21_wire_logic_cluster/lc_1/in_0

End 

Net : port_address_in_0
T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_17_23_sp4_v_t_47
T_17_24_lc_trk_g2_7
T_17_24_wire_logic_cluster/lc_0/in_3

T_16_33_wire_pll/outcoreb
T_17_32_sp4_v_t_40
T_17_28_sp4_v_t_45
T_17_24_sp4_v_t_46
T_18_24_sp4_h_l_4
T_18_24_lc_trk_g1_1
T_18_24_wire_logic_cluster/lc_1/in_3

T_16_33_wire_pll/outcoreb
T_17_32_sp4_v_t_40
T_17_28_sp4_v_t_45
T_17_24_sp4_v_t_46
T_17_20_sp4_v_t_46
T_17_22_lc_trk_g2_3
T_17_22_wire_logic_cluster/lc_5/in_0

T_16_33_wire_pll/outcoreb
T_17_25_sp12_v_t_23
T_17_23_sp4_v_t_47
T_18_23_sp4_h_l_3
T_20_23_lc_trk_g2_6
T_20_23_wire_logic_cluster/lc_4/in_0

T_16_33_wire_pll/outcoreb
T_17_32_sp4_v_t_40
T_17_28_sp4_v_t_45
T_17_24_sp4_v_t_46
T_17_20_sp4_v_t_46
T_16_21_lc_trk_g3_6
T_16_21_input_2_1
T_16_21_wire_logic_cluster/lc_1/in_2

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_18_21_lc_trk_g1_3
T_18_21_wire_logic_cluster/lc_0/in_0

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_7/in_1

T_16_33_wire_pll/outcoreb
T_17_21_sp12_v_t_23
T_18_21_sp12_h_l_0
T_20_21_lc_trk_g1_7
T_20_21_wire_logic_cluster/lc_1/in_3

End 

Net : M_hcounter_q_esr_RNIR18F4_9
T_14_21_wire_logic_cluster/lc_0/out
T_14_9_sp12_v_t_23
T_3_21_sp12_h_l_0
T_2_21_sp12_v_t_23
T_2_33_lc_trk_g0_0
T_2_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_8_17_lc_trk_g3_5
T_8_17_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_7
T_8_15_sp4_v_t_37
T_8_18_lc_trk_g1_5
T_8_18_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_8_19_lc_trk_g3_5
T_8_19_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_45
T_8_20_lc_trk_g3_5
T_8_20_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_9_19_sp4_v_t_40
T_8_21_lc_trk_g1_5
T_8_21_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_36
T_8_22_lc_trk_g2_4
T_8_22_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_5_15_sp4_h_l_7
T_4_15_sp4_v_t_42
T_0_19_span4_horz_7
T_0_19_span4_vert_t_13
T_0_21_lc_trk_g0_1
T_0_21_wire_io_cluster/io_1/D_OUT_0

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_9_19_sp4_v_t_40
T_8_23_lc_trk_g1_5
T_8_23_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_36
T_8_24_lc_trk_g2_4
T_8_24_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_41
T_8_25_lc_trk_g0_4
T_8_25_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_36
T_8_26_lc_trk_g2_4
T_8_26_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_16_17_lc_trk_g2_4
T_16_17_input_2_2
T_16_17_wire_logic_cluster/lc_2/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_16_17_lc_trk_g2_4
T_16_17_input_2_4
T_16_17_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_16_17_lc_trk_g2_4
T_16_17_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_16_17_lc_trk_g2_4
T_16_17_input_2_6
T_16_17_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_36
T_6_27_sp4_h_l_1
T_8_27_lc_trk_g2_4
T_8_27_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_9_19_sp4_v_t_40
T_9_23_sp4_v_t_45
T_9_27_sp4_v_t_45
T_8_28_lc_trk_g3_5
T_8_28_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_5_15_sp4_v_t_39
T_6_19_sp4_h_l_8
T_9_19_sp4_v_t_36
T_9_23_sp4_v_t_36
T_9_27_sp4_v_t_41
T_8_29_lc_trk_g0_4
T_8_29_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_15_sp4_h_l_2
T_9_15_sp4_v_t_39
T_9_19_sp4_v_t_40
T_9_23_sp4_v_t_45
T_9_27_sp4_v_t_45
T_8_30_lc_trk_g3_5
T_8_30_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_10
T_26_13_sp4_v_t_41
T_25_15_lc_trk_g0_4
T_25_15_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_25_16_lc_trk_g2_4
T_25_16_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_9
T_25_13_lc_trk_g2_4
T_25_13_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_25_14_lc_trk_g2_4
T_25_14_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_18_13_sp4_v_t_41
T_19_13_sp4_h_l_9
T_23_13_sp4_h_l_5
T_26_13_sp4_v_t_40
T_25_17_lc_trk_g1_5
T_25_17_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_17_sp4_v_t_36
T_25_18_lc_trk_g2_4
T_25_18_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_input_2_2
T_21_22_wire_logic_cluster/lc_2/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_1/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_3/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_input_2_4
T_21_22_wire_logic_cluster/lc_4/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_5/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_input_2_6
T_21_22_wire_logic_cluster/lc_6/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_21_22_lc_trk_g2_6
T_21_22_wire_logic_cluster/lc_7/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_input_2_3
T_21_23_wire_logic_cluster/lc_3/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_4/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_6/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_0/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_input_2_1
T_21_23_wire_logic_cluster/lc_1/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_input_2_5
T_21_23_wire_logic_cluster/lc_5/in_2

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_37
T_21_23_lc_trk_g1_0
T_21_23_wire_logic_cluster/lc_2/in_1

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_41
T_25_11_lc_trk_g0_4
T_25_11_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_25_12_lc_trk_g2_4
T_25_12_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_17_sp4_v_t_41
T_25_19_lc_trk_g0_4
T_25_19_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_17_sp4_v_t_36
T_25_20_lc_trk_g2_4
T_25_20_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_25_10_lc_trk_g2_4
T_25_10_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_17_sp4_v_t_36
T_23_21_sp4_h_l_1
T_25_21_lc_trk_g2_4
T_25_21_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_17_sp4_v_t_36
T_26_21_sp4_v_t_36
T_25_22_lc_trk_g2_4
T_25_22_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_23_9_sp4_h_l_1
T_25_9_lc_trk_g2_4
T_25_9_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_17_sp4_v_t_41
T_26_21_sp4_v_t_41
T_25_23_lc_trk_g0_4
T_25_23_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_25_24_lc_trk_g3_5
T_25_24_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_26_5_sp4_v_t_41
T_25_7_lc_trk_g0_4
T_25_7_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_23_9_sp4_h_l_1
T_26_5_sp4_v_t_36
T_25_8_lc_trk_g2_4
T_25_8_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_25_sp4_h_l_9
T_25_25_lc_trk_g2_4
T_25_25_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_26_25_sp4_v_t_45
T_25_26_lc_trk_g3_5
T_25_26_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_23_9_sp4_h_l_1
T_26_5_sp4_v_t_36
T_23_5_sp4_h_l_1
T_25_5_lc_trk_g2_4
T_25_5_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_23_9_sp4_h_l_1
T_26_5_sp4_v_t_36
T_25_6_lc_trk_g2_4
T_25_6_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_0_15_span12_horz_1
T_12_15_sp12_v_t_22
T_13_27_sp12_h_l_1
T_21_27_sp4_h_l_8
T_25_27_sp4_h_l_8
T_25_27_lc_trk_g1_5
T_25_27_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_26_25_sp4_v_t_45
T_25_28_lc_trk_g3_5
T_25_28_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_26_25_sp4_v_t_45
T_23_29_sp4_h_l_1
T_25_29_lc_trk_g2_4
T_25_29_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_26_25_sp4_v_t_45
T_26_29_sp4_v_t_45
T_25_30_lc_trk_g3_5
T_25_30_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_0_15_span12_horz_1
T_12_15_sp12_v_t_22
T_13_27_sp12_h_l_1
T_21_27_sp4_h_l_8
T_24_27_sp4_v_t_45
T_25_31_sp4_h_l_8
T_25_31_lc_trk_g1_5
T_25_31_wire_bram/ram/RE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_22_17_sp4_v_t_37
T_22_21_sp4_v_t_38
T_23_21_sp4_h_l_8
T_26_21_sp4_v_t_45
T_26_25_sp4_v_t_45
T_26_29_sp4_v_t_45
T_25_32_lc_trk_g3_5
T_25_32_wire_bram/ram/WE

T_5_15_wire_logic_cluster/lc_1/out
T_6_13_sp4_v_t_46
T_7_17_sp4_h_l_5
T_11_17_sp4_h_l_8
T_15_17_sp4_h_l_4
T_19_17_sp4_h_l_7
T_23_17_sp4_h_l_7
T_26_13_sp4_v_t_36
T_26_9_sp4_v_t_36
T_23_9_sp4_h_l_1
T_27_9_sp4_h_l_4
T_31_9_sp4_h_l_7
T_33_5_span4_vert_t_13
T_33_6_lc_trk_g1_5
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : dma_0_i
T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_25_sp4_v_t_36
T_18_29_sp4_v_t_36
T_14_33_span4_horz_r_0
T_17_33_lc_trk_g1_4
T_17_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_25_sp4_v_t_36
T_18_29_sp4_v_t_36
T_14_33_span4_horz_r_0
T_16_33_lc_trk_g0_0
T_16_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_25_sp4_v_t_36
T_18_29_sp4_v_t_36
T_18_33_span4_horz_r_0
T_20_33_lc_trk_g0_0
T_20_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_17_lc_trk_g1_4
T_33_17_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_20_span4_vert_t_12
T_33_21_lc_trk_g1_4
T_33_21_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_20_span4_vert_t_12
T_33_21_lc_trk_g0_4
T_33_21_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_25_sp4_v_t_36
T_18_29_sp4_v_t_36
T_18_33_span4_horz_r_0
T_22_29_sp4_v_t_36
T_22_33_lc_trk_g1_1
T_22_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_31_16_sp12_h_l_1
T_33_16_lc_trk_g1_5
T_33_16_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_20_span4_vert_t_12
T_33_23_lc_trk_g0_4
T_33_23_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_7_16_sp12_h_l_1
T_6_16_sp12_v_t_22
T_6_17_sp4_v_t_44
T_3_21_sp4_h_l_9
T_0_21_span4_horz_33
T_0_21_lc_trk_g1_1
T_0_21_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_20_span4_vert_t_12
T_33_24_lc_trk_g0_0
T_33_24_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_25_sp4_v_t_36
T_18_29_sp4_v_t_36
T_18_33_span4_horz_r_0
T_22_33_span4_horz_r_0
T_25_33_lc_trk_g1_4
T_25_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_18_25_sp4_v_t_36
T_18_29_sp4_v_t_36
T_18_33_span4_horz_r_0
T_22_33_span4_horz_r_0
T_26_31_sp4_v_t_36
T_26_33_lc_trk_g0_1
T_26_33_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_28_sp12_h_l_1
T_31_28_sp12_h_l_1
T_33_28_lc_trk_g0_5
T_33_28_wire_io_cluster/io_0/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_28_sp12_h_l_1
T_30_28_sp12_v_t_22
T_30_33_lc_trk_g0_6
T_30_33_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_12_span4_vert_t_12
T_33_8_span4_vert_t_12
T_33_4_span4_vert_t_12
T_33_6_lc_trk_g0_0
T_33_6_wire_io_cluster/io_1/OUT_ENB

T_18_19_wire_logic_cluster/lc_1/out
T_18_16_sp12_v_t_22
T_19_16_sp12_h_l_1
T_29_16_sp4_h_l_10
T_33_16_span4_horz_1
T_33_16_span4_vert_t_12
T_33_12_span4_vert_t_12
T_33_8_span4_vert_t_12
T_33_4_span4_vert_t_12
T_33_5_lc_trk_g0_4
T_33_5_wire_io_cluster/io_1/OUT_ENB

End 

Net : port_clk_c
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_20
T_3_20_sp12_h_l_0
T_12_20_lc_trk_g0_4
T_12_20_wire_logic_cluster/lc_7/in_3

End 

Net : port_address_in_7
T_33_5_wire_io_cluster/io_1/D_IN_0
T_23_5_sp12_h_l_0
T_22_5_sp12_v_t_23
T_22_17_sp12_v_t_23
T_22_17_sp4_v_t_45
T_19_21_sp4_h_l_8
T_20_21_lc_trk_g2_0
T_20_21_wire_logic_cluster/lc_1/in_1

T_33_5_wire_io_cluster/io_1/D_IN_0
T_23_5_sp12_h_l_0
T_22_5_sp12_v_t_23
T_22_17_sp12_v_t_23
T_22_17_sp4_v_t_45
T_19_21_sp4_h_l_8
T_18_17_sp4_v_t_45
T_18_20_lc_trk_g1_5
T_18_20_wire_logic_cluster/lc_2/in_0

End 

Net : port_address_in_6
T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp12_v_t_23
T_24_21_lc_trk_g3_0
T_24_21_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp12_v_t_23
T_24_21_lc_trk_g3_0
T_24_21_input_2_5
T_24_21_wire_logic_cluster/lc_5/in_2

End 

Net : port_address_in_5
T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_lc_trk_g1_0
T_24_21_input_2_1
T_24_21_wire_logic_cluster/lc_1/in_2

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_lc_trk_g0_0
T_24_21_wire_logic_cluster/lc_5/in_1

End 

Net : port_address_in_4
T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_1
T_25_19_sp4_v_t_36
T_24_21_lc_trk_g1_1
T_24_21_wire_logic_cluster/lc_1/in_1

T_33_23_wire_io_cluster/io_1/D_IN_0
T_30_23_sp4_h_l_1
T_26_23_sp4_h_l_1
T_25_19_sp4_v_t_36
T_24_21_lc_trk_g1_1
T_24_21_wire_logic_cluster/lc_5/in_3

End 

Net : port_address_in_3
T_33_28_wire_io_cluster/io_0/D_IN_0
T_25_28_sp12_h_l_0
T_24_16_sp12_v_t_23
T_24_21_lc_trk_g2_7
T_24_21_wire_logic_cluster/lc_5/in_0

T_33_28_wire_io_cluster/io_0/D_IN_0
T_25_28_sp12_h_l_0
T_26_28_sp4_h_l_3
T_25_24_sp4_v_t_45
T_22_24_sp4_h_l_8
T_21_20_sp4_v_t_36
T_20_21_lc_trk_g2_4
T_20_21_wire_logic_cluster/lc_2/in_0

End 

Net : port_address_in_2
T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_32_sp4_v_t_44
T_22_28_sp4_v_t_40
T_22_24_sp4_v_t_45
T_19_24_sp4_h_l_8
T_18_24_lc_trk_g0_0
T_18_24_wire_logic_cluster/lc_1/in_1

T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_32_sp4_v_t_44
T_22_28_sp4_v_t_40
T_22_24_sp4_v_t_45
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_4
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_4/in_0

T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_32_sp4_v_t_44
T_22_28_sp4_v_t_40
T_22_24_sp4_v_t_45
T_19_24_sp4_h_l_8
T_15_24_sp4_h_l_4
T_17_24_lc_trk_g3_1
T_17_24_wire_logic_cluster/lc_0/in_0

T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_31_sp12_v_t_23
T_22_19_sp12_v_t_23
T_22_21_sp4_v_t_43
T_19_21_sp4_h_l_0
T_20_21_lc_trk_g3_0
T_20_21_wire_logic_cluster/lc_1/in_0

T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_32_sp4_v_t_44
T_22_28_sp4_v_t_40
T_22_24_sp4_v_t_45
T_19_24_sp4_h_l_8
T_18_20_sp4_v_t_45
T_18_21_lc_trk_g2_5
T_18_21_wire_logic_cluster/lc_0/in_1

T_22_33_wire_io_cluster/io_1/D_IN_0
T_22_31_sp12_v_t_23
T_22_19_sp12_v_t_23
T_22_21_sp4_v_t_43
T_19_21_sp4_h_l_0
T_15_21_sp4_h_l_3
T_16_21_lc_trk_g3_3
T_16_21_wire_logic_cluster/lc_1/in_1

End 

Net : N_495
T_11_21_wire_logic_cluster/lc_2/out
T_11_19_sp12_v_t_23
T_11_25_sp4_v_t_39
T_8_29_sp4_h_l_7
T_7_29_sp4_v_t_36
T_3_33_span4_horz_r_0
T_3_33_lc_trk_g0_0
T_3_33_wire_io_cluster/io_0/D_OUT_0

End 

