/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Jan 27 12:19:19 2015
 *                 Full Compile MD5 Checksum  3788d4127f6320d7294fc780a1f038a5
 *                     (minus title and desc)
 *                 MD5 Checksum               bc21cc7e43ef60b83e7c02281647c8e6
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15579
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_T2_INTR_OI_H__
#define BCHP_T2_INTR_OI_H__

/***************************************************************************
 *T2_INTR_OI - T2 L2 Interrupt Control Registers
 ***************************************************************************/
#define BCHP_T2_INTR_OI_CPU_STATUS               0x00e10e00 /* [RO] CPU interrupt Status Register */
#define BCHP_T2_INTR_OI_CPU_SET                  0x00e10e04 /* [WO] CPU interrupt Set Register */
#define BCHP_T2_INTR_OI_CPU_CLEAR                0x00e10e08 /* [WO] CPU interrupt Clear Register */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS          0x00e10e0c /* [RO] CPU interrupt Mask Status Register */
#define BCHP_T2_INTR_OI_CPU_MASK_SET             0x00e10e10 /* [WO] CPU interrupt Mask Set Register */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR           0x00e10e14 /* [WO] CPU interrupt Mask Clear Register */
#define BCHP_T2_INTR_OI_PCI_STATUS               0x00e10e18 /* [RO] PCI interrupt Status Register */
#define BCHP_T2_INTR_OI_PCI_SET                  0x00e10e1c /* [WO] PCI interrupt Set Register */
#define BCHP_T2_INTR_OI_PCI_CLEAR                0x00e10e20 /* [WO] PCI interrupt Clear Register */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS          0x00e10e24 /* [RO] PCI interrupt Mask Status Register */
#define BCHP_T2_INTR_OI_PCI_MASK_SET             0x00e10e28 /* [WO] PCI interrupt Mask Set Register */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR           0x00e10e2c /* [WO] PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_STATUS :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_CPU_STATUS_reserved0_MASK                  0xffe00000
#define BCHP_T2_INTR_OI_CPU_STATUS_reserved0_SHIFT                 21

/* T2_INTR_OI :: CPU_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_ERROR_INTR_MASK          0x00100000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_ERROR_INTR_SHIFT         20
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_ERROR_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_RDY_INTR_MASK            0x00080000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_RDY_INTR_SHIFT           19
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_RDY_INTR_DEFAULT         0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_MASK       0x00040000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT      18
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK    0x00020000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT   17
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK    0x00010000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT   16
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_ISCR_INTR_MASK        0x00008000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT       15
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BUFS_INTR_MASK        0x00004000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT       14
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK  0x00002000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_COMBINE_ERR_INTR_MASK     0x00001000
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT    12
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK    0x00000800
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT   11
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK  0x00000400
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_CPU_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_C_INTR_MASK        0x00000200
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT       9
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: CPU_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_C_INTR_MASK             0x00000100
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_C_INTR_SHIFT            8
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_C_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: CPU_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_B_INTR_MASK        0x00000080
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT       7
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: CPU_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_B_INTR_MASK             0x00000040
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_B_INTR_SHIFT            6
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_B_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: CPU_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_INTR_MASK          0x00000020
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_INTR_SHIFT         5
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: CPU_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_INTR_MASK               0x00000010
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_INTR_SHIFT              4
#define BCHP_T2_INTR_OI_CPU_STATUS_RS_SYNC_INTR_DEFAULT            0x00000000

/* T2_INTR_OI :: CPU_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_STATUS_FEC_SYNC_LOSS_INTR_MASK         0x00000008
#define BCHP_T2_INTR_OI_CPU_STATUS_FEC_SYNC_LOSS_INTR_SHIFT        3
#define BCHP_T2_INTR_OI_CPU_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: CPU_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_STATUS_FEC_SYNC_INTR_MASK              0x00000004
#define BCHP_T2_INTR_OI_CPU_STATUS_FEC_SYNC_INTR_SHIFT             2
#define BCHP_T2_INTR_OI_CPU_STATUS_FEC_SYNC_INTR_DEFAULT           0x00000000

/* T2_INTR_OI :: CPU_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_STATUS_VIT_SYNC_LOSS_INTR_MASK         0x00000002
#define BCHP_T2_INTR_OI_CPU_STATUS_VIT_SYNC_LOSS_INTR_SHIFT        1
#define BCHP_T2_INTR_OI_CPU_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: CPU_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_STATUS_VIT_SYNC_INTR_MASK              0x00000001
#define BCHP_T2_INTR_OI_CPU_STATUS_VIT_SYNC_INTR_SHIFT             0
#define BCHP_T2_INTR_OI_CPU_STATUS_VIT_SYNC_INTR_DEFAULT           0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_SET :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_CPU_SET_reserved0_MASK                     0xffe00000
#define BCHP_T2_INTR_OI_CPU_SET_reserved0_SHIFT                    21

/* T2_INTR_OI :: CPU_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_ERROR_INTR_MASK             0x00100000
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_ERROR_INTR_SHIFT            20
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_ERROR_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_RDY_INTR_MASK               0x00080000
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_RDY_INTR_SHIFT              19
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_RDY_INTR_DEFAULT            0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_PKT_RCVD_INTR_MASK          0x00040000
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_PKT_RCVD_INTR_SHIFT         18
#define BCHP_T2_INTR_OI_CPU_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK       0x00020000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT      17
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK       0x00010000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT      16
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_ISCR_INTR_MASK           0x00008000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_ISCR_INTR_SHIFT          15
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_ISCR_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BUFS_INTR_MASK           0x00004000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BUFS_INTR_SHIFT          14
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_BAD_BUFS_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK     0x00002000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT    13
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_COMBINE_ERR_INTR_MASK        0x00001000
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_COMBINE_ERR_INTR_SHIFT       12
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_MASK       0x00000800
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT      11
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: CPU_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK     0x00000400
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT    10
#define BCHP_T2_INTR_OI_CPU_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: CPU_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_C_INTR_MASK           0x00000200
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_C_INTR_SHIFT          9
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_C_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: CPU_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_C_INTR_MASK                0x00000100
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_C_INTR_SHIFT               8
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_C_INTR_DEFAULT             0x00000000

/* T2_INTR_OI :: CPU_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_B_INTR_MASK           0x00000080
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_B_INTR_SHIFT          7
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_B_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: CPU_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_B_INTR_MASK                0x00000040
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_B_INTR_SHIFT               6
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_B_INTR_DEFAULT             0x00000000

/* T2_INTR_OI :: CPU_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_INTR_MASK             0x00000020
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_INTR_SHIFT            5
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_LOSS_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: CPU_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_INTR_MASK                  0x00000010
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_INTR_SHIFT                 4
#define BCHP_T2_INTR_OI_CPU_SET_RS_SYNC_INTR_DEFAULT               0x00000000

/* T2_INTR_OI :: CPU_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_SET_FEC_SYNC_LOSS_INTR_MASK            0x00000008
#define BCHP_T2_INTR_OI_CPU_SET_FEC_SYNC_LOSS_INTR_SHIFT           3
#define BCHP_T2_INTR_OI_CPU_SET_FEC_SYNC_LOSS_INTR_DEFAULT         0x00000000

/* T2_INTR_OI :: CPU_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_SET_FEC_SYNC_INTR_MASK                 0x00000004
#define BCHP_T2_INTR_OI_CPU_SET_FEC_SYNC_INTR_SHIFT                2
#define BCHP_T2_INTR_OI_CPU_SET_FEC_SYNC_INTR_DEFAULT              0x00000000

/* T2_INTR_OI :: CPU_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_SET_VIT_SYNC_LOSS_INTR_MASK            0x00000002
#define BCHP_T2_INTR_OI_CPU_SET_VIT_SYNC_LOSS_INTR_SHIFT           1
#define BCHP_T2_INTR_OI_CPU_SET_VIT_SYNC_LOSS_INTR_DEFAULT         0x00000000

/* T2_INTR_OI :: CPU_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_SET_VIT_SYNC_INTR_MASK                 0x00000001
#define BCHP_T2_INTR_OI_CPU_SET_VIT_SYNC_INTR_SHIFT                0
#define BCHP_T2_INTR_OI_CPU_SET_VIT_SYNC_INTR_DEFAULT              0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_reserved0_MASK                   0xffe00000
#define BCHP_T2_INTR_OI_CPU_CLEAR_reserved0_SHIFT                  21

/* T2_INTR_OI :: CPU_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_ERROR_INTR_MASK           0x00100000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_ERROR_INTR_SHIFT          20
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_ERROR_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_RDY_INTR_MASK             0x00080000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_RDY_INTR_SHIFT            19
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_RDY_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK        0x00040000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT       18
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK     0x00020000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT    17
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK     0x00010000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT    16
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_MASK         0x00008000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT        15
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_MASK         0x00004000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT        14
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK   0x00002000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT  13
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK      0x00001000
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT     12
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT   0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK     0x00000800
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT    11
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK   0x00000400
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT  10
#define BCHP_T2_INTR_OI_CPU_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_MASK         0x00000200
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT        9
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_C_INTR_MASK              0x00000100
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_C_INTR_SHIFT             8
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_C_INTR_DEFAULT           0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_MASK         0x00000080
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT        7
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_B_INTR_MASK              0x00000040
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_B_INTR_SHIFT             6
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_B_INTR_DEFAULT           0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_INTR_MASK           0x00000020
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_INTR_SHIFT          5
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_INTR_MASK                0x00000010
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_INTR_SHIFT               4
#define BCHP_T2_INTR_OI_CPU_CLEAR_RS_SYNC_INTR_DEFAULT             0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_FEC_SYNC_LOSS_INTR_MASK          0x00000008
#define BCHP_T2_INTR_OI_CPU_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT         3
#define BCHP_T2_INTR_OI_CPU_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_FEC_SYNC_INTR_MASK               0x00000004
#define BCHP_T2_INTR_OI_CPU_CLEAR_FEC_SYNC_INTR_SHIFT              2
#define BCHP_T2_INTR_OI_CPU_CLEAR_FEC_SYNC_INTR_DEFAULT            0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_VIT_SYNC_LOSS_INTR_MASK          0x00000002
#define BCHP_T2_INTR_OI_CPU_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT         1
#define BCHP_T2_INTR_OI_CPU_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: CPU_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_CLEAR_VIT_SYNC_INTR_MASK               0x00000001
#define BCHP_T2_INTR_OI_CPU_CLEAR_VIT_SYNC_INTR_SHIFT              0
#define BCHP_T2_INTR_OI_CPU_CLEAR_VIT_SYNC_INTR_DEFAULT            0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_reserved0_MASK             0xffe00000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_reserved0_SHIFT            21

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_MASK     0x00100000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_SHIFT    20
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_ERROR_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_RDY_INTR_MASK       0x00080000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_RDY_INTR_SHIFT      19
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_RDY_INTR_DEFAULT    0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_MASK  0x00040000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT 18
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_MASK   0x00008000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT  15
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_MASK   0x00004000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT  14
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_MASK   0x00000200
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT  9
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_C_INTR_MASK        0x00000100
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_C_INTR_SHIFT       8
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_C_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_MASK   0x00000080
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT  7
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_B_INTR_MASK        0x00000040
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_B_INTR_SHIFT       6
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_B_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_MASK     0x00000020
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_SHIFT    5
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_INTR_MASK          0x00000010
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_INTR_SHIFT         4
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_RS_SYNC_INTR_DEFAULT       0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_MASK    0x00000008
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_SHIFT   3
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_FEC_SYNC_INTR_MASK         0x00000004
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_FEC_SYNC_INTR_SHIFT        2
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_FEC_SYNC_INTR_DEFAULT      0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_MASK    0x00000002
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_SHIFT   1
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_VIT_SYNC_INTR_MASK         0x00000001
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_VIT_SYNC_INTR_SHIFT        0
#define BCHP_T2_INTR_OI_CPU_MASK_STATUS_VIT_SYNC_INTR_DEFAULT      0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_MASK_SET :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_reserved0_MASK                0xffe00000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_reserved0_SHIFT               21

/* T2_INTR_OI :: CPU_MASK_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_ERROR_INTR_MASK        0x00100000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_ERROR_INTR_SHIFT       20
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_ERROR_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_RDY_INTR_MASK          0x00080000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_RDY_INTR_SHIFT         19
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_RDY_INTR_DEFAULT       0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_MASK     0x00040000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_SHIFT    18
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK  0x00020000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK  0x00010000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_MASK      0x00008000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_SHIFT     15
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_ISCR_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_MASK      0x00004000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_SHIFT     14
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_BAD_BUFS_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_COMBINE_ERR_INTR_MASK   0x00001000
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_COMBINE_ERR_INTR_SHIFT  12
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_MASK  0x00000800
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_CPU_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_MASK      0x00000200
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_SHIFT     9
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_C_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_C_INTR_MASK           0x00000100
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_C_INTR_SHIFT          8
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_C_INTR_DEFAULT        0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_MASK      0x00000080
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_SHIFT     7
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_B_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_B_INTR_MASK           0x00000040
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_B_INTR_SHIFT          6
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_B_INTR_DEFAULT        0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_INTR_MASK        0x00000020
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_INTR_SHIFT       5
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_LOSS_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_INTR_MASK             0x00000010
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_INTR_SHIFT            4
#define BCHP_T2_INTR_OI_CPU_MASK_SET_RS_SYNC_INTR_DEFAULT          0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_MASK       0x00000008
#define BCHP_T2_INTR_OI_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_SHIFT      3
#define BCHP_T2_INTR_OI_CPU_MASK_SET_FEC_SYNC_LOSS_INTR_DEFAULT    0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_FEC_SYNC_INTR_MASK            0x00000004
#define BCHP_T2_INTR_OI_CPU_MASK_SET_FEC_SYNC_INTR_SHIFT           2
#define BCHP_T2_INTR_OI_CPU_MASK_SET_FEC_SYNC_INTR_DEFAULT         0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_MASK       0x00000002
#define BCHP_T2_INTR_OI_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_SHIFT      1
#define BCHP_T2_INTR_OI_CPU_MASK_SET_VIT_SYNC_LOSS_INTR_DEFAULT    0x00000001

/* T2_INTR_OI :: CPU_MASK_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_MASK_SET_VIT_SYNC_INTR_MASK            0x00000001
#define BCHP_T2_INTR_OI_CPU_MASK_SET_VIT_SYNC_INTR_SHIFT           0
#define BCHP_T2_INTR_OI_CPU_MASK_SET_VIT_SYNC_INTR_DEFAULT         0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: CPU_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_reserved0_SHIFT             21

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_MASK      0x00100000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_SHIFT     20
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_ERROR_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_MASK        0x00080000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_SHIFT       19
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_RDY_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK   0x00040000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT  18
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_MASK    0x00008000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT   15
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_MASK    0x00004000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT   14
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_MASK    0x00000200
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT   9
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_C_INTR_MASK         0x00000100
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_C_INTR_SHIFT        8
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_C_INTR_DEFAULT      0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_MASK    0x00000080
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT   7
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_B_INTR_MASK         0x00000040
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_B_INTR_SHIFT        6
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_B_INTR_DEFAULT      0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_MASK      0x00000020
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_SHIFT     5
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_INTR_MASK           0x00000010
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_INTR_SHIFT          4
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_RS_SYNC_INTR_DEFAULT        0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_MASK     0x00000008
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT    3
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_FEC_SYNC_INTR_MASK          0x00000004
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_FEC_SYNC_INTR_SHIFT         2
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_FEC_SYNC_INTR_DEFAULT       0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_MASK     0x00000002
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT    1
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: CPU_MASK_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_VIT_SYNC_INTR_MASK          0x00000001
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_VIT_SYNC_INTR_SHIFT         0
#define BCHP_T2_INTR_OI_CPU_MASK_CLEAR_VIT_SYNC_INTR_DEFAULT       0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_STATUS :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_PCI_STATUS_reserved0_MASK                  0xffe00000
#define BCHP_T2_INTR_OI_PCI_STATUS_reserved0_SHIFT                 21

/* T2_INTR_OI :: PCI_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_ERROR_INTR_MASK          0x00100000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_ERROR_INTR_SHIFT         20
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_ERROR_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_RDY_INTR_MASK            0x00080000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_RDY_INTR_SHIFT           19
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_RDY_INTR_DEFAULT         0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_MASK       0x00040000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT      18
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK    0x00020000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT   17
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK    0x00010000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT   16
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_ISCR_INTR_MASK        0x00008000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT       15
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BUFS_INTR_MASK        0x00004000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT       14
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK  0x00002000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_COMBINE_ERR_INTR_MASK     0x00001000
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT    12
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK    0x00000800
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT   11
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK  0x00000400
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_PCI_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_C_INTR_MASK        0x00000200
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT       9
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: PCI_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_C_INTR_MASK             0x00000100
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_C_INTR_SHIFT            8
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_C_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: PCI_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_B_INTR_MASK        0x00000080
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT       7
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: PCI_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_B_INTR_MASK             0x00000040
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_B_INTR_SHIFT            6
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_B_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: PCI_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_INTR_MASK          0x00000020
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_INTR_SHIFT         5
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: PCI_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_INTR_MASK               0x00000010
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_INTR_SHIFT              4
#define BCHP_T2_INTR_OI_PCI_STATUS_RS_SYNC_INTR_DEFAULT            0x00000000

/* T2_INTR_OI :: PCI_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_STATUS_FEC_SYNC_LOSS_INTR_MASK         0x00000008
#define BCHP_T2_INTR_OI_PCI_STATUS_FEC_SYNC_LOSS_INTR_SHIFT        3
#define BCHP_T2_INTR_OI_PCI_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: PCI_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_STATUS_FEC_SYNC_INTR_MASK              0x00000004
#define BCHP_T2_INTR_OI_PCI_STATUS_FEC_SYNC_INTR_SHIFT             2
#define BCHP_T2_INTR_OI_PCI_STATUS_FEC_SYNC_INTR_DEFAULT           0x00000000

/* T2_INTR_OI :: PCI_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_STATUS_VIT_SYNC_LOSS_INTR_MASK         0x00000002
#define BCHP_T2_INTR_OI_PCI_STATUS_VIT_SYNC_LOSS_INTR_SHIFT        1
#define BCHP_T2_INTR_OI_PCI_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: PCI_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_STATUS_VIT_SYNC_INTR_MASK              0x00000001
#define BCHP_T2_INTR_OI_PCI_STATUS_VIT_SYNC_INTR_SHIFT             0
#define BCHP_T2_INTR_OI_PCI_STATUS_VIT_SYNC_INTR_DEFAULT           0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_SET :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_PCI_SET_reserved0_MASK                     0xffe00000
#define BCHP_T2_INTR_OI_PCI_SET_reserved0_SHIFT                    21

/* T2_INTR_OI :: PCI_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_ERROR_INTR_MASK             0x00100000
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_ERROR_INTR_SHIFT            20
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_ERROR_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_RDY_INTR_MASK               0x00080000
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_RDY_INTR_SHIFT              19
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_RDY_INTR_DEFAULT            0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_PKT_RCVD_INTR_MASK          0x00040000
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_PKT_RCVD_INTR_SHIFT         18
#define BCHP_T2_INTR_OI_PCI_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK       0x00020000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT      17
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK       0x00010000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT      16
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_ISCR_INTR_MASK           0x00008000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_ISCR_INTR_SHIFT          15
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_ISCR_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BUFS_INTR_MASK           0x00004000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BUFS_INTR_SHIFT          14
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_BAD_BUFS_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK     0x00002000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT    13
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_COMBINE_ERR_INTR_MASK        0x00001000
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_COMBINE_ERR_INTR_SHIFT       12
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_MASK       0x00000800
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT      11
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT    0x00000000

/* T2_INTR_OI :: PCI_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK     0x00000400
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT    10
#define BCHP_T2_INTR_OI_PCI_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: PCI_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_C_INTR_MASK           0x00000200
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_C_INTR_SHIFT          9
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_C_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: PCI_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_C_INTR_MASK                0x00000100
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_C_INTR_SHIFT               8
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_C_INTR_DEFAULT             0x00000000

/* T2_INTR_OI :: PCI_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_B_INTR_MASK           0x00000080
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_B_INTR_SHIFT          7
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_B_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: PCI_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_B_INTR_MASK                0x00000040
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_B_INTR_SHIFT               6
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_B_INTR_DEFAULT             0x00000000

/* T2_INTR_OI :: PCI_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_INTR_MASK             0x00000020
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_INTR_SHIFT            5
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_LOSS_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: PCI_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_INTR_MASK                  0x00000010
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_INTR_SHIFT                 4
#define BCHP_T2_INTR_OI_PCI_SET_RS_SYNC_INTR_DEFAULT               0x00000000

/* T2_INTR_OI :: PCI_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_SET_FEC_SYNC_LOSS_INTR_MASK            0x00000008
#define BCHP_T2_INTR_OI_PCI_SET_FEC_SYNC_LOSS_INTR_SHIFT           3
#define BCHP_T2_INTR_OI_PCI_SET_FEC_SYNC_LOSS_INTR_DEFAULT         0x00000000

/* T2_INTR_OI :: PCI_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_SET_FEC_SYNC_INTR_MASK                 0x00000004
#define BCHP_T2_INTR_OI_PCI_SET_FEC_SYNC_INTR_SHIFT                2
#define BCHP_T2_INTR_OI_PCI_SET_FEC_SYNC_INTR_DEFAULT              0x00000000

/* T2_INTR_OI :: PCI_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_SET_VIT_SYNC_LOSS_INTR_MASK            0x00000002
#define BCHP_T2_INTR_OI_PCI_SET_VIT_SYNC_LOSS_INTR_SHIFT           1
#define BCHP_T2_INTR_OI_PCI_SET_VIT_SYNC_LOSS_INTR_DEFAULT         0x00000000

/* T2_INTR_OI :: PCI_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_SET_VIT_SYNC_INTR_MASK                 0x00000001
#define BCHP_T2_INTR_OI_PCI_SET_VIT_SYNC_INTR_SHIFT                0
#define BCHP_T2_INTR_OI_PCI_SET_VIT_SYNC_INTR_DEFAULT              0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_reserved0_MASK                   0xffe00000
#define BCHP_T2_INTR_OI_PCI_CLEAR_reserved0_SHIFT                  21

/* T2_INTR_OI :: PCI_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_ERROR_INTR_MASK           0x00100000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_ERROR_INTR_SHIFT          20
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_ERROR_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_RDY_INTR_MASK             0x00080000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_RDY_INTR_SHIFT            19
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_RDY_INTR_DEFAULT          0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK        0x00040000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT       18
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT     0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK     0x00020000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT    17
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK     0x00010000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT    16
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_MASK         0x00008000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT        15
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_MASK         0x00004000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT        14
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK   0x00002000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT  13
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK      0x00001000
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT     12
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT   0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK     0x00000800
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT    11
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT  0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK   0x00000400
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT  10
#define BCHP_T2_INTR_OI_PCI_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_MASK         0x00000200
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT        9
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_C_INTR_MASK              0x00000100
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_C_INTR_SHIFT             8
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_C_INTR_DEFAULT           0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_MASK         0x00000080
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT        7
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT      0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_B_INTR_MASK              0x00000040
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_B_INTR_SHIFT             6
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_B_INTR_DEFAULT           0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_INTR_MASK           0x00000020
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_INTR_SHIFT          5
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT        0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_INTR_MASK                0x00000010
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_INTR_SHIFT               4
#define BCHP_T2_INTR_OI_PCI_CLEAR_RS_SYNC_INTR_DEFAULT             0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_FEC_SYNC_LOSS_INTR_MASK          0x00000008
#define BCHP_T2_INTR_OI_PCI_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT         3
#define BCHP_T2_INTR_OI_PCI_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_FEC_SYNC_INTR_MASK               0x00000004
#define BCHP_T2_INTR_OI_PCI_CLEAR_FEC_SYNC_INTR_SHIFT              2
#define BCHP_T2_INTR_OI_PCI_CLEAR_FEC_SYNC_INTR_DEFAULT            0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_VIT_SYNC_LOSS_INTR_MASK          0x00000002
#define BCHP_T2_INTR_OI_PCI_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT         1
#define BCHP_T2_INTR_OI_PCI_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT       0x00000000

/* T2_INTR_OI :: PCI_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_CLEAR_VIT_SYNC_INTR_MASK               0x00000001
#define BCHP_T2_INTR_OI_PCI_CLEAR_VIT_SYNC_INTR_SHIFT              0
#define BCHP_T2_INTR_OI_PCI_CLEAR_VIT_SYNC_INTR_DEFAULT            0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_MASK_STATUS :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_reserved0_MASK             0xffe00000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_reserved0_SHIFT            21

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_MASK     0x00100000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_SHIFT    20
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_ERROR_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_RDY_INTR_MASK       0x00080000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_RDY_INTR_SHIFT      19
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_RDY_INTR_DEFAULT    0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_MASK  0x00040000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_SHIFT 18
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_MASK   0x00008000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_SHIFT  15
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_MASK   0x00004000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_SHIFT  14
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_MASK   0x00000200
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_SHIFT  9
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_C_INTR_MASK        0x00000100
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_C_INTR_SHIFT       8
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_C_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_MASK   0x00000080
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_SHIFT  7
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_B_INTR_MASK        0x00000040
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_B_INTR_SHIFT       6
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_B_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_MASK     0x00000020
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_SHIFT    5
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_INTR_MASK          0x00000010
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_INTR_SHIFT         4
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_RS_SYNC_INTR_DEFAULT       0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_MASK    0x00000008
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_SHIFT   3
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_FEC_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_FEC_SYNC_INTR_MASK         0x00000004
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_FEC_SYNC_INTR_SHIFT        2
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_FEC_SYNC_INTR_DEFAULT      0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_MASK    0x00000002
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_SHIFT   1
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_VIT_SYNC_LOSS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_STATUS :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_VIT_SYNC_INTR_MASK         0x00000001
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_VIT_SYNC_INTR_SHIFT        0
#define BCHP_T2_INTR_OI_PCI_MASK_STATUS_VIT_SYNC_INTR_DEFAULT      0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_MASK_SET :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_reserved0_MASK                0xffe00000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_reserved0_SHIFT               21

/* T2_INTR_OI :: PCI_MASK_SET :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_ERROR_INTR_MASK        0x00100000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_ERROR_INTR_SHIFT       20
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_ERROR_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_RDY_INTR_MASK          0x00080000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_RDY_INTR_SHIFT         19
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_RDY_INTR_DEFAULT       0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_MASK     0x00040000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_SHIFT    18
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_CPU_PKT_RCVD_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_MASK  0x00020000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_MASK  0x00010000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_MASK      0x00008000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_SHIFT     15
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_ISCR_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_MASK      0x00004000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_SHIFT     14
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_BAD_BUFS_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_COMBINE_ERR_INTR_MASK   0x00001000
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_COMBINE_ERR_INTR_SHIFT  12
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_MASK  0x00000800
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_PCI_MASK_SET_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_MASK      0x00000200
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_SHIFT     9
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_C_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_C_INTR_MASK           0x00000100
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_C_INTR_SHIFT          8
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_C_INTR_DEFAULT        0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_MASK      0x00000080
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_SHIFT     7
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_B_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_B_INTR_MASK           0x00000040
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_B_INTR_SHIFT          6
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_B_INTR_DEFAULT        0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_INTR_MASK        0x00000020
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_INTR_SHIFT       5
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_LOSS_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_INTR_MASK             0x00000010
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_INTR_SHIFT            4
#define BCHP_T2_INTR_OI_PCI_MASK_SET_RS_SYNC_INTR_DEFAULT          0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_MASK       0x00000008
#define BCHP_T2_INTR_OI_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_SHIFT      3
#define BCHP_T2_INTR_OI_PCI_MASK_SET_FEC_SYNC_LOSS_INTR_DEFAULT    0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_FEC_SYNC_INTR_MASK            0x00000004
#define BCHP_T2_INTR_OI_PCI_MASK_SET_FEC_SYNC_INTR_SHIFT           2
#define BCHP_T2_INTR_OI_PCI_MASK_SET_FEC_SYNC_INTR_DEFAULT         0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_MASK       0x00000002
#define BCHP_T2_INTR_OI_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_SHIFT      1
#define BCHP_T2_INTR_OI_PCI_MASK_SET_VIT_SYNC_LOSS_INTR_DEFAULT    0x00000001

/* T2_INTR_OI :: PCI_MASK_SET :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_MASK_SET_VIT_SYNC_INTR_MASK            0x00000001
#define BCHP_T2_INTR_OI_PCI_MASK_SET_VIT_SYNC_INTR_SHIFT           0
#define BCHP_T2_INTR_OI_PCI_MASK_SET_VIT_SYNC_INTR_DEFAULT         0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* T2_INTR_OI :: PCI_MASK_CLEAR :: reserved0 [31:21] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_reserved0_MASK              0xffe00000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_reserved0_SHIFT             21

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_CPU_ERROR_INTR [20:20] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_MASK      0x00100000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_SHIFT     20
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_ERROR_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_CPU_RDY_INTR [19:19] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_MASK        0x00080000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_SHIFT       19
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_RDY_INTR_DEFAULT     0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_CPU_PKT_RCVD_INTR [18:18] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_MASK   0x00040000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_SHIFT  18
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_CPU_PKT_RCVD_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_HDR_ISCR_INTR [17:17] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_MASK 0x00020000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_SHIFT 17
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_HDR_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_PKT_ISCR_INTR [16:16] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_MASK 0x00010000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_SHIFT 16
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_PKT_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_ISCR_INTR [15:15] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_MASK    0x00008000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_SHIFT   15
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_ISCR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_BAD_BUFS_INTR [14:14] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_MASK    0x00004000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_SHIFT   14
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_BAD_BUFS_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_AVG_ISCR_VALID_INTR [13:13] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_MASK 0x00002000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_SHIFT 13
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_AVG_ISCR_VALID_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_COMBINE_ERR_INTR [12:12] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_MASK 0x00001000
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_SHIFT 12
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_COMBINE_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_MULT_PLP_ERR_INTR [11:11] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_MASK 0x00000800
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_SHIFT 11
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_MULT_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: OI_BB_SINGLE_PLP_ERR_INTR [10:10] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_MASK 0x00000400
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_SHIFT 10
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_OI_BB_SINGLE_PLP_ERR_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_C_INTR [09:09] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_MASK    0x00000200
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_SHIFT   9
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_C_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: RS_SYNC_C_INTR [08:08] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_C_INTR_MASK         0x00000100
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_C_INTR_SHIFT        8
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_C_INTR_DEFAULT      0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_B_INTR [07:07] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_MASK    0x00000080
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_SHIFT   7
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_B_INTR_DEFAULT 0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: RS_SYNC_B_INTR [06:06] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_B_INTR_MASK         0x00000040
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_B_INTR_SHIFT        6
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_B_INTR_DEFAULT      0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: RS_SYNC_LOSS_INTR [05:05] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_MASK      0x00000020
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_SHIFT     5
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_LOSS_INTR_DEFAULT   0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: RS_SYNC_INTR [04:04] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_INTR_MASK           0x00000010
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_INTR_SHIFT          4
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_RS_SYNC_INTR_DEFAULT        0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: FEC_SYNC_LOSS_INTR [03:03] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_MASK     0x00000008
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_SHIFT    3
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_FEC_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: FEC_SYNC_INTR [02:02] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_FEC_SYNC_INTR_MASK          0x00000004
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_FEC_SYNC_INTR_SHIFT         2
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_FEC_SYNC_INTR_DEFAULT       0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: VIT_SYNC_LOSS_INTR [01:01] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_MASK     0x00000002
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_SHIFT    1
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_VIT_SYNC_LOSS_INTR_DEFAULT  0x00000001

/* T2_INTR_OI :: PCI_MASK_CLEAR :: VIT_SYNC_INTR [00:00] */
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_VIT_SYNC_INTR_MASK          0x00000001
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_VIT_SYNC_INTR_SHIFT         0
#define BCHP_T2_INTR_OI_PCI_MASK_CLEAR_VIT_SYNC_INTR_DEFAULT       0x00000001

#endif /* #ifndef BCHP_T2_INTR_OI_H__ */

/* End of File */
