# compile vhdl design source files
vhdl xil_defaultlib  "../../../../ALU.srcs/sim_1/new/CLAdder_tb.vhd"

# Do not sort compile order
nosort
