module scoreboard_mux(clk,addr_in_0, addr_in_1, rden, addr_out);

	input clk;
	input [15:0] addr_in_0;
	input [15:0] addr_in_1;

	output reg [15:0] addr_out;
	input [1:0] rden;
	
	initial begin
		addr_out <= 0;
	end
	
	always@(posedge clk) begin
		case(rden)
			2'b01:addr_out <= addr_in_0;
			2'b10:addr_out <= addr_in_1;
		endcase
	end
endmodule