
stm32_parametric_eq.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010e3c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001ac0  08010fd0  08010fd0  00020fd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08012a90  08012a90  000301fc  2**0
                  CONTENTS
  4 .ARM          00000008  08012a90  08012a90  00022a90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08012a98  08012a98  000301fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08012a98  08012a98  00022a98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08012a9c  08012a9c  00022a9c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  08012aa0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000e88  200001fc  08012c9c  000301fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20001084  08012c9c  00031084  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00017fbf  00000000  00000000  0003022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003190  00000000  00000000  000481eb  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001300  00000000  00000000  0004b380  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000011a8  00000000  00000000  0004c680  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000236d7  00000000  00000000  0004d828  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001136d  00000000  00000000  00070eff  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cf1f4  00000000  00000000  0008226c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00151460  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005e24  00000000  00000000  001514dc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001fc 	.word	0x200001fc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08010fb4 	.word	0x08010fb4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000200 	.word	0x20000200
 80001cc:	08010fb4 	.word	0x08010fb4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr

080001e4 <strlen>:
 80001e4:	4603      	mov	r3, r0
 80001e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ea:	2a00      	cmp	r2, #0
 80001ec:	d1fb      	bne.n	80001e6 <strlen+0x2>
 80001ee:	1a18      	subs	r0, r3, r0
 80001f0:	3801      	subs	r0, #1
 80001f2:	4770      	bx	lr
	...

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b972 	b.w	8000fa4 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f806 	bl	8000cd8 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__udivmoddi4>:
 8000cd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cdc:	9e08      	ldr	r6, [sp, #32]
 8000cde:	4604      	mov	r4, r0
 8000ce0:	4688      	mov	r8, r1
 8000ce2:	2b00      	cmp	r3, #0
 8000ce4:	d14b      	bne.n	8000d7e <__udivmoddi4+0xa6>
 8000ce6:	428a      	cmp	r2, r1
 8000ce8:	4615      	mov	r5, r2
 8000cea:	d967      	bls.n	8000dbc <__udivmoddi4+0xe4>
 8000cec:	fab2 f282 	clz	r2, r2
 8000cf0:	b14a      	cbz	r2, 8000d06 <__udivmoddi4+0x2e>
 8000cf2:	f1c2 0720 	rsb	r7, r2, #32
 8000cf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000cfe:	4095      	lsls	r5, r2
 8000d00:	ea47 0803 	orr.w	r8, r7, r3
 8000d04:	4094      	lsls	r4, r2
 8000d06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d0a:	0c23      	lsrs	r3, r4, #16
 8000d0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000d10:	fa1f fc85 	uxth.w	ip, r5
 8000d14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000d18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000d20:	4299      	cmp	r1, r3
 8000d22:	d909      	bls.n	8000d38 <__udivmoddi4+0x60>
 8000d24:	18eb      	adds	r3, r5, r3
 8000d26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d2a:	f080 811b 	bcs.w	8000f64 <__udivmoddi4+0x28c>
 8000d2e:	4299      	cmp	r1, r3
 8000d30:	f240 8118 	bls.w	8000f64 <__udivmoddi4+0x28c>
 8000d34:	3f02      	subs	r7, #2
 8000d36:	442b      	add	r3, r5
 8000d38:	1a5b      	subs	r3, r3, r1
 8000d3a:	b2a4      	uxth	r4, r4
 8000d3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4c:	45a4      	cmp	ip, r4
 8000d4e:	d909      	bls.n	8000d64 <__udivmoddi4+0x8c>
 8000d50:	192c      	adds	r4, r5, r4
 8000d52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d56:	f080 8107 	bcs.w	8000f68 <__udivmoddi4+0x290>
 8000d5a:	45a4      	cmp	ip, r4
 8000d5c:	f240 8104 	bls.w	8000f68 <__udivmoddi4+0x290>
 8000d60:	3802      	subs	r0, #2
 8000d62:	442c      	add	r4, r5
 8000d64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d68:	eba4 040c 	sub.w	r4, r4, ip
 8000d6c:	2700      	movs	r7, #0
 8000d6e:	b11e      	cbz	r6, 8000d78 <__udivmoddi4+0xa0>
 8000d70:	40d4      	lsrs	r4, r2
 8000d72:	2300      	movs	r3, #0
 8000d74:	e9c6 4300 	strd	r4, r3, [r6]
 8000d78:	4639      	mov	r1, r7
 8000d7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0xbe>
 8000d82:	2e00      	cmp	r6, #0
 8000d84:	f000 80eb 	beq.w	8000f5e <__udivmoddi4+0x286>
 8000d88:	2700      	movs	r7, #0
 8000d8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d8e:	4638      	mov	r0, r7
 8000d90:	4639      	mov	r1, r7
 8000d92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d96:	fab3 f783 	clz	r7, r3
 8000d9a:	2f00      	cmp	r7, #0
 8000d9c:	d147      	bne.n	8000e2e <__udivmoddi4+0x156>
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d302      	bcc.n	8000da8 <__udivmoddi4+0xd0>
 8000da2:	4282      	cmp	r2, r0
 8000da4:	f200 80fa 	bhi.w	8000f9c <__udivmoddi4+0x2c4>
 8000da8:	1a84      	subs	r4, r0, r2
 8000daa:	eb61 0303 	sbc.w	r3, r1, r3
 8000dae:	2001      	movs	r0, #1
 8000db0:	4698      	mov	r8, r3
 8000db2:	2e00      	cmp	r6, #0
 8000db4:	d0e0      	beq.n	8000d78 <__udivmoddi4+0xa0>
 8000db6:	e9c6 4800 	strd	r4, r8, [r6]
 8000dba:	e7dd      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000dbc:	b902      	cbnz	r2, 8000dc0 <__udivmoddi4+0xe8>
 8000dbe:	deff      	udf	#255	; 0xff
 8000dc0:	fab2 f282 	clz	r2, r2
 8000dc4:	2a00      	cmp	r2, #0
 8000dc6:	f040 808f 	bne.w	8000ee8 <__udivmoddi4+0x210>
 8000dca:	1b49      	subs	r1, r1, r5
 8000dcc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dd0:	fa1f f885 	uxth.w	r8, r5
 8000dd4:	2701      	movs	r7, #1
 8000dd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dda:	0c23      	lsrs	r3, r4, #16
 8000ddc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000de0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000de4:	fb08 f10c 	mul.w	r1, r8, ip
 8000de8:	4299      	cmp	r1, r3
 8000dea:	d907      	bls.n	8000dfc <__udivmoddi4+0x124>
 8000dec:	18eb      	adds	r3, r5, r3
 8000dee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000df2:	d202      	bcs.n	8000dfa <__udivmoddi4+0x122>
 8000df4:	4299      	cmp	r1, r3
 8000df6:	f200 80cd 	bhi.w	8000f94 <__udivmoddi4+0x2bc>
 8000dfa:	4684      	mov	ip, r0
 8000dfc:	1a59      	subs	r1, r3, r1
 8000dfe:	b2a3      	uxth	r3, r4
 8000e00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000e08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000e0c:	fb08 f800 	mul.w	r8, r8, r0
 8000e10:	45a0      	cmp	r8, r4
 8000e12:	d907      	bls.n	8000e24 <__udivmoddi4+0x14c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e1a:	d202      	bcs.n	8000e22 <__udivmoddi4+0x14a>
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	f200 80b6 	bhi.w	8000f8e <__udivmoddi4+0x2b6>
 8000e22:	4618      	mov	r0, r3
 8000e24:	eba4 0408 	sub.w	r4, r4, r8
 8000e28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e2c:	e79f      	b.n	8000d6e <__udivmoddi4+0x96>
 8000e2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e32:	40bb      	lsls	r3, r7
 8000e34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e4c:	4325      	orrs	r5, r4
 8000e4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e52:	0c2c      	lsrs	r4, r5, #16
 8000e54:	fb08 3319 	mls	r3, r8, r9, r3
 8000e58:	fa1f fa8e 	uxth.w	sl, lr
 8000e5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e60:	fb09 f40a 	mul.w	r4, r9, sl
 8000e64:	429c      	cmp	r4, r3
 8000e66:	fa02 f207 	lsl.w	r2, r2, r7
 8000e6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e6e:	d90b      	bls.n	8000e88 <__udivmoddi4+0x1b0>
 8000e70:	eb1e 0303 	adds.w	r3, lr, r3
 8000e74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e78:	f080 8087 	bcs.w	8000f8a <__udivmoddi4+0x2b2>
 8000e7c:	429c      	cmp	r4, r3
 8000e7e:	f240 8084 	bls.w	8000f8a <__udivmoddi4+0x2b2>
 8000e82:	f1a9 0902 	sub.w	r9, r9, #2
 8000e86:	4473      	add	r3, lr
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	b2ad      	uxth	r5, r5
 8000e8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e90:	fb08 3310 	mls	r3, r8, r0, r3
 8000e94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e9c:	45a2      	cmp	sl, r4
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x1da>
 8000ea0:	eb1e 0404 	adds.w	r4, lr, r4
 8000ea4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ea8:	d26b      	bcs.n	8000f82 <__udivmoddi4+0x2aa>
 8000eaa:	45a2      	cmp	sl, r4
 8000eac:	d969      	bls.n	8000f82 <__udivmoddi4+0x2aa>
 8000eae:	3802      	subs	r0, #2
 8000eb0:	4474      	add	r4, lr
 8000eb2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000eb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000eba:	eba4 040a 	sub.w	r4, r4, sl
 8000ebe:	454c      	cmp	r4, r9
 8000ec0:	46c2      	mov	sl, r8
 8000ec2:	464b      	mov	r3, r9
 8000ec4:	d354      	bcc.n	8000f70 <__udivmoddi4+0x298>
 8000ec6:	d051      	beq.n	8000f6c <__udivmoddi4+0x294>
 8000ec8:	2e00      	cmp	r6, #0
 8000eca:	d069      	beq.n	8000fa0 <__udivmoddi4+0x2c8>
 8000ecc:	ebb1 050a 	subs.w	r5, r1, sl
 8000ed0:	eb64 0403 	sbc.w	r4, r4, r3
 8000ed4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000ed8:	40fd      	lsrs	r5, r7
 8000eda:	40fc      	lsrs	r4, r7
 8000edc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ee0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ee4:	2700      	movs	r7, #0
 8000ee6:	e747      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000ee8:	f1c2 0320 	rsb	r3, r2, #32
 8000eec:	fa20 f703 	lsr.w	r7, r0, r3
 8000ef0:	4095      	lsls	r5, r2
 8000ef2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ef6:	fa21 f303 	lsr.w	r3, r1, r3
 8000efa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000efe:	4338      	orrs	r0, r7
 8000f00:	0c01      	lsrs	r1, r0, #16
 8000f02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000f06:	fa1f f885 	uxth.w	r8, r5
 8000f0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000f0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f12:	fb07 f308 	mul.w	r3, r7, r8
 8000f16:	428b      	cmp	r3, r1
 8000f18:	fa04 f402 	lsl.w	r4, r4, r2
 8000f1c:	d907      	bls.n	8000f2e <__udivmoddi4+0x256>
 8000f1e:	1869      	adds	r1, r5, r1
 8000f20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f24:	d22f      	bcs.n	8000f86 <__udivmoddi4+0x2ae>
 8000f26:	428b      	cmp	r3, r1
 8000f28:	d92d      	bls.n	8000f86 <__udivmoddi4+0x2ae>
 8000f2a:	3f02      	subs	r7, #2
 8000f2c:	4429      	add	r1, r5
 8000f2e:	1acb      	subs	r3, r1, r3
 8000f30:	b281      	uxth	r1, r0
 8000f32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f3e:	fb00 f308 	mul.w	r3, r0, r8
 8000f42:	428b      	cmp	r3, r1
 8000f44:	d907      	bls.n	8000f56 <__udivmoddi4+0x27e>
 8000f46:	1869      	adds	r1, r5, r1
 8000f48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f4c:	d217      	bcs.n	8000f7e <__udivmoddi4+0x2a6>
 8000f4e:	428b      	cmp	r3, r1
 8000f50:	d915      	bls.n	8000f7e <__udivmoddi4+0x2a6>
 8000f52:	3802      	subs	r0, #2
 8000f54:	4429      	add	r1, r5
 8000f56:	1ac9      	subs	r1, r1, r3
 8000f58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f5c:	e73b      	b.n	8000dd6 <__udivmoddi4+0xfe>
 8000f5e:	4637      	mov	r7, r6
 8000f60:	4630      	mov	r0, r6
 8000f62:	e709      	b.n	8000d78 <__udivmoddi4+0xa0>
 8000f64:	4607      	mov	r7, r0
 8000f66:	e6e7      	b.n	8000d38 <__udivmoddi4+0x60>
 8000f68:	4618      	mov	r0, r3
 8000f6a:	e6fb      	b.n	8000d64 <__udivmoddi4+0x8c>
 8000f6c:	4541      	cmp	r1, r8
 8000f6e:	d2ab      	bcs.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f74:	eb69 020e 	sbc.w	r2, r9, lr
 8000f78:	3801      	subs	r0, #1
 8000f7a:	4613      	mov	r3, r2
 8000f7c:	e7a4      	b.n	8000ec8 <__udivmoddi4+0x1f0>
 8000f7e:	4660      	mov	r0, ip
 8000f80:	e7e9      	b.n	8000f56 <__udivmoddi4+0x27e>
 8000f82:	4618      	mov	r0, r3
 8000f84:	e795      	b.n	8000eb2 <__udivmoddi4+0x1da>
 8000f86:	4667      	mov	r7, ip
 8000f88:	e7d1      	b.n	8000f2e <__udivmoddi4+0x256>
 8000f8a:	4681      	mov	r9, r0
 8000f8c:	e77c      	b.n	8000e88 <__udivmoddi4+0x1b0>
 8000f8e:	3802      	subs	r0, #2
 8000f90:	442c      	add	r4, r5
 8000f92:	e747      	b.n	8000e24 <__udivmoddi4+0x14c>
 8000f94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f98:	442b      	add	r3, r5
 8000f9a:	e72f      	b.n	8000dfc <__udivmoddi4+0x124>
 8000f9c:	4638      	mov	r0, r7
 8000f9e:	e708      	b.n	8000db2 <__udivmoddi4+0xda>
 8000fa0:	4637      	mov	r7, r6
 8000fa2:	e6e9      	b.n	8000d78 <__udivmoddi4+0xa0>

08000fa4 <__aeabi_idiv0>:
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop

08000fa8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b082      	sub	sp, #8
 8000fac:	af00      	add	r7, sp, #0


	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8000fae:	f006 feef 	bl	8007d90 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8000fb2:	f000 f875 	bl	80010a0 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	__HAL_RCC_DMA1_CLK_ENABLE();
 8000fb6:	2300      	movs	r3, #0
 8000fb8:	607b      	str	r3, [r7, #4]
 8000fba:	4b2c      	ldr	r3, [pc, #176]	; (800106c <main+0xc4>)
 8000fbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fbe:	4a2b      	ldr	r2, [pc, #172]	; (800106c <main+0xc4>)
 8000fc0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000fc4:	6313      	str	r3, [r2, #48]	; 0x30
 8000fc6:	4b29      	ldr	r3, [pc, #164]	; (800106c <main+0xc4>)
 8000fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fce:	607b      	str	r3, [r7, #4]
 8000fd0:	687b      	ldr	r3, [r7, #4]

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8000fd2:	f000 fa23 	bl	800141c <MX_GPIO_Init>
	MX_I2S2_Init();
 8000fd6:	f000 f93f 	bl	8001258 <MX_I2S2_Init>
	MX_DMA_Init();
 8000fda:	f000 f9e1 	bl	80013a0 <MX_DMA_Init>
	MX_I2C1_Init();
 8000fde:	f000 f8df 	bl	80011a0 <MX_I2C1_Init>
	MX_I2C3_Init();
 8000fe2:	f000 f90b 	bl	80011fc <MX_I2C3_Init>
	MX_TIM2_Init();
 8000fe6:	f000 f965 	bl	80012b4 <MX_TIM2_Init>
	MX_USART1_UART_Init();
 8000fea:	f000 f9af 	bl	800134c <MX_USART1_UART_Init>
	/* USER CODE BEGIN 2 */
	HAL_Delay(20);
 8000fee:	2014      	movs	r0, #20
 8000ff0:	f006 ff40 	bl	8007e74 <HAL_Delay>
	Display_Init();
 8000ff4:	f005 fbe8 	bl	80067c8 <Display_Init>

	HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8000ff8:	2201      	movs	r2, #1
 8000ffa:	2102      	movs	r1, #2
 8000ffc:	481c      	ldr	r0, [pc, #112]	; (8001070 <main+0xc8>)
 8000ffe:	f007 fdb7 	bl	8008b70 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8001002:	2201      	movs	r2, #1
 8001004:	2101      	movs	r1, #1
 8001006:	481a      	ldr	r0, [pc, #104]	; (8001070 <main+0xc8>)
 8001008:	f007 fdb2 	bl	8008b70 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, 1);
 800100c:	2201      	movs	r2, #1
 800100e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001012:	4818      	ldr	r0, [pc, #96]	; (8001074 <main+0xcc>)
 8001014:	f007 fdac 	bl	8008b70 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, 1);
 8001018:	2201      	movs	r2, #1
 800101a:	2120      	movs	r1, #32
 800101c:	4816      	ldr	r0, [pc, #88]	; (8001078 <main+0xd0>)
 800101e:	f007 fda7 	bl	8008b70 <HAL_GPIO_WritePin>
	/* DMA I2S dimulai */
	HAL_I2SEx_TransmitReceive_DMA(&hi2s2, I2S_txBuff, I2S_rxBuff, BLOCK_SIZE);
 8001022:	2304      	movs	r3, #4
 8001024:	4a15      	ldr	r2, [pc, #84]	; (800107c <main+0xd4>)
 8001026:	4916      	ldr	r1, [pc, #88]	; (8001080 <main+0xd8>)
 8001028:	4816      	ldr	r0, [pc, #88]	; (8001084 <main+0xdc>)
 800102a:	f009 fa17 	bl	800a45c <HAL_I2SEx_TransmitReceive_DMA>
	/* TIM2 dimulai */
	HAL_TIM_Base_Start_IT(&htim2);
 800102e:	4816      	ldr	r0, [pc, #88]	; (8001088 <main+0xe0>)
 8001030:	f00a fc41 	bl	800b8b6 <HAL_TIM_Base_Start_IT>

	//  HAL_UART_Receive_IT(&huart1, buff_uart, 1);
	HAL_UART_Receive_DMA(&huart1, buff_uart, 1);
 8001034:	2201      	movs	r2, #1
 8001036:	4915      	ldr	r1, [pc, #84]	; (800108c <main+0xe4>)
 8001038:	4815      	ldr	r0, [pc, #84]	; (8001090 <main+0xe8>)
 800103a:	f00b f8c1 	bl	800c1c0 <HAL_UART_Receive_DMA>

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{
		myTask();
 800103e:	f001 fa61 	bl	8002504 <myTask>
		token = strtok("A#N#D#I", "#");
 8001042:	4914      	ldr	r1, [pc, #80]	; (8001094 <main+0xec>)
 8001044:	4814      	ldr	r0, [pc, #80]	; (8001098 <main+0xf0>)
 8001046:	f00c fbff 	bl	800d848 <strtok>
 800104a:	4602      	mov	r2, r0
 800104c:	4b13      	ldr	r3, [pc, #76]	; (800109c <main+0xf4>)
 800104e:	601a      	str	r2, [r3, #0]

						/* walk through other tokens */
						while( token != NULL ) {
 8001050:	e006      	b.n	8001060 <main+0xb8>
							token = strtok(NULL, "#");
 8001052:	4910      	ldr	r1, [pc, #64]	; (8001094 <main+0xec>)
 8001054:	2000      	movs	r0, #0
 8001056:	f00c fbf7 	bl	800d848 <strtok>
 800105a:	4602      	mov	r2, r0
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <main+0xf4>)
 800105e:	601a      	str	r2, [r3, #0]
						while( token != NULL ) {
 8001060:	4b0e      	ldr	r3, [pc, #56]	; (800109c <main+0xf4>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	2b00      	cmp	r3, #0
 8001066:	d1f4      	bne.n	8001052 <main+0xaa>
		myTask();
 8001068:	e7e9      	b.n	800103e <main+0x96>
 800106a:	bf00      	nop
 800106c:	40023800 	.word	0x40023800
 8001070:	40020c00 	.word	0x40020c00
 8001074:	40020400 	.word	0x40020400
 8001078:	40020800 	.word	0x40020800
 800107c:	20000744 	.word	0x20000744
 8001080:	20000eb4 	.word	0x20000eb4
 8001084:	20001024 	.word	0x20001024
 8001088:	20000ec4 	.word	0x20000ec4
 800108c:	20000d58 	.word	0x20000d58
 8001090:	20000890 	.word	0x20000890
 8001094:	08010fd0 	.word	0x08010fd0
 8001098:	08010fd4 	.word	0x08010fd4
 800109c:	20001010 	.word	0x20001010

080010a0 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b098      	sub	sp, #96	; 0x60
 80010a4:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010a6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80010aa:	2230      	movs	r2, #48	; 0x30
 80010ac:	2100      	movs	r1, #0
 80010ae:	4618      	mov	r0, r3
 80010b0:	f00b fe75 	bl	800cd9e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010b4:	f107 031c 	add.w	r3, r7, #28
 80010b8:	2200      	movs	r2, #0
 80010ba:	601a      	str	r2, [r3, #0]
 80010bc:	605a      	str	r2, [r3, #4]
 80010be:	609a      	str	r2, [r3, #8]
 80010c0:	60da      	str	r2, [r3, #12]
 80010c2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80010c4:	f107 030c 	add.w	r3, r7, #12
 80010c8:	2200      	movs	r2, #0
 80010ca:	601a      	str	r2, [r3, #0]
 80010cc:	605a      	str	r2, [r3, #4]
 80010ce:	609a      	str	r2, [r3, #8]
 80010d0:	60da      	str	r2, [r3, #12]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60bb      	str	r3, [r7, #8]
 80010d6:	4b30      	ldr	r3, [pc, #192]	; (8001198 <SystemClock_Config+0xf8>)
 80010d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010da:	4a2f      	ldr	r2, [pc, #188]	; (8001198 <SystemClock_Config+0xf8>)
 80010dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80010e0:	6413      	str	r3, [r2, #64]	; 0x40
 80010e2:	4b2d      	ldr	r3, [pc, #180]	; (8001198 <SystemClock_Config+0xf8>)
 80010e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ea:	60bb      	str	r3, [r7, #8]
 80010ec:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80010ee:	2300      	movs	r3, #0
 80010f0:	607b      	str	r3, [r7, #4]
 80010f2:	4b2a      	ldr	r3, [pc, #168]	; (800119c <SystemClock_Config+0xfc>)
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	4a29      	ldr	r2, [pc, #164]	; (800119c <SystemClock_Config+0xfc>)
 80010f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010fc:	6013      	str	r3, [r2, #0]
 80010fe:	4b27      	ldr	r3, [pc, #156]	; (800119c <SystemClock_Config+0xfc>)
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800110a:	2301      	movs	r3, #1
 800110c:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800110e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001112:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001114:	2302      	movs	r3, #2
 8001116:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001118:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800111c:	64fb      	str	r3, [r7, #76]	; 0x4c
	RCC_OscInitStruct.PLL.PLLM = 4;
 800111e:	2304      	movs	r3, #4
 8001120:	653b      	str	r3, [r7, #80]	; 0x50
	RCC_OscInitStruct.PLL.PLLN = 168;
 8001122:	23a8      	movs	r3, #168	; 0xa8
 8001124:	657b      	str	r3, [r7, #84]	; 0x54
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001126:	2302      	movs	r3, #2
 8001128:	65bb      	str	r3, [r7, #88]	; 0x58
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800112a:	2304      	movs	r3, #4
 800112c:	65fb      	str	r3, [r7, #92]	; 0x5c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800112e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001132:	4618      	mov	r0, r3
 8001134:	f009 fe26 	bl	800ad84 <HAL_RCC_OscConfig>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <SystemClock_Config+0xa2>
	{
		Error_Handler();
 800113e:	f003 ff25 	bl	8004f8c <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001142:	230f      	movs	r3, #15
 8001144:	61fb      	str	r3, [r7, #28]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001146:	2302      	movs	r3, #2
 8001148:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800114a:	2300      	movs	r3, #0
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800114e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001152:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001154:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001158:	62fb      	str	r3, [r7, #44]	; 0x2c

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800115a:	f107 031c 	add.w	r3, r7, #28
 800115e:	2105      	movs	r1, #5
 8001160:	4618      	mov	r0, r3
 8001162:	f00a f851 	bl	800b208 <HAL_RCC_ClockConfig>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 800116c:	f003 ff0e 	bl	8004f8c <Error_Handler>
	}
	PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8001170:	2301      	movs	r3, #1
 8001172:	60fb      	str	r3, [r7, #12]
	PeriphClkInitStruct.PLLI2S.PLLI2SN = 50;
 8001174:	2332      	movs	r3, #50	; 0x32
 8001176:	613b      	str	r3, [r7, #16]
	PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8001178:	2302      	movs	r3, #2
 800117a:	617b      	str	r3, [r7, #20]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800117c:	f107 030c 	add.w	r3, r7, #12
 8001180:	4618      	mov	r0, r3
 8001182:	f00a fa2f 	bl	800b5e4 <HAL_RCCEx_PeriphCLKConfig>
 8001186:	4603      	mov	r3, r0
 8001188:	2b00      	cmp	r3, #0
 800118a:	d001      	beq.n	8001190 <SystemClock_Config+0xf0>
	{
		Error_Handler();
 800118c:	f003 fefe 	bl	8004f8c <Error_Handler>
	}
}
 8001190:	bf00      	nop
 8001192:	3760      	adds	r7, #96	; 0x60
 8001194:	46bd      	mov	sp, r7
 8001196:	bd80      	pop	{r7, pc}
 8001198:	40023800 	.word	0x40023800
 800119c:	40007000 	.word	0x40007000

080011a0 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80011a0:	b580      	push	{r7, lr}
 80011a2:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80011a4:	4b12      	ldr	r3, [pc, #72]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011a6:	4a13      	ldr	r2, [pc, #76]	; (80011f4 <MX_I2C1_Init+0x54>)
 80011a8:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 400000;
 80011aa:	4b11      	ldr	r3, [pc, #68]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011ac:	4a12      	ldr	r2, [pc, #72]	; (80011f8 <MX_I2C1_Init+0x58>)
 80011ae:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80011b0:	4b0f      	ldr	r3, [pc, #60]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011b2:	2200      	movs	r2, #0
 80011b4:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 80011b6:	4b0e      	ldr	r3, [pc, #56]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011b8:	2200      	movs	r2, #0
 80011ba:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011bc:	4b0c      	ldr	r3, [pc, #48]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011be:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011c2:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011c4:	4b0a      	ldr	r3, [pc, #40]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011c6:	2200      	movs	r2, #0
 80011c8:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 80011ca:	4b09      	ldr	r3, [pc, #36]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011cc:	2200      	movs	r2, #0
 80011ce:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011d0:	4b07      	ldr	r3, [pc, #28]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011d2:	2200      	movs	r2, #0
 80011d4:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80011d6:	4b06      	ldr	r3, [pc, #24]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011d8:	2200      	movs	r2, #0
 80011da:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80011dc:	4804      	ldr	r0, [pc, #16]	; (80011f0 <MX_I2C1_Init+0x50>)
 80011de:	f007 fce1 	bl	8008ba4 <HAL_I2C_Init>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 80011e8:	f003 fed0 	bl	8004f8c <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 80011ec:	bf00      	nop
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	200006f0 	.word	0x200006f0
 80011f4:	40005400 	.word	0x40005400
 80011f8:	00061a80 	.word	0x00061a80

080011fc <MX_I2C3_Init>:
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 8001200:	4b12      	ldr	r3, [pc, #72]	; (800124c <MX_I2C3_Init+0x50>)
 8001202:	4a13      	ldr	r2, [pc, #76]	; (8001250 <MX_I2C3_Init+0x54>)
 8001204:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 400000;
 8001206:	4b11      	ldr	r3, [pc, #68]	; (800124c <MX_I2C3_Init+0x50>)
 8001208:	4a12      	ldr	r2, [pc, #72]	; (8001254 <MX_I2C3_Init+0x58>)
 800120a:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800120c:	4b0f      	ldr	r3, [pc, #60]	; (800124c <MX_I2C3_Init+0x50>)
 800120e:	2200      	movs	r2, #0
 8001210:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 8001212:	4b0e      	ldr	r3, [pc, #56]	; (800124c <MX_I2C3_Init+0x50>)
 8001214:	2200      	movs	r2, #0
 8001216:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001218:	4b0c      	ldr	r3, [pc, #48]	; (800124c <MX_I2C3_Init+0x50>)
 800121a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800121e:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001220:	4b0a      	ldr	r3, [pc, #40]	; (800124c <MX_I2C3_Init+0x50>)
 8001222:	2200      	movs	r2, #0
 8001224:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 8001226:	4b09      	ldr	r3, [pc, #36]	; (800124c <MX_I2C3_Init+0x50>)
 8001228:	2200      	movs	r2, #0
 800122a:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800122c:	4b07      	ldr	r3, [pc, #28]	; (800124c <MX_I2C3_Init+0x50>)
 800122e:	2200      	movs	r2, #0
 8001230:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001232:	4b06      	ldr	r3, [pc, #24]	; (800124c <MX_I2C3_Init+0x50>)
 8001234:	2200      	movs	r2, #0
 8001236:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001238:	4804      	ldr	r0, [pc, #16]	; (800124c <MX_I2C3_Init+0x50>)
 800123a:	f007 fcb3 	bl	8008ba4 <HAL_I2C_Init>
 800123e:	4603      	mov	r3, r0
 8001240:	2b00      	cmp	r3, #0
 8001242:	d001      	beq.n	8001248 <MX_I2C3_Init+0x4c>
	{
		Error_Handler();
 8001244:	f003 fea2 	bl	8004f8c <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 8001248:	bf00      	nop
 800124a:	bd80      	pop	{r7, pc}
 800124c:	20000654 	.word	0x20000654
 8001250:	40005c00 	.word	0x40005c00
 8001254:	00061a80 	.word	0x00061a80

08001258 <MX_I2S2_Init>:
 * @brief I2S2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2S2_Init(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
	/* USER CODE END I2S2_Init 0 */

	/* USER CODE BEGIN I2S2_Init 1 */

	/* USER CODE END I2S2_Init 1 */
	hi2s2.Instance = SPI2;
 800125c:	4b13      	ldr	r3, [pc, #76]	; (80012ac <MX_I2S2_Init+0x54>)
 800125e:	4a14      	ldr	r2, [pc, #80]	; (80012b0 <MX_I2S2_Init+0x58>)
 8001260:	601a      	str	r2, [r3, #0]
	hi2s2.Init.Mode = I2S_MODE_MASTER_TX;
 8001262:	4b12      	ldr	r3, [pc, #72]	; (80012ac <MX_I2S2_Init+0x54>)
 8001264:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001268:	605a      	str	r2, [r3, #4]
	hi2s2.Init.Standard = I2S_STANDARD_PHILIPS;
 800126a:	4b10      	ldr	r3, [pc, #64]	; (80012ac <MX_I2S2_Init+0x54>)
 800126c:	2200      	movs	r2, #0
 800126e:	609a      	str	r2, [r3, #8]
	hi2s2.Init.DataFormat = I2S_DATAFORMAT_24B;
 8001270:	4b0e      	ldr	r3, [pc, #56]	; (80012ac <MX_I2S2_Init+0x54>)
 8001272:	2203      	movs	r2, #3
 8001274:	60da      	str	r2, [r3, #12]
	hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <MX_I2S2_Init+0x54>)
 8001278:	f44f 7200 	mov.w	r2, #512	; 0x200
 800127c:	611a      	str	r2, [r3, #16]
	hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 800127e:	4b0b      	ldr	r3, [pc, #44]	; (80012ac <MX_I2S2_Init+0x54>)
 8001280:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8001284:	615a      	str	r2, [r3, #20]
	hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <MX_I2S2_Init+0x54>)
 8001288:	2200      	movs	r2, #0
 800128a:	619a      	str	r2, [r3, #24]
	hi2s2.Init.ClockSource = I2S_CLOCK_PLL;
 800128c:	4b07      	ldr	r3, [pc, #28]	; (80012ac <MX_I2S2_Init+0x54>)
 800128e:	2200      	movs	r2, #0
 8001290:	61da      	str	r2, [r3, #28]
	hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_ENABLE;
 8001292:	4b06      	ldr	r3, [pc, #24]	; (80012ac <MX_I2S2_Init+0x54>)
 8001294:	2201      	movs	r2, #1
 8001296:	621a      	str	r2, [r3, #32]
	if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8001298:	4804      	ldr	r0, [pc, #16]	; (80012ac <MX_I2S2_Init+0x54>)
 800129a:	f008 fe99 	bl	8009fd0 <HAL_I2S_Init>
 800129e:	4603      	mov	r3, r0
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	d001      	beq.n	80012a8 <MX_I2S2_Init+0x50>
	{
		Error_Handler();
 80012a4:	f003 fe72 	bl	8004f8c <Error_Handler>
	}
	/* USER CODE BEGIN I2S2_Init 2 */

	/* USER CODE END I2S2_Init 2 */

}
 80012a8:	bf00      	nop
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	20001024 	.word	0x20001024
 80012b0:	40003800 	.word	0x40003800

080012b4 <MX_TIM2_Init>:
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80012ba:	f107 0308 	add.w	r3, r7, #8
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c8:	463b      	mov	r3, r7
 80012ca:	2200      	movs	r2, #0
 80012cc:	601a      	str	r2, [r3, #0]
 80012ce:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 80012d0:	4b1d      	ldr	r3, [pc, #116]	; (8001348 <MX_TIM2_Init+0x94>)
 80012d2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012d6:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 4199;
 80012d8:	4b1b      	ldr	r3, [pc, #108]	; (8001348 <MX_TIM2_Init+0x94>)
 80012da:	f241 0267 	movw	r2, #4199	; 0x1067
 80012de:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012e0:	4b19      	ldr	r3, [pc, #100]	; (8001348 <MX_TIM2_Init+0x94>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 80012e6:	4b18      	ldr	r3, [pc, #96]	; (8001348 <MX_TIM2_Init+0x94>)
 80012e8:	2209      	movs	r2, #9
 80012ea:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012ec:	4b16      	ldr	r3, [pc, #88]	; (8001348 <MX_TIM2_Init+0x94>)
 80012ee:	2200      	movs	r2, #0
 80012f0:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012f2:	4b15      	ldr	r3, [pc, #84]	; (8001348 <MX_TIM2_Init+0x94>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012f8:	4813      	ldr	r0, [pc, #76]	; (8001348 <MX_TIM2_Init+0x94>)
 80012fa:	f00a fab1 	bl	800b860 <HAL_TIM_Base_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_TIM2_Init+0x54>
	{
		Error_Handler();
 8001304:	f003 fe42 	bl	8004f8c <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001308:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800130c:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800130e:	f107 0308 	add.w	r3, r7, #8
 8001312:	4619      	mov	r1, r3
 8001314:	480c      	ldr	r0, [pc, #48]	; (8001348 <MX_TIM2_Init+0x94>)
 8001316:	f00a fbfa 	bl	800bb0e <HAL_TIM_ConfigClockSource>
 800131a:	4603      	mov	r3, r0
 800131c:	2b00      	cmp	r3, #0
 800131e:	d001      	beq.n	8001324 <MX_TIM2_Init+0x70>
	{
		Error_Handler();
 8001320:	f003 fe34 	bl	8004f8c <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001324:	2320      	movs	r3, #32
 8001326:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001328:	2300      	movs	r3, #0
 800132a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800132c:	463b      	mov	r3, r7
 800132e:	4619      	mov	r1, r3
 8001330:	4805      	ldr	r0, [pc, #20]	; (8001348 <MX_TIM2_Init+0x94>)
 8001332:	f00a fe05 	bl	800bf40 <HAL_TIMEx_MasterConfigSynchronization>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <MX_TIM2_Init+0x8c>
	{
		Error_Handler();
 800133c:	f003 fe26 	bl	8004f8c <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 8001340:	bf00      	nop
 8001342:	3718      	adds	r7, #24
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}
 8001348:	20000ec4 	.word	0x20000ec4

0800134c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001350:	4b11      	ldr	r3, [pc, #68]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001352:	4a12      	ldr	r2, [pc, #72]	; (800139c <MX_USART1_UART_Init+0x50>)
 8001354:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001356:	4b10      	ldr	r3, [pc, #64]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001358:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800135c:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800135e:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001364:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001366:	2200      	movs	r2, #0
 8001368:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 800136a:	4b0b      	ldr	r3, [pc, #44]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 800136c:	2200      	movs	r2, #0
 800136e:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001370:	4b09      	ldr	r3, [pc, #36]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001372:	220c      	movs	r2, #12
 8001374:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001376:	4b08      	ldr	r3, [pc, #32]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001378:	2200      	movs	r2, #0
 800137a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800137c:	4b06      	ldr	r3, [pc, #24]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 800137e:	2200      	movs	r2, #0
 8001380:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 8001382:	4805      	ldr	r0, [pc, #20]	; (8001398 <MX_USART1_UART_Init+0x4c>)
 8001384:	f00a fe35 	bl	800bff2 <HAL_UART_Init>
 8001388:	4603      	mov	r3, r0
 800138a:	2b00      	cmp	r3, #0
 800138c:	d001      	beq.n	8001392 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 800138e:	f003 fdfd 	bl	8004f8c <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000890 	.word	0x20000890
 800139c:	40011000 	.word	0x40011000

080013a0 <MX_DMA_Init>:

/** 
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void) 
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b082      	sub	sp, #8
 80013a4:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA1_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	607b      	str	r3, [r7, #4]
 80013aa:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <MX_DMA_Init+0x78>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a1a      	ldr	r2, [pc, #104]	; (8001418 <MX_DMA_Init+0x78>)
 80013b0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b18      	ldr	r3, [pc, #96]	; (8001418 <MX_DMA_Init+0x78>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013be:	607b      	str	r3, [r7, #4]
 80013c0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA2_CLK_ENABLE();
 80013c2:	2300      	movs	r3, #0
 80013c4:	603b      	str	r3, [r7, #0]
 80013c6:	4b14      	ldr	r3, [pc, #80]	; (8001418 <MX_DMA_Init+0x78>)
 80013c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ca:	4a13      	ldr	r2, [pc, #76]	; (8001418 <MX_DMA_Init+0x78>)
 80013cc:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80013d0:	6313      	str	r3, [r2, #48]	; 0x30
 80013d2:	4b11      	ldr	r3, [pc, #68]	; (8001418 <MX_DMA_Init+0x78>)
 80013d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013d6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013da:	603b      	str	r3, [r7, #0]
 80013dc:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 80013de:	2200      	movs	r2, #0
 80013e0:	2100      	movs	r1, #0
 80013e2:	200e      	movs	r0, #14
 80013e4:	f006 fe43 	bl	800806e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 80013e8:	200e      	movs	r0, #14
 80013ea:	f006 fe5c 	bl	80080a6 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 80013ee:	2200      	movs	r2, #0
 80013f0:	2100      	movs	r1, #0
 80013f2:	200f      	movs	r0, #15
 80013f4:	f006 fe3b 	bl	800806e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80013f8:	200f      	movs	r0, #15
 80013fa:	f006 fe54 	bl	80080a6 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80013fe:	2200      	movs	r2, #0
 8001400:	2100      	movs	r1, #0
 8001402:	203a      	movs	r0, #58	; 0x3a
 8001404:	f006 fe33 	bl	800806e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001408:	203a      	movs	r0, #58	; 0x3a
 800140a:	f006 fe4c 	bl	80080a6 <HAL_NVIC_EnableIRQ>

}
 800140e:	bf00      	nop
 8001410:	3708      	adds	r7, #8
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40023800 	.word	0x40023800

0800141c <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b08a      	sub	sp, #40	; 0x28
 8001420:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	f107 0314 	add.w	r3, r7, #20
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
 8001430:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8001432:	2300      	movs	r3, #0
 8001434:	613b      	str	r3, [r7, #16]
 8001436:	4b4e      	ldr	r3, [pc, #312]	; (8001570 <MX_GPIO_Init+0x154>)
 8001438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800143a:	4a4d      	ldr	r2, [pc, #308]	; (8001570 <MX_GPIO_Init+0x154>)
 800143c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001440:	6313      	str	r3, [r2, #48]	; 0x30
 8001442:	4b4b      	ldr	r3, [pc, #300]	; (8001570 <MX_GPIO_Init+0x154>)
 8001444:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001446:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800144a:	613b      	str	r3, [r7, #16]
 800144c:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800144e:	2300      	movs	r3, #0
 8001450:	60fb      	str	r3, [r7, #12]
 8001452:	4b47      	ldr	r3, [pc, #284]	; (8001570 <MX_GPIO_Init+0x154>)
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	4a46      	ldr	r2, [pc, #280]	; (8001570 <MX_GPIO_Init+0x154>)
 8001458:	f043 0304 	orr.w	r3, r3, #4
 800145c:	6313      	str	r3, [r2, #48]	; 0x30
 800145e:	4b44      	ldr	r3, [pc, #272]	; (8001570 <MX_GPIO_Init+0x154>)
 8001460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001462:	f003 0304 	and.w	r3, r3, #4
 8001466:	60fb      	str	r3, [r7, #12]
 8001468:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800146a:	2300      	movs	r3, #0
 800146c:	60bb      	str	r3, [r7, #8]
 800146e:	4b40      	ldr	r3, [pc, #256]	; (8001570 <MX_GPIO_Init+0x154>)
 8001470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001472:	4a3f      	ldr	r2, [pc, #252]	; (8001570 <MX_GPIO_Init+0x154>)
 8001474:	f043 0302 	orr.w	r3, r3, #2
 8001478:	6313      	str	r3, [r2, #48]	; 0x30
 800147a:	4b3d      	ldr	r3, [pc, #244]	; (8001570 <MX_GPIO_Init+0x154>)
 800147c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800147e:	f003 0302 	and.w	r3, r3, #2
 8001482:	60bb      	str	r3, [r7, #8]
 8001484:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001486:	2300      	movs	r3, #0
 8001488:	607b      	str	r3, [r7, #4]
 800148a:	4b39      	ldr	r3, [pc, #228]	; (8001570 <MX_GPIO_Init+0x154>)
 800148c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800148e:	4a38      	ldr	r2, [pc, #224]	; (8001570 <MX_GPIO_Init+0x154>)
 8001490:	f043 0308 	orr.w	r3, r3, #8
 8001494:	6313      	str	r3, [r2, #48]	; 0x30
 8001496:	4b36      	ldr	r3, [pc, #216]	; (8001570 <MX_GPIO_Init+0x154>)
 8001498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800149a:	f003 0308 	and.w	r3, r3, #8
 800149e:	607b      	str	r3, [r7, #4]
 80014a0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80014a2:	2300      	movs	r3, #0
 80014a4:	603b      	str	r3, [r7, #0]
 80014a6:	4b32      	ldr	r3, [pc, #200]	; (8001570 <MX_GPIO_Init+0x154>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014aa:	4a31      	ldr	r2, [pc, #196]	; (8001570 <MX_GPIO_Init+0x154>)
 80014ac:	f043 0301 	orr.w	r3, r3, #1
 80014b0:	6313      	str	r3, [r2, #48]	; 0x30
 80014b2:	4b2f      	ldr	r3, [pc, #188]	; (8001570 <MX_GPIO_Init+0x154>)
 80014b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014b6:	f003 0301 	and.w	r3, r3, #1
 80014ba:	603b      	str	r3, [r7, #0]
 80014bc:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(I2S_EN_GPIO_Port, I2S_EN_Pin, GPIO_PIN_RESET);
 80014be:	2200      	movs	r2, #0
 80014c0:	2120      	movs	r1, #32
 80014c2:	482c      	ldr	r0, [pc, #176]	; (8001574 <MX_GPIO_Init+0x158>)
 80014c4:	f007 fb54 	bl	8008b70 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, LED_Pin|TP_D_Pin|TP_C_Pin, GPIO_PIN_RESET);
 80014c8:	2200      	movs	r2, #0
 80014ca:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80014ce:	482a      	ldr	r0, [pc, #168]	; (8001578 <MX_GPIO_Init+0x15c>)
 80014d0:	f007 fb4e 	bl	8008b70 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin, GPIO_PIN_RESET);
 80014d4:	2200      	movs	r2, #0
 80014d6:	f240 3103 	movw	r1, #771	; 0x303
 80014da:	4828      	ldr	r0, [pc, #160]	; (800157c <MX_GPIO_Init+0x160>)
 80014dc:	f007 fb48 	bl	8008b70 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : I2S_EN_Pin */
	GPIO_InitStruct.Pin = I2S_EN_Pin;
 80014e0:	2320      	movs	r3, #32
 80014e2:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(I2S_EN_GPIO_Port, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	481f      	ldr	r0, [pc, #124]	; (8001574 <MX_GPIO_Init+0x158>)
 80014f8:	f007 f988 	bl	800880c <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_Pin TP_D_Pin TP_C_Pin */
	GPIO_InitStruct.Pin = LED_Pin|TP_D_Pin|TP_C_Pin;
 80014fc:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001500:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001502:	2301      	movs	r3, #1
 8001504:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001506:	2300      	movs	r3, #0
 8001508:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800150a:	2300      	movs	r3, #0
 800150c:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800150e:	f107 0314 	add.w	r3, r7, #20
 8001512:	4619      	mov	r1, r3
 8001514:	4818      	ldr	r0, [pc, #96]	; (8001578 <MX_GPIO_Init+0x15c>)
 8001516:	f007 f979 	bl	800880c <HAL_GPIO_Init>

	/*Configure GPIO pins : TP_B_Pin TP_A_Pin R_SIGN_Pin L_SIGN_Pin */
	GPIO_InitStruct.Pin = TP_B_Pin|TP_A_Pin|R_SIGN_Pin|L_SIGN_Pin;
 800151a:	f240 3303 	movw	r3, #771	; 0x303
 800151e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001520:	2301      	movs	r3, #1
 8001522:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001524:	2300      	movs	r3, #0
 8001526:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001528:	2300      	movs	r3, #0
 800152a:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800152c:	f107 0314 	add.w	r3, r7, #20
 8001530:	4619      	mov	r1, r3
 8001532:	4812      	ldr	r0, [pc, #72]	; (800157c <MX_GPIO_Init+0x160>)
 8001534:	f007 f96a 	bl	800880c <HAL_GPIO_Init>

	/*Configure GPIO pins : SW_UP_Pin SW_DOWN_Pin SW_LEFT_Pin SW_RIGHT_Pin */
	GPIO_InitStruct.Pin = SW_UP_Pin|SW_DOWN_Pin|SW_LEFT_Pin|SW_RIGHT_Pin;
 8001538:	233c      	movs	r3, #60	; 0x3c
 800153a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800153c:	2300      	movs	r3, #0
 800153e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001540:	2300      	movs	r3, #0
 8001542:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001544:	f107 0314 	add.w	r3, r7, #20
 8001548:	4619      	mov	r1, r3
 800154a:	480c      	ldr	r0, [pc, #48]	; (800157c <MX_GPIO_Init+0x160>)
 800154c:	f007 f95e 	bl	800880c <HAL_GPIO_Init>

	/*Configure GPIO pins : ENC_SW_Pin ENC_CLK_Pin ENC_DT_Pin */
	GPIO_InitStruct.Pin = ENC_SW_Pin|ENC_CLK_Pin|ENC_DT_Pin;
 8001550:	2338      	movs	r3, #56	; 0x38
 8001552:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001554:	2300      	movs	r3, #0
 8001556:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001558:	2300      	movs	r3, #0
 800155a:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800155c:	f107 0314 	add.w	r3, r7, #20
 8001560:	4619      	mov	r1, r3
 8001562:	4805      	ldr	r0, [pc, #20]	; (8001578 <MX_GPIO_Init+0x15c>)
 8001564:	f007 f952 	bl	800880c <HAL_GPIO_Init>

}
 8001568:	bf00      	nop
 800156a:	3728      	adds	r7, #40	; 0x28
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	40023800 	.word	0x40023800
 8001574:	40020800 	.word	0x40020800
 8001578:	40020400 	.word	0x40020400
 800157c:	40020c00 	.word	0x40020c00

08001580 <HAL_I2SEx_TxRxHalfCpltCallback>:

/* USER CODE BEGIN 4 */
/* ------------------------------------- DSP PROCESS ------------------------------------------ */
void HAL_I2SEx_TxRxHalfCpltCallback(I2S_HandleTypeDef *hi2s){
 8001580:	b5b0      	push	{r4, r5, r7, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,0);
 8001588:	2100      	movs	r1, #0
 800158a:	2000      	movs	r0, #0
 800158c:	f000 fc30 	bl	8001df0 <I2S_readWord>
 8001590:	eef0 7a40 	vmov.f32	s15, s0
 8001594:	4b4c      	ldr	r3, [pc, #304]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001596:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,0);
 800159a:	2100      	movs	r1, #0
 800159c:	2001      	movs	r0, #1
 800159e:	f000 fc27 	bl	8001df0 <I2S_readWord>
 80015a2:	eef0 7a40 	vmov.f32	s15, s0
 80015a6:	4b49      	ldr	r3, [pc, #292]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 80015a8:	edc3 7a00 	vstr	s15, [r3]

	L_input = L_Samplef;
 80015ac:	4b46      	ldr	r3, [pc, #280]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	4a47      	ldr	r2, [pc, #284]	; (80016d0 <HAL_I2SEx_TxRxHalfCpltCallback+0x150>)
 80015b2:	6013      	str	r3, [r2, #0]
	R_input = R_Samplef;
 80015b4:	4b45      	ldr	r3, [pc, #276]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	4a46      	ldr	r2, [pc, #280]	; (80016d4 <HAL_I2SEx_TxRxHalfCpltCallback+0x154>)
 80015ba:	6013      	str	r3, [r2, #0]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 80015bc:	4b42      	ldr	r3, [pc, #264]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe ffd1 	bl	8000568 <__aeabi_f2d>
 80015c6:	4604      	mov	r4, r0
 80015c8:	460d      	mov	r5, r1
 80015ca:	4b43      	ldr	r3, [pc, #268]	; (80016d8 <HAL_I2SEx_TxRxHalfCpltCallback+0x158>)
 80015cc:	f993 3000 	ldrsb.w	r3, [r3]
 80015d0:	4619      	mov	r1, r3
 80015d2:	4a42      	ldr	r2, [pc, #264]	; (80016dc <HAL_I2SEx_TxRxHalfCpltCallback+0x15c>)
 80015d4:	235c      	movs	r3, #92	; 0x5c
 80015d6:	fb03 f301 	mul.w	r3, r3, r1
 80015da:	4413      	add	r3, r2
 80015dc:	3301      	adds	r3, #1
 80015de:	f993 3000 	ldrsb.w	r3, [r3]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe ffae 	bl	8000544 <__aeabi_i2d>
 80015e8:	a335      	add	r3, pc, #212	; (adr r3, 80016c0 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 80015ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015ee:	f7ff f813 	bl	8000618 <__aeabi_dmul>
 80015f2:	4602      	mov	r2, r0
 80015f4:	460b      	mov	r3, r1
 80015f6:	4620      	mov	r0, r4
 80015f8:	4629      	mov	r1, r5
 80015fa:	f7ff f80d 	bl	8000618 <__aeabi_dmul>
 80015fe:	4603      	mov	r3, r0
 8001600:	460c      	mov	r4, r1
 8001602:	4618      	mov	r0, r3
 8001604:	4621      	mov	r1, r4
 8001606:	f7ff faff 	bl	8000c08 <__aeabi_d2f>
 800160a:	4602      	mov	r2, r0
 800160c:	4b2e      	ldr	r3, [pc, #184]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 800160e:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8001610:	4b2e      	ldr	r3, [pc, #184]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f7fe ffa7 	bl	8000568 <__aeabi_f2d>
 800161a:	4604      	mov	r4, r0
 800161c:	460d      	mov	r5, r1
 800161e:	4b2e      	ldr	r3, [pc, #184]	; (80016d8 <HAL_I2SEx_TxRxHalfCpltCallback+0x158>)
 8001620:	f993 3000 	ldrsb.w	r3, [r3]
 8001624:	4619      	mov	r1, r3
 8001626:	4a2d      	ldr	r2, [pc, #180]	; (80016dc <HAL_I2SEx_TxRxHalfCpltCallback+0x15c>)
 8001628:	235c      	movs	r3, #92	; 0x5c
 800162a:	fb03 f301 	mul.w	r3, r3, r1
 800162e:	4413      	add	r3, r2
 8001630:	f993 3000 	ldrsb.w	r3, [r3]
 8001634:	4618      	mov	r0, r3
 8001636:	f7fe ff85 	bl	8000544 <__aeabi_i2d>
 800163a:	a321      	add	r3, pc, #132	; (adr r3, 80016c0 <HAL_I2SEx_TxRxHalfCpltCallback+0x140>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	f7fe ffea 	bl	8000618 <__aeabi_dmul>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4620      	mov	r0, r4
 800164a:	4629      	mov	r1, r5
 800164c:	f7fe ffe4 	bl	8000618 <__aeabi_dmul>
 8001650:	4603      	mov	r3, r0
 8001652:	460c      	mov	r4, r1
 8001654:	4618      	mov	r0, r3
 8001656:	4621      	mov	r1, r4
 8001658:	f7ff fad6 	bl	8000c08 <__aeabi_d2f>
 800165c:	4602      	mov	r2, r0
 800165e:	4b1b      	ldr	r3, [pc, #108]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 8001660:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 8001662:	4b19      	ldr	r3, [pc, #100]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001664:	edd3 7a00 	vldr	s15, [r3]
 8001668:	eeb0 0a67 	vmov.f32	s0, s15
 800166c:	f004 ff0c 	bl	8006488 <IIR_Left>
 8001670:	eef0 7a40 	vmov.f32	s15, s0
 8001674:	4b14      	ldr	r3, [pc, #80]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001676:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 800167a:	4b14      	ldr	r3, [pc, #80]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 800167c:	edd3 7a00 	vldr	s15, [r3]
 8001680:	eeb0 0a67 	vmov.f32	s0, s15
 8001684:	f004 fd60 	bl	8006148 <IIR_Right>
 8001688:	eef0 7a40 	vmov.f32	s15, s0
 800168c:	4b0f      	ldr	r3, [pc, #60]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 800168e:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 0);
 8001692:	4b0d      	ldr	r3, [pc, #52]	; (80016c8 <HAL_I2SEx_TxRxHalfCpltCallback+0x148>)
 8001694:	edd3 7a00 	vldr	s15, [r3]
 8001698:	2100      	movs	r1, #0
 800169a:	2000      	movs	r0, #0
 800169c:	eeb0 0a67 	vmov.f32	s0, s15
 80016a0:	f000 fbf0 	bl	8001e84 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 0);
 80016a4:	4b09      	ldr	r3, [pc, #36]	; (80016cc <HAL_I2SEx_TxRxHalfCpltCallback+0x14c>)
 80016a6:	edd3 7a00 	vldr	s15, [r3]
 80016aa:	2100      	movs	r1, #0
 80016ac:	2001      	movs	r0, #1
 80016ae:	eeb0 0a67 	vmov.f32	s0, s15
 80016b2:	f000 fbe7 	bl	8001e84 <I2S_writeWord>
}
 80016b6:	bf00      	nop
 80016b8:	3708      	adds	r7, #8
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bdb0      	pop	{r4, r5, r7, pc}
 80016be:	bf00      	nop
 80016c0:	47ae147b 	.word	0x47ae147b
 80016c4:	3f847ae1 	.word	0x3f847ae1
 80016c8:	200007d8 	.word	0x200007d8
 80016cc:	2000101c 	.word	0x2000101c
 80016d0:	20000788 	.word	0x20000788
 80016d4:	20000ff0 	.word	0x20000ff0
 80016d8:	200006ae 	.word	0x200006ae
 80016dc:	200008e0 	.word	0x200008e0

080016e0 <HAL_I2SEx_TxRxCpltCallback>:
void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s){
 80016e0:	b5b0      	push	{r4, r5, r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
	L_Samplef = I2S_readWord(0,4);
 80016e8:	2104      	movs	r1, #4
 80016ea:	2000      	movs	r0, #0
 80016ec:	f000 fb80 	bl	8001df0 <I2S_readWord>
 80016f0:	eef0 7a40 	vmov.f32	s15, s0
 80016f4:	4b4c      	ldr	r3, [pc, #304]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80016f6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = I2S_readWord(1,4);
 80016fa:	2104      	movs	r1, #4
 80016fc:	2001      	movs	r0, #1
 80016fe:	f000 fb77 	bl	8001df0 <I2S_readWord>
 8001702:	eef0 7a40 	vmov.f32	s15, s0
 8001706:	4b49      	ldr	r3, [pc, #292]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001708:	edc3 7a00 	vstr	s15, [r3]

	L_input = L_Samplef;
 800170c:	4b46      	ldr	r3, [pc, #280]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4a47      	ldr	r2, [pc, #284]	; (8001830 <HAL_I2SEx_TxRxCpltCallback+0x150>)
 8001712:	6013      	str	r3, [r2, #0]
	R_input = R_Samplef;
 8001714:	4b45      	ldr	r3, [pc, #276]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	4a46      	ldr	r2, [pc, #280]	; (8001834 <HAL_I2SEx_TxRxCpltCallback+0x154>)
 800171a:	6013      	str	r3, [r2, #0]

	L_Samplef = L_Samplef * (myPreset[EQ_preset].level_L * 0.01);
 800171c:	4b42      	ldr	r3, [pc, #264]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4618      	mov	r0, r3
 8001722:	f7fe ff21 	bl	8000568 <__aeabi_f2d>
 8001726:	4604      	mov	r4, r0
 8001728:	460d      	mov	r5, r1
 800172a:	4b43      	ldr	r3, [pc, #268]	; (8001838 <HAL_I2SEx_TxRxCpltCallback+0x158>)
 800172c:	f993 3000 	ldrsb.w	r3, [r3]
 8001730:	4619      	mov	r1, r3
 8001732:	4a42      	ldr	r2, [pc, #264]	; (800183c <HAL_I2SEx_TxRxCpltCallback+0x15c>)
 8001734:	235c      	movs	r3, #92	; 0x5c
 8001736:	fb03 f301 	mul.w	r3, r3, r1
 800173a:	4413      	add	r3, r2
 800173c:	3301      	adds	r3, #1
 800173e:	f993 3000 	ldrsb.w	r3, [r3]
 8001742:	4618      	mov	r0, r3
 8001744:	f7fe fefe 	bl	8000544 <__aeabi_i2d>
 8001748:	a335      	add	r3, pc, #212	; (adr r3, 8001820 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	f7fe ff63 	bl	8000618 <__aeabi_dmul>
 8001752:	4602      	mov	r2, r0
 8001754:	460b      	mov	r3, r1
 8001756:	4620      	mov	r0, r4
 8001758:	4629      	mov	r1, r5
 800175a:	f7fe ff5d 	bl	8000618 <__aeabi_dmul>
 800175e:	4603      	mov	r3, r0
 8001760:	460c      	mov	r4, r1
 8001762:	4618      	mov	r0, r3
 8001764:	4621      	mov	r1, r4
 8001766:	f7ff fa4f 	bl	8000c08 <__aeabi_d2f>
 800176a:	4602      	mov	r2, r0
 800176c:	4b2e      	ldr	r3, [pc, #184]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 800176e:	601a      	str	r2, [r3, #0]
	R_Samplef = R_Samplef * (myPreset[EQ_preset].level_R * 0.01);
 8001770:	4b2e      	ldr	r3, [pc, #184]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fef7 	bl	8000568 <__aeabi_f2d>
 800177a:	4604      	mov	r4, r0
 800177c:	460d      	mov	r5, r1
 800177e:	4b2e      	ldr	r3, [pc, #184]	; (8001838 <HAL_I2SEx_TxRxCpltCallback+0x158>)
 8001780:	f993 3000 	ldrsb.w	r3, [r3]
 8001784:	4619      	mov	r1, r3
 8001786:	4a2d      	ldr	r2, [pc, #180]	; (800183c <HAL_I2SEx_TxRxCpltCallback+0x15c>)
 8001788:	235c      	movs	r3, #92	; 0x5c
 800178a:	fb03 f301 	mul.w	r3, r3, r1
 800178e:	4413      	add	r3, r2
 8001790:	f993 3000 	ldrsb.w	r3, [r3]
 8001794:	4618      	mov	r0, r3
 8001796:	f7fe fed5 	bl	8000544 <__aeabi_i2d>
 800179a:	a321      	add	r3, pc, #132	; (adr r3, 8001820 <HAL_I2SEx_TxRxCpltCallback+0x140>)
 800179c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017a0:	f7fe ff3a 	bl	8000618 <__aeabi_dmul>
 80017a4:	4602      	mov	r2, r0
 80017a6:	460b      	mov	r3, r1
 80017a8:	4620      	mov	r0, r4
 80017aa:	4629      	mov	r1, r5
 80017ac:	f7fe ff34 	bl	8000618 <__aeabi_dmul>
 80017b0:	4603      	mov	r3, r0
 80017b2:	460c      	mov	r4, r1
 80017b4:	4618      	mov	r0, r3
 80017b6:	4621      	mov	r1, r4
 80017b8:	f7ff fa26 	bl	8000c08 <__aeabi_d2f>
 80017bc:	4602      	mov	r2, r0
 80017be:	4b1b      	ldr	r3, [pc, #108]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017c0:	601a      	str	r2, [r3, #0]

	L_Samplef = IIR_Left(L_Samplef);
 80017c2:	4b19      	ldr	r3, [pc, #100]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017c4:	edd3 7a00 	vldr	s15, [r3]
 80017c8:	eeb0 0a67 	vmov.f32	s0, s15
 80017cc:	f004 fe5c 	bl	8006488 <IIR_Left>
 80017d0:	eef0 7a40 	vmov.f32	s15, s0
 80017d4:	4b14      	ldr	r3, [pc, #80]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017d6:	edc3 7a00 	vstr	s15, [r3]
	R_Samplef = IIR_Right(R_Samplef);
 80017da:	4b14      	ldr	r3, [pc, #80]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017dc:	edd3 7a00 	vldr	s15, [r3]
 80017e0:	eeb0 0a67 	vmov.f32	s0, s15
 80017e4:	f004 fcb0 	bl	8006148 <IIR_Right>
 80017e8:	eef0 7a40 	vmov.f32	s15, s0
 80017ec:	4b0f      	ldr	r3, [pc, #60]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 80017ee:	edc3 7a00 	vstr	s15, [r3]

	I2S_writeWord(L_Samplef, 0, 4);
 80017f2:	4b0d      	ldr	r3, [pc, #52]	; (8001828 <HAL_I2SEx_TxRxCpltCallback+0x148>)
 80017f4:	edd3 7a00 	vldr	s15, [r3]
 80017f8:	2104      	movs	r1, #4
 80017fa:	2000      	movs	r0, #0
 80017fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001800:	f000 fb40 	bl	8001e84 <I2S_writeWord>
	I2S_writeWord(R_Samplef, 1, 4);
 8001804:	4b09      	ldr	r3, [pc, #36]	; (800182c <HAL_I2SEx_TxRxCpltCallback+0x14c>)
 8001806:	edd3 7a00 	vldr	s15, [r3]
 800180a:	2104      	movs	r1, #4
 800180c:	2001      	movs	r0, #1
 800180e:	eeb0 0a67 	vmov.f32	s0, s15
 8001812:	f000 fb37 	bl	8001e84 <I2S_writeWord>
}
 8001816:	bf00      	nop
 8001818:	3708      	adds	r7, #8
 800181a:	46bd      	mov	sp, r7
 800181c:	bdb0      	pop	{r4, r5, r7, pc}
 800181e:	bf00      	nop
 8001820:	47ae147b 	.word	0x47ae147b
 8001824:	3f847ae1 	.word	0x3f847ae1
 8001828:	200007d8 	.word	0x200007d8
 800182c:	2000101c 	.word	0x2000101c
 8001830:	20000788 	.word	0x20000788
 8001834:	20000ff0 	.word	0x20000ff0
 8001838:	200006ae 	.word	0x200006ae
 800183c:	200008e0 	.word	0x200008e0

08001840 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim){
 8001840:	b580      	push	{r7, lr}
 8001842:	b082      	sub	sp, #8
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
	if(R_input > 1000000){
 8001848:	4b16      	ldr	r3, [pc, #88]	; (80018a4 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800184a:	edd3 7a00 	vldr	s15, [r3]
 800184e:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80018a8 <HAL_TIM_PeriodElapsedCallback+0x68>
 8001852:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001856:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185a:	dd05      	ble.n	8001868 <HAL_TIM_PeriodElapsedCallback+0x28>
		HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 0);
 800185c:	2200      	movs	r2, #0
 800185e:	2101      	movs	r1, #1
 8001860:	4812      	ldr	r0, [pc, #72]	; (80018ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001862:	f007 f985 	bl	8008b70 <HAL_GPIO_WritePin>
 8001866:	e004      	b.n	8001872 <HAL_TIM_PeriodElapsedCallback+0x32>
	}
	else{
		HAL_GPIO_WritePin(R_SIGN_GPIO_Port, R_SIGN_Pin, 1);
 8001868:	2201      	movs	r2, #1
 800186a:	2101      	movs	r1, #1
 800186c:	480f      	ldr	r0, [pc, #60]	; (80018ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800186e:	f007 f97f 	bl	8008b70 <HAL_GPIO_WritePin>
	}
	if(L_input > 1000000){
 8001872:	4b0f      	ldr	r3, [pc, #60]	; (80018b0 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8001874:	edd3 7a00 	vldr	s15, [r3]
 8001878:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 80018a8 <HAL_TIM_PeriodElapsedCallback+0x68>
 800187c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001884:	dd05      	ble.n	8001892 <HAL_TIM_PeriodElapsedCallback+0x52>
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2102      	movs	r1, #2
 800188a:	4808      	ldr	r0, [pc, #32]	; (80018ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 800188c:	f007 f970 	bl	8008b70 <HAL_GPIO_WritePin>
	}
	else{
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
	}
}
 8001890:	e004      	b.n	800189c <HAL_TIM_PeriodElapsedCallback+0x5c>
		HAL_GPIO_WritePin(L_SIGN_GPIO_Port, L_SIGN_Pin, 1);
 8001892:	2201      	movs	r2, #1
 8001894:	2102      	movs	r1, #2
 8001896:	4805      	ldr	r0, [pc, #20]	; (80018ac <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8001898:	f007 f96a 	bl	8008b70 <HAL_GPIO_WritePin>
}
 800189c:	bf00      	nop
 800189e:	3708      	adds	r7, #8
 80018a0:	46bd      	mov	sp, r7
 80018a2:	bd80      	pop	{r7, pc}
 80018a4:	20000ff0 	.word	0x20000ff0
 80018a8:	49742400 	.word	0x49742400
 80018ac:	40020c00 	.word	0x40020c00
 80018b0:	20000788 	.word	0x20000788

080018b4 <send_preset>:
char yahek[11];
_Bool pernahMasuk=0;
uint8_t ukuranMasuk;
_Bool enWritePreset=0;

void send_preset(uint8_t nPreset){
 80018b4:	b590      	push	{r4, r7, lr}
 80018b6:	b085      	sub	sp, #20
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
	for(int j=0; j<MAX_BAND; j++){
 80018be:	2300      	movs	r3, #0
 80018c0:	60fb      	str	r3, [r7, #12]
 80018c2:	e14d      	b.n	8001b60 <send_preset+0x2ac>
		for(int k=0; k<2; k++){
 80018c4:	2300      	movs	r3, #0
 80018c6:	60bb      	str	r3, [r7, #8]
 80018c8:	e143      	b.n	8001b52 <send_preset+0x29e>
			sprintf(str_preset, "%d", nPreset);
 80018ca:	79fb      	ldrb	r3, [r7, #7]
 80018cc:	461a      	mov	r2, r3
 80018ce:	49a8      	ldr	r1, [pc, #672]	; (8001b70 <send_preset+0x2bc>)
 80018d0:	48a8      	ldr	r0, [pc, #672]	; (8001b74 <send_preset+0x2c0>)
 80018d2:	f00b ff81 	bl	800d7d8 <siprintf>
			sprintf(str_band, "%d", j);
 80018d6:	68fa      	ldr	r2, [r7, #12]
 80018d8:	49a5      	ldr	r1, [pc, #660]	; (8001b70 <send_preset+0x2bc>)
 80018da:	48a7      	ldr	r0, [pc, #668]	; (8001b78 <send_preset+0x2c4>)
 80018dc:	f00b ff7c 	bl	800d7d8 <siprintf>
			sprintf(str_channel, "%d", k);
 80018e0:	68ba      	ldr	r2, [r7, #8]
 80018e2:	49a3      	ldr	r1, [pc, #652]	; (8001b70 <send_preset+0x2bc>)
 80018e4:	48a5      	ldr	r0, [pc, #660]	; (8001b7c <send_preset+0x2c8>)
 80018e6:	f00b ff77 	bl	800d7d8 <siprintf>
			/* L CH */
			if(k==0){
 80018ea:	68bb      	ldr	r3, [r7, #8]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d14e      	bne.n	800198e <send_preset+0xda>
				sprintf(str_level, "%d", myPreset[nPreset].level_L);
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	4aa3      	ldr	r2, [pc, #652]	; (8001b80 <send_preset+0x2cc>)
 80018f4:	215c      	movs	r1, #92	; 0x5c
 80018f6:	fb01 f303 	mul.w	r3, r1, r3
 80018fa:	4413      	add	r3, r2
 80018fc:	3301      	adds	r3, #1
 80018fe:	f993 3000 	ldrsb.w	r3, [r3]
 8001902:	461a      	mov	r2, r3
 8001904:	499a      	ldr	r1, [pc, #616]	; (8001b70 <send_preset+0x2bc>)
 8001906:	489f      	ldr	r0, [pc, #636]	; (8001b84 <send_preset+0x2d0>)
 8001908:	f00b ff66 	bl	800d7d8 <siprintf>
				sprintf(str_gain, "%.1f", myPreset[nPreset].gain_L[j]);
 800190c:	79fa      	ldrb	r2, [r7, #7]
 800190e:	499c      	ldr	r1, [pc, #624]	; (8001b80 <send_preset+0x2cc>)
 8001910:	4613      	mov	r3, r2
 8001912:	005b      	lsls	r3, r3, #1
 8001914:	4413      	add	r3, r2
 8001916:	00db      	lsls	r3, r3, #3
 8001918:	1a9b      	subs	r3, r3, r2
 800191a:	68fa      	ldr	r2, [r7, #12]
 800191c:	4413      	add	r3, r2
 800191e:	3306      	adds	r3, #6
 8001920:	009b      	lsls	r3, r3, #2
 8001922:	440b      	add	r3, r1
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fe1e 	bl	8000568 <__aeabi_f2d>
 800192c:	4603      	mov	r3, r0
 800192e:	460c      	mov	r4, r1
 8001930:	461a      	mov	r2, r3
 8001932:	4623      	mov	r3, r4
 8001934:	4994      	ldr	r1, [pc, #592]	; (8001b88 <send_preset+0x2d4>)
 8001936:	4895      	ldr	r0, [pc, #596]	; (8001b8c <send_preset+0x2d8>)
 8001938:	f00b ff4e 	bl	800d7d8 <siprintf>
				sprintf(str_fc, "%lu", myPreset[nPreset].fc_L[j]);
 800193c:	79fa      	ldrb	r2, [r7, #7]
 800193e:	4990      	ldr	r1, [pc, #576]	; (8001b80 <send_preset+0x2cc>)
 8001940:	4613      	mov	r3, r2
 8001942:	005b      	lsls	r3, r3, #1
 8001944:	4413      	add	r3, r2
 8001946:	00db      	lsls	r3, r3, #3
 8001948:	1a9b      	subs	r3, r3, r2
 800194a:	68fa      	ldr	r2, [r7, #12]
 800194c:	4413      	add	r3, r2
 800194e:	3310      	adds	r3, #16
 8001950:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001954:	461a      	mov	r2, r3
 8001956:	498e      	ldr	r1, [pc, #568]	; (8001b90 <send_preset+0x2dc>)
 8001958:	488e      	ldr	r0, [pc, #568]	; (8001b94 <send_preset+0x2e0>)
 800195a:	f00b ff3d 	bl	800d7d8 <siprintf>
				if(j>0 && j<4){
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	2b00      	cmp	r3, #0
 8001962:	dd62      	ble.n	8001a2a <send_preset+0x176>
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	2b03      	cmp	r3, #3
 8001968:	dc5f      	bgt.n	8001a2a <send_preset+0x176>
					sprintf(str_bw, "%d", myPreset[nPreset].bw_L[j-1]);
 800196a:	79fa      	ldrb	r2, [r7, #7]
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	3b01      	subs	r3, #1
 8001970:	4983      	ldr	r1, [pc, #524]	; (8001b80 <send_preset+0x2cc>)
 8001972:	205c      	movs	r0, #92	; 0x5c
 8001974:	fb00 f202 	mul.w	r2, r0, r2
 8001978:	440a      	add	r2, r1
 800197a:	4413      	add	r3, r2
 800197c:	3357      	adds	r3, #87	; 0x57
 800197e:	f993 3000 	ldrsb.w	r3, [r3]
 8001982:	461a      	mov	r2, r3
 8001984:	497a      	ldr	r1, [pc, #488]	; (8001b70 <send_preset+0x2bc>)
 8001986:	4884      	ldr	r0, [pc, #528]	; (8001b98 <send_preset+0x2e4>)
 8001988:	f00b ff26 	bl	800d7d8 <siprintf>
 800198c:	e04d      	b.n	8001a2a <send_preset+0x176>
				}
			}
			/* R CH */
			else{
				sprintf(str_level, "%d", myPreset[nPreset].level_R);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4a7b      	ldr	r2, [pc, #492]	; (8001b80 <send_preset+0x2cc>)
 8001992:	215c      	movs	r1, #92	; 0x5c
 8001994:	fb01 f303 	mul.w	r3, r1, r3
 8001998:	4413      	add	r3, r2
 800199a:	f993 3000 	ldrsb.w	r3, [r3]
 800199e:	461a      	mov	r2, r3
 80019a0:	4973      	ldr	r1, [pc, #460]	; (8001b70 <send_preset+0x2bc>)
 80019a2:	4878      	ldr	r0, [pc, #480]	; (8001b84 <send_preset+0x2d0>)
 80019a4:	f00b ff18 	bl	800d7d8 <siprintf>
				sprintf(str_gain, "%.1f", myPreset[nPreset].gain_R[j]);
 80019a8:	79fa      	ldrb	r2, [r7, #7]
 80019aa:	4975      	ldr	r1, [pc, #468]	; (8001b80 <send_preset+0x2cc>)
 80019ac:	4613      	mov	r3, r2
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	4413      	add	r3, r2
 80019b2:	00db      	lsls	r3, r3, #3
 80019b4:	1a9b      	subs	r3, r3, r2
 80019b6:	68fa      	ldr	r2, [r7, #12]
 80019b8:	4413      	add	r3, r2
 80019ba:	009b      	lsls	r3, r3, #2
 80019bc:	440b      	add	r3, r1
 80019be:	3304      	adds	r3, #4
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	4618      	mov	r0, r3
 80019c4:	f7fe fdd0 	bl	8000568 <__aeabi_f2d>
 80019c8:	4603      	mov	r3, r0
 80019ca:	460c      	mov	r4, r1
 80019cc:	461a      	mov	r2, r3
 80019ce:	4623      	mov	r3, r4
 80019d0:	496d      	ldr	r1, [pc, #436]	; (8001b88 <send_preset+0x2d4>)
 80019d2:	486e      	ldr	r0, [pc, #440]	; (8001b8c <send_preset+0x2d8>)
 80019d4:	f00b ff00 	bl	800d7d8 <siprintf>
				sprintf(str_fc, "%lu", myPreset[nPreset].fc_R[j]);
 80019d8:	79fa      	ldrb	r2, [r7, #7]
 80019da:	4969      	ldr	r1, [pc, #420]	; (8001b80 <send_preset+0x2cc>)
 80019dc:	4613      	mov	r3, r2
 80019de:	005b      	lsls	r3, r3, #1
 80019e0:	4413      	add	r3, r2
 80019e2:	00db      	lsls	r3, r3, #3
 80019e4:	1a9b      	subs	r3, r3, r2
 80019e6:	68fa      	ldr	r2, [r7, #12]
 80019e8:	4413      	add	r3, r2
 80019ea:	330a      	adds	r3, #10
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	440b      	add	r3, r1
 80019f0:	685b      	ldr	r3, [r3, #4]
 80019f2:	461a      	mov	r2, r3
 80019f4:	4966      	ldr	r1, [pc, #408]	; (8001b90 <send_preset+0x2dc>)
 80019f6:	4867      	ldr	r0, [pc, #412]	; (8001b94 <send_preset+0x2e0>)
 80019f8:	f00b feee 	bl	800d7d8 <siprintf>
				if(j>0 && j<4){
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	dd13      	ble.n	8001a2a <send_preset+0x176>
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	2b03      	cmp	r3, #3
 8001a06:	dc10      	bgt.n	8001a2a <send_preset+0x176>
					sprintf(str_bw, "%d", myPreset[nPreset].bw_R[j-1]);
 8001a08:	79fa      	ldrb	r2, [r7, #7]
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	3b01      	subs	r3, #1
 8001a0e:	495c      	ldr	r1, [pc, #368]	; (8001b80 <send_preset+0x2cc>)
 8001a10:	205c      	movs	r0, #92	; 0x5c
 8001a12:	fb00 f202 	mul.w	r2, r0, r2
 8001a16:	440a      	add	r2, r1
 8001a18:	4413      	add	r3, r2
 8001a1a:	3354      	adds	r3, #84	; 0x54
 8001a1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a20:	461a      	mov	r2, r3
 8001a22:	4953      	ldr	r1, [pc, #332]	; (8001b70 <send_preset+0x2bc>)
 8001a24:	485c      	ldr	r0, [pc, #368]	; (8001b98 <send_preset+0x2e4>)
 8001a26:	f00b fed7 	bl	800d7d8 <siprintf>
				}
			}

			strcpy(str_temp, str_preset);	strcat(str_temp, "#");
 8001a2a:	4952      	ldr	r1, [pc, #328]	; (8001b74 <send_preset+0x2c0>)
 8001a2c:	485b      	ldr	r0, [pc, #364]	; (8001b9c <send_preset+0x2e8>)
 8001a2e:	f00b ff02 	bl	800d836 <strcpy>
 8001a32:	485a      	ldr	r0, [pc, #360]	; (8001b9c <send_preset+0x2e8>)
 8001a34:	f7fe fbd6 	bl	80001e4 <strlen>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	4b57      	ldr	r3, [pc, #348]	; (8001b9c <send_preset+0x2e8>)
 8001a3e:	4413      	add	r3, r2
 8001a40:	4957      	ldr	r1, [pc, #348]	; (8001ba0 <send_preset+0x2ec>)
 8001a42:	461a      	mov	r2, r3
 8001a44:	460b      	mov	r3, r1
 8001a46:	881b      	ldrh	r3, [r3, #0]
 8001a48:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_band);		strcat(str_temp, "#");
 8001a4a:	494b      	ldr	r1, [pc, #300]	; (8001b78 <send_preset+0x2c4>)
 8001a4c:	4853      	ldr	r0, [pc, #332]	; (8001b9c <send_preset+0x2e8>)
 8001a4e:	f00b fee3 	bl	800d818 <strcat>
 8001a52:	4852      	ldr	r0, [pc, #328]	; (8001b9c <send_preset+0x2e8>)
 8001a54:	f7fe fbc6 	bl	80001e4 <strlen>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	461a      	mov	r2, r3
 8001a5c:	4b4f      	ldr	r3, [pc, #316]	; (8001b9c <send_preset+0x2e8>)
 8001a5e:	4413      	add	r3, r2
 8001a60:	494f      	ldr	r1, [pc, #316]	; (8001ba0 <send_preset+0x2ec>)
 8001a62:	461a      	mov	r2, r3
 8001a64:	460b      	mov	r3, r1
 8001a66:	881b      	ldrh	r3, [r3, #0]
 8001a68:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_channel);	strcat(str_temp, "#");
 8001a6a:	4944      	ldr	r1, [pc, #272]	; (8001b7c <send_preset+0x2c8>)
 8001a6c:	484b      	ldr	r0, [pc, #300]	; (8001b9c <send_preset+0x2e8>)
 8001a6e:	f00b fed3 	bl	800d818 <strcat>
 8001a72:	484a      	ldr	r0, [pc, #296]	; (8001b9c <send_preset+0x2e8>)
 8001a74:	f7fe fbb6 	bl	80001e4 <strlen>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4b47      	ldr	r3, [pc, #284]	; (8001b9c <send_preset+0x2e8>)
 8001a7e:	4413      	add	r3, r2
 8001a80:	4947      	ldr	r1, [pc, #284]	; (8001ba0 <send_preset+0x2ec>)
 8001a82:	461a      	mov	r2, r3
 8001a84:	460b      	mov	r3, r1
 8001a86:	881b      	ldrh	r3, [r3, #0]
 8001a88:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_level);	strcat(str_temp, "#");
 8001a8a:	493e      	ldr	r1, [pc, #248]	; (8001b84 <send_preset+0x2d0>)
 8001a8c:	4843      	ldr	r0, [pc, #268]	; (8001b9c <send_preset+0x2e8>)
 8001a8e:	f00b fec3 	bl	800d818 <strcat>
 8001a92:	4842      	ldr	r0, [pc, #264]	; (8001b9c <send_preset+0x2e8>)
 8001a94:	f7fe fba6 	bl	80001e4 <strlen>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	461a      	mov	r2, r3
 8001a9c:	4b3f      	ldr	r3, [pc, #252]	; (8001b9c <send_preset+0x2e8>)
 8001a9e:	4413      	add	r3, r2
 8001aa0:	493f      	ldr	r1, [pc, #252]	; (8001ba0 <send_preset+0x2ec>)
 8001aa2:	461a      	mov	r2, r3
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	881b      	ldrh	r3, [r3, #0]
 8001aa8:	8013      	strh	r3, [r2, #0]
			strcat(str_temp, str_gain);		strcat(str_temp, "#");
 8001aaa:	4938      	ldr	r1, [pc, #224]	; (8001b8c <send_preset+0x2d8>)
 8001aac:	483b      	ldr	r0, [pc, #236]	; (8001b9c <send_preset+0x2e8>)
 8001aae:	f00b feb3 	bl	800d818 <strcat>
 8001ab2:	483a      	ldr	r0, [pc, #232]	; (8001b9c <send_preset+0x2e8>)
 8001ab4:	f7fe fb96 	bl	80001e4 <strlen>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	461a      	mov	r2, r3
 8001abc:	4b37      	ldr	r3, [pc, #220]	; (8001b9c <send_preset+0x2e8>)
 8001abe:	4413      	add	r3, r2
 8001ac0:	4937      	ldr	r1, [pc, #220]	; (8001ba0 <send_preset+0x2ec>)
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	460b      	mov	r3, r1
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	8013      	strh	r3, [r2, #0]

			if(j>0 && j<4){
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	dd23      	ble.n	8001b18 <send_preset+0x264>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	2b03      	cmp	r3, #3
 8001ad4:	dc20      	bgt.n	8001b18 <send_preset+0x264>
				strcat(str_temp, str_fc);	strcat(str_temp, "#");
 8001ad6:	492f      	ldr	r1, [pc, #188]	; (8001b94 <send_preset+0x2e0>)
 8001ad8:	4830      	ldr	r0, [pc, #192]	; (8001b9c <send_preset+0x2e8>)
 8001ada:	f00b fe9d 	bl	800d818 <strcat>
 8001ade:	482f      	ldr	r0, [pc, #188]	; (8001b9c <send_preset+0x2e8>)
 8001ae0:	f7fe fb80 	bl	80001e4 <strlen>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	461a      	mov	r2, r3
 8001ae8:	4b2c      	ldr	r3, [pc, #176]	; (8001b9c <send_preset+0x2e8>)
 8001aea:	4413      	add	r3, r2
 8001aec:	492c      	ldr	r1, [pc, #176]	; (8001ba0 <send_preset+0x2ec>)
 8001aee:	461a      	mov	r2, r3
 8001af0:	460b      	mov	r3, r1
 8001af2:	881b      	ldrh	r3, [r3, #0]
 8001af4:	8013      	strh	r3, [r2, #0]
				strcat(str_temp, str_bw);	strcat(str_temp, "$");
 8001af6:	4928      	ldr	r1, [pc, #160]	; (8001b98 <send_preset+0x2e4>)
 8001af8:	4828      	ldr	r0, [pc, #160]	; (8001b9c <send_preset+0x2e8>)
 8001afa:	f00b fe8d 	bl	800d818 <strcat>
 8001afe:	4827      	ldr	r0, [pc, #156]	; (8001b9c <send_preset+0x2e8>)
 8001b00:	f7fe fb70 	bl	80001e4 <strlen>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	4b24      	ldr	r3, [pc, #144]	; (8001b9c <send_preset+0x2e8>)
 8001b0a:	4413      	add	r3, r2
 8001b0c:	4925      	ldr	r1, [pc, #148]	; (8001ba4 <send_preset+0x2f0>)
 8001b0e:	461a      	mov	r2, r3
 8001b10:	460b      	mov	r3, r1
 8001b12:	881b      	ldrh	r3, [r3, #0]
 8001b14:	8013      	strh	r3, [r2, #0]
 8001b16:	e00f      	b.n	8001b38 <send_preset+0x284>
			}
			else{
				strcat(str_temp, str_fc);	strcat(str_temp, "$");
 8001b18:	491e      	ldr	r1, [pc, #120]	; (8001b94 <send_preset+0x2e0>)
 8001b1a:	4820      	ldr	r0, [pc, #128]	; (8001b9c <send_preset+0x2e8>)
 8001b1c:	f00b fe7c 	bl	800d818 <strcat>
 8001b20:	481e      	ldr	r0, [pc, #120]	; (8001b9c <send_preset+0x2e8>)
 8001b22:	f7fe fb5f 	bl	80001e4 <strlen>
 8001b26:	4603      	mov	r3, r0
 8001b28:	461a      	mov	r2, r3
 8001b2a:	4b1c      	ldr	r3, [pc, #112]	; (8001b9c <send_preset+0x2e8>)
 8001b2c:	4413      	add	r3, r2
 8001b2e:	491d      	ldr	r1, [pc, #116]	; (8001ba4 <send_preset+0x2f0>)
 8001b30:	461a      	mov	r2, r3
 8001b32:	460b      	mov	r3, r1
 8001b34:	881b      	ldrh	r3, [r3, #0]
 8001b36:	8013      	strh	r3, [r2, #0]
			}

			HAL_UART_Transmit(&huart1, (uint8_t*)str_temp, strlen(str_temp),100);
 8001b38:	4818      	ldr	r0, [pc, #96]	; (8001b9c <send_preset+0x2e8>)
 8001b3a:	f7fe fb53 	bl	80001e4 <strlen>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	b29a      	uxth	r2, r3
 8001b42:	2364      	movs	r3, #100	; 0x64
 8001b44:	4915      	ldr	r1, [pc, #84]	; (8001b9c <send_preset+0x2e8>)
 8001b46:	4818      	ldr	r0, [pc, #96]	; (8001ba8 <send_preset+0x2f4>)
 8001b48:	f00a faa0 	bl	800c08c <HAL_UART_Transmit>
		for(int k=0; k<2; k++){
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	60bb      	str	r3, [r7, #8]
 8001b52:	68bb      	ldr	r3, [r7, #8]
 8001b54:	2b01      	cmp	r3, #1
 8001b56:	f77f aeb8 	ble.w	80018ca <send_preset+0x16>
	for(int j=0; j<MAX_BAND; j++){
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	3301      	adds	r3, #1
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2b04      	cmp	r3, #4
 8001b64:	f77f aeae 	ble.w	80018c4 <send_preset+0x10>
		}
	}
}
 8001b68:	bf00      	nop
 8001b6a:	3714      	adds	r7, #20
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}
 8001b70:	08010fdc 	.word	0x08010fdc
 8001b74:	200007bc 	.word	0x200007bc
 8001b78:	20000d04 	.word	0x20000d04
 8001b7c:	200006ac 	.word	0x200006ac
 8001b80:	200008e0 	.word	0x200008e0
 8001b84:	20000d74 	.word	0x20000d74
 8001b88:	08010fe0 	.word	0x08010fe0
 8001b8c:	20000790 	.word	0x20000790
 8001b90:	08010fe8 	.word	0x08010fe8
 8001b94:	200007f4 	.word	0x200007f4
 8001b98:	2000078c 	.word	0x2000078c
 8001b9c:	200007fc 	.word	0x200007fc
 8001ba0:	08010fd0 	.word	0x08010fd0
 8001ba4:	08010fec 	.word	0x08010fec
 8001ba8:	20000890 	.word	0x20000890

08001bac <HAL_UART_RxCpltCallback>:



const char s[2] = "-";
char *token;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	static uint8_t pos;

	data_serial_rx[pos] = buff_uart[0];
 8001bb4:	4b4d      	ldr	r3, [pc, #308]	; (8001cec <HAL_UART_RxCpltCallback+0x140>)
 8001bb6:	781b      	ldrb	r3, [r3, #0]
 8001bb8:	461a      	mov	r2, r3
 8001bba:	4b4d      	ldr	r3, [pc, #308]	; (8001cf0 <HAL_UART_RxCpltCallback+0x144>)
 8001bbc:	7819      	ldrb	r1, [r3, #0]
 8001bbe:	4b4d      	ldr	r3, [pc, #308]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001bc0:	5499      	strb	r1, [r3, r2]
	pos++;
 8001bc2:	4b4a      	ldr	r3, [pc, #296]	; (8001cec <HAL_UART_RxCpltCallback+0x140>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	b2da      	uxtb	r2, r3
 8001bca:	4b48      	ldr	r3, [pc, #288]	; (8001cec <HAL_UART_RxCpltCallback+0x140>)
 8001bcc:	701a      	strb	r2, [r3, #0]
	if(buff_uart[0]=='$') {
 8001bce:	4b48      	ldr	r3, [pc, #288]	; (8001cf0 <HAL_UART_RxCpltCallback+0x144>)
 8001bd0:	781b      	ldrb	r3, [r3, #0]
 8001bd2:	2b24      	cmp	r3, #36	; 0x24
 8001bd4:	f040 8085 	bne.w	8001ce2 <HAL_UART_RxCpltCallback+0x136>
		pos=0;
 8001bd8:	4b44      	ldr	r3, [pc, #272]	; (8001cec <HAL_UART_RxCpltCallback+0x140>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	701a      	strb	r2, [r3, #0]
		ukuran=strlen(data_serial_rx);
 8001bde:	4845      	ldr	r0, [pc, #276]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001be0:	f7fe fb00 	bl	80001e4 <strlen>
 8001be4:	4603      	mov	r3, r0
 8001be6:	b2da      	uxtb	r2, r3
 8001be8:	4b43      	ldr	r3, [pc, #268]	; (8001cf8 <HAL_UART_RxCpltCallback+0x14c>)
 8001bea:	701a      	strb	r2, [r3, #0]
		if(strcmp(data_serial_rx, "RP0$")==0){
 8001bec:	4943      	ldr	r1, [pc, #268]	; (8001cfc <HAL_UART_RxCpltCallback+0x150>)
 8001bee:	4841      	ldr	r0, [pc, #260]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001bf0:	f7fe faee 	bl	80001d0 <strcmp>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d103      	bne.n	8001c02 <HAL_UART_RxCpltCallback+0x56>
			send_preset(0);
 8001bfa:	2000      	movs	r0, #0
 8001bfc:	f7ff fe5a 	bl	80018b4 <send_preset>
 8001c00:	e06c      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP1$")==0){
 8001c02:	493f      	ldr	r1, [pc, #252]	; (8001d00 <HAL_UART_RxCpltCallback+0x154>)
 8001c04:	483b      	ldr	r0, [pc, #236]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c06:	f7fe fae3 	bl	80001d0 <strcmp>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d103      	bne.n	8001c18 <HAL_UART_RxCpltCallback+0x6c>
			send_preset(1);
 8001c10:	2001      	movs	r0, #1
 8001c12:	f7ff fe4f 	bl	80018b4 <send_preset>
 8001c16:	e061      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP2$")==0){
 8001c18:	493a      	ldr	r1, [pc, #232]	; (8001d04 <HAL_UART_RxCpltCallback+0x158>)
 8001c1a:	4836      	ldr	r0, [pc, #216]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c1c:	f7fe fad8 	bl	80001d0 <strcmp>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d103      	bne.n	8001c2e <HAL_UART_RxCpltCallback+0x82>
			send_preset(2);
 8001c26:	2002      	movs	r0, #2
 8001c28:	f7ff fe44 	bl	80018b4 <send_preset>
 8001c2c:	e056      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP3$")==0){
 8001c2e:	4936      	ldr	r1, [pc, #216]	; (8001d08 <HAL_UART_RxCpltCallback+0x15c>)
 8001c30:	4830      	ldr	r0, [pc, #192]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c32:	f7fe facd 	bl	80001d0 <strcmp>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d103      	bne.n	8001c44 <HAL_UART_RxCpltCallback+0x98>
			send_preset(3);
 8001c3c:	2003      	movs	r0, #3
 8001c3e:	f7ff fe39 	bl	80018b4 <send_preset>
 8001c42:	e04b      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP4$")==0){
 8001c44:	4931      	ldr	r1, [pc, #196]	; (8001d0c <HAL_UART_RxCpltCallback+0x160>)
 8001c46:	482b      	ldr	r0, [pc, #172]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c48:	f7fe fac2 	bl	80001d0 <strcmp>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d103      	bne.n	8001c5a <HAL_UART_RxCpltCallback+0xae>
			send_preset(4);
 8001c52:	2004      	movs	r0, #4
 8001c54:	f7ff fe2e 	bl	80018b4 <send_preset>
 8001c58:	e040      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP5$")==0){
 8001c5a:	492d      	ldr	r1, [pc, #180]	; (8001d10 <HAL_UART_RxCpltCallback+0x164>)
 8001c5c:	4825      	ldr	r0, [pc, #148]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c5e:	f7fe fab7 	bl	80001d0 <strcmp>
 8001c62:	4603      	mov	r3, r0
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d103      	bne.n	8001c70 <HAL_UART_RxCpltCallback+0xc4>
			send_preset(5);
 8001c68:	2005      	movs	r0, #5
 8001c6a:	f7ff fe23 	bl	80018b4 <send_preset>
 8001c6e:	e035      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP6$")==0){
 8001c70:	4928      	ldr	r1, [pc, #160]	; (8001d14 <HAL_UART_RxCpltCallback+0x168>)
 8001c72:	4820      	ldr	r0, [pc, #128]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c74:	f7fe faac 	bl	80001d0 <strcmp>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d103      	bne.n	8001c86 <HAL_UART_RxCpltCallback+0xda>
			send_preset(6);
 8001c7e:	2006      	movs	r0, #6
 8001c80:	f7ff fe18 	bl	80018b4 <send_preset>
 8001c84:	e02a      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP7$")==0){
 8001c86:	4924      	ldr	r1, [pc, #144]	; (8001d18 <HAL_UART_RxCpltCallback+0x16c>)
 8001c88:	481a      	ldr	r0, [pc, #104]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001c8a:	f7fe faa1 	bl	80001d0 <strcmp>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d103      	bne.n	8001c9c <HAL_UART_RxCpltCallback+0xf0>
			send_preset(7);
 8001c94:	2007      	movs	r0, #7
 8001c96:	f7ff fe0d 	bl	80018b4 <send_preset>
 8001c9a:	e01f      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP8$")==0){
 8001c9c:	491f      	ldr	r1, [pc, #124]	; (8001d1c <HAL_UART_RxCpltCallback+0x170>)
 8001c9e:	4815      	ldr	r0, [pc, #84]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001ca0:	f7fe fa96 	bl	80001d0 <strcmp>
 8001ca4:	4603      	mov	r3, r0
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d103      	bne.n	8001cb2 <HAL_UART_RxCpltCallback+0x106>
			send_preset(8);
 8001caa:	2008      	movs	r0, #8
 8001cac:	f7ff fe02 	bl	80018b4 <send_preset>
 8001cb0:	e014      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "RP9$")==0){
 8001cb2:	491b      	ldr	r1, [pc, #108]	; (8001d20 <HAL_UART_RxCpltCallback+0x174>)
 8001cb4:	480f      	ldr	r0, [pc, #60]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001cb6:	f7fe fa8b 	bl	80001d0 <strcmp>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d103      	bne.n	8001cc8 <HAL_UART_RxCpltCallback+0x11c>
			send_preset(9);
 8001cc0:	2009      	movs	r0, #9
 8001cc2:	f7ff fdf7 	bl	80018b4 <send_preset>
 8001cc6:	e009      	b.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
		}
		else if(strcmp(data_serial_rx, "WP$")==0){
 8001cc8:	4916      	ldr	r1, [pc, #88]	; (8001d24 <HAL_UART_RxCpltCallback+0x178>)
 8001cca:	480a      	ldr	r0, [pc, #40]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001ccc:	f7fe fa80 	bl	80001d0 <strcmp>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d102      	bne.n	8001cdc <HAL_UART_RxCpltCallback+0x130>
			enWritePreset=1;
 8001cd6:	4b14      	ldr	r3, [pc, #80]	; (8001d28 <HAL_UART_RxCpltCallback+0x17c>)
 8001cd8:	2201      	movs	r2, #1
 8001cda:	701a      	strb	r2, [r3, #0]
////				enWritePreset=0;
//
//			}

		}
		strcpy(data_serial_rx, "");
 8001cdc:	4b05      	ldr	r3, [pc, #20]	; (8001cf4 <HAL_UART_RxCpltCallback+0x148>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	701a      	strb	r2, [r3, #0]
		//				send_init_EQ();
		//		HAL_UART_Transmit(&huart1, (uint8_t*)str_send, ukuran,100);
		//		jajal_kirim = uint_to_string_digit(67, 2);
		//		HAL_UART_Transmit(&huart1, (uint8_t*)jajal_kirim, ukuran,100);
	}
}
 8001ce2:	bf00      	nop
 8001ce4:	3708      	adds	r7, #8
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	2000021a 	.word	0x2000021a
 8001cf0:	20000d58 	.word	0x20000d58
 8001cf4:	20000d20 	.word	0x20000d20
 8001cf8:	20000ff4 	.word	0x20000ff4
 8001cfc:	08010ff0 	.word	0x08010ff0
 8001d00:	08010ff8 	.word	0x08010ff8
 8001d04:	08011000 	.word	0x08011000
 8001d08:	08011008 	.word	0x08011008
 8001d0c:	08011010 	.word	0x08011010
 8001d10:	08011018 	.word	0x08011018
 8001d14:	08011020 	.word	0x08011020
 8001d18:	08011028 	.word	0x08011028
 8001d1c:	08011030 	.word	0x08011030
 8001d20:	08011038 	.word	0x08011038
 8001d24:	08011040 	.word	0x08011040
 8001d28:	20000219 	.word	0x20000219

08001d2c <saveToEeprom>:
/* ------------------------------------------ EEPROM ------------------------------------------ */
void saveToEeprom(void){
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b082      	sub	sp, #8
 8001d30:	af00      	add	r7, sp, #0
	/* Baca preset terakhir */
	EEPROM_WriteByte(0, 0, (uint8_t*)&EQ_preset);
 8001d32:	4a0a      	ldr	r2, [pc, #40]	; (8001d5c <saveToEeprom+0x30>)
 8001d34:	2100      	movs	r1, #0
 8001d36:	2000      	movs	r0, #0
 8001d38:	f003 fa0e 	bl	8005158 <EEPROM_WriteByte>
	/* Baca semua preset */
	uint8_t* addrOfStruct = (uint8_t*)&myPreset;
 8001d3c:	4b08      	ldr	r3, [pc, #32]	; (8001d60 <saveToEeprom+0x34>)
 8001d3e:	607b      	str	r3, [r7, #4]
	uint16_t sizeOfStruct = sizeof(myPreset);
 8001d40:	f44f 737d 	mov.w	r3, #1012	; 0x3f4
 8001d44:	807b      	strh	r3, [r7, #2]
	EEPROM_Write(1, 0, addrOfStruct, sizeOfStruct);
 8001d46:	887b      	ldrh	r3, [r7, #2]
 8001d48:	687a      	ldr	r2, [r7, #4]
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f003 f93d 	bl	8004fcc <EEPROM_Write>
}
 8001d52:	bf00      	nop
 8001d54:	3708      	adds	r7, #8
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200006ae 	.word	0x200006ae
 8001d60:	200008e0 	.word	0x200008e0

08001d64 <LoadFromEeprom>:
void LoadFromEeprom(void){
 8001d64:	b5b0      	push	{r4, r5, r7, lr}
 8001d66:	b084      	sub	sp, #16
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	466b      	mov	r3, sp
 8001d6c:	461d      	mov	r5, r3
	/* Tulis preset terakhir */
	EEPROM_ReadByte(0, 0, (uint8_t*)&EQ_preset);
 8001d6e:	4a1e      	ldr	r2, [pc, #120]	; (8001de8 <LoadFromEeprom+0x84>)
 8001d70:	2100      	movs	r1, #0
 8001d72:	2000      	movs	r0, #0
 8001d74:	f003 fa16 	bl	80051a4 <EEPROM_ReadByte>
	/* Tulis semua prset */
	uint16_t sizeOfBuff = sizeof(myPreset);
 8001d78:	f44f 737d 	mov.w	r3, #1012	; 0x3f4
 8001d7c:	81fb      	strh	r3, [r7, #14]
	uint8_t reciveBuff[sizeOfBuff];
 8001d7e:	89f8      	ldrh	r0, [r7, #14]
 8001d80:	4603      	mov	r3, r0
 8001d82:	3b01      	subs	r3, #1
 8001d84:	60bb      	str	r3, [r7, #8]
 8001d86:	b281      	uxth	r1, r0
 8001d88:	f04f 0200 	mov.w	r2, #0
 8001d8c:	f04f 0300 	mov.w	r3, #0
 8001d90:	f04f 0400 	mov.w	r4, #0
 8001d94:	00d4      	lsls	r4, r2, #3
 8001d96:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001d9a:	00cb      	lsls	r3, r1, #3
 8001d9c:	b281      	uxth	r1, r0
 8001d9e:	f04f 0200 	mov.w	r2, #0
 8001da2:	f04f 0300 	mov.w	r3, #0
 8001da6:	f04f 0400 	mov.w	r4, #0
 8001daa:	00d4      	lsls	r4, r2, #3
 8001dac:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8001db0:	00cb      	lsls	r3, r1, #3
 8001db2:	4603      	mov	r3, r0
 8001db4:	3307      	adds	r3, #7
 8001db6:	08db      	lsrs	r3, r3, #3
 8001db8:	00db      	lsls	r3, r3, #3
 8001dba:	ebad 0d03 	sub.w	sp, sp, r3
 8001dbe:	466b      	mov	r3, sp
 8001dc0:	3300      	adds	r3, #0
 8001dc2:	607b      	str	r3, [r7, #4]
	EEPROM_Read(1, 0, reciveBuff, sizeOfBuff);
 8001dc4:	687a      	ldr	r2, [r7, #4]
 8001dc6:	89fb      	ldrh	r3, [r7, #14]
 8001dc8:	2100      	movs	r1, #0
 8001dca:	2001      	movs	r0, #1
 8001dcc:	f003 f962 	bl	8005094 <EEPROM_Read>
	memcpy(&myPreset, reciveBuff, sizeof(myPreset));
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	f44f 727d 	mov.w	r2, #1012	; 0x3f4
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	4804      	ldr	r0, [pc, #16]	; (8001dec <LoadFromEeprom+0x88>)
 8001dda:	f00a ffd5 	bl	800cd88 <memcpy>
 8001dde:	46ad      	mov	sp, r5
}
 8001de0:	bf00      	nop
 8001de2:	3710      	adds	r7, #16
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bdb0      	pop	{r4, r5, r7, pc}
 8001de8:	200006ae 	.word	0x200006ae
 8001dec:	200008e0 	.word	0x200008e0

08001df0 <I2S_readWord>:

/* -------------------------------------- I2S [AK4556] ---------------------------------------- */
float I2S_readWord(_Bool ch, uint8_t buffer){
 8001df0:	b480      	push	{r7}
 8001df2:	b085      	sub	sp, #20
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	4603      	mov	r3, r0
 8001df8:	460a      	mov	r2, r1
 8001dfa:	71fb      	strb	r3, [r7, #7]
 8001dfc:	4613      	mov	r3, r2
 8001dfe:	71bb      	strb	r3, [r7, #6]
	int32_t result_int32 = 0;
 8001e00:	2300      	movs	r3, #0
 8001e02:	60fb      	str	r3, [r7, #12]
	uint32_t result_uint32 = 0;
 8001e04:	2300      	movs	r3, #0
 8001e06:	60bb      	str	r3, [r7, #8]
	if(!ch){
 8001e08:	79fb      	ldrb	r3, [r7, #7]
 8001e0a:	f083 0301 	eor.w	r3, r3, #1
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d00e      	beq.n	8001e32 <I2S_readWord+0x42>
		/* read L ch */
		result_uint32 = (I2S_rxBuff[0+buffer]<<8) | (I2S_rxBuff[1+buffer]>>8);
 8001e14:	79bb      	ldrb	r3, [r7, #6]
 8001e16:	4a1a      	ldr	r2, [pc, #104]	; (8001e80 <I2S_readWord+0x90>)
 8001e18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e1c:	021b      	lsls	r3, r3, #8
 8001e1e:	79ba      	ldrb	r2, [r7, #6]
 8001e20:	3201      	adds	r2, #1
 8001e22:	4917      	ldr	r1, [pc, #92]	; (8001e80 <I2S_readWord+0x90>)
 8001e24:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001e28:	0a12      	lsrs	r2, r2, #8
 8001e2a:	b292      	uxth	r2, r2
 8001e2c:	4313      	orrs	r3, r2
 8001e2e:	60bb      	str	r3, [r7, #8]
 8001e30:	e00e      	b.n	8001e50 <I2S_readWord+0x60>
	}
	else{
		/* write L ch */
		result_uint32 = (I2S_rxBuff[2+buffer]<<8) | (I2S_rxBuff[3+buffer]>>8);
 8001e32:	79bb      	ldrb	r3, [r7, #6]
 8001e34:	3302      	adds	r3, #2
 8001e36:	4a12      	ldr	r2, [pc, #72]	; (8001e80 <I2S_readWord+0x90>)
 8001e38:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e3c:	021b      	lsls	r3, r3, #8
 8001e3e:	79ba      	ldrb	r2, [r7, #6]
 8001e40:	3203      	adds	r2, #3
 8001e42:	490f      	ldr	r1, [pc, #60]	; (8001e80 <I2S_readWord+0x90>)
 8001e44:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 8001e48:	0a12      	lsrs	r2, r2, #8
 8001e4a:	b292      	uxth	r2, r2
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	60bb      	str	r3, [r7, #8]
	}

	/* ubah 24bit 2's comp ke int 32 bit */
	if((result_uint32&(1<<23)) != 0){
 8001e50:	68bb      	ldr	r3, [r7, #8]
 8001e52:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d004      	beq.n	8001e64 <I2S_readWord+0x74>
		result_int32 = result_uint32 | ~((1<<24)-1);
 8001e5a:	68bb      	ldr	r3, [r7, #8]
 8001e5c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001e60:	60fb      	str	r3, [r7, #12]
 8001e62:	e001      	b.n	8001e68 <I2S_readWord+0x78>
	}
	else{
		result_int32 = result_uint32;
 8001e64:	68bb      	ldr	r3, [r7, #8]
 8001e66:	60fb      	str	r3, [r7, #12]
	}
	return (float)result_int32;
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	ee07 3a90 	vmov	s15, r3
 8001e6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8001e72:	eeb0 0a67 	vmov.f32	s0, s15
 8001e76:	3714      	adds	r7, #20
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7e:	4770      	bx	lr
 8001e80:	20000744 	.word	0x20000744

08001e84 <I2S_writeWord>:
void I2S_writeWord(float dataf, _Bool ch, uint8_t buffer){
 8001e84:	b480      	push	{r7}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8001e8e:	4603      	mov	r3, r0
 8001e90:	460a      	mov	r2, r1
 8001e92:	70fb      	strb	r3, [r7, #3]
 8001e94:	4613      	mov	r3, r2
 8001e96:	70bb      	strb	r3, [r7, #2]
	uint32_t result_uint32 = 0;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	60fb      	str	r3, [r7, #12]
	/* ubah int 32bit ke 24bit 2's comp */
	if(dataf < 0){
 8001e9c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ea0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001ea4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ea8:	d50b      	bpl.n	8001ec2 <I2S_writeWord+0x3e>
		result_uint32 |= (1<<24) | (int32_t)dataf;
 8001eaa:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eb2:	ee17 2a90 	vmov	r2, s15
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001ebe:	60fb      	str	r3, [r7, #12]
 8001ec0:	e006      	b.n	8001ed0 <I2S_writeWord+0x4c>
	}
	else{
		result_uint32 = (int32_t)dataf;
 8001ec2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ec6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001eca:	ee17 3a90 	vmov	r3, s15
 8001ece:	60fb      	str	r3, [r7, #12]
	}

	if(!ch){
 8001ed0:	78fb      	ldrb	r3, [r7, #3]
 8001ed2:	f083 0301 	eor.w	r3, r3, #1
 8001ed6:	b2db      	uxtb	r3, r3
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d010      	beq.n	8001efe <I2S_writeWord+0x7a>
		/* write L ch */
		I2S_txBuff[0+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	0a1a      	lsrs	r2, r3, #8
 8001ee0:	78bb      	ldrb	r3, [r7, #2]
 8001ee2:	b291      	uxth	r1, r2
 8001ee4:	4a11      	ldr	r2, [pc, #68]	; (8001f2c <I2S_writeWord+0xa8>)
 8001ee6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[1+buffer] = (result_uint32<<8) & 0x0000FF00;
 8001eea:	68fb      	ldr	r3, [r7, #12]
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	78bb      	ldrb	r3, [r7, #2]
 8001ef0:	3301      	adds	r3, #1
 8001ef2:	0212      	lsls	r2, r2, #8
 8001ef4:	b291      	uxth	r1, r2
 8001ef6:	4a0d      	ldr	r2, [pc, #52]	; (8001f2c <I2S_writeWord+0xa8>)
 8001ef8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	else{
		/* write L ch */
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
	}
}
 8001efc:	e010      	b.n	8001f20 <I2S_writeWord+0x9c>
		I2S_txBuff[2+buffer] = (result_uint32>>8) & 0x0000FFFF;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	0a1a      	lsrs	r2, r3, #8
 8001f02:	78bb      	ldrb	r3, [r7, #2]
 8001f04:	3302      	adds	r3, #2
 8001f06:	b291      	uxth	r1, r2
 8001f08:	4a08      	ldr	r2, [pc, #32]	; (8001f2c <I2S_writeWord+0xa8>)
 8001f0a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		I2S_txBuff[3+buffer] = (result_uint32<<8) & 0x0000FF00;
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	78bb      	ldrb	r3, [r7, #2]
 8001f14:	3303      	adds	r3, #3
 8001f16:	0212      	lsls	r2, r2, #8
 8001f18:	b291      	uxth	r1, r2
 8001f1a:	4a04      	ldr	r2, [pc, #16]	; (8001f2c <I2S_writeWord+0xa8>)
 8001f1c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
}
 8001f20:	bf00      	nop
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	20000eb4 	.word	0x20000eb4

08001f30 <Calc_Coeff_Filter>:


/* --------------------------------------- EQ PRESET ------------------------------------------ */
void Calc_Coeff_Filter(void){
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
	/* Hitung koefisien filter Kanan */
	shelv(&R_cS1[0], 0, myPreset[EQ_preset].gain_R[0], myPreset[EQ_preset].fc_R[0], FREQSAMPLING);
 8001f34:	4bdb      	ldr	r3, [pc, #876]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8001f36:	f993 3000 	ldrsb.w	r3, [r3]
 8001f3a:	4619      	mov	r1, r3
 8001f3c:	4ada      	ldr	r2, [pc, #872]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8001f3e:	235c      	movs	r3, #92	; 0x5c
 8001f40:	fb03 f301 	mul.w	r3, r3, r1
 8001f44:	4413      	add	r3, r2
 8001f46:	3304      	adds	r3, #4
 8001f48:	edd3 7a00 	vldr	s15, [r3]
 8001f4c:	4bd5      	ldr	r3, [pc, #852]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8001f4e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f52:	4619      	mov	r1, r3
 8001f54:	4ad4      	ldr	r2, [pc, #848]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8001f56:	235c      	movs	r3, #92	; 0x5c
 8001f58:	fb03 f301 	mul.w	r3, r3, r1
 8001f5c:	4413      	add	r3, r2
 8001f5e:	332c      	adds	r3, #44	; 0x2c
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	ee07 3a10 	vmov	s14, r3
 8001f66:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001f6a:	ed9f 1ad0 	vldr	s2, [pc, #832]	; 80022ac <Calc_Coeff_Filter+0x37c>
 8001f6e:	eef0 0a47 	vmov.f32	s1, s14
 8001f72:	eeb0 0a67 	vmov.f32	s0, s15
 8001f76:	2100      	movs	r1, #0
 8001f78:	48cd      	ldr	r0, [pc, #820]	; (80022b0 <Calc_Coeff_Filter+0x380>)
 8001f7a:	f003 f939 	bl	80051f0 <shelv>
	peak(&R_cS2[0], myPreset[EQ_preset].gain_R[1], myPreset[EQ_preset].fc_R[1], myPreset[EQ_preset].bw_R[0], FREQSAMPLING);
 8001f7e:	4bc9      	ldr	r3, [pc, #804]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8001f80:	f993 3000 	ldrsb.w	r3, [r3]
 8001f84:	4619      	mov	r1, r3
 8001f86:	4ac8      	ldr	r2, [pc, #800]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8001f88:	235c      	movs	r3, #92	; 0x5c
 8001f8a:	fb03 f301 	mul.w	r3, r3, r1
 8001f8e:	4413      	add	r3, r2
 8001f90:	3308      	adds	r3, #8
 8001f92:	edd3 7a00 	vldr	s15, [r3]
 8001f96:	4bc3      	ldr	r3, [pc, #780]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8001f98:	f993 3000 	ldrsb.w	r3, [r3]
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	4ac2      	ldr	r2, [pc, #776]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8001fa0:	235c      	movs	r3, #92	; 0x5c
 8001fa2:	fb03 f301 	mul.w	r3, r3, r1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3330      	adds	r3, #48	; 0x30
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	ee07 3a10 	vmov	s14, r3
 8001fb0:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8001fb4:	4bbb      	ldr	r3, [pc, #748]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8001fb6:	f993 3000 	ldrsb.w	r3, [r3]
 8001fba:	4619      	mov	r1, r3
 8001fbc:	4aba      	ldr	r2, [pc, #744]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8001fbe:	235c      	movs	r3, #92	; 0x5c
 8001fc0:	fb03 f301 	mul.w	r3, r3, r1
 8001fc4:	4413      	add	r3, r2
 8001fc6:	3354      	adds	r3, #84	; 0x54
 8001fc8:	f993 3000 	ldrsb.w	r3, [r3]
 8001fcc:	ee06 3a90 	vmov	s13, r3
 8001fd0:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8001fd4:	eddf 1ab5 	vldr	s3, [pc, #724]	; 80022ac <Calc_Coeff_Filter+0x37c>
 8001fd8:	eeb0 1a66 	vmov.f32	s2, s13
 8001fdc:	eef0 0a47 	vmov.f32	s1, s14
 8001fe0:	eeb0 0a67 	vmov.f32	s0, s15
 8001fe4:	48b3      	ldr	r0, [pc, #716]	; (80022b4 <Calc_Coeff_Filter+0x384>)
 8001fe6:	f003 feff 	bl	8005de8 <peak>
	peak(&R_cS3[0], myPreset[EQ_preset].gain_R[2], myPreset[EQ_preset].fc_R[2], myPreset[EQ_preset].bw_R[1], FREQSAMPLING);
 8001fea:	4bae      	ldr	r3, [pc, #696]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8001fec:	f993 3000 	ldrsb.w	r3, [r3]
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	4aad      	ldr	r2, [pc, #692]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8001ff4:	235c      	movs	r3, #92	; 0x5c
 8001ff6:	fb03 f301 	mul.w	r3, r3, r1
 8001ffa:	4413      	add	r3, r2
 8001ffc:	330c      	adds	r3, #12
 8001ffe:	edd3 7a00 	vldr	s15, [r3]
 8002002:	4ba8      	ldr	r3, [pc, #672]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002004:	f993 3000 	ldrsb.w	r3, [r3]
 8002008:	4619      	mov	r1, r3
 800200a:	4aa7      	ldr	r2, [pc, #668]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 800200c:	235c      	movs	r3, #92	; 0x5c
 800200e:	fb03 f301 	mul.w	r3, r3, r1
 8002012:	4413      	add	r3, r2
 8002014:	3334      	adds	r3, #52	; 0x34
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	ee07 3a10 	vmov	s14, r3
 800201c:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002020:	4ba0      	ldr	r3, [pc, #640]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002022:	f993 3000 	ldrsb.w	r3, [r3]
 8002026:	4619      	mov	r1, r3
 8002028:	4a9f      	ldr	r2, [pc, #636]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 800202a:	235c      	movs	r3, #92	; 0x5c
 800202c:	fb03 f301 	mul.w	r3, r3, r1
 8002030:	4413      	add	r3, r2
 8002032:	3355      	adds	r3, #85	; 0x55
 8002034:	f993 3000 	ldrsb.w	r3, [r3]
 8002038:	ee06 3a90 	vmov	s13, r3
 800203c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002040:	eddf 1a9a 	vldr	s3, [pc, #616]	; 80022ac <Calc_Coeff_Filter+0x37c>
 8002044:	eeb0 1a66 	vmov.f32	s2, s13
 8002048:	eef0 0a47 	vmov.f32	s1, s14
 800204c:	eeb0 0a67 	vmov.f32	s0, s15
 8002050:	4899      	ldr	r0, [pc, #612]	; (80022b8 <Calc_Coeff_Filter+0x388>)
 8002052:	f003 fec9 	bl	8005de8 <peak>
	peak(&R_cS4[0], myPreset[EQ_preset].gain_R[3], myPreset[EQ_preset].fc_R[3], myPreset[EQ_preset].bw_R[2], FREQSAMPLING);
 8002056:	4b93      	ldr	r3, [pc, #588]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002058:	f993 3000 	ldrsb.w	r3, [r3]
 800205c:	4619      	mov	r1, r3
 800205e:	4a92      	ldr	r2, [pc, #584]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002060:	235c      	movs	r3, #92	; 0x5c
 8002062:	fb03 f301 	mul.w	r3, r3, r1
 8002066:	4413      	add	r3, r2
 8002068:	3310      	adds	r3, #16
 800206a:	edd3 7a00 	vldr	s15, [r3]
 800206e:	4b8d      	ldr	r3, [pc, #564]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002070:	f993 3000 	ldrsb.w	r3, [r3]
 8002074:	4619      	mov	r1, r3
 8002076:	4a8c      	ldr	r2, [pc, #560]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002078:	235c      	movs	r3, #92	; 0x5c
 800207a:	fb03 f301 	mul.w	r3, r3, r1
 800207e:	4413      	add	r3, r2
 8002080:	3338      	adds	r3, #56	; 0x38
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	ee07 3a10 	vmov	s14, r3
 8002088:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800208c:	4b85      	ldr	r3, [pc, #532]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 800208e:	f993 3000 	ldrsb.w	r3, [r3]
 8002092:	4619      	mov	r1, r3
 8002094:	4a84      	ldr	r2, [pc, #528]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002096:	235c      	movs	r3, #92	; 0x5c
 8002098:	fb03 f301 	mul.w	r3, r3, r1
 800209c:	4413      	add	r3, r2
 800209e:	3356      	adds	r3, #86	; 0x56
 80020a0:	f993 3000 	ldrsb.w	r3, [r3]
 80020a4:	ee06 3a90 	vmov	s13, r3
 80020a8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80020ac:	eddf 1a7f 	vldr	s3, [pc, #508]	; 80022ac <Calc_Coeff_Filter+0x37c>
 80020b0:	eeb0 1a66 	vmov.f32	s2, s13
 80020b4:	eef0 0a47 	vmov.f32	s1, s14
 80020b8:	eeb0 0a67 	vmov.f32	s0, s15
 80020bc:	487f      	ldr	r0, [pc, #508]	; (80022bc <Calc_Coeff_Filter+0x38c>)
 80020be:	f003 fe93 	bl	8005de8 <peak>
	shelv(&R_cS5[0], 1, myPreset[EQ_preset].gain_R[4], myPreset[EQ_preset].fc_R[4], FREQSAMPLING);
 80020c2:	4b78      	ldr	r3, [pc, #480]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 80020c4:	f993 3000 	ldrsb.w	r3, [r3]
 80020c8:	4619      	mov	r1, r3
 80020ca:	4a77      	ldr	r2, [pc, #476]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 80020cc:	235c      	movs	r3, #92	; 0x5c
 80020ce:	fb03 f301 	mul.w	r3, r3, r1
 80020d2:	4413      	add	r3, r2
 80020d4:	3314      	adds	r3, #20
 80020d6:	edd3 7a00 	vldr	s15, [r3]
 80020da:	4b72      	ldr	r3, [pc, #456]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 80020dc:	f993 3000 	ldrsb.w	r3, [r3]
 80020e0:	4619      	mov	r1, r3
 80020e2:	4a71      	ldr	r2, [pc, #452]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 80020e4:	235c      	movs	r3, #92	; 0x5c
 80020e6:	fb03 f301 	mul.w	r3, r3, r1
 80020ea:	4413      	add	r3, r2
 80020ec:	333c      	adds	r3, #60	; 0x3c
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	ee07 3a10 	vmov	s14, r3
 80020f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80020f8:	ed9f 1a6c 	vldr	s2, [pc, #432]	; 80022ac <Calc_Coeff_Filter+0x37c>
 80020fc:	eef0 0a47 	vmov.f32	s1, s14
 8002100:	eeb0 0a67 	vmov.f32	s0, s15
 8002104:	2101      	movs	r1, #1
 8002106:	486e      	ldr	r0, [pc, #440]	; (80022c0 <Calc_Coeff_Filter+0x390>)
 8002108:	f003 f872 	bl	80051f0 <shelv>

	/* Hitung koefisien filter kiri */
	shelv(&L_cS1[0], 0, myPreset[EQ_preset].gain_L[0], myPreset[EQ_preset].fc_L[0], FREQSAMPLING);
 800210c:	4b65      	ldr	r3, [pc, #404]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 800210e:	f993 3000 	ldrsb.w	r3, [r3]
 8002112:	4619      	mov	r1, r3
 8002114:	4a64      	ldr	r2, [pc, #400]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002116:	235c      	movs	r3, #92	; 0x5c
 8002118:	fb03 f301 	mul.w	r3, r3, r1
 800211c:	4413      	add	r3, r2
 800211e:	3318      	adds	r3, #24
 8002120:	edd3 7a00 	vldr	s15, [r3]
 8002124:	4b5f      	ldr	r3, [pc, #380]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002126:	f993 3000 	ldrsb.w	r3, [r3]
 800212a:	4619      	mov	r1, r3
 800212c:	4a5e      	ldr	r2, [pc, #376]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 800212e:	235c      	movs	r3, #92	; 0x5c
 8002130:	fb03 f301 	mul.w	r3, r3, r1
 8002134:	4413      	add	r3, r2
 8002136:	3340      	adds	r3, #64	; 0x40
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	ee07 3a10 	vmov	s14, r3
 800213e:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002142:	ed9f 1a5a 	vldr	s2, [pc, #360]	; 80022ac <Calc_Coeff_Filter+0x37c>
 8002146:	eef0 0a47 	vmov.f32	s1, s14
 800214a:	eeb0 0a67 	vmov.f32	s0, s15
 800214e:	2100      	movs	r1, #0
 8002150:	485c      	ldr	r0, [pc, #368]	; (80022c4 <Calc_Coeff_Filter+0x394>)
 8002152:	f003 f84d 	bl	80051f0 <shelv>
	peak(&L_cS2[0], myPreset[EQ_preset].gain_L[1], myPreset[EQ_preset].fc_L[1], myPreset[EQ_preset].bw_L[0], FREQSAMPLING);
 8002156:	4b53      	ldr	r3, [pc, #332]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002158:	f993 3000 	ldrsb.w	r3, [r3]
 800215c:	4619      	mov	r1, r3
 800215e:	4a52      	ldr	r2, [pc, #328]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002160:	235c      	movs	r3, #92	; 0x5c
 8002162:	fb03 f301 	mul.w	r3, r3, r1
 8002166:	4413      	add	r3, r2
 8002168:	331c      	adds	r3, #28
 800216a:	edd3 7a00 	vldr	s15, [r3]
 800216e:	4b4d      	ldr	r3, [pc, #308]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002170:	f993 3000 	ldrsb.w	r3, [r3]
 8002174:	4619      	mov	r1, r3
 8002176:	4a4c      	ldr	r2, [pc, #304]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002178:	235c      	movs	r3, #92	; 0x5c
 800217a:	fb03 f301 	mul.w	r3, r3, r1
 800217e:	4413      	add	r3, r2
 8002180:	3344      	adds	r3, #68	; 0x44
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	ee07 3a10 	vmov	s14, r3
 8002188:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800218c:	4b45      	ldr	r3, [pc, #276]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 800218e:	f993 3000 	ldrsb.w	r3, [r3]
 8002192:	4619      	mov	r1, r3
 8002194:	4a44      	ldr	r2, [pc, #272]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002196:	235c      	movs	r3, #92	; 0x5c
 8002198:	fb03 f301 	mul.w	r3, r3, r1
 800219c:	4413      	add	r3, r2
 800219e:	3357      	adds	r3, #87	; 0x57
 80021a0:	f993 3000 	ldrsb.w	r3, [r3]
 80021a4:	ee06 3a90 	vmov	s13, r3
 80021a8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80021ac:	eddf 1a3f 	vldr	s3, [pc, #252]	; 80022ac <Calc_Coeff_Filter+0x37c>
 80021b0:	eeb0 1a66 	vmov.f32	s2, s13
 80021b4:	eef0 0a47 	vmov.f32	s1, s14
 80021b8:	eeb0 0a67 	vmov.f32	s0, s15
 80021bc:	4842      	ldr	r0, [pc, #264]	; (80022c8 <Calc_Coeff_Filter+0x398>)
 80021be:	f003 fe13 	bl	8005de8 <peak>
	peak(&L_cS3[0], myPreset[EQ_preset].gain_L[2], myPreset[EQ_preset].fc_L[2], myPreset[EQ_preset].bw_L[1], FREQSAMPLING);
 80021c2:	4b38      	ldr	r3, [pc, #224]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 80021c4:	f993 3000 	ldrsb.w	r3, [r3]
 80021c8:	4619      	mov	r1, r3
 80021ca:	4a37      	ldr	r2, [pc, #220]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 80021cc:	235c      	movs	r3, #92	; 0x5c
 80021ce:	fb03 f301 	mul.w	r3, r3, r1
 80021d2:	4413      	add	r3, r2
 80021d4:	3320      	adds	r3, #32
 80021d6:	edd3 7a00 	vldr	s15, [r3]
 80021da:	4b32      	ldr	r3, [pc, #200]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 80021dc:	f993 3000 	ldrsb.w	r3, [r3]
 80021e0:	4619      	mov	r1, r3
 80021e2:	4a31      	ldr	r2, [pc, #196]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 80021e4:	235c      	movs	r3, #92	; 0x5c
 80021e6:	fb03 f301 	mul.w	r3, r3, r1
 80021ea:	4413      	add	r3, r2
 80021ec:	3348      	adds	r3, #72	; 0x48
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	ee07 3a10 	vmov	s14, r3
 80021f4:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80021f8:	4b2a      	ldr	r3, [pc, #168]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 80021fa:	f993 3000 	ldrsb.w	r3, [r3]
 80021fe:	4619      	mov	r1, r3
 8002200:	4a29      	ldr	r2, [pc, #164]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002202:	235c      	movs	r3, #92	; 0x5c
 8002204:	fb03 f301 	mul.w	r3, r3, r1
 8002208:	4413      	add	r3, r2
 800220a:	3358      	adds	r3, #88	; 0x58
 800220c:	f993 3000 	ldrsb.w	r3, [r3]
 8002210:	ee06 3a90 	vmov	s13, r3
 8002214:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002218:	eddf 1a24 	vldr	s3, [pc, #144]	; 80022ac <Calc_Coeff_Filter+0x37c>
 800221c:	eeb0 1a66 	vmov.f32	s2, s13
 8002220:	eef0 0a47 	vmov.f32	s1, s14
 8002224:	eeb0 0a67 	vmov.f32	s0, s15
 8002228:	4828      	ldr	r0, [pc, #160]	; (80022cc <Calc_Coeff_Filter+0x39c>)
 800222a:	f003 fddd 	bl	8005de8 <peak>
	peak(&L_cS4[0], myPreset[EQ_preset].gain_L[3], myPreset[EQ_preset].fc_L[3], myPreset[EQ_preset].bw_L[2], FREQSAMPLING);
 800222e:	4b1d      	ldr	r3, [pc, #116]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002230:	f993 3000 	ldrsb.w	r3, [r3]
 8002234:	4619      	mov	r1, r3
 8002236:	4a1c      	ldr	r2, [pc, #112]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002238:	235c      	movs	r3, #92	; 0x5c
 800223a:	fb03 f301 	mul.w	r3, r3, r1
 800223e:	4413      	add	r3, r2
 8002240:	3324      	adds	r3, #36	; 0x24
 8002242:	edd3 7a00 	vldr	s15, [r3]
 8002246:	4b17      	ldr	r3, [pc, #92]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002248:	f993 3000 	ldrsb.w	r3, [r3]
 800224c:	4619      	mov	r1, r3
 800224e:	4a16      	ldr	r2, [pc, #88]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 8002250:	235c      	movs	r3, #92	; 0x5c
 8002252:	fb03 f301 	mul.w	r3, r3, r1
 8002256:	4413      	add	r3, r2
 8002258:	334c      	adds	r3, #76	; 0x4c
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	ee07 3a10 	vmov	s14, r3
 8002260:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002264:	4b0f      	ldr	r3, [pc, #60]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 8002266:	f993 3000 	ldrsb.w	r3, [r3]
 800226a:	4619      	mov	r1, r3
 800226c:	4a0e      	ldr	r2, [pc, #56]	; (80022a8 <Calc_Coeff_Filter+0x378>)
 800226e:	235c      	movs	r3, #92	; 0x5c
 8002270:	fb03 f301 	mul.w	r3, r3, r1
 8002274:	4413      	add	r3, r2
 8002276:	3359      	adds	r3, #89	; 0x59
 8002278:	f993 3000 	ldrsb.w	r3, [r3]
 800227c:	ee06 3a90 	vmov	s13, r3
 8002280:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 8002284:	eddf 1a09 	vldr	s3, [pc, #36]	; 80022ac <Calc_Coeff_Filter+0x37c>
 8002288:	eeb0 1a66 	vmov.f32	s2, s13
 800228c:	eef0 0a47 	vmov.f32	s1, s14
 8002290:	eeb0 0a67 	vmov.f32	s0, s15
 8002294:	480e      	ldr	r0, [pc, #56]	; (80022d0 <Calc_Coeff_Filter+0x3a0>)
 8002296:	f003 fda7 	bl	8005de8 <peak>
	shelv(&L_cS5[0], 1, myPreset[EQ_preset].gain_L[4], myPreset[EQ_preset].fc_L[4], FREQSAMPLING);
 800229a:	4b02      	ldr	r3, [pc, #8]	; (80022a4 <Calc_Coeff_Filter+0x374>)
 800229c:	f993 3000 	ldrsb.w	r3, [r3]
 80022a0:	4619      	mov	r1, r3
 80022a2:	e017      	b.n	80022d4 <Calc_Coeff_Filter+0x3a4>
 80022a4:	200006ae 	.word	0x200006ae
 80022a8:	200008e0 	.word	0x200008e0
 80022ac:	473b8000 	.word	0x473b8000
 80022b0:	20000d78 	.word	0x20000d78
 80022b4:	200006cc 	.word	0x200006cc
 80022b8:	20000ce4 	.word	0x20000ce4
 80022bc:	20000878 	.word	0x20000878
 80022c0:	20000d8c 	.word	0x20000d8c
 80022c4:	20000ff8 	.word	0x20000ff8
 80022c8:	20000fd8 	.word	0x20000fd8
 80022cc:	20000d60 	.word	0x20000d60
 80022d0:	20000760 	.word	0x20000760
 80022d4:	4a11      	ldr	r2, [pc, #68]	; (800231c <Calc_Coeff_Filter+0x3ec>)
 80022d6:	235c      	movs	r3, #92	; 0x5c
 80022d8:	fb03 f301 	mul.w	r3, r3, r1
 80022dc:	4413      	add	r3, r2
 80022de:	3328      	adds	r3, #40	; 0x28
 80022e0:	edd3 7a00 	vldr	s15, [r3]
 80022e4:	4b0e      	ldr	r3, [pc, #56]	; (8002320 <Calc_Coeff_Filter+0x3f0>)
 80022e6:	f993 3000 	ldrsb.w	r3, [r3]
 80022ea:	4619      	mov	r1, r3
 80022ec:	4a0b      	ldr	r2, [pc, #44]	; (800231c <Calc_Coeff_Filter+0x3ec>)
 80022ee:	235c      	movs	r3, #92	; 0x5c
 80022f0:	fb03 f301 	mul.w	r3, r3, r1
 80022f4:	4413      	add	r3, r2
 80022f6:	3350      	adds	r3, #80	; 0x50
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	ee07 3a10 	vmov	s14, r3
 80022fe:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 8002302:	ed9f 1a08 	vldr	s2, [pc, #32]	; 8002324 <Calc_Coeff_Filter+0x3f4>
 8002306:	eef0 0a47 	vmov.f32	s1, s14
 800230a:	eeb0 0a67 	vmov.f32	s0, s15
 800230e:	2101      	movs	r1, #1
 8002310:	4805      	ldr	r0, [pc, #20]	; (8002328 <Calc_Coeff_Filter+0x3f8>)
 8002312:	f002 ff6d 	bl	80051f0 <shelv>
}
 8002316:	bf00      	nop
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	200008e0 	.word	0x200008e0
 8002320:	200006ae 	.word	0x200006ae
 8002324:	473b8000 	.word	0x473b8000
 8002328:	2000079c 	.word	0x2000079c

0800232c <Default_Setting>:
void Default_Setting(void){
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
	int8_t i = 0;
 8002332:	2300      	movs	r3, #0
 8002334:	71fb      	strb	r3, [r7, #7]
	int8_t j = 0;
 8002336:	2300      	movs	r3, #0
 8002338:	71bb      	strb	r3, [r7, #6]

	for(i=0; i<MAX_PRESET; i++){
 800233a:	2300      	movs	r3, #0
 800233c:	71fb      	strb	r3, [r7, #7]
 800233e:	e0d2      	b.n	80024e6 <Default_Setting+0x1ba>
		myPreset[i].level_R = 100;
 8002340:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002344:	4a6d      	ldr	r2, [pc, #436]	; (80024fc <Default_Setting+0x1d0>)
 8002346:	215c      	movs	r1, #92	; 0x5c
 8002348:	fb01 f303 	mul.w	r3, r1, r3
 800234c:	4413      	add	r3, r2
 800234e:	2264      	movs	r2, #100	; 0x64
 8002350:	701a      	strb	r2, [r3, #0]
		myPreset[i].level_L = 100;
 8002352:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002356:	4a69      	ldr	r2, [pc, #420]	; (80024fc <Default_Setting+0x1d0>)
 8002358:	215c      	movs	r1, #92	; 0x5c
 800235a:	fb01 f303 	mul.w	r3, r1, r3
 800235e:	4413      	add	r3, r2
 8002360:	3301      	adds	r3, #1
 8002362:	2264      	movs	r2, #100	; 0x64
 8002364:	701a      	strb	r2, [r3, #0]

		for(j=0; j<MAX_BAND; j++){
 8002366:	2300      	movs	r3, #0
 8002368:	71bb      	strb	r3, [r7, #6]
 800236a:	e046      	b.n	80023fa <Default_Setting+0xce>
			myPreset[i].gain_R[j] = 0;
 800236c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002370:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8002374:	4861      	ldr	r0, [pc, #388]	; (80024fc <Default_Setting+0x1d0>)
 8002376:	4613      	mov	r3, r2
 8002378:	005b      	lsls	r3, r3, #1
 800237a:	4413      	add	r3, r2
 800237c:	00db      	lsls	r3, r3, #3
 800237e:	1a9b      	subs	r3, r3, r2
 8002380:	440b      	add	r3, r1
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4403      	add	r3, r0
 8002386:	3304      	adds	r3, #4
 8002388:	f04f 0200 	mov.w	r2, #0
 800238c:	601a      	str	r2, [r3, #0]
			myPreset[i].gain_L[j] = 0;
 800238e:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8002392:	f997 1006 	ldrsb.w	r1, [r7, #6]
 8002396:	4859      	ldr	r0, [pc, #356]	; (80024fc <Default_Setting+0x1d0>)
 8002398:	4613      	mov	r3, r2
 800239a:	005b      	lsls	r3, r3, #1
 800239c:	4413      	add	r3, r2
 800239e:	00db      	lsls	r3, r3, #3
 80023a0:	1a9b      	subs	r3, r3, r2
 80023a2:	440b      	add	r3, r1
 80023a4:	3306      	adds	r3, #6
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	4403      	add	r3, r0
 80023aa:	f04f 0200 	mov.w	r2, #0
 80023ae:	601a      	str	r2, [r3, #0]

			if(EQ_band<3){
 80023b0:	4b53      	ldr	r3, [pc, #332]	; (8002500 <Default_Setting+0x1d4>)
 80023b2:	f993 3000 	ldrsb.w	r3, [r3]
 80023b6:	2b02      	cmp	r3, #2
 80023b8:	dc19      	bgt.n	80023ee <Default_Setting+0xc2>
				myPreset[i].bw_R[j] = 100;
 80023ba:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80023be:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023c2:	494e      	ldr	r1, [pc, #312]	; (80024fc <Default_Setting+0x1d0>)
 80023c4:	205c      	movs	r0, #92	; 0x5c
 80023c6:	fb00 f202 	mul.w	r2, r0, r2
 80023ca:	440a      	add	r2, r1
 80023cc:	4413      	add	r3, r2
 80023ce:	3354      	adds	r3, #84	; 0x54
 80023d0:	2264      	movs	r2, #100	; 0x64
 80023d2:	701a      	strb	r2, [r3, #0]
				myPreset[i].bw_L[j] = 100;
 80023d4:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80023d8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023dc:	4947      	ldr	r1, [pc, #284]	; (80024fc <Default_Setting+0x1d0>)
 80023de:	205c      	movs	r0, #92	; 0x5c
 80023e0:	fb00 f202 	mul.w	r2, r0, r2
 80023e4:	440a      	add	r2, r1
 80023e6:	4413      	add	r3, r2
 80023e8:	3357      	adds	r3, #87	; 0x57
 80023ea:	2264      	movs	r2, #100	; 0x64
 80023ec:	701a      	strb	r2, [r3, #0]
		for(j=0; j<MAX_BAND; j++){
 80023ee:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	3301      	adds	r3, #1
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	71bb      	strb	r3, [r7, #6]
 80023fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80023fe:	2b04      	cmp	r3, #4
 8002400:	ddb4      	ble.n	800236c <Default_Setting+0x40>
			}

		}

		myPreset[i].fc_R[0] = 70;
 8002402:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002406:	4a3d      	ldr	r2, [pc, #244]	; (80024fc <Default_Setting+0x1d0>)
 8002408:	215c      	movs	r1, #92	; 0x5c
 800240a:	fb01 f303 	mul.w	r3, r1, r3
 800240e:	4413      	add	r3, r2
 8002410:	332c      	adds	r3, #44	; 0x2c
 8002412:	2246      	movs	r2, #70	; 0x46
 8002414:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[1] = 300;
 8002416:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800241a:	4a38      	ldr	r2, [pc, #224]	; (80024fc <Default_Setting+0x1d0>)
 800241c:	215c      	movs	r1, #92	; 0x5c
 800241e:	fb01 f303 	mul.w	r3, r1, r3
 8002422:	4413      	add	r3, r2
 8002424:	3330      	adds	r3, #48	; 0x30
 8002426:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800242a:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[2] = 1000;
 800242c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002430:	4a32      	ldr	r2, [pc, #200]	; (80024fc <Default_Setting+0x1d0>)
 8002432:	215c      	movs	r1, #92	; 0x5c
 8002434:	fb01 f303 	mul.w	r3, r1, r3
 8002438:	4413      	add	r3, r2
 800243a:	3334      	adds	r3, #52	; 0x34
 800243c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002440:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[3] = 3000;
 8002442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002446:	4a2d      	ldr	r2, [pc, #180]	; (80024fc <Default_Setting+0x1d0>)
 8002448:	215c      	movs	r1, #92	; 0x5c
 800244a:	fb01 f303 	mul.w	r3, r1, r3
 800244e:	4413      	add	r3, r2
 8002450:	3338      	adds	r3, #56	; 0x38
 8002452:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002456:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_R[4] = 12000;
 8002458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245c:	4a27      	ldr	r2, [pc, #156]	; (80024fc <Default_Setting+0x1d0>)
 800245e:	215c      	movs	r1, #92	; 0x5c
 8002460:	fb01 f303 	mul.w	r3, r1, r3
 8002464:	4413      	add	r3, r2
 8002466:	333c      	adds	r3, #60	; 0x3c
 8002468:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 800246c:	601a      	str	r2, [r3, #0]

		myPreset[i].fc_L[0] = 70;
 800246e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002472:	4a22      	ldr	r2, [pc, #136]	; (80024fc <Default_Setting+0x1d0>)
 8002474:	215c      	movs	r1, #92	; 0x5c
 8002476:	fb01 f303 	mul.w	r3, r1, r3
 800247a:	4413      	add	r3, r2
 800247c:	3340      	adds	r3, #64	; 0x40
 800247e:	2246      	movs	r2, #70	; 0x46
 8002480:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[1] = 300;
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	4a1d      	ldr	r2, [pc, #116]	; (80024fc <Default_Setting+0x1d0>)
 8002488:	215c      	movs	r1, #92	; 0x5c
 800248a:	fb01 f303 	mul.w	r3, r1, r3
 800248e:	4413      	add	r3, r2
 8002490:	3344      	adds	r3, #68	; 0x44
 8002492:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002496:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[2] = 1000;
 8002498:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800249c:	4a17      	ldr	r2, [pc, #92]	; (80024fc <Default_Setting+0x1d0>)
 800249e:	215c      	movs	r1, #92	; 0x5c
 80024a0:	fb01 f303 	mul.w	r3, r1, r3
 80024a4:	4413      	add	r3, r2
 80024a6:	3348      	adds	r3, #72	; 0x48
 80024a8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024ac:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[3] = 3000;
 80024ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024b2:	4a12      	ldr	r2, [pc, #72]	; (80024fc <Default_Setting+0x1d0>)
 80024b4:	215c      	movs	r1, #92	; 0x5c
 80024b6:	fb01 f303 	mul.w	r3, r1, r3
 80024ba:	4413      	add	r3, r2
 80024bc:	334c      	adds	r3, #76	; 0x4c
 80024be:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80024c2:	601a      	str	r2, [r3, #0]
		myPreset[i].fc_L[4] = 12000;
 80024c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024c8:	4a0c      	ldr	r2, [pc, #48]	; (80024fc <Default_Setting+0x1d0>)
 80024ca:	215c      	movs	r1, #92	; 0x5c
 80024cc:	fb01 f303 	mul.w	r3, r1, r3
 80024d0:	4413      	add	r3, r2
 80024d2:	3350      	adds	r3, #80	; 0x50
 80024d4:	f642 62e0 	movw	r2, #12000	; 0x2ee0
 80024d8:	601a      	str	r2, [r3, #0]
	for(i=0; i<MAX_PRESET; i++){
 80024da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024de:	b2db      	uxtb	r3, r3
 80024e0:	3301      	adds	r3, #1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	71fb      	strb	r3, [r7, #7]
 80024e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80024ea:	2b0a      	cmp	r3, #10
 80024ec:	f77f af28 	ble.w	8002340 <Default_Setting+0x14>
	}
}
 80024f0:	bf00      	nop
 80024f2:	370c      	adds	r7, #12
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	200008e0 	.word	0x200008e0
 8002500:	20000ce0 	.word	0x20000ce0

08002504 <myTask>:
////	HAL_UART_Transmit(&huart1, (uint8_t*)data_serial_rx, 8,100);
////	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, LEN_SERIAL);
//	HAL_UART_Receive_IT(&huart1, (uint8_t*)data_serial_rx, 8);
//}

void myTask(void){
 8002504:	b590      	push	{r4, r7, lr}
 8002506:	b083      	sub	sp, #12
 8002508:	af02      	add	r7, sp, #8
	static _Bool r_bw_selected = 0;

	static uint8_t last_state = preset;


	switch(state_home){
 800250a:	4bc2      	ldr	r3, [pc, #776]	; (8002814 <myTask+0x310>)
 800250c:	781b      	ldrb	r3, [r3, #0]
 800250e:	2b11      	cmp	r3, #17
 8002510:	f202 851f 	bhi.w	8004f52 <myTask+0x2a4e>
 8002514:	a201      	add	r2, pc, #4	; (adr r2, 800251c <myTask+0x18>)
 8002516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800251a:	bf00      	nop
 800251c:	08002565 	.word	0x08002565
 8002520:	08002595 	.word	0x08002595
 8002524:	0800287f 	.word	0x0800287f
 8002528:	08002997 	.word	0x08002997
 800252c:	08002b29 	.word	0x08002b29
 8002530:	08002ef7 	.word	0x08002ef7
 8002534:	08002f19 	.word	0x08002f19
 8002538:	08002f8f 	.word	0x08002f8f
 800253c:	08003a6d 	.word	0x08003a6d
 8002540:	08003b81 	.word	0x08003b81
 8002544:	08003e29 	.word	0x08003e29
 8002548:	08004099 	.word	0x08004099
 800254c:	080045cf 	.word	0x080045cf
 8002550:	08004aab 	.word	0x08004aab
 8002554:	08004d01 	.word	0x08004d01
 8002558:	08002f3b 	.word	0x08002f3b
 800255c:	08002c97 	.word	0x08002c97
 8002560:	08002d87 	.word	0x08002d87
	case start:
		Display_GotoXY(6, 2);
 8002564:	2102      	movs	r1, #2
 8002566:	2006      	movs	r0, #6
 8002568:	f004 fa98 	bl	8006a9c <Display_GotoXY>
		Display_Puts("Selamat Datang ", &Font_7x10, 1);
 800256c:	2201      	movs	r2, #1
 800256e:	49aa      	ldr	r1, [pc, #680]	; (8002818 <myTask+0x314>)
 8002570:	48aa      	ldr	r0, [pc, #680]	; (800281c <myTask+0x318>)
 8002572:	f004 fb29 	bl	8006bc8 <Display_Puts>
		Display_UpdateScreen();
 8002576:	f004 f9eb 	bl	8006950 <Display_UpdateScreen>
		/* Baca preset dari EEPROM */
		LoadFromEeprom();
 800257a:	f7ff fbf3 	bl	8001d64 <LoadFromEeprom>
		/* Hitung koefisien filter untuk pertama kaili on */
		Calc_Coeff_Filter();
 800257e:	f7ff fcd7 	bl	8001f30 <Calc_Coeff_Filter>
		HAL_Delay(1000);
 8002582:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002586:	f005 fc75 	bl	8007e74 <HAL_Delay>
		state_home = display_home;
 800258a:	4ba2      	ldr	r3, [pc, #648]	; (8002814 <myTask+0x310>)
 800258c:	2201      	movs	r2, #1
 800258e:	701a      	strb	r2, [r3, #0]
		break;
 8002590:	f002 bcdf 	b.w	8004f52 <myTask+0x2a4e>

	case display_home:
		/* clear baris 1 */
		Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8002594:	2300      	movs	r3, #0
 8002596:	9300      	str	r3, [sp, #0]
 8002598:	230c      	movs	r3, #12
 800259a:	2280      	movs	r2, #128	; 0x80
 800259c:	2100      	movs	r1, #0
 800259e:	2000      	movs	r0, #0
 80025a0:	f004 fe6f 	bl	8007282 <Display_DrawFilledRectangle>
		/* tampilan preset */
		preset_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 80025a4:	4b9e      	ldr	r3, [pc, #632]	; (8002820 <myTask+0x31c>)
 80025a6:	781b      	ldrb	r3, [r3, #0]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d008      	beq.n	80025be <myTask+0xba>
 80025ac:	2301      	movs	r3, #1
 80025ae:	9300      	str	r3, [sp, #0]
 80025b0:	230c      	movs	r3, #12
 80025b2:	2280      	movs	r2, #128	; 0x80
 80025b4:	2100      	movs	r1, #0
 80025b6:	2000      	movs	r0, #0
 80025b8:	f004 fe63 	bl	8007282 <Display_DrawFilledRectangle>
 80025bc:	e007      	b.n	80025ce <myTask+0xca>
 80025be:	2301      	movs	r3, #1
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	230c      	movs	r3, #12
 80025c4:	2280      	movs	r2, #128	; 0x80
 80025c6:	2100      	movs	r1, #0
 80025c8:	2000      	movs	r0, #0
 80025ca:	f004 fdf0 	bl	80071ae <Display_DrawRectangle>
		Display_GotoXY((128-(8*7))/2, 2);
 80025ce:	2102      	movs	r1, #2
 80025d0:	2024      	movs	r0, #36	; 0x24
 80025d2:	f004 fa63 	bl	8006a9c <Display_GotoXY>
		Display_Puts("PRESET ", &Font_7x10, !preset_selected);
 80025d6:	4b92      	ldr	r3, [pc, #584]	; (8002820 <myTask+0x31c>)
 80025d8:	781b      	ldrb	r3, [r3, #0]
 80025da:	f083 0301 	eor.w	r3, r3, #1
 80025de:	b2db      	uxtb	r3, r3
 80025e0:	461a      	mov	r2, r3
 80025e2:	498d      	ldr	r1, [pc, #564]	; (8002818 <myTask+0x314>)
 80025e4:	488f      	ldr	r0, [pc, #572]	; (8002824 <myTask+0x320>)
 80025e6:	f004 faef 	bl	8006bc8 <Display_Puts>
		Display_PutUint(EQ_preset,&Font_7x10 , !preset_selected);
 80025ea:	4b8f      	ldr	r3, [pc, #572]	; (8002828 <myTask+0x324>)
 80025ec:	f993 3000 	ldrsb.w	r3, [r3]
 80025f0:	b298      	uxth	r0, r3
 80025f2:	4b8b      	ldr	r3, [pc, #556]	; (8002820 <myTask+0x31c>)
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	f083 0301 	eor.w	r3, r3, #1
 80025fa:	b2db      	uxtb	r3, r3
 80025fc:	461a      	mov	r2, r3
 80025fe:	4986      	ldr	r1, [pc, #536]	; (8002818 <myTask+0x314>)
 8002600:	f004 fb9c 	bl	8006d3c <Display_PutUint>
		/* clear baris 2 */
		Display_DrawFilledRectangle(0, 17, 128, 21, 0);
 8002604:	2300      	movs	r3, #0
 8002606:	9300      	str	r3, [sp, #0]
 8002608:	2315      	movs	r3, #21
 800260a:	2280      	movs	r2, #128	; 0x80
 800260c:	2111      	movs	r1, #17
 800260e:	2000      	movs	r0, #0
 8002610:	f004 fe37 	bl	8007282 <Display_DrawFilledRectangle>

		/* tampilan L level */
		l_selected? Display_DrawFilledRectangle(0, 17, 61, 21, 1) : Display_DrawRectangle(0, 17, 61, 21, 1);
 8002614:	4b85      	ldr	r3, [pc, #532]	; (800282c <myTask+0x328>)
 8002616:	781b      	ldrb	r3, [r3, #0]
 8002618:	2b00      	cmp	r3, #0
 800261a:	d008      	beq.n	800262e <myTask+0x12a>
 800261c:	2301      	movs	r3, #1
 800261e:	9300      	str	r3, [sp, #0]
 8002620:	2315      	movs	r3, #21
 8002622:	223d      	movs	r2, #61	; 0x3d
 8002624:	2111      	movs	r1, #17
 8002626:	2000      	movs	r0, #0
 8002628:	f004 fe2b 	bl	8007282 <Display_DrawFilledRectangle>
 800262c:	e007      	b.n	800263e <myTask+0x13a>
 800262e:	2301      	movs	r3, #1
 8002630:	9300      	str	r3, [sp, #0]
 8002632:	2315      	movs	r3, #21
 8002634:	223d      	movs	r2, #61	; 0x3d
 8002636:	2111      	movs	r1, #17
 8002638:	2000      	movs	r0, #0
 800263a:	f004 fdb8 	bl	80071ae <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_L >= 100)	Display_GotoXY((61-(11*4))/2, 19);
 800263e:	4b7a      	ldr	r3, [pc, #488]	; (8002828 <myTask+0x324>)
 8002640:	f993 3000 	ldrsb.w	r3, [r3]
 8002644:	4619      	mov	r1, r3
 8002646:	4a7a      	ldr	r2, [pc, #488]	; (8002830 <myTask+0x32c>)
 8002648:	235c      	movs	r3, #92	; 0x5c
 800264a:	fb03 f301 	mul.w	r3, r3, r1
 800264e:	4413      	add	r3, r2
 8002650:	3301      	adds	r3, #1
 8002652:	f993 3000 	ldrsb.w	r3, [r3]
 8002656:	2b63      	cmp	r3, #99	; 0x63
 8002658:	dd04      	ble.n	8002664 <myTask+0x160>
 800265a:	2113      	movs	r1, #19
 800265c:	2008      	movs	r0, #8
 800265e:	f004 fa1d 	bl	8006a9c <Display_GotoXY>
 8002662:	e016      	b.n	8002692 <myTask+0x18e>
		else if(myPreset[EQ_preset].level_L >= 10)	Display_GotoXY((61-(11*3))/2, 19);
 8002664:	4b70      	ldr	r3, [pc, #448]	; (8002828 <myTask+0x324>)
 8002666:	f993 3000 	ldrsb.w	r3, [r3]
 800266a:	4619      	mov	r1, r3
 800266c:	4a70      	ldr	r2, [pc, #448]	; (8002830 <myTask+0x32c>)
 800266e:	235c      	movs	r3, #92	; 0x5c
 8002670:	fb03 f301 	mul.w	r3, r3, r1
 8002674:	4413      	add	r3, r2
 8002676:	3301      	adds	r3, #1
 8002678:	f993 3000 	ldrsb.w	r3, [r3]
 800267c:	2b09      	cmp	r3, #9
 800267e:	dd04      	ble.n	800268a <myTask+0x186>
 8002680:	2113      	movs	r1, #19
 8002682:	200e      	movs	r0, #14
 8002684:	f004 fa0a 	bl	8006a9c <Display_GotoXY>
 8002688:	e003      	b.n	8002692 <myTask+0x18e>
		else Display_GotoXY((61-(11*2))/2, 19);
 800268a:	2113      	movs	r1, #19
 800268c:	2013      	movs	r0, #19
 800268e:	f004 fa05 	bl	8006a9c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_L, &Font_11x18, !l_selected);
 8002692:	4b65      	ldr	r3, [pc, #404]	; (8002828 <myTask+0x324>)
 8002694:	f993 3000 	ldrsb.w	r3, [r3]
 8002698:	4619      	mov	r1, r3
 800269a:	4a65      	ldr	r2, [pc, #404]	; (8002830 <myTask+0x32c>)
 800269c:	235c      	movs	r3, #92	; 0x5c
 800269e:	fb03 f301 	mul.w	r3, r3, r1
 80026a2:	4413      	add	r3, r2
 80026a4:	3301      	adds	r3, #1
 80026a6:	f993 3000 	ldrsb.w	r3, [r3]
 80026aa:	b298      	uxth	r0, r3
 80026ac:	4b5f      	ldr	r3, [pc, #380]	; (800282c <myTask+0x328>)
 80026ae:	781b      	ldrb	r3, [r3, #0]
 80026b0:	f083 0301 	eor.w	r3, r3, #1
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	461a      	mov	r2, r3
 80026b8:	495e      	ldr	r1, [pc, #376]	; (8002834 <myTask+0x330>)
 80026ba:	f004 fb3f 	bl	8006d3c <Display_PutUint>
		Display_Putc('%', &Font_11x18, !l_selected);
 80026be:	4b5b      	ldr	r3, [pc, #364]	; (800282c <myTask+0x328>)
 80026c0:	781b      	ldrb	r3, [r3, #0]
 80026c2:	f083 0301 	eor.w	r3, r3, #1
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	461a      	mov	r2, r3
 80026ca:	495a      	ldr	r1, [pc, #360]	; (8002834 <myTask+0x330>)
 80026cc:	2025      	movs	r0, #37	; 0x25
 80026ce:	f004 f9fb 	bl	8006ac8 <Display_Putc>

		/* tampilan R level */
		r_selected? Display_DrawFilledRectangle(66, 17, 61, 21, 1) : Display_DrawRectangle(66, 17, 61, 21, 1);
 80026d2:	4b59      	ldr	r3, [pc, #356]	; (8002838 <myTask+0x334>)
 80026d4:	781b      	ldrb	r3, [r3, #0]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d008      	beq.n	80026ec <myTask+0x1e8>
 80026da:	2301      	movs	r3, #1
 80026dc:	9300      	str	r3, [sp, #0]
 80026de:	2315      	movs	r3, #21
 80026e0:	223d      	movs	r2, #61	; 0x3d
 80026e2:	2111      	movs	r1, #17
 80026e4:	2042      	movs	r0, #66	; 0x42
 80026e6:	f004 fdcc 	bl	8007282 <Display_DrawFilledRectangle>
 80026ea:	e007      	b.n	80026fc <myTask+0x1f8>
 80026ec:	2301      	movs	r3, #1
 80026ee:	9300      	str	r3, [sp, #0]
 80026f0:	2315      	movs	r3, #21
 80026f2:	223d      	movs	r2, #61	; 0x3d
 80026f4:	2111      	movs	r1, #17
 80026f6:	2042      	movs	r0, #66	; 0x42
 80026f8:	f004 fd59 	bl	80071ae <Display_DrawRectangle>
		if(myPreset[EQ_preset].level_R >= 100)	Display_GotoXY(66+(61-(11*4))/2, 19);
 80026fc:	4b4a      	ldr	r3, [pc, #296]	; (8002828 <myTask+0x324>)
 80026fe:	f993 3000 	ldrsb.w	r3, [r3]
 8002702:	4619      	mov	r1, r3
 8002704:	4a4a      	ldr	r2, [pc, #296]	; (8002830 <myTask+0x32c>)
 8002706:	235c      	movs	r3, #92	; 0x5c
 8002708:	fb03 f301 	mul.w	r3, r3, r1
 800270c:	4413      	add	r3, r2
 800270e:	f993 3000 	ldrsb.w	r3, [r3]
 8002712:	2b63      	cmp	r3, #99	; 0x63
 8002714:	dd04      	ble.n	8002720 <myTask+0x21c>
 8002716:	2113      	movs	r1, #19
 8002718:	204a      	movs	r0, #74	; 0x4a
 800271a:	f004 f9bf 	bl	8006a9c <Display_GotoXY>
 800271e:	e015      	b.n	800274c <myTask+0x248>
		else if(myPreset[EQ_preset].level_R >= 10)	Display_GotoXY(66+(61-(11*3))/2, 19);
 8002720:	4b41      	ldr	r3, [pc, #260]	; (8002828 <myTask+0x324>)
 8002722:	f993 3000 	ldrsb.w	r3, [r3]
 8002726:	4619      	mov	r1, r3
 8002728:	4a41      	ldr	r2, [pc, #260]	; (8002830 <myTask+0x32c>)
 800272a:	235c      	movs	r3, #92	; 0x5c
 800272c:	fb03 f301 	mul.w	r3, r3, r1
 8002730:	4413      	add	r3, r2
 8002732:	f993 3000 	ldrsb.w	r3, [r3]
 8002736:	2b09      	cmp	r3, #9
 8002738:	dd04      	ble.n	8002744 <myTask+0x240>
 800273a:	2113      	movs	r1, #19
 800273c:	2050      	movs	r0, #80	; 0x50
 800273e:	f004 f9ad 	bl	8006a9c <Display_GotoXY>
 8002742:	e003      	b.n	800274c <myTask+0x248>
		else Display_GotoXY(66+(61-(11*2))/2, 19);
 8002744:	2113      	movs	r1, #19
 8002746:	2055      	movs	r0, #85	; 0x55
 8002748:	f004 f9a8 	bl	8006a9c <Display_GotoXY>
		Display_PutUint(myPreset[EQ_preset].level_R, &Font_11x18, !r_selected);
 800274c:	4b36      	ldr	r3, [pc, #216]	; (8002828 <myTask+0x324>)
 800274e:	f993 3000 	ldrsb.w	r3, [r3]
 8002752:	4619      	mov	r1, r3
 8002754:	4a36      	ldr	r2, [pc, #216]	; (8002830 <myTask+0x32c>)
 8002756:	235c      	movs	r3, #92	; 0x5c
 8002758:	fb03 f301 	mul.w	r3, r3, r1
 800275c:	4413      	add	r3, r2
 800275e:	f993 3000 	ldrsb.w	r3, [r3]
 8002762:	b298      	uxth	r0, r3
 8002764:	4b34      	ldr	r3, [pc, #208]	; (8002838 <myTask+0x334>)
 8002766:	781b      	ldrb	r3, [r3, #0]
 8002768:	f083 0301 	eor.w	r3, r3, #1
 800276c:	b2db      	uxtb	r3, r3
 800276e:	461a      	mov	r2, r3
 8002770:	4930      	ldr	r1, [pc, #192]	; (8002834 <myTask+0x330>)
 8002772:	f004 fae3 	bl	8006d3c <Display_PutUint>
		Display_Putc('%', &Font_11x18, !r_selected);
 8002776:	4b30      	ldr	r3, [pc, #192]	; (8002838 <myTask+0x334>)
 8002778:	781b      	ldrb	r3, [r3, #0]
 800277a:	f083 0301 	eor.w	r3, r3, #1
 800277e:	b2db      	uxtb	r3, r3
 8002780:	461a      	mov	r2, r3
 8002782:	492c      	ldr	r1, [pc, #176]	; (8002834 <myTask+0x330>)
 8002784:	2025      	movs	r0, #37	; 0x25
 8002786:	f004 f99f 	bl	8006ac8 <Display_Putc>

		/* clear baris 3 */
		Display_DrawFilledRectangle(0, 50, 128, 12, 0);
 800278a:	2300      	movs	r3, #0
 800278c:	9300      	str	r3, [sp, #0]
 800278e:	230c      	movs	r3, #12
 8002790:	2280      	movs	r2, #128	; 0x80
 8002792:	2132      	movs	r1, #50	; 0x32
 8002794:	2000      	movs	r0, #0
 8002796:	f004 fd74 	bl	8007282 <Display_DrawFilledRectangle>
		/* tampilan setting wireless */
		con_selected? Display_DrawFilledRectangle(0, 50, 128, 12, 1) : Display_DrawRectangle(0, 50, 128, 12, 1);
 800279a:	4b28      	ldr	r3, [pc, #160]	; (800283c <myTask+0x338>)
 800279c:	781b      	ldrb	r3, [r3, #0]
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d008      	beq.n	80027b4 <myTask+0x2b0>
 80027a2:	2301      	movs	r3, #1
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	230c      	movs	r3, #12
 80027a8:	2280      	movs	r2, #128	; 0x80
 80027aa:	2132      	movs	r1, #50	; 0x32
 80027ac:	2000      	movs	r0, #0
 80027ae:	f004 fd68 	bl	8007282 <Display_DrawFilledRectangle>
 80027b2:	e007      	b.n	80027c4 <myTask+0x2c0>
 80027b4:	2301      	movs	r3, #1
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	230c      	movs	r3, #12
 80027ba:	2280      	movs	r2, #128	; 0x80
 80027bc:	2132      	movs	r1, #50	; 0x32
 80027be:	2000      	movs	r0, #0
 80027c0:	f004 fcf5 	bl	80071ae <Display_DrawRectangle>
		//		Display_GotoXY(0, 50);
		//		Display_Puts("Connectivity:", &Font_7x10, 1);
		switch(EQ_Con){
 80027c4:	4b1e      	ldr	r3, [pc, #120]	; (8002840 <myTask+0x33c>)
 80027c6:	f993 3000 	ldrsb.w	r3, [r3]
 80027ca:	2b01      	cmp	r3, #1
 80027cc:	d012      	beq.n	80027f4 <myTask+0x2f0>
 80027ce:	2b02      	cmp	r3, #2
 80027d0:	d03c      	beq.n	800284c <myTask+0x348>
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d149      	bne.n	800286a <myTask+0x366>
		case 0:
			Display_GotoXY((128-(13*7))/2, 52);
 80027d6:	2134      	movs	r1, #52	; 0x34
 80027d8:	2012      	movs	r0, #18
 80027da:	f004 f95f 	bl	8006a9c <Display_GotoXY>
			Display_Puts("No Connection", &Font_7x10, !con_selected);
 80027de:	4b17      	ldr	r3, [pc, #92]	; (800283c <myTask+0x338>)
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	f083 0301 	eor.w	r3, r3, #1
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	461a      	mov	r2, r3
 80027ea:	490b      	ldr	r1, [pc, #44]	; (8002818 <myTask+0x314>)
 80027ec:	4815      	ldr	r0, [pc, #84]	; (8002844 <myTask+0x340>)
 80027ee:	f004 f9eb 	bl	8006bc8 <Display_Puts>
			break;
 80027f2:	e03a      	b.n	800286a <myTask+0x366>
		case 1:
			Display_GotoXY((128-(9*7))/2, 52);
 80027f4:	2134      	movs	r1, #52	; 0x34
 80027f6:	2020      	movs	r0, #32
 80027f8:	f004 f950 	bl	8006a9c <Display_GotoXY>
			Display_Puts("Bluetooth", &Font_7x10, !con_selected);
 80027fc:	4b0f      	ldr	r3, [pc, #60]	; (800283c <myTask+0x338>)
 80027fe:	781b      	ldrb	r3, [r3, #0]
 8002800:	f083 0301 	eor.w	r3, r3, #1
 8002804:	b2db      	uxtb	r3, r3
 8002806:	461a      	mov	r2, r3
 8002808:	4903      	ldr	r1, [pc, #12]	; (8002818 <myTask+0x314>)
 800280a:	480f      	ldr	r0, [pc, #60]	; (8002848 <myTask+0x344>)
 800280c:	f004 f9dc 	bl	8006bc8 <Display_Puts>
			break;
 8002810:	e02b      	b.n	800286a <myTask+0x366>
 8002812:	bf00      	nop
 8002814:	2000064c 	.word	0x2000064c
 8002818:	20000004 	.word	0x20000004
 800281c:	08011044 	.word	0x08011044
 8002820:	20000000 	.word	0x20000000
 8002824:	08011054 	.word	0x08011054
 8002828:	200006ae 	.word	0x200006ae
 800282c:	2000021b 	.word	0x2000021b
 8002830:	200008e0 	.word	0x200008e0
 8002834:	2000000c 	.word	0x2000000c
 8002838:	2000021c 	.word	0x2000021c
 800283c:	2000021d 	.word	0x2000021d
 8002840:	20000d18 	.word	0x20000d18
 8002844:	0801105c 	.word	0x0801105c
 8002848:	0801106c 	.word	0x0801106c
		case 2:
			Display_GotoXY((128-(4*7))/2, 52);
 800284c:	2134      	movs	r1, #52	; 0x34
 800284e:	2032      	movs	r0, #50	; 0x32
 8002850:	f004 f924 	bl	8006a9c <Display_GotoXY>
			Display_Puts("WiFi", &Font_7x10, !con_selected);
 8002854:	4baa      	ldr	r3, [pc, #680]	; (8002b00 <myTask+0x5fc>)
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	f083 0301 	eor.w	r3, r3, #1
 800285c:	b2db      	uxtb	r3, r3
 800285e:	461a      	mov	r2, r3
 8002860:	49a8      	ldr	r1, [pc, #672]	; (8002b04 <myTask+0x600>)
 8002862:	48a9      	ldr	r0, [pc, #676]	; (8002b08 <myTask+0x604>)
 8002864:	f004 f9b0 	bl	8006bc8 <Display_Puts>
			break;
 8002868:	bf00      	nop
		}

		/* Update semua layar */
		Display_UpdateScreen();
 800286a:	f004 f871 	bl	8006950 <Display_UpdateScreen>

		/* Hitung koefisien filter setiap pergantian parameter */
		Calc_Coeff_Filter();
 800286e:	f7ff fb5f 	bl	8001f30 <Calc_Coeff_Filter>

		state_home = last_state;
 8002872:	4ba6      	ldr	r3, [pc, #664]	; (8002b0c <myTask+0x608>)
 8002874:	781a      	ldrb	r2, [r3, #0]
 8002876:	4ba6      	ldr	r3, [pc, #664]	; (8002b10 <myTask+0x60c>)
 8002878:	701a      	strb	r2, [r3, #0]

		break;
 800287a:	f002 bb6a 	b.w	8004f52 <myTask+0x2a4e>

		case preset:
			if(switchUp()==2){
 800287e:	f004 fee9 	bl	8007654 <switchUp>
 8002882:	4603      	mov	r3, r0
 8002884:	2b02      	cmp	r3, #2
 8002886:	d102      	bne.n	800288e <myTask+0x38a>
				state_home = set_default;
 8002888:	4ba1      	ldr	r3, [pc, #644]	; (8002b10 <myTask+0x60c>)
 800288a:	220f      	movs	r2, #15
 800288c:	701a      	strb	r2, [r3, #0]

			}
			if(switchRight()){
 800288e:	f004 feb5 	bl	80075fc <switchRight>
 8002892:	4603      	mov	r3, r0
 8002894:	2b00      	cmp	r3, #0
 8002896:	d00e      	beq.n	80028b6 <myTask+0x3b2>
				preset_selected = 0;
 8002898:	4b9e      	ldr	r3, [pc, #632]	; (8002b14 <myTask+0x610>)
 800289a:	2200      	movs	r2, #0
 800289c:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 800289e:	4b9e      	ldr	r3, [pc, #632]	; (8002b18 <myTask+0x614>)
 80028a0:	2200      	movs	r2, #0
 80028a2:	701a      	strb	r2, [r3, #0]
				r_selected = 1;
 80028a4:	4b9d      	ldr	r3, [pc, #628]	; (8002b1c <myTask+0x618>)
 80028a6:	2201      	movs	r2, #1
 80028a8:	701a      	strb	r2, [r3, #0]
				state_home = save;
 80028aa:	4b99      	ldr	r3, [pc, #612]	; (8002b10 <myTask+0x60c>)
 80028ac:	2205      	movs	r2, #5
 80028ae:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 80028b0:	4b96      	ldr	r3, [pc, #600]	; (8002b0c <myTask+0x608>)
 80028b2:	2204      	movs	r2, #4
 80028b4:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 80028b6:	f004 fe75 	bl	80075a4 <switchLeft>
 80028ba:	4603      	mov	r3, r0
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d00e      	beq.n	80028de <myTask+0x3da>
				preset_selected = 0;
 80028c0:	4b94      	ldr	r3, [pc, #592]	; (8002b14 <myTask+0x610>)
 80028c2:	2200      	movs	r2, #0
 80028c4:	701a      	strb	r2, [r3, #0]
				l_selected = 1;
 80028c6:	4b94      	ldr	r3, [pc, #592]	; (8002b18 <myTask+0x614>)
 80028c8:	2201      	movs	r2, #1
 80028ca:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 80028cc:	4b93      	ldr	r3, [pc, #588]	; (8002b1c <myTask+0x618>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	701a      	strb	r2, [r3, #0]
				state_home = save;
 80028d2:	4b8f      	ldr	r3, [pc, #572]	; (8002b10 <myTask+0x60c>)
 80028d4:	2205      	movs	r2, #5
 80028d6:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 80028d8:	4b8c      	ldr	r3, [pc, #560]	; (8002b0c <myTask+0x608>)
 80028da:	2203      	movs	r2, #3
 80028dc:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCW()){
 80028de:	f004 fdcd 	bl	800747c <encoderCW>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d01f      	beq.n	8002928 <myTask+0x424>
				EQ_preset++;
 80028e8:	4b8d      	ldr	r3, [pc, #564]	; (8002b20 <myTask+0x61c>)
 80028ea:	f993 3000 	ldrsb.w	r3, [r3]
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	3301      	adds	r3, #1
 80028f2:	b2db      	uxtb	r3, r3
 80028f4:	b25a      	sxtb	r2, r3
 80028f6:	4b8a      	ldr	r3, [pc, #552]	; (8002b20 <myTask+0x61c>)
 80028f8:	701a      	strb	r2, [r3, #0]
				if(EQ_preset>MAX_PRESET-1) EQ_preset=0;
 80028fa:	4b89      	ldr	r3, [pc, #548]	; (8002b20 <myTask+0x61c>)
 80028fc:	f993 3000 	ldrsb.w	r3, [r3]
 8002900:	2b0a      	cmp	r3, #10
 8002902:	dd02      	ble.n	800290a <myTask+0x406>
 8002904:	4b86      	ldr	r3, [pc, #536]	; (8002b20 <myTask+0x61c>)
 8002906:	2200      	movs	r2, #0
 8002908:	701a      	strb	r2, [r3, #0]
				preset_selected = 1;
 800290a:	4b82      	ldr	r3, [pc, #520]	; (8002b14 <myTask+0x610>)
 800290c:	2201      	movs	r2, #1
 800290e:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002910:	4b81      	ldr	r3, [pc, #516]	; (8002b18 <myTask+0x614>)
 8002912:	2200      	movs	r2, #0
 8002914:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002916:	4b81      	ldr	r3, [pc, #516]	; (8002b1c <myTask+0x618>)
 8002918:	2200      	movs	r2, #0
 800291a:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 800291c:	4b7c      	ldr	r3, [pc, #496]	; (8002b10 <myTask+0x60c>)
 800291e:	2201      	movs	r2, #1
 8002920:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002922:	4b7a      	ldr	r3, [pc, #488]	; (8002b0c <myTask+0x608>)
 8002924:	2202      	movs	r2, #2
 8002926:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002928:	f004 fddc 	bl	80074e4 <encoderCCW>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d021      	beq.n	8002976 <myTask+0x472>
				EQ_preset--;
 8002932:	4b7b      	ldr	r3, [pc, #492]	; (8002b20 <myTask+0x61c>)
 8002934:	f993 3000 	ldrsb.w	r3, [r3]
 8002938:	b2db      	uxtb	r3, r3
 800293a:	3b01      	subs	r3, #1
 800293c:	b2db      	uxtb	r3, r3
 800293e:	b25a      	sxtb	r2, r3
 8002940:	4b77      	ldr	r3, [pc, #476]	; (8002b20 <myTask+0x61c>)
 8002942:	701a      	strb	r2, [r3, #0]
				if(EQ_preset<0) EQ_preset=MAX_PRESET-1;
 8002944:	4b76      	ldr	r3, [pc, #472]	; (8002b20 <myTask+0x61c>)
 8002946:	f993 3000 	ldrsb.w	r3, [r3]
 800294a:	2b00      	cmp	r3, #0
 800294c:	da02      	bge.n	8002954 <myTask+0x450>
 800294e:	4b74      	ldr	r3, [pc, #464]	; (8002b20 <myTask+0x61c>)
 8002950:	220a      	movs	r2, #10
 8002952:	701a      	strb	r2, [r3, #0]
				preset_selected = 1;
 8002954:	4b6f      	ldr	r3, [pc, #444]	; (8002b14 <myTask+0x610>)
 8002956:	2201      	movs	r2, #1
 8002958:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 800295a:	4b6f      	ldr	r3, [pc, #444]	; (8002b18 <myTask+0x614>)
 800295c:	2200      	movs	r2, #0
 800295e:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002960:	4b6e      	ldr	r3, [pc, #440]	; (8002b1c <myTask+0x618>)
 8002962:	2200      	movs	r2, #0
 8002964:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002966:	4b6a      	ldr	r3, [pc, #424]	; (8002b10 <myTask+0x60c>)
 8002968:	2201      	movs	r2, #1
 800296a:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 800296c:	4b67      	ldr	r3, [pc, #412]	; (8002b0c <myTask+0x608>)
 800296e:	2202      	movs	r2, #2
 8002970:	701a      	strb	r2, [r3, #0]
			else if(switchEncoder()){
				state_home = display_setting;
				last_state = band;
				Display_Clear();
			}
			break;
 8002972:	f002 bad7 	b.w	8004f24 <myTask+0x2a20>
			else if(switchEncoder()){
 8002976:	f004 fd55 	bl	8007424 <switchEncoder>
 800297a:	4603      	mov	r3, r0
 800297c:	2b00      	cmp	r3, #0
 800297e:	f002 82d1 	beq.w	8004f24 <myTask+0x2a20>
				state_home = display_setting;
 8002982:	4b63      	ldr	r3, [pc, #396]	; (8002b10 <myTask+0x60c>)
 8002984:	2207      	movs	r2, #7
 8002986:	701a      	strb	r2, [r3, #0]
				last_state = band;
 8002988:	4b60      	ldr	r3, [pc, #384]	; (8002b0c <myTask+0x608>)
 800298a:	2208      	movs	r2, #8
 800298c:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 800298e:	f004 fcc5 	bl	800731c <Display_Clear>
			break;
 8002992:	f002 bac7 	b.w	8004f24 <myTask+0x2a20>

		case l_level:
			if(encoderCW()){
 8002996:	f004 fd71 	bl	800747c <encoderCW>
 800299a:	4603      	mov	r3, r0
 800299c:	2b00      	cmp	r3, #0
 800299e:	d03b      	beq.n	8002a18 <myTask+0x514>
				myPreset[EQ_preset].level_L += 5;
 80029a0:	4b5f      	ldr	r3, [pc, #380]	; (8002b20 <myTask+0x61c>)
 80029a2:	f993 3000 	ldrsb.w	r3, [r3]
 80029a6:	4619      	mov	r1, r3
 80029a8:	4a5e      	ldr	r2, [pc, #376]	; (8002b24 <myTask+0x620>)
 80029aa:	235c      	movs	r3, #92	; 0x5c
 80029ac:	fb03 f301 	mul.w	r3, r3, r1
 80029b0:	4413      	add	r3, r2
 80029b2:	3301      	adds	r3, #1
 80029b4:	f993 3000 	ldrsb.w	r3, [r3]
 80029b8:	b2db      	uxtb	r3, r3
 80029ba:	3305      	adds	r3, #5
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4b58      	ldr	r3, [pc, #352]	; (8002b20 <myTask+0x61c>)
 80029c0:	f993 3000 	ldrsb.w	r3, [r3]
 80029c4:	4618      	mov	r0, r3
 80029c6:	b251      	sxtb	r1, r2
 80029c8:	4a56      	ldr	r2, [pc, #344]	; (8002b24 <myTask+0x620>)
 80029ca:	235c      	movs	r3, #92	; 0x5c
 80029cc:	fb03 f300 	mul.w	r3, r3, r0
 80029d0:	4413      	add	r3, r2
 80029d2:	3301      	adds	r3, #1
 80029d4:	460a      	mov	r2, r1
 80029d6:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_L >= 100) myPreset[EQ_preset].level_L=0;
 80029d8:	4b51      	ldr	r3, [pc, #324]	; (8002b20 <myTask+0x61c>)
 80029da:	f993 3000 	ldrsb.w	r3, [r3]
 80029de:	4619      	mov	r1, r3
 80029e0:	4a50      	ldr	r2, [pc, #320]	; (8002b24 <myTask+0x620>)
 80029e2:	235c      	movs	r3, #92	; 0x5c
 80029e4:	fb03 f301 	mul.w	r3, r3, r1
 80029e8:	4413      	add	r3, r2
 80029ea:	3301      	adds	r3, #1
 80029ec:	f993 3000 	ldrsb.w	r3, [r3]
 80029f0:	2b63      	cmp	r3, #99	; 0x63
 80029f2:	dd0b      	ble.n	8002a0c <myTask+0x508>
 80029f4:	4b4a      	ldr	r3, [pc, #296]	; (8002b20 <myTask+0x61c>)
 80029f6:	f993 3000 	ldrsb.w	r3, [r3]
 80029fa:	4619      	mov	r1, r3
 80029fc:	4a49      	ldr	r2, [pc, #292]	; (8002b24 <myTask+0x620>)
 80029fe:	235c      	movs	r3, #92	; 0x5c
 8002a00:	fb03 f301 	mul.w	r3, r3, r1
 8002a04:	4413      	add	r3, r2
 8002a06:	3301      	adds	r3, #1
 8002a08:	2200      	movs	r2, #0
 8002a0a:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002a0c:	4b40      	ldr	r3, [pc, #256]	; (8002b10 <myTask+0x60c>)
 8002a0e:	2201      	movs	r2, #1
 8002a10:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002a12:	4b3e      	ldr	r3, [pc, #248]	; (8002b0c <myTask+0x608>)
 8002a14:	2203      	movs	r2, #3
 8002a16:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002a18:	f004 fd64 	bl	80074e4 <encoderCCW>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d03b      	beq.n	8002a9a <myTask+0x596>
				myPreset[EQ_preset].level_L -= 5;
 8002a22:	4b3f      	ldr	r3, [pc, #252]	; (8002b20 <myTask+0x61c>)
 8002a24:	f993 3000 	ldrsb.w	r3, [r3]
 8002a28:	4619      	mov	r1, r3
 8002a2a:	4a3e      	ldr	r2, [pc, #248]	; (8002b24 <myTask+0x620>)
 8002a2c:	235c      	movs	r3, #92	; 0x5c
 8002a2e:	fb03 f301 	mul.w	r3, r3, r1
 8002a32:	4413      	add	r3, r2
 8002a34:	3301      	adds	r3, #1
 8002a36:	f993 3000 	ldrsb.w	r3, [r3]
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	3b05      	subs	r3, #5
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	4b37      	ldr	r3, [pc, #220]	; (8002b20 <myTask+0x61c>)
 8002a42:	f993 3000 	ldrsb.w	r3, [r3]
 8002a46:	4618      	mov	r0, r3
 8002a48:	b251      	sxtb	r1, r2
 8002a4a:	4a36      	ldr	r2, [pc, #216]	; (8002b24 <myTask+0x620>)
 8002a4c:	235c      	movs	r3, #92	; 0x5c
 8002a4e:	fb03 f300 	mul.w	r3, r3, r0
 8002a52:	4413      	add	r3, r2
 8002a54:	3301      	adds	r3, #1
 8002a56:	460a      	mov	r2, r1
 8002a58:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_L < 0) myPreset[EQ_preset].level_L=100;
 8002a5a:	4b31      	ldr	r3, [pc, #196]	; (8002b20 <myTask+0x61c>)
 8002a5c:	f993 3000 	ldrsb.w	r3, [r3]
 8002a60:	4619      	mov	r1, r3
 8002a62:	4a30      	ldr	r2, [pc, #192]	; (8002b24 <myTask+0x620>)
 8002a64:	235c      	movs	r3, #92	; 0x5c
 8002a66:	fb03 f301 	mul.w	r3, r3, r1
 8002a6a:	4413      	add	r3, r2
 8002a6c:	3301      	adds	r3, #1
 8002a6e:	f993 3000 	ldrsb.w	r3, [r3]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	da0b      	bge.n	8002a8e <myTask+0x58a>
 8002a76:	4b2a      	ldr	r3, [pc, #168]	; (8002b20 <myTask+0x61c>)
 8002a78:	f993 3000 	ldrsb.w	r3, [r3]
 8002a7c:	4619      	mov	r1, r3
 8002a7e:	4a29      	ldr	r2, [pc, #164]	; (8002b24 <myTask+0x620>)
 8002a80:	235c      	movs	r3, #92	; 0x5c
 8002a82:	fb03 f301 	mul.w	r3, r3, r1
 8002a86:	4413      	add	r3, r2
 8002a88:	3301      	adds	r3, #1
 8002a8a:	2264      	movs	r2, #100	; 0x64
 8002a8c:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002a8e:	4b20      	ldr	r3, [pc, #128]	; (8002b10 <myTask+0x60c>)
 8002a90:	2201      	movs	r2, #1
 8002a92:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002a94:	4b1d      	ldr	r3, [pc, #116]	; (8002b0c <myTask+0x608>)
 8002a96:	2203      	movs	r2, #3
 8002a98:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002a9a:	f004 fd83 	bl	80075a4 <switchLeft>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d013      	beq.n	8002acc <myTask+0x5c8>
				preset_selected = 0;
 8002aa4:	4b1b      	ldr	r3, [pc, #108]	; (8002b14 <myTask+0x610>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002aaa:	4b1b      	ldr	r3, [pc, #108]	; (8002b18 <myTask+0x614>)
 8002aac:	2200      	movs	r2, #0
 8002aae:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002ab0:	4b1a      	ldr	r3, [pc, #104]	; (8002b1c <myTask+0x618>)
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	701a      	strb	r2, [r3, #0]
				con_selected = 1;
 8002ab6:	4b12      	ldr	r3, [pc, #72]	; (8002b00 <myTask+0x5fc>)
 8002ab8:	2201      	movs	r2, #1
 8002aba:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002abc:	4b14      	ldr	r3, [pc, #80]	; (8002b10 <myTask+0x60c>)
 8002abe:	2205      	movs	r2, #5
 8002ac0:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002ac2:	4b12      	ldr	r3, [pc, #72]	; (8002b0c <myTask+0x608>)
 8002ac4:	2210      	movs	r2, #16
 8002ac6:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
				con_selected = 0;
				state_home = save;
				last_state = preset;
			}
			break;
 8002ac8:	f002 ba2e 	b.w	8004f28 <myTask+0x2a24>
			else if(switchRight()){
 8002acc:	f004 fd96 	bl	80075fc <switchRight>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	2b00      	cmp	r3, #0
 8002ad4:	f002 8228 	beq.w	8004f28 <myTask+0x2a24>
				preset_selected = 1;
 8002ad8:	4b0e      	ldr	r3, [pc, #56]	; (8002b14 <myTask+0x610>)
 8002ada:	2201      	movs	r2, #1
 8002adc:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002ade:	4b0e      	ldr	r3, [pc, #56]	; (8002b18 <myTask+0x614>)
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002ae4:	4b0d      	ldr	r3, [pc, #52]	; (8002b1c <myTask+0x618>)
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002aea:	4b05      	ldr	r3, [pc, #20]	; (8002b00 <myTask+0x5fc>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002af0:	4b07      	ldr	r3, [pc, #28]	; (8002b10 <myTask+0x60c>)
 8002af2:	2205      	movs	r2, #5
 8002af4:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002af6:	4b05      	ldr	r3, [pc, #20]	; (8002b0c <myTask+0x608>)
 8002af8:	2202      	movs	r2, #2
 8002afa:	701a      	strb	r2, [r3, #0]
			break;
 8002afc:	f002 ba14 	b.w	8004f28 <myTask+0x2a24>
 8002b00:	2000021d 	.word	0x2000021d
 8002b04:	20000004 	.word	0x20000004
 8002b08:	08011078 	.word	0x08011078
 8002b0c:	20000001 	.word	0x20000001
 8002b10:	2000064c 	.word	0x2000064c
 8002b14:	20000000 	.word	0x20000000
 8002b18:	2000021b 	.word	0x2000021b
 8002b1c:	2000021c 	.word	0x2000021c
 8002b20:	200006ae 	.word	0x200006ae
 8002b24:	200008e0 	.word	0x200008e0

		case r_level:
			if(encoderCW()){
 8002b28:	f004 fca8 	bl	800747c <encoderCW>
 8002b2c:	4603      	mov	r3, r0
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d037      	beq.n	8002ba2 <myTask+0x69e>
				myPreset[EQ_preset].level_R += 5;
 8002b32:	4bad      	ldr	r3, [pc, #692]	; (8002de8 <myTask+0x8e4>)
 8002b34:	f993 3000 	ldrsb.w	r3, [r3]
 8002b38:	4619      	mov	r1, r3
 8002b3a:	4aac      	ldr	r2, [pc, #688]	; (8002dec <myTask+0x8e8>)
 8002b3c:	235c      	movs	r3, #92	; 0x5c
 8002b3e:	fb03 f301 	mul.w	r3, r3, r1
 8002b42:	4413      	add	r3, r2
 8002b44:	f993 3000 	ldrsb.w	r3, [r3]
 8002b48:	b2db      	uxtb	r3, r3
 8002b4a:	3305      	adds	r3, #5
 8002b4c:	b2da      	uxtb	r2, r3
 8002b4e:	4ba6      	ldr	r3, [pc, #664]	; (8002de8 <myTask+0x8e4>)
 8002b50:	f993 3000 	ldrsb.w	r3, [r3]
 8002b54:	4618      	mov	r0, r3
 8002b56:	b251      	sxtb	r1, r2
 8002b58:	4aa4      	ldr	r2, [pc, #656]	; (8002dec <myTask+0x8e8>)
 8002b5a:	235c      	movs	r3, #92	; 0x5c
 8002b5c:	fb03 f300 	mul.w	r3, r3, r0
 8002b60:	4413      	add	r3, r2
 8002b62:	460a      	mov	r2, r1
 8002b64:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_R >= 100) myPreset[EQ_preset].level_R=0;
 8002b66:	4ba0      	ldr	r3, [pc, #640]	; (8002de8 <myTask+0x8e4>)
 8002b68:	f993 3000 	ldrsb.w	r3, [r3]
 8002b6c:	4619      	mov	r1, r3
 8002b6e:	4a9f      	ldr	r2, [pc, #636]	; (8002dec <myTask+0x8e8>)
 8002b70:	235c      	movs	r3, #92	; 0x5c
 8002b72:	fb03 f301 	mul.w	r3, r3, r1
 8002b76:	4413      	add	r3, r2
 8002b78:	f993 3000 	ldrsb.w	r3, [r3]
 8002b7c:	2b63      	cmp	r3, #99	; 0x63
 8002b7e:	dd0a      	ble.n	8002b96 <myTask+0x692>
 8002b80:	4b99      	ldr	r3, [pc, #612]	; (8002de8 <myTask+0x8e4>)
 8002b82:	f993 3000 	ldrsb.w	r3, [r3]
 8002b86:	4619      	mov	r1, r3
 8002b88:	4a98      	ldr	r2, [pc, #608]	; (8002dec <myTask+0x8e8>)
 8002b8a:	235c      	movs	r3, #92	; 0x5c
 8002b8c:	fb03 f301 	mul.w	r3, r3, r1
 8002b90:	4413      	add	r3, r2
 8002b92:	2200      	movs	r2, #0
 8002b94:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002b96:	4b96      	ldr	r3, [pc, #600]	; (8002df0 <myTask+0x8ec>)
 8002b98:	2201      	movs	r2, #1
 8002b9a:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002b9c:	4b95      	ldr	r3, [pc, #596]	; (8002df4 <myTask+0x8f0>)
 8002b9e:	2204      	movs	r2, #4
 8002ba0:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002ba2:	f004 fc9f 	bl	80074e4 <encoderCCW>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d037      	beq.n	8002c1c <myTask+0x718>
				myPreset[EQ_preset].level_R -= 5;
 8002bac:	4b8e      	ldr	r3, [pc, #568]	; (8002de8 <myTask+0x8e4>)
 8002bae:	f993 3000 	ldrsb.w	r3, [r3]
 8002bb2:	4619      	mov	r1, r3
 8002bb4:	4a8d      	ldr	r2, [pc, #564]	; (8002dec <myTask+0x8e8>)
 8002bb6:	235c      	movs	r3, #92	; 0x5c
 8002bb8:	fb03 f301 	mul.w	r3, r3, r1
 8002bbc:	4413      	add	r3, r2
 8002bbe:	f993 3000 	ldrsb.w	r3, [r3]
 8002bc2:	b2db      	uxtb	r3, r3
 8002bc4:	3b05      	subs	r3, #5
 8002bc6:	b2da      	uxtb	r2, r3
 8002bc8:	4b87      	ldr	r3, [pc, #540]	; (8002de8 <myTask+0x8e4>)
 8002bca:	f993 3000 	ldrsb.w	r3, [r3]
 8002bce:	4618      	mov	r0, r3
 8002bd0:	b251      	sxtb	r1, r2
 8002bd2:	4a86      	ldr	r2, [pc, #536]	; (8002dec <myTask+0x8e8>)
 8002bd4:	235c      	movs	r3, #92	; 0x5c
 8002bd6:	fb03 f300 	mul.w	r3, r3, r0
 8002bda:	4413      	add	r3, r2
 8002bdc:	460a      	mov	r2, r1
 8002bde:	701a      	strb	r2, [r3, #0]
				if(myPreset[EQ_preset].level_R < 0) myPreset[EQ_preset].level_R=100;
 8002be0:	4b81      	ldr	r3, [pc, #516]	; (8002de8 <myTask+0x8e4>)
 8002be2:	f993 3000 	ldrsb.w	r3, [r3]
 8002be6:	4619      	mov	r1, r3
 8002be8:	4a80      	ldr	r2, [pc, #512]	; (8002dec <myTask+0x8e8>)
 8002bea:	235c      	movs	r3, #92	; 0x5c
 8002bec:	fb03 f301 	mul.w	r3, r3, r1
 8002bf0:	4413      	add	r3, r2
 8002bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	da0a      	bge.n	8002c10 <myTask+0x70c>
 8002bfa:	4b7b      	ldr	r3, [pc, #492]	; (8002de8 <myTask+0x8e4>)
 8002bfc:	f993 3000 	ldrsb.w	r3, [r3]
 8002c00:	4619      	mov	r1, r3
 8002c02:	4a7a      	ldr	r2, [pc, #488]	; (8002dec <myTask+0x8e8>)
 8002c04:	235c      	movs	r3, #92	; 0x5c
 8002c06:	fb03 f301 	mul.w	r3, r3, r1
 8002c0a:	4413      	add	r3, r2
 8002c0c:	2264      	movs	r2, #100	; 0x64
 8002c0e:	701a      	strb	r2, [r3, #0]
				state_home = display_home;
 8002c10:	4b77      	ldr	r3, [pc, #476]	; (8002df0 <myTask+0x8ec>)
 8002c12:	2201      	movs	r2, #1
 8002c14:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002c16:	4b77      	ldr	r3, [pc, #476]	; (8002df4 <myTask+0x8f0>)
 8002c18:	2204      	movs	r2, #4
 8002c1a:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002c1c:	f004 fcc2 	bl	80075a4 <switchLeft>
 8002c20:	4603      	mov	r3, r0
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d012      	beq.n	8002c4c <myTask+0x748>
				preset_selected = 1;
 8002c26:	4b74      	ldr	r3, [pc, #464]	; (8002df8 <myTask+0x8f4>)
 8002c28:	2201      	movs	r2, #1
 8002c2a:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002c2c:	4b73      	ldr	r3, [pc, #460]	; (8002dfc <myTask+0x8f8>)
 8002c2e:	2200      	movs	r2, #0
 8002c30:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002c32:	4b73      	ldr	r3, [pc, #460]	; (8002e00 <myTask+0x8fc>)
 8002c34:	2200      	movs	r2, #0
 8002c36:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002c38:	4b72      	ldr	r3, [pc, #456]	; (8002e04 <myTask+0x900>)
 8002c3a:	2200      	movs	r2, #0
 8002c3c:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002c3e:	4b6c      	ldr	r3, [pc, #432]	; (8002df0 <myTask+0x8ec>)
 8002c40:	2205      	movs	r2, #5
 8002c42:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002c44:	4b6b      	ldr	r3, [pc, #428]	; (8002df4 <myTask+0x8f0>)
 8002c46:	2202      	movs	r2, #2
 8002c48:	701a      	strb	r2, [r3, #0]
 8002c4a:	e016      	b.n	8002c7a <myTask+0x776>
			}
			else if(switchRight()){
 8002c4c:	f004 fcd6 	bl	80075fc <switchRight>
 8002c50:	4603      	mov	r3, r0
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d011      	beq.n	8002c7a <myTask+0x776>
				preset_selected = 0;
 8002c56:	4b68      	ldr	r3, [pc, #416]	; (8002df8 <myTask+0x8f4>)
 8002c58:	2200      	movs	r2, #0
 8002c5a:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002c5c:	4b67      	ldr	r3, [pc, #412]	; (8002dfc <myTask+0x8f8>)
 8002c5e:	2200      	movs	r2, #0
 8002c60:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002c62:	4b67      	ldr	r3, [pc, #412]	; (8002e00 <myTask+0x8fc>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	701a      	strb	r2, [r3, #0]
				con_selected = 1;
 8002c68:	4b66      	ldr	r3, [pc, #408]	; (8002e04 <myTask+0x900>)
 8002c6a:	2201      	movs	r2, #1
 8002c6c:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002c6e:	4b60      	ldr	r3, [pc, #384]	; (8002df0 <myTask+0x8ec>)
 8002c70:	2205      	movs	r2, #5
 8002c72:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002c74:	4b5f      	ldr	r3, [pc, #380]	; (8002df4 <myTask+0x8f0>)
 8002c76:	2210      	movs	r2, #16
 8002c78:	701a      	strb	r2, [r3, #0]
			}
			if(switchEncoder()==1){
 8002c7a:	f004 fbd3 	bl	8007424 <switchEncoder>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f002 8153 	beq.w	8004f2c <myTask+0x2a28>
				state_home = save;
 8002c86:	4b5a      	ldr	r3, [pc, #360]	; (8002df0 <myTask+0x8ec>)
 8002c88:	2205      	movs	r2, #5
 8002c8a:	701a      	strb	r2, [r3, #0]
				last_state = preset;
 8002c8c:	4b59      	ldr	r3, [pc, #356]	; (8002df4 <myTask+0x8f0>)
 8002c8e:	2202      	movs	r2, #2
 8002c90:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002c92:	f002 b94b 	b.w	8004f2c <myTask+0x2a28>
		case setting_wireless:
			if(encoderCW()){
 8002c96:	f004 fbf1 	bl	800747c <encoderCW>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d016      	beq.n	8002cce <myTask+0x7ca>
				state_home = display_home;
 8002ca0:	4b53      	ldr	r3, [pc, #332]	; (8002df0 <myTask+0x8ec>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	701a      	strb	r2, [r3, #0]
				EQ_Con++; if(EQ_Con>2) EQ_Con=0;
 8002ca6:	4b58      	ldr	r3, [pc, #352]	; (8002e08 <myTask+0x904>)
 8002ca8:	f993 3000 	ldrsb.w	r3, [r3]
 8002cac:	b2db      	uxtb	r3, r3
 8002cae:	3301      	adds	r3, #1
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	b25a      	sxtb	r2, r3
 8002cb4:	4b54      	ldr	r3, [pc, #336]	; (8002e08 <myTask+0x904>)
 8002cb6:	701a      	strb	r2, [r3, #0]
 8002cb8:	4b53      	ldr	r3, [pc, #332]	; (8002e08 <myTask+0x904>)
 8002cba:	f993 3000 	ldrsb.w	r3, [r3]
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	dd02      	ble.n	8002cc8 <myTask+0x7c4>
 8002cc2:	4b51      	ldr	r3, [pc, #324]	; (8002e08 <myTask+0x904>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002cc8:	4b4a      	ldr	r3, [pc, #296]	; (8002df4 <myTask+0x8f0>)
 8002cca:	2210      	movs	r2, #16
 8002ccc:	701a      	strb	r2, [r3, #0]
			}
			if(encoderCCW()){
 8002cce:	f004 fc09 	bl	80074e4 <encoderCCW>
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d016      	beq.n	8002d06 <myTask+0x802>
				state_home = display_home;
 8002cd8:	4b45      	ldr	r3, [pc, #276]	; (8002df0 <myTask+0x8ec>)
 8002cda:	2201      	movs	r2, #1
 8002cdc:	701a      	strb	r2, [r3, #0]
				EQ_Con--; if(EQ_Con<0) EQ_Con=2;
 8002cde:	4b4a      	ldr	r3, [pc, #296]	; (8002e08 <myTask+0x904>)
 8002ce0:	f993 3000 	ldrsb.w	r3, [r3]
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	3b01      	subs	r3, #1
 8002ce8:	b2db      	uxtb	r3, r3
 8002cea:	b25a      	sxtb	r2, r3
 8002cec:	4b46      	ldr	r3, [pc, #280]	; (8002e08 <myTask+0x904>)
 8002cee:	701a      	strb	r2, [r3, #0]
 8002cf0:	4b45      	ldr	r3, [pc, #276]	; (8002e08 <myTask+0x904>)
 8002cf2:	f993 3000 	ldrsb.w	r3, [r3]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	da02      	bge.n	8002d00 <myTask+0x7fc>
 8002cfa:	4b43      	ldr	r3, [pc, #268]	; (8002e08 <myTask+0x904>)
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002d00:	4b3c      	ldr	r3, [pc, #240]	; (8002df4 <myTask+0x8f0>)
 8002d02:	2210      	movs	r2, #16
 8002d04:	701a      	strb	r2, [r3, #0]
			}
			if(switchLeft()){
 8002d06:	f004 fc4d 	bl	80075a4 <switchLeft>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d012      	beq.n	8002d36 <myTask+0x832>
				preset_selected = 0;
 8002d10:	4b39      	ldr	r3, [pc, #228]	; (8002df8 <myTask+0x8f4>)
 8002d12:	2200      	movs	r2, #0
 8002d14:	701a      	strb	r2, [r3, #0]
				l_selected = 0;
 8002d16:	4b39      	ldr	r3, [pc, #228]	; (8002dfc <myTask+0x8f8>)
 8002d18:	2200      	movs	r2, #0
 8002d1a:	701a      	strb	r2, [r3, #0]
				r_selected = 1;
 8002d1c:	4b38      	ldr	r3, [pc, #224]	; (8002e00 <myTask+0x8fc>)
 8002d1e:	2201      	movs	r2, #1
 8002d20:	701a      	strb	r2, [r3, #0]
				con_selected = 0;
 8002d22:	4b38      	ldr	r3, [pc, #224]	; (8002e04 <myTask+0x900>)
 8002d24:	2200      	movs	r2, #0
 8002d26:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002d28:	4b31      	ldr	r3, [pc, #196]	; (8002df0 <myTask+0x8ec>)
 8002d2a:	2205      	movs	r2, #5
 8002d2c:	701a      	strb	r2, [r3, #0]
				last_state = r_level;
 8002d2e:	4b31      	ldr	r3, [pc, #196]	; (8002df4 <myTask+0x8f0>)
 8002d30:	2204      	movs	r2, #4
 8002d32:	701a      	strb	r2, [r3, #0]
 8002d34:	e013      	b.n	8002d5e <myTask+0x85a>
			}
			else if(switchRight()){
 8002d36:	f004 fc61 	bl	80075fc <switchRight>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d00e      	beq.n	8002d5e <myTask+0x85a>
				preset_selected = 0;
 8002d40:	4b2d      	ldr	r3, [pc, #180]	; (8002df8 <myTask+0x8f4>)
 8002d42:	2200      	movs	r2, #0
 8002d44:	701a      	strb	r2, [r3, #0]
				l_selected = 1;
 8002d46:	4b2d      	ldr	r3, [pc, #180]	; (8002dfc <myTask+0x8f8>)
 8002d48:	2201      	movs	r2, #1
 8002d4a:	701a      	strb	r2, [r3, #0]
				r_selected = 0;
 8002d4c:	4b2c      	ldr	r3, [pc, #176]	; (8002e00 <myTask+0x8fc>)
 8002d4e:	2200      	movs	r2, #0
 8002d50:	701a      	strb	r2, [r3, #0]
				state_home = save;
 8002d52:	4b27      	ldr	r3, [pc, #156]	; (8002df0 <myTask+0x8ec>)
 8002d54:	2205      	movs	r2, #5
 8002d56:	701a      	strb	r2, [r3, #0]
				last_state = l_level;
 8002d58:	4b26      	ldr	r3, [pc, #152]	; (8002df4 <myTask+0x8f0>)
 8002d5a:	2203      	movs	r2, #3
 8002d5c:	701a      	strb	r2, [r3, #0]
			}
			if(switchEncoder()){
 8002d5e:	f004 fb61 	bl	8007424 <switchEncoder>
 8002d62:	4603      	mov	r3, r0
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	f002 80e3 	beq.w	8004f30 <myTask+0x2a2c>
				if(EQ_Con!=0){
 8002d6a:	4b27      	ldr	r3, [pc, #156]	; (8002e08 <myTask+0x904>)
 8002d6c:	f993 3000 	ldrsb.w	r3, [r3]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f002 80dd 	beq.w	8004f30 <myTask+0x2a2c>
					oneTime=1;
 8002d76:	4b25      	ldr	r3, [pc, #148]	; (8002e0c <myTask+0x908>)
 8002d78:	2201      	movs	r2, #1
 8002d7a:	701a      	strb	r2, [r3, #0]
					state_home = connected;
 8002d7c:	4b1c      	ldr	r3, [pc, #112]	; (8002df0 <myTask+0x8ec>)
 8002d7e:	2211      	movs	r2, #17
 8002d80:	701a      	strb	r2, [r3, #0]
				}
			}
			break;
 8002d82:	f002 b8d5 	b.w	8004f30 <myTask+0x2a2c>

		case connected:
			if(oneTime){
 8002d86:	4b21      	ldr	r3, [pc, #132]	; (8002e0c <myTask+0x908>)
 8002d88:	781b      	ldrb	r3, [r3, #0]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d06c      	beq.n	8002e68 <myTask+0x964>
				oneTime=0;
 8002d8e:	4b1f      	ldr	r3, [pc, #124]	; (8002e0c <myTask+0x908>)
 8002d90:	2200      	movs	r2, #0
 8002d92:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 8002d94:	f004 fac2 	bl	800731c <Display_Clear>
				switch(EQ_Con){
 8002d98:	4b1b      	ldr	r3, [pc, #108]	; (8002e08 <myTask+0x904>)
 8002d9a:	f993 3000 	ldrsb.w	r3, [r3]
 8002d9e:	2b01      	cmp	r3, #1
 8002da0:	d002      	beq.n	8002da8 <myTask+0x8a4>
 8002da2:	2b02      	cmp	r3, #2
 8002da4:	d040      	beq.n	8002e28 <myTask+0x924>
 8002da6:	e05d      	b.n	8002e64 <myTask+0x960>
				case 1:
					Display_GotoXY((128-(12*7))/2, 0);
 8002da8:	2100      	movs	r1, #0
 8002daa:	2016      	movs	r0, #22
 8002dac:	f003 fe76 	bl	8006a9c <Display_GotoXY>
					Display_Puts("Bluetooth On", &Font_7x10, 1);
 8002db0:	2201      	movs	r2, #1
 8002db2:	4917      	ldr	r1, [pc, #92]	; (8002e10 <myTask+0x90c>)
 8002db4:	4817      	ldr	r0, [pc, #92]	; (8002e14 <myTask+0x910>)
 8002db6:	f003 ff07 	bl	8006bc8 <Display_Puts>

					strcpy(str_send, "BTON$");
 8002dba:	4b17      	ldr	r3, [pc, #92]	; (8002e18 <myTask+0x914>)
 8002dbc:	4a17      	ldr	r2, [pc, #92]	; (8002e1c <myTask+0x918>)
 8002dbe:	6810      	ldr	r0, [r2, #0]
 8002dc0:	6018      	str	r0, [r3, #0]
 8002dc2:	8892      	ldrh	r2, [r2, #4]
 8002dc4:	809a      	strh	r2, [r3, #4]
					strLength = strlen(str_send);
 8002dc6:	4814      	ldr	r0, [pc, #80]	; (8002e18 <myTask+0x914>)
 8002dc8:	f7fd fa0c 	bl	80001e4 <strlen>
 8002dcc:	4603      	mov	r3, r0
 8002dce:	b2da      	uxtb	r2, r3
 8002dd0:	4b13      	ldr	r3, [pc, #76]	; (8002e20 <myTask+0x91c>)
 8002dd2:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8002dd4:	4b12      	ldr	r3, [pc, #72]	; (8002e20 <myTask+0x91c>)
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	b29a      	uxth	r2, r3
 8002dda:	2364      	movs	r3, #100	; 0x64
 8002ddc:	490e      	ldr	r1, [pc, #56]	; (8002e18 <myTask+0x914>)
 8002dde:	4811      	ldr	r0, [pc, #68]	; (8002e24 <myTask+0x920>)
 8002de0:	f009 f954 	bl	800c08c <HAL_UART_Transmit>
					break;
 8002de4:	e03e      	b.n	8002e64 <myTask+0x960>
 8002de6:	bf00      	nop
 8002de8:	200006ae 	.word	0x200006ae
 8002dec:	200008e0 	.word	0x200008e0
 8002df0:	2000064c 	.word	0x2000064c
 8002df4:	20000001 	.word	0x20000001
 8002df8:	20000000 	.word	0x20000000
 8002dfc:	2000021b 	.word	0x2000021b
 8002e00:	2000021c 	.word	0x2000021c
 8002e04:	2000021d 	.word	0x2000021d
 8002e08:	20000d18 	.word	0x20000d18
 8002e0c:	2000021e 	.word	0x2000021e
 8002e10:	20000004 	.word	0x20000004
 8002e14:	08011080 	.word	0x08011080
 8002e18:	20000de8 	.word	0x20000de8
 8002e1c:	08011090 	.word	0x08011090
 8002e20:	20000218 	.word	0x20000218
 8002e24:	20000890 	.word	0x20000890
				case 2:

					Display_GotoXY((128-(7*7))/2, 0);
 8002e28:	2100      	movs	r1, #0
 8002e2a:	2027      	movs	r0, #39	; 0x27
 8002e2c:	f003 fe36 	bl	8006a9c <Display_GotoXY>
					Display_Puts("WiFi On", &Font_7x10, 1);
 8002e30:	2201      	movs	r2, #1
 8002e32:	49c1      	ldr	r1, [pc, #772]	; (8003138 <myTask+0xc34>)
 8002e34:	48c1      	ldr	r0, [pc, #772]	; (800313c <myTask+0xc38>)
 8002e36:	f003 fec7 	bl	8006bc8 <Display_Puts>

					strcpy(str_send, "WIFION$");
 8002e3a:	4ac1      	ldr	r2, [pc, #772]	; (8003140 <myTask+0xc3c>)
 8002e3c:	4bc1      	ldr	r3, [pc, #772]	; (8003144 <myTask+0xc40>)
 8002e3e:	cb03      	ldmia	r3!, {r0, r1}
 8002e40:	6010      	str	r0, [r2, #0]
 8002e42:	6051      	str	r1, [r2, #4]
					strLength = strlen(str_send);
 8002e44:	48be      	ldr	r0, [pc, #760]	; (8003140 <myTask+0xc3c>)
 8002e46:	f7fd f9cd 	bl	80001e4 <strlen>
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	b2da      	uxtb	r2, r3
 8002e4e:	4bbe      	ldr	r3, [pc, #760]	; (8003148 <myTask+0xc44>)
 8002e50:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8002e52:	4bbd      	ldr	r3, [pc, #756]	; (8003148 <myTask+0xc44>)
 8002e54:	781b      	ldrb	r3, [r3, #0]
 8002e56:	b29a      	uxth	r2, r3
 8002e58:	2364      	movs	r3, #100	; 0x64
 8002e5a:	49b9      	ldr	r1, [pc, #740]	; (8003140 <myTask+0xc3c>)
 8002e5c:	48bb      	ldr	r0, [pc, #748]	; (800314c <myTask+0xc48>)
 8002e5e:	f009 f915 	bl	800c08c <HAL_UART_Transmit>
					break;
 8002e62:	bf00      	nop
				}
				Display_UpdateScreen();
 8002e64:	f003 fd74 	bl	8006950 <Display_UpdateScreen>
			}

			if(switchEncoder()){
 8002e68:	f004 fadc 	bl	8007424 <switchEncoder>
 8002e6c:	4603      	mov	r3, r0
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	f002 8060 	beq.w	8004f34 <myTask+0x2a30>
				switch(EQ_Con){
 8002e74:	4bb6      	ldr	r3, [pc, #728]	; (8003150 <myTask+0xc4c>)
 8002e76:	f993 3000 	ldrsb.w	r3, [r3]
 8002e7a:	2b01      	cmp	r3, #1
 8002e7c:	d002      	beq.n	8002e84 <myTask+0x980>
 8002e7e:	2b02      	cmp	r3, #2
 8002e80:	d018      	beq.n	8002eb4 <myTask+0x9b0>
 8002e82:	e02e      	b.n	8002ee2 <myTask+0x9de>
				case 1:
					strcpy(str_send, "BTOFF$");
 8002e84:	4bae      	ldr	r3, [pc, #696]	; (8003140 <myTask+0xc3c>)
 8002e86:	4ab3      	ldr	r2, [pc, #716]	; (8003154 <myTask+0xc50>)
 8002e88:	6810      	ldr	r0, [r2, #0]
 8002e8a:	6018      	str	r0, [r3, #0]
 8002e8c:	8891      	ldrh	r1, [r2, #4]
 8002e8e:	7992      	ldrb	r2, [r2, #6]
 8002e90:	8099      	strh	r1, [r3, #4]
 8002e92:	719a      	strb	r2, [r3, #6]
					strLength = strlen(str_send);
 8002e94:	48aa      	ldr	r0, [pc, #680]	; (8003140 <myTask+0xc3c>)
 8002e96:	f7fd f9a5 	bl	80001e4 <strlen>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	b2da      	uxtb	r2, r3
 8002e9e:	4baa      	ldr	r3, [pc, #680]	; (8003148 <myTask+0xc44>)
 8002ea0:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8002ea2:	4ba9      	ldr	r3, [pc, #676]	; (8003148 <myTask+0xc44>)
 8002ea4:	781b      	ldrb	r3, [r3, #0]
 8002ea6:	b29a      	uxth	r2, r3
 8002ea8:	2364      	movs	r3, #100	; 0x64
 8002eaa:	49a5      	ldr	r1, [pc, #660]	; (8003140 <myTask+0xc3c>)
 8002eac:	48a7      	ldr	r0, [pc, #668]	; (800314c <myTask+0xc48>)
 8002eae:	f009 f8ed 	bl	800c08c <HAL_UART_Transmit>
					break;
 8002eb2:	e016      	b.n	8002ee2 <myTask+0x9de>
				case 2:
					strcpy(str_send, "WIFIOFF$");
 8002eb4:	4aa2      	ldr	r2, [pc, #648]	; (8003140 <myTask+0xc3c>)
 8002eb6:	4ba8      	ldr	r3, [pc, #672]	; (8003158 <myTask+0xc54>)
 8002eb8:	cb03      	ldmia	r3!, {r0, r1}
 8002eba:	6010      	str	r0, [r2, #0]
 8002ebc:	6051      	str	r1, [r2, #4]
 8002ebe:	781b      	ldrb	r3, [r3, #0]
 8002ec0:	7213      	strb	r3, [r2, #8]
					strLength = strlen(str_send);
 8002ec2:	489f      	ldr	r0, [pc, #636]	; (8003140 <myTask+0xc3c>)
 8002ec4:	f7fd f98e 	bl	80001e4 <strlen>
 8002ec8:	4603      	mov	r3, r0
 8002eca:	b2da      	uxtb	r2, r3
 8002ecc:	4b9e      	ldr	r3, [pc, #632]	; (8003148 <myTask+0xc44>)
 8002ece:	701a      	strb	r2, [r3, #0]
					HAL_UART_Transmit(&huart1, (uint8_t*)str_send,strLength , 100);
 8002ed0:	4b9d      	ldr	r3, [pc, #628]	; (8003148 <myTask+0xc44>)
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	b29a      	uxth	r2, r3
 8002ed6:	2364      	movs	r3, #100	; 0x64
 8002ed8:	4999      	ldr	r1, [pc, #612]	; (8003140 <myTask+0xc3c>)
 8002eda:	489c      	ldr	r0, [pc, #624]	; (800314c <myTask+0xc48>)
 8002edc:	f009 f8d6 	bl	800c08c <HAL_UART_Transmit>
					break;
 8002ee0:	bf00      	nop
				}
				state_home = display_home;
 8002ee2:	4b9e      	ldr	r3, [pc, #632]	; (800315c <myTask+0xc58>)
 8002ee4:	2201      	movs	r2, #1
 8002ee6:	701a      	strb	r2, [r3, #0]
				last_state = setting_wireless;
 8002ee8:	4b9d      	ldr	r3, [pc, #628]	; (8003160 <myTask+0xc5c>)
 8002eea:	2210      	movs	r2, #16
 8002eec:	701a      	strb	r2, [r3, #0]
				Display_Clear();
 8002eee:	f004 fa15 	bl	800731c <Display_Clear>
			}
			break;
 8002ef2:	f002 b81f 	b.w	8004f34 <myTask+0x2a30>
			//		Display_GotoXY(3, 50);
			//		Display_Puts("Saved !", &Font_7x10, 1);
			//		/* Update semua layar */
			//		Display_UpdateScreen();
			/* Simpan data di EEPROM */
			saveToEeprom();
 8002ef6:	f7fe ff19 	bl	8001d2c <saveToEeprom>
			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8002efa:	2300      	movs	r3, #0
 8002efc:	9300      	str	r3, [sp, #0]
 8002efe:	230c      	movs	r3, #12
 8002f00:	2280      	movs	r2, #128	; 0x80
 8002f02:	2131      	movs	r1, #49	; 0x31
 8002f04:	2000      	movs	r0, #0
 8002f06:	f004 f9bc 	bl	8007282 <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 8002f0a:	f003 fd21 	bl	8006950 <Display_UpdateScreen>
			state_home = display_home;
 8002f0e:	4b93      	ldr	r3, [pc, #588]	; (800315c <myTask+0xc58>)
 8002f10:	2201      	movs	r2, #1
 8002f12:	701a      	strb	r2, [r3, #0]
			break;
 8002f14:	f002 b81d 	b.w	8004f52 <myTask+0x2a4e>

		case save2:
			/* Simpan data di EEPROM */
			saveToEeprom();
 8002f18:	f7fe ff08 	bl	8001d2c <saveToEeprom>
			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	9300      	str	r3, [sp, #0]
 8002f20:	230c      	movs	r3, #12
 8002f22:	2280      	movs	r2, #128	; 0x80
 8002f24:	2131      	movs	r1, #49	; 0x31
 8002f26:	2000      	movs	r0, #0
 8002f28:	f004 f9ab 	bl	8007282 <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 8002f2c:	f003 fd10 	bl	8006950 <Display_UpdateScreen>
			state_home = display_setting;
 8002f30:	4b8a      	ldr	r3, [pc, #552]	; (800315c <myTask+0xc58>)
 8002f32:	2207      	movs	r2, #7
 8002f34:	701a      	strb	r2, [r3, #0]
			break;
 8002f36:	f002 b80c 	b.w	8004f52 <myTask+0x2a4e>

		case set_default:
			Display_DrawFilledRectangle(0, 50, 128, 12, 0);
 8002f3a:	2300      	movs	r3, #0
 8002f3c:	9300      	str	r3, [sp, #0]
 8002f3e:	230c      	movs	r3, #12
 8002f40:	2280      	movs	r2, #128	; 0x80
 8002f42:	2132      	movs	r1, #50	; 0x32
 8002f44:	2000      	movs	r0, #0
 8002f46:	f004 f99c 	bl	8007282 <Display_DrawFilledRectangle>
			Display_GotoXY(3, 50);
 8002f4a:	2132      	movs	r1, #50	; 0x32
 8002f4c:	2003      	movs	r0, #3
 8002f4e:	f003 fda5 	bl	8006a9c <Display_GotoXY>
			Display_Puts("Set to Default !", &Font_7x10, 1);
 8002f52:	2201      	movs	r2, #1
 8002f54:	4978      	ldr	r1, [pc, #480]	; (8003138 <myTask+0xc34>)
 8002f56:	4883      	ldr	r0, [pc, #524]	; (8003164 <myTask+0xc60>)
 8002f58:	f003 fe36 	bl	8006bc8 <Display_Puts>
			/* Update semua layar */
			Display_UpdateScreen();
 8002f5c:	f003 fcf8 	bl	8006950 <Display_UpdateScreen>
			/* panggil fungsi default */
			Default_Setting();
 8002f60:	f7ff f9e4 	bl	800232c <Default_Setting>
			/* Simpan data di EEPROM */
			saveToEeprom();
 8002f64:	f7fe fee2 	bl	8001d2c <saveToEeprom>
			/* clear baris 3 */
			HAL_Delay(1000);
 8002f68:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002f6c:	f004 ff82 	bl	8007e74 <HAL_Delay>
			Display_DrawFilledRectangle(0, 49, 128, 12, 0);
 8002f70:	2300      	movs	r3, #0
 8002f72:	9300      	str	r3, [sp, #0]
 8002f74:	230c      	movs	r3, #12
 8002f76:	2280      	movs	r2, #128	; 0x80
 8002f78:	2131      	movs	r1, #49	; 0x31
 8002f7a:	2000      	movs	r0, #0
 8002f7c:	f004 f981 	bl	8007282 <Display_DrawFilledRectangle>
			Display_UpdateScreen();
 8002f80:	f003 fce6 	bl	8006950 <Display_UpdateScreen>
			state_home = display_home;
 8002f84:	4b75      	ldr	r3, [pc, #468]	; (800315c <myTask+0xc58>)
 8002f86:	2201      	movs	r2, #1
 8002f88:	701a      	strb	r2, [r3, #0]

			break;
 8002f8a:	f001 bfe2 	b.w	8004f52 <myTask+0x2a4e>

		case display_setting:
			/* clear baris 1 */
			Display_DrawFilledRectangle(0, 0, 128, 12, 0);
 8002f8e:	2300      	movs	r3, #0
 8002f90:	9300      	str	r3, [sp, #0]
 8002f92:	230c      	movs	r3, #12
 8002f94:	2280      	movs	r2, #128	; 0x80
 8002f96:	2100      	movs	r1, #0
 8002f98:	2000      	movs	r0, #0
 8002f9a:	f004 f972 	bl	8007282 <Display_DrawFilledRectangle>
			/* tampilan band */
			band_selected? Display_DrawFilledRectangle(0, 0, 128, 12, 1) : Display_DrawRectangle(0, 0, 128, 12, 1);
 8002f9e:	4b72      	ldr	r3, [pc, #456]	; (8003168 <myTask+0xc64>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d008      	beq.n	8002fb8 <myTask+0xab4>
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	9300      	str	r3, [sp, #0]
 8002faa:	230c      	movs	r3, #12
 8002fac:	2280      	movs	r2, #128	; 0x80
 8002fae:	2100      	movs	r1, #0
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	f004 f966 	bl	8007282 <Display_DrawFilledRectangle>
 8002fb6:	e007      	b.n	8002fc8 <myTask+0xac4>
 8002fb8:	2301      	movs	r3, #1
 8002fba:	9300      	str	r3, [sp, #0]
 8002fbc:	230c      	movs	r3, #12
 8002fbe:	2280      	movs	r2, #128	; 0x80
 8002fc0:	2100      	movs	r1, #0
 8002fc2:	2000      	movs	r0, #0
 8002fc4:	f004 f8f3 	bl	80071ae <Display_DrawRectangle>
			switch(EQ_band){
 8002fc8:	4b68      	ldr	r3, [pc, #416]	; (800316c <myTask+0xc68>)
 8002fca:	f993 3000 	ldrsb.w	r3, [r3]
 8002fce:	2b04      	cmp	r3, #4
 8002fd0:	d857      	bhi.n	8003082 <myTask+0xb7e>
 8002fd2:	a201      	add	r2, pc, #4	; (adr r2, 8002fd8 <myTask+0xad4>)
 8002fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002fd8:	08002fed 	.word	0x08002fed
 8002fdc:	0800300b 	.word	0x0800300b
 8002fe0:	08003029 	.word	0x08003029
 8002fe4:	08003047 	.word	0x08003047
 8002fe8:	08003065 	.word	0x08003065
			case 0:
				Display_GotoXY((128-7*8)/2, 2);
 8002fec:	2102      	movs	r1, #2
 8002fee:	2024      	movs	r0, #36	; 0x24
 8002ff0:	f003 fd54 	bl	8006a9c <Display_GotoXY>
				Display_Puts("LOW FREQ", &Font_7x10, !band_selected); break;
 8002ff4:	4b5c      	ldr	r3, [pc, #368]	; (8003168 <myTask+0xc64>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	f083 0301 	eor.w	r3, r3, #1
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	461a      	mov	r2, r3
 8003000:	494d      	ldr	r1, [pc, #308]	; (8003138 <myTask+0xc34>)
 8003002:	485b      	ldr	r0, [pc, #364]	; (8003170 <myTask+0xc6c>)
 8003004:	f003 fde0 	bl	8006bc8 <Display_Puts>
 8003008:	e03b      	b.n	8003082 <myTask+0xb7e>
			case 1:
				Display_GotoXY((128-7*12)/2, 2);
 800300a:	2102      	movs	r1, #2
 800300c:	2016      	movs	r0, #22
 800300e:	f003 fd45 	bl	8006a9c <Display_GotoXY>
				Display_Puts("LOW-MID FREQ", &Font_7x10, !band_selected); break;
 8003012:	4b55      	ldr	r3, [pc, #340]	; (8003168 <myTask+0xc64>)
 8003014:	781b      	ldrb	r3, [r3, #0]
 8003016:	f083 0301 	eor.w	r3, r3, #1
 800301a:	b2db      	uxtb	r3, r3
 800301c:	461a      	mov	r2, r3
 800301e:	4946      	ldr	r1, [pc, #280]	; (8003138 <myTask+0xc34>)
 8003020:	4854      	ldr	r0, [pc, #336]	; (8003174 <myTask+0xc70>)
 8003022:	f003 fdd1 	bl	8006bc8 <Display_Puts>
 8003026:	e02c      	b.n	8003082 <myTask+0xb7e>
			case 2:
				Display_GotoXY((128-7*8)/2, 2);
 8003028:	2102      	movs	r1, #2
 800302a:	2024      	movs	r0, #36	; 0x24
 800302c:	f003 fd36 	bl	8006a9c <Display_GotoXY>
				Display_Puts("MID FREQ", &Font_7x10, !band_selected); break;
 8003030:	4b4d      	ldr	r3, [pc, #308]	; (8003168 <myTask+0xc64>)
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	f083 0301 	eor.w	r3, r3, #1
 8003038:	b2db      	uxtb	r3, r3
 800303a:	461a      	mov	r2, r3
 800303c:	493e      	ldr	r1, [pc, #248]	; (8003138 <myTask+0xc34>)
 800303e:	484e      	ldr	r0, [pc, #312]	; (8003178 <myTask+0xc74>)
 8003040:	f003 fdc2 	bl	8006bc8 <Display_Puts>
 8003044:	e01d      	b.n	8003082 <myTask+0xb7e>
			case 3:
				Display_GotoXY((128-7*13)/2, 2);
 8003046:	2102      	movs	r1, #2
 8003048:	2012      	movs	r0, #18
 800304a:	f003 fd27 	bl	8006a9c <Display_GotoXY>
				Display_Puts("MID-HIGH FREQ", &Font_7x10, !band_selected); break;
 800304e:	4b46      	ldr	r3, [pc, #280]	; (8003168 <myTask+0xc64>)
 8003050:	781b      	ldrb	r3, [r3, #0]
 8003052:	f083 0301 	eor.w	r3, r3, #1
 8003056:	b2db      	uxtb	r3, r3
 8003058:	461a      	mov	r2, r3
 800305a:	4937      	ldr	r1, [pc, #220]	; (8003138 <myTask+0xc34>)
 800305c:	4847      	ldr	r0, [pc, #284]	; (800317c <myTask+0xc78>)
 800305e:	f003 fdb3 	bl	8006bc8 <Display_Puts>
 8003062:	e00e      	b.n	8003082 <myTask+0xb7e>
			case 4:
				Display_GotoXY((128-7*9)/2, 2);
 8003064:	2102      	movs	r1, #2
 8003066:	2020      	movs	r0, #32
 8003068:	f003 fd18 	bl	8006a9c <Display_GotoXY>
				Display_Puts("HIGH FREQ", &Font_7x10, !band_selected); break;
 800306c:	4b3e      	ldr	r3, [pc, #248]	; (8003168 <myTask+0xc64>)
 800306e:	781b      	ldrb	r3, [r3, #0]
 8003070:	f083 0301 	eor.w	r3, r3, #1
 8003074:	b2db      	uxtb	r3, r3
 8003076:	461a      	mov	r2, r3
 8003078:	492f      	ldr	r1, [pc, #188]	; (8003138 <myTask+0xc34>)
 800307a:	4841      	ldr	r0, [pc, #260]	; (8003180 <myTask+0xc7c>)
 800307c:	f003 fda4 	bl	8006bc8 <Display_Puts>
 8003080:	bf00      	nop
			}

			/* clear baris 2 */
			Display_DrawFilledRectangle(0, 17, 128, 12, 0);
 8003082:	2300      	movs	r3, #0
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	230c      	movs	r3, #12
 8003088:	2280      	movs	r2, #128	; 0x80
 800308a:	2111      	movs	r1, #17
 800308c:	2000      	movs	r0, #0
 800308e:	f004 f8f8 	bl	8007282 <Display_DrawFilledRectangle>
			/* tampilan gain L */
			l_gain_selected? Display_DrawFilledRectangle(0, 17, 61, 12, 1) : Display_DrawRectangle(0, 17, 61, 12, 1);
 8003092:	4b3c      	ldr	r3, [pc, #240]	; (8003184 <myTask+0xc80>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d008      	beq.n	80030ac <myTask+0xba8>
 800309a:	2301      	movs	r3, #1
 800309c:	9300      	str	r3, [sp, #0]
 800309e:	230c      	movs	r3, #12
 80030a0:	223d      	movs	r2, #61	; 0x3d
 80030a2:	2111      	movs	r1, #17
 80030a4:	2000      	movs	r0, #0
 80030a6:	f004 f8ec 	bl	8007282 <Display_DrawFilledRectangle>
 80030aa:	e007      	b.n	80030bc <myTask+0xbb8>
 80030ac:	2301      	movs	r3, #1
 80030ae:	9300      	str	r3, [sp, #0]
 80030b0:	230c      	movs	r3, #12
 80030b2:	223d      	movs	r2, #61	; 0x3d
 80030b4:	2111      	movs	r1, #17
 80030b6:	2000      	movs	r0, #0
 80030b8:	f004 f879 	bl	80071ae <Display_DrawRectangle>
			if(myPreset[EQ_preset].gain_L[EQ_band]>=10) Display_GotoXY((61-7*6)/2, 19);
 80030bc:	4b32      	ldr	r3, [pc, #200]	; (8003188 <myTask+0xc84>)
 80030be:	f993 3000 	ldrsb.w	r3, [r3]
 80030c2:	461a      	mov	r2, r3
 80030c4:	4b29      	ldr	r3, [pc, #164]	; (800316c <myTask+0xc68>)
 80030c6:	f993 3000 	ldrsb.w	r3, [r3]
 80030ca:	4618      	mov	r0, r3
 80030cc:	492f      	ldr	r1, [pc, #188]	; (800318c <myTask+0xc88>)
 80030ce:	4613      	mov	r3, r2
 80030d0:	005b      	lsls	r3, r3, #1
 80030d2:	4413      	add	r3, r2
 80030d4:	00db      	lsls	r3, r3, #3
 80030d6:	1a9b      	subs	r3, r3, r2
 80030d8:	4403      	add	r3, r0
 80030da:	3306      	adds	r3, #6
 80030dc:	009b      	lsls	r3, r3, #2
 80030de:	440b      	add	r3, r1
 80030e0:	edd3 7a00 	vldr	s15, [r3]
 80030e4:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80030e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80030ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030f0:	db04      	blt.n	80030fc <myTask+0xbf8>
 80030f2:	2113      	movs	r1, #19
 80030f4:	2009      	movs	r0, #9
 80030f6:	f003 fcd1 	bl	8006a9c <Display_GotoXY>
 80030fa:	e06d      	b.n	80031d8 <myTask+0xcd4>
			else if(myPreset[EQ_preset].gain_L[EQ_band]>=0) Display_GotoXY((61-7*5)/2, 19);
 80030fc:	4b22      	ldr	r3, [pc, #136]	; (8003188 <myTask+0xc84>)
 80030fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003102:	461a      	mov	r2, r3
 8003104:	4b19      	ldr	r3, [pc, #100]	; (800316c <myTask+0xc68>)
 8003106:	f993 3000 	ldrsb.w	r3, [r3]
 800310a:	4618      	mov	r0, r3
 800310c:	491f      	ldr	r1, [pc, #124]	; (800318c <myTask+0xc88>)
 800310e:	4613      	mov	r3, r2
 8003110:	005b      	lsls	r3, r3, #1
 8003112:	4413      	add	r3, r2
 8003114:	00db      	lsls	r3, r3, #3
 8003116:	1a9b      	subs	r3, r3, r2
 8003118:	4403      	add	r3, r0
 800311a:	3306      	adds	r3, #6
 800311c:	009b      	lsls	r3, r3, #2
 800311e:	440b      	add	r3, r1
 8003120:	edd3 7a00 	vldr	s15, [r3]
 8003124:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003128:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312c:	db30      	blt.n	8003190 <myTask+0xc8c>
 800312e:	2113      	movs	r1, #19
 8003130:	200d      	movs	r0, #13
 8003132:	f003 fcb3 	bl	8006a9c <Display_GotoXY>
 8003136:	e04f      	b.n	80031d8 <myTask+0xcd4>
 8003138:	20000004 	.word	0x20000004
 800313c:	08011098 	.word	0x08011098
 8003140:	20000de8 	.word	0x20000de8
 8003144:	080110a0 	.word	0x080110a0
 8003148:	20000218 	.word	0x20000218
 800314c:	20000890 	.word	0x20000890
 8003150:	20000d18 	.word	0x20000d18
 8003154:	080110a8 	.word	0x080110a8
 8003158:	080110b0 	.word	0x080110b0
 800315c:	2000064c 	.word	0x2000064c
 8003160:	20000001 	.word	0x20000001
 8003164:	080110bc 	.word	0x080110bc
 8003168:	20000002 	.word	0x20000002
 800316c:	20000ce0 	.word	0x20000ce0
 8003170:	080110d0 	.word	0x080110d0
 8003174:	080110dc 	.word	0x080110dc
 8003178:	080110ec 	.word	0x080110ec
 800317c:	080110f8 	.word	0x080110f8
 8003180:	08011108 	.word	0x08011108
 8003184:	2000021f 	.word	0x2000021f
 8003188:	200006ae 	.word	0x200006ae
 800318c:	200008e0 	.word	0x200008e0
			else if(myPreset[EQ_preset].gain_L[EQ_band]>= -10) Display_GotoXY((61-7*6)/2, 19);
 8003190:	4bd0      	ldr	r3, [pc, #832]	; (80034d4 <myTask+0xfd0>)
 8003192:	f993 3000 	ldrsb.w	r3, [r3]
 8003196:	461a      	mov	r2, r3
 8003198:	4bcf      	ldr	r3, [pc, #828]	; (80034d8 <myTask+0xfd4>)
 800319a:	f993 3000 	ldrsb.w	r3, [r3]
 800319e:	4618      	mov	r0, r3
 80031a0:	49ce      	ldr	r1, [pc, #824]	; (80034dc <myTask+0xfd8>)
 80031a2:	4613      	mov	r3, r2
 80031a4:	005b      	lsls	r3, r3, #1
 80031a6:	4413      	add	r3, r2
 80031a8:	00db      	lsls	r3, r3, #3
 80031aa:	1a9b      	subs	r3, r3, r2
 80031ac:	4403      	add	r3, r0
 80031ae:	3306      	adds	r3, #6
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	440b      	add	r3, r1
 80031b4:	edd3 7a00 	vldr	s15, [r3]
 80031b8:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80031bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80031c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c4:	db04      	blt.n	80031d0 <myTask+0xccc>
 80031c6:	2113      	movs	r1, #19
 80031c8:	2009      	movs	r0, #9
 80031ca:	f003 fc67 	bl	8006a9c <Display_GotoXY>
 80031ce:	e003      	b.n	80031d8 <myTask+0xcd4>
			else Display_GotoXY((61-7*7)/2, 19);
 80031d0:	2113      	movs	r1, #19
 80031d2:	2006      	movs	r0, #6
 80031d4:	f003 fc62 	bl	8006a9c <Display_GotoXY>
			Display_PutFloat(myPreset[EQ_preset].gain_L[EQ_band], 1, &Font_7x10, !l_gain_selected);
 80031d8:	4bbe      	ldr	r3, [pc, #760]	; (80034d4 <myTask+0xfd0>)
 80031da:	f993 3000 	ldrsb.w	r3, [r3]
 80031de:	461a      	mov	r2, r3
 80031e0:	4bbd      	ldr	r3, [pc, #756]	; (80034d8 <myTask+0xfd4>)
 80031e2:	f993 3000 	ldrsb.w	r3, [r3]
 80031e6:	4618      	mov	r0, r3
 80031e8:	49bc      	ldr	r1, [pc, #752]	; (80034dc <myTask+0xfd8>)
 80031ea:	4613      	mov	r3, r2
 80031ec:	005b      	lsls	r3, r3, #1
 80031ee:	4413      	add	r3, r2
 80031f0:	00db      	lsls	r3, r3, #3
 80031f2:	1a9b      	subs	r3, r3, r2
 80031f4:	4403      	add	r3, r0
 80031f6:	3306      	adds	r3, #6
 80031f8:	009b      	lsls	r3, r3, #2
 80031fa:	440b      	add	r3, r1
 80031fc:	edd3 7a00 	vldr	s15, [r3]
 8003200:	4bb7      	ldr	r3, [pc, #732]	; (80034e0 <myTask+0xfdc>)
 8003202:	781b      	ldrb	r3, [r3, #0]
 8003204:	f083 0301 	eor.w	r3, r3, #1
 8003208:	b2db      	uxtb	r3, r3
 800320a:	461a      	mov	r2, r3
 800320c:	49b5      	ldr	r1, [pc, #724]	; (80034e4 <myTask+0xfe0>)
 800320e:	2001      	movs	r0, #1
 8003210:	eeb0 0a67 	vmov.f32	s0, s15
 8003214:	f003 fe5c 	bl	8006ed0 <Display_PutFloat>
			Display_Puts("dB", &Font_7x10, !l_gain_selected);
 8003218:	4bb1      	ldr	r3, [pc, #708]	; (80034e0 <myTask+0xfdc>)
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	f083 0301 	eor.w	r3, r3, #1
 8003220:	b2db      	uxtb	r3, r3
 8003222:	461a      	mov	r2, r3
 8003224:	49af      	ldr	r1, [pc, #700]	; (80034e4 <myTask+0xfe0>)
 8003226:	48b0      	ldr	r0, [pc, #704]	; (80034e8 <myTask+0xfe4>)
 8003228:	f003 fcce 	bl	8006bc8 <Display_Puts>

			/* tampilan gain R */
			r_gain_selected? Display_DrawFilledRectangle(66, 17, 61, 12, 1) : Display_DrawRectangle(66, 17, 61, 12, 1);
 800322c:	4baf      	ldr	r3, [pc, #700]	; (80034ec <myTask+0xfe8>)
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	2b00      	cmp	r3, #0
 8003232:	d008      	beq.n	8003246 <myTask+0xd42>
 8003234:	2301      	movs	r3, #1
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	230c      	movs	r3, #12
 800323a:	223d      	movs	r2, #61	; 0x3d
 800323c:	2111      	movs	r1, #17
 800323e:	2042      	movs	r0, #66	; 0x42
 8003240:	f004 f81f 	bl	8007282 <Display_DrawFilledRectangle>
 8003244:	e007      	b.n	8003256 <myTask+0xd52>
 8003246:	2301      	movs	r3, #1
 8003248:	9300      	str	r3, [sp, #0]
 800324a:	230c      	movs	r3, #12
 800324c:	223d      	movs	r2, #61	; 0x3d
 800324e:	2111      	movs	r1, #17
 8003250:	2042      	movs	r0, #66	; 0x42
 8003252:	f003 ffac 	bl	80071ae <Display_DrawRectangle>
			if(myPreset[EQ_preset].gain_R[EQ_band]>=10) Display_GotoXY(66+(61-7*6)/2, 19);
 8003256:	4b9f      	ldr	r3, [pc, #636]	; (80034d4 <myTask+0xfd0>)
 8003258:	f993 3000 	ldrsb.w	r3, [r3]
 800325c:	461a      	mov	r2, r3
 800325e:	4b9e      	ldr	r3, [pc, #632]	; (80034d8 <myTask+0xfd4>)
 8003260:	f993 3000 	ldrsb.w	r3, [r3]
 8003264:	4618      	mov	r0, r3
 8003266:	499d      	ldr	r1, [pc, #628]	; (80034dc <myTask+0xfd8>)
 8003268:	4613      	mov	r3, r2
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	4413      	add	r3, r2
 800326e:	00db      	lsls	r3, r3, #3
 8003270:	1a9b      	subs	r3, r3, r2
 8003272:	4403      	add	r3, r0
 8003274:	009b      	lsls	r3, r3, #2
 8003276:	440b      	add	r3, r1
 8003278:	3304      	adds	r3, #4
 800327a:	edd3 7a00 	vldr	s15, [r3]
 800327e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8003282:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003286:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800328a:	db04      	blt.n	8003296 <myTask+0xd92>
 800328c:	2113      	movs	r1, #19
 800328e:	204b      	movs	r0, #75	; 0x4b
 8003290:	f003 fc04 	bl	8006a9c <Display_GotoXY>
 8003294:	e041      	b.n	800331a <myTask+0xe16>
			else if(myPreset[EQ_preset].gain_R[EQ_band]>=0) Display_GotoXY(66+(61-7*5)/2, 19);
 8003296:	4b8f      	ldr	r3, [pc, #572]	; (80034d4 <myTask+0xfd0>)
 8003298:	f993 3000 	ldrsb.w	r3, [r3]
 800329c:	461a      	mov	r2, r3
 800329e:	4b8e      	ldr	r3, [pc, #568]	; (80034d8 <myTask+0xfd4>)
 80032a0:	f993 3000 	ldrsb.w	r3, [r3]
 80032a4:	4618      	mov	r0, r3
 80032a6:	498d      	ldr	r1, [pc, #564]	; (80034dc <myTask+0xfd8>)
 80032a8:	4613      	mov	r3, r2
 80032aa:	005b      	lsls	r3, r3, #1
 80032ac:	4413      	add	r3, r2
 80032ae:	00db      	lsls	r3, r3, #3
 80032b0:	1a9b      	subs	r3, r3, r2
 80032b2:	4403      	add	r3, r0
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	440b      	add	r3, r1
 80032b8:	3304      	adds	r3, #4
 80032ba:	edd3 7a00 	vldr	s15, [r3]
 80032be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032c6:	db04      	blt.n	80032d2 <myTask+0xdce>
 80032c8:	2113      	movs	r1, #19
 80032ca:	204f      	movs	r0, #79	; 0x4f
 80032cc:	f003 fbe6 	bl	8006a9c <Display_GotoXY>
 80032d0:	e023      	b.n	800331a <myTask+0xe16>
			else if(myPreset[EQ_preset].gain_R[EQ_band]>= -10) Display_GotoXY(66+(61-7*6)/2, 19);
 80032d2:	4b80      	ldr	r3, [pc, #512]	; (80034d4 <myTask+0xfd0>)
 80032d4:	f993 3000 	ldrsb.w	r3, [r3]
 80032d8:	461a      	mov	r2, r3
 80032da:	4b7f      	ldr	r3, [pc, #508]	; (80034d8 <myTask+0xfd4>)
 80032dc:	f993 3000 	ldrsb.w	r3, [r3]
 80032e0:	4618      	mov	r0, r3
 80032e2:	497e      	ldr	r1, [pc, #504]	; (80034dc <myTask+0xfd8>)
 80032e4:	4613      	mov	r3, r2
 80032e6:	005b      	lsls	r3, r3, #1
 80032e8:	4413      	add	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	1a9b      	subs	r3, r3, r2
 80032ee:	4403      	add	r3, r0
 80032f0:	009b      	lsls	r3, r3, #2
 80032f2:	440b      	add	r3, r1
 80032f4:	3304      	adds	r3, #4
 80032f6:	edd3 7a00 	vldr	s15, [r3]
 80032fa:	eeba 7a04 	vmov.f32	s14, #164	; 0xc1200000 -10.0
 80032fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003306:	db04      	blt.n	8003312 <myTask+0xe0e>
 8003308:	2113      	movs	r1, #19
 800330a:	204b      	movs	r0, #75	; 0x4b
 800330c:	f003 fbc6 	bl	8006a9c <Display_GotoXY>
 8003310:	e003      	b.n	800331a <myTask+0xe16>
			else Display_GotoXY(66+(61-7*7)/2, 19);
 8003312:	2113      	movs	r1, #19
 8003314:	2048      	movs	r0, #72	; 0x48
 8003316:	f003 fbc1 	bl	8006a9c <Display_GotoXY>
			Display_PutFloat(myPreset[EQ_preset].gain_R[EQ_band], 1, &Font_7x10, !r_gain_selected);
 800331a:	4b6e      	ldr	r3, [pc, #440]	; (80034d4 <myTask+0xfd0>)
 800331c:	f993 3000 	ldrsb.w	r3, [r3]
 8003320:	461a      	mov	r2, r3
 8003322:	4b6d      	ldr	r3, [pc, #436]	; (80034d8 <myTask+0xfd4>)
 8003324:	f993 3000 	ldrsb.w	r3, [r3]
 8003328:	4618      	mov	r0, r3
 800332a:	496c      	ldr	r1, [pc, #432]	; (80034dc <myTask+0xfd8>)
 800332c:	4613      	mov	r3, r2
 800332e:	005b      	lsls	r3, r3, #1
 8003330:	4413      	add	r3, r2
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	1a9b      	subs	r3, r3, r2
 8003336:	4403      	add	r3, r0
 8003338:	009b      	lsls	r3, r3, #2
 800333a:	440b      	add	r3, r1
 800333c:	3304      	adds	r3, #4
 800333e:	edd3 7a00 	vldr	s15, [r3]
 8003342:	4b6a      	ldr	r3, [pc, #424]	; (80034ec <myTask+0xfe8>)
 8003344:	781b      	ldrb	r3, [r3, #0]
 8003346:	f083 0301 	eor.w	r3, r3, #1
 800334a:	b2db      	uxtb	r3, r3
 800334c:	461a      	mov	r2, r3
 800334e:	4965      	ldr	r1, [pc, #404]	; (80034e4 <myTask+0xfe0>)
 8003350:	2001      	movs	r0, #1
 8003352:	eeb0 0a67 	vmov.f32	s0, s15
 8003356:	f003 fdbb 	bl	8006ed0 <Display_PutFloat>
			Display_Puts("dB", &Font_7x10, !r_gain_selected);
 800335a:	4b64      	ldr	r3, [pc, #400]	; (80034ec <myTask+0xfe8>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	f083 0301 	eor.w	r3, r3, #1
 8003362:	b2db      	uxtb	r3, r3
 8003364:	461a      	mov	r2, r3
 8003366:	495f      	ldr	r1, [pc, #380]	; (80034e4 <myTask+0xfe0>)
 8003368:	485f      	ldr	r0, [pc, #380]	; (80034e8 <myTask+0xfe4>)
 800336a:	f003 fc2d 	bl	8006bc8 <Display_Puts>

			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 34, 128, 12, 0);
 800336e:	2300      	movs	r3, #0
 8003370:	9300      	str	r3, [sp, #0]
 8003372:	230c      	movs	r3, #12
 8003374:	2280      	movs	r2, #128	; 0x80
 8003376:	2122      	movs	r1, #34	; 0x22
 8003378:	2000      	movs	r0, #0
 800337a:	f003 ff82 	bl	8007282 <Display_DrawFilledRectangle>
			/* tampilan fc L */
			l_fc_selected? Display_DrawFilledRectangle(0, 34, 61, 12, 1) : Display_DrawRectangle(0, 34, 61, 12, 1);
 800337e:	4b5c      	ldr	r3, [pc, #368]	; (80034f0 <myTask+0xfec>)
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d008      	beq.n	8003398 <myTask+0xe94>
 8003386:	2301      	movs	r3, #1
 8003388:	9300      	str	r3, [sp, #0]
 800338a:	230c      	movs	r3, #12
 800338c:	223d      	movs	r2, #61	; 0x3d
 800338e:	2122      	movs	r1, #34	; 0x22
 8003390:	2000      	movs	r0, #0
 8003392:	f003 ff76 	bl	8007282 <Display_DrawFilledRectangle>
 8003396:	e007      	b.n	80033a8 <myTask+0xea4>
 8003398:	2301      	movs	r3, #1
 800339a:	9300      	str	r3, [sp, #0]
 800339c:	230c      	movs	r3, #12
 800339e:	223d      	movs	r2, #61	; 0x3d
 80033a0:	2122      	movs	r1, #34	; 0x22
 80033a2:	2000      	movs	r0, #0
 80033a4:	f003 ff03 	bl	80071ae <Display_DrawRectangle>
			if(myPreset[EQ_preset].fc_L[EQ_band] >= 10000){
 80033a8:	4b4a      	ldr	r3, [pc, #296]	; (80034d4 <myTask+0xfd0>)
 80033aa:	f993 3000 	ldrsb.w	r3, [r3]
 80033ae:	461a      	mov	r2, r3
 80033b0:	4b49      	ldr	r3, [pc, #292]	; (80034d8 <myTask+0xfd4>)
 80033b2:	f993 3000 	ldrsb.w	r3, [r3]
 80033b6:	4618      	mov	r0, r3
 80033b8:	4948      	ldr	r1, [pc, #288]	; (80034dc <myTask+0xfd8>)
 80033ba:	4613      	mov	r3, r2
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	00db      	lsls	r3, r3, #3
 80033c2:	1a9b      	subs	r3, r3, r2
 80033c4:	4403      	add	r3, r0
 80033c6:	3310      	adds	r3, #16
 80033c8:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80033cc:	f242 720f 	movw	r2, #9999	; 0x270f
 80033d0:	4293      	cmp	r3, r2
 80033d2:	d934      	bls.n	800343e <myTask+0xf3a>
				Display_GotoXY((61-7*8)/2, 36);
 80033d4:	2124      	movs	r1, #36	; 0x24
 80033d6:	2002      	movs	r0, #2
 80033d8:	f003 fb60 	bl	8006a9c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 2, 2, &Font_7x10, !l_fc_selected);
 80033dc:	4b3d      	ldr	r3, [pc, #244]	; (80034d4 <myTask+0xfd0>)
 80033de:	f993 3000 	ldrsb.w	r3, [r3]
 80033e2:	461a      	mov	r2, r3
 80033e4:	4b3c      	ldr	r3, [pc, #240]	; (80034d8 <myTask+0xfd4>)
 80033e6:	f993 3000 	ldrsb.w	r3, [r3]
 80033ea:	4618      	mov	r0, r3
 80033ec:	493b      	ldr	r1, [pc, #236]	; (80034dc <myTask+0xfd8>)
 80033ee:	4613      	mov	r3, r2
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	4413      	add	r3, r2
 80033f4:	00db      	lsls	r3, r3, #3
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	4403      	add	r3, r0
 80033fa:	3310      	adds	r3, #16
 80033fc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003408:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 80034f4 <myTask+0xff0>
 800340c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003410:	4b37      	ldr	r3, [pc, #220]	; (80034f0 <myTask+0xfec>)
 8003412:	781b      	ldrb	r3, [r3, #0]
 8003414:	f083 0301 	eor.w	r3, r3, #1
 8003418:	b2db      	uxtb	r3, r3
 800341a:	4a32      	ldr	r2, [pc, #200]	; (80034e4 <myTask+0xfe0>)
 800341c:	2102      	movs	r1, #2
 800341e:	2002      	movs	r0, #2
 8003420:	eeb0 0a66 	vmov.f32	s0, s13
 8003424:	f003 fcdc 	bl	8006de0 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 8003428:	4b31      	ldr	r3, [pc, #196]	; (80034f0 <myTask+0xfec>)
 800342a:	781b      	ldrb	r3, [r3, #0]
 800342c:	f083 0301 	eor.w	r3, r3, #1
 8003430:	b2db      	uxtb	r3, r3
 8003432:	461a      	mov	r2, r3
 8003434:	492b      	ldr	r1, [pc, #172]	; (80034e4 <myTask+0xfe0>)
 8003436:	4830      	ldr	r0, [pc, #192]	; (80034f8 <myTask+0xff4>)
 8003438:	f003 fbc6 	bl	8006bc8 <Display_Puts>
 800343c:	e0cb      	b.n	80035d6 <myTask+0x10d2>
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 800343e:	4b25      	ldr	r3, [pc, #148]	; (80034d4 <myTask+0xfd0>)
 8003440:	f993 3000 	ldrsb.w	r3, [r3]
 8003444:	461a      	mov	r2, r3
 8003446:	4b24      	ldr	r3, [pc, #144]	; (80034d8 <myTask+0xfd4>)
 8003448:	f993 3000 	ldrsb.w	r3, [r3]
 800344c:	4618      	mov	r0, r3
 800344e:	4923      	ldr	r1, [pc, #140]	; (80034dc <myTask+0xfd8>)
 8003450:	4613      	mov	r3, r2
 8003452:	005b      	lsls	r3, r3, #1
 8003454:	4413      	add	r3, r2
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	1a9b      	subs	r3, r3, r2
 800345a:	4403      	add	r3, r0
 800345c:	3310      	adds	r3, #16
 800345e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003462:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003466:	d349      	bcc.n	80034fc <myTask+0xff8>
				Display_GotoXY((61-7*7)/2, 36);
 8003468:	2124      	movs	r1, #36	; 0x24
 800346a:	2006      	movs	r0, #6
 800346c:	f003 fb16 	bl	8006a9c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_L[EQ_band]/1000.0f, 1, 2, &Font_7x10, !l_fc_selected);
 8003470:	4b18      	ldr	r3, [pc, #96]	; (80034d4 <myTask+0xfd0>)
 8003472:	f993 3000 	ldrsb.w	r3, [r3]
 8003476:	461a      	mov	r2, r3
 8003478:	4b17      	ldr	r3, [pc, #92]	; (80034d8 <myTask+0xfd4>)
 800347a:	f993 3000 	ldrsb.w	r3, [r3]
 800347e:	4618      	mov	r0, r3
 8003480:	4916      	ldr	r1, [pc, #88]	; (80034dc <myTask+0xfd8>)
 8003482:	4613      	mov	r3, r2
 8003484:	005b      	lsls	r3, r3, #1
 8003486:	4413      	add	r3, r2
 8003488:	00db      	lsls	r3, r3, #3
 800348a:	1a9b      	subs	r3, r3, r2
 800348c:	4403      	add	r3, r0
 800348e:	3310      	adds	r3, #16
 8003490:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003494:	ee07 3a90 	vmov	s15, r3
 8003498:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800349c:	ed9f 7a15 	vldr	s14, [pc, #84]	; 80034f4 <myTask+0xff0>
 80034a0:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80034a4:	4b12      	ldr	r3, [pc, #72]	; (80034f0 <myTask+0xfec>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	f083 0301 	eor.w	r3, r3, #1
 80034ac:	b2db      	uxtb	r3, r3
 80034ae:	4a0d      	ldr	r2, [pc, #52]	; (80034e4 <myTask+0xfe0>)
 80034b0:	2102      	movs	r1, #2
 80034b2:	2001      	movs	r0, #1
 80034b4:	eeb0 0a66 	vmov.f32	s0, s13
 80034b8:	f003 fc92 	bl	8006de0 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !l_fc_selected);
 80034bc:	4b0c      	ldr	r3, [pc, #48]	; (80034f0 <myTask+0xfec>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	f083 0301 	eor.w	r3, r3, #1
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	461a      	mov	r2, r3
 80034c8:	4906      	ldr	r1, [pc, #24]	; (80034e4 <myTask+0xfe0>)
 80034ca:	480b      	ldr	r0, [pc, #44]	; (80034f8 <myTask+0xff4>)
 80034cc:	f003 fb7c 	bl	8006bc8 <Display_Puts>
 80034d0:	e081      	b.n	80035d6 <myTask+0x10d2>
 80034d2:	bf00      	nop
 80034d4:	200006ae 	.word	0x200006ae
 80034d8:	20000ce0 	.word	0x20000ce0
 80034dc:	200008e0 	.word	0x200008e0
 80034e0:	2000021f 	.word	0x2000021f
 80034e4:	20000004 	.word	0x20000004
 80034e8:	08011114 	.word	0x08011114
 80034ec:	20000220 	.word	0x20000220
 80034f0:	20000221 	.word	0x20000221
 80034f4:	447a0000 	.word	0x447a0000
 80034f8:	08011118 	.word	0x08011118
			}
			else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 80034fc:	4bb0      	ldr	r3, [pc, #704]	; (80037c0 <myTask+0x12bc>)
 80034fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003502:	461a      	mov	r2, r3
 8003504:	4baf      	ldr	r3, [pc, #700]	; (80037c4 <myTask+0x12c0>)
 8003506:	f993 3000 	ldrsb.w	r3, [r3]
 800350a:	4618      	mov	r0, r3
 800350c:	49ae      	ldr	r1, [pc, #696]	; (80037c8 <myTask+0x12c4>)
 800350e:	4613      	mov	r3, r2
 8003510:	005b      	lsls	r3, r3, #1
 8003512:	4413      	add	r3, r2
 8003514:	00db      	lsls	r3, r3, #3
 8003516:	1a9b      	subs	r3, r3, r2
 8003518:	4403      	add	r3, r0
 800351a:	3310      	adds	r3, #16
 800351c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003520:	2b63      	cmp	r3, #99	; 0x63
 8003522:	d92c      	bls.n	800357e <myTask+0x107a>
				Display_GotoXY((61-7*5)/2, 36);
 8003524:	2124      	movs	r1, #36	; 0x24
 8003526:	200d      	movs	r0, #13
 8003528:	f003 fab8 	bl	8006a9c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 3,0, &Font_7x10, !l_fc_selected);
 800352c:	4ba4      	ldr	r3, [pc, #656]	; (80037c0 <myTask+0x12bc>)
 800352e:	f993 3000 	ldrsb.w	r3, [r3]
 8003532:	461a      	mov	r2, r3
 8003534:	4ba3      	ldr	r3, [pc, #652]	; (80037c4 <myTask+0x12c0>)
 8003536:	f993 3000 	ldrsb.w	r3, [r3]
 800353a:	4618      	mov	r0, r3
 800353c:	49a2      	ldr	r1, [pc, #648]	; (80037c8 <myTask+0x12c4>)
 800353e:	4613      	mov	r3, r2
 8003540:	005b      	lsls	r3, r3, #1
 8003542:	4413      	add	r3, r2
 8003544:	00db      	lsls	r3, r3, #3
 8003546:	1a9b      	subs	r3, r3, r2
 8003548:	4403      	add	r3, r0
 800354a:	3310      	adds	r3, #16
 800354c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8003550:	b218      	sxth	r0, r3
 8003552:	4b9e      	ldr	r3, [pc, #632]	; (80037cc <myTask+0x12c8>)
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	f083 0301 	eor.w	r3, r3, #1
 800355a:	b2db      	uxtb	r3, r3
 800355c:	9300      	str	r3, [sp, #0]
 800355e:	4b9c      	ldr	r3, [pc, #624]	; (80037d0 <myTask+0x12cc>)
 8003560:	2200      	movs	r2, #0
 8003562:	2103      	movs	r1, #3
 8003564:	f003 fc10 	bl	8006d88 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 8003568:	4b98      	ldr	r3, [pc, #608]	; (80037cc <myTask+0x12c8>)
 800356a:	781b      	ldrb	r3, [r3, #0]
 800356c:	f083 0301 	eor.w	r3, r3, #1
 8003570:	b2db      	uxtb	r3, r3
 8003572:	461a      	mov	r2, r3
 8003574:	4996      	ldr	r1, [pc, #600]	; (80037d0 <myTask+0x12cc>)
 8003576:	4897      	ldr	r0, [pc, #604]	; (80037d4 <myTask+0x12d0>)
 8003578:	f003 fb26 	bl	8006bc8 <Display_Puts>
 800357c:	e02b      	b.n	80035d6 <myTask+0x10d2>
			}
			else{
				Display_GotoXY((61-7*4)/2, 36);
 800357e:	2124      	movs	r1, #36	; 0x24
 8003580:	2010      	movs	r0, #16
 8003582:	f003 fa8b 	bl	8006a9c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_L[EQ_band], 2,0, &Font_7x10, !l_fc_selected);
 8003586:	4b8e      	ldr	r3, [pc, #568]	; (80037c0 <myTask+0x12bc>)
 8003588:	f993 3000 	ldrsb.w	r3, [r3]
 800358c:	461a      	mov	r2, r3
 800358e:	4b8d      	ldr	r3, [pc, #564]	; (80037c4 <myTask+0x12c0>)
 8003590:	f993 3000 	ldrsb.w	r3, [r3]
 8003594:	4618      	mov	r0, r3
 8003596:	498c      	ldr	r1, [pc, #560]	; (80037c8 <myTask+0x12c4>)
 8003598:	4613      	mov	r3, r2
 800359a:	005b      	lsls	r3, r3, #1
 800359c:	4413      	add	r3, r2
 800359e:	00db      	lsls	r3, r3, #3
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	4403      	add	r3, r0
 80035a4:	3310      	adds	r3, #16
 80035a6:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80035aa:	b218      	sxth	r0, r3
 80035ac:	4b87      	ldr	r3, [pc, #540]	; (80037cc <myTask+0x12c8>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	f083 0301 	eor.w	r3, r3, #1
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	9300      	str	r3, [sp, #0]
 80035b8:	4b85      	ldr	r3, [pc, #532]	; (80037d0 <myTask+0x12cc>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	2102      	movs	r1, #2
 80035be:	f003 fbe3 	bl	8006d88 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !l_fc_selected);
 80035c2:	4b82      	ldr	r3, [pc, #520]	; (80037cc <myTask+0x12c8>)
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	f083 0301 	eor.w	r3, r3, #1
 80035ca:	b2db      	uxtb	r3, r3
 80035cc:	461a      	mov	r2, r3
 80035ce:	4980      	ldr	r1, [pc, #512]	; (80037d0 <myTask+0x12cc>)
 80035d0:	4880      	ldr	r0, [pc, #512]	; (80037d4 <myTask+0x12d0>)
 80035d2:	f003 faf9 	bl	8006bc8 <Display_Puts>
			}

			/* tampilan fc R */
			r_fc_selected? Display_DrawFilledRectangle(66, 34, 61, 12, 1) : Display_DrawRectangle(66, 34, 61, 12, 1);
 80035d6:	4b80      	ldr	r3, [pc, #512]	; (80037d8 <myTask+0x12d4>)
 80035d8:	781b      	ldrb	r3, [r3, #0]
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d008      	beq.n	80035f0 <myTask+0x10ec>
 80035de:	2301      	movs	r3, #1
 80035e0:	9300      	str	r3, [sp, #0]
 80035e2:	230c      	movs	r3, #12
 80035e4:	223d      	movs	r2, #61	; 0x3d
 80035e6:	2122      	movs	r1, #34	; 0x22
 80035e8:	2042      	movs	r0, #66	; 0x42
 80035ea:	f003 fe4a 	bl	8007282 <Display_DrawFilledRectangle>
 80035ee:	e007      	b.n	8003600 <myTask+0x10fc>
 80035f0:	2301      	movs	r3, #1
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	230c      	movs	r3, #12
 80035f6:	223d      	movs	r2, #61	; 0x3d
 80035f8:	2122      	movs	r1, #34	; 0x22
 80035fa:	2042      	movs	r0, #66	; 0x42
 80035fc:	f003 fdd7 	bl	80071ae <Display_DrawRectangle>
			Display_GotoXY(69, 36);
 8003600:	2124      	movs	r1, #36	; 0x24
 8003602:	2045      	movs	r0, #69	; 0x45
 8003604:	f003 fa4a 	bl	8006a9c <Display_GotoXY>
			if(myPreset[EQ_preset].fc_R[EQ_band] >= 10000){
 8003608:	4b6d      	ldr	r3, [pc, #436]	; (80037c0 <myTask+0x12bc>)
 800360a:	f993 3000 	ldrsb.w	r3, [r3]
 800360e:	461a      	mov	r2, r3
 8003610:	4b6c      	ldr	r3, [pc, #432]	; (80037c4 <myTask+0x12c0>)
 8003612:	f993 3000 	ldrsb.w	r3, [r3]
 8003616:	4618      	mov	r0, r3
 8003618:	496b      	ldr	r1, [pc, #428]	; (80037c8 <myTask+0x12c4>)
 800361a:	4613      	mov	r3, r2
 800361c:	005b      	lsls	r3, r3, #1
 800361e:	4413      	add	r3, r2
 8003620:	00db      	lsls	r3, r3, #3
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	4403      	add	r3, r0
 8003626:	330a      	adds	r3, #10
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	440b      	add	r3, r1
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f242 720f 	movw	r2, #9999	; 0x270f
 8003632:	4293      	cmp	r3, r2
 8003634:	d935      	bls.n	80036a2 <myTask+0x119e>
				Display_GotoXY(66+(61-7*8)/2, 36);
 8003636:	2124      	movs	r1, #36	; 0x24
 8003638:	2044      	movs	r0, #68	; 0x44
 800363a:	f003 fa2f 	bl	8006a9c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 2, 2, &Font_7x10, !r_fc_selected);
 800363e:	4b60      	ldr	r3, [pc, #384]	; (80037c0 <myTask+0x12bc>)
 8003640:	f993 3000 	ldrsb.w	r3, [r3]
 8003644:	461a      	mov	r2, r3
 8003646:	4b5f      	ldr	r3, [pc, #380]	; (80037c4 <myTask+0x12c0>)
 8003648:	f993 3000 	ldrsb.w	r3, [r3]
 800364c:	4618      	mov	r0, r3
 800364e:	495e      	ldr	r1, [pc, #376]	; (80037c8 <myTask+0x12c4>)
 8003650:	4613      	mov	r3, r2
 8003652:	005b      	lsls	r3, r3, #1
 8003654:	4413      	add	r3, r2
 8003656:	00db      	lsls	r3, r3, #3
 8003658:	1a9b      	subs	r3, r3, r2
 800365a:	4403      	add	r3, r0
 800365c:	330a      	adds	r3, #10
 800365e:	009b      	lsls	r3, r3, #2
 8003660:	440b      	add	r3, r1
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	ee07 3a90 	vmov	s15, r3
 8003668:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800366c:	ed9f 7a5b 	vldr	s14, [pc, #364]	; 80037dc <myTask+0x12d8>
 8003670:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003674:	4b58      	ldr	r3, [pc, #352]	; (80037d8 <myTask+0x12d4>)
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	f083 0301 	eor.w	r3, r3, #1
 800367c:	b2db      	uxtb	r3, r3
 800367e:	4a54      	ldr	r2, [pc, #336]	; (80037d0 <myTask+0x12cc>)
 8003680:	2102      	movs	r1, #2
 8003682:	2002      	movs	r0, #2
 8003684:	eeb0 0a66 	vmov.f32	s0, s13
 8003688:	f003 fbaa 	bl	8006de0 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 800368c:	4b52      	ldr	r3, [pc, #328]	; (80037d8 <myTask+0x12d4>)
 800368e:	781b      	ldrb	r3, [r3, #0]
 8003690:	f083 0301 	eor.w	r3, r3, #1
 8003694:	b2db      	uxtb	r3, r3
 8003696:	461a      	mov	r2, r3
 8003698:	494d      	ldr	r1, [pc, #308]	; (80037d0 <myTask+0x12cc>)
 800369a:	4851      	ldr	r0, [pc, #324]	; (80037e0 <myTask+0x12dc>)
 800369c:	f003 fa94 	bl	8006bc8 <Display_Puts>
 80036a0:	e0cd      	b.n	800383e <myTask+0x133a>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 80036a2:	4b47      	ldr	r3, [pc, #284]	; (80037c0 <myTask+0x12bc>)
 80036a4:	f993 3000 	ldrsb.w	r3, [r3]
 80036a8:	461a      	mov	r2, r3
 80036aa:	4b46      	ldr	r3, [pc, #280]	; (80037c4 <myTask+0x12c0>)
 80036ac:	f993 3000 	ldrsb.w	r3, [r3]
 80036b0:	4618      	mov	r0, r3
 80036b2:	4945      	ldr	r1, [pc, #276]	; (80037c8 <myTask+0x12c4>)
 80036b4:	4613      	mov	r3, r2
 80036b6:	005b      	lsls	r3, r3, #1
 80036b8:	4413      	add	r3, r2
 80036ba:	00db      	lsls	r3, r3, #3
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	4403      	add	r3, r0
 80036c0:	330a      	adds	r3, #10
 80036c2:	009b      	lsls	r3, r3, #2
 80036c4:	440b      	add	r3, r1
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80036cc:	d335      	bcc.n	800373a <myTask+0x1236>
				Display_GotoXY(66+(61-7*7)/2, 36);
 80036ce:	2124      	movs	r1, #36	; 0x24
 80036d0:	2048      	movs	r0, #72	; 0x48
 80036d2:	f003 f9e3 	bl	8006a9c <Display_GotoXY>
				Display_PutFloatDigit((float)myPreset[EQ_preset].fc_R[EQ_band]/1000.0f, 1, 2, &Font_7x10, !r_fc_selected);
 80036d6:	4b3a      	ldr	r3, [pc, #232]	; (80037c0 <myTask+0x12bc>)
 80036d8:	f993 3000 	ldrsb.w	r3, [r3]
 80036dc:	461a      	mov	r2, r3
 80036de:	4b39      	ldr	r3, [pc, #228]	; (80037c4 <myTask+0x12c0>)
 80036e0:	f993 3000 	ldrsb.w	r3, [r3]
 80036e4:	4618      	mov	r0, r3
 80036e6:	4938      	ldr	r1, [pc, #224]	; (80037c8 <myTask+0x12c4>)
 80036e8:	4613      	mov	r3, r2
 80036ea:	005b      	lsls	r3, r3, #1
 80036ec:	4413      	add	r3, r2
 80036ee:	00db      	lsls	r3, r3, #3
 80036f0:	1a9b      	subs	r3, r3, r2
 80036f2:	4403      	add	r3, r0
 80036f4:	330a      	adds	r3, #10
 80036f6:	009b      	lsls	r3, r3, #2
 80036f8:	440b      	add	r3, r1
 80036fa:	685b      	ldr	r3, [r3, #4]
 80036fc:	ee07 3a90 	vmov	s15, r3
 8003700:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003704:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80037dc <myTask+0x12d8>
 8003708:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800370c:	4b32      	ldr	r3, [pc, #200]	; (80037d8 <myTask+0x12d4>)
 800370e:	781b      	ldrb	r3, [r3, #0]
 8003710:	f083 0301 	eor.w	r3, r3, #1
 8003714:	b2db      	uxtb	r3, r3
 8003716:	4a2e      	ldr	r2, [pc, #184]	; (80037d0 <myTask+0x12cc>)
 8003718:	2102      	movs	r1, #2
 800371a:	2001      	movs	r0, #1
 800371c:	eeb0 0a66 	vmov.f32	s0, s13
 8003720:	f003 fb5e 	bl	8006de0 <Display_PutFloatDigit>
				Display_Puts("kHz", &Font_7x10, !r_fc_selected);
 8003724:	4b2c      	ldr	r3, [pc, #176]	; (80037d8 <myTask+0x12d4>)
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	f083 0301 	eor.w	r3, r3, #1
 800372c:	b2db      	uxtb	r3, r3
 800372e:	461a      	mov	r2, r3
 8003730:	4927      	ldr	r1, [pc, #156]	; (80037d0 <myTask+0x12cc>)
 8003732:	482b      	ldr	r0, [pc, #172]	; (80037e0 <myTask+0x12dc>)
 8003734:	f003 fa48 	bl	8006bc8 <Display_Puts>
 8003738:	e081      	b.n	800383e <myTask+0x133a>
			}
			else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 800373a:	4b21      	ldr	r3, [pc, #132]	; (80037c0 <myTask+0x12bc>)
 800373c:	f993 3000 	ldrsb.w	r3, [r3]
 8003740:	461a      	mov	r2, r3
 8003742:	4b20      	ldr	r3, [pc, #128]	; (80037c4 <myTask+0x12c0>)
 8003744:	f993 3000 	ldrsb.w	r3, [r3]
 8003748:	4618      	mov	r0, r3
 800374a:	491f      	ldr	r1, [pc, #124]	; (80037c8 <myTask+0x12c4>)
 800374c:	4613      	mov	r3, r2
 800374e:	005b      	lsls	r3, r3, #1
 8003750:	4413      	add	r3, r2
 8003752:	00db      	lsls	r3, r3, #3
 8003754:	1a9b      	subs	r3, r3, r2
 8003756:	4403      	add	r3, r0
 8003758:	330a      	adds	r3, #10
 800375a:	009b      	lsls	r3, r3, #2
 800375c:	440b      	add	r3, r1
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	2b63      	cmp	r3, #99	; 0x63
 8003762:	d93f      	bls.n	80037e4 <myTask+0x12e0>
				Display_GotoXY(66+(61-7*5)/2, 36);
 8003764:	2124      	movs	r1, #36	; 0x24
 8003766:	204f      	movs	r0, #79	; 0x4f
 8003768:	f003 f998 	bl	8006a9c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 3,0, &Font_7x10, !r_fc_selected);
 800376c:	4b14      	ldr	r3, [pc, #80]	; (80037c0 <myTask+0x12bc>)
 800376e:	f993 3000 	ldrsb.w	r3, [r3]
 8003772:	461a      	mov	r2, r3
 8003774:	4b13      	ldr	r3, [pc, #76]	; (80037c4 <myTask+0x12c0>)
 8003776:	f993 3000 	ldrsb.w	r3, [r3]
 800377a:	4618      	mov	r0, r3
 800377c:	4912      	ldr	r1, [pc, #72]	; (80037c8 <myTask+0x12c4>)
 800377e:	4613      	mov	r3, r2
 8003780:	005b      	lsls	r3, r3, #1
 8003782:	4413      	add	r3, r2
 8003784:	00db      	lsls	r3, r3, #3
 8003786:	1a9b      	subs	r3, r3, r2
 8003788:	4403      	add	r3, r0
 800378a:	330a      	adds	r3, #10
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	b218      	sxth	r0, r3
 8003794:	4b10      	ldr	r3, [pc, #64]	; (80037d8 <myTask+0x12d4>)
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	f083 0301 	eor.w	r3, r3, #1
 800379c:	b2db      	uxtb	r3, r3
 800379e:	9300      	str	r3, [sp, #0]
 80037a0:	4b0b      	ldr	r3, [pc, #44]	; (80037d0 <myTask+0x12cc>)
 80037a2:	2200      	movs	r2, #0
 80037a4:	2103      	movs	r1, #3
 80037a6:	f003 faef 	bl	8006d88 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 80037aa:	4b0b      	ldr	r3, [pc, #44]	; (80037d8 <myTask+0x12d4>)
 80037ac:	781b      	ldrb	r3, [r3, #0]
 80037ae:	f083 0301 	eor.w	r3, r3, #1
 80037b2:	b2db      	uxtb	r3, r3
 80037b4:	461a      	mov	r2, r3
 80037b6:	4906      	ldr	r1, [pc, #24]	; (80037d0 <myTask+0x12cc>)
 80037b8:	4806      	ldr	r0, [pc, #24]	; (80037d4 <myTask+0x12d0>)
 80037ba:	f003 fa05 	bl	8006bc8 <Display_Puts>
 80037be:	e03e      	b.n	800383e <myTask+0x133a>
 80037c0:	200006ae 	.word	0x200006ae
 80037c4:	20000ce0 	.word	0x20000ce0
 80037c8:	200008e0 	.word	0x200008e0
 80037cc:	20000221 	.word	0x20000221
 80037d0:	20000004 	.word	0x20000004
 80037d4:	0801111c 	.word	0x0801111c
 80037d8:	20000222 	.word	0x20000222
 80037dc:	447a0000 	.word	0x447a0000
 80037e0:	08011118 	.word	0x08011118
			}
			else{
				Display_GotoXY(66+(61-7*4)/2, 36);
 80037e4:	2124      	movs	r1, #36	; 0x24
 80037e6:	2052      	movs	r0, #82	; 0x52
 80037e8:	f003 f958 	bl	8006a9c <Display_GotoXY>
				Display_PutInt(myPreset[EQ_preset].fc_R[EQ_band], 2,0, &Font_7x10, !r_fc_selected);
 80037ec:	4b94      	ldr	r3, [pc, #592]	; (8003a40 <myTask+0x153c>)
 80037ee:	f993 3000 	ldrsb.w	r3, [r3]
 80037f2:	461a      	mov	r2, r3
 80037f4:	4b93      	ldr	r3, [pc, #588]	; (8003a44 <myTask+0x1540>)
 80037f6:	f993 3000 	ldrsb.w	r3, [r3]
 80037fa:	4618      	mov	r0, r3
 80037fc:	4992      	ldr	r1, [pc, #584]	; (8003a48 <myTask+0x1544>)
 80037fe:	4613      	mov	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	4413      	add	r3, r2
 8003804:	00db      	lsls	r3, r3, #3
 8003806:	1a9b      	subs	r3, r3, r2
 8003808:	4403      	add	r3, r0
 800380a:	330a      	adds	r3, #10
 800380c:	009b      	lsls	r3, r3, #2
 800380e:	440b      	add	r3, r1
 8003810:	685b      	ldr	r3, [r3, #4]
 8003812:	b218      	sxth	r0, r3
 8003814:	4b8d      	ldr	r3, [pc, #564]	; (8003a4c <myTask+0x1548>)
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	f083 0301 	eor.w	r3, r3, #1
 800381c:	b2db      	uxtb	r3, r3
 800381e:	9300      	str	r3, [sp, #0]
 8003820:	4b8b      	ldr	r3, [pc, #556]	; (8003a50 <myTask+0x154c>)
 8003822:	2200      	movs	r2, #0
 8003824:	2102      	movs	r1, #2
 8003826:	f003 faaf 	bl	8006d88 <Display_PutInt>
				Display_Puts("Hz", &Font_7x10, !r_fc_selected);
 800382a:	4b88      	ldr	r3, [pc, #544]	; (8003a4c <myTask+0x1548>)
 800382c:	781b      	ldrb	r3, [r3, #0]
 800382e:	f083 0301 	eor.w	r3, r3, #1
 8003832:	b2db      	uxtb	r3, r3
 8003834:	461a      	mov	r2, r3
 8003836:	4986      	ldr	r1, [pc, #536]	; (8003a50 <myTask+0x154c>)
 8003838:	4886      	ldr	r0, [pc, #536]	; (8003a54 <myTask+0x1550>)
 800383a:	f003 f9c5 	bl	8006bc8 <Display_Puts>
			}

			/* clear baris 3 */
			Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 800383e:	2300      	movs	r3, #0
 8003840:	9300      	str	r3, [sp, #0]
 8003842:	230c      	movs	r3, #12
 8003844:	2280      	movs	r2, #128	; 0x80
 8003846:	2133      	movs	r1, #51	; 0x33
 8003848:	2000      	movs	r0, #0
 800384a:	f003 fd1a 	bl	8007282 <Display_DrawFilledRectangle>
			/* tampilan bw L */
			l_bw_selected? Display_DrawFilledRectangle(0, 51, 61, 12, 1) : Display_DrawRectangle(0, 51, 61, 12, 1);
 800384e:	4b82      	ldr	r3, [pc, #520]	; (8003a58 <myTask+0x1554>)
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d008      	beq.n	8003868 <myTask+0x1364>
 8003856:	2301      	movs	r3, #1
 8003858:	9300      	str	r3, [sp, #0]
 800385a:	230c      	movs	r3, #12
 800385c:	223d      	movs	r2, #61	; 0x3d
 800385e:	2133      	movs	r1, #51	; 0x33
 8003860:	2000      	movs	r0, #0
 8003862:	f003 fd0e 	bl	8007282 <Display_DrawFilledRectangle>
 8003866:	e007      	b.n	8003878 <myTask+0x1374>
 8003868:	2301      	movs	r3, #1
 800386a:	9300      	str	r3, [sp, #0]
 800386c:	230c      	movs	r3, #12
 800386e:	223d      	movs	r2, #61	; 0x3d
 8003870:	2133      	movs	r1, #51	; 0x33
 8003872:	2000      	movs	r0, #0
 8003874:	f003 fc9b 	bl	80071ae <Display_DrawRectangle>
			if(myPreset[EQ_preset].bw_L[EQ_band] >= 100)	Display_GotoXY((61-(7*4))/2, 53);
 8003878:	4b71      	ldr	r3, [pc, #452]	; (8003a40 <myTask+0x153c>)
 800387a:	f993 3000 	ldrsb.w	r3, [r3]
 800387e:	4618      	mov	r0, r3
 8003880:	4b70      	ldr	r3, [pc, #448]	; (8003a44 <myTask+0x1540>)
 8003882:	f993 3000 	ldrsb.w	r3, [r3]
 8003886:	4619      	mov	r1, r3
 8003888:	4a6f      	ldr	r2, [pc, #444]	; (8003a48 <myTask+0x1544>)
 800388a:	235c      	movs	r3, #92	; 0x5c
 800388c:	fb03 f300 	mul.w	r3, r3, r0
 8003890:	4413      	add	r3, r2
 8003892:	440b      	add	r3, r1
 8003894:	3357      	adds	r3, #87	; 0x57
 8003896:	f993 3000 	ldrsb.w	r3, [r3]
 800389a:	2b63      	cmp	r3, #99	; 0x63
 800389c:	dd04      	ble.n	80038a8 <myTask+0x13a4>
 800389e:	2135      	movs	r1, #53	; 0x35
 80038a0:	2010      	movs	r0, #16
 80038a2:	f003 f8fb 	bl	8006a9c <Display_GotoXY>
 80038a6:	e01b      	b.n	80038e0 <myTask+0x13dc>
			else if(myPreset[EQ_preset].bw_L[EQ_band] >= 10)	Display_GotoXY((61-(7*3))/2, 53);
 80038a8:	4b65      	ldr	r3, [pc, #404]	; (8003a40 <myTask+0x153c>)
 80038aa:	f993 3000 	ldrsb.w	r3, [r3]
 80038ae:	4618      	mov	r0, r3
 80038b0:	4b64      	ldr	r3, [pc, #400]	; (8003a44 <myTask+0x1540>)
 80038b2:	f993 3000 	ldrsb.w	r3, [r3]
 80038b6:	4619      	mov	r1, r3
 80038b8:	4a63      	ldr	r2, [pc, #396]	; (8003a48 <myTask+0x1544>)
 80038ba:	235c      	movs	r3, #92	; 0x5c
 80038bc:	fb03 f300 	mul.w	r3, r3, r0
 80038c0:	4413      	add	r3, r2
 80038c2:	440b      	add	r3, r1
 80038c4:	3357      	adds	r3, #87	; 0x57
 80038c6:	f993 3000 	ldrsb.w	r3, [r3]
 80038ca:	2b09      	cmp	r3, #9
 80038cc:	dd04      	ble.n	80038d8 <myTask+0x13d4>
 80038ce:	2135      	movs	r1, #53	; 0x35
 80038d0:	2014      	movs	r0, #20
 80038d2:	f003 f8e3 	bl	8006a9c <Display_GotoXY>
 80038d6:	e003      	b.n	80038e0 <myTask+0x13dc>
			else Display_GotoXY((61-(7*2))/2, 53);
 80038d8:	2135      	movs	r1, #53	; 0x35
 80038da:	2017      	movs	r0, #23
 80038dc:	f003 f8de 	bl	8006a9c <Display_GotoXY>
			Display_PutUint(myPreset[EQ_preset].bw_L[EQ_band], &Font_7x10, !l_bw_selected);
 80038e0:	4b57      	ldr	r3, [pc, #348]	; (8003a40 <myTask+0x153c>)
 80038e2:	f993 3000 	ldrsb.w	r3, [r3]
 80038e6:	4618      	mov	r0, r3
 80038e8:	4b56      	ldr	r3, [pc, #344]	; (8003a44 <myTask+0x1540>)
 80038ea:	f993 3000 	ldrsb.w	r3, [r3]
 80038ee:	4619      	mov	r1, r3
 80038f0:	4a55      	ldr	r2, [pc, #340]	; (8003a48 <myTask+0x1544>)
 80038f2:	235c      	movs	r3, #92	; 0x5c
 80038f4:	fb03 f300 	mul.w	r3, r3, r0
 80038f8:	4413      	add	r3, r2
 80038fa:	440b      	add	r3, r1
 80038fc:	3357      	adds	r3, #87	; 0x57
 80038fe:	f993 3000 	ldrsb.w	r3, [r3]
 8003902:	b298      	uxth	r0, r3
 8003904:	4b54      	ldr	r3, [pc, #336]	; (8003a58 <myTask+0x1554>)
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	f083 0301 	eor.w	r3, r3, #1
 800390c:	b2db      	uxtb	r3, r3
 800390e:	461a      	mov	r2, r3
 8003910:	494f      	ldr	r1, [pc, #316]	; (8003a50 <myTask+0x154c>)
 8003912:	f003 fa13 	bl	8006d3c <Display_PutUint>
			Display_Puts("%", &Font_7x10, !l_bw_selected);
 8003916:	4b50      	ldr	r3, [pc, #320]	; (8003a58 <myTask+0x1554>)
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	f083 0301 	eor.w	r3, r3, #1
 800391e:	b2db      	uxtb	r3, r3
 8003920:	461a      	mov	r2, r3
 8003922:	494b      	ldr	r1, [pc, #300]	; (8003a50 <myTask+0x154c>)
 8003924:	484d      	ldr	r0, [pc, #308]	; (8003a5c <myTask+0x1558>)
 8003926:	f003 f94f 	bl	8006bc8 <Display_Puts>

			/* tampilan bw R */
			r_bw_selected? Display_DrawFilledRectangle(66, 51, 61, 12, 1) : Display_DrawRectangle(66, 51, 61, 12, 1);
 800392a:	4b4d      	ldr	r3, [pc, #308]	; (8003a60 <myTask+0x155c>)
 800392c:	781b      	ldrb	r3, [r3, #0]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d008      	beq.n	8003944 <myTask+0x1440>
 8003932:	2301      	movs	r3, #1
 8003934:	9300      	str	r3, [sp, #0]
 8003936:	230c      	movs	r3, #12
 8003938:	223d      	movs	r2, #61	; 0x3d
 800393a:	2133      	movs	r1, #51	; 0x33
 800393c:	2042      	movs	r0, #66	; 0x42
 800393e:	f003 fca0 	bl	8007282 <Display_DrawFilledRectangle>
 8003942:	e007      	b.n	8003954 <myTask+0x1450>
 8003944:	2301      	movs	r3, #1
 8003946:	9300      	str	r3, [sp, #0]
 8003948:	230c      	movs	r3, #12
 800394a:	223d      	movs	r2, #61	; 0x3d
 800394c:	2133      	movs	r1, #51	; 0x33
 800394e:	2042      	movs	r0, #66	; 0x42
 8003950:	f003 fc2d 	bl	80071ae <Display_DrawRectangle>
			if(myPreset[EQ_preset].bw_R[EQ_band] >= 100)	Display_GotoXY(66+(61-(7*4))/2, 53);
 8003954:	4b3a      	ldr	r3, [pc, #232]	; (8003a40 <myTask+0x153c>)
 8003956:	f993 3000 	ldrsb.w	r3, [r3]
 800395a:	4618      	mov	r0, r3
 800395c:	4b39      	ldr	r3, [pc, #228]	; (8003a44 <myTask+0x1540>)
 800395e:	f993 3000 	ldrsb.w	r3, [r3]
 8003962:	4619      	mov	r1, r3
 8003964:	4a38      	ldr	r2, [pc, #224]	; (8003a48 <myTask+0x1544>)
 8003966:	235c      	movs	r3, #92	; 0x5c
 8003968:	fb03 f300 	mul.w	r3, r3, r0
 800396c:	4413      	add	r3, r2
 800396e:	440b      	add	r3, r1
 8003970:	3354      	adds	r3, #84	; 0x54
 8003972:	f993 3000 	ldrsb.w	r3, [r3]
 8003976:	2b63      	cmp	r3, #99	; 0x63
 8003978:	dd04      	ble.n	8003984 <myTask+0x1480>
 800397a:	2135      	movs	r1, #53	; 0x35
 800397c:	2052      	movs	r0, #82	; 0x52
 800397e:	f003 f88d 	bl	8006a9c <Display_GotoXY>
 8003982:	e01b      	b.n	80039bc <myTask+0x14b8>
			else if(myPreset[EQ_preset].bw_R[EQ_band] >= 10)	Display_GotoXY(66+(61-(7*3))/2, 53);
 8003984:	4b2e      	ldr	r3, [pc, #184]	; (8003a40 <myTask+0x153c>)
 8003986:	f993 3000 	ldrsb.w	r3, [r3]
 800398a:	4618      	mov	r0, r3
 800398c:	4b2d      	ldr	r3, [pc, #180]	; (8003a44 <myTask+0x1540>)
 800398e:	f993 3000 	ldrsb.w	r3, [r3]
 8003992:	4619      	mov	r1, r3
 8003994:	4a2c      	ldr	r2, [pc, #176]	; (8003a48 <myTask+0x1544>)
 8003996:	235c      	movs	r3, #92	; 0x5c
 8003998:	fb03 f300 	mul.w	r3, r3, r0
 800399c:	4413      	add	r3, r2
 800399e:	440b      	add	r3, r1
 80039a0:	3354      	adds	r3, #84	; 0x54
 80039a2:	f993 3000 	ldrsb.w	r3, [r3]
 80039a6:	2b09      	cmp	r3, #9
 80039a8:	dd04      	ble.n	80039b4 <myTask+0x14b0>
 80039aa:	2135      	movs	r1, #53	; 0x35
 80039ac:	2056      	movs	r0, #86	; 0x56
 80039ae:	f003 f875 	bl	8006a9c <Display_GotoXY>
 80039b2:	e003      	b.n	80039bc <myTask+0x14b8>
			else Display_GotoXY(66+(61-(7*2))/2, 53);
 80039b4:	2135      	movs	r1, #53	; 0x35
 80039b6:	2059      	movs	r0, #89	; 0x59
 80039b8:	f003 f870 	bl	8006a9c <Display_GotoXY>
			Display_PutUint(myPreset[EQ_preset].bw_R[EQ_band], &Font_7x10, !r_bw_selected);
 80039bc:	4b20      	ldr	r3, [pc, #128]	; (8003a40 <myTask+0x153c>)
 80039be:	f993 3000 	ldrsb.w	r3, [r3]
 80039c2:	4618      	mov	r0, r3
 80039c4:	4b1f      	ldr	r3, [pc, #124]	; (8003a44 <myTask+0x1540>)
 80039c6:	f993 3000 	ldrsb.w	r3, [r3]
 80039ca:	4619      	mov	r1, r3
 80039cc:	4a1e      	ldr	r2, [pc, #120]	; (8003a48 <myTask+0x1544>)
 80039ce:	235c      	movs	r3, #92	; 0x5c
 80039d0:	fb03 f300 	mul.w	r3, r3, r0
 80039d4:	4413      	add	r3, r2
 80039d6:	440b      	add	r3, r1
 80039d8:	3354      	adds	r3, #84	; 0x54
 80039da:	f993 3000 	ldrsb.w	r3, [r3]
 80039de:	b298      	uxth	r0, r3
 80039e0:	4b1f      	ldr	r3, [pc, #124]	; (8003a60 <myTask+0x155c>)
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	f083 0301 	eor.w	r3, r3, #1
 80039e8:	b2db      	uxtb	r3, r3
 80039ea:	461a      	mov	r2, r3
 80039ec:	4918      	ldr	r1, [pc, #96]	; (8003a50 <myTask+0x154c>)
 80039ee:	f003 f9a5 	bl	8006d3c <Display_PutUint>
			Display_Puts("%", &Font_7x10, !r_bw_selected);
 80039f2:	4b1b      	ldr	r3, [pc, #108]	; (8003a60 <myTask+0x155c>)
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	f083 0301 	eor.w	r3, r3, #1
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	461a      	mov	r2, r3
 80039fe:	4914      	ldr	r1, [pc, #80]	; (8003a50 <myTask+0x154c>)
 8003a00:	4816      	ldr	r0, [pc, #88]	; (8003a5c <myTask+0x1558>)
 8003a02:	f003 f8e1 	bl	8006bc8 <Display_Puts>

			if(EQ_band<1 || EQ_band>3) Display_DrawFilledRectangle(0, 51, 128, 12, 0);
 8003a06:	4b0f      	ldr	r3, [pc, #60]	; (8003a44 <myTask+0x1540>)
 8003a08:	f993 3000 	ldrsb.w	r3, [r3]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	dd04      	ble.n	8003a1a <myTask+0x1516>
 8003a10:	4b0c      	ldr	r3, [pc, #48]	; (8003a44 <myTask+0x1540>)
 8003a12:	f993 3000 	ldrsb.w	r3, [r3]
 8003a16:	2b03      	cmp	r3, #3
 8003a18:	dd07      	ble.n	8003a2a <myTask+0x1526>
 8003a1a:	2300      	movs	r3, #0
 8003a1c:	9300      	str	r3, [sp, #0]
 8003a1e:	230c      	movs	r3, #12
 8003a20:	2280      	movs	r2, #128	; 0x80
 8003a22:	2133      	movs	r1, #51	; 0x33
 8003a24:	2000      	movs	r0, #0
 8003a26:	f003 fc2c 	bl	8007282 <Display_DrawFilledRectangle>

			/* Hitung koefisien filter setiap pergantian parameter */
			Calc_Coeff_Filter();
 8003a2a:	f7fe fa81 	bl	8001f30 <Calc_Coeff_Filter>

			/* update screen */
			Display_UpdateScreen();
 8003a2e:	f002 ff8f 	bl	8006950 <Display_UpdateScreen>
			state_home = last_state;
 8003a32:	4b0c      	ldr	r3, [pc, #48]	; (8003a64 <myTask+0x1560>)
 8003a34:	781a      	ldrb	r2, [r3, #0]
 8003a36:	4b0c      	ldr	r3, [pc, #48]	; (8003a68 <myTask+0x1564>)
 8003a38:	701a      	strb	r2, [r3, #0]
			break;
 8003a3a:	f001 ba8a 	b.w	8004f52 <myTask+0x2a4e>
 8003a3e:	bf00      	nop
 8003a40:	200006ae 	.word	0x200006ae
 8003a44:	20000ce0 	.word	0x20000ce0
 8003a48:	200008e0 	.word	0x200008e0
 8003a4c:	20000222 	.word	0x20000222
 8003a50:	20000004 	.word	0x20000004
 8003a54:	0801111c 	.word	0x0801111c
 8003a58:	20000223 	.word	0x20000223
 8003a5c:	08011120 	.word	0x08011120
 8003a60:	20000224 	.word	0x20000224
 8003a64:	20000001 	.word	0x20000001
 8003a68:	2000064c 	.word	0x2000064c

			case band:
				if(encoderCW()){
 8003a6c:	f003 fd06 	bl	800747c <encoderCW>
 8003a70:	4603      	mov	r3, r0
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d016      	beq.n	8003aa4 <myTask+0x15a0>
					EQ_band++;
 8003a76:	4bca      	ldr	r3, [pc, #808]	; (8003da0 <myTask+0x189c>)
 8003a78:	f993 3000 	ldrsb.w	r3, [r3]
 8003a7c:	b2db      	uxtb	r3, r3
 8003a7e:	3301      	adds	r3, #1
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	b25a      	sxtb	r2, r3
 8003a84:	4bc6      	ldr	r3, [pc, #792]	; (8003da0 <myTask+0x189c>)
 8003a86:	701a      	strb	r2, [r3, #0]
					if(EQ_band>4) EQ_band = 0;
 8003a88:	4bc5      	ldr	r3, [pc, #788]	; (8003da0 <myTask+0x189c>)
 8003a8a:	f993 3000 	ldrsb.w	r3, [r3]
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	dd02      	ble.n	8003a98 <myTask+0x1594>
 8003a92:	4bc3      	ldr	r3, [pc, #780]	; (8003da0 <myTask+0x189c>)
 8003a94:	2200      	movs	r2, #0
 8003a96:	701a      	strb	r2, [r3, #0]
					state_home = display_setting;
 8003a98:	4bc2      	ldr	r3, [pc, #776]	; (8003da4 <myTask+0x18a0>)
 8003a9a:	2207      	movs	r2, #7
 8003a9c:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003a9e:	4bc2      	ldr	r3, [pc, #776]	; (8003da8 <myTask+0x18a4>)
 8003aa0:	2208      	movs	r2, #8
 8003aa2:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003aa4:	f003 fd1e 	bl	80074e4 <encoderCCW>
 8003aa8:	4603      	mov	r3, r0
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d016      	beq.n	8003adc <myTask+0x15d8>
					EQ_band--;
 8003aae:	4bbc      	ldr	r3, [pc, #752]	; (8003da0 <myTask+0x189c>)
 8003ab0:	f993 3000 	ldrsb.w	r3, [r3]
 8003ab4:	b2db      	uxtb	r3, r3
 8003ab6:	3b01      	subs	r3, #1
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	b25a      	sxtb	r2, r3
 8003abc:	4bb8      	ldr	r3, [pc, #736]	; (8003da0 <myTask+0x189c>)
 8003abe:	701a      	strb	r2, [r3, #0]
					if(EQ_band<0) EQ_band = 4;
 8003ac0:	4bb7      	ldr	r3, [pc, #732]	; (8003da0 <myTask+0x189c>)
 8003ac2:	f993 3000 	ldrsb.w	r3, [r3]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	da02      	bge.n	8003ad0 <myTask+0x15cc>
 8003aca:	4bb5      	ldr	r3, [pc, #724]	; (8003da0 <myTask+0x189c>)
 8003acc:	2204      	movs	r2, #4
 8003ace:	701a      	strb	r2, [r3, #0]
					state_home = display_setting;
 8003ad0:	4bb4      	ldr	r3, [pc, #720]	; (8003da4 <myTask+0x18a0>)
 8003ad2:	2207      	movs	r2, #7
 8003ad4:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003ad6:	4bb4      	ldr	r3, [pc, #720]	; (8003da8 <myTask+0x18a4>)
 8003ad8:	2208      	movs	r2, #8
 8003ada:	701a      	strb	r2, [r3, #0]
				}
				if(switchEncoder()){
 8003adc:	f003 fca2 	bl	8007424 <switchEncoder>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d007      	beq.n	8003af6 <myTask+0x15f2>
					state_home = display_home;
 8003ae6:	4baf      	ldr	r3, [pc, #700]	; (8003da4 <myTask+0x18a0>)
 8003ae8:	2201      	movs	r2, #1
 8003aea:	701a      	strb	r2, [r3, #0]
					last_state = preset;
 8003aec:	4bae      	ldr	r3, [pc, #696]	; (8003da8 <myTask+0x18a4>)
 8003aee:	2202      	movs	r2, #2
 8003af0:	701a      	strb	r2, [r3, #0]
					Display_Clear();
 8003af2:	f003 fc13 	bl	800731c <Display_Clear>
				}
				if(switchLeft()){
 8003af6:	f003 fd55 	bl	80075a4 <switchLeft>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d01c      	beq.n	8003b3a <myTask+0x1636>
					band_selected = 0;
 8003b00:	4baa      	ldr	r3, [pc, #680]	; (8003dac <myTask+0x18a8>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 8003b06:	4baa      	ldr	r3, [pc, #680]	; (8003db0 <myTask+0x18ac>)
 8003b08:	2201      	movs	r2, #1
 8003b0a:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003b0c:	4ba9      	ldr	r3, [pc, #676]	; (8003db4 <myTask+0x18b0>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003b12:	4ba9      	ldr	r3, [pc, #676]	; (8003db8 <myTask+0x18b4>)
 8003b14:	2200      	movs	r2, #0
 8003b16:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003b18:	4ba8      	ldr	r3, [pc, #672]	; (8003dbc <myTask+0x18b8>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003b1e:	4ba8      	ldr	r3, [pc, #672]	; (8003dc0 <myTask+0x18bc>)
 8003b20:	2200      	movs	r2, #0
 8003b22:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003b24:	4ba7      	ldr	r3, [pc, #668]	; (8003dc4 <myTask+0x18c0>)
 8003b26:	2200      	movs	r2, #0
 8003b28:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8003b2a:	4b9e      	ldr	r3, [pc, #632]	; (8003da4 <myTask+0x18a0>)
 8003b2c:	2206      	movs	r2, #6
 8003b2e:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003b30:	4b9d      	ldr	r3, [pc, #628]	; (8003da8 <myTask+0x18a4>)
 8003b32:	2209      	movs	r2, #9
 8003b34:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_gain;
				}
				break;
 8003b36:	f001 b9ff 	b.w	8004f38 <myTask+0x2a34>
				else if(switchRight()){
 8003b3a:	f003 fd5f 	bl	80075fc <switchRight>
 8003b3e:	4603      	mov	r3, r0
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	f001 81f9 	beq.w	8004f38 <myTask+0x2a34>
					band_selected = 0;
 8003b46:	4b99      	ldr	r3, [pc, #612]	; (8003dac <myTask+0x18a8>)
 8003b48:	2200      	movs	r2, #0
 8003b4a:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003b4c:	4b98      	ldr	r3, [pc, #608]	; (8003db0 <myTask+0x18ac>)
 8003b4e:	2200      	movs	r2, #0
 8003b50:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8003b52:	4b98      	ldr	r3, [pc, #608]	; (8003db4 <myTask+0x18b0>)
 8003b54:	2201      	movs	r2, #1
 8003b56:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003b58:	4b97      	ldr	r3, [pc, #604]	; (8003db8 <myTask+0x18b4>)
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003b5e:	4b97      	ldr	r3, [pc, #604]	; (8003dbc <myTask+0x18b8>)
 8003b60:	2200      	movs	r2, #0
 8003b62:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003b64:	4b96      	ldr	r3, [pc, #600]	; (8003dc0 <myTask+0x18bc>)
 8003b66:	2200      	movs	r2, #0
 8003b68:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003b6a:	4b96      	ldr	r3, [pc, #600]	; (8003dc4 <myTask+0x18c0>)
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8003b70:	4b8c      	ldr	r3, [pc, #560]	; (8003da4 <myTask+0x18a0>)
 8003b72:	2206      	movs	r2, #6
 8003b74:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8003b76:	4b8c      	ldr	r3, [pc, #560]	; (8003da8 <myTask+0x18a4>)
 8003b78:	220a      	movs	r2, #10
 8003b7a:	701a      	strb	r2, [r3, #0]
				break;
 8003b7c:	f001 b9dc 	b.w	8004f38 <myTask+0x2a34>

			case l_gain:
				if(encoderCW()){
 8003b80:	f003 fc7c 	bl	800747c <encoderCW>
 8003b84:	4603      	mov	r3, r0
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d060      	beq.n	8003c4c <myTask+0x1748>
					myPreset[EQ_preset].gain_L[EQ_band] += 0.5;
 8003b8a:	4b8f      	ldr	r3, [pc, #572]	; (8003dc8 <myTask+0x18c4>)
 8003b8c:	f993 3000 	ldrsb.w	r3, [r3]
 8003b90:	461a      	mov	r2, r3
 8003b92:	4b83      	ldr	r3, [pc, #524]	; (8003da0 <myTask+0x189c>)
 8003b94:	f993 3000 	ldrsb.w	r3, [r3]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	498c      	ldr	r1, [pc, #560]	; (8003dcc <myTask+0x18c8>)
 8003b9c:	4613      	mov	r3, r2
 8003b9e:	005b      	lsls	r3, r3, #1
 8003ba0:	4413      	add	r3, r2
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	1a9b      	subs	r3, r3, r2
 8003ba6:	4403      	add	r3, r0
 8003ba8:	3306      	adds	r3, #6
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	440b      	add	r3, r1
 8003bae:	edd3 7a00 	vldr	s15, [r3]
 8003bb2:	4b85      	ldr	r3, [pc, #532]	; (8003dc8 <myTask+0x18c4>)
 8003bb4:	f993 3000 	ldrsb.w	r3, [r3]
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4b79      	ldr	r3, [pc, #484]	; (8003da0 <myTask+0x189c>)
 8003bbc:	f993 3000 	ldrsb.w	r3, [r3]
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003bc6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003bca:	4980      	ldr	r1, [pc, #512]	; (8003dcc <myTask+0x18c8>)
 8003bcc:	4613      	mov	r3, r2
 8003bce:	005b      	lsls	r3, r3, #1
 8003bd0:	4413      	add	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	1a9b      	subs	r3, r3, r2
 8003bd6:	4403      	add	r3, r0
 8003bd8:	3306      	adds	r3, #6
 8003bda:	009b      	lsls	r3, r3, #2
 8003bdc:	440b      	add	r3, r1
 8003bde:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_L[EQ_band] > 24.0){
 8003be2:	4b79      	ldr	r3, [pc, #484]	; (8003dc8 <myTask+0x18c4>)
 8003be4:	f993 3000 	ldrsb.w	r3, [r3]
 8003be8:	461a      	mov	r2, r3
 8003bea:	4b6d      	ldr	r3, [pc, #436]	; (8003da0 <myTask+0x189c>)
 8003bec:	f993 3000 	ldrsb.w	r3, [r3]
 8003bf0:	4618      	mov	r0, r3
 8003bf2:	4976      	ldr	r1, [pc, #472]	; (8003dcc <myTask+0x18c8>)
 8003bf4:	4613      	mov	r3, r2
 8003bf6:	005b      	lsls	r3, r3, #1
 8003bf8:	4413      	add	r3, r2
 8003bfa:	00db      	lsls	r3, r3, #3
 8003bfc:	1a9b      	subs	r3, r3, r2
 8003bfe:	4403      	add	r3, r0
 8003c00:	3306      	adds	r3, #6
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	edd3 7a00 	vldr	s15, [r3]
 8003c0a:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003c0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c16:	dd13      	ble.n	8003c40 <myTask+0x173c>
						myPreset[EQ_preset].gain_L[EQ_band] = -24.0;
 8003c18:	4b6b      	ldr	r3, [pc, #428]	; (8003dc8 <myTask+0x18c4>)
 8003c1a:	f993 3000 	ldrsb.w	r3, [r3]
 8003c1e:	461a      	mov	r2, r3
 8003c20:	4b5f      	ldr	r3, [pc, #380]	; (8003da0 <myTask+0x189c>)
 8003c22:	f993 3000 	ldrsb.w	r3, [r3]
 8003c26:	4618      	mov	r0, r3
 8003c28:	4968      	ldr	r1, [pc, #416]	; (8003dcc <myTask+0x18c8>)
 8003c2a:	4613      	mov	r3, r2
 8003c2c:	005b      	lsls	r3, r3, #1
 8003c2e:	4413      	add	r3, r2
 8003c30:	00db      	lsls	r3, r3, #3
 8003c32:	1a9b      	subs	r3, r3, r2
 8003c34:	4403      	add	r3, r0
 8003c36:	3306      	adds	r3, #6
 8003c38:	009b      	lsls	r3, r3, #2
 8003c3a:	440b      	add	r3, r1
 8003c3c:	4a64      	ldr	r2, [pc, #400]	; (8003dd0 <myTask+0x18cc>)
 8003c3e:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003c40:	4b58      	ldr	r3, [pc, #352]	; (8003da4 <myTask+0x18a0>)
 8003c42:	2207      	movs	r2, #7
 8003c44:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003c46:	4b58      	ldr	r3, [pc, #352]	; (8003da8 <myTask+0x18a4>)
 8003c48:	2209      	movs	r2, #9
 8003c4a:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003c4c:	f003 fc4a 	bl	80074e4 <encoderCCW>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d060      	beq.n	8003d18 <myTask+0x1814>
					myPreset[EQ_preset].gain_L[EQ_band] -= 0.5;
 8003c56:	4b5c      	ldr	r3, [pc, #368]	; (8003dc8 <myTask+0x18c4>)
 8003c58:	f993 3000 	ldrsb.w	r3, [r3]
 8003c5c:	461a      	mov	r2, r3
 8003c5e:	4b50      	ldr	r3, [pc, #320]	; (8003da0 <myTask+0x189c>)
 8003c60:	f993 3000 	ldrsb.w	r3, [r3]
 8003c64:	4618      	mov	r0, r3
 8003c66:	4959      	ldr	r1, [pc, #356]	; (8003dcc <myTask+0x18c8>)
 8003c68:	4613      	mov	r3, r2
 8003c6a:	005b      	lsls	r3, r3, #1
 8003c6c:	4413      	add	r3, r2
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	1a9b      	subs	r3, r3, r2
 8003c72:	4403      	add	r3, r0
 8003c74:	3306      	adds	r3, #6
 8003c76:	009b      	lsls	r3, r3, #2
 8003c78:	440b      	add	r3, r1
 8003c7a:	edd3 7a00 	vldr	s15, [r3]
 8003c7e:	4b52      	ldr	r3, [pc, #328]	; (8003dc8 <myTask+0x18c4>)
 8003c80:	f993 3000 	ldrsb.w	r3, [r3]
 8003c84:	461a      	mov	r2, r3
 8003c86:	4b46      	ldr	r3, [pc, #280]	; (8003da0 <myTask+0x189c>)
 8003c88:	f993 3000 	ldrsb.w	r3, [r3]
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003c92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003c96:	494d      	ldr	r1, [pc, #308]	; (8003dcc <myTask+0x18c8>)
 8003c98:	4613      	mov	r3, r2
 8003c9a:	005b      	lsls	r3, r3, #1
 8003c9c:	4413      	add	r3, r2
 8003c9e:	00db      	lsls	r3, r3, #3
 8003ca0:	1a9b      	subs	r3, r3, r2
 8003ca2:	4403      	add	r3, r0
 8003ca4:	3306      	adds	r3, #6
 8003ca6:	009b      	lsls	r3, r3, #2
 8003ca8:	440b      	add	r3, r1
 8003caa:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_L[EQ_band] < -24.0){
 8003cae:	4b46      	ldr	r3, [pc, #280]	; (8003dc8 <myTask+0x18c4>)
 8003cb0:	f993 3000 	ldrsb.w	r3, [r3]
 8003cb4:	461a      	mov	r2, r3
 8003cb6:	4b3a      	ldr	r3, [pc, #232]	; (8003da0 <myTask+0x189c>)
 8003cb8:	f993 3000 	ldrsb.w	r3, [r3]
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	4943      	ldr	r1, [pc, #268]	; (8003dcc <myTask+0x18c8>)
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	005b      	lsls	r3, r3, #1
 8003cc4:	4413      	add	r3, r2
 8003cc6:	00db      	lsls	r3, r3, #3
 8003cc8:	1a9b      	subs	r3, r3, r2
 8003cca:	4403      	add	r3, r0
 8003ccc:	3306      	adds	r3, #6
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	440b      	add	r3, r1
 8003cd2:	edd3 7a00 	vldr	s15, [r3]
 8003cd6:	eebb 7a08 	vmov.f32	s14, #184	; 0xc1c00000 -24.0
 8003cda:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ce2:	d513      	bpl.n	8003d0c <myTask+0x1808>
						myPreset[EQ_preset].gain_L[EQ_band] = 24.0;
 8003ce4:	4b38      	ldr	r3, [pc, #224]	; (8003dc8 <myTask+0x18c4>)
 8003ce6:	f993 3000 	ldrsb.w	r3, [r3]
 8003cea:	461a      	mov	r2, r3
 8003cec:	4b2c      	ldr	r3, [pc, #176]	; (8003da0 <myTask+0x189c>)
 8003cee:	f993 3000 	ldrsb.w	r3, [r3]
 8003cf2:	4618      	mov	r0, r3
 8003cf4:	4935      	ldr	r1, [pc, #212]	; (8003dcc <myTask+0x18c8>)
 8003cf6:	4613      	mov	r3, r2
 8003cf8:	005b      	lsls	r3, r3, #1
 8003cfa:	4413      	add	r3, r2
 8003cfc:	00db      	lsls	r3, r3, #3
 8003cfe:	1a9b      	subs	r3, r3, r2
 8003d00:	4403      	add	r3, r0
 8003d02:	3306      	adds	r3, #6
 8003d04:	009b      	lsls	r3, r3, #2
 8003d06:	440b      	add	r3, r1
 8003d08:	4a32      	ldr	r2, [pc, #200]	; (8003dd4 <myTask+0x18d0>)
 8003d0a:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003d0c:	4b25      	ldr	r3, [pc, #148]	; (8003da4 <myTask+0x18a0>)
 8003d0e:	2207      	movs	r2, #7
 8003d10:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 8003d12:	4b25      	ldr	r3, [pc, #148]	; (8003da8 <myTask+0x18a4>)
 8003d14:	2209      	movs	r2, #9
 8003d16:	701a      	strb	r2, [r3, #0]
				}

				if(switchUp()){
 8003d18:	f003 fc9c 	bl	8007654 <switchUp>
 8003d1c:	4603      	mov	r3, r0
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d01c      	beq.n	8003d5c <myTask+0x1858>
					band_selected = 1;
 8003d22:	4b22      	ldr	r3, [pc, #136]	; (8003dac <myTask+0x18a8>)
 8003d24:	2201      	movs	r2, #1
 8003d26:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003d28:	4b21      	ldr	r3, [pc, #132]	; (8003db0 <myTask+0x18ac>)
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003d2e:	4b21      	ldr	r3, [pc, #132]	; (8003db4 <myTask+0x18b0>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003d34:	4b20      	ldr	r3, [pc, #128]	; (8003db8 <myTask+0x18b4>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003d3a:	4b20      	ldr	r3, [pc, #128]	; (8003dbc <myTask+0x18b8>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003d40:	4b1f      	ldr	r3, [pc, #124]	; (8003dc0 <myTask+0x18bc>)
 8003d42:	2200      	movs	r2, #0
 8003d44:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003d46:	4b1f      	ldr	r3, [pc, #124]	; (8003dc4 <myTask+0x18c0>)
 8003d48:	2200      	movs	r2, #0
 8003d4a:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8003d4c:	4b15      	ldr	r3, [pc, #84]	; (8003da4 <myTask+0x18a0>)
 8003d4e:	2206      	movs	r2, #6
 8003d50:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003d52:	4b15      	ldr	r3, [pc, #84]	; (8003da8 <myTask+0x18a4>)
 8003d54:	2208      	movs	r2, #8
 8003d56:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_gain;
				}
				break;
 8003d58:	f001 b8f0 	b.w	8004f3c <myTask+0x2a38>
				else if(switchDown()){
 8003d5c:	f003 fbf6 	bl	800754c <switchDown>
 8003d60:	4603      	mov	r3, r0
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d038      	beq.n	8003dd8 <myTask+0x18d4>
					band_selected = 0;
 8003d66:	4b11      	ldr	r3, [pc, #68]	; (8003dac <myTask+0x18a8>)
 8003d68:	2200      	movs	r2, #0
 8003d6a:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003d6c:	4b10      	ldr	r3, [pc, #64]	; (8003db0 <myTask+0x18ac>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003d72:	4b10      	ldr	r3, [pc, #64]	; (8003db4 <myTask+0x18b0>)
 8003d74:	2200      	movs	r2, #0
 8003d76:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8003d78:	4b0f      	ldr	r3, [pc, #60]	; (8003db8 <myTask+0x18b4>)
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003d7e:	4b0f      	ldr	r3, [pc, #60]	; (8003dbc <myTask+0x18b8>)
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003d84:	4b0e      	ldr	r3, [pc, #56]	; (8003dc0 <myTask+0x18bc>)
 8003d86:	2200      	movs	r2, #0
 8003d88:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003d8a:	4b0e      	ldr	r3, [pc, #56]	; (8003dc4 <myTask+0x18c0>)
 8003d8c:	2200      	movs	r2, #0
 8003d8e:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8003d90:	4b04      	ldr	r3, [pc, #16]	; (8003da4 <myTask+0x18a0>)
 8003d92:	2206      	movs	r2, #6
 8003d94:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8003d96:	4b04      	ldr	r3, [pc, #16]	; (8003da8 <myTask+0x18a4>)
 8003d98:	220b      	movs	r2, #11
 8003d9a:	701a      	strb	r2, [r3, #0]
				break;
 8003d9c:	f001 b8ce 	b.w	8004f3c <myTask+0x2a38>
 8003da0:	20000ce0 	.word	0x20000ce0
 8003da4:	2000064c 	.word	0x2000064c
 8003da8:	20000001 	.word	0x20000001
 8003dac:	20000002 	.word	0x20000002
 8003db0:	2000021f 	.word	0x2000021f
 8003db4:	20000220 	.word	0x20000220
 8003db8:	20000221 	.word	0x20000221
 8003dbc:	20000222 	.word	0x20000222
 8003dc0:	20000223 	.word	0x20000223
 8003dc4:	20000224 	.word	0x20000224
 8003dc8:	200006ae 	.word	0x200006ae
 8003dcc:	200008e0 	.word	0x200008e0
 8003dd0:	c1c00000 	.word	0xc1c00000
 8003dd4:	41c00000 	.word	0x41c00000
				else if(switchLeft() || switchRight()){
 8003dd8:	f003 fbe4 	bl	80075a4 <switchLeft>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d105      	bne.n	8003dee <myTask+0x18ea>
 8003de2:	f003 fc0b 	bl	80075fc <switchRight>
 8003de6:	4603      	mov	r3, r0
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	f001 80a7 	beq.w	8004f3c <myTask+0x2a38>
					band_selected = 0;
 8003dee:	4bd0      	ldr	r3, [pc, #832]	; (8004130 <myTask+0x1c2c>)
 8003df0:	2200      	movs	r2, #0
 8003df2:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003df4:	4bcf      	ldr	r3, [pc, #828]	; (8004134 <myTask+0x1c30>)
 8003df6:	2200      	movs	r2, #0
 8003df8:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8003dfa:	4bcf      	ldr	r3, [pc, #828]	; (8004138 <myTask+0x1c34>)
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003e00:	4bce      	ldr	r3, [pc, #824]	; (800413c <myTask+0x1c38>)
 8003e02:	2200      	movs	r2, #0
 8003e04:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003e06:	4bce      	ldr	r3, [pc, #824]	; (8004140 <myTask+0x1c3c>)
 8003e08:	2200      	movs	r2, #0
 8003e0a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003e0c:	4bcd      	ldr	r3, [pc, #820]	; (8004144 <myTask+0x1c40>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003e12:	4bcd      	ldr	r3, [pc, #820]	; (8004148 <myTask+0x1c44>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8003e18:	4bcc      	ldr	r3, [pc, #816]	; (800414c <myTask+0x1c48>)
 8003e1a:	2206      	movs	r2, #6
 8003e1c:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8003e1e:	4bcc      	ldr	r3, [pc, #816]	; (8004150 <myTask+0x1c4c>)
 8003e20:	220a      	movs	r2, #10
 8003e22:	701a      	strb	r2, [r3, #0]
				break;
 8003e24:	f001 b88a 	b.w	8004f3c <myTask+0x2a38>

			case r_gain:
				if(encoderCW()){
 8003e28:	f003 fb28 	bl	800747c <encoderCW>
 8003e2c:	4603      	mov	r3, r0
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d060      	beq.n	8003ef4 <myTask+0x19f0>
					myPreset[EQ_preset].gain_R[EQ_band] += 0.5;
 8003e32:	4bc8      	ldr	r3, [pc, #800]	; (8004154 <myTask+0x1c50>)
 8003e34:	f993 3000 	ldrsb.w	r3, [r3]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	4bc7      	ldr	r3, [pc, #796]	; (8004158 <myTask+0x1c54>)
 8003e3c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e40:	4618      	mov	r0, r3
 8003e42:	49c6      	ldr	r1, [pc, #792]	; (800415c <myTask+0x1c58>)
 8003e44:	4613      	mov	r3, r2
 8003e46:	005b      	lsls	r3, r3, #1
 8003e48:	4413      	add	r3, r2
 8003e4a:	00db      	lsls	r3, r3, #3
 8003e4c:	1a9b      	subs	r3, r3, r2
 8003e4e:	4403      	add	r3, r0
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	3304      	adds	r3, #4
 8003e56:	edd3 7a00 	vldr	s15, [r3]
 8003e5a:	4bbe      	ldr	r3, [pc, #760]	; (8004154 <myTask+0x1c50>)
 8003e5c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e60:	461a      	mov	r2, r3
 8003e62:	4bbd      	ldr	r3, [pc, #756]	; (8004158 <myTask+0x1c54>)
 8003e64:	f993 3000 	ldrsb.w	r3, [r3]
 8003e68:	4618      	mov	r0, r3
 8003e6a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003e6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003e72:	49ba      	ldr	r1, [pc, #744]	; (800415c <myTask+0x1c58>)
 8003e74:	4613      	mov	r3, r2
 8003e76:	005b      	lsls	r3, r3, #1
 8003e78:	4413      	add	r3, r2
 8003e7a:	00db      	lsls	r3, r3, #3
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	4403      	add	r3, r0
 8003e80:	009b      	lsls	r3, r3, #2
 8003e82:	440b      	add	r3, r1
 8003e84:	3304      	adds	r3, #4
 8003e86:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_R[EQ_band] > 24.0){
 8003e8a:	4bb2      	ldr	r3, [pc, #712]	; (8004154 <myTask+0x1c50>)
 8003e8c:	f993 3000 	ldrsb.w	r3, [r3]
 8003e90:	461a      	mov	r2, r3
 8003e92:	4bb1      	ldr	r3, [pc, #708]	; (8004158 <myTask+0x1c54>)
 8003e94:	f993 3000 	ldrsb.w	r3, [r3]
 8003e98:	4618      	mov	r0, r3
 8003e9a:	49b0      	ldr	r1, [pc, #704]	; (800415c <myTask+0x1c58>)
 8003e9c:	4613      	mov	r3, r2
 8003e9e:	005b      	lsls	r3, r3, #1
 8003ea0:	4413      	add	r3, r2
 8003ea2:	00db      	lsls	r3, r3, #3
 8003ea4:	1a9b      	subs	r3, r3, r2
 8003ea6:	4403      	add	r3, r0
 8003ea8:	009b      	lsls	r3, r3, #2
 8003eaa:	440b      	add	r3, r1
 8003eac:	3304      	adds	r3, #4
 8003eae:	edd3 7a00 	vldr	s15, [r3]
 8003eb2:	eeb3 7a08 	vmov.f32	s14, #56	; 0x41c00000  24.0
 8003eb6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003eba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ebe:	dd13      	ble.n	8003ee8 <myTask+0x19e4>
						myPreset[EQ_preset].gain_R[EQ_band] = -24.0;
 8003ec0:	4ba4      	ldr	r3, [pc, #656]	; (8004154 <myTask+0x1c50>)
 8003ec2:	f993 3000 	ldrsb.w	r3, [r3]
 8003ec6:	461a      	mov	r2, r3
 8003ec8:	4ba3      	ldr	r3, [pc, #652]	; (8004158 <myTask+0x1c54>)
 8003eca:	f993 3000 	ldrsb.w	r3, [r3]
 8003ece:	4618      	mov	r0, r3
 8003ed0:	49a2      	ldr	r1, [pc, #648]	; (800415c <myTask+0x1c58>)
 8003ed2:	4613      	mov	r3, r2
 8003ed4:	005b      	lsls	r3, r3, #1
 8003ed6:	4413      	add	r3, r2
 8003ed8:	00db      	lsls	r3, r3, #3
 8003eda:	1a9b      	subs	r3, r3, r2
 8003edc:	4403      	add	r3, r0
 8003ede:	009b      	lsls	r3, r3, #2
 8003ee0:	440b      	add	r3, r1
 8003ee2:	3304      	adds	r3, #4
 8003ee4:	4a9e      	ldr	r2, [pc, #632]	; (8004160 <myTask+0x1c5c>)
 8003ee6:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003ee8:	4b98      	ldr	r3, [pc, #608]	; (800414c <myTask+0x1c48>)
 8003eea:	2207      	movs	r2, #7
 8003eec:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8003eee:	4b98      	ldr	r3, [pc, #608]	; (8004150 <myTask+0x1c4c>)
 8003ef0:	220a      	movs	r2, #10
 8003ef2:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8003ef4:	f003 faf6 	bl	80074e4 <encoderCCW>
 8003ef8:	4603      	mov	r3, r0
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d060      	beq.n	8003fc0 <myTask+0x1abc>
					myPreset[EQ_preset].gain_R[EQ_band] -= 0.5;
 8003efe:	4b95      	ldr	r3, [pc, #596]	; (8004154 <myTask+0x1c50>)
 8003f00:	f993 3000 	ldrsb.w	r3, [r3]
 8003f04:	461a      	mov	r2, r3
 8003f06:	4b94      	ldr	r3, [pc, #592]	; (8004158 <myTask+0x1c54>)
 8003f08:	f993 3000 	ldrsb.w	r3, [r3]
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	4993      	ldr	r1, [pc, #588]	; (800415c <myTask+0x1c58>)
 8003f10:	4613      	mov	r3, r2
 8003f12:	005b      	lsls	r3, r3, #1
 8003f14:	4413      	add	r3, r2
 8003f16:	00db      	lsls	r3, r3, #3
 8003f18:	1a9b      	subs	r3, r3, r2
 8003f1a:	4403      	add	r3, r0
 8003f1c:	009b      	lsls	r3, r3, #2
 8003f1e:	440b      	add	r3, r1
 8003f20:	3304      	adds	r3, #4
 8003f22:	edd3 7a00 	vldr	s15, [r3]
 8003f26:	4b8b      	ldr	r3, [pc, #556]	; (8004154 <myTask+0x1c50>)
 8003f28:	f993 3000 	ldrsb.w	r3, [r3]
 8003f2c:	461a      	mov	r2, r3
 8003f2e:	4b8a      	ldr	r3, [pc, #552]	; (8004158 <myTask+0x1c54>)
 8003f30:	f993 3000 	ldrsb.w	r3, [r3]
 8003f34:	4618      	mov	r0, r3
 8003f36:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8003f3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003f3e:	4987      	ldr	r1, [pc, #540]	; (800415c <myTask+0x1c58>)
 8003f40:	4613      	mov	r3, r2
 8003f42:	005b      	lsls	r3, r3, #1
 8003f44:	4413      	add	r3, r2
 8003f46:	00db      	lsls	r3, r3, #3
 8003f48:	1a9b      	subs	r3, r3, r2
 8003f4a:	4403      	add	r3, r0
 8003f4c:	009b      	lsls	r3, r3, #2
 8003f4e:	440b      	add	r3, r1
 8003f50:	3304      	adds	r3, #4
 8003f52:	edc3 7a00 	vstr	s15, [r3]
					if(myPreset[EQ_preset].gain_R[EQ_band] < -24.0){
 8003f56:	4b7f      	ldr	r3, [pc, #508]	; (8004154 <myTask+0x1c50>)
 8003f58:	f993 3000 	ldrsb.w	r3, [r3]
 8003f5c:	461a      	mov	r2, r3
 8003f5e:	4b7e      	ldr	r3, [pc, #504]	; (8004158 <myTask+0x1c54>)
 8003f60:	f993 3000 	ldrsb.w	r3, [r3]
 8003f64:	4618      	mov	r0, r3
 8003f66:	497d      	ldr	r1, [pc, #500]	; (800415c <myTask+0x1c58>)
 8003f68:	4613      	mov	r3, r2
 8003f6a:	005b      	lsls	r3, r3, #1
 8003f6c:	4413      	add	r3, r2
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	1a9b      	subs	r3, r3, r2
 8003f72:	4403      	add	r3, r0
 8003f74:	009b      	lsls	r3, r3, #2
 8003f76:	440b      	add	r3, r1
 8003f78:	3304      	adds	r3, #4
 8003f7a:	edd3 7a00 	vldr	s15, [r3]
 8003f7e:	eebb 7a08 	vmov.f32	s14, #184	; 0xc1c00000 -24.0
 8003f82:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003f86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f8a:	d513      	bpl.n	8003fb4 <myTask+0x1ab0>
						myPreset[EQ_preset].gain_R[EQ_band] = 24.0;
 8003f8c:	4b71      	ldr	r3, [pc, #452]	; (8004154 <myTask+0x1c50>)
 8003f8e:	f993 3000 	ldrsb.w	r3, [r3]
 8003f92:	461a      	mov	r2, r3
 8003f94:	4b70      	ldr	r3, [pc, #448]	; (8004158 <myTask+0x1c54>)
 8003f96:	f993 3000 	ldrsb.w	r3, [r3]
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	496f      	ldr	r1, [pc, #444]	; (800415c <myTask+0x1c58>)
 8003f9e:	4613      	mov	r3, r2
 8003fa0:	005b      	lsls	r3, r3, #1
 8003fa2:	4413      	add	r3, r2
 8003fa4:	00db      	lsls	r3, r3, #3
 8003fa6:	1a9b      	subs	r3, r3, r2
 8003fa8:	4403      	add	r3, r0
 8003faa:	009b      	lsls	r3, r3, #2
 8003fac:	440b      	add	r3, r1
 8003fae:	3304      	adds	r3, #4
 8003fb0:	4a6c      	ldr	r2, [pc, #432]	; (8004164 <myTask+0x1c60>)
 8003fb2:	601a      	str	r2, [r3, #0]
					}
					state_home = display_setting;
 8003fb4:	4b65      	ldr	r3, [pc, #404]	; (800414c <myTask+0x1c48>)
 8003fb6:	2207      	movs	r2, #7
 8003fb8:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8003fba:	4b65      	ldr	r3, [pc, #404]	; (8004150 <myTask+0x1c4c>)
 8003fbc:	220a      	movs	r2, #10
 8003fbe:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8003fc0:	f003 fb48 	bl	8007654 <switchUp>
 8003fc4:	4603      	mov	r3, r0
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d01c      	beq.n	8004004 <myTask+0x1b00>
					band_selected = 1;
 8003fca:	4b59      	ldr	r3, [pc, #356]	; (8004130 <myTask+0x1c2c>)
 8003fcc:	2201      	movs	r2, #1
 8003fce:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8003fd0:	4b58      	ldr	r3, [pc, #352]	; (8004134 <myTask+0x1c30>)
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8003fd6:	4b58      	ldr	r3, [pc, #352]	; (8004138 <myTask+0x1c34>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8003fdc:	4b57      	ldr	r3, [pc, #348]	; (800413c <myTask+0x1c38>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8003fe2:	4b57      	ldr	r3, [pc, #348]	; (8004140 <myTask+0x1c3c>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8003fe8:	4b56      	ldr	r3, [pc, #344]	; (8004144 <myTask+0x1c40>)
 8003fea:	2200      	movs	r2, #0
 8003fec:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8003fee:	4b56      	ldr	r3, [pc, #344]	; (8004148 <myTask+0x1c44>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8003ff4:	4b55      	ldr	r3, [pc, #340]	; (800414c <myTask+0x1c48>)
 8003ff6:	2206      	movs	r2, #6
 8003ff8:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8003ffa:	4b55      	ldr	r3, [pc, #340]	; (8004150 <myTask+0x1c4c>)
 8003ffc:	2208      	movs	r2, #8
 8003ffe:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_gain;
				}
				break;
 8004000:	f000 bf9e 	b.w	8004f40 <myTask+0x2a3c>
				else if(switchDown()){
 8004004:	f003 faa2 	bl	800754c <switchDown>
 8004008:	4603      	mov	r3, r0
 800400a:	2b00      	cmp	r3, #0
 800400c:	d01c      	beq.n	8004048 <myTask+0x1b44>
					band_selected = 0;
 800400e:	4b48      	ldr	r3, [pc, #288]	; (8004130 <myTask+0x1c2c>)
 8004010:	2200      	movs	r2, #0
 8004012:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004014:	4b47      	ldr	r3, [pc, #284]	; (8004134 <myTask+0x1c30>)
 8004016:	2200      	movs	r2, #0
 8004018:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 800401a:	4b47      	ldr	r3, [pc, #284]	; (8004138 <myTask+0x1c34>)
 800401c:	2200      	movs	r2, #0
 800401e:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004020:	4b46      	ldr	r3, [pc, #280]	; (800413c <myTask+0x1c38>)
 8004022:	2200      	movs	r2, #0
 8004024:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 8004026:	4b46      	ldr	r3, [pc, #280]	; (8004140 <myTask+0x1c3c>)
 8004028:	2201      	movs	r2, #1
 800402a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 800402c:	4b45      	ldr	r3, [pc, #276]	; (8004144 <myTask+0x1c40>)
 800402e:	2200      	movs	r2, #0
 8004030:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004032:	4b45      	ldr	r3, [pc, #276]	; (8004148 <myTask+0x1c44>)
 8004034:	2200      	movs	r2, #0
 8004036:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004038:	4b44      	ldr	r3, [pc, #272]	; (800414c <myTask+0x1c48>)
 800403a:	2206      	movs	r2, #6
 800403c:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 800403e:	4b44      	ldr	r3, [pc, #272]	; (8004150 <myTask+0x1c4c>)
 8004040:	220c      	movs	r2, #12
 8004042:	701a      	strb	r2, [r3, #0]
				break;
 8004044:	f000 bf7c 	b.w	8004f40 <myTask+0x2a3c>
				else if(switchLeft() || switchRight()){
 8004048:	f003 faac 	bl	80075a4 <switchLeft>
 800404c:	4603      	mov	r3, r0
 800404e:	2b00      	cmp	r3, #0
 8004050:	d105      	bne.n	800405e <myTask+0x1b5a>
 8004052:	f003 fad3 	bl	80075fc <switchRight>
 8004056:	4603      	mov	r3, r0
 8004058:	2b00      	cmp	r3, #0
 800405a:	f000 8771 	beq.w	8004f40 <myTask+0x2a3c>
					band_selected = 0;
 800405e:	4b34      	ldr	r3, [pc, #208]	; (8004130 <myTask+0x1c2c>)
 8004060:	2200      	movs	r2, #0
 8004062:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 8004064:	4b33      	ldr	r3, [pc, #204]	; (8004134 <myTask+0x1c30>)
 8004066:	2201      	movs	r2, #1
 8004068:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 800406a:	4b33      	ldr	r3, [pc, #204]	; (8004138 <myTask+0x1c34>)
 800406c:	2200      	movs	r2, #0
 800406e:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004070:	4b32      	ldr	r3, [pc, #200]	; (800413c <myTask+0x1c38>)
 8004072:	2200      	movs	r2, #0
 8004074:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004076:	4b32      	ldr	r3, [pc, #200]	; (8004140 <myTask+0x1c3c>)
 8004078:	2200      	movs	r2, #0
 800407a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 800407c:	4b31      	ldr	r3, [pc, #196]	; (8004144 <myTask+0x1c40>)
 800407e:	2200      	movs	r2, #0
 8004080:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004082:	4b31      	ldr	r3, [pc, #196]	; (8004148 <myTask+0x1c44>)
 8004084:	2200      	movs	r2, #0
 8004086:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004088:	4b30      	ldr	r3, [pc, #192]	; (800414c <myTask+0x1c48>)
 800408a:	2206      	movs	r2, #6
 800408c:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 800408e:	4b30      	ldr	r3, [pc, #192]	; (8004150 <myTask+0x1c4c>)
 8004090:	2209      	movs	r2, #9
 8004092:	701a      	strb	r2, [r3, #0]
				break;
 8004094:	f000 bf54 	b.w	8004f40 <myTask+0x2a3c>

			case l_fc:
				if(encoderCW()){
 8004098:	f003 f9f0 	bl	800747c <encoderCW>
 800409c:	4603      	mov	r3, r0
 800409e:	2b00      	cmp	r3, #0
 80040a0:	f000 8107 	beq.w	80042b2 <myTask+0x1dae>
					if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80040a4:	4b2b      	ldr	r3, [pc, #172]	; (8004154 <myTask+0x1c50>)
 80040a6:	f993 3000 	ldrsb.w	r3, [r3]
 80040aa:	461a      	mov	r2, r3
 80040ac:	4b2a      	ldr	r3, [pc, #168]	; (8004158 <myTask+0x1c54>)
 80040ae:	f993 3000 	ldrsb.w	r3, [r3]
 80040b2:	4618      	mov	r0, r3
 80040b4:	4929      	ldr	r1, [pc, #164]	; (800415c <myTask+0x1c58>)
 80040b6:	4613      	mov	r3, r2
 80040b8:	005b      	lsls	r3, r3, #1
 80040ba:	4413      	add	r3, r2
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	1a9b      	subs	r3, r3, r2
 80040c0:	4403      	add	r3, r0
 80040c2:	3310      	adds	r3, #16
 80040c4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80040c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80040cc:	d34e      	bcc.n	800416c <myTask+0x1c68>
						myPreset[EQ_preset].fc_L[EQ_band] += 100.0000000f;
 80040ce:	4b21      	ldr	r3, [pc, #132]	; (8004154 <myTask+0x1c50>)
 80040d0:	f993 3000 	ldrsb.w	r3, [r3]
 80040d4:	461a      	mov	r2, r3
 80040d6:	4b20      	ldr	r3, [pc, #128]	; (8004158 <myTask+0x1c54>)
 80040d8:	f993 3000 	ldrsb.w	r3, [r3]
 80040dc:	4618      	mov	r0, r3
 80040de:	491f      	ldr	r1, [pc, #124]	; (800415c <myTask+0x1c58>)
 80040e0:	4613      	mov	r3, r2
 80040e2:	005b      	lsls	r3, r3, #1
 80040e4:	4413      	add	r3, r2
 80040e6:	00db      	lsls	r3, r3, #3
 80040e8:	1a9b      	subs	r3, r3, r2
 80040ea:	4403      	add	r3, r0
 80040ec:	3310      	adds	r3, #16
 80040ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80040f2:	ee07 3a90 	vmov	s15, r3
 80040f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040fa:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8004168 <myTask+0x1c64>
 80040fe:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004102:	4b14      	ldr	r3, [pc, #80]	; (8004154 <myTask+0x1c50>)
 8004104:	f993 3000 	ldrsb.w	r3, [r3]
 8004108:	461a      	mov	r2, r3
 800410a:	4b13      	ldr	r3, [pc, #76]	; (8004158 <myTask+0x1c54>)
 800410c:	f993 3000 	ldrsb.w	r3, [r3]
 8004110:	4618      	mov	r0, r3
 8004112:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004116:	ee17 4a90 	vmov	r4, s15
 800411a:	4910      	ldr	r1, [pc, #64]	; (800415c <myTask+0x1c58>)
 800411c:	4613      	mov	r3, r2
 800411e:	005b      	lsls	r3, r3, #1
 8004120:	4413      	add	r3, r2
 8004122:	00db      	lsls	r3, r3, #3
 8004124:	1a9b      	subs	r3, r3, r2
 8004126:	4403      	add	r3, r0
 8004128:	3310      	adds	r3, #16
 800412a:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 800412e:	e092      	b.n	8004256 <myTask+0x1d52>
 8004130:	20000002 	.word	0x20000002
 8004134:	2000021f 	.word	0x2000021f
 8004138:	20000220 	.word	0x20000220
 800413c:	20000221 	.word	0x20000221
 8004140:	20000222 	.word	0x20000222
 8004144:	20000223 	.word	0x20000223
 8004148:	20000224 	.word	0x20000224
 800414c:	2000064c 	.word	0x2000064c
 8004150:	20000001 	.word	0x20000001
 8004154:	200006ae 	.word	0x200006ae
 8004158:	20000ce0 	.word	0x20000ce0
 800415c:	200008e0 	.word	0x200008e0
 8004160:	c1c00000 	.word	0xc1c00000
 8004164:	41c00000 	.word	0x41c00000
 8004168:	42c80000 	.word	0x42c80000
					}
					else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 800416c:	4b99      	ldr	r3, [pc, #612]	; (80043d4 <myTask+0x1ed0>)
 800416e:	f993 3000 	ldrsb.w	r3, [r3]
 8004172:	461a      	mov	r2, r3
 8004174:	4b98      	ldr	r3, [pc, #608]	; (80043d8 <myTask+0x1ed4>)
 8004176:	f993 3000 	ldrsb.w	r3, [r3]
 800417a:	4618      	mov	r0, r3
 800417c:	4997      	ldr	r1, [pc, #604]	; (80043dc <myTask+0x1ed8>)
 800417e:	4613      	mov	r3, r2
 8004180:	005b      	lsls	r3, r3, #1
 8004182:	4413      	add	r3, r2
 8004184:	00db      	lsls	r3, r3, #3
 8004186:	1a9b      	subs	r3, r3, r2
 8004188:	4403      	add	r3, r0
 800418a:	3310      	adds	r3, #16
 800418c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004190:	2b63      	cmp	r3, #99	; 0x63
 8004192:	d930      	bls.n	80041f6 <myTask+0x1cf2>
						myPreset[EQ_preset].fc_L[EQ_band] += 10.0000000f;
 8004194:	4b8f      	ldr	r3, [pc, #572]	; (80043d4 <myTask+0x1ed0>)
 8004196:	f993 3000 	ldrsb.w	r3, [r3]
 800419a:	461a      	mov	r2, r3
 800419c:	4b8e      	ldr	r3, [pc, #568]	; (80043d8 <myTask+0x1ed4>)
 800419e:	f993 3000 	ldrsb.w	r3, [r3]
 80041a2:	4618      	mov	r0, r3
 80041a4:	498d      	ldr	r1, [pc, #564]	; (80043dc <myTask+0x1ed8>)
 80041a6:	4613      	mov	r3, r2
 80041a8:	005b      	lsls	r3, r3, #1
 80041aa:	4413      	add	r3, r2
 80041ac:	00db      	lsls	r3, r3, #3
 80041ae:	1a9b      	subs	r3, r3, r2
 80041b0:	4403      	add	r3, r0
 80041b2:	3310      	adds	r3, #16
 80041b4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80041b8:	ee07 3a90 	vmov	s15, r3
 80041bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041c0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041c4:	ee77 7a87 	vadd.f32	s15, s15, s14
 80041c8:	4b82      	ldr	r3, [pc, #520]	; (80043d4 <myTask+0x1ed0>)
 80041ca:	f993 3000 	ldrsb.w	r3, [r3]
 80041ce:	461a      	mov	r2, r3
 80041d0:	4b81      	ldr	r3, [pc, #516]	; (80043d8 <myTask+0x1ed4>)
 80041d2:	f993 3000 	ldrsb.w	r3, [r3]
 80041d6:	4618      	mov	r0, r3
 80041d8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041dc:	ee17 4a90 	vmov	r4, s15
 80041e0:	497e      	ldr	r1, [pc, #504]	; (80043dc <myTask+0x1ed8>)
 80041e2:	4613      	mov	r3, r2
 80041e4:	005b      	lsls	r3, r3, #1
 80041e6:	4413      	add	r3, r2
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	1a9b      	subs	r3, r3, r2
 80041ec:	4403      	add	r3, r0
 80041ee:	3310      	adds	r3, #16
 80041f0:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80041f4:	e02f      	b.n	8004256 <myTask+0x1d52>
					}
					else{
						myPreset[EQ_preset].fc_L[EQ_band] += 1.0000000f;
 80041f6:	4b77      	ldr	r3, [pc, #476]	; (80043d4 <myTask+0x1ed0>)
 80041f8:	f993 3000 	ldrsb.w	r3, [r3]
 80041fc:	461a      	mov	r2, r3
 80041fe:	4b76      	ldr	r3, [pc, #472]	; (80043d8 <myTask+0x1ed4>)
 8004200:	f993 3000 	ldrsb.w	r3, [r3]
 8004204:	4618      	mov	r0, r3
 8004206:	4975      	ldr	r1, [pc, #468]	; (80043dc <myTask+0x1ed8>)
 8004208:	4613      	mov	r3, r2
 800420a:	005b      	lsls	r3, r3, #1
 800420c:	4413      	add	r3, r2
 800420e:	00db      	lsls	r3, r3, #3
 8004210:	1a9b      	subs	r3, r3, r2
 8004212:	4403      	add	r3, r0
 8004214:	3310      	adds	r3, #16
 8004216:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004222:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004226:	ee77 7a87 	vadd.f32	s15, s15, s14
 800422a:	4b6a      	ldr	r3, [pc, #424]	; (80043d4 <myTask+0x1ed0>)
 800422c:	f993 3000 	ldrsb.w	r3, [r3]
 8004230:	461a      	mov	r2, r3
 8004232:	4b69      	ldr	r3, [pc, #420]	; (80043d8 <myTask+0x1ed4>)
 8004234:	f993 3000 	ldrsb.w	r3, [r3]
 8004238:	4618      	mov	r0, r3
 800423a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800423e:	ee17 4a90 	vmov	r4, s15
 8004242:	4966      	ldr	r1, [pc, #408]	; (80043dc <myTask+0x1ed8>)
 8004244:	4613      	mov	r3, r2
 8004246:	005b      	lsls	r3, r3, #1
 8004248:	4413      	add	r3, r2
 800424a:	00db      	lsls	r3, r3, #3
 800424c:	1a9b      	subs	r3, r3, r2
 800424e:	4403      	add	r3, r0
 8004250:	3310      	adds	r3, #16
 8004252:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
					}

					if(myPreset[EQ_preset].fc_L[EQ_band] > 16000){
 8004256:	4b5f      	ldr	r3, [pc, #380]	; (80043d4 <myTask+0x1ed0>)
 8004258:	f993 3000 	ldrsb.w	r3, [r3]
 800425c:	461a      	mov	r2, r3
 800425e:	4b5e      	ldr	r3, [pc, #376]	; (80043d8 <myTask+0x1ed4>)
 8004260:	f993 3000 	ldrsb.w	r3, [r3]
 8004264:	4618      	mov	r0, r3
 8004266:	495d      	ldr	r1, [pc, #372]	; (80043dc <myTask+0x1ed8>)
 8004268:	4613      	mov	r3, r2
 800426a:	005b      	lsls	r3, r3, #1
 800426c:	4413      	add	r3, r2
 800426e:	00db      	lsls	r3, r3, #3
 8004270:	1a9b      	subs	r3, r3, r2
 8004272:	4403      	add	r3, r0
 8004274:	3310      	adds	r3, #16
 8004276:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800427a:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 800427e:	d912      	bls.n	80042a6 <myTask+0x1da2>
						myPreset[EQ_preset].fc_L[EQ_band] = 50;
 8004280:	4b54      	ldr	r3, [pc, #336]	; (80043d4 <myTask+0x1ed0>)
 8004282:	f993 3000 	ldrsb.w	r3, [r3]
 8004286:	461a      	mov	r2, r3
 8004288:	4b53      	ldr	r3, [pc, #332]	; (80043d8 <myTask+0x1ed4>)
 800428a:	f993 3000 	ldrsb.w	r3, [r3]
 800428e:	4618      	mov	r0, r3
 8004290:	4952      	ldr	r1, [pc, #328]	; (80043dc <myTask+0x1ed8>)
 8004292:	4613      	mov	r3, r2
 8004294:	005b      	lsls	r3, r3, #1
 8004296:	4413      	add	r3, r2
 8004298:	00db      	lsls	r3, r3, #3
 800429a:	1a9b      	subs	r3, r3, r2
 800429c:	4403      	add	r3, r0
 800429e:	3310      	adds	r3, #16
 80042a0:	2232      	movs	r2, #50	; 0x32
 80042a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					}

					state_home = display_setting;
 80042a6:	4b4e      	ldr	r3, [pc, #312]	; (80043e0 <myTask+0x1edc>)
 80042a8:	2207      	movs	r2, #7
 80042aa:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 80042ac:	4b4d      	ldr	r3, [pc, #308]	; (80043e4 <myTask+0x1ee0>)
 80042ae:	220b      	movs	r2, #11
 80042b0:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 80042b2:	f003 f917 	bl	80074e4 <encoderCCW>
 80042b6:	4603      	mov	r3, r0
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	f000 80f5 	beq.w	80044a8 <myTask+0x1fa4>
					if(myPreset[EQ_preset].fc_L[EQ_band] >= 1000){
 80042be:	4b45      	ldr	r3, [pc, #276]	; (80043d4 <myTask+0x1ed0>)
 80042c0:	f993 3000 	ldrsb.w	r3, [r3]
 80042c4:	461a      	mov	r2, r3
 80042c6:	4b44      	ldr	r3, [pc, #272]	; (80043d8 <myTask+0x1ed4>)
 80042c8:	f993 3000 	ldrsb.w	r3, [r3]
 80042cc:	4618      	mov	r0, r3
 80042ce:	4943      	ldr	r1, [pc, #268]	; (80043dc <myTask+0x1ed8>)
 80042d0:	4613      	mov	r3, r2
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	4413      	add	r3, r2
 80042d6:	00db      	lsls	r3, r3, #3
 80042d8:	1a9b      	subs	r3, r3, r2
 80042da:	4403      	add	r3, r0
 80042dc:	3310      	adds	r3, #16
 80042de:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80042e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80042e6:	d330      	bcc.n	800434a <myTask+0x1e46>
						myPreset[EQ_preset].fc_L[EQ_band] -= 100.0000000f;
 80042e8:	4b3a      	ldr	r3, [pc, #232]	; (80043d4 <myTask+0x1ed0>)
 80042ea:	f993 3000 	ldrsb.w	r3, [r3]
 80042ee:	461a      	mov	r2, r3
 80042f0:	4b39      	ldr	r3, [pc, #228]	; (80043d8 <myTask+0x1ed4>)
 80042f2:	f993 3000 	ldrsb.w	r3, [r3]
 80042f6:	4618      	mov	r0, r3
 80042f8:	4938      	ldr	r1, [pc, #224]	; (80043dc <myTask+0x1ed8>)
 80042fa:	4613      	mov	r3, r2
 80042fc:	005b      	lsls	r3, r3, #1
 80042fe:	4413      	add	r3, r2
 8004300:	00db      	lsls	r3, r3, #3
 8004302:	1a9b      	subs	r3, r3, r2
 8004304:	4403      	add	r3, r0
 8004306:	3310      	adds	r3, #16
 8004308:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800430c:	ee07 3a90 	vmov	s15, r3
 8004310:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004314:	ed9f 7a34 	vldr	s14, [pc, #208]	; 80043e8 <myTask+0x1ee4>
 8004318:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800431c:	4b2d      	ldr	r3, [pc, #180]	; (80043d4 <myTask+0x1ed0>)
 800431e:	f993 3000 	ldrsb.w	r3, [r3]
 8004322:	461a      	mov	r2, r3
 8004324:	4b2c      	ldr	r3, [pc, #176]	; (80043d8 <myTask+0x1ed4>)
 8004326:	f993 3000 	ldrsb.w	r3, [r3]
 800432a:	4618      	mov	r0, r3
 800432c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004330:	ee17 4a90 	vmov	r4, s15
 8004334:	4929      	ldr	r1, [pc, #164]	; (80043dc <myTask+0x1ed8>)
 8004336:	4613      	mov	r3, r2
 8004338:	005b      	lsls	r3, r3, #1
 800433a:	4413      	add	r3, r2
 800433c:	00db      	lsls	r3, r3, #3
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	4403      	add	r3, r0
 8004342:	3310      	adds	r3, #16
 8004344:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 8004348:	e080      	b.n	800444c <myTask+0x1f48>
					}
					else if(myPreset[EQ_preset].fc_L[EQ_band] >= 100){
 800434a:	4b22      	ldr	r3, [pc, #136]	; (80043d4 <myTask+0x1ed0>)
 800434c:	f993 3000 	ldrsb.w	r3, [r3]
 8004350:	461a      	mov	r2, r3
 8004352:	4b21      	ldr	r3, [pc, #132]	; (80043d8 <myTask+0x1ed4>)
 8004354:	f993 3000 	ldrsb.w	r3, [r3]
 8004358:	4618      	mov	r0, r3
 800435a:	4920      	ldr	r1, [pc, #128]	; (80043dc <myTask+0x1ed8>)
 800435c:	4613      	mov	r3, r2
 800435e:	005b      	lsls	r3, r3, #1
 8004360:	4413      	add	r3, r2
 8004362:	00db      	lsls	r3, r3, #3
 8004364:	1a9b      	subs	r3, r3, r2
 8004366:	4403      	add	r3, r0
 8004368:	3310      	adds	r3, #16
 800436a:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800436e:	2b63      	cmp	r3, #99	; 0x63
 8004370:	d93c      	bls.n	80043ec <myTask+0x1ee8>
						myPreset[EQ_preset].fc_L[EQ_band] -= 10.0000000f;
 8004372:	4b18      	ldr	r3, [pc, #96]	; (80043d4 <myTask+0x1ed0>)
 8004374:	f993 3000 	ldrsb.w	r3, [r3]
 8004378:	461a      	mov	r2, r3
 800437a:	4b17      	ldr	r3, [pc, #92]	; (80043d8 <myTask+0x1ed4>)
 800437c:	f993 3000 	ldrsb.w	r3, [r3]
 8004380:	4618      	mov	r0, r3
 8004382:	4916      	ldr	r1, [pc, #88]	; (80043dc <myTask+0x1ed8>)
 8004384:	4613      	mov	r3, r2
 8004386:	005b      	lsls	r3, r3, #1
 8004388:	4413      	add	r3, r2
 800438a:	00db      	lsls	r3, r3, #3
 800438c:	1a9b      	subs	r3, r3, r2
 800438e:	4403      	add	r3, r0
 8004390:	3310      	adds	r3, #16
 8004392:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004396:	ee07 3a90 	vmov	s15, r3
 800439a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800439e:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80043a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80043a6:	4b0b      	ldr	r3, [pc, #44]	; (80043d4 <myTask+0x1ed0>)
 80043a8:	f993 3000 	ldrsb.w	r3, [r3]
 80043ac:	461a      	mov	r2, r3
 80043ae:	4b0a      	ldr	r3, [pc, #40]	; (80043d8 <myTask+0x1ed4>)
 80043b0:	f993 3000 	ldrsb.w	r3, [r3]
 80043b4:	4618      	mov	r0, r3
 80043b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80043ba:	ee17 4a90 	vmov	r4, s15
 80043be:	4907      	ldr	r1, [pc, #28]	; (80043dc <myTask+0x1ed8>)
 80043c0:	4613      	mov	r3, r2
 80043c2:	005b      	lsls	r3, r3, #1
 80043c4:	4413      	add	r3, r2
 80043c6:	00db      	lsls	r3, r3, #3
 80043c8:	1a9b      	subs	r3, r3, r2
 80043ca:	4403      	add	r3, r0
 80043cc:	3310      	adds	r3, #16
 80043ce:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
 80043d2:	e03b      	b.n	800444c <myTask+0x1f48>
 80043d4:	200006ae 	.word	0x200006ae
 80043d8:	20000ce0 	.word	0x20000ce0
 80043dc:	200008e0 	.word	0x200008e0
 80043e0:	2000064c 	.word	0x2000064c
 80043e4:	20000001 	.word	0x20000001
 80043e8:	42c80000 	.word	0x42c80000
					}
					else{
						myPreset[EQ_preset].fc_L[EQ_band] -= 1.0000000f;
 80043ec:	4bb8      	ldr	r3, [pc, #736]	; (80046d0 <myTask+0x21cc>)
 80043ee:	f993 3000 	ldrsb.w	r3, [r3]
 80043f2:	461a      	mov	r2, r3
 80043f4:	4bb7      	ldr	r3, [pc, #732]	; (80046d4 <myTask+0x21d0>)
 80043f6:	f993 3000 	ldrsb.w	r3, [r3]
 80043fa:	4618      	mov	r0, r3
 80043fc:	49b6      	ldr	r1, [pc, #728]	; (80046d8 <myTask+0x21d4>)
 80043fe:	4613      	mov	r3, r2
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	4413      	add	r3, r2
 8004404:	00db      	lsls	r3, r3, #3
 8004406:	1a9b      	subs	r3, r3, r2
 8004408:	4403      	add	r3, r0
 800440a:	3310      	adds	r3, #16
 800440c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004410:	ee07 3a90 	vmov	s15, r3
 8004414:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004418:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800441c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004420:	4bab      	ldr	r3, [pc, #684]	; (80046d0 <myTask+0x21cc>)
 8004422:	f993 3000 	ldrsb.w	r3, [r3]
 8004426:	461a      	mov	r2, r3
 8004428:	4baa      	ldr	r3, [pc, #680]	; (80046d4 <myTask+0x21d0>)
 800442a:	f993 3000 	ldrsb.w	r3, [r3]
 800442e:	4618      	mov	r0, r3
 8004430:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004434:	ee17 4a90 	vmov	r4, s15
 8004438:	49a7      	ldr	r1, [pc, #668]	; (80046d8 <myTask+0x21d4>)
 800443a:	4613      	mov	r3, r2
 800443c:	005b      	lsls	r3, r3, #1
 800443e:	4413      	add	r3, r2
 8004440:	00db      	lsls	r3, r3, #3
 8004442:	1a9b      	subs	r3, r3, r2
 8004444:	4403      	add	r3, r0
 8004446:	3310      	adds	r3, #16
 8004448:	f841 4023 	str.w	r4, [r1, r3, lsl #2]
					}

					if(myPreset[EQ_preset].fc_L[EQ_band] < 50){
 800444c:	4ba0      	ldr	r3, [pc, #640]	; (80046d0 <myTask+0x21cc>)
 800444e:	f993 3000 	ldrsb.w	r3, [r3]
 8004452:	461a      	mov	r2, r3
 8004454:	4b9f      	ldr	r3, [pc, #636]	; (80046d4 <myTask+0x21d0>)
 8004456:	f993 3000 	ldrsb.w	r3, [r3]
 800445a:	4618      	mov	r0, r3
 800445c:	499e      	ldr	r1, [pc, #632]	; (80046d8 <myTask+0x21d4>)
 800445e:	4613      	mov	r3, r2
 8004460:	005b      	lsls	r3, r3, #1
 8004462:	4413      	add	r3, r2
 8004464:	00db      	lsls	r3, r3, #3
 8004466:	1a9b      	subs	r3, r3, r2
 8004468:	4403      	add	r3, r0
 800446a:	3310      	adds	r3, #16
 800446c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004470:	2b31      	cmp	r3, #49	; 0x31
 8004472:	d813      	bhi.n	800449c <myTask+0x1f98>
						myPreset[EQ_preset].fc_L[EQ_band] = 16000;
 8004474:	4b96      	ldr	r3, [pc, #600]	; (80046d0 <myTask+0x21cc>)
 8004476:	f993 3000 	ldrsb.w	r3, [r3]
 800447a:	461a      	mov	r2, r3
 800447c:	4b95      	ldr	r3, [pc, #596]	; (80046d4 <myTask+0x21d0>)
 800447e:	f993 3000 	ldrsb.w	r3, [r3]
 8004482:	4618      	mov	r0, r3
 8004484:	4994      	ldr	r1, [pc, #592]	; (80046d8 <myTask+0x21d4>)
 8004486:	4613      	mov	r3, r2
 8004488:	005b      	lsls	r3, r3, #1
 800448a:	4413      	add	r3, r2
 800448c:	00db      	lsls	r3, r3, #3
 800448e:	1a9b      	subs	r3, r3, r2
 8004490:	4403      	add	r3, r0
 8004492:	3310      	adds	r3, #16
 8004494:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 8004498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
					}
					state_home = display_setting;
 800449c:	4b8f      	ldr	r3, [pc, #572]	; (80046dc <myTask+0x21d8>)
 800449e:	2207      	movs	r2, #7
 80044a0:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 80044a2:	4b8f      	ldr	r3, [pc, #572]	; (80046e0 <myTask+0x21dc>)
 80044a4:	220b      	movs	r2, #11
 80044a6:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 80044a8:	f003 f8d4 	bl	8007654 <switchUp>
 80044ac:	4603      	mov	r3, r0
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d01c      	beq.n	80044ec <myTask+0x1fe8>
					band_selected = 0;
 80044b2:	4b8c      	ldr	r3, [pc, #560]	; (80046e4 <myTask+0x21e0>)
 80044b4:	2200      	movs	r2, #0
 80044b6:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 1;
 80044b8:	4b8b      	ldr	r3, [pc, #556]	; (80046e8 <myTask+0x21e4>)
 80044ba:	2201      	movs	r2, #1
 80044bc:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80044be:	4b8b      	ldr	r3, [pc, #556]	; (80046ec <myTask+0x21e8>)
 80044c0:	2200      	movs	r2, #0
 80044c2:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80044c4:	4b8a      	ldr	r3, [pc, #552]	; (80046f0 <myTask+0x21ec>)
 80044c6:	2200      	movs	r2, #0
 80044c8:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 80044ca:	4b8a      	ldr	r3, [pc, #552]	; (80046f4 <myTask+0x21f0>)
 80044cc:	2200      	movs	r2, #0
 80044ce:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80044d0:	4b89      	ldr	r3, [pc, #548]	; (80046f8 <myTask+0x21f4>)
 80044d2:	2200      	movs	r2, #0
 80044d4:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80044d6:	4b89      	ldr	r3, [pc, #548]	; (80046fc <myTask+0x21f8>)
 80044d8:	2200      	movs	r2, #0
 80044da:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 80044dc:	4b7f      	ldr	r3, [pc, #508]	; (80046dc <myTask+0x21d8>)
 80044de:	2206      	movs	r2, #6
 80044e0:	701a      	strb	r2, [r3, #0]
					last_state = l_gain;
 80044e2:	4b7f      	ldr	r3, [pc, #508]	; (80046e0 <myTask+0x21dc>)
 80044e4:	2209      	movs	r2, #9
 80044e6:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = r_fc;
				}
				break;
 80044e8:	f000 bd2c 	b.w	8004f44 <myTask+0x2a40>
				else if(switchDown()){
 80044ec:	f003 f82e 	bl	800754c <switchDown>
 80044f0:	4603      	mov	r3, r0
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d043      	beq.n	800457e <myTask+0x207a>
					if((EQ_band > 0) && (EQ_band <4)){
 80044f6:	4b77      	ldr	r3, [pc, #476]	; (80046d4 <myTask+0x21d0>)
 80044f8:	f993 3000 	ldrsb.w	r3, [r3]
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	dd21      	ble.n	8004544 <myTask+0x2040>
 8004500:	4b74      	ldr	r3, [pc, #464]	; (80046d4 <myTask+0x21d0>)
 8004502:	f993 3000 	ldrsb.w	r3, [r3]
 8004506:	2b03      	cmp	r3, #3
 8004508:	dc1c      	bgt.n	8004544 <myTask+0x2040>
						band_selected = 0;
 800450a:	4b76      	ldr	r3, [pc, #472]	; (80046e4 <myTask+0x21e0>)
 800450c:	2200      	movs	r2, #0
 800450e:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 8004510:	4b75      	ldr	r3, [pc, #468]	; (80046e8 <myTask+0x21e4>)
 8004512:	2200      	movs	r2, #0
 8004514:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004516:	4b75      	ldr	r3, [pc, #468]	; (80046ec <myTask+0x21e8>)
 8004518:	2200      	movs	r2, #0
 800451a:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 800451c:	4b74      	ldr	r3, [pc, #464]	; (80046f0 <myTask+0x21ec>)
 800451e:	2200      	movs	r2, #0
 8004520:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004522:	4b74      	ldr	r3, [pc, #464]	; (80046f4 <myTask+0x21f0>)
 8004524:	2200      	movs	r2, #0
 8004526:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 1;
 8004528:	4b73      	ldr	r3, [pc, #460]	; (80046f8 <myTask+0x21f4>)
 800452a:	2201      	movs	r2, #1
 800452c:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 800452e:	4b73      	ldr	r3, [pc, #460]	; (80046fc <myTask+0x21f8>)
 8004530:	2200      	movs	r2, #0
 8004532:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004534:	4b69      	ldr	r3, [pc, #420]	; (80046dc <myTask+0x21d8>)
 8004536:	2206      	movs	r2, #6
 8004538:	701a      	strb	r2, [r3, #0]
						last_state = l_bw;
 800453a:	4b69      	ldr	r3, [pc, #420]	; (80046e0 <myTask+0x21dc>)
 800453c:	220d      	movs	r2, #13
 800453e:	701a      	strb	r2, [r3, #0]
				break;
 8004540:	f000 bd00 	b.w	8004f44 <myTask+0x2a40>
						band_selected = 1;
 8004544:	4b67      	ldr	r3, [pc, #412]	; (80046e4 <myTask+0x21e0>)
 8004546:	2201      	movs	r2, #1
 8004548:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 800454a:	4b67      	ldr	r3, [pc, #412]	; (80046e8 <myTask+0x21e4>)
 800454c:	2200      	movs	r2, #0
 800454e:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 8004550:	4b66      	ldr	r3, [pc, #408]	; (80046ec <myTask+0x21e8>)
 8004552:	2200      	movs	r2, #0
 8004554:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004556:	4b66      	ldr	r3, [pc, #408]	; (80046f0 <myTask+0x21ec>)
 8004558:	2200      	movs	r2, #0
 800455a:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 800455c:	4b65      	ldr	r3, [pc, #404]	; (80046f4 <myTask+0x21f0>)
 800455e:	2200      	movs	r2, #0
 8004560:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 8004562:	4b65      	ldr	r3, [pc, #404]	; (80046f8 <myTask+0x21f4>)
 8004564:	2200      	movs	r2, #0
 8004566:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 8004568:	4b64      	ldr	r3, [pc, #400]	; (80046fc <myTask+0x21f8>)
 800456a:	2200      	movs	r2, #0
 800456c:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 800456e:	4b5b      	ldr	r3, [pc, #364]	; (80046dc <myTask+0x21d8>)
 8004570:	2206      	movs	r2, #6
 8004572:	701a      	strb	r2, [r3, #0]
						last_state = band;
 8004574:	4b5a      	ldr	r3, [pc, #360]	; (80046e0 <myTask+0x21dc>)
 8004576:	2208      	movs	r2, #8
 8004578:	701a      	strb	r2, [r3, #0]
				break;
 800457a:	f000 bce3 	b.w	8004f44 <myTask+0x2a40>
				else if(switchLeft() || switchRight()){
 800457e:	f003 f811 	bl	80075a4 <switchLeft>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d105      	bne.n	8004594 <myTask+0x2090>
 8004588:	f003 f838 	bl	80075fc <switchRight>
 800458c:	4603      	mov	r3, r0
 800458e:	2b00      	cmp	r3, #0
 8004590:	f000 84d8 	beq.w	8004f44 <myTask+0x2a40>
					band_selected = 0;
 8004594:	4b53      	ldr	r3, [pc, #332]	; (80046e4 <myTask+0x21e0>)
 8004596:	2200      	movs	r2, #0
 8004598:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 800459a:	4b53      	ldr	r3, [pc, #332]	; (80046e8 <myTask+0x21e4>)
 800459c:	2200      	movs	r2, #0
 800459e:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 80045a0:	4b52      	ldr	r3, [pc, #328]	; (80046ec <myTask+0x21e8>)
 80045a2:	2200      	movs	r2, #0
 80045a4:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 80045a6:	4b52      	ldr	r3, [pc, #328]	; (80046f0 <myTask+0x21ec>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 80045ac:	4b51      	ldr	r3, [pc, #324]	; (80046f4 <myTask+0x21f0>)
 80045ae:	2201      	movs	r2, #1
 80045b0:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 80045b2:	4b51      	ldr	r3, [pc, #324]	; (80046f8 <myTask+0x21f4>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 80045b8:	4b50      	ldr	r3, [pc, #320]	; (80046fc <myTask+0x21f8>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 80045be:	4b47      	ldr	r3, [pc, #284]	; (80046dc <myTask+0x21d8>)
 80045c0:	2206      	movs	r2, #6
 80045c2:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 80045c4:	4b46      	ldr	r3, [pc, #280]	; (80046e0 <myTask+0x21dc>)
 80045c6:	220c      	movs	r2, #12
 80045c8:	701a      	strb	r2, [r3, #0]
				break;
 80045ca:	f000 bcbb 	b.w	8004f44 <myTask+0x2a40>

			case r_fc:
				if(encoderCW()){
 80045ce:	f002 ff55 	bl	800747c <encoderCW>
 80045d2:	4603      	mov	r3, r0
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	f000 80e9 	beq.w	80047ac <myTask+0x22a8>
					if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 80045da:	4b3d      	ldr	r3, [pc, #244]	; (80046d0 <myTask+0x21cc>)
 80045dc:	f993 3000 	ldrsb.w	r3, [r3]
 80045e0:	461a      	mov	r2, r3
 80045e2:	4b3c      	ldr	r3, [pc, #240]	; (80046d4 <myTask+0x21d0>)
 80045e4:	f993 3000 	ldrsb.w	r3, [r3]
 80045e8:	4618      	mov	r0, r3
 80045ea:	493b      	ldr	r1, [pc, #236]	; (80046d8 <myTask+0x21d4>)
 80045ec:	4613      	mov	r3, r2
 80045ee:	005b      	lsls	r3, r3, #1
 80045f0:	4413      	add	r3, r2
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	1a9b      	subs	r3, r3, r2
 80045f6:	4403      	add	r3, r0
 80045f8:	330a      	adds	r3, #10
 80045fa:	009b      	lsls	r3, r3, #2
 80045fc:	440b      	add	r3, r1
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8004604:	d327      	bcc.n	8004656 <myTask+0x2152>
						myPreset[EQ_preset].fc_R[EQ_band] += 100;
 8004606:	4b32      	ldr	r3, [pc, #200]	; (80046d0 <myTask+0x21cc>)
 8004608:	f993 3000 	ldrsb.w	r3, [r3]
 800460c:	461a      	mov	r2, r3
 800460e:	4b31      	ldr	r3, [pc, #196]	; (80046d4 <myTask+0x21d0>)
 8004610:	f993 3000 	ldrsb.w	r3, [r3]
 8004614:	4618      	mov	r0, r3
 8004616:	4930      	ldr	r1, [pc, #192]	; (80046d8 <myTask+0x21d4>)
 8004618:	4613      	mov	r3, r2
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	4413      	add	r3, r2
 800461e:	00db      	lsls	r3, r3, #3
 8004620:	1a9b      	subs	r3, r3, r2
 8004622:	4403      	add	r3, r0
 8004624:	330a      	adds	r3, #10
 8004626:	009b      	lsls	r3, r3, #2
 8004628:	440b      	add	r3, r1
 800462a:	685b      	ldr	r3, [r3, #4]
 800462c:	4a28      	ldr	r2, [pc, #160]	; (80046d0 <myTask+0x21cc>)
 800462e:	f992 2000 	ldrsb.w	r2, [r2]
 8004632:	4928      	ldr	r1, [pc, #160]	; (80046d4 <myTask+0x21d0>)
 8004634:	f991 1000 	ldrsb.w	r1, [r1]
 8004638:	460c      	mov	r4, r1
 800463a:	f103 0164 	add.w	r1, r3, #100	; 0x64
 800463e:	4826      	ldr	r0, [pc, #152]	; (80046d8 <myTask+0x21d4>)
 8004640:	4613      	mov	r3, r2
 8004642:	005b      	lsls	r3, r3, #1
 8004644:	4413      	add	r3, r2
 8004646:	00db      	lsls	r3, r3, #3
 8004648:	1a9b      	subs	r3, r3, r2
 800464a:	4423      	add	r3, r4
 800464c:	330a      	adds	r3, #10
 800464e:	009b      	lsls	r3, r3, #2
 8004650:	4403      	add	r3, r0
 8004652:	6059      	str	r1, [r3, #4]
 8004654:	e07a      	b.n	800474c <myTask+0x2248>
					}
					else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8004656:	4b1e      	ldr	r3, [pc, #120]	; (80046d0 <myTask+0x21cc>)
 8004658:	f993 3000 	ldrsb.w	r3, [r3]
 800465c:	461a      	mov	r2, r3
 800465e:	4b1d      	ldr	r3, [pc, #116]	; (80046d4 <myTask+0x21d0>)
 8004660:	f993 3000 	ldrsb.w	r3, [r3]
 8004664:	4618      	mov	r0, r3
 8004666:	491c      	ldr	r1, [pc, #112]	; (80046d8 <myTask+0x21d4>)
 8004668:	4613      	mov	r3, r2
 800466a:	005b      	lsls	r3, r3, #1
 800466c:	4413      	add	r3, r2
 800466e:	00db      	lsls	r3, r3, #3
 8004670:	1a9b      	subs	r3, r3, r2
 8004672:	4403      	add	r3, r0
 8004674:	330a      	adds	r3, #10
 8004676:	009b      	lsls	r3, r3, #2
 8004678:	440b      	add	r3, r1
 800467a:	685b      	ldr	r3, [r3, #4]
 800467c:	2b63      	cmp	r3, #99	; 0x63
 800467e:	d93f      	bls.n	8004700 <myTask+0x21fc>
						myPreset[EQ_preset].fc_R[EQ_band] += 10;
 8004680:	4b13      	ldr	r3, [pc, #76]	; (80046d0 <myTask+0x21cc>)
 8004682:	f993 3000 	ldrsb.w	r3, [r3]
 8004686:	461a      	mov	r2, r3
 8004688:	4b12      	ldr	r3, [pc, #72]	; (80046d4 <myTask+0x21d0>)
 800468a:	f993 3000 	ldrsb.w	r3, [r3]
 800468e:	4618      	mov	r0, r3
 8004690:	4911      	ldr	r1, [pc, #68]	; (80046d8 <myTask+0x21d4>)
 8004692:	4613      	mov	r3, r2
 8004694:	005b      	lsls	r3, r3, #1
 8004696:	4413      	add	r3, r2
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	4403      	add	r3, r0
 800469e:	330a      	adds	r3, #10
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	440b      	add	r3, r1
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4a0a      	ldr	r2, [pc, #40]	; (80046d0 <myTask+0x21cc>)
 80046a8:	f992 2000 	ldrsb.w	r2, [r2]
 80046ac:	4909      	ldr	r1, [pc, #36]	; (80046d4 <myTask+0x21d0>)
 80046ae:	f991 1000 	ldrsb.w	r1, [r1]
 80046b2:	460c      	mov	r4, r1
 80046b4:	f103 010a 	add.w	r1, r3, #10
 80046b8:	4807      	ldr	r0, [pc, #28]	; (80046d8 <myTask+0x21d4>)
 80046ba:	4613      	mov	r3, r2
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	4413      	add	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	1a9b      	subs	r3, r3, r2
 80046c4:	4423      	add	r3, r4
 80046c6:	330a      	adds	r3, #10
 80046c8:	009b      	lsls	r3, r3, #2
 80046ca:	4403      	add	r3, r0
 80046cc:	6059      	str	r1, [r3, #4]
 80046ce:	e03d      	b.n	800474c <myTask+0x2248>
 80046d0:	200006ae 	.word	0x200006ae
 80046d4:	20000ce0 	.word	0x20000ce0
 80046d8:	200008e0 	.word	0x200008e0
 80046dc:	2000064c 	.word	0x2000064c
 80046e0:	20000001 	.word	0x20000001
 80046e4:	20000002 	.word	0x20000002
 80046e8:	2000021f 	.word	0x2000021f
 80046ec:	20000220 	.word	0x20000220
 80046f0:	20000221 	.word	0x20000221
 80046f4:	20000222 	.word	0x20000222
 80046f8:	20000223 	.word	0x20000223
 80046fc:	20000224 	.word	0x20000224
					}
					else{
						myPreset[EQ_preset].fc_R[EQ_band] += 1;
 8004700:	4bca      	ldr	r3, [pc, #808]	; (8004a2c <myTask+0x2528>)
 8004702:	f993 3000 	ldrsb.w	r3, [r3]
 8004706:	461a      	mov	r2, r3
 8004708:	4bc9      	ldr	r3, [pc, #804]	; (8004a30 <myTask+0x252c>)
 800470a:	f993 3000 	ldrsb.w	r3, [r3]
 800470e:	4618      	mov	r0, r3
 8004710:	49c8      	ldr	r1, [pc, #800]	; (8004a34 <myTask+0x2530>)
 8004712:	4613      	mov	r3, r2
 8004714:	005b      	lsls	r3, r3, #1
 8004716:	4413      	add	r3, r2
 8004718:	00db      	lsls	r3, r3, #3
 800471a:	1a9b      	subs	r3, r3, r2
 800471c:	4403      	add	r3, r0
 800471e:	330a      	adds	r3, #10
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	440b      	add	r3, r1
 8004724:	685b      	ldr	r3, [r3, #4]
 8004726:	4ac1      	ldr	r2, [pc, #772]	; (8004a2c <myTask+0x2528>)
 8004728:	f992 2000 	ldrsb.w	r2, [r2]
 800472c:	49c0      	ldr	r1, [pc, #768]	; (8004a30 <myTask+0x252c>)
 800472e:	f991 1000 	ldrsb.w	r1, [r1]
 8004732:	460c      	mov	r4, r1
 8004734:	1c59      	adds	r1, r3, #1
 8004736:	48bf      	ldr	r0, [pc, #764]	; (8004a34 <myTask+0x2530>)
 8004738:	4613      	mov	r3, r2
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	4413      	add	r3, r2
 800473e:	00db      	lsls	r3, r3, #3
 8004740:	1a9b      	subs	r3, r3, r2
 8004742:	4423      	add	r3, r4
 8004744:	330a      	adds	r3, #10
 8004746:	009b      	lsls	r3, r3, #2
 8004748:	4403      	add	r3, r0
 800474a:	6059      	str	r1, [r3, #4]
					}

					if(myPreset[EQ_preset].fc_R[EQ_band] > 16000){
 800474c:	4bb7      	ldr	r3, [pc, #732]	; (8004a2c <myTask+0x2528>)
 800474e:	f993 3000 	ldrsb.w	r3, [r3]
 8004752:	461a      	mov	r2, r3
 8004754:	4bb6      	ldr	r3, [pc, #728]	; (8004a30 <myTask+0x252c>)
 8004756:	f993 3000 	ldrsb.w	r3, [r3]
 800475a:	4618      	mov	r0, r3
 800475c:	49b5      	ldr	r1, [pc, #724]	; (8004a34 <myTask+0x2530>)
 800475e:	4613      	mov	r3, r2
 8004760:	005b      	lsls	r3, r3, #1
 8004762:	4413      	add	r3, r2
 8004764:	00db      	lsls	r3, r3, #3
 8004766:	1a9b      	subs	r3, r3, r2
 8004768:	4403      	add	r3, r0
 800476a:	330a      	adds	r3, #10
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	440b      	add	r3, r1
 8004770:	685b      	ldr	r3, [r3, #4]
 8004772:	f5b3 5f7a 	cmp.w	r3, #16000	; 0x3e80
 8004776:	d913      	bls.n	80047a0 <myTask+0x229c>
						myPreset[EQ_preset].fc_R[EQ_band] = 50;
 8004778:	4bac      	ldr	r3, [pc, #688]	; (8004a2c <myTask+0x2528>)
 800477a:	f993 3000 	ldrsb.w	r3, [r3]
 800477e:	461a      	mov	r2, r3
 8004780:	4bab      	ldr	r3, [pc, #684]	; (8004a30 <myTask+0x252c>)
 8004782:	f993 3000 	ldrsb.w	r3, [r3]
 8004786:	4618      	mov	r0, r3
 8004788:	49aa      	ldr	r1, [pc, #680]	; (8004a34 <myTask+0x2530>)
 800478a:	4613      	mov	r3, r2
 800478c:	005b      	lsls	r3, r3, #1
 800478e:	4413      	add	r3, r2
 8004790:	00db      	lsls	r3, r3, #3
 8004792:	1a9b      	subs	r3, r3, r2
 8004794:	4403      	add	r3, r0
 8004796:	330a      	adds	r3, #10
 8004798:	009b      	lsls	r3, r3, #2
 800479a:	440b      	add	r3, r1
 800479c:	2232      	movs	r2, #50	; 0x32
 800479e:	605a      	str	r2, [r3, #4]
					}

					state_home = display_setting;
 80047a0:	4ba5      	ldr	r3, [pc, #660]	; (8004a38 <myTask+0x2534>)
 80047a2:	2207      	movs	r2, #7
 80047a4:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 80047a6:	4ba5      	ldr	r3, [pc, #660]	; (8004a3c <myTask+0x2538>)
 80047a8:	220c      	movs	r2, #12
 80047aa:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 80047ac:	f002 fe9a 	bl	80074e4 <encoderCCW>
 80047b0:	4603      	mov	r3, r0
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	f000 80d1 	beq.w	800495a <myTask+0x2456>
					if(myPreset[EQ_preset].fc_R[EQ_band] >= 1000){
 80047b8:	4b9c      	ldr	r3, [pc, #624]	; (8004a2c <myTask+0x2528>)
 80047ba:	f993 3000 	ldrsb.w	r3, [r3]
 80047be:	461a      	mov	r2, r3
 80047c0:	4b9b      	ldr	r3, [pc, #620]	; (8004a30 <myTask+0x252c>)
 80047c2:	f993 3000 	ldrsb.w	r3, [r3]
 80047c6:	4618      	mov	r0, r3
 80047c8:	499a      	ldr	r1, [pc, #616]	; (8004a34 <myTask+0x2530>)
 80047ca:	4613      	mov	r3, r2
 80047cc:	005b      	lsls	r3, r3, #1
 80047ce:	4413      	add	r3, r2
 80047d0:	00db      	lsls	r3, r3, #3
 80047d2:	1a9b      	subs	r3, r3, r2
 80047d4:	4403      	add	r3, r0
 80047d6:	330a      	adds	r3, #10
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	440b      	add	r3, r1
 80047dc:	685b      	ldr	r3, [r3, #4]
 80047de:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80047e2:	d327      	bcc.n	8004834 <myTask+0x2330>
						myPreset[EQ_preset].fc_R[EQ_band] -= 100;
 80047e4:	4b91      	ldr	r3, [pc, #580]	; (8004a2c <myTask+0x2528>)
 80047e6:	f993 3000 	ldrsb.w	r3, [r3]
 80047ea:	461a      	mov	r2, r3
 80047ec:	4b90      	ldr	r3, [pc, #576]	; (8004a30 <myTask+0x252c>)
 80047ee:	f993 3000 	ldrsb.w	r3, [r3]
 80047f2:	4618      	mov	r0, r3
 80047f4:	498f      	ldr	r1, [pc, #572]	; (8004a34 <myTask+0x2530>)
 80047f6:	4613      	mov	r3, r2
 80047f8:	005b      	lsls	r3, r3, #1
 80047fa:	4413      	add	r3, r2
 80047fc:	00db      	lsls	r3, r3, #3
 80047fe:	1a9b      	subs	r3, r3, r2
 8004800:	4403      	add	r3, r0
 8004802:	330a      	adds	r3, #10
 8004804:	009b      	lsls	r3, r3, #2
 8004806:	440b      	add	r3, r1
 8004808:	685b      	ldr	r3, [r3, #4]
 800480a:	4a88      	ldr	r2, [pc, #544]	; (8004a2c <myTask+0x2528>)
 800480c:	f992 2000 	ldrsb.w	r2, [r2]
 8004810:	4987      	ldr	r1, [pc, #540]	; (8004a30 <myTask+0x252c>)
 8004812:	f991 1000 	ldrsb.w	r1, [r1]
 8004816:	460c      	mov	r4, r1
 8004818:	f1a3 0164 	sub.w	r1, r3, #100	; 0x64
 800481c:	4885      	ldr	r0, [pc, #532]	; (8004a34 <myTask+0x2530>)
 800481e:	4613      	mov	r3, r2
 8004820:	005b      	lsls	r3, r3, #1
 8004822:	4413      	add	r3, r2
 8004824:	00db      	lsls	r3, r3, #3
 8004826:	1a9b      	subs	r3, r3, r2
 8004828:	4423      	add	r3, r4
 800482a:	330a      	adds	r3, #10
 800482c:	009b      	lsls	r3, r3, #2
 800482e:	4403      	add	r3, r0
 8004830:	6059      	str	r1, [r3, #4]
 8004832:	e062      	b.n	80048fa <myTask+0x23f6>
					}
					else if(myPreset[EQ_preset].fc_R[EQ_band] >= 100){
 8004834:	4b7d      	ldr	r3, [pc, #500]	; (8004a2c <myTask+0x2528>)
 8004836:	f993 3000 	ldrsb.w	r3, [r3]
 800483a:	461a      	mov	r2, r3
 800483c:	4b7c      	ldr	r3, [pc, #496]	; (8004a30 <myTask+0x252c>)
 800483e:	f993 3000 	ldrsb.w	r3, [r3]
 8004842:	4618      	mov	r0, r3
 8004844:	497b      	ldr	r1, [pc, #492]	; (8004a34 <myTask+0x2530>)
 8004846:	4613      	mov	r3, r2
 8004848:	005b      	lsls	r3, r3, #1
 800484a:	4413      	add	r3, r2
 800484c:	00db      	lsls	r3, r3, #3
 800484e:	1a9b      	subs	r3, r3, r2
 8004850:	4403      	add	r3, r0
 8004852:	330a      	adds	r3, #10
 8004854:	009b      	lsls	r3, r3, #2
 8004856:	440b      	add	r3, r1
 8004858:	685b      	ldr	r3, [r3, #4]
 800485a:	2b63      	cmp	r3, #99	; 0x63
 800485c:	d927      	bls.n	80048ae <myTask+0x23aa>
						myPreset[EQ_preset].fc_R[EQ_band] -= 10;
 800485e:	4b73      	ldr	r3, [pc, #460]	; (8004a2c <myTask+0x2528>)
 8004860:	f993 3000 	ldrsb.w	r3, [r3]
 8004864:	461a      	mov	r2, r3
 8004866:	4b72      	ldr	r3, [pc, #456]	; (8004a30 <myTask+0x252c>)
 8004868:	f993 3000 	ldrsb.w	r3, [r3]
 800486c:	4618      	mov	r0, r3
 800486e:	4971      	ldr	r1, [pc, #452]	; (8004a34 <myTask+0x2530>)
 8004870:	4613      	mov	r3, r2
 8004872:	005b      	lsls	r3, r3, #1
 8004874:	4413      	add	r3, r2
 8004876:	00db      	lsls	r3, r3, #3
 8004878:	1a9b      	subs	r3, r3, r2
 800487a:	4403      	add	r3, r0
 800487c:	330a      	adds	r3, #10
 800487e:	009b      	lsls	r3, r3, #2
 8004880:	440b      	add	r3, r1
 8004882:	685b      	ldr	r3, [r3, #4]
 8004884:	4a69      	ldr	r2, [pc, #420]	; (8004a2c <myTask+0x2528>)
 8004886:	f992 2000 	ldrsb.w	r2, [r2]
 800488a:	4969      	ldr	r1, [pc, #420]	; (8004a30 <myTask+0x252c>)
 800488c:	f991 1000 	ldrsb.w	r1, [r1]
 8004890:	460c      	mov	r4, r1
 8004892:	f1a3 010a 	sub.w	r1, r3, #10
 8004896:	4867      	ldr	r0, [pc, #412]	; (8004a34 <myTask+0x2530>)
 8004898:	4613      	mov	r3, r2
 800489a:	005b      	lsls	r3, r3, #1
 800489c:	4413      	add	r3, r2
 800489e:	00db      	lsls	r3, r3, #3
 80048a0:	1a9b      	subs	r3, r3, r2
 80048a2:	4423      	add	r3, r4
 80048a4:	330a      	adds	r3, #10
 80048a6:	009b      	lsls	r3, r3, #2
 80048a8:	4403      	add	r3, r0
 80048aa:	6059      	str	r1, [r3, #4]
 80048ac:	e025      	b.n	80048fa <myTask+0x23f6>
					}
					else{
						myPreset[EQ_preset].fc_R[EQ_band] -= 1;
 80048ae:	4b5f      	ldr	r3, [pc, #380]	; (8004a2c <myTask+0x2528>)
 80048b0:	f993 3000 	ldrsb.w	r3, [r3]
 80048b4:	461a      	mov	r2, r3
 80048b6:	4b5e      	ldr	r3, [pc, #376]	; (8004a30 <myTask+0x252c>)
 80048b8:	f993 3000 	ldrsb.w	r3, [r3]
 80048bc:	4618      	mov	r0, r3
 80048be:	495d      	ldr	r1, [pc, #372]	; (8004a34 <myTask+0x2530>)
 80048c0:	4613      	mov	r3, r2
 80048c2:	005b      	lsls	r3, r3, #1
 80048c4:	4413      	add	r3, r2
 80048c6:	00db      	lsls	r3, r3, #3
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	4403      	add	r3, r0
 80048cc:	330a      	adds	r3, #10
 80048ce:	009b      	lsls	r3, r3, #2
 80048d0:	440b      	add	r3, r1
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	4a55      	ldr	r2, [pc, #340]	; (8004a2c <myTask+0x2528>)
 80048d6:	f992 2000 	ldrsb.w	r2, [r2]
 80048da:	4955      	ldr	r1, [pc, #340]	; (8004a30 <myTask+0x252c>)
 80048dc:	f991 1000 	ldrsb.w	r1, [r1]
 80048e0:	460c      	mov	r4, r1
 80048e2:	1e59      	subs	r1, r3, #1
 80048e4:	4853      	ldr	r0, [pc, #332]	; (8004a34 <myTask+0x2530>)
 80048e6:	4613      	mov	r3, r2
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	4413      	add	r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	1a9b      	subs	r3, r3, r2
 80048f0:	4423      	add	r3, r4
 80048f2:	330a      	adds	r3, #10
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	4403      	add	r3, r0
 80048f8:	6059      	str	r1, [r3, #4]
					}

					if(myPreset[EQ_preset].fc_R[EQ_band] < 50){
 80048fa:	4b4c      	ldr	r3, [pc, #304]	; (8004a2c <myTask+0x2528>)
 80048fc:	f993 3000 	ldrsb.w	r3, [r3]
 8004900:	461a      	mov	r2, r3
 8004902:	4b4b      	ldr	r3, [pc, #300]	; (8004a30 <myTask+0x252c>)
 8004904:	f993 3000 	ldrsb.w	r3, [r3]
 8004908:	4618      	mov	r0, r3
 800490a:	494a      	ldr	r1, [pc, #296]	; (8004a34 <myTask+0x2530>)
 800490c:	4613      	mov	r3, r2
 800490e:	005b      	lsls	r3, r3, #1
 8004910:	4413      	add	r3, r2
 8004912:	00db      	lsls	r3, r3, #3
 8004914:	1a9b      	subs	r3, r3, r2
 8004916:	4403      	add	r3, r0
 8004918:	330a      	adds	r3, #10
 800491a:	009b      	lsls	r3, r3, #2
 800491c:	440b      	add	r3, r1
 800491e:	685b      	ldr	r3, [r3, #4]
 8004920:	2b31      	cmp	r3, #49	; 0x31
 8004922:	d814      	bhi.n	800494e <myTask+0x244a>
						myPreset[EQ_preset].fc_R[EQ_band] = 16000;
 8004924:	4b41      	ldr	r3, [pc, #260]	; (8004a2c <myTask+0x2528>)
 8004926:	f993 3000 	ldrsb.w	r3, [r3]
 800492a:	461a      	mov	r2, r3
 800492c:	4b40      	ldr	r3, [pc, #256]	; (8004a30 <myTask+0x252c>)
 800492e:	f993 3000 	ldrsb.w	r3, [r3]
 8004932:	4618      	mov	r0, r3
 8004934:	493f      	ldr	r1, [pc, #252]	; (8004a34 <myTask+0x2530>)
 8004936:	4613      	mov	r3, r2
 8004938:	005b      	lsls	r3, r3, #1
 800493a:	4413      	add	r3, r2
 800493c:	00db      	lsls	r3, r3, #3
 800493e:	1a9b      	subs	r3, r3, r2
 8004940:	4403      	add	r3, r0
 8004942:	330a      	adds	r3, #10
 8004944:	009b      	lsls	r3, r3, #2
 8004946:	440b      	add	r3, r1
 8004948:	f44f 527a 	mov.w	r2, #16000	; 0x3e80
 800494c:	605a      	str	r2, [r3, #4]
					}
					state_home = display_setting;
 800494e:	4b3a      	ldr	r3, [pc, #232]	; (8004a38 <myTask+0x2534>)
 8004950:	2207      	movs	r2, #7
 8004952:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004954:	4b39      	ldr	r3, [pc, #228]	; (8004a3c <myTask+0x2538>)
 8004956:	220c      	movs	r2, #12
 8004958:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 800495a:	f002 fe7b 	bl	8007654 <switchUp>
 800495e:	4603      	mov	r3, r0
 8004960:	2b00      	cmp	r3, #0
 8004962:	d01b      	beq.n	800499c <myTask+0x2498>
					band_selected = 0;
 8004964:	4b36      	ldr	r3, [pc, #216]	; (8004a40 <myTask+0x253c>)
 8004966:	2200      	movs	r2, #0
 8004968:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 800496a:	4b36      	ldr	r3, [pc, #216]	; (8004a44 <myTask+0x2540>)
 800496c:	2200      	movs	r2, #0
 800496e:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 1;
 8004970:	4b35      	ldr	r3, [pc, #212]	; (8004a48 <myTask+0x2544>)
 8004972:	2201      	movs	r2, #1
 8004974:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004976:	4b35      	ldr	r3, [pc, #212]	; (8004a4c <myTask+0x2548>)
 8004978:	2200      	movs	r2, #0
 800497a:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 800497c:	4b34      	ldr	r3, [pc, #208]	; (8004a50 <myTask+0x254c>)
 800497e:	2200      	movs	r2, #0
 8004980:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004982:	4b34      	ldr	r3, [pc, #208]	; (8004a54 <myTask+0x2550>)
 8004984:	2200      	movs	r2, #0
 8004986:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004988:	4b33      	ldr	r3, [pc, #204]	; (8004a58 <myTask+0x2554>)
 800498a:	2200      	movs	r2, #0
 800498c:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 800498e:	4b2a      	ldr	r3, [pc, #168]	; (8004a38 <myTask+0x2534>)
 8004990:	2206      	movs	r2, #6
 8004992:	701a      	strb	r2, [r3, #0]
					last_state = r_gain;
 8004994:	4b29      	ldr	r3, [pc, #164]	; (8004a3c <myTask+0x2538>)
 8004996:	220a      	movs	r2, #10
 8004998:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_fc;
				}
				break;
 800499a:	e2d5      	b.n	8004f48 <myTask+0x2a44>
				else if(switchDown()){
 800499c:	f002 fdd6 	bl	800754c <switchDown>
 80049a0:	4603      	mov	r3, r0
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d05a      	beq.n	8004a5c <myTask+0x2558>
					if((EQ_band > 0) && (EQ_band <4)){
 80049a6:	4b22      	ldr	r3, [pc, #136]	; (8004a30 <myTask+0x252c>)
 80049a8:	f993 3000 	ldrsb.w	r3, [r3]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	dd20      	ble.n	80049f2 <myTask+0x24ee>
 80049b0:	4b1f      	ldr	r3, [pc, #124]	; (8004a30 <myTask+0x252c>)
 80049b2:	f993 3000 	ldrsb.w	r3, [r3]
 80049b6:	2b03      	cmp	r3, #3
 80049b8:	dc1b      	bgt.n	80049f2 <myTask+0x24ee>
						band_selected = 0;
 80049ba:	4b21      	ldr	r3, [pc, #132]	; (8004a40 <myTask+0x253c>)
 80049bc:	2200      	movs	r2, #0
 80049be:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 80049c0:	4b20      	ldr	r3, [pc, #128]	; (8004a44 <myTask+0x2540>)
 80049c2:	2200      	movs	r2, #0
 80049c4:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 80049c6:	4b20      	ldr	r3, [pc, #128]	; (8004a48 <myTask+0x2544>)
 80049c8:	2200      	movs	r2, #0
 80049ca:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 80049cc:	4b1f      	ldr	r3, [pc, #124]	; (8004a4c <myTask+0x2548>)
 80049ce:	2200      	movs	r2, #0
 80049d0:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 80049d2:	4b1f      	ldr	r3, [pc, #124]	; (8004a50 <myTask+0x254c>)
 80049d4:	2200      	movs	r2, #0
 80049d6:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 80049d8:	4b1e      	ldr	r3, [pc, #120]	; (8004a54 <myTask+0x2550>)
 80049da:	2200      	movs	r2, #0
 80049dc:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 1;
 80049de:	4b1e      	ldr	r3, [pc, #120]	; (8004a58 <myTask+0x2554>)
 80049e0:	2201      	movs	r2, #1
 80049e2:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 80049e4:	4b14      	ldr	r3, [pc, #80]	; (8004a38 <myTask+0x2534>)
 80049e6:	2206      	movs	r2, #6
 80049e8:	701a      	strb	r2, [r3, #0]
						last_state = r_bw;
 80049ea:	4b14      	ldr	r3, [pc, #80]	; (8004a3c <myTask+0x2538>)
 80049ec:	220e      	movs	r2, #14
 80049ee:	701a      	strb	r2, [r3, #0]
				break;
 80049f0:	e2aa      	b.n	8004f48 <myTask+0x2a44>
						band_selected = 1;
 80049f2:	4b13      	ldr	r3, [pc, #76]	; (8004a40 <myTask+0x253c>)
 80049f4:	2201      	movs	r2, #1
 80049f6:	701a      	strb	r2, [r3, #0]
						l_gain_selected = 0;
 80049f8:	4b12      	ldr	r3, [pc, #72]	; (8004a44 <myTask+0x2540>)
 80049fa:	2200      	movs	r2, #0
 80049fc:	701a      	strb	r2, [r3, #0]
						r_gain_selected = 0;
 80049fe:	4b12      	ldr	r3, [pc, #72]	; (8004a48 <myTask+0x2544>)
 8004a00:	2200      	movs	r2, #0
 8004a02:	701a      	strb	r2, [r3, #0]
						l_fc_selected = 0;
 8004a04:	4b11      	ldr	r3, [pc, #68]	; (8004a4c <myTask+0x2548>)
 8004a06:	2200      	movs	r2, #0
 8004a08:	701a      	strb	r2, [r3, #0]
						r_fc_selected = 0;
 8004a0a:	4b11      	ldr	r3, [pc, #68]	; (8004a50 <myTask+0x254c>)
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	701a      	strb	r2, [r3, #0]
						l_bw_selected = 0;
 8004a10:	4b10      	ldr	r3, [pc, #64]	; (8004a54 <myTask+0x2550>)
 8004a12:	2200      	movs	r2, #0
 8004a14:	701a      	strb	r2, [r3, #0]
						r_bw_selected = 0;
 8004a16:	4b10      	ldr	r3, [pc, #64]	; (8004a58 <myTask+0x2554>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	701a      	strb	r2, [r3, #0]
						state_home = save2;
 8004a1c:	4b06      	ldr	r3, [pc, #24]	; (8004a38 <myTask+0x2534>)
 8004a1e:	2206      	movs	r2, #6
 8004a20:	701a      	strb	r2, [r3, #0]
						last_state = band;
 8004a22:	4b06      	ldr	r3, [pc, #24]	; (8004a3c <myTask+0x2538>)
 8004a24:	2208      	movs	r2, #8
 8004a26:	701a      	strb	r2, [r3, #0]
				break;
 8004a28:	e28e      	b.n	8004f48 <myTask+0x2a44>
 8004a2a:	bf00      	nop
 8004a2c:	200006ae 	.word	0x200006ae
 8004a30:	20000ce0 	.word	0x20000ce0
 8004a34:	200008e0 	.word	0x200008e0
 8004a38:	2000064c 	.word	0x2000064c
 8004a3c:	20000001 	.word	0x20000001
 8004a40:	20000002 	.word	0x20000002
 8004a44:	2000021f 	.word	0x2000021f
 8004a48:	20000220 	.word	0x20000220
 8004a4c:	20000221 	.word	0x20000221
 8004a50:	20000222 	.word	0x20000222
 8004a54:	20000223 	.word	0x20000223
 8004a58:	20000224 	.word	0x20000224
				else if(switchLeft() || switchRight()){
 8004a5c:	f002 fda2 	bl	80075a4 <switchLeft>
 8004a60:	4603      	mov	r3, r0
 8004a62:	2b00      	cmp	r3, #0
 8004a64:	d105      	bne.n	8004a72 <myTask+0x256e>
 8004a66:	f002 fdc9 	bl	80075fc <switchRight>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	f000 826b 	beq.w	8004f48 <myTask+0x2a44>
					band_selected = 0;
 8004a72:	4b97      	ldr	r3, [pc, #604]	; (8004cd0 <myTask+0x27cc>)
 8004a74:	2200      	movs	r2, #0
 8004a76:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004a78:	4b96      	ldr	r3, [pc, #600]	; (8004cd4 <myTask+0x27d0>)
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004a7e:	4b96      	ldr	r3, [pc, #600]	; (8004cd8 <myTask+0x27d4>)
 8004a80:	2200      	movs	r2, #0
 8004a82:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004a84:	4b95      	ldr	r3, [pc, #596]	; (8004cdc <myTask+0x27d8>)
 8004a86:	2201      	movs	r2, #1
 8004a88:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004a8a:	4b95      	ldr	r3, [pc, #596]	; (8004ce0 <myTask+0x27dc>)
 8004a8c:	2200      	movs	r2, #0
 8004a8e:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004a90:	4b94      	ldr	r3, [pc, #592]	; (8004ce4 <myTask+0x27e0>)
 8004a92:	2200      	movs	r2, #0
 8004a94:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004a96:	4b94      	ldr	r3, [pc, #592]	; (8004ce8 <myTask+0x27e4>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004a9c:	4b93      	ldr	r3, [pc, #588]	; (8004cec <myTask+0x27e8>)
 8004a9e:	2206      	movs	r2, #6
 8004aa0:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004aa2:	4b93      	ldr	r3, [pc, #588]	; (8004cf0 <myTask+0x27ec>)
 8004aa4:	220b      	movs	r2, #11
 8004aa6:	701a      	strb	r2, [r3, #0]
				break;
 8004aa8:	e24e      	b.n	8004f48 <myTask+0x2a44>

			case l_bw:
				if(encoderCW()){
 8004aaa:	f002 fce7 	bl	800747c <encoderCW>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d04f      	beq.n	8004b54 <myTask+0x2650>
					myPreset[EQ_preset].bw_L[EQ_band] += 1;
 8004ab4:	4b8f      	ldr	r3, [pc, #572]	; (8004cf4 <myTask+0x27f0>)
 8004ab6:	f993 3000 	ldrsb.w	r3, [r3]
 8004aba:	4618      	mov	r0, r3
 8004abc:	4b8e      	ldr	r3, [pc, #568]	; (8004cf8 <myTask+0x27f4>)
 8004abe:	f993 3000 	ldrsb.w	r3, [r3]
 8004ac2:	4619      	mov	r1, r3
 8004ac4:	4a8d      	ldr	r2, [pc, #564]	; (8004cfc <myTask+0x27f8>)
 8004ac6:	235c      	movs	r3, #92	; 0x5c
 8004ac8:	fb03 f300 	mul.w	r3, r3, r0
 8004acc:	4413      	add	r3, r2
 8004ace:	440b      	add	r3, r1
 8004ad0:	3357      	adds	r3, #87	; 0x57
 8004ad2:	f993 3000 	ldrsb.w	r3, [r3]
 8004ad6:	b2db      	uxtb	r3, r3
 8004ad8:	3301      	adds	r3, #1
 8004ada:	b2da      	uxtb	r2, r3
 8004adc:	4b85      	ldr	r3, [pc, #532]	; (8004cf4 <myTask+0x27f0>)
 8004ade:	f993 3000 	ldrsb.w	r3, [r3]
 8004ae2:	461c      	mov	r4, r3
 8004ae4:	4b84      	ldr	r3, [pc, #528]	; (8004cf8 <myTask+0x27f4>)
 8004ae6:	f993 3000 	ldrsb.w	r3, [r3]
 8004aea:	4618      	mov	r0, r3
 8004aec:	b251      	sxtb	r1, r2
 8004aee:	4a83      	ldr	r2, [pc, #524]	; (8004cfc <myTask+0x27f8>)
 8004af0:	235c      	movs	r3, #92	; 0x5c
 8004af2:	fb03 f304 	mul.w	r3, r3, r4
 8004af6:	4413      	add	r3, r2
 8004af8:	4403      	add	r3, r0
 8004afa:	3357      	adds	r3, #87	; 0x57
 8004afc:	460a      	mov	r2, r1
 8004afe:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_L[EQ_band] > 100){
 8004b00:	4b7c      	ldr	r3, [pc, #496]	; (8004cf4 <myTask+0x27f0>)
 8004b02:	f993 3000 	ldrsb.w	r3, [r3]
 8004b06:	4618      	mov	r0, r3
 8004b08:	4b7b      	ldr	r3, [pc, #492]	; (8004cf8 <myTask+0x27f4>)
 8004b0a:	f993 3000 	ldrsb.w	r3, [r3]
 8004b0e:	4619      	mov	r1, r3
 8004b10:	4a7a      	ldr	r2, [pc, #488]	; (8004cfc <myTask+0x27f8>)
 8004b12:	235c      	movs	r3, #92	; 0x5c
 8004b14:	fb03 f300 	mul.w	r3, r3, r0
 8004b18:	4413      	add	r3, r2
 8004b1a:	440b      	add	r3, r1
 8004b1c:	3357      	adds	r3, #87	; 0x57
 8004b1e:	f993 3000 	ldrsb.w	r3, [r3]
 8004b22:	2b64      	cmp	r3, #100	; 0x64
 8004b24:	dd10      	ble.n	8004b48 <myTask+0x2644>
						myPreset[EQ_preset].bw_L[EQ_band] = 0;
 8004b26:	4b73      	ldr	r3, [pc, #460]	; (8004cf4 <myTask+0x27f0>)
 8004b28:	f993 3000 	ldrsb.w	r3, [r3]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	4b72      	ldr	r3, [pc, #456]	; (8004cf8 <myTask+0x27f4>)
 8004b30:	f993 3000 	ldrsb.w	r3, [r3]
 8004b34:	4619      	mov	r1, r3
 8004b36:	4a71      	ldr	r2, [pc, #452]	; (8004cfc <myTask+0x27f8>)
 8004b38:	235c      	movs	r3, #92	; 0x5c
 8004b3a:	fb03 f300 	mul.w	r3, r3, r0
 8004b3e:	4413      	add	r3, r2
 8004b40:	440b      	add	r3, r1
 8004b42:	3357      	adds	r3, #87	; 0x57
 8004b44:	2200      	movs	r2, #0
 8004b46:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004b48:	4b68      	ldr	r3, [pc, #416]	; (8004cec <myTask+0x27e8>)
 8004b4a:	2207      	movs	r2, #7
 8004b4c:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004b4e:	4b68      	ldr	r3, [pc, #416]	; (8004cf0 <myTask+0x27ec>)
 8004b50:	220d      	movs	r2, #13
 8004b52:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004b54:	f002 fcc6 	bl	80074e4 <encoderCCW>
 8004b58:	4603      	mov	r3, r0
 8004b5a:	2b00      	cmp	r3, #0
 8004b5c:	d04f      	beq.n	8004bfe <myTask+0x26fa>
					myPreset[EQ_preset].bw_L[EQ_band] -= 1;
 8004b5e:	4b65      	ldr	r3, [pc, #404]	; (8004cf4 <myTask+0x27f0>)
 8004b60:	f993 3000 	ldrsb.w	r3, [r3]
 8004b64:	4618      	mov	r0, r3
 8004b66:	4b64      	ldr	r3, [pc, #400]	; (8004cf8 <myTask+0x27f4>)
 8004b68:	f993 3000 	ldrsb.w	r3, [r3]
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4a63      	ldr	r2, [pc, #396]	; (8004cfc <myTask+0x27f8>)
 8004b70:	235c      	movs	r3, #92	; 0x5c
 8004b72:	fb03 f300 	mul.w	r3, r3, r0
 8004b76:	4413      	add	r3, r2
 8004b78:	440b      	add	r3, r1
 8004b7a:	3357      	adds	r3, #87	; 0x57
 8004b7c:	f993 3000 	ldrsb.w	r3, [r3]
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	3b01      	subs	r3, #1
 8004b84:	b2da      	uxtb	r2, r3
 8004b86:	4b5b      	ldr	r3, [pc, #364]	; (8004cf4 <myTask+0x27f0>)
 8004b88:	f993 3000 	ldrsb.w	r3, [r3]
 8004b8c:	461c      	mov	r4, r3
 8004b8e:	4b5a      	ldr	r3, [pc, #360]	; (8004cf8 <myTask+0x27f4>)
 8004b90:	f993 3000 	ldrsb.w	r3, [r3]
 8004b94:	4618      	mov	r0, r3
 8004b96:	b251      	sxtb	r1, r2
 8004b98:	4a58      	ldr	r2, [pc, #352]	; (8004cfc <myTask+0x27f8>)
 8004b9a:	235c      	movs	r3, #92	; 0x5c
 8004b9c:	fb03 f304 	mul.w	r3, r3, r4
 8004ba0:	4413      	add	r3, r2
 8004ba2:	4403      	add	r3, r0
 8004ba4:	3357      	adds	r3, #87	; 0x57
 8004ba6:	460a      	mov	r2, r1
 8004ba8:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_L[EQ_band] < 0){
 8004baa:	4b52      	ldr	r3, [pc, #328]	; (8004cf4 <myTask+0x27f0>)
 8004bac:	f993 3000 	ldrsb.w	r3, [r3]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	4b51      	ldr	r3, [pc, #324]	; (8004cf8 <myTask+0x27f4>)
 8004bb4:	f993 3000 	ldrsb.w	r3, [r3]
 8004bb8:	4619      	mov	r1, r3
 8004bba:	4a50      	ldr	r2, [pc, #320]	; (8004cfc <myTask+0x27f8>)
 8004bbc:	235c      	movs	r3, #92	; 0x5c
 8004bbe:	fb03 f300 	mul.w	r3, r3, r0
 8004bc2:	4413      	add	r3, r2
 8004bc4:	440b      	add	r3, r1
 8004bc6:	3357      	adds	r3, #87	; 0x57
 8004bc8:	f993 3000 	ldrsb.w	r3, [r3]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	da10      	bge.n	8004bf2 <myTask+0x26ee>
						myPreset[EQ_preset].bw_L[EQ_band] = 100;
 8004bd0:	4b48      	ldr	r3, [pc, #288]	; (8004cf4 <myTask+0x27f0>)
 8004bd2:	f993 3000 	ldrsb.w	r3, [r3]
 8004bd6:	4618      	mov	r0, r3
 8004bd8:	4b47      	ldr	r3, [pc, #284]	; (8004cf8 <myTask+0x27f4>)
 8004bda:	f993 3000 	ldrsb.w	r3, [r3]
 8004bde:	4619      	mov	r1, r3
 8004be0:	4a46      	ldr	r2, [pc, #280]	; (8004cfc <myTask+0x27f8>)
 8004be2:	235c      	movs	r3, #92	; 0x5c
 8004be4:	fb03 f300 	mul.w	r3, r3, r0
 8004be8:	4413      	add	r3, r2
 8004bea:	440b      	add	r3, r1
 8004bec:	3357      	adds	r3, #87	; 0x57
 8004bee:	2264      	movs	r2, #100	; 0x64
 8004bf0:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004bf2:	4b3e      	ldr	r3, [pc, #248]	; (8004cec <myTask+0x27e8>)
 8004bf4:	2207      	movs	r2, #7
 8004bf6:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004bf8:	4b3d      	ldr	r3, [pc, #244]	; (8004cf0 <myTask+0x27ec>)
 8004bfa:	220d      	movs	r2, #13
 8004bfc:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004bfe:	f002 fd29 	bl	8007654 <switchUp>
 8004c02:	4603      	mov	r3, r0
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d01b      	beq.n	8004c40 <myTask+0x273c>
					band_selected = 0;
 8004c08:	4b31      	ldr	r3, [pc, #196]	; (8004cd0 <myTask+0x27cc>)
 8004c0a:	2200      	movs	r2, #0
 8004c0c:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004c0e:	4b31      	ldr	r3, [pc, #196]	; (8004cd4 <myTask+0x27d0>)
 8004c10:	2200      	movs	r2, #0
 8004c12:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004c14:	4b30      	ldr	r3, [pc, #192]	; (8004cd8 <myTask+0x27d4>)
 8004c16:	2200      	movs	r2, #0
 8004c18:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 1;
 8004c1a:	4b30      	ldr	r3, [pc, #192]	; (8004cdc <myTask+0x27d8>)
 8004c1c:	2201      	movs	r2, #1
 8004c1e:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004c20:	4b2f      	ldr	r3, [pc, #188]	; (8004ce0 <myTask+0x27dc>)
 8004c22:	2200      	movs	r2, #0
 8004c24:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004c26:	4b2f      	ldr	r3, [pc, #188]	; (8004ce4 <myTask+0x27e0>)
 8004c28:	2200      	movs	r2, #0
 8004c2a:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004c2c:	4b2e      	ldr	r3, [pc, #184]	; (8004ce8 <myTask+0x27e4>)
 8004c2e:	2200      	movs	r2, #0
 8004c30:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004c32:	4b2e      	ldr	r3, [pc, #184]	; (8004cec <myTask+0x27e8>)
 8004c34:	2206      	movs	r2, #6
 8004c36:	701a      	strb	r2, [r3, #0]
					last_state = l_fc;
 8004c38:	4b2d      	ldr	r3, [pc, #180]	; (8004cf0 <myTask+0x27ec>)
 8004c3a:	220b      	movs	r2, #11
 8004c3c:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 1;

					state_home = save2;
					last_state = r_bw;
				}
				break;
 8004c3e:	e185      	b.n	8004f4c <myTask+0x2a48>
				else if(switchDown()){
 8004c40:	f002 fc84 	bl	800754c <switchDown>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d01b      	beq.n	8004c82 <myTask+0x277e>
					band_selected = 1;
 8004c4a:	4b21      	ldr	r3, [pc, #132]	; (8004cd0 <myTask+0x27cc>)
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004c50:	4b20      	ldr	r3, [pc, #128]	; (8004cd4 <myTask+0x27d0>)
 8004c52:	2200      	movs	r2, #0
 8004c54:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004c56:	4b20      	ldr	r3, [pc, #128]	; (8004cd8 <myTask+0x27d4>)
 8004c58:	2200      	movs	r2, #0
 8004c5a:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004c5c:	4b1f      	ldr	r3, [pc, #124]	; (8004cdc <myTask+0x27d8>)
 8004c5e:	2200      	movs	r2, #0
 8004c60:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004c62:	4b1f      	ldr	r3, [pc, #124]	; (8004ce0 <myTask+0x27dc>)
 8004c64:	2200      	movs	r2, #0
 8004c66:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004c68:	4b1e      	ldr	r3, [pc, #120]	; (8004ce4 <myTask+0x27e0>)
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004c6e:	4b1e      	ldr	r3, [pc, #120]	; (8004ce8 <myTask+0x27e4>)
 8004c70:	2200      	movs	r2, #0
 8004c72:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004c74:	4b1d      	ldr	r3, [pc, #116]	; (8004cec <myTask+0x27e8>)
 8004c76:	2206      	movs	r2, #6
 8004c78:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8004c7a:	4b1d      	ldr	r3, [pc, #116]	; (8004cf0 <myTask+0x27ec>)
 8004c7c:	2208      	movs	r2, #8
 8004c7e:	701a      	strb	r2, [r3, #0]
				break;
 8004c80:	e164      	b.n	8004f4c <myTask+0x2a48>
				else if(switchLeft() || switchRight()){
 8004c82:	f002 fc8f 	bl	80075a4 <switchLeft>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d105      	bne.n	8004c98 <myTask+0x2794>
 8004c8c:	f002 fcb6 	bl	80075fc <switchRight>
 8004c90:	4603      	mov	r3, r0
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	f000 815a 	beq.w	8004f4c <myTask+0x2a48>
					band_selected = 0;
 8004c98:	4b0d      	ldr	r3, [pc, #52]	; (8004cd0 <myTask+0x27cc>)
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004c9e:	4b0d      	ldr	r3, [pc, #52]	; (8004cd4 <myTask+0x27d0>)
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004ca4:	4b0c      	ldr	r3, [pc, #48]	; (8004cd8 <myTask+0x27d4>)
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004caa:	4b0c      	ldr	r3, [pc, #48]	; (8004cdc <myTask+0x27d8>)
 8004cac:	2200      	movs	r2, #0
 8004cae:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004cb0:	4b0b      	ldr	r3, [pc, #44]	; (8004ce0 <myTask+0x27dc>)
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	; (8004ce4 <myTask+0x27e0>)
 8004cb8:	2200      	movs	r2, #0
 8004cba:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 1;
 8004cbc:	4b0a      	ldr	r3, [pc, #40]	; (8004ce8 <myTask+0x27e4>)
 8004cbe:	2201      	movs	r2, #1
 8004cc0:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004cc2:	4b0a      	ldr	r3, [pc, #40]	; (8004cec <myTask+0x27e8>)
 8004cc4:	2206      	movs	r2, #6
 8004cc6:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8004cc8:	4b09      	ldr	r3, [pc, #36]	; (8004cf0 <myTask+0x27ec>)
 8004cca:	220e      	movs	r2, #14
 8004ccc:	701a      	strb	r2, [r3, #0]
				break;
 8004cce:	e13d      	b.n	8004f4c <myTask+0x2a48>
 8004cd0:	20000002 	.word	0x20000002
 8004cd4:	2000021f 	.word	0x2000021f
 8004cd8:	20000220 	.word	0x20000220
 8004cdc:	20000221 	.word	0x20000221
 8004ce0:	20000222 	.word	0x20000222
 8004ce4:	20000223 	.word	0x20000223
 8004ce8:	20000224 	.word	0x20000224
 8004cec:	2000064c 	.word	0x2000064c
 8004cf0:	20000001 	.word	0x20000001
 8004cf4:	200006ae 	.word	0x200006ae
 8004cf8:	20000ce0 	.word	0x20000ce0
 8004cfc:	200008e0 	.word	0x200008e0

			case r_bw:
				if(encoderCW()){
 8004d00:	f002 fbbc 	bl	800747c <encoderCW>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d04f      	beq.n	8004daa <myTask+0x28a6>
					myPreset[EQ_preset].bw_R[EQ_band] += 1;
 8004d0a:	4b94      	ldr	r3, [pc, #592]	; (8004f5c <myTask+0x2a58>)
 8004d0c:	f993 3000 	ldrsb.w	r3, [r3]
 8004d10:	4618      	mov	r0, r3
 8004d12:	4b93      	ldr	r3, [pc, #588]	; (8004f60 <myTask+0x2a5c>)
 8004d14:	f993 3000 	ldrsb.w	r3, [r3]
 8004d18:	4619      	mov	r1, r3
 8004d1a:	4a92      	ldr	r2, [pc, #584]	; (8004f64 <myTask+0x2a60>)
 8004d1c:	235c      	movs	r3, #92	; 0x5c
 8004d1e:	fb03 f300 	mul.w	r3, r3, r0
 8004d22:	4413      	add	r3, r2
 8004d24:	440b      	add	r3, r1
 8004d26:	3354      	adds	r3, #84	; 0x54
 8004d28:	f993 3000 	ldrsb.w	r3, [r3]
 8004d2c:	b2db      	uxtb	r3, r3
 8004d2e:	3301      	adds	r3, #1
 8004d30:	b2da      	uxtb	r2, r3
 8004d32:	4b8a      	ldr	r3, [pc, #552]	; (8004f5c <myTask+0x2a58>)
 8004d34:	f993 3000 	ldrsb.w	r3, [r3]
 8004d38:	461c      	mov	r4, r3
 8004d3a:	4b89      	ldr	r3, [pc, #548]	; (8004f60 <myTask+0x2a5c>)
 8004d3c:	f993 3000 	ldrsb.w	r3, [r3]
 8004d40:	4618      	mov	r0, r3
 8004d42:	b251      	sxtb	r1, r2
 8004d44:	4a87      	ldr	r2, [pc, #540]	; (8004f64 <myTask+0x2a60>)
 8004d46:	235c      	movs	r3, #92	; 0x5c
 8004d48:	fb03 f304 	mul.w	r3, r3, r4
 8004d4c:	4413      	add	r3, r2
 8004d4e:	4403      	add	r3, r0
 8004d50:	3354      	adds	r3, #84	; 0x54
 8004d52:	460a      	mov	r2, r1
 8004d54:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_R[EQ_band] > 100){
 8004d56:	4b81      	ldr	r3, [pc, #516]	; (8004f5c <myTask+0x2a58>)
 8004d58:	f993 3000 	ldrsb.w	r3, [r3]
 8004d5c:	4618      	mov	r0, r3
 8004d5e:	4b80      	ldr	r3, [pc, #512]	; (8004f60 <myTask+0x2a5c>)
 8004d60:	f993 3000 	ldrsb.w	r3, [r3]
 8004d64:	4619      	mov	r1, r3
 8004d66:	4a7f      	ldr	r2, [pc, #508]	; (8004f64 <myTask+0x2a60>)
 8004d68:	235c      	movs	r3, #92	; 0x5c
 8004d6a:	fb03 f300 	mul.w	r3, r3, r0
 8004d6e:	4413      	add	r3, r2
 8004d70:	440b      	add	r3, r1
 8004d72:	3354      	adds	r3, #84	; 0x54
 8004d74:	f993 3000 	ldrsb.w	r3, [r3]
 8004d78:	2b64      	cmp	r3, #100	; 0x64
 8004d7a:	dd10      	ble.n	8004d9e <myTask+0x289a>
						myPreset[EQ_preset].bw_R[EQ_band] = 0;
 8004d7c:	4b77      	ldr	r3, [pc, #476]	; (8004f5c <myTask+0x2a58>)
 8004d7e:	f993 3000 	ldrsb.w	r3, [r3]
 8004d82:	4618      	mov	r0, r3
 8004d84:	4b76      	ldr	r3, [pc, #472]	; (8004f60 <myTask+0x2a5c>)
 8004d86:	f993 3000 	ldrsb.w	r3, [r3]
 8004d8a:	4619      	mov	r1, r3
 8004d8c:	4a75      	ldr	r2, [pc, #468]	; (8004f64 <myTask+0x2a60>)
 8004d8e:	235c      	movs	r3, #92	; 0x5c
 8004d90:	fb03 f300 	mul.w	r3, r3, r0
 8004d94:	4413      	add	r3, r2
 8004d96:	440b      	add	r3, r1
 8004d98:	3354      	adds	r3, #84	; 0x54
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004d9e:	4b72      	ldr	r3, [pc, #456]	; (8004f68 <myTask+0x2a64>)
 8004da0:	2207      	movs	r2, #7
 8004da2:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8004da4:	4b71      	ldr	r3, [pc, #452]	; (8004f6c <myTask+0x2a68>)
 8004da6:	220e      	movs	r2, #14
 8004da8:	701a      	strb	r2, [r3, #0]
				}
				if(encoderCCW()){
 8004daa:	f002 fb9b 	bl	80074e4 <encoderCCW>
 8004dae:	4603      	mov	r3, r0
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d04f      	beq.n	8004e54 <myTask+0x2950>
					myPreset[EQ_preset].bw_R[EQ_band] -= 1;
 8004db4:	4b69      	ldr	r3, [pc, #420]	; (8004f5c <myTask+0x2a58>)
 8004db6:	f993 3000 	ldrsb.w	r3, [r3]
 8004dba:	4618      	mov	r0, r3
 8004dbc:	4b68      	ldr	r3, [pc, #416]	; (8004f60 <myTask+0x2a5c>)
 8004dbe:	f993 3000 	ldrsb.w	r3, [r3]
 8004dc2:	4619      	mov	r1, r3
 8004dc4:	4a67      	ldr	r2, [pc, #412]	; (8004f64 <myTask+0x2a60>)
 8004dc6:	235c      	movs	r3, #92	; 0x5c
 8004dc8:	fb03 f300 	mul.w	r3, r3, r0
 8004dcc:	4413      	add	r3, r2
 8004dce:	440b      	add	r3, r1
 8004dd0:	3354      	adds	r3, #84	; 0x54
 8004dd2:	f993 3000 	ldrsb.w	r3, [r3]
 8004dd6:	b2db      	uxtb	r3, r3
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	b2da      	uxtb	r2, r3
 8004ddc:	4b5f      	ldr	r3, [pc, #380]	; (8004f5c <myTask+0x2a58>)
 8004dde:	f993 3000 	ldrsb.w	r3, [r3]
 8004de2:	461c      	mov	r4, r3
 8004de4:	4b5e      	ldr	r3, [pc, #376]	; (8004f60 <myTask+0x2a5c>)
 8004de6:	f993 3000 	ldrsb.w	r3, [r3]
 8004dea:	4618      	mov	r0, r3
 8004dec:	b251      	sxtb	r1, r2
 8004dee:	4a5d      	ldr	r2, [pc, #372]	; (8004f64 <myTask+0x2a60>)
 8004df0:	235c      	movs	r3, #92	; 0x5c
 8004df2:	fb03 f304 	mul.w	r3, r3, r4
 8004df6:	4413      	add	r3, r2
 8004df8:	4403      	add	r3, r0
 8004dfa:	3354      	adds	r3, #84	; 0x54
 8004dfc:	460a      	mov	r2, r1
 8004dfe:	701a      	strb	r2, [r3, #0]
					if(myPreset[EQ_preset].bw_R[EQ_band] < 0){
 8004e00:	4b56      	ldr	r3, [pc, #344]	; (8004f5c <myTask+0x2a58>)
 8004e02:	f993 3000 	ldrsb.w	r3, [r3]
 8004e06:	4618      	mov	r0, r3
 8004e08:	4b55      	ldr	r3, [pc, #340]	; (8004f60 <myTask+0x2a5c>)
 8004e0a:	f993 3000 	ldrsb.w	r3, [r3]
 8004e0e:	4619      	mov	r1, r3
 8004e10:	4a54      	ldr	r2, [pc, #336]	; (8004f64 <myTask+0x2a60>)
 8004e12:	235c      	movs	r3, #92	; 0x5c
 8004e14:	fb03 f300 	mul.w	r3, r3, r0
 8004e18:	4413      	add	r3, r2
 8004e1a:	440b      	add	r3, r1
 8004e1c:	3354      	adds	r3, #84	; 0x54
 8004e1e:	f993 3000 	ldrsb.w	r3, [r3]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	da10      	bge.n	8004e48 <myTask+0x2944>
						myPreset[EQ_preset].bw_R[EQ_band] = 100;
 8004e26:	4b4d      	ldr	r3, [pc, #308]	; (8004f5c <myTask+0x2a58>)
 8004e28:	f993 3000 	ldrsb.w	r3, [r3]
 8004e2c:	4618      	mov	r0, r3
 8004e2e:	4b4c      	ldr	r3, [pc, #304]	; (8004f60 <myTask+0x2a5c>)
 8004e30:	f993 3000 	ldrsb.w	r3, [r3]
 8004e34:	4619      	mov	r1, r3
 8004e36:	4a4b      	ldr	r2, [pc, #300]	; (8004f64 <myTask+0x2a60>)
 8004e38:	235c      	movs	r3, #92	; 0x5c
 8004e3a:	fb03 f300 	mul.w	r3, r3, r0
 8004e3e:	4413      	add	r3, r2
 8004e40:	440b      	add	r3, r1
 8004e42:	3354      	adds	r3, #84	; 0x54
 8004e44:	2264      	movs	r2, #100	; 0x64
 8004e46:	701a      	strb	r2, [r3, #0]
					}
					state_home = display_setting;
 8004e48:	4b47      	ldr	r3, [pc, #284]	; (8004f68 <myTask+0x2a64>)
 8004e4a:	2207      	movs	r2, #7
 8004e4c:	701a      	strb	r2, [r3, #0]
					last_state = r_bw;
 8004e4e:	4b47      	ldr	r3, [pc, #284]	; (8004f6c <myTask+0x2a68>)
 8004e50:	220e      	movs	r2, #14
 8004e52:	701a      	strb	r2, [r3, #0]
				}
				if(switchUp()){
 8004e54:	f002 fbfe 	bl	8007654 <switchUp>
 8004e58:	4603      	mov	r3, r0
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d01b      	beq.n	8004e96 <myTask+0x2992>
					band_selected = 0;
 8004e5e:	4b44      	ldr	r3, [pc, #272]	; (8004f70 <myTask+0x2a6c>)
 8004e60:	2200      	movs	r2, #0
 8004e62:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004e64:	4b43      	ldr	r3, [pc, #268]	; (8004f74 <myTask+0x2a70>)
 8004e66:	2200      	movs	r2, #0
 8004e68:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004e6a:	4b43      	ldr	r3, [pc, #268]	; (8004f78 <myTask+0x2a74>)
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004e70:	4b42      	ldr	r3, [pc, #264]	; (8004f7c <myTask+0x2a78>)
 8004e72:	2200      	movs	r2, #0
 8004e74:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 1;
 8004e76:	4b42      	ldr	r3, [pc, #264]	; (8004f80 <myTask+0x2a7c>)
 8004e78:	2201      	movs	r2, #1
 8004e7a:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004e7c:	4b41      	ldr	r3, [pc, #260]	; (8004f84 <myTask+0x2a80>)
 8004e7e:	2200      	movs	r2, #0
 8004e80:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004e82:	4b41      	ldr	r3, [pc, #260]	; (8004f88 <myTask+0x2a84>)
 8004e84:	2200      	movs	r2, #0
 8004e86:	701a      	strb	r2, [r3, #0]

					state_home = save2;
 8004e88:	4b37      	ldr	r3, [pc, #220]	; (8004f68 <myTask+0x2a64>)
 8004e8a:	2206      	movs	r2, #6
 8004e8c:	701a      	strb	r2, [r3, #0]
					last_state = r_fc;
 8004e8e:	4b37      	ldr	r3, [pc, #220]	; (8004f6c <myTask+0x2a68>)
 8004e90:	220c      	movs	r2, #12
 8004e92:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;

					state_home = save2;
					last_state = l_bw;
				}
				break;
 8004e94:	e05c      	b.n	8004f50 <myTask+0x2a4c>
				else if(switchDown()){
 8004e96:	f002 fb59 	bl	800754c <switchDown>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	2b00      	cmp	r3, #0
 8004e9e:	d01b      	beq.n	8004ed8 <myTask+0x29d4>
					band_selected = 1;
 8004ea0:	4b33      	ldr	r3, [pc, #204]	; (8004f70 <myTask+0x2a6c>)
 8004ea2:	2201      	movs	r2, #1
 8004ea4:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004ea6:	4b33      	ldr	r3, [pc, #204]	; (8004f74 <myTask+0x2a70>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004eac:	4b32      	ldr	r3, [pc, #200]	; (8004f78 <myTask+0x2a74>)
 8004eae:	2200      	movs	r2, #0
 8004eb0:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004eb2:	4b32      	ldr	r3, [pc, #200]	; (8004f7c <myTask+0x2a78>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004eb8:	4b31      	ldr	r3, [pc, #196]	; (8004f80 <myTask+0x2a7c>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 0;
 8004ebe:	4b31      	ldr	r3, [pc, #196]	; (8004f84 <myTask+0x2a80>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004ec4:	4b30      	ldr	r3, [pc, #192]	; (8004f88 <myTask+0x2a84>)
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004eca:	4b27      	ldr	r3, [pc, #156]	; (8004f68 <myTask+0x2a64>)
 8004ecc:	2206      	movs	r2, #6
 8004ece:	701a      	strb	r2, [r3, #0]
					last_state = band;
 8004ed0:	4b26      	ldr	r3, [pc, #152]	; (8004f6c <myTask+0x2a68>)
 8004ed2:	2208      	movs	r2, #8
 8004ed4:	701a      	strb	r2, [r3, #0]
				break;
 8004ed6:	e03b      	b.n	8004f50 <myTask+0x2a4c>
				else if(switchLeft() || switchRight()){
 8004ed8:	f002 fb64 	bl	80075a4 <switchLeft>
 8004edc:	4603      	mov	r3, r0
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d104      	bne.n	8004eec <myTask+0x29e8>
 8004ee2:	f002 fb8b 	bl	80075fc <switchRight>
 8004ee6:	4603      	mov	r3, r0
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d031      	beq.n	8004f50 <myTask+0x2a4c>
					band_selected = 0;
 8004eec:	4b20      	ldr	r3, [pc, #128]	; (8004f70 <myTask+0x2a6c>)
 8004eee:	2200      	movs	r2, #0
 8004ef0:	701a      	strb	r2, [r3, #0]
					l_gain_selected = 0;
 8004ef2:	4b20      	ldr	r3, [pc, #128]	; (8004f74 <myTask+0x2a70>)
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	701a      	strb	r2, [r3, #0]
					r_gain_selected = 0;
 8004ef8:	4b1f      	ldr	r3, [pc, #124]	; (8004f78 <myTask+0x2a74>)
 8004efa:	2200      	movs	r2, #0
 8004efc:	701a      	strb	r2, [r3, #0]
					l_fc_selected = 0;
 8004efe:	4b1f      	ldr	r3, [pc, #124]	; (8004f7c <myTask+0x2a78>)
 8004f00:	2200      	movs	r2, #0
 8004f02:	701a      	strb	r2, [r3, #0]
					r_fc_selected = 0;
 8004f04:	4b1e      	ldr	r3, [pc, #120]	; (8004f80 <myTask+0x2a7c>)
 8004f06:	2200      	movs	r2, #0
 8004f08:	701a      	strb	r2, [r3, #0]
					l_bw_selected = 1;
 8004f0a:	4b1e      	ldr	r3, [pc, #120]	; (8004f84 <myTask+0x2a80>)
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	701a      	strb	r2, [r3, #0]
					r_bw_selected = 0;
 8004f10:	4b1d      	ldr	r3, [pc, #116]	; (8004f88 <myTask+0x2a84>)
 8004f12:	2200      	movs	r2, #0
 8004f14:	701a      	strb	r2, [r3, #0]
					state_home = save2;
 8004f16:	4b14      	ldr	r3, [pc, #80]	; (8004f68 <myTask+0x2a64>)
 8004f18:	2206      	movs	r2, #6
 8004f1a:	701a      	strb	r2, [r3, #0]
					last_state = l_bw;
 8004f1c:	4b13      	ldr	r3, [pc, #76]	; (8004f6c <myTask+0x2a68>)
 8004f1e:	220d      	movs	r2, #13
 8004f20:	701a      	strb	r2, [r3, #0]
				break;
 8004f22:	e015      	b.n	8004f50 <myTask+0x2a4c>
			break;
 8004f24:	bf00      	nop
 8004f26:	e014      	b.n	8004f52 <myTask+0x2a4e>
			break;
 8004f28:	bf00      	nop
 8004f2a:	e012      	b.n	8004f52 <myTask+0x2a4e>
			break;
 8004f2c:	bf00      	nop
 8004f2e:	e010      	b.n	8004f52 <myTask+0x2a4e>
			break;
 8004f30:	bf00      	nop
 8004f32:	e00e      	b.n	8004f52 <myTask+0x2a4e>
			break;
 8004f34:	bf00      	nop
 8004f36:	e00c      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f38:	bf00      	nop
 8004f3a:	e00a      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f3c:	bf00      	nop
 8004f3e:	e008      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f40:	bf00      	nop
 8004f42:	e006      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f44:	bf00      	nop
 8004f46:	e004      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f48:	bf00      	nop
 8004f4a:	e002      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f4c:	bf00      	nop
 8004f4e:	e000      	b.n	8004f52 <myTask+0x2a4e>
				break;
 8004f50:	bf00      	nop
	}
}
 8004f52:	bf00      	nop
 8004f54:	3704      	adds	r7, #4
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd90      	pop	{r4, r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	200006ae 	.word	0x200006ae
 8004f60:	20000ce0 	.word	0x20000ce0
 8004f64:	200008e0 	.word	0x200008e0
 8004f68:	2000064c 	.word	0x2000064c
 8004f6c:	20000001 	.word	0x20000001
 8004f70:	20000002 	.word	0x20000002
 8004f74:	2000021f 	.word	0x2000021f
 8004f78:	20000220 	.word	0x20000220
 8004f7c:	20000221 	.word	0x20000221
 8004f80:	20000222 	.word	0x20000222
 8004f84:	20000223 	.word	0x20000223
 8004f88:	20000224 	.word	0x20000224

08004f8c <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8004f8c:	b480      	push	{r7}
 8004f8e:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 8004f90:	bf00      	nop
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr

08004f9a <bytesToWrite>:
 *  Created on: Mar 11, 2021
 *      Author: Andi
 */
#include "myEEPROM.h"

uint16_t bytesToWrite(uint16_t size, uint16_t offset){
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	4603      	mov	r3, r0
 8004fa2:	460a      	mov	r2, r1
 8004fa4:	80fb      	strh	r3, [r7, #6]
 8004fa6:	4613      	mov	r3, r2
 8004fa8:	80bb      	strh	r3, [r7, #4]
	if((size+offset)<32){
 8004faa:	88fa      	ldrh	r2, [r7, #6]
 8004fac:	88bb      	ldrh	r3, [r7, #4]
 8004fae:	4413      	add	r3, r2
 8004fb0:	2b1f      	cmp	r3, #31
 8004fb2:	dc01      	bgt.n	8004fb8 <bytesToWrite+0x1e>
		return size;
 8004fb4:	88fb      	ldrh	r3, [r7, #6]
 8004fb6:	e003      	b.n	8004fc0 <bytesToWrite+0x26>
	} else{
		return 32 - offset;
 8004fb8:	88bb      	ldrh	r3, [r7, #4]
 8004fba:	f1c3 0320 	rsb	r3, r3, #32
 8004fbe:	b29b      	uxth	r3, r3
	}
}
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	370c      	adds	r7, #12
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fca:	4770      	bx	lr

08004fcc <EEPROM_Write>:

void EEPROM_Write(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b08e      	sub	sp, #56	; 0x38
 8004fd0:	af04      	add	r7, sp, #16
 8004fd2:	60ba      	str	r2, [r7, #8]
 8004fd4:	461a      	mov	r2, r3
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	81fb      	strh	r3, [r7, #14]
 8004fda:	460b      	mov	r3, r1
 8004fdc:	81bb      	strh	r3, [r7, #12]
 8004fde:	4613      	mov	r3, r2
 8004fe0:	80fb      	strh	r3, [r7, #6]
	int pAddrPos = log(32)/log(2);
 8004fe2:	2305      	movs	r3, #5
 8004fe4:	61fb      	str	r3, [r7, #28]

	uint16_t startPage = page;
 8004fe6:	89fb      	ldrh	r3, [r7, #14]
 8004fe8:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t endPage = page + ((size+offset)/32);
 8004fea:	88fa      	ldrh	r2, [r7, #6]
 8004fec:	89bb      	ldrh	r3, [r7, #12]
 8004fee:	4413      	add	r3, r2
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	da00      	bge.n	8004ff6 <EEPROM_Write+0x2a>
 8004ff4:	331f      	adds	r3, #31
 8004ff6:	115b      	asrs	r3, r3, #5
 8004ff8:	b29a      	uxth	r2, r3
 8004ffa:	89fb      	ldrh	r3, [r7, #14]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	837b      	strh	r3, [r7, #26]

	uint16_t numOfPages = endPage - startPage;
 8005000:	8b7a      	ldrh	r2, [r7, #26]
 8005002:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005004:	1ad3      	subs	r3, r2, r3
 8005006:	833b      	strh	r3, [r7, #24]
	uint16_t pos = 0;
 8005008:	2300      	movs	r3, #0
 800500a:	84bb      	strh	r3, [r7, #36]	; 0x24

	for(int16_t i=0; i<numOfPages; i++){
 800500c:	2300      	movs	r3, #0
 800500e:	847b      	strh	r3, [r7, #34]	; 0x22
 8005010:	e034      	b.n	800507c <EEPROM_Write+0xb0>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 8005012:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005014:	89b9      	ldrh	r1, [r7, #12]
 8005016:	69fb      	ldr	r3, [r7, #28]
 8005018:	430b      	orrs	r3, r1
 800501a:	fa02 f303 	lsl.w	r3, r2, r3
 800501e:	82fb      	strh	r3, [r7, #22]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 8005020:	89ba      	ldrh	r2, [r7, #12]
 8005022:	88fb      	ldrh	r3, [r7, #6]
 8005024:	4611      	mov	r1, r2
 8005026:	4618      	mov	r0, r3
 8005028:	f7ff ffb7 	bl	8004f9a <bytesToWrite>
 800502c:	4603      	mov	r3, r0
 800502e:	82bb      	strh	r3, [r7, #20]

		HAL_I2C_Mem_Write(&hi2c3, 0xA0, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 8005030:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005032:	68ba      	ldr	r2, [r7, #8]
 8005034:	4413      	add	r3, r2
 8005036:	8af9      	ldrh	r1, [r7, #22]
 8005038:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800503c:	9202      	str	r2, [sp, #8]
 800503e:	8aba      	ldrh	r2, [r7, #20]
 8005040:	9201      	str	r2, [sp, #4]
 8005042:	9300      	str	r3, [sp, #0]
 8005044:	2310      	movs	r3, #16
 8005046:	460a      	mov	r2, r1
 8005048:	21a0      	movs	r1, #160	; 0xa0
 800504a:	4811      	ldr	r0, [pc, #68]	; (8005090 <EEPROM_Write+0xc4>)
 800504c:	f003 ffd0 	bl	8008ff0 <HAL_I2C_Mem_Write>

		startPage += 1;
 8005050:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005052:	3301      	adds	r3, #1
 8005054:	84fb      	strh	r3, [r7, #38]	; 0x26
		offset = 0;
 8005056:	2300      	movs	r3, #0
 8005058:	81bb      	strh	r3, [r7, #12]

		size = size - bytesRemaining;
 800505a:	88fa      	ldrh	r2, [r7, #6]
 800505c:	8abb      	ldrh	r3, [r7, #20]
 800505e:	1ad3      	subs	r3, r2, r3
 8005060:	80fb      	strh	r3, [r7, #6]
		pos += bytesRemaining;
 8005062:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005064:	8abb      	ldrh	r3, [r7, #20]
 8005066:	4413      	add	r3, r2
 8005068:	84bb      	strh	r3, [r7, #36]	; 0x24

		HAL_Delay(5);
 800506a:	2005      	movs	r0, #5
 800506c:	f002 ff02 	bl	8007e74 <HAL_Delay>
	for(int16_t i=0; i<numOfPages; i++){
 8005070:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8005074:	b29b      	uxth	r3, r3
 8005076:	3301      	adds	r3, #1
 8005078:	b29b      	uxth	r3, r3
 800507a:	847b      	strh	r3, [r7, #34]	; 0x22
 800507c:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8005080:	8b3b      	ldrh	r3, [r7, #24]
 8005082:	429a      	cmp	r2, r3
 8005084:	dbc5      	blt.n	8005012 <EEPROM_Write+0x46>
	}
}
 8005086:	bf00      	nop
 8005088:	3728      	adds	r7, #40	; 0x28
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
 800508e:	bf00      	nop
 8005090:	20000654 	.word	0x20000654

08005094 <EEPROM_Read>:

void EEPROM_Read(uint16_t page, uint16_t offset, uint8_t *pData, uint16_t size){
 8005094:	b580      	push	{r7, lr}
 8005096:	b08c      	sub	sp, #48	; 0x30
 8005098:	af04      	add	r7, sp, #16
 800509a:	60ba      	str	r2, [r7, #8]
 800509c:	461a      	mov	r2, r3
 800509e:	4603      	mov	r3, r0
 80050a0:	81fb      	strh	r3, [r7, #14]
 80050a2:	460b      	mov	r3, r1
 80050a4:	81bb      	strh	r3, [r7, #12]
 80050a6:	4613      	mov	r3, r2
 80050a8:	80fb      	strh	r3, [r7, #6]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 80050aa:	2305      	movs	r3, #5
 80050ac:	833b      	strh	r3, [r7, #24]

	uint16_t startPage = page;
 80050ae:	89fb      	ldrh	r3, [r7, #14]
 80050b0:	83fb      	strh	r3, [r7, #30]
	uint16_t endPage = page + ((size+offset)/PAGE_SIZE);
 80050b2:	88fa      	ldrh	r2, [r7, #6]
 80050b4:	89bb      	ldrh	r3, [r7, #12]
 80050b6:	4413      	add	r3, r2
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	da00      	bge.n	80050be <EEPROM_Read+0x2a>
 80050bc:	331f      	adds	r3, #31
 80050be:	115b      	asrs	r3, r3, #5
 80050c0:	b29a      	uxth	r2, r3
 80050c2:	89fb      	ldrh	r3, [r7, #14]
 80050c4:	4413      	add	r3, r2
 80050c6:	82fb      	strh	r3, [r7, #22]

	uint16_t numOfPages = endPage - startPage;
 80050c8:	8afa      	ldrh	r2, [r7, #22]
 80050ca:	8bfb      	ldrh	r3, [r7, #30]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	82bb      	strh	r3, [r7, #20]
	uint16_t pos = 0;
 80050d0:	2300      	movs	r3, #0
 80050d2:	83bb      	strh	r3, [r7, #28]

	for(int16_t i=0; i<numOfPages; i++){
 80050d4:	2300      	movs	r3, #0
 80050d6:	837b      	strh	r3, [r7, #26]
 80050d8:	e032      	b.n	8005140 <EEPROM_Read+0xac>
		uint16_t MemAddress = startPage << (pAddrPos | offset);
 80050da:	8bfa      	ldrh	r2, [r7, #30]
 80050dc:	f9b7 1018 	ldrsh.w	r1, [r7, #24]
 80050e0:	89bb      	ldrh	r3, [r7, #12]
 80050e2:	430b      	orrs	r3, r1
 80050e4:	fa02 f303 	lsl.w	r3, r2, r3
 80050e8:	827b      	strh	r3, [r7, #18]
		uint16_t bytesRemaining = bytesToWrite(size, offset);
 80050ea:	89ba      	ldrh	r2, [r7, #12]
 80050ec:	88fb      	ldrh	r3, [r7, #6]
 80050ee:	4611      	mov	r1, r2
 80050f0:	4618      	mov	r0, r3
 80050f2:	f7ff ff52 	bl	8004f9a <bytesToWrite>
 80050f6:	4603      	mov	r3, r0
 80050f8:	823b      	strh	r3, [r7, #16]

		HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, &pData[pos], bytesRemaining, 1000);
 80050fa:	8bbb      	ldrh	r3, [r7, #28]
 80050fc:	68ba      	ldr	r2, [r7, #8]
 80050fe:	4413      	add	r3, r2
 8005100:	8a79      	ldrh	r1, [r7, #18]
 8005102:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8005106:	9202      	str	r2, [sp, #8]
 8005108:	8a3a      	ldrh	r2, [r7, #16]
 800510a:	9201      	str	r2, [sp, #4]
 800510c:	9300      	str	r3, [sp, #0]
 800510e:	2310      	movs	r3, #16
 8005110:	460a      	mov	r2, r1
 8005112:	21a0      	movs	r1, #160	; 0xa0
 8005114:	480f      	ldr	r0, [pc, #60]	; (8005154 <EEPROM_Read+0xc0>)
 8005116:	f004 f865 	bl	80091e4 <HAL_I2C_Mem_Read>

		startPage += 1;
 800511a:	8bfb      	ldrh	r3, [r7, #30]
 800511c:	3301      	adds	r3, #1
 800511e:	83fb      	strh	r3, [r7, #30]
		offset = 0;
 8005120:	2300      	movs	r3, #0
 8005122:	81bb      	strh	r3, [r7, #12]
		size = size - bytesRemaining;
 8005124:	88fa      	ldrh	r2, [r7, #6]
 8005126:	8a3b      	ldrh	r3, [r7, #16]
 8005128:	1ad3      	subs	r3, r2, r3
 800512a:	80fb      	strh	r3, [r7, #6]
		pos  = pos + bytesRemaining;
 800512c:	8bba      	ldrh	r2, [r7, #28]
 800512e:	8a3b      	ldrh	r3, [r7, #16]
 8005130:	4413      	add	r3, r2
 8005132:	83bb      	strh	r3, [r7, #28]
	for(int16_t i=0; i<numOfPages; i++){
 8005134:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005138:	b29b      	uxth	r3, r3
 800513a:	3301      	adds	r3, #1
 800513c:	b29b      	uxth	r3, r3
 800513e:	837b      	strh	r3, [r7, #26]
 8005140:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005144:	8abb      	ldrh	r3, [r7, #20]
 8005146:	429a      	cmp	r2, r3
 8005148:	dbc7      	blt.n	80050da <EEPROM_Read+0x46>
	}
}
 800514a:	bf00      	nop
 800514c:	3720      	adds	r7, #32
 800514e:	46bd      	mov	sp, r7
 8005150:	bd80      	pop	{r7, pc}
 8005152:	bf00      	nop
 8005154:	20000654 	.word	0x20000654

08005158 <EEPROM_WriteByte>:

void EEPROM_WriteByte(uint16_t page, uint16_t address, uint8_t *pData){
 8005158:	b580      	push	{r7, lr}
 800515a:	b088      	sub	sp, #32
 800515c:	af04      	add	r7, sp, #16
 800515e:	4603      	mov	r3, r0
 8005160:	603a      	str	r2, [r7, #0]
 8005162:	80fb      	strh	r3, [r7, #6]
 8005164:	460b      	mov	r3, r1
 8005166:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 8005168:	2305      	movs	r3, #5
 800516a:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 800516c:	88fa      	ldrh	r2, [r7, #6]
 800516e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005172:	fa02 f303 	lsl.w	r3, r2, r3
 8005176:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Write(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 8005178:	89ba      	ldrh	r2, [r7, #12]
 800517a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800517e:	9302      	str	r3, [sp, #8]
 8005180:	2301      	movs	r3, #1
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	683b      	ldr	r3, [r7, #0]
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	2310      	movs	r3, #16
 800518a:	21a0      	movs	r1, #160	; 0xa0
 800518c:	4804      	ldr	r0, [pc, #16]	; (80051a0 <EEPROM_WriteByte+0x48>)
 800518e:	f003 ff2f 	bl	8008ff0 <HAL_I2C_Mem_Write>
	HAL_Delay(5);
 8005192:	2005      	movs	r0, #5
 8005194:	f002 fe6e 	bl	8007e74 <HAL_Delay>
}
 8005198:	bf00      	nop
 800519a:	3710      	adds	r7, #16
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}
 80051a0:	20000654 	.word	0x20000654

080051a4 <EEPROM_ReadByte>:

void EEPROM_ReadByte(uint16_t page, uint16_t address, uint8_t *pData){
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b088      	sub	sp, #32
 80051a8:	af04      	add	r7, sp, #16
 80051aa:	4603      	mov	r3, r0
 80051ac:	603a      	str	r2, [r7, #0]
 80051ae:	80fb      	strh	r3, [r7, #6]
 80051b0:	460b      	mov	r3, r1
 80051b2:	80bb      	strh	r3, [r7, #4]
	int16_t pAddrPos = log(PAGE_SIZE)/log(2);
 80051b4:	2305      	movs	r3, #5
 80051b6:	81fb      	strh	r3, [r7, #14]

	uint16_t MemAddress = page << pAddrPos;
 80051b8:	88fa      	ldrh	r2, [r7, #6]
 80051ba:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80051be:	fa02 f303 	lsl.w	r3, r2, r3
 80051c2:	81bb      	strh	r3, [r7, #12]

	HAL_I2C_Mem_Read(&hi2c3, EEPROM_ADDR, MemAddress, I2C_MEMADD_SIZE_16BIT, pData, 1, 1000);
 80051c4:	89ba      	ldrh	r2, [r7, #12]
 80051c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80051ca:	9302      	str	r3, [sp, #8]
 80051cc:	2301      	movs	r3, #1
 80051ce:	9301      	str	r3, [sp, #4]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	9300      	str	r3, [sp, #0]
 80051d4:	2310      	movs	r3, #16
 80051d6:	21a0      	movs	r1, #160	; 0xa0
 80051d8:	4803      	ldr	r0, [pc, #12]	; (80051e8 <EEPROM_ReadByte+0x44>)
 80051da:	f004 f803 	bl	80091e4 <HAL_I2C_Mem_Read>
}
 80051de:	bf00      	nop
 80051e0:	3710      	adds	r7, #16
 80051e2:	46bd      	mov	sp, r7
 80051e4:	bd80      	pop	{r7, pc}
 80051e6:	bf00      	nop
 80051e8:	20000654 	.word	0x20000654
 80051ec:	00000000 	.word	0x00000000

080051f0 <shelv>:
 */

#include "myFilter.h"


void shelv(float *pCoeffs, _Bool type, float gain, float fc, float fs){
 80051f0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80051f4:	b08b      	sub	sp, #44	; 0x2c
 80051f6:	af00      	add	r7, sp, #0
 80051f8:	6178      	str	r0, [r7, #20]
 80051fa:	460b      	mov	r3, r1
 80051fc:	ed87 0a03 	vstr	s0, [r7, #12]
 8005200:	edc7 0a02 	vstr	s1, [r7, #8]
 8005204:	ed87 1a01 	vstr	s2, [r7, #4]
 8005208:	74fb      	strb	r3, [r7, #19]
	float cf_PI = 3.14159265359;
 800520a:	4bcf      	ldr	r3, [pc, #828]	; (8005548 <shelv+0x358>)
 800520c:	627b      	str	r3, [r7, #36]	; 0x24
	float V = pow(10,gain/20.0);
 800520e:	68f8      	ldr	r0, [r7, #12]
 8005210:	f7fb f9aa 	bl	8000568 <__aeabi_f2d>
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	4bcc      	ldr	r3, [pc, #816]	; (800554c <shelv+0x35c>)
 800521a:	f7fb fb27 	bl	800086c <__aeabi_ddiv>
 800521e:	4603      	mov	r3, r0
 8005220:	460c      	mov	r4, r1
 8005222:	ec44 3b17 	vmov	d7, r3, r4
 8005226:	eeb0 1a47 	vmov.f32	s2, s14
 800522a:	eef0 1a67 	vmov.f32	s3, s15
 800522e:	ed9f 0bc2 	vldr	d0, [pc, #776]	; 8005538 <shelv+0x348>
 8005232:	f009 fe85 	bl	800ef40 <pow>
 8005236:	ec54 3b10 	vmov	r3, r4, d0
 800523a:	4618      	mov	r0, r3
 800523c:	4621      	mov	r1, r4
 800523e:	f7fb fce3 	bl	8000c08 <__aeabi_d2f>
 8005242:	4603      	mov	r3, r0
 8005244:	623b      	str	r3, [r7, #32]
	float K = tan(cf_PI*fc/fs);
 8005246:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 800524a:	edd7 7a02 	vldr	s15, [r7, #8]
 800524e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005252:	edd7 7a01 	vldr	s15, [r7, #4]
 8005256:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800525a:	ee16 0a90 	vmov	r0, s13
 800525e:	f7fb f983 	bl	8000568 <__aeabi_f2d>
 8005262:	4603      	mov	r3, r0
 8005264:	460c      	mov	r4, r1
 8005266:	ec44 3b10 	vmov	d0, r3, r4
 800526a:	f009 fe39 	bl	800eee0 <tan>
 800526e:	ec54 3b10 	vmov	r3, r4, d0
 8005272:	4618      	mov	r0, r3
 8005274:	4621      	mov	r1, r4
 8005276:	f7fb fcc7 	bl	8000c08 <__aeabi_d2f>
 800527a:	4603      	mov	r3, r0
 800527c:	61fb      	str	r3, [r7, #28]
	float norm = 0;
 800527e:	f04f 0300 	mov.w	r3, #0
 8005282:	61bb      	str	r3, [r7, #24]

	/* Low Shelving Filter*/
	if(!type){
 8005284:	7cfb      	ldrb	r3, [r7, #19]
 8005286:	f083 0301 	eor.w	r3, r3, #1
 800528a:	b2db      	uxtb	r3, r3
 800528c:	2b00      	cmp	r3, #0
 800528e:	f000 82dd 	beq.w	800584c <shelv+0x65c>
		/* Boost*/
		if(gain > 0){
 8005292:	edd7 7a03 	vldr	s15, [r7, #12]
 8005296:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800529a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800529e:	f340 8159 	ble.w	8005554 <shelv+0x364>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 80052a2:	69f8      	ldr	r0, [r7, #28]
 80052a4:	f7fb f960 	bl	8000568 <__aeabi_f2d>
 80052a8:	a3a5      	add	r3, pc, #660	; (adr r3, 8005540 <shelv+0x350>)
 80052aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ae:	f7fb f9b3 	bl	8000618 <__aeabi_dmul>
 80052b2:	4603      	mov	r3, r0
 80052b4:	460c      	mov	r4, r1
 80052b6:	4618      	mov	r0, r3
 80052b8:	4621      	mov	r1, r4
 80052ba:	f04f 0200 	mov.w	r2, #0
 80052be:	4ba4      	ldr	r3, [pc, #656]	; (8005550 <shelv+0x360>)
 80052c0:	f7fa fff4 	bl	80002ac <__adddf3>
 80052c4:	4603      	mov	r3, r0
 80052c6:	460c      	mov	r4, r1
 80052c8:	4625      	mov	r5, r4
 80052ca:	461c      	mov	r4, r3
 80052cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80052d0:	edd7 7a07 	vldr	s15, [r7, #28]
 80052d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80052d8:	ee17 0a90 	vmov	r0, s15
 80052dc:	f7fb f944 	bl	8000568 <__aeabi_f2d>
 80052e0:	4602      	mov	r2, r0
 80052e2:	460b      	mov	r3, r1
 80052e4:	4620      	mov	r0, r4
 80052e6:	4629      	mov	r1, r5
 80052e8:	f7fa ffe0 	bl	80002ac <__adddf3>
 80052ec:	4603      	mov	r3, r0
 80052ee:	460c      	mov	r4, r1
 80052f0:	461a      	mov	r2, r3
 80052f2:	4623      	mov	r3, r4
 80052f4:	f04f 0000 	mov.w	r0, #0
 80052f8:	4995      	ldr	r1, [pc, #596]	; (8005550 <shelv+0x360>)
 80052fa:	f7fb fab7 	bl	800086c <__aeabi_ddiv>
 80052fe:	4603      	mov	r3, r0
 8005300:	460c      	mov	r4, r1
 8005302:	4618      	mov	r0, r3
 8005304:	4621      	mov	r1, r4
 8005306:	f7fb fc7f 	bl	8000c08 <__aeabi_d2f>
 800530a:	4603      	mov	r3, r0
 800530c:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (1 + sqrt(2*V)*K + V * K * K) * norm;
 800530e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005312:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005316:	ee17 0a90 	vmov	r0, s15
 800531a:	f7fb f925 	bl	8000568 <__aeabi_f2d>
 800531e:	4603      	mov	r3, r0
 8005320:	460c      	mov	r4, r1
 8005322:	ec44 3b10 	vmov	d0, r3, r4
 8005326:	f009 ff7b 	bl	800f220 <sqrt>
 800532a:	ec56 5b10 	vmov	r5, r6, d0
 800532e:	69f8      	ldr	r0, [r7, #28]
 8005330:	f7fb f91a 	bl	8000568 <__aeabi_f2d>
 8005334:	4603      	mov	r3, r0
 8005336:	460c      	mov	r4, r1
 8005338:	461a      	mov	r2, r3
 800533a:	4623      	mov	r3, r4
 800533c:	4628      	mov	r0, r5
 800533e:	4631      	mov	r1, r6
 8005340:	f7fb f96a 	bl	8000618 <__aeabi_dmul>
 8005344:	4603      	mov	r3, r0
 8005346:	460c      	mov	r4, r1
 8005348:	4618      	mov	r0, r3
 800534a:	4621      	mov	r1, r4
 800534c:	f04f 0200 	mov.w	r2, #0
 8005350:	4b7f      	ldr	r3, [pc, #508]	; (8005550 <shelv+0x360>)
 8005352:	f7fa ffab 	bl	80002ac <__adddf3>
 8005356:	4603      	mov	r3, r0
 8005358:	460c      	mov	r4, r1
 800535a:	4625      	mov	r5, r4
 800535c:	461c      	mov	r4, r3
 800535e:	ed97 7a08 	vldr	s14, [r7, #32]
 8005362:	edd7 7a07 	vldr	s15, [r7, #28]
 8005366:	ee27 7a27 	vmul.f32	s14, s14, s15
 800536a:	edd7 7a07 	vldr	s15, [r7, #28]
 800536e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005372:	ee17 0a90 	vmov	r0, s15
 8005376:	f7fb f8f7 	bl	8000568 <__aeabi_f2d>
 800537a:	4602      	mov	r2, r0
 800537c:	460b      	mov	r3, r1
 800537e:	4620      	mov	r0, r4
 8005380:	4629      	mov	r1, r5
 8005382:	f7fa ff93 	bl	80002ac <__adddf3>
 8005386:	4603      	mov	r3, r0
 8005388:	460c      	mov	r4, r1
 800538a:	4625      	mov	r5, r4
 800538c:	461c      	mov	r4, r3
 800538e:	69b8      	ldr	r0, [r7, #24]
 8005390:	f7fb f8ea 	bl	8000568 <__aeabi_f2d>
 8005394:	4602      	mov	r2, r0
 8005396:	460b      	mov	r3, r1
 8005398:	4620      	mov	r0, r4
 800539a:	4629      	mov	r1, r5
 800539c:	f7fb f93c 	bl	8000618 <__aeabi_dmul>
 80053a0:	4603      	mov	r3, r0
 80053a2:	460c      	mov	r4, r1
 80053a4:	4618      	mov	r0, r3
 80053a6:	4621      	mov	r1, r4
 80053a8:	f7fb fc2e 	bl	8000c08 <__aeabi_d2f>
 80053ac:	4602      	mov	r2, r0
 80053ae:	697b      	ldr	r3, [r7, #20]
 80053b0:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (V * K * K - 1)) * norm;
 80053b2:	ed97 7a08 	vldr	s14, [r7, #32]
 80053b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80053ba:	ee27 7a27 	vmul.f32	s14, s14, s15
 80053be:	edd7 7a07 	vldr	s15, [r7, #28]
 80053c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80053ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053ce:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	3304      	adds	r3, #4
 80053d6:	edd7 7a06 	vldr	s15, [r7, #24]
 80053da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053de:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (1 - sqrt(2*V)*K + V * K * K) * norm;
 80053e2:	edd7 7a08 	vldr	s15, [r7, #32]
 80053e6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80053ea:	ee17 0a90 	vmov	r0, s15
 80053ee:	f7fb f8bb 	bl	8000568 <__aeabi_f2d>
 80053f2:	4603      	mov	r3, r0
 80053f4:	460c      	mov	r4, r1
 80053f6:	ec44 3b10 	vmov	d0, r3, r4
 80053fa:	f009 ff11 	bl	800f220 <sqrt>
 80053fe:	ec56 5b10 	vmov	r5, r6, d0
 8005402:	69f8      	ldr	r0, [r7, #28]
 8005404:	f7fb f8b0 	bl	8000568 <__aeabi_f2d>
 8005408:	4603      	mov	r3, r0
 800540a:	460c      	mov	r4, r1
 800540c:	461a      	mov	r2, r3
 800540e:	4623      	mov	r3, r4
 8005410:	4628      	mov	r0, r5
 8005412:	4631      	mov	r1, r6
 8005414:	f7fb f900 	bl	8000618 <__aeabi_dmul>
 8005418:	4603      	mov	r3, r0
 800541a:	460c      	mov	r4, r1
 800541c:	461a      	mov	r2, r3
 800541e:	4623      	mov	r3, r4
 8005420:	f04f 0000 	mov.w	r0, #0
 8005424:	494a      	ldr	r1, [pc, #296]	; (8005550 <shelv+0x360>)
 8005426:	f7fa ff3f 	bl	80002a8 <__aeabi_dsub>
 800542a:	4603      	mov	r3, r0
 800542c:	460c      	mov	r4, r1
 800542e:	4625      	mov	r5, r4
 8005430:	461c      	mov	r4, r3
 8005432:	ed97 7a08 	vldr	s14, [r7, #32]
 8005436:	edd7 7a07 	vldr	s15, [r7, #28]
 800543a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800543e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005442:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005446:	ee17 0a90 	vmov	r0, s15
 800544a:	f7fb f88d 	bl	8000568 <__aeabi_f2d>
 800544e:	4602      	mov	r2, r0
 8005450:	460b      	mov	r3, r1
 8005452:	4620      	mov	r0, r4
 8005454:	4629      	mov	r1, r5
 8005456:	f7fa ff29 	bl	80002ac <__adddf3>
 800545a:	4603      	mov	r3, r0
 800545c:	460c      	mov	r4, r1
 800545e:	4625      	mov	r5, r4
 8005460:	461c      	mov	r4, r3
 8005462:	69b8      	ldr	r0, [r7, #24]
 8005464:	f7fb f880 	bl	8000568 <__aeabi_f2d>
 8005468:	4602      	mov	r2, r0
 800546a:	460b      	mov	r3, r1
 800546c:	4620      	mov	r0, r4
 800546e:	4629      	mov	r1, r5
 8005470:	f7fb f8d2 	bl	8000618 <__aeabi_dmul>
 8005474:	4603      	mov	r3, r0
 8005476:	460c      	mov	r4, r1
 8005478:	4619      	mov	r1, r3
 800547a:	4622      	mov	r2, r4
 800547c:	697b      	ldr	r3, [r7, #20]
 800547e:	f103 0408 	add.w	r4, r3, #8
 8005482:	4608      	mov	r0, r1
 8005484:	4611      	mov	r1, r2
 8005486:	f7fb fbbf 	bl	8000c08 <__aeabi_d2f>
 800548a:	4603      	mov	r3, r0
 800548c:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 800548e:	ed97 7a07 	vldr	s14, [r7, #28]
 8005492:	edd7 7a07 	vldr	s15, [r7, #28]
 8005496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800549a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800549e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80054a2:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	330c      	adds	r3, #12
 80054aa:	edd7 7a06 	vldr	s15, [r7, #24]
 80054ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054b2:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K) * norm;
 80054b6:	69f8      	ldr	r0, [r7, #28]
 80054b8:	f7fb f856 	bl	8000568 <__aeabi_f2d>
 80054bc:	a320      	add	r3, pc, #128	; (adr r3, 8005540 <shelv+0x350>)
 80054be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054c2:	f7fb f8a9 	bl	8000618 <__aeabi_dmul>
 80054c6:	4603      	mov	r3, r0
 80054c8:	460c      	mov	r4, r1
 80054ca:	461a      	mov	r2, r3
 80054cc:	4623      	mov	r3, r4
 80054ce:	f04f 0000 	mov.w	r0, #0
 80054d2:	491f      	ldr	r1, [pc, #124]	; (8005550 <shelv+0x360>)
 80054d4:	f7fa fee8 	bl	80002a8 <__aeabi_dsub>
 80054d8:	4603      	mov	r3, r0
 80054da:	460c      	mov	r4, r1
 80054dc:	4625      	mov	r5, r4
 80054de:	461c      	mov	r4, r3
 80054e0:	ed97 7a07 	vldr	s14, [r7, #28]
 80054e4:	edd7 7a07 	vldr	s15, [r7, #28]
 80054e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80054ec:	ee17 0a90 	vmov	r0, s15
 80054f0:	f7fb f83a 	bl	8000568 <__aeabi_f2d>
 80054f4:	4602      	mov	r2, r0
 80054f6:	460b      	mov	r3, r1
 80054f8:	4620      	mov	r0, r4
 80054fa:	4629      	mov	r1, r5
 80054fc:	f7fa fed6 	bl	80002ac <__adddf3>
 8005500:	4603      	mov	r3, r0
 8005502:	460c      	mov	r4, r1
 8005504:	4625      	mov	r5, r4
 8005506:	461c      	mov	r4, r3
 8005508:	69b8      	ldr	r0, [r7, #24]
 800550a:	f7fb f82d 	bl	8000568 <__aeabi_f2d>
 800550e:	4602      	mov	r2, r0
 8005510:	460b      	mov	r3, r1
 8005512:	4620      	mov	r0, r4
 8005514:	4629      	mov	r1, r5
 8005516:	f7fb f87f 	bl	8000618 <__aeabi_dmul>
 800551a:	4603      	mov	r3, r0
 800551c:	460c      	mov	r4, r1
 800551e:	4619      	mov	r1, r3
 8005520:	4622      	mov	r2, r4
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	f103 0410 	add.w	r4, r3, #16
 8005528:	4608      	mov	r0, r1
 800552a:	4611      	mov	r1, r2
 800552c:	f7fb fb6c 	bl	8000c08 <__aeabi_d2f>
 8005530:	4603      	mov	r3, r0
 8005532:	6023      	str	r3, [r4, #0]
			pCoeffs[2] = 0.0f;
			pCoeffs[3] = 0.0f;
			pCoeffs[4] = 0.0f;
		}
	}
}
 8005534:	f000 bc4a 	b.w	8005dcc <shelv+0xbdc>
 8005538:	00000000 	.word	0x00000000
 800553c:	40240000 	.word	0x40240000
 8005540:	667f3bcd 	.word	0x667f3bcd
 8005544:	3ff6a09e 	.word	0x3ff6a09e
 8005548:	40490fdb 	.word	0x40490fdb
 800554c:	40340000 	.word	0x40340000
 8005550:	3ff00000 	.word	0x3ff00000
		else if(gain < 0){
 8005554:	edd7 7a03 	vldr	s15, [r7, #12]
 8005558:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800555c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005560:	f140 8156 	bpl.w	8005810 <shelv+0x620>
			norm = 1.0f / (V + sqrt(2*V) * K + K * K);
 8005564:	6a38      	ldr	r0, [r7, #32]
 8005566:	f7fa ffff 	bl	8000568 <__aeabi_f2d>
 800556a:	4604      	mov	r4, r0
 800556c:	460d      	mov	r5, r1
 800556e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005572:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005576:	ee17 0a90 	vmov	r0, s15
 800557a:	f7fa fff5 	bl	8000568 <__aeabi_f2d>
 800557e:	4602      	mov	r2, r0
 8005580:	460b      	mov	r3, r1
 8005582:	ec43 2b10 	vmov	d0, r2, r3
 8005586:	f009 fe4b 	bl	800f220 <sqrt>
 800558a:	ec59 8b10 	vmov	r8, r9, d0
 800558e:	69f8      	ldr	r0, [r7, #28]
 8005590:	f7fa ffea 	bl	8000568 <__aeabi_f2d>
 8005594:	4602      	mov	r2, r0
 8005596:	460b      	mov	r3, r1
 8005598:	4640      	mov	r0, r8
 800559a:	4649      	mov	r1, r9
 800559c:	f7fb f83c 	bl	8000618 <__aeabi_dmul>
 80055a0:	4602      	mov	r2, r0
 80055a2:	460b      	mov	r3, r1
 80055a4:	4620      	mov	r0, r4
 80055a6:	4629      	mov	r1, r5
 80055a8:	f7fa fe80 	bl	80002ac <__adddf3>
 80055ac:	4603      	mov	r3, r0
 80055ae:	460c      	mov	r4, r1
 80055b0:	4625      	mov	r5, r4
 80055b2:	461c      	mov	r4, r3
 80055b4:	ed97 7a07 	vldr	s14, [r7, #28]
 80055b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80055bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80055c0:	ee17 0a90 	vmov	r0, s15
 80055c4:	f7fa ffd0 	bl	8000568 <__aeabi_f2d>
 80055c8:	4602      	mov	r2, r0
 80055ca:	460b      	mov	r3, r1
 80055cc:	4620      	mov	r0, r4
 80055ce:	4629      	mov	r1, r5
 80055d0:	f7fa fe6c 	bl	80002ac <__adddf3>
 80055d4:	4603      	mov	r3, r0
 80055d6:	460c      	mov	r4, r1
 80055d8:	461a      	mov	r2, r3
 80055da:	4623      	mov	r3, r4
 80055dc:	f04f 0000 	mov.w	r0, #0
 80055e0:	4999      	ldr	r1, [pc, #612]	; (8005848 <shelv+0x658>)
 80055e2:	f7fb f943 	bl	800086c <__aeabi_ddiv>
 80055e6:	4603      	mov	r3, r0
 80055e8:	460c      	mov	r4, r1
 80055ea:	4618      	mov	r0, r3
 80055ec:	4621      	mov	r1, r4
 80055ee:	f7fb fb0b 	bl	8000c08 <__aeabi_d2f>
 80055f2:	4603      	mov	r3, r0
 80055f4:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 80055f6:	6a38      	ldr	r0, [r7, #32]
 80055f8:	f7fa ffb6 	bl	8000568 <__aeabi_f2d>
 80055fc:	4604      	mov	r4, r0
 80055fe:	460d      	mov	r5, r1
 8005600:	69f8      	ldr	r0, [r7, #28]
 8005602:	f7fa ffb1 	bl	8000568 <__aeabi_f2d>
 8005606:	a38e      	add	r3, pc, #568	; (adr r3, 8005840 <shelv+0x650>)
 8005608:	e9d3 2300 	ldrd	r2, r3, [r3]
 800560c:	f7fb f804 	bl	8000618 <__aeabi_dmul>
 8005610:	4602      	mov	r2, r0
 8005612:	460b      	mov	r3, r1
 8005614:	4610      	mov	r0, r2
 8005616:	4619      	mov	r1, r3
 8005618:	f04f 0200 	mov.w	r2, #0
 800561c:	4b8a      	ldr	r3, [pc, #552]	; (8005848 <shelv+0x658>)
 800561e:	f7fa fe45 	bl	80002ac <__adddf3>
 8005622:	4602      	mov	r2, r0
 8005624:	460b      	mov	r3, r1
 8005626:	4690      	mov	r8, r2
 8005628:	4699      	mov	r9, r3
 800562a:	ed97 7a07 	vldr	s14, [r7, #28]
 800562e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005632:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005636:	ee17 0a90 	vmov	r0, s15
 800563a:	f7fa ff95 	bl	8000568 <__aeabi_f2d>
 800563e:	4602      	mov	r2, r0
 8005640:	460b      	mov	r3, r1
 8005642:	4640      	mov	r0, r8
 8005644:	4649      	mov	r1, r9
 8005646:	f7fa fe31 	bl	80002ac <__adddf3>
 800564a:	4602      	mov	r2, r0
 800564c:	460b      	mov	r3, r1
 800564e:	4620      	mov	r0, r4
 8005650:	4629      	mov	r1, r5
 8005652:	f7fa ffe1 	bl	8000618 <__aeabi_dmul>
 8005656:	4603      	mov	r3, r0
 8005658:	460c      	mov	r4, r1
 800565a:	4625      	mov	r5, r4
 800565c:	461c      	mov	r4, r3
 800565e:	69b8      	ldr	r0, [r7, #24]
 8005660:	f7fa ff82 	bl	8000568 <__aeabi_f2d>
 8005664:	4602      	mov	r2, r0
 8005666:	460b      	mov	r3, r1
 8005668:	4620      	mov	r0, r4
 800566a:	4629      	mov	r1, r5
 800566c:	f7fa ffd4 	bl	8000618 <__aeabi_dmul>
 8005670:	4603      	mov	r3, r0
 8005672:	460c      	mov	r4, r1
 8005674:	4618      	mov	r0, r3
 8005676:	4621      	mov	r1, r4
 8005678:	f7fb fac6 	bl	8000c08 <__aeabi_d2f>
 800567c:	4602      	mov	r2, r0
 800567e:	697b      	ldr	r3, [r7, #20]
 8005680:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8005682:	edd7 7a08 	vldr	s15, [r7, #32]
 8005686:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800568a:	edd7 6a07 	vldr	s13, [r7, #28]
 800568e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005692:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005696:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800569a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800569e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	3304      	adds	r3, #4
 80056a6:	edd7 7a06 	vldr	s15, [r7, #24]
 80056aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ae:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 80056b2:	6a38      	ldr	r0, [r7, #32]
 80056b4:	f7fa ff58 	bl	8000568 <__aeabi_f2d>
 80056b8:	4604      	mov	r4, r0
 80056ba:	460d      	mov	r5, r1
 80056bc:	69f8      	ldr	r0, [r7, #28]
 80056be:	f7fa ff53 	bl	8000568 <__aeabi_f2d>
 80056c2:	a35f      	add	r3, pc, #380	; (adr r3, 8005840 <shelv+0x650>)
 80056c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c8:	f7fa ffa6 	bl	8000618 <__aeabi_dmul>
 80056cc:	4602      	mov	r2, r0
 80056ce:	460b      	mov	r3, r1
 80056d0:	f04f 0000 	mov.w	r0, #0
 80056d4:	495c      	ldr	r1, [pc, #368]	; (8005848 <shelv+0x658>)
 80056d6:	f7fa fde7 	bl	80002a8 <__aeabi_dsub>
 80056da:	4602      	mov	r2, r0
 80056dc:	460b      	mov	r3, r1
 80056de:	4690      	mov	r8, r2
 80056e0:	4699      	mov	r9, r3
 80056e2:	ed97 7a07 	vldr	s14, [r7, #28]
 80056e6:	edd7 7a07 	vldr	s15, [r7, #28]
 80056ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80056ee:	ee17 0a90 	vmov	r0, s15
 80056f2:	f7fa ff39 	bl	8000568 <__aeabi_f2d>
 80056f6:	4602      	mov	r2, r0
 80056f8:	460b      	mov	r3, r1
 80056fa:	4640      	mov	r0, r8
 80056fc:	4649      	mov	r1, r9
 80056fe:	f7fa fdd5 	bl	80002ac <__adddf3>
 8005702:	4602      	mov	r2, r0
 8005704:	460b      	mov	r3, r1
 8005706:	4620      	mov	r0, r4
 8005708:	4629      	mov	r1, r5
 800570a:	f7fa ff85 	bl	8000618 <__aeabi_dmul>
 800570e:	4603      	mov	r3, r0
 8005710:	460c      	mov	r4, r1
 8005712:	4625      	mov	r5, r4
 8005714:	461c      	mov	r4, r3
 8005716:	69b8      	ldr	r0, [r7, #24]
 8005718:	f7fa ff26 	bl	8000568 <__aeabi_f2d>
 800571c:	4602      	mov	r2, r0
 800571e:	460b      	mov	r3, r1
 8005720:	4620      	mov	r0, r4
 8005722:	4629      	mov	r1, r5
 8005724:	f7fa ff78 	bl	8000618 <__aeabi_dmul>
 8005728:	4603      	mov	r3, r0
 800572a:	460c      	mov	r4, r1
 800572c:	4619      	mov	r1, r3
 800572e:	4622      	mov	r2, r4
 8005730:	697b      	ldr	r3, [r7, #20]
 8005732:	f103 0408 	add.w	r4, r3, #8
 8005736:	4608      	mov	r0, r1
 8005738:	4611      	mov	r1, r2
 800573a:	f7fb fa65 	bl	8000c08 <__aeabi_d2f>
 800573e:	4603      	mov	r3, r0
 8005740:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - V) ) * norm;
 8005742:	ed97 7a07 	vldr	s14, [r7, #28]
 8005746:	edd7 7a07 	vldr	s15, [r7, #28]
 800574a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800574e:	edd7 7a08 	vldr	s15, [r7, #32]
 8005752:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005756:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	330c      	adds	r3, #12
 800575e:	edd7 7a06 	vldr	s15, [r7, #24]
 8005762:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005766:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (V - sqrt(2 * V) * K + K * K) * norm;
 800576a:	6a38      	ldr	r0, [r7, #32]
 800576c:	f7fa fefc 	bl	8000568 <__aeabi_f2d>
 8005770:	4604      	mov	r4, r0
 8005772:	460d      	mov	r5, r1
 8005774:	edd7 7a08 	vldr	s15, [r7, #32]
 8005778:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800577c:	ee17 0a90 	vmov	r0, s15
 8005780:	f7fa fef2 	bl	8000568 <__aeabi_f2d>
 8005784:	4602      	mov	r2, r0
 8005786:	460b      	mov	r3, r1
 8005788:	ec43 2b10 	vmov	d0, r2, r3
 800578c:	f009 fd48 	bl	800f220 <sqrt>
 8005790:	ec59 8b10 	vmov	r8, r9, d0
 8005794:	69f8      	ldr	r0, [r7, #28]
 8005796:	f7fa fee7 	bl	8000568 <__aeabi_f2d>
 800579a:	4602      	mov	r2, r0
 800579c:	460b      	mov	r3, r1
 800579e:	4640      	mov	r0, r8
 80057a0:	4649      	mov	r1, r9
 80057a2:	f7fa ff39 	bl	8000618 <__aeabi_dmul>
 80057a6:	4602      	mov	r2, r0
 80057a8:	460b      	mov	r3, r1
 80057aa:	4620      	mov	r0, r4
 80057ac:	4629      	mov	r1, r5
 80057ae:	f7fa fd7b 	bl	80002a8 <__aeabi_dsub>
 80057b2:	4603      	mov	r3, r0
 80057b4:	460c      	mov	r4, r1
 80057b6:	4625      	mov	r5, r4
 80057b8:	461c      	mov	r4, r3
 80057ba:	ed97 7a07 	vldr	s14, [r7, #28]
 80057be:	edd7 7a07 	vldr	s15, [r7, #28]
 80057c2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057c6:	ee17 0a90 	vmov	r0, s15
 80057ca:	f7fa fecd 	bl	8000568 <__aeabi_f2d>
 80057ce:	4602      	mov	r2, r0
 80057d0:	460b      	mov	r3, r1
 80057d2:	4620      	mov	r0, r4
 80057d4:	4629      	mov	r1, r5
 80057d6:	f7fa fd69 	bl	80002ac <__adddf3>
 80057da:	4603      	mov	r3, r0
 80057dc:	460c      	mov	r4, r1
 80057de:	4625      	mov	r5, r4
 80057e0:	461c      	mov	r4, r3
 80057e2:	69b8      	ldr	r0, [r7, #24]
 80057e4:	f7fa fec0 	bl	8000568 <__aeabi_f2d>
 80057e8:	4602      	mov	r2, r0
 80057ea:	460b      	mov	r3, r1
 80057ec:	4620      	mov	r0, r4
 80057ee:	4629      	mov	r1, r5
 80057f0:	f7fa ff12 	bl	8000618 <__aeabi_dmul>
 80057f4:	4603      	mov	r3, r0
 80057f6:	460c      	mov	r4, r1
 80057f8:	4619      	mov	r1, r3
 80057fa:	4622      	mov	r2, r4
 80057fc:	697b      	ldr	r3, [r7, #20]
 80057fe:	f103 0410 	add.w	r4, r3, #16
 8005802:	4608      	mov	r0, r1
 8005804:	4611      	mov	r1, r2
 8005806:	f7fb f9ff 	bl	8000c08 <__aeabi_d2f>
 800580a:	4603      	mov	r3, r0
 800580c:	6023      	str	r3, [r4, #0]
}
 800580e:	e2dd      	b.n	8005dcc <shelv+0xbdc>
			pCoeffs[0] = V;
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	6a3a      	ldr	r2, [r7, #32]
 8005814:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8005816:	697b      	ldr	r3, [r7, #20]
 8005818:	3304      	adds	r3, #4
 800581a:	f04f 0200 	mov.w	r2, #0
 800581e:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	3308      	adds	r3, #8
 8005824:	f04f 0200 	mov.w	r2, #0
 8005828:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 800582a:	697b      	ldr	r3, [r7, #20]
 800582c:	330c      	adds	r3, #12
 800582e:	f04f 0200 	mov.w	r2, #0
 8005832:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	3310      	adds	r3, #16
 8005838:	f04f 0200 	mov.w	r2, #0
 800583c:	601a      	str	r2, [r3, #0]
}
 800583e:	e2c5      	b.n	8005dcc <shelv+0xbdc>
 8005840:	667f3bcd 	.word	0x667f3bcd
 8005844:	3ff6a09e 	.word	0x3ff6a09e
 8005848:	3ff00000 	.word	0x3ff00000
		if(gain > 0){
 800584c:	edd7 7a03 	vldr	s15, [r7, #12]
 8005850:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005858:	f340 8130 	ble.w	8005abc <shelv+0x8cc>
			norm = 1.0f / (1 + sqrt(2) * K + K * K);
 800585c:	69f8      	ldr	r0, [r7, #28]
 800585e:	f7fa fe83 	bl	8000568 <__aeabi_f2d>
 8005862:	a3ed      	add	r3, pc, #948	; (adr r3, 8005c18 <shelv+0xa28>)
 8005864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005868:	f7fa fed6 	bl	8000618 <__aeabi_dmul>
 800586c:	4603      	mov	r3, r0
 800586e:	460c      	mov	r4, r1
 8005870:	4618      	mov	r0, r3
 8005872:	4621      	mov	r1, r4
 8005874:	f04f 0200 	mov.w	r2, #0
 8005878:	4be9      	ldr	r3, [pc, #932]	; (8005c20 <shelv+0xa30>)
 800587a:	f7fa fd17 	bl	80002ac <__adddf3>
 800587e:	4603      	mov	r3, r0
 8005880:	460c      	mov	r4, r1
 8005882:	4625      	mov	r5, r4
 8005884:	461c      	mov	r4, r3
 8005886:	ed97 7a07 	vldr	s14, [r7, #28]
 800588a:	edd7 7a07 	vldr	s15, [r7, #28]
 800588e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005892:	ee17 0a90 	vmov	r0, s15
 8005896:	f7fa fe67 	bl	8000568 <__aeabi_f2d>
 800589a:	4602      	mov	r2, r0
 800589c:	460b      	mov	r3, r1
 800589e:	4620      	mov	r0, r4
 80058a0:	4629      	mov	r1, r5
 80058a2:	f7fa fd03 	bl	80002ac <__adddf3>
 80058a6:	4603      	mov	r3, r0
 80058a8:	460c      	mov	r4, r1
 80058aa:	461a      	mov	r2, r3
 80058ac:	4623      	mov	r3, r4
 80058ae:	f04f 0000 	mov.w	r0, #0
 80058b2:	49db      	ldr	r1, [pc, #876]	; (8005c20 <shelv+0xa30>)
 80058b4:	f7fa ffda 	bl	800086c <__aeabi_ddiv>
 80058b8:	4603      	mov	r3, r0
 80058ba:	460c      	mov	r4, r1
 80058bc:	4618      	mov	r0, r3
 80058be:	4621      	mov	r1, r4
 80058c0:	f7fb f9a2 	bl	8000c08 <__aeabi_d2f>
 80058c4:	4603      	mov	r3, r0
 80058c6:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V + sqrt(2 * V) * K + K * K) * norm;
 80058c8:	6a38      	ldr	r0, [r7, #32]
 80058ca:	f7fa fe4d 	bl	8000568 <__aeabi_f2d>
 80058ce:	4604      	mov	r4, r0
 80058d0:	460d      	mov	r5, r1
 80058d2:	edd7 7a08 	vldr	s15, [r7, #32]
 80058d6:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80058da:	ee17 0a90 	vmov	r0, s15
 80058de:	f7fa fe43 	bl	8000568 <__aeabi_f2d>
 80058e2:	4602      	mov	r2, r0
 80058e4:	460b      	mov	r3, r1
 80058e6:	ec43 2b10 	vmov	d0, r2, r3
 80058ea:	f009 fc99 	bl	800f220 <sqrt>
 80058ee:	ec59 8b10 	vmov	r8, r9, d0
 80058f2:	69f8      	ldr	r0, [r7, #28]
 80058f4:	f7fa fe38 	bl	8000568 <__aeabi_f2d>
 80058f8:	4602      	mov	r2, r0
 80058fa:	460b      	mov	r3, r1
 80058fc:	4640      	mov	r0, r8
 80058fe:	4649      	mov	r1, r9
 8005900:	f7fa fe8a 	bl	8000618 <__aeabi_dmul>
 8005904:	4602      	mov	r2, r0
 8005906:	460b      	mov	r3, r1
 8005908:	4620      	mov	r0, r4
 800590a:	4629      	mov	r1, r5
 800590c:	f7fa fcce 	bl	80002ac <__adddf3>
 8005910:	4603      	mov	r3, r0
 8005912:	460c      	mov	r4, r1
 8005914:	4625      	mov	r5, r4
 8005916:	461c      	mov	r4, r3
 8005918:	ed97 7a07 	vldr	s14, [r7, #28]
 800591c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005920:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005924:	ee17 0a90 	vmov	r0, s15
 8005928:	f7fa fe1e 	bl	8000568 <__aeabi_f2d>
 800592c:	4602      	mov	r2, r0
 800592e:	460b      	mov	r3, r1
 8005930:	4620      	mov	r0, r4
 8005932:	4629      	mov	r1, r5
 8005934:	f7fa fcba 	bl	80002ac <__adddf3>
 8005938:	4603      	mov	r3, r0
 800593a:	460c      	mov	r4, r1
 800593c:	4625      	mov	r5, r4
 800593e:	461c      	mov	r4, r3
 8005940:	69b8      	ldr	r0, [r7, #24]
 8005942:	f7fa fe11 	bl	8000568 <__aeabi_f2d>
 8005946:	4602      	mov	r2, r0
 8005948:	460b      	mov	r3, r1
 800594a:	4620      	mov	r0, r4
 800594c:	4629      	mov	r1, r5
 800594e:	f7fa fe63 	bl	8000618 <__aeabi_dmul>
 8005952:	4603      	mov	r3, r0
 8005954:	460c      	mov	r4, r1
 8005956:	4618      	mov	r0, r3
 8005958:	4621      	mov	r1, r4
 800595a:	f7fb f955 	bl	8000c08 <__aeabi_d2f>
 800595e:	4602      	mov	r2, r0
 8005960:	697b      	ldr	r3, [r7, #20]
 8005962:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * (K * K - V)) * norm;
 8005964:	ed97 7a07 	vldr	s14, [r7, #28]
 8005968:	edd7 7a07 	vldr	s15, [r7, #28]
 800596c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005970:	edd7 7a08 	vldr	s15, [r7, #32]
 8005974:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005978:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	3304      	adds	r3, #4
 8005980:	edd7 7a06 	vldr	s15, [r7, #24]
 8005984:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005988:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V - sqrt(2 * V) * K + K * K) * norm;
 800598c:	6a38      	ldr	r0, [r7, #32]
 800598e:	f7fa fdeb 	bl	8000568 <__aeabi_f2d>
 8005992:	4604      	mov	r4, r0
 8005994:	460d      	mov	r5, r1
 8005996:	edd7 7a08 	vldr	s15, [r7, #32]
 800599a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800599e:	ee17 0a90 	vmov	r0, s15
 80059a2:	f7fa fde1 	bl	8000568 <__aeabi_f2d>
 80059a6:	4602      	mov	r2, r0
 80059a8:	460b      	mov	r3, r1
 80059aa:	ec43 2b10 	vmov	d0, r2, r3
 80059ae:	f009 fc37 	bl	800f220 <sqrt>
 80059b2:	ec59 8b10 	vmov	r8, r9, d0
 80059b6:	69f8      	ldr	r0, [r7, #28]
 80059b8:	f7fa fdd6 	bl	8000568 <__aeabi_f2d>
 80059bc:	4602      	mov	r2, r0
 80059be:	460b      	mov	r3, r1
 80059c0:	4640      	mov	r0, r8
 80059c2:	4649      	mov	r1, r9
 80059c4:	f7fa fe28 	bl	8000618 <__aeabi_dmul>
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	4620      	mov	r0, r4
 80059ce:	4629      	mov	r1, r5
 80059d0:	f7fa fc6a 	bl	80002a8 <__aeabi_dsub>
 80059d4:	4603      	mov	r3, r0
 80059d6:	460c      	mov	r4, r1
 80059d8:	4625      	mov	r5, r4
 80059da:	461c      	mov	r4, r3
 80059dc:	ed97 7a07 	vldr	s14, [r7, #28]
 80059e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80059e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80059e8:	ee17 0a90 	vmov	r0, s15
 80059ec:	f7fa fdbc 	bl	8000568 <__aeabi_f2d>
 80059f0:	4602      	mov	r2, r0
 80059f2:	460b      	mov	r3, r1
 80059f4:	4620      	mov	r0, r4
 80059f6:	4629      	mov	r1, r5
 80059f8:	f7fa fc58 	bl	80002ac <__adddf3>
 80059fc:	4603      	mov	r3, r0
 80059fe:	460c      	mov	r4, r1
 8005a00:	4625      	mov	r5, r4
 8005a02:	461c      	mov	r4, r3
 8005a04:	69b8      	ldr	r0, [r7, #24]
 8005a06:	f7fa fdaf 	bl	8000568 <__aeabi_f2d>
 8005a0a:	4602      	mov	r2, r0
 8005a0c:	460b      	mov	r3, r1
 8005a0e:	4620      	mov	r0, r4
 8005a10:	4629      	mov	r1, r5
 8005a12:	f7fa fe01 	bl	8000618 <__aeabi_dmul>
 8005a16:	4603      	mov	r3, r0
 8005a18:	460c      	mov	r4, r1
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	4622      	mov	r2, r4
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	f103 0408 	add.w	r4, r3, #8
 8005a24:	4608      	mov	r0, r1
 8005a26:	4611      	mov	r1, r2
 8005a28:	f7fb f8ee 	bl	8000c08 <__aeabi_d2f>
 8005a2c:	4603      	mov	r3, r0
 8005a2e:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005a30:	ed97 7a07 	vldr	s14, [r7, #28]
 8005a34:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a3c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005a40:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a44:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005a48:	697b      	ldr	r3, [r7, #20]
 8005a4a:	330c      	adds	r3, #12
 8005a4c:	edd7 7a06 	vldr	s15, [r7, #24]
 8005a50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a54:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2) * K + K * K);
 8005a58:	69f8      	ldr	r0, [r7, #28]
 8005a5a:	f7fa fd85 	bl	8000568 <__aeabi_f2d>
 8005a5e:	a36e      	add	r3, pc, #440	; (adr r3, 8005c18 <shelv+0xa28>)
 8005a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a64:	f7fa fdd8 	bl	8000618 <__aeabi_dmul>
 8005a68:	4603      	mov	r3, r0
 8005a6a:	460c      	mov	r4, r1
 8005a6c:	461a      	mov	r2, r3
 8005a6e:	4623      	mov	r3, r4
 8005a70:	f04f 0000 	mov.w	r0, #0
 8005a74:	496a      	ldr	r1, [pc, #424]	; (8005c20 <shelv+0xa30>)
 8005a76:	f7fa fc17 	bl	80002a8 <__aeabi_dsub>
 8005a7a:	4603      	mov	r3, r0
 8005a7c:	460c      	mov	r4, r1
 8005a7e:	4625      	mov	r5, r4
 8005a80:	461c      	mov	r4, r3
 8005a82:	ed97 7a07 	vldr	s14, [r7, #28]
 8005a86:	edd7 7a07 	vldr	s15, [r7, #28]
 8005a8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a8e:	ee17 0a90 	vmov	r0, s15
 8005a92:	f7fa fd69 	bl	8000568 <__aeabi_f2d>
 8005a96:	4602      	mov	r2, r0
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4620      	mov	r0, r4
 8005a9c:	4629      	mov	r1, r5
 8005a9e:	f7fa fc05 	bl	80002ac <__adddf3>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	460c      	mov	r4, r1
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	4622      	mov	r2, r4
 8005aaa:	697b      	ldr	r3, [r7, #20]
 8005aac:	f103 0410 	add.w	r4, r3, #16
 8005ab0:	4608      	mov	r0, r1
 8005ab2:	4611      	mov	r1, r2
 8005ab4:	f7fb f8a8 	bl	8000c08 <__aeabi_d2f>
 8005ab8:	4603      	mov	r3, r0
 8005aba:	6023      	str	r3, [r4, #0]
		if(gain < 0){
 8005abc:	edd7 7a03 	vldr	s15, [r7, #12]
 8005ac0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005ac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ac8:	f140 8169 	bpl.w	8005d9e <shelv+0xbae>
			norm = 1.0f / (1 + sqrt(2*V) * K + V * K * K);
 8005acc:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ad0:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005ad4:	ee17 0a90 	vmov	r0, s15
 8005ad8:	f7fa fd46 	bl	8000568 <__aeabi_f2d>
 8005adc:	4603      	mov	r3, r0
 8005ade:	460c      	mov	r4, r1
 8005ae0:	ec44 3b10 	vmov	d0, r3, r4
 8005ae4:	f009 fb9c 	bl	800f220 <sqrt>
 8005ae8:	ec56 5b10 	vmov	r5, r6, d0
 8005aec:	69f8      	ldr	r0, [r7, #28]
 8005aee:	f7fa fd3b 	bl	8000568 <__aeabi_f2d>
 8005af2:	4603      	mov	r3, r0
 8005af4:	460c      	mov	r4, r1
 8005af6:	461a      	mov	r2, r3
 8005af8:	4623      	mov	r3, r4
 8005afa:	4628      	mov	r0, r5
 8005afc:	4631      	mov	r1, r6
 8005afe:	f7fa fd8b 	bl	8000618 <__aeabi_dmul>
 8005b02:	4603      	mov	r3, r0
 8005b04:	460c      	mov	r4, r1
 8005b06:	4618      	mov	r0, r3
 8005b08:	4621      	mov	r1, r4
 8005b0a:	f04f 0200 	mov.w	r2, #0
 8005b0e:	4b44      	ldr	r3, [pc, #272]	; (8005c20 <shelv+0xa30>)
 8005b10:	f7fa fbcc 	bl	80002ac <__adddf3>
 8005b14:	4603      	mov	r3, r0
 8005b16:	460c      	mov	r4, r1
 8005b18:	4625      	mov	r5, r4
 8005b1a:	461c      	mov	r4, r3
 8005b1c:	ed97 7a08 	vldr	s14, [r7, #32]
 8005b20:	edd7 7a07 	vldr	s15, [r7, #28]
 8005b24:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005b28:	edd7 7a07 	vldr	s15, [r7, #28]
 8005b2c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b30:	ee17 0a90 	vmov	r0, s15
 8005b34:	f7fa fd18 	bl	8000568 <__aeabi_f2d>
 8005b38:	4602      	mov	r2, r0
 8005b3a:	460b      	mov	r3, r1
 8005b3c:	4620      	mov	r0, r4
 8005b3e:	4629      	mov	r1, r5
 8005b40:	f7fa fbb4 	bl	80002ac <__adddf3>
 8005b44:	4603      	mov	r3, r0
 8005b46:	460c      	mov	r4, r1
 8005b48:	461a      	mov	r2, r3
 8005b4a:	4623      	mov	r3, r4
 8005b4c:	f04f 0000 	mov.w	r0, #0
 8005b50:	4933      	ldr	r1, [pc, #204]	; (8005c20 <shelv+0xa30>)
 8005b52:	f7fa fe8b 	bl	800086c <__aeabi_ddiv>
 8005b56:	4603      	mov	r3, r0
 8005b58:	460c      	mov	r4, r1
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	4621      	mov	r1, r4
 8005b5e:	f7fb f853 	bl	8000c08 <__aeabi_d2f>
 8005b62:	4603      	mov	r3, r0
 8005b64:	61bb      	str	r3, [r7, #24]
			pCoeffs[0] = (V * (1 + sqrt(2) * K + K * K)) * norm;
 8005b66:	6a38      	ldr	r0, [r7, #32]
 8005b68:	f7fa fcfe 	bl	8000568 <__aeabi_f2d>
 8005b6c:	4604      	mov	r4, r0
 8005b6e:	460d      	mov	r5, r1
 8005b70:	69f8      	ldr	r0, [r7, #28]
 8005b72:	f7fa fcf9 	bl	8000568 <__aeabi_f2d>
 8005b76:	a328      	add	r3, pc, #160	; (adr r3, 8005c18 <shelv+0xa28>)
 8005b78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b7c:	f7fa fd4c 	bl	8000618 <__aeabi_dmul>
 8005b80:	4602      	mov	r2, r0
 8005b82:	460b      	mov	r3, r1
 8005b84:	4610      	mov	r0, r2
 8005b86:	4619      	mov	r1, r3
 8005b88:	f04f 0200 	mov.w	r2, #0
 8005b8c:	4b24      	ldr	r3, [pc, #144]	; (8005c20 <shelv+0xa30>)
 8005b8e:	f7fa fb8d 	bl	80002ac <__adddf3>
 8005b92:	4602      	mov	r2, r0
 8005b94:	460b      	mov	r3, r1
 8005b96:	4690      	mov	r8, r2
 8005b98:	4699      	mov	r9, r3
 8005b9a:	ed97 7a07 	vldr	s14, [r7, #28]
 8005b9e:	edd7 7a07 	vldr	s15, [r7, #28]
 8005ba2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ba6:	ee17 0a90 	vmov	r0, s15
 8005baa:	f7fa fcdd 	bl	8000568 <__aeabi_f2d>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	460b      	mov	r3, r1
 8005bb2:	4640      	mov	r0, r8
 8005bb4:	4649      	mov	r1, r9
 8005bb6:	f7fa fb79 	bl	80002ac <__adddf3>
 8005bba:	4602      	mov	r2, r0
 8005bbc:	460b      	mov	r3, r1
 8005bbe:	4620      	mov	r0, r4
 8005bc0:	4629      	mov	r1, r5
 8005bc2:	f7fa fd29 	bl	8000618 <__aeabi_dmul>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	460c      	mov	r4, r1
 8005bca:	4625      	mov	r5, r4
 8005bcc:	461c      	mov	r4, r3
 8005bce:	69b8      	ldr	r0, [r7, #24]
 8005bd0:	f7fa fcca 	bl	8000568 <__aeabi_f2d>
 8005bd4:	4602      	mov	r2, r0
 8005bd6:	460b      	mov	r3, r1
 8005bd8:	4620      	mov	r0, r4
 8005bda:	4629      	mov	r1, r5
 8005bdc:	f7fa fd1c 	bl	8000618 <__aeabi_dmul>
 8005be0:	4603      	mov	r3, r0
 8005be2:	460c      	mov	r4, r1
 8005be4:	4618      	mov	r0, r3
 8005be6:	4621      	mov	r1, r4
 8005be8:	f7fb f80e 	bl	8000c08 <__aeabi_d2f>
 8005bec:	4602      	mov	r2, r0
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = (2 * V * (K * K - 1)) * norm;
 8005bf2:	edd7 7a08 	vldr	s15, [r7, #32]
 8005bf6:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005bfa:	edd7 6a07 	vldr	s13, [r7, #28]
 8005bfe:	edd7 7a07 	vldr	s15, [r7, #28]
 8005c02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005c06:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005c0a:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005c0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	3304      	adds	r3, #4
 8005c16:	e005      	b.n	8005c24 <shelv+0xa34>
 8005c18:	667f3bcd 	.word	0x667f3bcd
 8005c1c:	3ff6a09e 	.word	0x3ff6a09e
 8005c20:	3ff00000 	.word	0x3ff00000
 8005c24:	edd7 7a06 	vldr	s15, [r7, #24]
 8005c28:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c2c:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[2] = (V * (1 - sqrt(2) * K + K * K)) * norm;
 8005c30:	6a38      	ldr	r0, [r7, #32]
 8005c32:	f7fa fc99 	bl	8000568 <__aeabi_f2d>
 8005c36:	4604      	mov	r4, r0
 8005c38:	460d      	mov	r5, r1
 8005c3a:	69f8      	ldr	r0, [r7, #28]
 8005c3c:	f7fa fc94 	bl	8000568 <__aeabi_f2d>
 8005c40:	a366      	add	r3, pc, #408	; (adr r3, 8005ddc <shelv+0xbec>)
 8005c42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c46:	f7fa fce7 	bl	8000618 <__aeabi_dmul>
 8005c4a:	4602      	mov	r2, r0
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	f04f 0000 	mov.w	r0, #0
 8005c52:	4961      	ldr	r1, [pc, #388]	; (8005dd8 <shelv+0xbe8>)
 8005c54:	f7fa fb28 	bl	80002a8 <__aeabi_dsub>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	4690      	mov	r8, r2
 8005c5e:	4699      	mov	r9, r3
 8005c60:	ed97 7a07 	vldr	s14, [r7, #28]
 8005c64:	edd7 7a07 	vldr	s15, [r7, #28]
 8005c68:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c6c:	ee17 0a90 	vmov	r0, s15
 8005c70:	f7fa fc7a 	bl	8000568 <__aeabi_f2d>
 8005c74:	4602      	mov	r2, r0
 8005c76:	460b      	mov	r3, r1
 8005c78:	4640      	mov	r0, r8
 8005c7a:	4649      	mov	r1, r9
 8005c7c:	f7fa fb16 	bl	80002ac <__adddf3>
 8005c80:	4602      	mov	r2, r0
 8005c82:	460b      	mov	r3, r1
 8005c84:	4620      	mov	r0, r4
 8005c86:	4629      	mov	r1, r5
 8005c88:	f7fa fcc6 	bl	8000618 <__aeabi_dmul>
 8005c8c:	4603      	mov	r3, r0
 8005c8e:	460c      	mov	r4, r1
 8005c90:	4625      	mov	r5, r4
 8005c92:	461c      	mov	r4, r3
 8005c94:	69b8      	ldr	r0, [r7, #24]
 8005c96:	f7fa fc67 	bl	8000568 <__aeabi_f2d>
 8005c9a:	4602      	mov	r2, r0
 8005c9c:	460b      	mov	r3, r1
 8005c9e:	4620      	mov	r0, r4
 8005ca0:	4629      	mov	r1, r5
 8005ca2:	f7fa fcb9 	bl	8000618 <__aeabi_dmul>
 8005ca6:	4603      	mov	r3, r0
 8005ca8:	460c      	mov	r4, r1
 8005caa:	4619      	mov	r1, r3
 8005cac:	4622      	mov	r2, r4
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f103 0408 	add.w	r4, r3, #8
 8005cb4:	4608      	mov	r0, r1
 8005cb6:	4611      	mov	r1, r2
 8005cb8:	f7fa ffa6 	bl	8000c08 <__aeabi_d2f>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	6023      	str	r3, [r4, #0]
			pCoeffs[3] = (2 * (V * K * K - 1)) * norm;
 8005cc0:	ed97 7a08 	vldr	s14, [r7, #32]
 8005cc4:	edd7 7a07 	vldr	s15, [r7, #28]
 8005cc8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ccc:	edd7 7a07 	vldr	s15, [r7, #28]
 8005cd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cd4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005cd8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005cdc:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	330c      	adds	r3, #12
 8005ce4:	edd7 7a06 	vldr	s15, [r7, #24]
 8005ce8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005cec:	edc3 7a00 	vstr	s15, [r3]
			pCoeffs[4] = (1 - sqrt(2 * V) * K + V * K * K) * norm;
 8005cf0:	edd7 7a08 	vldr	s15, [r7, #32]
 8005cf4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8005cf8:	ee17 0a90 	vmov	r0, s15
 8005cfc:	f7fa fc34 	bl	8000568 <__aeabi_f2d>
 8005d00:	4603      	mov	r3, r0
 8005d02:	460c      	mov	r4, r1
 8005d04:	ec44 3b10 	vmov	d0, r3, r4
 8005d08:	f009 fa8a 	bl	800f220 <sqrt>
 8005d0c:	ec56 5b10 	vmov	r5, r6, d0
 8005d10:	69f8      	ldr	r0, [r7, #28]
 8005d12:	f7fa fc29 	bl	8000568 <__aeabi_f2d>
 8005d16:	4603      	mov	r3, r0
 8005d18:	460c      	mov	r4, r1
 8005d1a:	461a      	mov	r2, r3
 8005d1c:	4623      	mov	r3, r4
 8005d1e:	4628      	mov	r0, r5
 8005d20:	4631      	mov	r1, r6
 8005d22:	f7fa fc79 	bl	8000618 <__aeabi_dmul>
 8005d26:	4603      	mov	r3, r0
 8005d28:	460c      	mov	r4, r1
 8005d2a:	461a      	mov	r2, r3
 8005d2c:	4623      	mov	r3, r4
 8005d2e:	f04f 0000 	mov.w	r0, #0
 8005d32:	4929      	ldr	r1, [pc, #164]	; (8005dd8 <shelv+0xbe8>)
 8005d34:	f7fa fab8 	bl	80002a8 <__aeabi_dsub>
 8005d38:	4603      	mov	r3, r0
 8005d3a:	460c      	mov	r4, r1
 8005d3c:	4625      	mov	r5, r4
 8005d3e:	461c      	mov	r4, r3
 8005d40:	ed97 7a08 	vldr	s14, [r7, #32]
 8005d44:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d48:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d4c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005d50:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d54:	ee17 0a90 	vmov	r0, s15
 8005d58:	f7fa fc06 	bl	8000568 <__aeabi_f2d>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	460b      	mov	r3, r1
 8005d60:	4620      	mov	r0, r4
 8005d62:	4629      	mov	r1, r5
 8005d64:	f7fa faa2 	bl	80002ac <__adddf3>
 8005d68:	4603      	mov	r3, r0
 8005d6a:	460c      	mov	r4, r1
 8005d6c:	4625      	mov	r5, r4
 8005d6e:	461c      	mov	r4, r3
 8005d70:	69b8      	ldr	r0, [r7, #24]
 8005d72:	f7fa fbf9 	bl	8000568 <__aeabi_f2d>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	4629      	mov	r1, r5
 8005d7e:	f7fa fc4b 	bl	8000618 <__aeabi_dmul>
 8005d82:	4603      	mov	r3, r0
 8005d84:	460c      	mov	r4, r1
 8005d86:	4619      	mov	r1, r3
 8005d88:	4622      	mov	r2, r4
 8005d8a:	697b      	ldr	r3, [r7, #20]
 8005d8c:	f103 0410 	add.w	r4, r3, #16
 8005d90:	4608      	mov	r0, r1
 8005d92:	4611      	mov	r1, r2
 8005d94:	f7fa ff38 	bl	8000c08 <__aeabi_d2f>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	6023      	str	r3, [r4, #0]
}
 8005d9c:	e016      	b.n	8005dcc <shelv+0xbdc>
			pCoeffs[0] = V;
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	6a3a      	ldr	r2, [r7, #32]
 8005da2:	601a      	str	r2, [r3, #0]
			pCoeffs[1] = 0.0f;
 8005da4:	697b      	ldr	r3, [r7, #20]
 8005da6:	3304      	adds	r3, #4
 8005da8:	f04f 0200 	mov.w	r2, #0
 8005dac:	601a      	str	r2, [r3, #0]
			pCoeffs[2] = 0.0f;
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	3308      	adds	r3, #8
 8005db2:	f04f 0200 	mov.w	r2, #0
 8005db6:	601a      	str	r2, [r3, #0]
			pCoeffs[3] = 0.0f;
 8005db8:	697b      	ldr	r3, [r7, #20]
 8005dba:	330c      	adds	r3, #12
 8005dbc:	f04f 0200 	mov.w	r2, #0
 8005dc0:	601a      	str	r2, [r3, #0]
			pCoeffs[4] = 0.0f;
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	3310      	adds	r3, #16
 8005dc6:	f04f 0200 	mov.w	r2, #0
 8005dca:	601a      	str	r2, [r3, #0]
}
 8005dcc:	bf00      	nop
 8005dce:	372c      	adds	r7, #44	; 0x2c
 8005dd0:	46bd      	mov	sp, r7
 8005dd2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005dd6:	bf00      	nop
 8005dd8:	3ff00000 	.word	0x3ff00000
 8005ddc:	667f3bcd 	.word	0x667f3bcd
 8005de0:	3ff6a09e 	.word	0x3ff6a09e
 8005de4:	00000000 	.word	0x00000000

08005de8 <peak>:


void peak(float *pCoeffs, float gain, float fc, float bw, float fs){
 8005de8:	b590      	push	{r4, r7, lr}
 8005dea:	b08d      	sub	sp, #52	; 0x34
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	6178      	str	r0, [r7, #20]
 8005df0:	ed87 0a04 	vstr	s0, [r7, #16]
 8005df4:	edc7 0a03 	vstr	s1, [r7, #12]
 8005df8:	ed87 1a02 	vstr	s2, [r7, #8]
 8005dfc:	edc7 1a01 	vstr	s3, [r7, #4]
	float cf_PI = 3.14159265359;
 8005e00:	4bcf      	ldr	r3, [pc, #828]	; (8006140 <peak+0x358>)
 8005e02:	62fb      	str	r3, [r7, #44]	; 0x2c
	float V = pow(10,gain/20.0);
 8005e04:	6938      	ldr	r0, [r7, #16]
 8005e06:	f7fa fbaf 	bl	8000568 <__aeabi_f2d>
 8005e0a:	f04f 0200 	mov.w	r2, #0
 8005e0e:	4bcd      	ldr	r3, [pc, #820]	; (8006144 <peak+0x35c>)
 8005e10:	f7fa fd2c 	bl	800086c <__aeabi_ddiv>
 8005e14:	4603      	mov	r3, r0
 8005e16:	460c      	mov	r4, r1
 8005e18:	ec44 3b17 	vmov	d7, r3, r4
 8005e1c:	eeb0 1a47 	vmov.f32	s2, s14
 8005e20:	eef0 1a67 	vmov.f32	s3, s15
 8005e24:	ed9f 0bc4 	vldr	d0, [pc, #784]	; 8006138 <peak+0x350>
 8005e28:	f009 f88a 	bl	800ef40 <pow>
 8005e2c:	ec54 3b10 	vmov	r3, r4, d0
 8005e30:	4618      	mov	r0, r3
 8005e32:	4621      	mov	r1, r4
 8005e34:	f7fa fee8 	bl	8000c08 <__aeabi_d2f>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	62bb      	str	r3, [r7, #40]	; 0x28
	float K = tan(cf_PI*fc/fs);
 8005e3c:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005e40:	edd7 7a03 	vldr	s15, [r7, #12]
 8005e44:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e48:	edd7 7a01 	vldr	s15, [r7, #4]
 8005e4c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005e50:	ee16 0a90 	vmov	r0, s13
 8005e54:	f7fa fb88 	bl	8000568 <__aeabi_f2d>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	460c      	mov	r4, r1
 8005e5c:	ec44 3b10 	vmov	d0, r3, r4
 8005e60:	f009 f83e 	bl	800eee0 <tan>
 8005e64:	ec54 3b10 	vmov	r3, r4, d0
 8005e68:	4618      	mov	r0, r3
 8005e6a:	4621      	mov	r1, r4
 8005e6c:	f7fa fecc 	bl	8000c08 <__aeabi_d2f>
 8005e70:	4603      	mov	r3, r0
 8005e72:	627b      	str	r3, [r7, #36]	; 0x24
	float Q = fc / bw;
 8005e74:	edd7 6a03 	vldr	s13, [r7, #12]
 8005e78:	ed97 7a02 	vldr	s14, [r7, #8]
 8005e7c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005e80:	edc7 7a08 	vstr	s15, [r7, #32]
	float norm = 0;
 8005e84:	f04f 0300 	mov.w	r3, #0
 8005e88:	61fb      	str	r3, [r7, #28]

	/* Boost */
	if(gain > 0){
 8005e8a:	edd7 7a04 	vldr	s15, [r7, #16]
 8005e8e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e96:	f340 8096 	ble.w	8005fc6 <peak+0x1de>
		norm = 1.0f / (1 + K / Q + K * K);
 8005e9a:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005e9e:	ed97 7a08 	vldr	s14, [r7, #32]
 8005ea2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ea6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005eaa:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005eae:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005eb2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005eb6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005eba:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ebe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005ec2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005ec6:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + (V / Q) * K + K * K) * norm;
 8005eca:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005ece:	edd7 7a08 	vldr	s15, [r7, #32]
 8005ed2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ed6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005eda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ede:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005ee2:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ee6:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005eea:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005eee:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ef2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005ef6:	edd7 7a07 	vldr	s15, [r7, #28]
 8005efa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005efe:	697b      	ldr	r3, [r7, #20]
 8005f00:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8005f04:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005f08:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005f0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f10:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f14:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f18:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005f1c:	697b      	ldr	r3, [r7, #20]
 8005f1e:	3304      	adds	r3, #4
 8005f20:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f24:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f28:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - (V / Q) * K + K * K) * norm;
 8005f2c:	edd7 6a0a 	vldr	s13, [r7, #40]	; 0x28
 8005f30:	edd7 7a08 	vldr	s15, [r7, #32]
 8005f34:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f38:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005f3c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f40:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f44:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005f48:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005f4c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005f50:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005f54:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f58:	697b      	ldr	r3, [r7, #20]
 8005f5a:	3308      	adds	r3, #8
 8005f5c:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f60:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f64:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 8005f68:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005f6c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005f70:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f74:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005f78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005f7c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	330c      	adds	r3, #12
 8005f84:	edd7 7a07 	vldr	s15, [r7, #28]
 8005f88:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f8c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / Q + K * K) * norm;
 8005f90:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005f94:	ed97 7a08 	vldr	s14, [r7, #32]
 8005f98:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f9c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005fa0:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005fa4:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005fa8:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005fac:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005fb0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005fb4:	697b      	ldr	r3, [r7, #20]
 8005fb6:	3310      	adds	r3, #16
 8005fb8:	edd7 7a07 	vldr	s15, [r7, #28]
 8005fbc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005fc0:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = 0;
		pCoeffs[2] = 0;
		pCoeffs[3] = 0;
		pCoeffs[4] = 0;
	}
}
 8005fc4:	e0b4      	b.n	8006130 <peak+0x348>
	else if(gain < 0){
 8005fc6:	edd7 7a04 	vldr	s15, [r7, #16]
 8005fca:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fd2:	f140 8096 	bpl.w	8006102 <peak+0x31a>
		norm = 1.0f / (1 + K / (V * Q) + K * K);
 8005fd6:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8005fda:	edd7 7a08 	vldr	s15, [r7, #32]
 8005fde:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005fe2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005fe6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005fea:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005fee:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005ff2:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8005ff6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005ffa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ffe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006002:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8006006:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800600a:	edc7 7a07 	vstr	s15, [r7, #28]
		pCoeffs[0] = (1 + K / Q + K * K) * norm;
 800600e:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006012:	ed97 7a08 	vldr	s14, [r7, #32]
 8006016:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800601a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800601e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8006022:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006026:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800602a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800602e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006032:	edd7 7a07 	vldr	s15, [r7, #28]
 8006036:	ee67 7a27 	vmul.f32	s15, s14, s15
 800603a:	697b      	ldr	r3, [r7, #20]
 800603c:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[1] = (2 * (K * K - 1)) * norm;
 8006040:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8006044:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006048:	ee67 7a27 	vmul.f32	s15, s14, s15
 800604c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006050:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8006054:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	3304      	adds	r3, #4
 800605c:	edd7 7a07 	vldr	s15, [r7, #28]
 8006060:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006064:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[2] = (1 - K / Q + K * K) * norm;
 8006068:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 800606c:	ed97 7a08 	vldr	s14, [r7, #32]
 8006070:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006074:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8006078:	ee37 7a67 	vsub.f32	s14, s14, s15
 800607c:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 8006080:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8006084:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006088:	ee37 7a27 	vadd.f32	s14, s14, s15
 800608c:	697b      	ldr	r3, [r7, #20]
 800608e:	3308      	adds	r3, #8
 8006090:	edd7 7a07 	vldr	s15, [r7, #28]
 8006094:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006098:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[3] = (2 * (K * K - 1)) * norm;
 800609c:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80060a0:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80060a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060a8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060ac:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80060b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80060b4:	697b      	ldr	r3, [r7, #20]
 80060b6:	330c      	adds	r3, #12
 80060b8:	edd7 7a07 	vldr	s15, [r7, #28]
 80060bc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060c0:	edc3 7a00 	vstr	s15, [r3]
		pCoeffs[4] = (1 - K / (V * Q) + K * K) * norm;
 80060c4:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80060c8:	edd7 7a08 	vldr	s15, [r7, #32]
 80060cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060d0:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80060d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80060d8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80060dc:	ee37 7a67 	vsub.f32	s14, s14, s15
 80060e0:	edd7 6a09 	vldr	s13, [r7, #36]	; 0x24
 80060e4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80060e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80060ec:	ee37 7a27 	vadd.f32	s14, s14, s15
 80060f0:	697b      	ldr	r3, [r7, #20]
 80060f2:	3310      	adds	r3, #16
 80060f4:	edd7 7a07 	vldr	s15, [r7, #28]
 80060f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80060fc:	edc3 7a00 	vstr	s15, [r3]
}
 8006100:	e016      	b.n	8006130 <peak+0x348>
		pCoeffs[0] = V;
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006106:	601a      	str	r2, [r3, #0]
		pCoeffs[1] = 0;
 8006108:	697b      	ldr	r3, [r7, #20]
 800610a:	3304      	adds	r3, #4
 800610c:	f04f 0200 	mov.w	r2, #0
 8006110:	601a      	str	r2, [r3, #0]
		pCoeffs[2] = 0;
 8006112:	697b      	ldr	r3, [r7, #20]
 8006114:	3308      	adds	r3, #8
 8006116:	f04f 0200 	mov.w	r2, #0
 800611a:	601a      	str	r2, [r3, #0]
		pCoeffs[3] = 0;
 800611c:	697b      	ldr	r3, [r7, #20]
 800611e:	330c      	adds	r3, #12
 8006120:	f04f 0200 	mov.w	r2, #0
 8006124:	601a      	str	r2, [r3, #0]
		pCoeffs[4] = 0;
 8006126:	697b      	ldr	r3, [r7, #20]
 8006128:	3310      	adds	r3, #16
 800612a:	f04f 0200 	mov.w	r2, #0
 800612e:	601a      	str	r2, [r3, #0]
}
 8006130:	bf00      	nop
 8006132:	3734      	adds	r7, #52	; 0x34
 8006134:	46bd      	mov	sp, r7
 8006136:	bd90      	pop	{r4, r7, pc}
 8006138:	00000000 	.word	0x00000000
 800613c:	40240000 	.word	0x40240000
 8006140:	40490fdb 	.word	0x40490fdb
 8006144:	40340000 	.word	0x40340000

08006148 <IIR_Right>:
//	}
//
//	return L_sample_out;
//}

float IIR_Right(float data){
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
 800614e:	ed87 0a01 	vstr	s0, [r7, #4]

	R_x = data;
 8006152:	4aae      	ldr	r2, [pc, #696]	; (800640c <IIR_Right+0x2c4>)
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	R_y1 = R_cS1[0] * data  + R_cS1[1] * R_xZ11 + R_cS1[2] * R_xZ12 - R_cS1[3] * R_yZ11 - R_cS1[4] * R_yZ12;
 8006158:	4bad      	ldr	r3, [pc, #692]	; (8006410 <IIR_Right+0x2c8>)
 800615a:	ed93 7a00 	vldr	s14, [r3]
 800615e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006162:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006166:	4baa      	ldr	r3, [pc, #680]	; (8006410 <IIR_Right+0x2c8>)
 8006168:	edd3 6a01 	vldr	s13, [r3, #4]
 800616c:	4ba9      	ldr	r3, [pc, #676]	; (8006414 <IIR_Right+0x2cc>)
 800616e:	edd3 7a00 	vldr	s15, [r3]
 8006172:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006176:	ee37 7a27 	vadd.f32	s14, s14, s15
 800617a:	4ba5      	ldr	r3, [pc, #660]	; (8006410 <IIR_Right+0x2c8>)
 800617c:	edd3 6a02 	vldr	s13, [r3, #8]
 8006180:	4ba5      	ldr	r3, [pc, #660]	; (8006418 <IIR_Right+0x2d0>)
 8006182:	edd3 7a00 	vldr	s15, [r3]
 8006186:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800618a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800618e:	4ba0      	ldr	r3, [pc, #640]	; (8006410 <IIR_Right+0x2c8>)
 8006190:	edd3 6a03 	vldr	s13, [r3, #12]
 8006194:	4ba1      	ldr	r3, [pc, #644]	; (800641c <IIR_Right+0x2d4>)
 8006196:	edd3 7a00 	vldr	s15, [r3]
 800619a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800619e:	ee37 7a67 	vsub.f32	s14, s14, s15
 80061a2:	4b9b      	ldr	r3, [pc, #620]	; (8006410 <IIR_Right+0x2c8>)
 80061a4:	edd3 6a04 	vldr	s13, [r3, #16]
 80061a8:	4b9d      	ldr	r3, [pc, #628]	; (8006420 <IIR_Right+0x2d8>)
 80061aa:	edd3 7a00 	vldr	s15, [r3]
 80061ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80061b6:	4b9b      	ldr	r3, [pc, #620]	; (8006424 <IIR_Right+0x2dc>)
 80061b8:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	R_xZ12 = R_xZ11;
 80061bc:	4b95      	ldr	r3, [pc, #596]	; (8006414 <IIR_Right+0x2cc>)
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a95      	ldr	r2, [pc, #596]	; (8006418 <IIR_Right+0x2d0>)
 80061c2:	6013      	str	r3, [r2, #0]
	R_xZ11 = R_x;
 80061c4:	4b91      	ldr	r3, [pc, #580]	; (800640c <IIR_Right+0x2c4>)
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	4a92      	ldr	r2, [pc, #584]	; (8006414 <IIR_Right+0x2cc>)
 80061ca:	6013      	str	r3, [r2, #0]
	R_yZ12 = R_yZ11;
 80061cc:	4b93      	ldr	r3, [pc, #588]	; (800641c <IIR_Right+0x2d4>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	4a93      	ldr	r2, [pc, #588]	; (8006420 <IIR_Right+0x2d8>)
 80061d2:	6013      	str	r3, [r2, #0]
	R_yZ11 = R_y1;
 80061d4:	4b93      	ldr	r3, [pc, #588]	; (8006424 <IIR_Right+0x2dc>)
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4a90      	ldr	r2, [pc, #576]	; (800641c <IIR_Right+0x2d4>)
 80061da:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	R_y2 = R_cS2[0] * R_y1 + R_cS2[1] * R_xZ21 + R_cS2[2] * R_xZ22 - R_cS2[3] * R_yZ21 - R_cS2[4] * R_yZ22;
 80061dc:	4b92      	ldr	r3, [pc, #584]	; (8006428 <IIR_Right+0x2e0>)
 80061de:	ed93 7a00 	vldr	s14, [r3]
 80061e2:	4b90      	ldr	r3, [pc, #576]	; (8006424 <IIR_Right+0x2dc>)
 80061e4:	edd3 7a00 	vldr	s15, [r3]
 80061e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80061ec:	4b8e      	ldr	r3, [pc, #568]	; (8006428 <IIR_Right+0x2e0>)
 80061ee:	edd3 6a01 	vldr	s13, [r3, #4]
 80061f2:	4b8e      	ldr	r3, [pc, #568]	; (800642c <IIR_Right+0x2e4>)
 80061f4:	edd3 7a00 	vldr	s15, [r3]
 80061f8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80061fc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006200:	4b89      	ldr	r3, [pc, #548]	; (8006428 <IIR_Right+0x2e0>)
 8006202:	edd3 6a02 	vldr	s13, [r3, #8]
 8006206:	4b8a      	ldr	r3, [pc, #552]	; (8006430 <IIR_Right+0x2e8>)
 8006208:	edd3 7a00 	vldr	s15, [r3]
 800620c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006210:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006214:	4b84      	ldr	r3, [pc, #528]	; (8006428 <IIR_Right+0x2e0>)
 8006216:	edd3 6a03 	vldr	s13, [r3, #12]
 800621a:	4b86      	ldr	r3, [pc, #536]	; (8006434 <IIR_Right+0x2ec>)
 800621c:	edd3 7a00 	vldr	s15, [r3]
 8006220:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006224:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006228:	4b7f      	ldr	r3, [pc, #508]	; (8006428 <IIR_Right+0x2e0>)
 800622a:	edd3 6a04 	vldr	s13, [r3, #16]
 800622e:	4b82      	ldr	r3, [pc, #520]	; (8006438 <IIR_Right+0x2f0>)
 8006230:	edd3 7a00 	vldr	s15, [r3]
 8006234:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006238:	ee77 7a67 	vsub.f32	s15, s14, s15
 800623c:	4b7f      	ldr	r3, [pc, #508]	; (800643c <IIR_Right+0x2f4>)
 800623e:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	R_xZ22 = R_xZ21;
 8006242:	4b7a      	ldr	r3, [pc, #488]	; (800642c <IIR_Right+0x2e4>)
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	4a7a      	ldr	r2, [pc, #488]	; (8006430 <IIR_Right+0x2e8>)
 8006248:	6013      	str	r3, [r2, #0]
	R_xZ21 = R_y1;
 800624a:	4b76      	ldr	r3, [pc, #472]	; (8006424 <IIR_Right+0x2dc>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	4a77      	ldr	r2, [pc, #476]	; (800642c <IIR_Right+0x2e4>)
 8006250:	6013      	str	r3, [r2, #0]
	R_yZ22 = R_yZ21;
 8006252:	4b78      	ldr	r3, [pc, #480]	; (8006434 <IIR_Right+0x2ec>)
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a78      	ldr	r2, [pc, #480]	; (8006438 <IIR_Right+0x2f0>)
 8006258:	6013      	str	r3, [r2, #0]
	R_yZ21 = R_y2;
 800625a:	4b78      	ldr	r3, [pc, #480]	; (800643c <IIR_Right+0x2f4>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	4a75      	ldr	r2, [pc, #468]	; (8006434 <IIR_Right+0x2ec>)
 8006260:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	R_y3 = R_cS3[0] * R_y2 + R_cS3[1] * R_xZ31 + R_cS3[2] * R_xZ32 - R_cS3[3] * R_yZ31 - R_cS3[4] * R_yZ32;
 8006262:	4b77      	ldr	r3, [pc, #476]	; (8006440 <IIR_Right+0x2f8>)
 8006264:	ed93 7a00 	vldr	s14, [r3]
 8006268:	4b74      	ldr	r3, [pc, #464]	; (800643c <IIR_Right+0x2f4>)
 800626a:	edd3 7a00 	vldr	s15, [r3]
 800626e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006272:	4b73      	ldr	r3, [pc, #460]	; (8006440 <IIR_Right+0x2f8>)
 8006274:	edd3 6a01 	vldr	s13, [r3, #4]
 8006278:	4b72      	ldr	r3, [pc, #456]	; (8006444 <IIR_Right+0x2fc>)
 800627a:	edd3 7a00 	vldr	s15, [r3]
 800627e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006282:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006286:	4b6e      	ldr	r3, [pc, #440]	; (8006440 <IIR_Right+0x2f8>)
 8006288:	edd3 6a02 	vldr	s13, [r3, #8]
 800628c:	4b6e      	ldr	r3, [pc, #440]	; (8006448 <IIR_Right+0x300>)
 800628e:	edd3 7a00 	vldr	s15, [r3]
 8006292:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006296:	ee37 7a27 	vadd.f32	s14, s14, s15
 800629a:	4b69      	ldr	r3, [pc, #420]	; (8006440 <IIR_Right+0x2f8>)
 800629c:	edd3 6a03 	vldr	s13, [r3, #12]
 80062a0:	4b6a      	ldr	r3, [pc, #424]	; (800644c <IIR_Right+0x304>)
 80062a2:	edd3 7a00 	vldr	s15, [r3]
 80062a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062aa:	ee37 7a67 	vsub.f32	s14, s14, s15
 80062ae:	4b64      	ldr	r3, [pc, #400]	; (8006440 <IIR_Right+0x2f8>)
 80062b0:	edd3 6a04 	vldr	s13, [r3, #16]
 80062b4:	4b66      	ldr	r3, [pc, #408]	; (8006450 <IIR_Right+0x308>)
 80062b6:	edd3 7a00 	vldr	s15, [r3]
 80062ba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80062be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80062c2:	4b64      	ldr	r3, [pc, #400]	; (8006454 <IIR_Right+0x30c>)
 80062c4:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	R_xZ32 = R_xZ31;
 80062c8:	4b5e      	ldr	r3, [pc, #376]	; (8006444 <IIR_Right+0x2fc>)
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	4a5e      	ldr	r2, [pc, #376]	; (8006448 <IIR_Right+0x300>)
 80062ce:	6013      	str	r3, [r2, #0]
	R_xZ31 = R_y2;
 80062d0:	4b5a      	ldr	r3, [pc, #360]	; (800643c <IIR_Right+0x2f4>)
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	4a5b      	ldr	r2, [pc, #364]	; (8006444 <IIR_Right+0x2fc>)
 80062d6:	6013      	str	r3, [r2, #0]
	R_yZ32 = R_yZ31;
 80062d8:	4b5c      	ldr	r3, [pc, #368]	; (800644c <IIR_Right+0x304>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a5c      	ldr	r2, [pc, #368]	; (8006450 <IIR_Right+0x308>)
 80062de:	6013      	str	r3, [r2, #0]
	R_yZ31 = R_y3;
 80062e0:	4b5c      	ldr	r3, [pc, #368]	; (8006454 <IIR_Right+0x30c>)
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4a59      	ldr	r2, [pc, #356]	; (800644c <IIR_Right+0x304>)
 80062e6:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	R_y4 = R_cS4[0] * R_y3 + R_cS4[1] * R_xZ41 + R_cS4[2] * R_xZ42 - R_cS4[3] * R_yZ41 - R_cS4[4] * R_yZ42;
 80062e8:	4b5b      	ldr	r3, [pc, #364]	; (8006458 <IIR_Right+0x310>)
 80062ea:	ed93 7a00 	vldr	s14, [r3]
 80062ee:	4b59      	ldr	r3, [pc, #356]	; (8006454 <IIR_Right+0x30c>)
 80062f0:	edd3 7a00 	vldr	s15, [r3]
 80062f4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062f8:	4b57      	ldr	r3, [pc, #348]	; (8006458 <IIR_Right+0x310>)
 80062fa:	edd3 6a01 	vldr	s13, [r3, #4]
 80062fe:	4b57      	ldr	r3, [pc, #348]	; (800645c <IIR_Right+0x314>)
 8006300:	edd3 7a00 	vldr	s15, [r3]
 8006304:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006308:	ee37 7a27 	vadd.f32	s14, s14, s15
 800630c:	4b52      	ldr	r3, [pc, #328]	; (8006458 <IIR_Right+0x310>)
 800630e:	edd3 6a02 	vldr	s13, [r3, #8]
 8006312:	4b53      	ldr	r3, [pc, #332]	; (8006460 <IIR_Right+0x318>)
 8006314:	edd3 7a00 	vldr	s15, [r3]
 8006318:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800631c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006320:	4b4d      	ldr	r3, [pc, #308]	; (8006458 <IIR_Right+0x310>)
 8006322:	edd3 6a03 	vldr	s13, [r3, #12]
 8006326:	4b4f      	ldr	r3, [pc, #316]	; (8006464 <IIR_Right+0x31c>)
 8006328:	edd3 7a00 	vldr	s15, [r3]
 800632c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006330:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006334:	4b48      	ldr	r3, [pc, #288]	; (8006458 <IIR_Right+0x310>)
 8006336:	edd3 6a04 	vldr	s13, [r3, #16]
 800633a:	4b4b      	ldr	r3, [pc, #300]	; (8006468 <IIR_Right+0x320>)
 800633c:	edd3 7a00 	vldr	s15, [r3]
 8006340:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006344:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006348:	4b48      	ldr	r3, [pc, #288]	; (800646c <IIR_Right+0x324>)
 800634a:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	R_xZ42 = R_xZ41;
 800634e:	4b43      	ldr	r3, [pc, #268]	; (800645c <IIR_Right+0x314>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	4a43      	ldr	r2, [pc, #268]	; (8006460 <IIR_Right+0x318>)
 8006354:	6013      	str	r3, [r2, #0]
	R_xZ41 = R_y3;
 8006356:	4b3f      	ldr	r3, [pc, #252]	; (8006454 <IIR_Right+0x30c>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	4a40      	ldr	r2, [pc, #256]	; (800645c <IIR_Right+0x314>)
 800635c:	6013      	str	r3, [r2, #0]
	R_yZ42 = R_yZ41;
 800635e:	4b41      	ldr	r3, [pc, #260]	; (8006464 <IIR_Right+0x31c>)
 8006360:	681b      	ldr	r3, [r3, #0]
 8006362:	4a41      	ldr	r2, [pc, #260]	; (8006468 <IIR_Right+0x320>)
 8006364:	6013      	str	r3, [r2, #0]
	R_yZ41 = R_y4;
 8006366:	4b41      	ldr	r3, [pc, #260]	; (800646c <IIR_Right+0x324>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a3e      	ldr	r2, [pc, #248]	; (8006464 <IIR_Right+0x31c>)
 800636c:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	R_y5 = R_cS5[0] * R_y4 + R_cS5[1] * R_xZ51 + R_cS5[2] * R_xZ52 - R_cS5[3] * R_yZ51 - R_cS5[4] * R_yZ52;
 800636e:	4b40      	ldr	r3, [pc, #256]	; (8006470 <IIR_Right+0x328>)
 8006370:	ed93 7a00 	vldr	s14, [r3]
 8006374:	4b3d      	ldr	r3, [pc, #244]	; (800646c <IIR_Right+0x324>)
 8006376:	edd3 7a00 	vldr	s15, [r3]
 800637a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800637e:	4b3c      	ldr	r3, [pc, #240]	; (8006470 <IIR_Right+0x328>)
 8006380:	edd3 6a01 	vldr	s13, [r3, #4]
 8006384:	4b3b      	ldr	r3, [pc, #236]	; (8006474 <IIR_Right+0x32c>)
 8006386:	edd3 7a00 	vldr	s15, [r3]
 800638a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800638e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006392:	4b37      	ldr	r3, [pc, #220]	; (8006470 <IIR_Right+0x328>)
 8006394:	edd3 6a02 	vldr	s13, [r3, #8]
 8006398:	4b37      	ldr	r3, [pc, #220]	; (8006478 <IIR_Right+0x330>)
 800639a:	edd3 7a00 	vldr	s15, [r3]
 800639e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063a6:	4b32      	ldr	r3, [pc, #200]	; (8006470 <IIR_Right+0x328>)
 80063a8:	edd3 6a03 	vldr	s13, [r3, #12]
 80063ac:	4b33      	ldr	r3, [pc, #204]	; (800647c <IIR_Right+0x334>)
 80063ae:	edd3 7a00 	vldr	s15, [r3]
 80063b2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063b6:	ee37 7a67 	vsub.f32	s14, s14, s15
 80063ba:	4b2d      	ldr	r3, [pc, #180]	; (8006470 <IIR_Right+0x328>)
 80063bc:	edd3 6a04 	vldr	s13, [r3, #16]
 80063c0:	4b2f      	ldr	r3, [pc, #188]	; (8006480 <IIR_Right+0x338>)
 80063c2:	edd3 7a00 	vldr	s15, [r3]
 80063c6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80063ca:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063ce:	4b2d      	ldr	r3, [pc, #180]	; (8006484 <IIR_Right+0x33c>)
 80063d0:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	R_xZ52 = R_xZ51;
 80063d4:	4b27      	ldr	r3, [pc, #156]	; (8006474 <IIR_Right+0x32c>)
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a27      	ldr	r2, [pc, #156]	; (8006478 <IIR_Right+0x330>)
 80063da:	6013      	str	r3, [r2, #0]
	R_xZ51 = R_y4;
 80063dc:	4b23      	ldr	r3, [pc, #140]	; (800646c <IIR_Right+0x324>)
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a24      	ldr	r2, [pc, #144]	; (8006474 <IIR_Right+0x32c>)
 80063e2:	6013      	str	r3, [r2, #0]
	R_yZ52 = R_yZ51;
 80063e4:	4b25      	ldr	r3, [pc, #148]	; (800647c <IIR_Right+0x334>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	4a25      	ldr	r2, [pc, #148]	; (8006480 <IIR_Right+0x338>)
 80063ea:	6013      	str	r3, [r2, #0]
	R_yZ51 = R_y5;
 80063ec:	4b25      	ldr	r3, [pc, #148]	; (8006484 <IIR_Right+0x33c>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4a22      	ldr	r2, [pc, #136]	; (800647c <IIR_Right+0x334>)
 80063f2:	6013      	str	r3, [r2, #0]

	return R_y5;
 80063f4:	4b23      	ldr	r3, [pc, #140]	; (8006484 <IIR_Right+0x33c>)
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	ee07 3a90 	vmov	s15, r3
}
 80063fc:	eeb0 0a67 	vmov.f32	s0, s15
 8006400:	370c      	adds	r7, #12
 8006402:	46bd      	mov	sp, r7
 8006404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006408:	4770      	bx	lr
 800640a:	bf00      	nop
 800640c:	200007e4 	.word	0x200007e4
 8006410:	20000d78 	.word	0x20000d78
 8006414:	20000f10 	.word	0x20000f10
 8006418:	20000774 	.word	0x20000774
 800641c:	2000075c 	.word	0x2000075c
 8006420:	200007c4 	.word	0x200007c4
 8006424:	20000648 	.word	0x20000648
 8006428:	200006cc 	.word	0x200006cc
 800642c:	20000cdc 	.word	0x20000cdc
 8006430:	20000d08 	.word	0x20000d08
 8006434:	20001014 	.word	0x20001014
 8006438:	200008d8 	.word	0x200008d8
 800643c:	20000644 	.word	0x20000644
 8006440:	20000ce4 	.word	0x20000ce4
 8006444:	20000778 	.word	0x20000778
 8006448:	20000fec 	.word	0x20000fec
 800644c:	200007e0 	.word	0x200007e0
 8006450:	20000640 	.word	0x20000640
 8006454:	200007d4 	.word	0x200007d4
 8006458:	20000878 	.word	0x20000878
 800645c:	20000d54 	.word	0x20000d54
 8006460:	200007dc 	.word	0x200007dc
 8006464:	20000758 	.word	0x20000758
 8006468:	20001070 	.word	0x20001070
 800646c:	200007b8 	.word	0x200007b8
 8006470:	20000d8c 	.word	0x20000d8c
 8006474:	200008dc 	.word	0x200008dc
 8006478:	200007b0 	.word	0x200007b0
 800647c:	20001074 	.word	0x20001074
 8006480:	20000cfc 	.word	0x20000cfc
 8006484:	20000d00 	.word	0x20000d00

08006488 <IIR_Left>:

float IIR_Left(float data){
 8006488:	b480      	push	{r7}
 800648a:	b083      	sub	sp, #12
 800648c:	af00      	add	r7, sp, #0
 800648e:	ed87 0a01 	vstr	s0, [r7, #4]
	L_x = data;
 8006492:	4aae      	ldr	r2, [pc, #696]	; (800674c <IIR_Left+0x2c4>)
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	6013      	str	r3, [r2, #0]
	/* stage 1 */
	L_y1 = L_cS1[0] * L_x  + L_cS1[1] * L_xZ11 + L_cS1[2] * L_xZ12 - L_cS1[3] * L_yZ11 - L_cS1[4] * L_yZ12;
 8006498:	4bad      	ldr	r3, [pc, #692]	; (8006750 <IIR_Left+0x2c8>)
 800649a:	ed93 7a00 	vldr	s14, [r3]
 800649e:	4bab      	ldr	r3, [pc, #684]	; (800674c <IIR_Left+0x2c4>)
 80064a0:	edd3 7a00 	vldr	s15, [r3]
 80064a4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064a8:	4ba9      	ldr	r3, [pc, #676]	; (8006750 <IIR_Left+0x2c8>)
 80064aa:	edd3 6a01 	vldr	s13, [r3, #4]
 80064ae:	4ba9      	ldr	r3, [pc, #676]	; (8006754 <IIR_Left+0x2cc>)
 80064b0:	edd3 7a00 	vldr	s15, [r3]
 80064b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064b8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064bc:	4ba4      	ldr	r3, [pc, #656]	; (8006750 <IIR_Left+0x2c8>)
 80064be:	edd3 6a02 	vldr	s13, [r3, #8]
 80064c2:	4ba5      	ldr	r3, [pc, #660]	; (8006758 <IIR_Left+0x2d0>)
 80064c4:	edd3 7a00 	vldr	s15, [r3]
 80064c8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064cc:	ee37 7a27 	vadd.f32	s14, s14, s15
 80064d0:	4b9f      	ldr	r3, [pc, #636]	; (8006750 <IIR_Left+0x2c8>)
 80064d2:	edd3 6a03 	vldr	s13, [r3, #12]
 80064d6:	4ba1      	ldr	r3, [pc, #644]	; (800675c <IIR_Left+0x2d4>)
 80064d8:	edd3 7a00 	vldr	s15, [r3]
 80064dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80064e4:	4b9a      	ldr	r3, [pc, #616]	; (8006750 <IIR_Left+0x2c8>)
 80064e6:	edd3 6a04 	vldr	s13, [r3, #16]
 80064ea:	4b9d      	ldr	r3, [pc, #628]	; (8006760 <IIR_Left+0x2d8>)
 80064ec:	edd3 7a00 	vldr	s15, [r3]
 80064f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80064f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80064f8:	4b9a      	ldr	r3, [pc, #616]	; (8006764 <IIR_Left+0x2dc>)
 80064fa:	edc3 7a00 	vstr	s15, [r3]
	/* stage 1 */
	L_xZ12 = L_xZ11;
 80064fe:	4b95      	ldr	r3, [pc, #596]	; (8006754 <IIR_Left+0x2cc>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a95      	ldr	r2, [pc, #596]	; (8006758 <IIR_Left+0x2d0>)
 8006504:	6013      	str	r3, [r2, #0]
	L_xZ11 = L_x;
 8006506:	4b91      	ldr	r3, [pc, #580]	; (800674c <IIR_Left+0x2c4>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	4a92      	ldr	r2, [pc, #584]	; (8006754 <IIR_Left+0x2cc>)
 800650c:	6013      	str	r3, [r2, #0]
	L_yZ12 = L_yZ11;
 800650e:	4b93      	ldr	r3, [pc, #588]	; (800675c <IIR_Left+0x2d4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	4a93      	ldr	r2, [pc, #588]	; (8006760 <IIR_Left+0x2d8>)
 8006514:	6013      	str	r3, [r2, #0]
	L_yZ11 = L_y1;
 8006516:	4b93      	ldr	r3, [pc, #588]	; (8006764 <IIR_Left+0x2dc>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	4a90      	ldr	r2, [pc, #576]	; (800675c <IIR_Left+0x2d4>)
 800651c:	6013      	str	r3, [r2, #0]
	/* stage 2 */
	L_y2 = L_cS2[0] * L_y1 + L_cS2[1] * L_xZ21 + L_cS2[2] * L_xZ22 - L_cS2[3] * L_yZ21 - L_cS2[4] * L_yZ22;
 800651e:	4b92      	ldr	r3, [pc, #584]	; (8006768 <IIR_Left+0x2e0>)
 8006520:	ed93 7a00 	vldr	s14, [r3]
 8006524:	4b8f      	ldr	r3, [pc, #572]	; (8006764 <IIR_Left+0x2dc>)
 8006526:	edd3 7a00 	vldr	s15, [r3]
 800652a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800652e:	4b8e      	ldr	r3, [pc, #568]	; (8006768 <IIR_Left+0x2e0>)
 8006530:	edd3 6a01 	vldr	s13, [r3, #4]
 8006534:	4b8d      	ldr	r3, [pc, #564]	; (800676c <IIR_Left+0x2e4>)
 8006536:	edd3 7a00 	vldr	s15, [r3]
 800653a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800653e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006542:	4b89      	ldr	r3, [pc, #548]	; (8006768 <IIR_Left+0x2e0>)
 8006544:	edd3 6a02 	vldr	s13, [r3, #8]
 8006548:	4b89      	ldr	r3, [pc, #548]	; (8006770 <IIR_Left+0x2e8>)
 800654a:	edd3 7a00 	vldr	s15, [r3]
 800654e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006552:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006556:	4b84      	ldr	r3, [pc, #528]	; (8006768 <IIR_Left+0x2e0>)
 8006558:	edd3 6a03 	vldr	s13, [r3, #12]
 800655c:	4b85      	ldr	r3, [pc, #532]	; (8006774 <IIR_Left+0x2ec>)
 800655e:	edd3 7a00 	vldr	s15, [r3]
 8006562:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006566:	ee37 7a67 	vsub.f32	s14, s14, s15
 800656a:	4b7f      	ldr	r3, [pc, #508]	; (8006768 <IIR_Left+0x2e0>)
 800656c:	edd3 6a04 	vldr	s13, [r3, #16]
 8006570:	4b81      	ldr	r3, [pc, #516]	; (8006778 <IIR_Left+0x2f0>)
 8006572:	edd3 7a00 	vldr	s15, [r3]
 8006576:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800657a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800657e:	4b7f      	ldr	r3, [pc, #508]	; (800677c <IIR_Left+0x2f4>)
 8006580:	edc3 7a00 	vstr	s15, [r3]
	/* stage 2 */
	L_xZ22 = L_xZ21;
 8006584:	4b79      	ldr	r3, [pc, #484]	; (800676c <IIR_Left+0x2e4>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	4a79      	ldr	r2, [pc, #484]	; (8006770 <IIR_Left+0x2e8>)
 800658a:	6013      	str	r3, [r2, #0]
	L_xZ21 = L_y1;
 800658c:	4b75      	ldr	r3, [pc, #468]	; (8006764 <IIR_Left+0x2dc>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	4a76      	ldr	r2, [pc, #472]	; (800676c <IIR_Left+0x2e4>)
 8006592:	6013      	str	r3, [r2, #0]
	L_yZ22 = L_yZ21;
 8006594:	4b77      	ldr	r3, [pc, #476]	; (8006774 <IIR_Left+0x2ec>)
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	4a77      	ldr	r2, [pc, #476]	; (8006778 <IIR_Left+0x2f0>)
 800659a:	6013      	str	r3, [r2, #0]
	L_yZ21 = L_y2;
 800659c:	4b77      	ldr	r3, [pc, #476]	; (800677c <IIR_Left+0x2f4>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	4a74      	ldr	r2, [pc, #464]	; (8006774 <IIR_Left+0x2ec>)
 80065a2:	6013      	str	r3, [r2, #0]
	/* stage 3 */
	L_y3 = L_cS3[0] * L_y2 + L_cS3[1] * L_xZ31 + L_cS3[2] * L_xZ32 - L_cS3[3] * L_yZ31 - L_cS3[4] * L_yZ32;
 80065a4:	4b76      	ldr	r3, [pc, #472]	; (8006780 <IIR_Left+0x2f8>)
 80065a6:	ed93 7a00 	vldr	s14, [r3]
 80065aa:	4b74      	ldr	r3, [pc, #464]	; (800677c <IIR_Left+0x2f4>)
 80065ac:	edd3 7a00 	vldr	s15, [r3]
 80065b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80065b4:	4b72      	ldr	r3, [pc, #456]	; (8006780 <IIR_Left+0x2f8>)
 80065b6:	edd3 6a01 	vldr	s13, [r3, #4]
 80065ba:	4b72      	ldr	r3, [pc, #456]	; (8006784 <IIR_Left+0x2fc>)
 80065bc:	edd3 7a00 	vldr	s15, [r3]
 80065c0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065c4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80065c8:	4b6d      	ldr	r3, [pc, #436]	; (8006780 <IIR_Left+0x2f8>)
 80065ca:	edd3 6a02 	vldr	s13, [r3, #8]
 80065ce:	4b6e      	ldr	r3, [pc, #440]	; (8006788 <IIR_Left+0x300>)
 80065d0:	edd3 7a00 	vldr	s15, [r3]
 80065d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065d8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80065dc:	4b68      	ldr	r3, [pc, #416]	; (8006780 <IIR_Left+0x2f8>)
 80065de:	edd3 6a03 	vldr	s13, [r3, #12]
 80065e2:	4b6a      	ldr	r3, [pc, #424]	; (800678c <IIR_Left+0x304>)
 80065e4:	edd3 7a00 	vldr	s15, [r3]
 80065e8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80065ec:	ee37 7a67 	vsub.f32	s14, s14, s15
 80065f0:	4b63      	ldr	r3, [pc, #396]	; (8006780 <IIR_Left+0x2f8>)
 80065f2:	edd3 6a04 	vldr	s13, [r3, #16]
 80065f6:	4b66      	ldr	r3, [pc, #408]	; (8006790 <IIR_Left+0x308>)
 80065f8:	edd3 7a00 	vldr	s15, [r3]
 80065fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006600:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006604:	4b63      	ldr	r3, [pc, #396]	; (8006794 <IIR_Left+0x30c>)
 8006606:	edc3 7a00 	vstr	s15, [r3]
	/* stage 3 */
	L_xZ32 = L_xZ31;
 800660a:	4b5e      	ldr	r3, [pc, #376]	; (8006784 <IIR_Left+0x2fc>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	4a5e      	ldr	r2, [pc, #376]	; (8006788 <IIR_Left+0x300>)
 8006610:	6013      	str	r3, [r2, #0]
	L_xZ31 = L_y2;
 8006612:	4b5a      	ldr	r3, [pc, #360]	; (800677c <IIR_Left+0x2f4>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	4a5b      	ldr	r2, [pc, #364]	; (8006784 <IIR_Left+0x2fc>)
 8006618:	6013      	str	r3, [r2, #0]
	L_yZ32 = L_yZ31;
 800661a:	4b5c      	ldr	r3, [pc, #368]	; (800678c <IIR_Left+0x304>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	4a5c      	ldr	r2, [pc, #368]	; (8006790 <IIR_Left+0x308>)
 8006620:	6013      	str	r3, [r2, #0]
	L_yZ31 = L_y3;
 8006622:	4b5c      	ldr	r3, [pc, #368]	; (8006794 <IIR_Left+0x30c>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	4a59      	ldr	r2, [pc, #356]	; (800678c <IIR_Left+0x304>)
 8006628:	6013      	str	r3, [r2, #0]
	/* stage 4 */
	L_y4 = L_cS4[0] * L_y3 + L_cS4[1] * L_xZ41 + L_cS4[2] * L_xZ42 - L_cS4[3] * L_yZ41 - L_cS4[4] * L_yZ42;
 800662a:	4b5b      	ldr	r3, [pc, #364]	; (8006798 <IIR_Left+0x310>)
 800662c:	ed93 7a00 	vldr	s14, [r3]
 8006630:	4b58      	ldr	r3, [pc, #352]	; (8006794 <IIR_Left+0x30c>)
 8006632:	edd3 7a00 	vldr	s15, [r3]
 8006636:	ee27 7a27 	vmul.f32	s14, s14, s15
 800663a:	4b57      	ldr	r3, [pc, #348]	; (8006798 <IIR_Left+0x310>)
 800663c:	edd3 6a01 	vldr	s13, [r3, #4]
 8006640:	4b56      	ldr	r3, [pc, #344]	; (800679c <IIR_Left+0x314>)
 8006642:	edd3 7a00 	vldr	s15, [r3]
 8006646:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800664a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800664e:	4b52      	ldr	r3, [pc, #328]	; (8006798 <IIR_Left+0x310>)
 8006650:	edd3 6a02 	vldr	s13, [r3, #8]
 8006654:	4b52      	ldr	r3, [pc, #328]	; (80067a0 <IIR_Left+0x318>)
 8006656:	edd3 7a00 	vldr	s15, [r3]
 800665a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800665e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006662:	4b4d      	ldr	r3, [pc, #308]	; (8006798 <IIR_Left+0x310>)
 8006664:	edd3 6a03 	vldr	s13, [r3, #12]
 8006668:	4b4e      	ldr	r3, [pc, #312]	; (80067a4 <IIR_Left+0x31c>)
 800666a:	edd3 7a00 	vldr	s15, [r3]
 800666e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006672:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006676:	4b48      	ldr	r3, [pc, #288]	; (8006798 <IIR_Left+0x310>)
 8006678:	edd3 6a04 	vldr	s13, [r3, #16]
 800667c:	4b4a      	ldr	r3, [pc, #296]	; (80067a8 <IIR_Left+0x320>)
 800667e:	edd3 7a00 	vldr	s15, [r3]
 8006682:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006686:	ee77 7a67 	vsub.f32	s15, s14, s15
 800668a:	4b48      	ldr	r3, [pc, #288]	; (80067ac <IIR_Left+0x324>)
 800668c:	edc3 7a00 	vstr	s15, [r3]
	/* stage 4 */
	L_xZ42 = L_xZ41;
 8006690:	4b42      	ldr	r3, [pc, #264]	; (800679c <IIR_Left+0x314>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4a42      	ldr	r2, [pc, #264]	; (80067a0 <IIR_Left+0x318>)
 8006696:	6013      	str	r3, [r2, #0]
	L_xZ41 = L_y3;
 8006698:	4b3e      	ldr	r3, [pc, #248]	; (8006794 <IIR_Left+0x30c>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	4a3f      	ldr	r2, [pc, #252]	; (800679c <IIR_Left+0x314>)
 800669e:	6013      	str	r3, [r2, #0]
	L_yZ42 = L_yZ41;
 80066a0:	4b40      	ldr	r3, [pc, #256]	; (80067a4 <IIR_Left+0x31c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	4a40      	ldr	r2, [pc, #256]	; (80067a8 <IIR_Left+0x320>)
 80066a6:	6013      	str	r3, [r2, #0]
	L_yZ41 = L_y4;
 80066a8:	4b40      	ldr	r3, [pc, #256]	; (80067ac <IIR_Left+0x324>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a3d      	ldr	r2, [pc, #244]	; (80067a4 <IIR_Left+0x31c>)
 80066ae:	6013      	str	r3, [r2, #0]
	/* stage 5 */
	L_y5 = L_cS5[0] * L_y4 + L_cS5[1] * L_xZ51 + L_cS5[2] * L_xZ52 - L_cS5[3] * L_yZ51 - L_cS5[4] * L_yZ52;
 80066b0:	4b3f      	ldr	r3, [pc, #252]	; (80067b0 <IIR_Left+0x328>)
 80066b2:	ed93 7a00 	vldr	s14, [r3]
 80066b6:	4b3d      	ldr	r3, [pc, #244]	; (80067ac <IIR_Left+0x324>)
 80066b8:	edd3 7a00 	vldr	s15, [r3]
 80066bc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066c0:	4b3b      	ldr	r3, [pc, #236]	; (80067b0 <IIR_Left+0x328>)
 80066c2:	edd3 6a01 	vldr	s13, [r3, #4]
 80066c6:	4b3b      	ldr	r3, [pc, #236]	; (80067b4 <IIR_Left+0x32c>)
 80066c8:	edd3 7a00 	vldr	s15, [r3]
 80066cc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066d4:	4b36      	ldr	r3, [pc, #216]	; (80067b0 <IIR_Left+0x328>)
 80066d6:	edd3 6a02 	vldr	s13, [r3, #8]
 80066da:	4b37      	ldr	r3, [pc, #220]	; (80067b8 <IIR_Left+0x330>)
 80066dc:	edd3 7a00 	vldr	s15, [r3]
 80066e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066e4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80066e8:	4b31      	ldr	r3, [pc, #196]	; (80067b0 <IIR_Left+0x328>)
 80066ea:	edd3 6a03 	vldr	s13, [r3, #12]
 80066ee:	4b33      	ldr	r3, [pc, #204]	; (80067bc <IIR_Left+0x334>)
 80066f0:	edd3 7a00 	vldr	s15, [r3]
 80066f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066f8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80066fc:	4b2c      	ldr	r3, [pc, #176]	; (80067b0 <IIR_Left+0x328>)
 80066fe:	edd3 6a04 	vldr	s13, [r3, #16]
 8006702:	4b2f      	ldr	r3, [pc, #188]	; (80067c0 <IIR_Left+0x338>)
 8006704:	edd3 7a00 	vldr	s15, [r3]
 8006708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800670c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006710:	4b2c      	ldr	r3, [pc, #176]	; (80067c4 <IIR_Left+0x33c>)
 8006712:	edc3 7a00 	vstr	s15, [r3]
	/* stage 5 */
	L_xZ52 = L_xZ51;
 8006716:	4b27      	ldr	r3, [pc, #156]	; (80067b4 <IIR_Left+0x32c>)
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4a27      	ldr	r2, [pc, #156]	; (80067b8 <IIR_Left+0x330>)
 800671c:	6013      	str	r3, [r2, #0]
	L_xZ51 = L_y4;
 800671e:	4b23      	ldr	r3, [pc, #140]	; (80067ac <IIR_Left+0x324>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	4a24      	ldr	r2, [pc, #144]	; (80067b4 <IIR_Left+0x32c>)
 8006724:	6013      	str	r3, [r2, #0]
	L_yZ52 = L_yZ51;
 8006726:	4b25      	ldr	r3, [pc, #148]	; (80067bc <IIR_Left+0x334>)
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	4a25      	ldr	r2, [pc, #148]	; (80067c0 <IIR_Left+0x338>)
 800672c:	6013      	str	r3, [r2, #0]
	L_yZ51 = L_y5;
 800672e:	4b25      	ldr	r3, [pc, #148]	; (80067c4 <IIR_Left+0x33c>)
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	4a22      	ldr	r2, [pc, #136]	; (80067bc <IIR_Left+0x334>)
 8006734:	6013      	str	r3, [r2, #0]

	return L_y5;
 8006736:	4b23      	ldr	r3, [pc, #140]	; (80067c4 <IIR_Left+0x33c>)
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	ee07 3a90 	vmov	s15, r3
}
 800673e:	eeb0 0a67 	vmov.f32	s0, s15
 8006742:	370c      	adds	r7, #12
 8006744:	46bd      	mov	sp, r7
 8006746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800674a:	4770      	bx	lr
 800674c:	200008d4 	.word	0x200008d4
 8006750:	20000ff8 	.word	0x20000ff8
 8006754:	20000d14 	.word	0x20000d14
 8006758:	20001018 	.word	0x20001018
 800675c:	2000088c 	.word	0x2000088c
 8006760:	200006e0 	.word	0x200006e0
 8006764:	20000650 	.word	0x20000650
 8006768:	20000fd8 	.word	0x20000fd8
 800676c:	20000d10 	.word	0x20000d10
 8006770:	200007b4 	.word	0x200007b4
 8006774:	20000754 	.word	0x20000754
 8006778:	20000cd8 	.word	0x20000cd8
 800677c:	200007d0 	.word	0x200007d0
 8006780:	20000d60 	.word	0x20000d60
 8006784:	20000cd4 	.word	0x20000cd4
 8006788:	2000077c 	.word	0x2000077c
 800678c:	200008d0 	.word	0x200008d0
 8006790:	20000cf8 	.word	0x20000cf8
 8006794:	20000d5c 	.word	0x20000d5c
 8006798:	20000760 	.word	0x20000760
 800679c:	200007f0 	.word	0x200007f0
 80067a0:	200006b0 	.word	0x200006b0
 80067a4:	200007e8 	.word	0x200007e8
 80067a8:	200006a8 	.word	0x200006a8
 80067ac:	20000da0 	.word	0x20000da0
 80067b0:	2000079c 	.word	0x2000079c
 80067b4:	20000d1c 	.word	0x20000d1c
 80067b8:	200007c0 	.word	0x200007c0
 80067bc:	20000780 	.word	0x20000780
 80067c0:	20001078 	.word	0x20001078
 80067c4:	200006c8 	.word	0x200006c8

080067c8 <Display_Init>:
		}
	}
}


uint8_t Display_Init(void) {
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b082      	sub	sp, #8
 80067cc:	af00      	add	r7, sp, #0

	/* Init I2C */
	SSD1306_I2C_Init();
 80067ce:	f000 fdaf 	bl	8007330 <SSD1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80067d2:	f644 6320 	movw	r3, #20000	; 0x4e20
 80067d6:	2201      	movs	r2, #1
 80067d8:	2178      	movs	r1, #120	; 0x78
 80067da:	485b      	ldr	r0, [pc, #364]	; (8006948 <Display_Init+0x180>)
 80067dc:	f002 ff28 	bl	8009630 <HAL_I2C_IsDeviceReady>
 80067e0:	4603      	mov	r3, r0
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	d001      	beq.n	80067ea <Display_Init+0x22>
		/* Return false */
		return 0;
 80067e6:	2300      	movs	r3, #0
 80067e8:	e0a9      	b.n	800693e <Display_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 3500;
 80067ea:	f640 53ac 	movw	r3, #3500	; 0xdac
 80067ee:	607b      	str	r3, [r7, #4]
	while(p>0)
 80067f0:	e002      	b.n	80067f8 <Display_Init+0x30>
		p--;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	3b01      	subs	r3, #1
 80067f6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d1f9      	bne.n	80067f2 <Display_Init+0x2a>
//	HAL_Delay(100);

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80067fe:	22ae      	movs	r2, #174	; 0xae
 8006800:	2100      	movs	r1, #0
 8006802:	2078      	movs	r0, #120	; 0x78
 8006804:	f000 fdf0 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8006808:	2220      	movs	r2, #32
 800680a:	2100      	movs	r1, #0
 800680c:	2078      	movs	r0, #120	; 0x78
 800680e:	f000 fdeb 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8006812:	2210      	movs	r2, #16
 8006814:	2100      	movs	r1, #0
 8006816:	2078      	movs	r0, #120	; 0x78
 8006818:	f000 fde6 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800681c:	22b0      	movs	r2, #176	; 0xb0
 800681e:	2100      	movs	r1, #0
 8006820:	2078      	movs	r0, #120	; 0x78
 8006822:	f000 fde1 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8006826:	22c8      	movs	r2, #200	; 0xc8
 8006828:	2100      	movs	r1, #0
 800682a:	2078      	movs	r0, #120	; 0x78
 800682c:	f000 fddc 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8006830:	2200      	movs	r2, #0
 8006832:	2100      	movs	r1, #0
 8006834:	2078      	movs	r0, #120	; 0x78
 8006836:	f000 fdd7 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800683a:	2210      	movs	r2, #16
 800683c:	2100      	movs	r1, #0
 800683e:	2078      	movs	r0, #120	; 0x78
 8006840:	f000 fdd2 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 8006844:	2240      	movs	r2, #64	; 0x40
 8006846:	2100      	movs	r1, #0
 8006848:	2078      	movs	r0, #120	; 0x78
 800684a:	f000 fdcd 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 800684e:	2281      	movs	r2, #129	; 0x81
 8006850:	2100      	movs	r1, #0
 8006852:	2078      	movs	r0, #120	; 0x78
 8006854:	f000 fdc8 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8006858:	22ff      	movs	r2, #255	; 0xff
 800685a:	2100      	movs	r1, #0
 800685c:	2078      	movs	r0, #120	; 0x78
 800685e:	f000 fdc3 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 8006862:	22a1      	movs	r2, #161	; 0xa1
 8006864:	2100      	movs	r1, #0
 8006866:	2078      	movs	r0, #120	; 0x78
 8006868:	f000 fdbe 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 800686c:	22a6      	movs	r2, #166	; 0xa6
 800686e:	2100      	movs	r1, #0
 8006870:	2078      	movs	r0, #120	; 0x78
 8006872:	f000 fdb9 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 8006876:	22a8      	movs	r2, #168	; 0xa8
 8006878:	2100      	movs	r1, #0
 800687a:	2078      	movs	r0, #120	; 0x78
 800687c:	f000 fdb4 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 8006880:	223f      	movs	r2, #63	; 0x3f
 8006882:	2100      	movs	r1, #0
 8006884:	2078      	movs	r0, #120	; 0x78
 8006886:	f000 fdaf 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800688a:	22a4      	movs	r2, #164	; 0xa4
 800688c:	2100      	movs	r1, #0
 800688e:	2078      	movs	r0, #120	; 0x78
 8006890:	f000 fdaa 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 8006894:	22d3      	movs	r2, #211	; 0xd3
 8006896:	2100      	movs	r1, #0
 8006898:	2078      	movs	r0, #120	; 0x78
 800689a:	f000 fda5 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 800689e:	2200      	movs	r2, #0
 80068a0:	2100      	movs	r1, #0
 80068a2:	2078      	movs	r0, #120	; 0x78
 80068a4:	f000 fda0 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 80068a8:	22d5      	movs	r2, #213	; 0xd5
 80068aa:	2100      	movs	r1, #0
 80068ac:	2078      	movs	r0, #120	; 0x78
 80068ae:	f000 fd9b 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 80068b2:	22f0      	movs	r2, #240	; 0xf0
 80068b4:	2100      	movs	r1, #0
 80068b6:	2078      	movs	r0, #120	; 0x78
 80068b8:	f000 fd96 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80068bc:	22d9      	movs	r2, #217	; 0xd9
 80068be:	2100      	movs	r1, #0
 80068c0:	2078      	movs	r0, #120	; 0x78
 80068c2:	f000 fd91 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80068c6:	2222      	movs	r2, #34	; 0x22
 80068c8:	2100      	movs	r1, #0
 80068ca:	2078      	movs	r0, #120	; 0x78
 80068cc:	f000 fd8c 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80068d0:	22da      	movs	r2, #218	; 0xda
 80068d2:	2100      	movs	r1, #0
 80068d4:	2078      	movs	r0, #120	; 0x78
 80068d6:	f000 fd87 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 80068da:	2212      	movs	r2, #18
 80068dc:	2100      	movs	r1, #0
 80068de:	2078      	movs	r0, #120	; 0x78
 80068e0:	f000 fd82 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80068e4:	22db      	movs	r2, #219	; 0xdb
 80068e6:	2100      	movs	r1, #0
 80068e8:	2078      	movs	r0, #120	; 0x78
 80068ea:	f000 fd7d 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80068ee:	2220      	movs	r2, #32
 80068f0:	2100      	movs	r1, #0
 80068f2:	2078      	movs	r0, #120	; 0x78
 80068f4:	f000 fd78 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80068f8:	228d      	movs	r2, #141	; 0x8d
 80068fa:	2100      	movs	r1, #0
 80068fc:	2078      	movs	r0, #120	; 0x78
 80068fe:	f000 fd73 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8006902:	2214      	movs	r2, #20
 8006904:	2100      	movs	r1, #0
 8006906:	2078      	movs	r0, #120	; 0x78
 8006908:	f000 fd6e 	bl	80073e8 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800690c:	22af      	movs	r2, #175	; 0xaf
 800690e:	2100      	movs	r1, #0
 8006910:	2078      	movs	r0, #120	; 0x78
 8006912:	f000 fd69 	bl	80073e8 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8006916:	222e      	movs	r2, #46	; 0x2e
 8006918:	2100      	movs	r1, #0
 800691a:	2078      	movs	r0, #120	; 0x78
 800691c:	f000 fd64 	bl	80073e8 <ssd1306_I2C_Write>

	/* Clear screen */
	Display_Fill(SSD1306_COLOR_BLACK);
 8006920:	2000      	movs	r0, #0
 8006922:	f000 f843 	bl	80069ac <Display_Fill>

	/* Update screen */
	Display_UpdateScreen();
 8006926:	f000 f813 	bl	8006950 <Display_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800692a:	4b08      	ldr	r3, [pc, #32]	; (800694c <Display_Init+0x184>)
 800692c:	2200      	movs	r2, #0
 800692e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8006930:	4b06      	ldr	r3, [pc, #24]	; (800694c <Display_Init+0x184>)
 8006932:	2200      	movs	r2, #0
 8006934:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8006936:	4b05      	ldr	r3, [pc, #20]	; (800694c <Display_Init+0x184>)
 8006938:	2201      	movs	r2, #1
 800693a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800693c:	2301      	movs	r3, #1
}
 800693e:	4618      	mov	r0, r3
 8006940:	3708      	adds	r7, #8
 8006942:	46bd      	mov	sp, r7
 8006944:	bd80      	pop	{r7, pc}
 8006946:	bf00      	nop
 8006948:	200006f0 	.word	0x200006f0
 800694c:	20000628 	.word	0x20000628

08006950 <Display_UpdateScreen>:

void Display_UpdateScreen(void) {
 8006950:	b580      	push	{r7, lr}
 8006952:	b082      	sub	sp, #8
 8006954:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 8006956:	2300      	movs	r3, #0
 8006958:	71fb      	strb	r3, [r7, #7]
 800695a:	e01d      	b.n	8006998 <Display_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 800695c:	79fb      	ldrb	r3, [r7, #7]
 800695e:	3b50      	subs	r3, #80	; 0x50
 8006960:	b2db      	uxtb	r3, r3
 8006962:	461a      	mov	r2, r3
 8006964:	2100      	movs	r1, #0
 8006966:	2078      	movs	r0, #120	; 0x78
 8006968:	f000 fd3e 	bl	80073e8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 800696c:	2200      	movs	r2, #0
 800696e:	2100      	movs	r1, #0
 8006970:	2078      	movs	r0, #120	; 0x78
 8006972:	f000 fd39 	bl	80073e8 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 8006976:	2210      	movs	r2, #16
 8006978:	2100      	movs	r1, #0
 800697a:	2078      	movs	r0, #120	; 0x78
 800697c:	f000 fd34 	bl	80073e8 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8006980:	79fb      	ldrb	r3, [r7, #7]
 8006982:	01db      	lsls	r3, r3, #7
 8006984:	4a08      	ldr	r2, [pc, #32]	; (80069a8 <Display_UpdateScreen+0x58>)
 8006986:	441a      	add	r2, r3
 8006988:	2380      	movs	r3, #128	; 0x80
 800698a:	2140      	movs	r1, #64	; 0x40
 800698c:	2078      	movs	r0, #120	; 0x78
 800698e:	f000 fce3 	bl	8007358 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 8006992:	79fb      	ldrb	r3, [r7, #7]
 8006994:	3301      	adds	r3, #1
 8006996:	71fb      	strb	r3, [r7, #7]
 8006998:	79fb      	ldrb	r3, [r7, #7]
 800699a:	2b07      	cmp	r3, #7
 800699c:	d9de      	bls.n	800695c <Display_UpdateScreen+0xc>
	}
}
 800699e:	bf00      	nop
 80069a0:	3708      	adds	r7, #8
 80069a2:	46bd      	mov	sp, r7
 80069a4:	bd80      	pop	{r7, pc}
 80069a6:	bf00      	nop
 80069a8:	20000228 	.word	0x20000228

080069ac <Display_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void Display_Fill(SSD1306_COLOR_t color) {
 80069ac:	b580      	push	{r7, lr}
 80069ae:	b082      	sub	sp, #8
 80069b0:	af00      	add	r7, sp, #0
 80069b2:	4603      	mov	r3, r0
 80069b4:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80069b6:	79fb      	ldrb	r3, [r7, #7]
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d101      	bne.n	80069c0 <Display_Fill+0x14>
 80069bc:	2300      	movs	r3, #0
 80069be:	e000      	b.n	80069c2 <Display_Fill+0x16>
 80069c0:	23ff      	movs	r3, #255	; 0xff
 80069c2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80069c6:	4619      	mov	r1, r3
 80069c8:	4803      	ldr	r0, [pc, #12]	; (80069d8 <Display_Fill+0x2c>)
 80069ca:	f006 f9e8 	bl	800cd9e <memset>
}
 80069ce:	bf00      	nop
 80069d0:	3708      	adds	r7, #8
 80069d2:	46bd      	mov	sp, r7
 80069d4:	bd80      	pop	{r7, pc}
 80069d6:	bf00      	nop
 80069d8:	20000228 	.word	0x20000228

080069dc <Display_DrawPixel>:

void Display_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80069dc:	b480      	push	{r7}
 80069de:	b083      	sub	sp, #12
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	4603      	mov	r3, r0
 80069e4:	80fb      	strh	r3, [r7, #6]
 80069e6:	460b      	mov	r3, r1
 80069e8:	80bb      	strh	r3, [r7, #4]
 80069ea:	4613      	mov	r3, r2
 80069ec:	70fb      	strb	r3, [r7, #3]
	if (
 80069ee:	88fb      	ldrh	r3, [r7, #6]
 80069f0:	2b7f      	cmp	r3, #127	; 0x7f
 80069f2:	d848      	bhi.n	8006a86 <Display_DrawPixel+0xaa>
			x >= SSD1306_WIDTH ||
 80069f4:	88bb      	ldrh	r3, [r7, #4]
 80069f6:	2b3f      	cmp	r3, #63	; 0x3f
 80069f8:	d845      	bhi.n	8006a86 <Display_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80069fa:	4b26      	ldr	r3, [pc, #152]	; (8006a94 <Display_DrawPixel+0xb8>)
 80069fc:	791b      	ldrb	r3, [r3, #4]
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d006      	beq.n	8006a10 <Display_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8006a02:	78fb      	ldrb	r3, [r7, #3]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	bf0c      	ite	eq
 8006a08:	2301      	moveq	r3, #1
 8006a0a:	2300      	movne	r3, #0
 8006a0c:	b2db      	uxtb	r3, r3
 8006a0e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8006a10:	78fb      	ldrb	r3, [r7, #3]
 8006a12:	2b01      	cmp	r3, #1
 8006a14:	d11a      	bne.n	8006a4c <Display_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8006a16:	88fa      	ldrh	r2, [r7, #6]
 8006a18:	88bb      	ldrh	r3, [r7, #4]
 8006a1a:	08db      	lsrs	r3, r3, #3
 8006a1c:	b298      	uxth	r0, r3
 8006a1e:	4603      	mov	r3, r0
 8006a20:	01db      	lsls	r3, r3, #7
 8006a22:	4413      	add	r3, r2
 8006a24:	4a1c      	ldr	r2, [pc, #112]	; (8006a98 <Display_DrawPixel+0xbc>)
 8006a26:	5cd3      	ldrb	r3, [r2, r3]
 8006a28:	b25a      	sxtb	r2, r3
 8006a2a:	88bb      	ldrh	r3, [r7, #4]
 8006a2c:	f003 0307 	and.w	r3, r3, #7
 8006a30:	2101      	movs	r1, #1
 8006a32:	fa01 f303 	lsl.w	r3, r1, r3
 8006a36:	b25b      	sxtb	r3, r3
 8006a38:	4313      	orrs	r3, r2
 8006a3a:	b259      	sxtb	r1, r3
 8006a3c:	88fa      	ldrh	r2, [r7, #6]
 8006a3e:	4603      	mov	r3, r0
 8006a40:	01db      	lsls	r3, r3, #7
 8006a42:	4413      	add	r3, r2
 8006a44:	b2c9      	uxtb	r1, r1
 8006a46:	4a14      	ldr	r2, [pc, #80]	; (8006a98 <Display_DrawPixel+0xbc>)
 8006a48:	54d1      	strb	r1, [r2, r3]
 8006a4a:	e01d      	b.n	8006a88 <Display_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8006a4c:	88fa      	ldrh	r2, [r7, #6]
 8006a4e:	88bb      	ldrh	r3, [r7, #4]
 8006a50:	08db      	lsrs	r3, r3, #3
 8006a52:	b298      	uxth	r0, r3
 8006a54:	4603      	mov	r3, r0
 8006a56:	01db      	lsls	r3, r3, #7
 8006a58:	4413      	add	r3, r2
 8006a5a:	4a0f      	ldr	r2, [pc, #60]	; (8006a98 <Display_DrawPixel+0xbc>)
 8006a5c:	5cd3      	ldrb	r3, [r2, r3]
 8006a5e:	b25a      	sxtb	r2, r3
 8006a60:	88bb      	ldrh	r3, [r7, #4]
 8006a62:	f003 0307 	and.w	r3, r3, #7
 8006a66:	2101      	movs	r1, #1
 8006a68:	fa01 f303 	lsl.w	r3, r1, r3
 8006a6c:	b25b      	sxtb	r3, r3
 8006a6e:	43db      	mvns	r3, r3
 8006a70:	b25b      	sxtb	r3, r3
 8006a72:	4013      	ands	r3, r2
 8006a74:	b259      	sxtb	r1, r3
 8006a76:	88fa      	ldrh	r2, [r7, #6]
 8006a78:	4603      	mov	r3, r0
 8006a7a:	01db      	lsls	r3, r3, #7
 8006a7c:	4413      	add	r3, r2
 8006a7e:	b2c9      	uxtb	r1, r1
 8006a80:	4a05      	ldr	r2, [pc, #20]	; (8006a98 <Display_DrawPixel+0xbc>)
 8006a82:	54d1      	strb	r1, [r2, r3]
 8006a84:	e000      	b.n	8006a88 <Display_DrawPixel+0xac>
		return;
 8006a86:	bf00      	nop
	}
}
 8006a88:	370c      	adds	r7, #12
 8006a8a:	46bd      	mov	sp, r7
 8006a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a90:	4770      	bx	lr
 8006a92:	bf00      	nop
 8006a94:	20000628 	.word	0x20000628
 8006a98:	20000228 	.word	0x20000228

08006a9c <Display_GotoXY>:

void Display_GotoXY(uint16_t x, uint16_t y) {
 8006a9c:	b480      	push	{r7}
 8006a9e:	b083      	sub	sp, #12
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	460a      	mov	r2, r1
 8006aa6:	80fb      	strh	r3, [r7, #6]
 8006aa8:	4613      	mov	r3, r2
 8006aaa:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8006aac:	4a05      	ldr	r2, [pc, #20]	; (8006ac4 <Display_GotoXY+0x28>)
 8006aae:	88fb      	ldrh	r3, [r7, #6]
 8006ab0:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 8006ab2:	4a04      	ldr	r2, [pc, #16]	; (8006ac4 <Display_GotoXY+0x28>)
 8006ab4:	88bb      	ldrh	r3, [r7, #4]
 8006ab6:	8053      	strh	r3, [r2, #2]
}
 8006ab8:	bf00      	nop
 8006aba:	370c      	adds	r7, #12
 8006abc:	46bd      	mov	sp, r7
 8006abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac2:	4770      	bx	lr
 8006ac4:	20000628 	.word	0x20000628

08006ac8 <Display_Putc>:

char Display_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006ac8:	b580      	push	{r7, lr}
 8006aca:	b086      	sub	sp, #24
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	4603      	mov	r3, r0
 8006ad0:	6039      	str	r1, [r7, #0]
 8006ad2:	71fb      	strb	r3, [r7, #7]
 8006ad4:	4613      	mov	r3, r2
 8006ad6:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006ad8:	4b3a      	ldr	r3, [pc, #232]	; (8006bc4 <Display_Putc+0xfc>)
 8006ada:	881b      	ldrh	r3, [r3, #0]
 8006adc:	461a      	mov	r2, r3
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	4413      	add	r3, r2
	if (
 8006ae4:	2b7f      	cmp	r3, #127	; 0x7f
 8006ae6:	dc07      	bgt.n	8006af8 <Display_Putc+0x30>
			SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8006ae8:	4b36      	ldr	r3, [pc, #216]	; (8006bc4 <Display_Putc+0xfc>)
 8006aea:	885b      	ldrh	r3, [r3, #2]
 8006aec:	461a      	mov	r2, r3
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	785b      	ldrb	r3, [r3, #1]
 8006af2:	4413      	add	r3, r2
			SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8006af4:	2b3f      	cmp	r3, #63	; 0x3f
 8006af6:	dd01      	ble.n	8006afc <Display_Putc+0x34>
	) {
		/* Error */
		return 0;
 8006af8:	2300      	movs	r3, #0
 8006afa:	e05e      	b.n	8006bba <Display_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8006afc:	2300      	movs	r3, #0
 8006afe:	617b      	str	r3, [r7, #20]
 8006b00:	e04b      	b.n	8006b9a <Display_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	685a      	ldr	r2, [r3, #4]
 8006b06:	79fb      	ldrb	r3, [r7, #7]
 8006b08:	3b20      	subs	r3, #32
 8006b0a:	6839      	ldr	r1, [r7, #0]
 8006b0c:	7849      	ldrb	r1, [r1, #1]
 8006b0e:	fb01 f303 	mul.w	r3, r1, r3
 8006b12:	4619      	mov	r1, r3
 8006b14:	697b      	ldr	r3, [r7, #20]
 8006b16:	440b      	add	r3, r1
 8006b18:	005b      	lsls	r3, r3, #1
 8006b1a:	4413      	add	r3, r2
 8006b1c:	881b      	ldrh	r3, [r3, #0]
 8006b1e:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8006b20:	2300      	movs	r3, #0
 8006b22:	613b      	str	r3, [r7, #16]
 8006b24:	e030      	b.n	8006b88 <Display_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8006b26:	68fa      	ldr	r2, [r7, #12]
 8006b28:	693b      	ldr	r3, [r7, #16]
 8006b2a:	fa02 f303 	lsl.w	r3, r2, r3
 8006b2e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d010      	beq.n	8006b58 <Display_Putc+0x90>
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8006b36:	4b23      	ldr	r3, [pc, #140]	; (8006bc4 <Display_Putc+0xfc>)
 8006b38:	881a      	ldrh	r2, [r3, #0]
 8006b3a:	693b      	ldr	r3, [r7, #16]
 8006b3c:	b29b      	uxth	r3, r3
 8006b3e:	4413      	add	r3, r2
 8006b40:	b298      	uxth	r0, r3
 8006b42:	4b20      	ldr	r3, [pc, #128]	; (8006bc4 <Display_Putc+0xfc>)
 8006b44:	885a      	ldrh	r2, [r3, #2]
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	b29b      	uxth	r3, r3
 8006b4a:	4413      	add	r3, r2
 8006b4c:	b29b      	uxth	r3, r3
 8006b4e:	79ba      	ldrb	r2, [r7, #6]
 8006b50:	4619      	mov	r1, r3
 8006b52:	f7ff ff43 	bl	80069dc <Display_DrawPixel>
 8006b56:	e014      	b.n	8006b82 <Display_Putc+0xba>
			} else {
				Display_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8006b58:	4b1a      	ldr	r3, [pc, #104]	; (8006bc4 <Display_Putc+0xfc>)
 8006b5a:	881a      	ldrh	r2, [r3, #0]
 8006b5c:	693b      	ldr	r3, [r7, #16]
 8006b5e:	b29b      	uxth	r3, r3
 8006b60:	4413      	add	r3, r2
 8006b62:	b298      	uxth	r0, r3
 8006b64:	4b17      	ldr	r3, [pc, #92]	; (8006bc4 <Display_Putc+0xfc>)
 8006b66:	885a      	ldrh	r2, [r3, #2]
 8006b68:	697b      	ldr	r3, [r7, #20]
 8006b6a:	b29b      	uxth	r3, r3
 8006b6c:	4413      	add	r3, r2
 8006b6e:	b299      	uxth	r1, r3
 8006b70:	79bb      	ldrb	r3, [r7, #6]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	bf0c      	ite	eq
 8006b76:	2301      	moveq	r3, #1
 8006b78:	2300      	movne	r3, #0
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	461a      	mov	r2, r3
 8006b7e:	f7ff ff2d 	bl	80069dc <Display_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 8006b82:	693b      	ldr	r3, [r7, #16]
 8006b84:	3301      	adds	r3, #1
 8006b86:	613b      	str	r3, [r7, #16]
 8006b88:	683b      	ldr	r3, [r7, #0]
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	461a      	mov	r2, r3
 8006b8e:	693b      	ldr	r3, [r7, #16]
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d3c8      	bcc.n	8006b26 <Display_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	3301      	adds	r3, #1
 8006b98:	617b      	str	r3, [r7, #20]
 8006b9a:	683b      	ldr	r3, [r7, #0]
 8006b9c:	785b      	ldrb	r3, [r3, #1]
 8006b9e:	461a      	mov	r2, r3
 8006ba0:	697b      	ldr	r3, [r7, #20]
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d3ad      	bcc.n	8006b02 <Display_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8006ba6:	4b07      	ldr	r3, [pc, #28]	; (8006bc4 <Display_Putc+0xfc>)
 8006ba8:	881a      	ldrh	r2, [r3, #0]
 8006baa:	683b      	ldr	r3, [r7, #0]
 8006bac:	781b      	ldrb	r3, [r3, #0]
 8006bae:	b29b      	uxth	r3, r3
 8006bb0:	4413      	add	r3, r2
 8006bb2:	b29a      	uxth	r2, r3
 8006bb4:	4b03      	ldr	r3, [pc, #12]	; (8006bc4 <Display_Putc+0xfc>)
 8006bb6:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8006bb8:	79fb      	ldrb	r3, [r7, #7]
}
 8006bba:	4618      	mov	r0, r3
 8006bbc:	3718      	adds	r7, #24
 8006bbe:	46bd      	mov	sp, r7
 8006bc0:	bd80      	pop	{r7, pc}
 8006bc2:	bf00      	nop
 8006bc4:	20000628 	.word	0x20000628

08006bc8 <Display_Puts>:

char Display_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	60f8      	str	r0, [r7, #12]
 8006bd0:	60b9      	str	r1, [r7, #8]
 8006bd2:	4613      	mov	r3, r2
 8006bd4:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8006bd6:	e012      	b.n	8006bfe <Display_Puts+0x36>
		/* Write character by character */
		if (Display_Putc(*str, Font, color) != *str) {
 8006bd8:	68fb      	ldr	r3, [r7, #12]
 8006bda:	781b      	ldrb	r3, [r3, #0]
 8006bdc:	79fa      	ldrb	r2, [r7, #7]
 8006bde:	68b9      	ldr	r1, [r7, #8]
 8006be0:	4618      	mov	r0, r3
 8006be2:	f7ff ff71 	bl	8006ac8 <Display_Putc>
 8006be6:	4603      	mov	r3, r0
 8006be8:	461a      	mov	r2, r3
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	781b      	ldrb	r3, [r3, #0]
 8006bee:	429a      	cmp	r2, r3
 8006bf0:	d002      	beq.n	8006bf8 <Display_Puts+0x30>
			/* Return error */
			return *str;
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	781b      	ldrb	r3, [r3, #0]
 8006bf6:	e008      	b.n	8006c0a <Display_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	3301      	adds	r3, #1
 8006bfc:	60fb      	str	r3, [r7, #12]
	while (*str) {
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	781b      	ldrb	r3, [r3, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1e8      	bne.n	8006bd8 <Display_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8006c06:	68fb      	ldr	r3, [r7, #12]
 8006c08:	781b      	ldrb	r3, [r3, #0]
}
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	3710      	adds	r7, #16
 8006c0e:	46bd      	mov	sp, r7
 8006c10:	bd80      	pop	{r7, pc}
	...

08006c14 <Display_PutUintDigit>:

void Display_PutUintDigit(uint16_t data, uint8_t digit, FontDef_t* Font, SSD1306_COLOR_t color){
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b082      	sub	sp, #8
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	603a      	str	r2, [r7, #0]
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	4603      	mov	r3, r0
 8006c20:	80fb      	strh	r3, [r7, #6]
 8006c22:	460b      	mov	r3, r1
 8006c24:	717b      	strb	r3, [r7, #5]
 8006c26:	4613      	mov	r3, r2
 8006c28:	713b      	strb	r3, [r7, #4]
	switch(digit){
 8006c2a:	797b      	ldrb	r3, [r7, #5]
 8006c2c:	2b02      	cmp	r3, #2
 8006c2e:	d018      	beq.n	8006c62 <Display_PutUintDigit+0x4e>
 8006c30:	2b03      	cmp	r3, #3
 8006c32:	d041      	beq.n	8006cb8 <Display_PutUintDigit+0xa4>
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d000      	beq.n	8006c3a <Display_PutUintDigit+0x26>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
		Display_Putc(data%10+0x30, Font, color); 		// satuan
		break;
	}
}
 8006c38:	e077      	b.n	8006d2a <Display_PutUintDigit+0x116>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006c3a:	88fa      	ldrh	r2, [r7, #6]
 8006c3c:	4b3d      	ldr	r3, [pc, #244]	; (8006d34 <Display_PutUintDigit+0x120>)
 8006c3e:	fba3 1302 	umull	r1, r3, r3, r2
 8006c42:	08d9      	lsrs	r1, r3, #3
 8006c44:	460b      	mov	r3, r1
 8006c46:	009b      	lsls	r3, r3, #2
 8006c48:	440b      	add	r3, r1
 8006c4a:	005b      	lsls	r3, r3, #1
 8006c4c:	1ad3      	subs	r3, r2, r3
 8006c4e:	b29b      	uxth	r3, r3
 8006c50:	b2db      	uxtb	r3, r3
 8006c52:	3330      	adds	r3, #48	; 0x30
 8006c54:	b2db      	uxtb	r3, r3
 8006c56:	793a      	ldrb	r2, [r7, #4]
 8006c58:	6839      	ldr	r1, [r7, #0]
 8006c5a:	4618      	mov	r0, r3
 8006c5c:	f7ff ff34 	bl	8006ac8 <Display_Putc>
		break;
 8006c60:	e063      	b.n	8006d2a <Display_PutUintDigit+0x116>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006c62:	88fb      	ldrh	r3, [r7, #6]
 8006c64:	4a34      	ldr	r2, [pc, #208]	; (8006d38 <Display_PutUintDigit+0x124>)
 8006c66:	fba2 1203 	umull	r1, r2, r2, r3
 8006c6a:	0952      	lsrs	r2, r2, #5
 8006c6c:	2164      	movs	r1, #100	; 0x64
 8006c6e:	fb01 f202 	mul.w	r2, r1, r2
 8006c72:	1a9b      	subs	r3, r3, r2
 8006c74:	b29b      	uxth	r3, r3
 8006c76:	4a2f      	ldr	r2, [pc, #188]	; (8006d34 <Display_PutUintDigit+0x120>)
 8006c78:	fba2 2303 	umull	r2, r3, r2, r3
 8006c7c:	08db      	lsrs	r3, r3, #3
 8006c7e:	b29b      	uxth	r3, r3
 8006c80:	b2db      	uxtb	r3, r3
 8006c82:	3330      	adds	r3, #48	; 0x30
 8006c84:	b2db      	uxtb	r3, r3
 8006c86:	793a      	ldrb	r2, [r7, #4]
 8006c88:	6839      	ldr	r1, [r7, #0]
 8006c8a:	4618      	mov	r0, r3
 8006c8c:	f7ff ff1c 	bl	8006ac8 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006c90:	88fa      	ldrh	r2, [r7, #6]
 8006c92:	4b28      	ldr	r3, [pc, #160]	; (8006d34 <Display_PutUintDigit+0x120>)
 8006c94:	fba3 1302 	umull	r1, r3, r3, r2
 8006c98:	08d9      	lsrs	r1, r3, #3
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	009b      	lsls	r3, r3, #2
 8006c9e:	440b      	add	r3, r1
 8006ca0:	005b      	lsls	r3, r3, #1
 8006ca2:	1ad3      	subs	r3, r2, r3
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	b2db      	uxtb	r3, r3
 8006ca8:	3330      	adds	r3, #48	; 0x30
 8006caa:	b2db      	uxtb	r3, r3
 8006cac:	793a      	ldrb	r2, [r7, #4]
 8006cae:	6839      	ldr	r1, [r7, #0]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f7ff ff09 	bl	8006ac8 <Display_Putc>
		break;
 8006cb6:	e038      	b.n	8006d2a <Display_PutUintDigit+0x116>
		Display_Putc(data/100+0x30, Font, color); 		// ratusan
 8006cb8:	88fb      	ldrh	r3, [r7, #6]
 8006cba:	4a1f      	ldr	r2, [pc, #124]	; (8006d38 <Display_PutUintDigit+0x124>)
 8006cbc:	fba2 2303 	umull	r2, r3, r2, r3
 8006cc0:	095b      	lsrs	r3, r3, #5
 8006cc2:	b29b      	uxth	r3, r3
 8006cc4:	b2db      	uxtb	r3, r3
 8006cc6:	3330      	adds	r3, #48	; 0x30
 8006cc8:	b2db      	uxtb	r3, r3
 8006cca:	793a      	ldrb	r2, [r7, #4]
 8006ccc:	6839      	ldr	r1, [r7, #0]
 8006cce:	4618      	mov	r0, r3
 8006cd0:	f7ff fefa 	bl	8006ac8 <Display_Putc>
		Display_Putc(data%100/10+0x30, Font, color); 	// puluhan
 8006cd4:	88fb      	ldrh	r3, [r7, #6]
 8006cd6:	4a18      	ldr	r2, [pc, #96]	; (8006d38 <Display_PutUintDigit+0x124>)
 8006cd8:	fba2 1203 	umull	r1, r2, r2, r3
 8006cdc:	0952      	lsrs	r2, r2, #5
 8006cde:	2164      	movs	r1, #100	; 0x64
 8006ce0:	fb01 f202 	mul.w	r2, r1, r2
 8006ce4:	1a9b      	subs	r3, r3, r2
 8006ce6:	b29b      	uxth	r3, r3
 8006ce8:	4a12      	ldr	r2, [pc, #72]	; (8006d34 <Display_PutUintDigit+0x120>)
 8006cea:	fba2 2303 	umull	r2, r3, r2, r3
 8006cee:	08db      	lsrs	r3, r3, #3
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	b2db      	uxtb	r3, r3
 8006cf4:	3330      	adds	r3, #48	; 0x30
 8006cf6:	b2db      	uxtb	r3, r3
 8006cf8:	793a      	ldrb	r2, [r7, #4]
 8006cfa:	6839      	ldr	r1, [r7, #0]
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7ff fee3 	bl	8006ac8 <Display_Putc>
		Display_Putc(data%10+0x30, Font, color); 		// satuan
 8006d02:	88fa      	ldrh	r2, [r7, #6]
 8006d04:	4b0b      	ldr	r3, [pc, #44]	; (8006d34 <Display_PutUintDigit+0x120>)
 8006d06:	fba3 1302 	umull	r1, r3, r3, r2
 8006d0a:	08d9      	lsrs	r1, r3, #3
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	009b      	lsls	r3, r3, #2
 8006d10:	440b      	add	r3, r1
 8006d12:	005b      	lsls	r3, r3, #1
 8006d14:	1ad3      	subs	r3, r2, r3
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	b2db      	uxtb	r3, r3
 8006d1a:	3330      	adds	r3, #48	; 0x30
 8006d1c:	b2db      	uxtb	r3, r3
 8006d1e:	793a      	ldrb	r2, [r7, #4]
 8006d20:	6839      	ldr	r1, [r7, #0]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7ff fed0 	bl	8006ac8 <Display_Putc>
		break;
 8006d28:	bf00      	nop
}
 8006d2a:	bf00      	nop
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	cccccccd 	.word	0xcccccccd
 8006d38:	51eb851f 	.word	0x51eb851f

08006d3c <Display_PutUint>:

void Display_PutUint(uint16_t data, FontDef_t* Font, SSD1306_COLOR_t color){
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	4603      	mov	r3, r0
 8006d44:	6039      	str	r1, [r7, #0]
 8006d46:	80fb      	strh	r3, [r7, #6]
 8006d48:	4613      	mov	r3, r2
 8006d4a:	717b      	strb	r3, [r7, #5]
	if(data>=100){
 8006d4c:	88fb      	ldrh	r3, [r7, #6]
 8006d4e:	2b63      	cmp	r3, #99	; 0x63
 8006d50:	d906      	bls.n	8006d60 <Display_PutUint+0x24>
		Display_PutUintDigit(data, 3, Font, color);
 8006d52:	797b      	ldrb	r3, [r7, #5]
 8006d54:	88f8      	ldrh	r0, [r7, #6]
 8006d56:	683a      	ldr	r2, [r7, #0]
 8006d58:	2103      	movs	r1, #3
 8006d5a:	f7ff ff5b 	bl	8006c14 <Display_PutUintDigit>
		Display_PutUintDigit(data, 2, Font, color);
	}
	else{
		Display_PutUintDigit(data, 1, Font, color);
	}
}
 8006d5e:	e00f      	b.n	8006d80 <Display_PutUint+0x44>
	else if (data>=10){
 8006d60:	88fb      	ldrh	r3, [r7, #6]
 8006d62:	2b09      	cmp	r3, #9
 8006d64:	d906      	bls.n	8006d74 <Display_PutUint+0x38>
		Display_PutUintDigit(data, 2, Font, color);
 8006d66:	797b      	ldrb	r3, [r7, #5]
 8006d68:	88f8      	ldrh	r0, [r7, #6]
 8006d6a:	683a      	ldr	r2, [r7, #0]
 8006d6c:	2102      	movs	r1, #2
 8006d6e:	f7ff ff51 	bl	8006c14 <Display_PutUintDigit>
}
 8006d72:	e005      	b.n	8006d80 <Display_PutUint+0x44>
		Display_PutUintDigit(data, 1, Font, color);
 8006d74:	797b      	ldrb	r3, [r7, #5]
 8006d76:	88f8      	ldrh	r0, [r7, #6]
 8006d78:	683a      	ldr	r2, [r7, #0]
 8006d7a:	2101      	movs	r1, #1
 8006d7c:	f7ff ff4a 	bl	8006c14 <Display_PutUintDigit>
}
 8006d80:	bf00      	nop
 8006d82:	3708      	adds	r7, #8
 8006d84:	46bd      	mov	sp, r7
 8006d86:	bd80      	pop	{r7, pc}

08006d88 <Display_PutInt>:

void Display_PutInt(int16_t data, uint8_t digit, _Bool plus, FontDef_t* Font, SSD1306_COLOR_t color){
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	603b      	str	r3, [r7, #0]
 8006d90:	4603      	mov	r3, r0
 8006d92:	80fb      	strh	r3, [r7, #6]
 8006d94:	460b      	mov	r3, r1
 8006d96:	717b      	strb	r3, [r7, #5]
 8006d98:	4613      	mov	r3, r2
 8006d9a:	713b      	strb	r3, [r7, #4]
	if(data < 0){
 8006d9c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	da0a      	bge.n	8006dba <Display_PutInt+0x32>
		data = -data; Display_Putc('-', Font, color);
 8006da4:	88fb      	ldrh	r3, [r7, #6]
 8006da6:	425b      	negs	r3, r3
 8006da8:	b29b      	uxth	r3, r3
 8006daa:	80fb      	strh	r3, [r7, #6]
 8006dac:	7c3b      	ldrb	r3, [r7, #16]
 8006dae:	461a      	mov	r2, r3
 8006db0:	6839      	ldr	r1, [r7, #0]
 8006db2:	202d      	movs	r0, #45	; 0x2d
 8006db4:	f7ff fe88 	bl	8006ac8 <Display_Putc>
 8006db8:	e008      	b.n	8006dcc <Display_PutInt+0x44>
	}
	else{
		if(plus)
 8006dba:	793b      	ldrb	r3, [r7, #4]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d005      	beq.n	8006dcc <Display_PutInt+0x44>
			Display_Putc('+', Font, color);
 8006dc0:	7c3b      	ldrb	r3, [r7, #16]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	6839      	ldr	r1, [r7, #0]
 8006dc6:	202b      	movs	r0, #43	; 0x2b
 8006dc8:	f7ff fe7e 	bl	8006ac8 <Display_Putc>
	}
	Display_PutUintDigit(data, digit, Font, color);
 8006dcc:	88f8      	ldrh	r0, [r7, #6]
 8006dce:	7c3b      	ldrb	r3, [r7, #16]
 8006dd0:	7979      	ldrb	r1, [r7, #5]
 8006dd2:	683a      	ldr	r2, [r7, #0]
 8006dd4:	f7ff ff1e 	bl	8006c14 <Display_PutUintDigit>
}
 8006dd8:	bf00      	nop
 8006dda:	3708      	adds	r7, #8
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}

08006de0 <Display_PutFloatDigit>:

void Display_PutFloatDigit(float data, uint8_t digit, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8006de0:	b590      	push	{r4, r7, lr}
 8006de2:	b087      	sub	sp, #28
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	ed87 0a03 	vstr	s0, [r7, #12]
 8006dea:	607a      	str	r2, [r7, #4]
 8006dec:	461a      	mov	r2, r3
 8006dee:	4603      	mov	r3, r0
 8006df0:	72fb      	strb	r3, [r7, #11]
 8006df2:	460b      	mov	r3, r1
 8006df4:	72bb      	strb	r3, [r7, #10]
 8006df6:	4613      	mov	r3, r2
 8006df8:	727b      	strb	r3, [r7, #9]
	int32_t y = (int32_t)data;
 8006dfa:	edd7 7a03 	vldr	s15, [r7, #12]
 8006dfe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006e02:	ee17 3a90 	vmov	r3, s15
 8006e06:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8006e08:	7abb      	ldrb	r3, [r7, #10]
 8006e0a:	4618      	mov	r0, r3
 8006e0c:	f7f9 fb8a 	bl	8000524 <__aeabi_ui2d>
 8006e10:	4603      	mov	r3, r0
 8006e12:	460c      	mov	r4, r1
 8006e14:	ec44 3b11 	vmov	d1, r3, r4
 8006e18:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8006ec8 <Display_PutFloatDigit+0xe8>
 8006e1c:	f008 f890 	bl	800ef40 <pow>
 8006e20:	ec54 3b10 	vmov	r3, r4, d0
 8006e24:	4618      	mov	r0, r3
 8006e26:	4621      	mov	r1, r4
 8006e28:	f7f9 fece 	bl	8000bc8 <__aeabi_d2uiz>
 8006e2c:	4603      	mov	r3, r0
 8006e2e:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8006e30:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006e38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006e3c:	d50e      	bpl.n	8006e5c <Display_PutFloatDigit+0x7c>
		Display_Putc('-', Font, color);
 8006e3e:	7a7b      	ldrb	r3, [r7, #9]
 8006e40:	461a      	mov	r2, r3
 8006e42:	6879      	ldr	r1, [r7, #4]
 8006e44:	202d      	movs	r0, #45	; 0x2d
 8006e46:	f7ff fe3f 	bl	8006ac8 <Display_Putc>
		y = -y;
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	425b      	negs	r3, r3
 8006e4e:	617b      	str	r3, [r7, #20]
		data = -data;
 8006e50:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e54:	eef1 7a67 	vneg.f32	s15, s15
 8006e58:	edc7 7a03 	vstr	s15, [r7, #12]
	}
//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 8006e5c:	697b      	ldr	r3, [r7, #20]
 8006e5e:	ee07 3a90 	vmov	s15, r3
 8006e62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e66:	ed97 7a03 	vldr	s14, [r7, #12]
 8006e6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006e6e:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 8006e72:	8a7b      	ldrh	r3, [r7, #18]
 8006e74:	ee07 3a90 	vmov	s15, r3
 8006e78:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006e7c:	ed97 7a03 	vldr	s14, [r7, #12]
 8006e80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006e84:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUintDigit((uint16_t)y, digit, Font, color);
 8006e88:	697b      	ldr	r3, [r7, #20]
 8006e8a:	b298      	uxth	r0, r3
 8006e8c:	7a7b      	ldrb	r3, [r7, #9]
 8006e8e:	7af9      	ldrb	r1, [r7, #11]
 8006e90:	687a      	ldr	r2, [r7, #4]
 8006e92:	f7ff febf 	bl	8006c14 <Display_PutUintDigit>
	Display_Putc('.', Font, color);
 8006e96:	7a7b      	ldrb	r3, [r7, #9]
 8006e98:	461a      	mov	r2, r3
 8006e9a:	6879      	ldr	r1, [r7, #4]
 8006e9c:	202e      	movs	r0, #46	; 0x2e
 8006e9e:	f7ff fe13 	bl	8006ac8 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 8006ea2:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ea6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006eaa:	ee17 3a90 	vmov	r3, s15
 8006eae:	b298      	uxth	r0, r3
 8006eb0:	7a7b      	ldrb	r3, [r7, #9]
 8006eb2:	7ab9      	ldrb	r1, [r7, #10]
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	f7ff fead 	bl	8006c14 <Display_PutUintDigit>

}
 8006eba:	bf00      	nop
 8006ebc:	371c      	adds	r7, #28
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd90      	pop	{r4, r7, pc}
 8006ec2:	bf00      	nop
 8006ec4:	f3af 8000 	nop.w
 8006ec8:	00000000 	.word	0x00000000
 8006ecc:	40240000 	.word	0x40240000

08006ed0 <Display_PutFloat>:

void Display_PutFloat(float data, uint8_t precision, FontDef_t* Font, SSD1306_COLOR_t color){
 8006ed0:	b590      	push	{r4, r7, lr}
 8006ed2:	b087      	sub	sp, #28
 8006ed4:	af00      	add	r7, sp, #0
 8006ed6:	ed87 0a03 	vstr	s0, [r7, #12]
 8006eda:	4603      	mov	r3, r0
 8006edc:	6079      	str	r1, [r7, #4]
 8006ede:	72fb      	strb	r3, [r7, #11]
 8006ee0:	4613      	mov	r3, r2
 8006ee2:	72bb      	strb	r3, [r7, #10]
	int32_t y = (int32_t)data;
 8006ee4:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ee8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8006eec:	ee17 3a90 	vmov	r3, s15
 8006ef0:	617b      	str	r3, [r7, #20]
	uint16_t precision_factor = pow(10, precision);
 8006ef2:	7afb      	ldrb	r3, [r7, #11]
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7f9 fb15 	bl	8000524 <__aeabi_ui2d>
 8006efa:	4603      	mov	r3, r0
 8006efc:	460c      	mov	r4, r1
 8006efe:	ec44 3b11 	vmov	d1, r3, r4
 8006f02:	ed9f 0b2b 	vldr	d0, [pc, #172]	; 8006fb0 <Display_PutFloat+0xe0>
 8006f06:	f008 f81b 	bl	800ef40 <pow>
 8006f0a:	ec54 3b10 	vmov	r3, r4, d0
 8006f0e:	4618      	mov	r0, r3
 8006f10:	4621      	mov	r1, r4
 8006f12:	f7f9 fe59 	bl	8000bc8 <__aeabi_d2uiz>
 8006f16:	4603      	mov	r3, r0
 8006f18:	827b      	strh	r3, [r7, #18]

	if(data < 0){
 8006f1a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f1e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006f22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006f26:	d50e      	bpl.n	8006f46 <Display_PutFloat+0x76>
		Display_Putc('-', Font, color);
 8006f28:	7abb      	ldrb	r3, [r7, #10]
 8006f2a:	461a      	mov	r2, r3
 8006f2c:	6879      	ldr	r1, [r7, #4]
 8006f2e:	202d      	movs	r0, #45	; 0x2d
 8006f30:	f7ff fdca 	bl	8006ac8 <Display_Putc>
		y = -y;
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	425b      	negs	r3, r3
 8006f38:	617b      	str	r3, [r7, #20]
		data = -data;
 8006f3a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f3e:	eef1 7a67 	vneg.f32	s15, s15
 8006f42:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	//	else{ Display_Putc('+', Font, color);}
	data = data - y;
 8006f46:	697b      	ldr	r3, [r7, #20]
 8006f48:	ee07 3a90 	vmov	s15, r3
 8006f4c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f50:	ed97 7a03 	vldr	s14, [r7, #12]
 8006f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006f58:	edc7 7a03 	vstr	s15, [r7, #12]
	data = data * precision_factor;
 8006f5c:	8a7b      	ldrh	r3, [r7, #18]
 8006f5e:	ee07 3a90 	vmov	s15, r3
 8006f62:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006f66:	ed97 7a03 	vldr	s14, [r7, #12]
 8006f6a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006f6e:	edc7 7a03 	vstr	s15, [r7, #12]
	Display_PutUint((uint16_t)y, Font, color);
 8006f72:	697b      	ldr	r3, [r7, #20]
 8006f74:	b29b      	uxth	r3, r3
 8006f76:	7aba      	ldrb	r2, [r7, #10]
 8006f78:	6879      	ldr	r1, [r7, #4]
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	f7ff fede 	bl	8006d3c <Display_PutUint>
	Display_Putc('.', Font, color);
 8006f80:	7abb      	ldrb	r3, [r7, #10]
 8006f82:	461a      	mov	r2, r3
 8006f84:	6879      	ldr	r1, [r7, #4]
 8006f86:	202e      	movs	r0, #46	; 0x2e
 8006f88:	f7ff fd9e 	bl	8006ac8 <Display_Putc>
	Display_PutUintDigit((uint16_t)data, precision, Font, color);
 8006f8c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f90:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006f94:	ee17 3a90 	vmov	r3, s15
 8006f98:	b298      	uxth	r0, r3
 8006f9a:	7abb      	ldrb	r3, [r7, #10]
 8006f9c:	7af9      	ldrb	r1, [r7, #11]
 8006f9e:	687a      	ldr	r2, [r7, #4]
 8006fa0:	f7ff fe38 	bl	8006c14 <Display_PutUintDigit>
}
 8006fa4:	bf00      	nop
 8006fa6:	371c      	adds	r7, #28
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	bd90      	pop	{r4, r7, pc}
 8006fac:	f3af 8000 	nop.w
 8006fb0:	00000000 	.word	0x00000000
 8006fb4:	40240000 	.word	0x40240000

08006fb8 <Display_DrawLine>:

void Display_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, SSD1306_COLOR_t c) {
 8006fb8:	b590      	push	{r4, r7, lr}
 8006fba:	b087      	sub	sp, #28
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	4604      	mov	r4, r0
 8006fc0:	4608      	mov	r0, r1
 8006fc2:	4611      	mov	r1, r2
 8006fc4:	461a      	mov	r2, r3
 8006fc6:	4623      	mov	r3, r4
 8006fc8:	80fb      	strh	r3, [r7, #6]
 8006fca:	4603      	mov	r3, r0
 8006fcc:	80bb      	strh	r3, [r7, #4]
 8006fce:	460b      	mov	r3, r1
 8006fd0:	807b      	strh	r3, [r7, #2]
 8006fd2:	4613      	mov	r3, r2
 8006fd4:	803b      	strh	r3, [r7, #0]
	int16_t dx, dy, sx, sy, err, e2, i, tmp;

	/* Check for overflow */
	if (x0 >= SSD1306_WIDTH) {
 8006fd6:	88fb      	ldrh	r3, [r7, #6]
 8006fd8:	2b7f      	cmp	r3, #127	; 0x7f
 8006fda:	d901      	bls.n	8006fe0 <Display_DrawLine+0x28>
		x0 = SSD1306_WIDTH - 1;
 8006fdc:	237f      	movs	r3, #127	; 0x7f
 8006fde:	80fb      	strh	r3, [r7, #6]
	}
	if (x1 >= SSD1306_WIDTH) {
 8006fe0:	887b      	ldrh	r3, [r7, #2]
 8006fe2:	2b7f      	cmp	r3, #127	; 0x7f
 8006fe4:	d901      	bls.n	8006fea <Display_DrawLine+0x32>
		x1 = SSD1306_WIDTH - 1;
 8006fe6:	237f      	movs	r3, #127	; 0x7f
 8006fe8:	807b      	strh	r3, [r7, #2]
	}
	if (y0 >= SSD1306_HEIGHT) {
 8006fea:	88bb      	ldrh	r3, [r7, #4]
 8006fec:	2b3f      	cmp	r3, #63	; 0x3f
 8006fee:	d901      	bls.n	8006ff4 <Display_DrawLine+0x3c>
		y0 = SSD1306_HEIGHT - 1;
 8006ff0:	233f      	movs	r3, #63	; 0x3f
 8006ff2:	80bb      	strh	r3, [r7, #4]
	}
	if (y1 >= SSD1306_HEIGHT) {
 8006ff4:	883b      	ldrh	r3, [r7, #0]
 8006ff6:	2b3f      	cmp	r3, #63	; 0x3f
 8006ff8:	d901      	bls.n	8006ffe <Display_DrawLine+0x46>
		y1 = SSD1306_HEIGHT - 1;
 8006ffa:	233f      	movs	r3, #63	; 0x3f
 8006ffc:	803b      	strh	r3, [r7, #0]
	}

	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1);
 8006ffe:	88fa      	ldrh	r2, [r7, #6]
 8007000:	887b      	ldrh	r3, [r7, #2]
 8007002:	429a      	cmp	r2, r3
 8007004:	d205      	bcs.n	8007012 <Display_DrawLine+0x5a>
 8007006:	887a      	ldrh	r2, [r7, #2]
 8007008:	88fb      	ldrh	r3, [r7, #6]
 800700a:	1ad3      	subs	r3, r2, r3
 800700c:	b29b      	uxth	r3, r3
 800700e:	b21b      	sxth	r3, r3
 8007010:	e004      	b.n	800701c <Display_DrawLine+0x64>
 8007012:	88fa      	ldrh	r2, [r7, #6]
 8007014:	887b      	ldrh	r3, [r7, #2]
 8007016:	1ad3      	subs	r3, r2, r3
 8007018:	b29b      	uxth	r3, r3
 800701a:	b21b      	sxth	r3, r3
 800701c:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1);
 800701e:	88ba      	ldrh	r2, [r7, #4]
 8007020:	883b      	ldrh	r3, [r7, #0]
 8007022:	429a      	cmp	r2, r3
 8007024:	d205      	bcs.n	8007032 <Display_DrawLine+0x7a>
 8007026:	883a      	ldrh	r2, [r7, #0]
 8007028:	88bb      	ldrh	r3, [r7, #4]
 800702a:	1ad3      	subs	r3, r2, r3
 800702c:	b29b      	uxth	r3, r3
 800702e:	b21b      	sxth	r3, r3
 8007030:	e004      	b.n	800703c <Display_DrawLine+0x84>
 8007032:	88ba      	ldrh	r2, [r7, #4]
 8007034:	883b      	ldrh	r3, [r7, #0]
 8007036:	1ad3      	subs	r3, r2, r3
 8007038:	b29b      	uxth	r3, r3
 800703a:	b21b      	sxth	r3, r3
 800703c:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1;
 800703e:	88fa      	ldrh	r2, [r7, #6]
 8007040:	887b      	ldrh	r3, [r7, #2]
 8007042:	429a      	cmp	r2, r3
 8007044:	d201      	bcs.n	800704a <Display_DrawLine+0x92>
 8007046:	2301      	movs	r3, #1
 8007048:	e001      	b.n	800704e <Display_DrawLine+0x96>
 800704a:	f04f 33ff 	mov.w	r3, #4294967295
 800704e:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1;
 8007050:	88ba      	ldrh	r2, [r7, #4]
 8007052:	883b      	ldrh	r3, [r7, #0]
 8007054:	429a      	cmp	r2, r3
 8007056:	d201      	bcs.n	800705c <Display_DrawLine+0xa4>
 8007058:	2301      	movs	r3, #1
 800705a:	e001      	b.n	8007060 <Display_DrawLine+0xa8>
 800705c:	f04f 33ff 	mov.w	r3, #4294967295
 8007060:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2;
 8007062:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8007066:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800706a:	429a      	cmp	r2, r3
 800706c:	dd06      	ble.n	800707c <Display_DrawLine+0xc4>
 800706e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007072:	0fda      	lsrs	r2, r3, #31
 8007074:	4413      	add	r3, r2
 8007076:	105b      	asrs	r3, r3, #1
 8007078:	b21b      	sxth	r3, r3
 800707a:	e006      	b.n	800708a <Display_DrawLine+0xd2>
 800707c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8007080:	425b      	negs	r3, r3
 8007082:	0fda      	lsrs	r2, r3, #31
 8007084:	4413      	add	r3, r2
 8007086:	105b      	asrs	r3, r3, #1
 8007088:	b21b      	sxth	r3, r3
 800708a:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 800708c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d129      	bne.n	80070e8 <Display_DrawLine+0x130>
		if (y1 < y0) {
 8007094:	883a      	ldrh	r2, [r7, #0]
 8007096:	88bb      	ldrh	r3, [r7, #4]
 8007098:	429a      	cmp	r2, r3
 800709a:	d205      	bcs.n	80070a8 <Display_DrawLine+0xf0>
			tmp = y1;
 800709c:	883b      	ldrh	r3, [r7, #0]
 800709e:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80070a0:	88bb      	ldrh	r3, [r7, #4]
 80070a2:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80070a4:	893b      	ldrh	r3, [r7, #8]
 80070a6:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 80070a8:	887a      	ldrh	r2, [r7, #2]
 80070aa:	88fb      	ldrh	r3, [r7, #6]
 80070ac:	429a      	cmp	r2, r3
 80070ae:	d205      	bcs.n	80070bc <Display_DrawLine+0x104>
			tmp = x1;
 80070b0:	887b      	ldrh	r3, [r7, #2]
 80070b2:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80070b4:	88fb      	ldrh	r3, [r7, #6]
 80070b6:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 80070b8:	893b      	ldrh	r3, [r7, #8]
 80070ba:	80fb      	strh	r3, [r7, #6]
		}

		/* Vertical line */
		for (i = y0; i <= y1; i++) {
 80070bc:	88bb      	ldrh	r3, [r7, #4]
 80070be:	82bb      	strh	r3, [r7, #20]
 80070c0:	e00c      	b.n	80070dc <Display_DrawLine+0x124>
			Display_DrawPixel(x0, i, c);
 80070c2:	8ab9      	ldrh	r1, [r7, #20]
 80070c4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80070c8:	88fb      	ldrh	r3, [r7, #6]
 80070ca:	4618      	mov	r0, r3
 80070cc:	f7ff fc86 	bl	80069dc <Display_DrawPixel>
		for (i = y0; i <= y1; i++) {
 80070d0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	3301      	adds	r3, #1
 80070d8:	b29b      	uxth	r3, r3
 80070da:	82bb      	strh	r3, [r7, #20]
 80070dc:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80070e0:	883b      	ldrh	r3, [r7, #0]
 80070e2:	429a      	cmp	r2, r3
 80070e4:	dded      	ble.n	80070c2 <Display_DrawLine+0x10a>
		}

		/* Return from function */
		return;
 80070e6:	e05f      	b.n	80071a8 <Display_DrawLine+0x1f0>
	}

	if (dy == 0) {
 80070e8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d129      	bne.n	8007144 <Display_DrawLine+0x18c>
		if (y1 < y0) {
 80070f0:	883a      	ldrh	r2, [r7, #0]
 80070f2:	88bb      	ldrh	r3, [r7, #4]
 80070f4:	429a      	cmp	r2, r3
 80070f6:	d205      	bcs.n	8007104 <Display_DrawLine+0x14c>
			tmp = y1;
 80070f8:	883b      	ldrh	r3, [r7, #0]
 80070fa:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80070fc:	88bb      	ldrh	r3, [r7, #4]
 80070fe:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8007100:	893b      	ldrh	r3, [r7, #8]
 8007102:	80bb      	strh	r3, [r7, #4]
		}

		if (x1 < x0) {
 8007104:	887a      	ldrh	r2, [r7, #2]
 8007106:	88fb      	ldrh	r3, [r7, #6]
 8007108:	429a      	cmp	r2, r3
 800710a:	d205      	bcs.n	8007118 <Display_DrawLine+0x160>
			tmp = x1;
 800710c:	887b      	ldrh	r3, [r7, #2]
 800710e:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8007110:	88fb      	ldrh	r3, [r7, #6]
 8007112:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8007114:	893b      	ldrh	r3, [r7, #8]
 8007116:	80fb      	strh	r3, [r7, #6]
		}

		/* Horizontal line */
		for (i = x0; i <= x1; i++) {
 8007118:	88fb      	ldrh	r3, [r7, #6]
 800711a:	82bb      	strh	r3, [r7, #20]
 800711c:	e00c      	b.n	8007138 <Display_DrawLine+0x180>
			Display_DrawPixel(i, y0, c);
 800711e:	8abb      	ldrh	r3, [r7, #20]
 8007120:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007124:	88b9      	ldrh	r1, [r7, #4]
 8007126:	4618      	mov	r0, r3
 8007128:	f7ff fc58 	bl	80069dc <Display_DrawPixel>
		for (i = x0; i <= x1; i++) {
 800712c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8007130:	b29b      	uxth	r3, r3
 8007132:	3301      	adds	r3, #1
 8007134:	b29b      	uxth	r3, r3
 8007136:	82bb      	strh	r3, [r7, #20]
 8007138:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800713c:	887b      	ldrh	r3, [r7, #2]
 800713e:	429a      	cmp	r2, r3
 8007140:	dded      	ble.n	800711e <Display_DrawLine+0x166>
		}

		/* Return from function */
		return;
 8007142:	e031      	b.n	80071a8 <Display_DrawLine+0x1f0>
	}

	while (1) {
		Display_DrawPixel(x0, y0, c);
 8007144:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8007148:	88b9      	ldrh	r1, [r7, #4]
 800714a:	88fb      	ldrh	r3, [r7, #6]
 800714c:	4618      	mov	r0, r3
 800714e:	f7ff fc45 	bl	80069dc <Display_DrawPixel>
		if (x0 == x1 && y0 == y1) {
 8007152:	88fa      	ldrh	r2, [r7, #6]
 8007154:	887b      	ldrh	r3, [r7, #2]
 8007156:	429a      	cmp	r2, r3
 8007158:	d103      	bne.n	8007162 <Display_DrawLine+0x1aa>
 800715a:	88ba      	ldrh	r2, [r7, #4]
 800715c:	883b      	ldrh	r3, [r7, #0]
 800715e:	429a      	cmp	r2, r3
 8007160:	d021      	beq.n	80071a6 <Display_DrawLine+0x1ee>
			break;
		}
		e2 = err;
 8007162:	8afb      	ldrh	r3, [r7, #22]
 8007164:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8007166:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800716a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800716e:	425b      	negs	r3, r3
 8007170:	429a      	cmp	r2, r3
 8007172:	dd08      	ble.n	8007186 <Display_DrawLine+0x1ce>
			err -= dy;
 8007174:	8afa      	ldrh	r2, [r7, #22]
 8007176:	8a3b      	ldrh	r3, [r7, #16]
 8007178:	1ad3      	subs	r3, r2, r3
 800717a:	b29b      	uxth	r3, r3
 800717c:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 800717e:	89fa      	ldrh	r2, [r7, #14]
 8007180:	88fb      	ldrh	r3, [r7, #6]
 8007182:	4413      	add	r3, r2
 8007184:	80fb      	strh	r3, [r7, #6]
		}
		if (e2 < dy) {
 8007186:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800718a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800718e:	429a      	cmp	r2, r3
 8007190:	dad8      	bge.n	8007144 <Display_DrawLine+0x18c>
			err += dx;
 8007192:	8afa      	ldrh	r2, [r7, #22]
 8007194:	8a7b      	ldrh	r3, [r7, #18]
 8007196:	4413      	add	r3, r2
 8007198:	b29b      	uxth	r3, r3
 800719a:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 800719c:	89ba      	ldrh	r2, [r7, #12]
 800719e:	88bb      	ldrh	r3, [r7, #4]
 80071a0:	4413      	add	r3, r2
 80071a2:	80bb      	strh	r3, [r7, #4]
		Display_DrawPixel(x0, y0, c);
 80071a4:	e7ce      	b.n	8007144 <Display_DrawLine+0x18c>
			break;
 80071a6:	bf00      	nop
		}
	}
}
 80071a8:	371c      	adds	r7, #28
 80071aa:	46bd      	mov	sp, r7
 80071ac:	bd90      	pop	{r4, r7, pc}

080071ae <Display_DrawRectangle>:

void Display_DrawRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 80071ae:	b590      	push	{r4, r7, lr}
 80071b0:	b085      	sub	sp, #20
 80071b2:	af02      	add	r7, sp, #8
 80071b4:	4604      	mov	r4, r0
 80071b6:	4608      	mov	r0, r1
 80071b8:	4611      	mov	r1, r2
 80071ba:	461a      	mov	r2, r3
 80071bc:	4623      	mov	r3, r4
 80071be:	80fb      	strh	r3, [r7, #6]
 80071c0:	4603      	mov	r3, r0
 80071c2:	80bb      	strh	r3, [r7, #4]
 80071c4:	460b      	mov	r3, r1
 80071c6:	807b      	strh	r3, [r7, #2]
 80071c8:	4613      	mov	r3, r2
 80071ca:	803b      	strh	r3, [r7, #0]
	/* Check input parameters */
	if (
 80071cc:	88fb      	ldrh	r3, [r7, #6]
 80071ce:	2b7f      	cmp	r3, #127	; 0x7f
 80071d0:	d853      	bhi.n	800727a <Display_DrawRectangle+0xcc>
			x >= SSD1306_WIDTH ||
 80071d2:	88bb      	ldrh	r3, [r7, #4]
 80071d4:	2b3f      	cmp	r3, #63	; 0x3f
 80071d6:	d850      	bhi.n	800727a <Display_DrawRectangle+0xcc>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80071d8:	88fa      	ldrh	r2, [r7, #6]
 80071da:	887b      	ldrh	r3, [r7, #2]
 80071dc:	4413      	add	r3, r2
 80071de:	2b7f      	cmp	r3, #127	; 0x7f
 80071e0:	dd03      	ble.n	80071ea <Display_DrawRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80071e2:	88fb      	ldrh	r3, [r7, #6]
 80071e4:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80071e8:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80071ea:	88ba      	ldrh	r2, [r7, #4]
 80071ec:	883b      	ldrh	r3, [r7, #0]
 80071ee:	4413      	add	r3, r2
 80071f0:	2b3f      	cmp	r3, #63	; 0x3f
 80071f2:	dd03      	ble.n	80071fc <Display_DrawRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80071f4:	88bb      	ldrh	r3, [r7, #4]
 80071f6:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80071fa:	803b      	strh	r3, [r7, #0]
	}

	/* Draw 4 lines */
	Display_DrawLine(x, y, x + w, y, c);         /* Top line */
 80071fc:	88fa      	ldrh	r2, [r7, #6]
 80071fe:	887b      	ldrh	r3, [r7, #2]
 8007200:	4413      	add	r3, r2
 8007202:	b29a      	uxth	r2, r3
 8007204:	88bc      	ldrh	r4, [r7, #4]
 8007206:	88b9      	ldrh	r1, [r7, #4]
 8007208:	88f8      	ldrh	r0, [r7, #6]
 800720a:	7e3b      	ldrb	r3, [r7, #24]
 800720c:	9300      	str	r3, [sp, #0]
 800720e:	4623      	mov	r3, r4
 8007210:	f7ff fed2 	bl	8006fb8 <Display_DrawLine>
	Display_DrawLine(x, y + h, x + w, y + h, c); /* Bottom line */
 8007214:	88ba      	ldrh	r2, [r7, #4]
 8007216:	883b      	ldrh	r3, [r7, #0]
 8007218:	4413      	add	r3, r2
 800721a:	b299      	uxth	r1, r3
 800721c:	88fa      	ldrh	r2, [r7, #6]
 800721e:	887b      	ldrh	r3, [r7, #2]
 8007220:	4413      	add	r3, r2
 8007222:	b29c      	uxth	r4, r3
 8007224:	88ba      	ldrh	r2, [r7, #4]
 8007226:	883b      	ldrh	r3, [r7, #0]
 8007228:	4413      	add	r3, r2
 800722a:	b29a      	uxth	r2, r3
 800722c:	88f8      	ldrh	r0, [r7, #6]
 800722e:	7e3b      	ldrb	r3, [r7, #24]
 8007230:	9300      	str	r3, [sp, #0]
 8007232:	4613      	mov	r3, r2
 8007234:	4622      	mov	r2, r4
 8007236:	f7ff febf 	bl	8006fb8 <Display_DrawLine>
	Display_DrawLine(x, y, x, y + h, c);         /* Left line */
 800723a:	88ba      	ldrh	r2, [r7, #4]
 800723c:	883b      	ldrh	r3, [r7, #0]
 800723e:	4413      	add	r3, r2
 8007240:	b29c      	uxth	r4, r3
 8007242:	88fa      	ldrh	r2, [r7, #6]
 8007244:	88b9      	ldrh	r1, [r7, #4]
 8007246:	88f8      	ldrh	r0, [r7, #6]
 8007248:	7e3b      	ldrb	r3, [r7, #24]
 800724a:	9300      	str	r3, [sp, #0]
 800724c:	4623      	mov	r3, r4
 800724e:	f7ff feb3 	bl	8006fb8 <Display_DrawLine>
	Display_DrawLine(x + w, y, x + w, y + h, c); /* Right line */
 8007252:	88fa      	ldrh	r2, [r7, #6]
 8007254:	887b      	ldrh	r3, [r7, #2]
 8007256:	4413      	add	r3, r2
 8007258:	b298      	uxth	r0, r3
 800725a:	88fa      	ldrh	r2, [r7, #6]
 800725c:	887b      	ldrh	r3, [r7, #2]
 800725e:	4413      	add	r3, r2
 8007260:	b29c      	uxth	r4, r3
 8007262:	88ba      	ldrh	r2, [r7, #4]
 8007264:	883b      	ldrh	r3, [r7, #0]
 8007266:	4413      	add	r3, r2
 8007268:	b29a      	uxth	r2, r3
 800726a:	88b9      	ldrh	r1, [r7, #4]
 800726c:	7e3b      	ldrb	r3, [r7, #24]
 800726e:	9300      	str	r3, [sp, #0]
 8007270:	4613      	mov	r3, r2
 8007272:	4622      	mov	r2, r4
 8007274:	f7ff fea0 	bl	8006fb8 <Display_DrawLine>
 8007278:	e000      	b.n	800727c <Display_DrawRectangle+0xce>
		return;
 800727a:	bf00      	nop
}
 800727c:	370c      	adds	r7, #12
 800727e:	46bd      	mov	sp, r7
 8007280:	bd90      	pop	{r4, r7, pc}

08007282 <Display_DrawFilledRectangle>:

void Display_DrawFilledRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, SSD1306_COLOR_t c) {
 8007282:	b590      	push	{r4, r7, lr}
 8007284:	b087      	sub	sp, #28
 8007286:	af02      	add	r7, sp, #8
 8007288:	4604      	mov	r4, r0
 800728a:	4608      	mov	r0, r1
 800728c:	4611      	mov	r1, r2
 800728e:	461a      	mov	r2, r3
 8007290:	4623      	mov	r3, r4
 8007292:	80fb      	strh	r3, [r7, #6]
 8007294:	4603      	mov	r3, r0
 8007296:	80bb      	strh	r3, [r7, #4]
 8007298:	460b      	mov	r3, r1
 800729a:	807b      	strh	r3, [r7, #2]
 800729c:	4613      	mov	r3, r2
 800729e:	803b      	strh	r3, [r7, #0]
	uint8_t i;

	/* Check input parameters */
	if (
 80072a0:	88fb      	ldrh	r3, [r7, #6]
 80072a2:	2b7f      	cmp	r3, #127	; 0x7f
 80072a4:	d836      	bhi.n	8007314 <Display_DrawFilledRectangle+0x92>
			x >= SSD1306_WIDTH ||
 80072a6:	88bb      	ldrh	r3, [r7, #4]
 80072a8:	2b3f      	cmp	r3, #63	; 0x3f
 80072aa:	d833      	bhi.n	8007314 <Display_DrawFilledRectangle+0x92>
		/* Return error */
		return;
	}

	/* Check width and height */
	if ((x + w) >= SSD1306_WIDTH) {
 80072ac:	88fa      	ldrh	r2, [r7, #6]
 80072ae:	887b      	ldrh	r3, [r7, #2]
 80072b0:	4413      	add	r3, r2
 80072b2:	2b7f      	cmp	r3, #127	; 0x7f
 80072b4:	dd03      	ble.n	80072be <Display_DrawFilledRectangle+0x3c>
		w = SSD1306_WIDTH - x;
 80072b6:	88fb      	ldrh	r3, [r7, #6]
 80072b8:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80072bc:	807b      	strh	r3, [r7, #2]
	}
	if ((y + h) >= SSD1306_HEIGHT) {
 80072be:	88ba      	ldrh	r2, [r7, #4]
 80072c0:	883b      	ldrh	r3, [r7, #0]
 80072c2:	4413      	add	r3, r2
 80072c4:	2b3f      	cmp	r3, #63	; 0x3f
 80072c6:	dd03      	ble.n	80072d0 <Display_DrawFilledRectangle+0x4e>
		h = SSD1306_HEIGHT - y;
 80072c8:	88bb      	ldrh	r3, [r7, #4]
 80072ca:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80072ce:	803b      	strh	r3, [r7, #0]
	}

	/* Draw lines */
	for (i = 0; i <= h; i++) {
 80072d0:	2300      	movs	r3, #0
 80072d2:	73fb      	strb	r3, [r7, #15]
 80072d4:	e018      	b.n	8007308 <Display_DrawFilledRectangle+0x86>
		/* Draw lines */
		Display_DrawLine(x, y + i, x + w, y + i, c);
 80072d6:	7bfb      	ldrb	r3, [r7, #15]
 80072d8:	b29a      	uxth	r2, r3
 80072da:	88bb      	ldrh	r3, [r7, #4]
 80072dc:	4413      	add	r3, r2
 80072de:	b299      	uxth	r1, r3
 80072e0:	88fa      	ldrh	r2, [r7, #6]
 80072e2:	887b      	ldrh	r3, [r7, #2]
 80072e4:	4413      	add	r3, r2
 80072e6:	b29c      	uxth	r4, r3
 80072e8:	7bfb      	ldrb	r3, [r7, #15]
 80072ea:	b29a      	uxth	r2, r3
 80072ec:	88bb      	ldrh	r3, [r7, #4]
 80072ee:	4413      	add	r3, r2
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	88f8      	ldrh	r0, [r7, #6]
 80072f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80072f8:	9300      	str	r3, [sp, #0]
 80072fa:	4613      	mov	r3, r2
 80072fc:	4622      	mov	r2, r4
 80072fe:	f7ff fe5b 	bl	8006fb8 <Display_DrawLine>
	for (i = 0; i <= h; i++) {
 8007302:	7bfb      	ldrb	r3, [r7, #15]
 8007304:	3301      	adds	r3, #1
 8007306:	73fb      	strb	r3, [r7, #15]
 8007308:	7bfb      	ldrb	r3, [r7, #15]
 800730a:	b29b      	uxth	r3, r3
 800730c:	883a      	ldrh	r2, [r7, #0]
 800730e:	429a      	cmp	r2, r3
 8007310:	d2e1      	bcs.n	80072d6 <Display_DrawFilledRectangle+0x54>
 8007312:	e000      	b.n	8007316 <Display_DrawFilledRectangle+0x94>
		return;
 8007314:	bf00      	nop
	}
}
 8007316:	3714      	adds	r7, #20
 8007318:	46bd      	mov	sp, r7
 800731a:	bd90      	pop	{r4, r7, pc}

0800731c <Display_Clear>:
}



void Display_Clear(void)
{
 800731c:	b580      	push	{r7, lr}
 800731e:	af00      	add	r7, sp, #0
	Display_Fill (0);
 8007320:	2000      	movs	r0, #0
 8007322:	f7ff fb43 	bl	80069ac <Display_Fill>
	Display_UpdateScreen();
 8007326:	f7ff fb13 	bl	8006950 <Display_UpdateScreen>
}
 800732a:	bf00      	nop
 800732c:	bd80      	pop	{r7, pc}
	...

08007330 <SSD1306_I2C_Init>:
	SSD1306_WRITECOMMAND(0x10);
	SSD1306_WRITECOMMAND(0xAE);
}

/* ------- I2C ------- */
void SSD1306_I2C_Init() {
 8007330:	b480      	push	{r7}
 8007332:	b083      	sub	sp, #12
 8007334:	af00      	add	r7, sp, #0
	uint32_t p = 250000;
 8007336:	4b07      	ldr	r3, [pc, #28]	; (8007354 <SSD1306_I2C_Init+0x24>)
 8007338:	607b      	str	r3, [r7, #4]
	while(p>0)
 800733a:	e002      	b.n	8007342 <SSD1306_I2C_Init+0x12>
		p--;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	3b01      	subs	r3, #1
 8007340:	607b      	str	r3, [r7, #4]
	while(p>0)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2b00      	cmp	r3, #0
 8007346:	d1f9      	bne.n	800733c <SSD1306_I2C_Init+0xc>
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007352:	4770      	bx	lr
 8007354:	0003d090 	.word	0x0003d090

08007358 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8007358:	b590      	push	{r4, r7, lr}
 800735a:	b0c7      	sub	sp, #284	; 0x11c
 800735c:	af02      	add	r7, sp, #8
 800735e:	4604      	mov	r4, r0
 8007360:	4608      	mov	r0, r1
 8007362:	4639      	mov	r1, r7
 8007364:	600a      	str	r2, [r1, #0]
 8007366:	4619      	mov	r1, r3
 8007368:	1dfb      	adds	r3, r7, #7
 800736a:	4622      	mov	r2, r4
 800736c:	701a      	strb	r2, [r3, #0]
 800736e:	1dbb      	adds	r3, r7, #6
 8007370:	4602      	mov	r2, r0
 8007372:	701a      	strb	r2, [r3, #0]
 8007374:	1d3b      	adds	r3, r7, #4
 8007376:	460a      	mov	r2, r1
 8007378:	801a      	strh	r2, [r3, #0]
	uint8_t dt[256];
	dt[0] = reg;
 800737a:	f107 030c 	add.w	r3, r7, #12
 800737e:	1dba      	adds	r2, r7, #6
 8007380:	7812      	ldrb	r2, [r2, #0]
 8007382:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	for(i = 0; i < count; i++)
 8007384:	2300      	movs	r3, #0
 8007386:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800738a:	e010      	b.n	80073ae <ssd1306_I2C_WriteMulti+0x56>
		dt[i+1] = data[i];
 800738c:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8007390:	463a      	mov	r2, r7
 8007392:	6812      	ldr	r2, [r2, #0]
 8007394:	441a      	add	r2, r3
 8007396:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800739a:	3301      	adds	r3, #1
 800739c:	7811      	ldrb	r1, [r2, #0]
 800739e:	f107 020c 	add.w	r2, r7, #12
 80073a2:	54d1      	strb	r1, [r2, r3]
	for(i = 0; i < count; i++)
 80073a4:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80073a8:	3301      	adds	r3, #1
 80073aa:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80073ae:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	1d3a      	adds	r2, r7, #4
 80073b6:	8812      	ldrh	r2, [r2, #0]
 80073b8:	429a      	cmp	r2, r3
 80073ba:	d8e7      	bhi.n	800738c <ssd1306_I2C_WriteMulti+0x34>
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 80073bc:	1dfb      	adds	r3, r7, #7
 80073be:	781b      	ldrb	r3, [r3, #0]
 80073c0:	b299      	uxth	r1, r3
 80073c2:	1d3b      	adds	r3, r7, #4
 80073c4:	881b      	ldrh	r3, [r3, #0]
 80073c6:	3301      	adds	r3, #1
 80073c8:	b298      	uxth	r0, r3
 80073ca:	f107 020c 	add.w	r2, r7, #12
 80073ce:	230a      	movs	r3, #10
 80073d0:	9300      	str	r3, [sp, #0]
 80073d2:	4603      	mov	r3, r0
 80073d4:	4803      	ldr	r0, [pc, #12]	; (80073e4 <ssd1306_I2C_WriteMulti+0x8c>)
 80073d6:	f001 fd0d 	bl	8008df4 <HAL_I2C_Master_Transmit>
}
 80073da:	bf00      	nop
 80073dc:	f507 778a 	add.w	r7, r7, #276	; 0x114
 80073e0:	46bd      	mov	sp, r7
 80073e2:	bd90      	pop	{r4, r7, pc}
 80073e4:	200006f0 	.word	0x200006f0

080073e8 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 80073e8:	b580      	push	{r7, lr}
 80073ea:	b086      	sub	sp, #24
 80073ec:	af02      	add	r7, sp, #8
 80073ee:	4603      	mov	r3, r0
 80073f0:	71fb      	strb	r3, [r7, #7]
 80073f2:	460b      	mov	r3, r1
 80073f4:	71bb      	strb	r3, [r7, #6]
 80073f6:	4613      	mov	r3, r2
 80073f8:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 80073fa:	79bb      	ldrb	r3, [r7, #6]
 80073fc:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 80073fe:	797b      	ldrb	r3, [r7, #5]
 8007400:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 8007402:	79fb      	ldrb	r3, [r7, #7]
 8007404:	b299      	uxth	r1, r3
 8007406:	f107 020c 	add.w	r2, r7, #12
 800740a:	230a      	movs	r3, #10
 800740c:	9300      	str	r3, [sp, #0]
 800740e:	2302      	movs	r3, #2
 8007410:	4803      	ldr	r0, [pc, #12]	; (8007420 <ssd1306_I2C_Write+0x38>)
 8007412:	f001 fcef 	bl	8008df4 <HAL_I2C_Master_Transmit>
}
 8007416:	bf00      	nop
 8007418:	3710      	adds	r7, #16
 800741a:	46bd      	mov	sp, r7
 800741c:	bd80      	pop	{r7, pc}
 800741e:	bf00      	nop
 8007420:	200006f0 	.word	0x200006f0

08007424 <switchEncoder>:
		dir = 2;
	}
	return dir;
}

_Bool switchEncoder(void){
 8007424:	b580      	push	{r7, lr}
 8007426:	b082      	sub	sp, #8
 8007428:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 800742a:	2300      	movs	r3, #0
 800742c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_SW_GPIO_Port, ENC_SW_Pin)){
 800742e:	2108      	movs	r1, #8
 8007430:	4810      	ldr	r0, [pc, #64]	; (8007474 <switchEncoder+0x50>)
 8007432:	f001 fb85 	bl	8008b40 <HAL_GPIO_ReadPin>
 8007436:	4603      	mov	r3, r0
 8007438:	2b00      	cmp	r3, #0
 800743a:	d106      	bne.n	800744a <switchEncoder+0x26>
		debounce = debounce << 1;
 800743c:	4b0e      	ldr	r3, [pc, #56]	; (8007478 <switchEncoder+0x54>)
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	005b      	lsls	r3, r3, #1
 8007442:	b2da      	uxtb	r2, r3
 8007444:	4b0c      	ldr	r3, [pc, #48]	; (8007478 <switchEncoder+0x54>)
 8007446:	701a      	strb	r2, [r3, #0]
 8007448:	e009      	b.n	800745e <switchEncoder+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800744a:	4b0b      	ldr	r3, [pc, #44]	; (8007478 <switchEncoder+0x54>)
 800744c:	781b      	ldrb	r3, [r3, #0]
 800744e:	005b      	lsls	r3, r3, #1
 8007450:	b25b      	sxtb	r3, r3
 8007452:	f043 0301 	orr.w	r3, r3, #1
 8007456:	b25b      	sxtb	r3, r3
 8007458:	b2da      	uxtb	r2, r3
 800745a:	4b07      	ldr	r3, [pc, #28]	; (8007478 <switchEncoder+0x54>)
 800745c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce==0x03){
 800745e:	4b06      	ldr	r3, [pc, #24]	; (8007478 <switchEncoder+0x54>)
 8007460:	781b      	ldrb	r3, [r3, #0]
 8007462:	2b03      	cmp	r3, #3
 8007464:	d101      	bne.n	800746a <switchEncoder+0x46>
		detect = 1;
 8007466:	2301      	movs	r3, #1
 8007468:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 800746a:	79fb      	ldrb	r3, [r7, #7]
}
 800746c:	4618      	mov	r0, r3
 800746e:	3708      	adds	r7, #8
 8007470:	46bd      	mov	sp, r7
 8007472:	bd80      	pop	{r7, pc}
 8007474:	40020400 	.word	0x40020400
 8007478:	20000014 	.word	0x20000014

0800747c <encoderCW>:

_Bool encoderCW(void){
 800747c:	b580      	push	{r7, lr}
 800747e:	b082      	sub	sp, #8
 8007480:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8007482:	2300      	movs	r3, #0
 8007484:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 8007486:	2110      	movs	r1, #16
 8007488:	4814      	ldr	r0, [pc, #80]	; (80074dc <encoderCW+0x60>)
 800748a:	f001 fb59 	bl	8008b40 <HAL_GPIO_ReadPin>
 800748e:	4603      	mov	r3, r0
 8007490:	2b00      	cmp	r3, #0
 8007492:	d106      	bne.n	80074a2 <encoderCW+0x26>
		debounce = debounce << 1;
 8007494:	4b12      	ldr	r3, [pc, #72]	; (80074e0 <encoderCW+0x64>)
 8007496:	781b      	ldrb	r3, [r3, #0]
 8007498:	005b      	lsls	r3, r3, #1
 800749a:	b2da      	uxtb	r2, r3
 800749c:	4b10      	ldr	r3, [pc, #64]	; (80074e0 <encoderCW+0x64>)
 800749e:	701a      	strb	r2, [r3, #0]
 80074a0:	e009      	b.n	80074b6 <encoderCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 80074a2:	4b0f      	ldr	r3, [pc, #60]	; (80074e0 <encoderCW+0x64>)
 80074a4:	781b      	ldrb	r3, [r3, #0]
 80074a6:	005b      	lsls	r3, r3, #1
 80074a8:	b25b      	sxtb	r3, r3
 80074aa:	f043 0301 	orr.w	r3, r3, #1
 80074ae:	b25b      	sxtb	r3, r3
 80074b0:	b2da      	uxtb	r2, r3
 80074b2:	4b0b      	ldr	r3, [pc, #44]	; (80074e0 <encoderCW+0x64>)
 80074b4:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && !HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 80074b6:	4b0a      	ldr	r3, [pc, #40]	; (80074e0 <encoderCW+0x64>)
 80074b8:	781b      	ldrb	r3, [r3, #0]
 80074ba:	2b03      	cmp	r3, #3
 80074bc:	d108      	bne.n	80074d0 <encoderCW+0x54>
 80074be:	2120      	movs	r1, #32
 80074c0:	4806      	ldr	r0, [pc, #24]	; (80074dc <encoderCW+0x60>)
 80074c2:	f001 fb3d 	bl	8008b40 <HAL_GPIO_ReadPin>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d101      	bne.n	80074d0 <encoderCW+0x54>
		detect = 1;
 80074cc:	2301      	movs	r3, #1
 80074ce:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80074d0:	79fb      	ldrb	r3, [r7, #7]
}
 80074d2:	4618      	mov	r0, r3
 80074d4:	3708      	adds	r7, #8
 80074d6:	46bd      	mov	sp, r7
 80074d8:	bd80      	pop	{r7, pc}
 80074da:	bf00      	nop
 80074dc:	40020400 	.word	0x40020400
 80074e0:	20000015 	.word	0x20000015

080074e4 <encoderCCW>:

_Bool encoderCCW(void){
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b082      	sub	sp, #8
 80074e8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 80074ea:	2300      	movs	r3, #0
 80074ec:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(ENC_CLK_GPIO_Port, ENC_CLK_Pin)){
 80074ee:	2110      	movs	r1, #16
 80074f0:	4814      	ldr	r0, [pc, #80]	; (8007544 <encoderCCW+0x60>)
 80074f2:	f001 fb25 	bl	8008b40 <HAL_GPIO_ReadPin>
 80074f6:	4603      	mov	r3, r0
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d106      	bne.n	800750a <encoderCCW+0x26>
		debounce = debounce << 1;
 80074fc:	4b12      	ldr	r3, [pc, #72]	; (8007548 <encoderCCW+0x64>)
 80074fe:	781b      	ldrb	r3, [r3, #0]
 8007500:	005b      	lsls	r3, r3, #1
 8007502:	b2da      	uxtb	r2, r3
 8007504:	4b10      	ldr	r3, [pc, #64]	; (8007548 <encoderCCW+0x64>)
 8007506:	701a      	strb	r2, [r3, #0]
 8007508:	e009      	b.n	800751e <encoderCCW+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 800750a:	4b0f      	ldr	r3, [pc, #60]	; (8007548 <encoderCCW+0x64>)
 800750c:	781b      	ldrb	r3, [r3, #0]
 800750e:	005b      	lsls	r3, r3, #1
 8007510:	b25b      	sxtb	r3, r3
 8007512:	f043 0301 	orr.w	r3, r3, #1
 8007516:	b25b      	sxtb	r3, r3
 8007518:	b2da      	uxtb	r2, r3
 800751a:	4b0b      	ldr	r3, [pc, #44]	; (8007548 <encoderCCW+0x64>)
 800751c:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03 && HAL_GPIO_ReadPin(ENC_DT_GPIO_Port, ENC_DT_Pin)){
 800751e:	4b0a      	ldr	r3, [pc, #40]	; (8007548 <encoderCCW+0x64>)
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	2b03      	cmp	r3, #3
 8007524:	d108      	bne.n	8007538 <encoderCCW+0x54>
 8007526:	2120      	movs	r1, #32
 8007528:	4806      	ldr	r0, [pc, #24]	; (8007544 <encoderCCW+0x60>)
 800752a:	f001 fb09 	bl	8008b40 <HAL_GPIO_ReadPin>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <encoderCCW+0x54>
		detect = 1;
 8007534:	2301      	movs	r3, #1
 8007536:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007538:	79fb      	ldrb	r3, [r7, #7]
}
 800753a:	4618      	mov	r0, r3
 800753c:	3708      	adds	r7, #8
 800753e:	46bd      	mov	sp, r7
 8007540:	bd80      	pop	{r7, pc}
 8007542:	bf00      	nop
 8007544:	40020400 	.word	0x40020400
 8007548:	20000016 	.word	0x20000016

0800754c <switchDown>:
//		detect = 1;
//	}
//	return detect;
//}

_Bool switchDown(void){
 800754c:	b580      	push	{r7, lr}
 800754e:	b082      	sub	sp, #8
 8007550:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8007552:	2300      	movs	r3, #0
 8007554:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_DOWN_GPIO_Port, SW_DOWN_Pin)){
 8007556:	2108      	movs	r1, #8
 8007558:	4810      	ldr	r0, [pc, #64]	; (800759c <switchDown+0x50>)
 800755a:	f001 faf1 	bl	8008b40 <HAL_GPIO_ReadPin>
 800755e:	4603      	mov	r3, r0
 8007560:	2b00      	cmp	r3, #0
 8007562:	d106      	bne.n	8007572 <switchDown+0x26>
		debounce = debounce << 1;
 8007564:	4b0e      	ldr	r3, [pc, #56]	; (80075a0 <switchDown+0x54>)
 8007566:	781b      	ldrb	r3, [r3, #0]
 8007568:	005b      	lsls	r3, r3, #1
 800756a:	b2da      	uxtb	r2, r3
 800756c:	4b0c      	ldr	r3, [pc, #48]	; (80075a0 <switchDown+0x54>)
 800756e:	701a      	strb	r2, [r3, #0]
 8007570:	e009      	b.n	8007586 <switchDown+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8007572:	4b0b      	ldr	r3, [pc, #44]	; (80075a0 <switchDown+0x54>)
 8007574:	781b      	ldrb	r3, [r3, #0]
 8007576:	005b      	lsls	r3, r3, #1
 8007578:	b25b      	sxtb	r3, r3
 800757a:	f043 0301 	orr.w	r3, r3, #1
 800757e:	b25b      	sxtb	r3, r3
 8007580:	b2da      	uxtb	r2, r3
 8007582:	4b07      	ldr	r3, [pc, #28]	; (80075a0 <switchDown+0x54>)
 8007584:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8007586:	4b06      	ldr	r3, [pc, #24]	; (80075a0 <switchDown+0x54>)
 8007588:	781b      	ldrb	r3, [r3, #0]
 800758a:	2b03      	cmp	r3, #3
 800758c:	d101      	bne.n	8007592 <switchDown+0x46>
		detect = 1;
 800758e:	2301      	movs	r3, #1
 8007590:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007592:	79fb      	ldrb	r3, [r7, #7]
}
 8007594:	4618      	mov	r0, r3
 8007596:	3708      	adds	r7, #8
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	40020c00 	.word	0x40020c00
 80075a0:	20000017 	.word	0x20000017

080075a4 <switchLeft>:

_Bool switchLeft(void){
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 80075aa:	2300      	movs	r3, #0
 80075ac:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_LEFT_GPIO_Port, SW_LEFT_Pin)){
 80075ae:	2110      	movs	r1, #16
 80075b0:	4810      	ldr	r0, [pc, #64]	; (80075f4 <switchLeft+0x50>)
 80075b2:	f001 fac5 	bl	8008b40 <HAL_GPIO_ReadPin>
 80075b6:	4603      	mov	r3, r0
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d106      	bne.n	80075ca <switchLeft+0x26>
		debounce = debounce << 1;
 80075bc:	4b0e      	ldr	r3, [pc, #56]	; (80075f8 <switchLeft+0x54>)
 80075be:	781b      	ldrb	r3, [r3, #0]
 80075c0:	005b      	lsls	r3, r3, #1
 80075c2:	b2da      	uxtb	r2, r3
 80075c4:	4b0c      	ldr	r3, [pc, #48]	; (80075f8 <switchLeft+0x54>)
 80075c6:	701a      	strb	r2, [r3, #0]
 80075c8:	e009      	b.n	80075de <switchLeft+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 80075ca:	4b0b      	ldr	r3, [pc, #44]	; (80075f8 <switchLeft+0x54>)
 80075cc:	781b      	ldrb	r3, [r3, #0]
 80075ce:	005b      	lsls	r3, r3, #1
 80075d0:	b25b      	sxtb	r3, r3
 80075d2:	f043 0301 	orr.w	r3, r3, #1
 80075d6:	b25b      	sxtb	r3, r3
 80075d8:	b2da      	uxtb	r2, r3
 80075da:	4b07      	ldr	r3, [pc, #28]	; (80075f8 <switchLeft+0x54>)
 80075dc:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 80075de:	4b06      	ldr	r3, [pc, #24]	; (80075f8 <switchLeft+0x54>)
 80075e0:	781b      	ldrb	r3, [r3, #0]
 80075e2:	2b03      	cmp	r3, #3
 80075e4:	d101      	bne.n	80075ea <switchLeft+0x46>
		detect = 1;
 80075e6:	2301      	movs	r3, #1
 80075e8:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80075ea:	79fb      	ldrb	r3, [r7, #7]
}
 80075ec:	4618      	mov	r0, r3
 80075ee:	3708      	adds	r7, #8
 80075f0:	46bd      	mov	sp, r7
 80075f2:	bd80      	pop	{r7, pc}
 80075f4:	40020c00 	.word	0x40020c00
 80075f8:	20000018 	.word	0x20000018

080075fc <switchRight>:

_Bool switchRight(void){
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b082      	sub	sp, #8
 8007600:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	_Bool detect = 0;
 8007602:	2300      	movs	r3, #0
 8007604:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_RIGHT_GPIO_Port, SW_RIGHT_Pin)){
 8007606:	2120      	movs	r1, #32
 8007608:	4810      	ldr	r0, [pc, #64]	; (800764c <switchRight+0x50>)
 800760a:	f001 fa99 	bl	8008b40 <HAL_GPIO_ReadPin>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d106      	bne.n	8007622 <switchRight+0x26>
		debounce = debounce << 1;
 8007614:	4b0e      	ldr	r3, [pc, #56]	; (8007650 <switchRight+0x54>)
 8007616:	781b      	ldrb	r3, [r3, #0]
 8007618:	005b      	lsls	r3, r3, #1
 800761a:	b2da      	uxtb	r2, r3
 800761c:	4b0c      	ldr	r3, [pc, #48]	; (8007650 <switchRight+0x54>)
 800761e:	701a      	strb	r2, [r3, #0]
 8007620:	e009      	b.n	8007636 <switchRight+0x3a>
	}
	else{
		debounce = (debounce << 1) | 1;
 8007622:	4b0b      	ldr	r3, [pc, #44]	; (8007650 <switchRight+0x54>)
 8007624:	781b      	ldrb	r3, [r3, #0]
 8007626:	005b      	lsls	r3, r3, #1
 8007628:	b25b      	sxtb	r3, r3
 800762a:	f043 0301 	orr.w	r3, r3, #1
 800762e:	b25b      	sxtb	r3, r3
 8007630:	b2da      	uxtb	r2, r3
 8007632:	4b07      	ldr	r3, [pc, #28]	; (8007650 <switchRight+0x54>)
 8007634:	701a      	strb	r2, [r3, #0]
	}
	if(debounce == 0x03){
 8007636:	4b06      	ldr	r3, [pc, #24]	; (8007650 <switchRight+0x54>)
 8007638:	781b      	ldrb	r3, [r3, #0]
 800763a:	2b03      	cmp	r3, #3
 800763c:	d101      	bne.n	8007642 <switchRight+0x46>
		detect = 1;
 800763e:	2301      	movs	r3, #1
 8007640:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 8007642:	79fb      	ldrb	r3, [r7, #7]
}
 8007644:	4618      	mov	r0, r3
 8007646:	3708      	adds	r7, #8
 8007648:	46bd      	mov	sp, r7
 800764a:	bd80      	pop	{r7, pc}
 800764c:	40020c00 	.word	0x40020c00
 8007650:	20000019 	.word	0x20000019

08007654 <switchUp>:
//_Bool pernahNol=0;
//uint32_t press;
_Bool longPress = 0;
_Bool flag = 0;

uint8_t switchUp(void){
 8007654:	b580      	push	{r7, lr}
 8007656:	b082      	sub	sp, #8
 8007658:	af00      	add	r7, sp, #0
	static uint8_t debounce = 0xFF;
	static uint32_t press;
	uint8_t detect = 0;
 800765a:	2300      	movs	r3, #0
 800765c:	71fb      	strb	r3, [r7, #7]
	if(!HAL_GPIO_ReadPin(SW_UP_GPIO_Port, SW_UP_Pin)){
 800765e:	2104      	movs	r1, #4
 8007660:	4826      	ldr	r0, [pc, #152]	; (80076fc <switchUp+0xa8>)
 8007662:	f001 fa6d 	bl	8008b40 <HAL_GPIO_ReadPin>
 8007666:	4603      	mov	r3, r0
 8007668:	2b00      	cmp	r3, #0
 800766a:	d11e      	bne.n	80076aa <switchUp+0x56>
		debounce = debounce << 1;
 800766c:	4b24      	ldr	r3, [pc, #144]	; (8007700 <switchUp+0xac>)
 800766e:	781b      	ldrb	r3, [r3, #0]
 8007670:	005b      	lsls	r3, r3, #1
 8007672:	b2da      	uxtb	r2, r3
 8007674:	4b22      	ldr	r3, [pc, #136]	; (8007700 <switchUp+0xac>)
 8007676:	701a      	strb	r2, [r3, #0]
		detect = 0;
 8007678:	2300      	movs	r3, #0
 800767a:	71fb      	strb	r3, [r7, #7]
		if(!longPress){
 800767c:	4b21      	ldr	r3, [pc, #132]	; (8007704 <switchUp+0xb0>)
 800767e:	781b      	ldrb	r3, [r3, #0]
 8007680:	f083 0301 	eor.w	r3, r3, #1
 8007684:	b2db      	uxtb	r3, r3
 8007686:	2b00      	cmp	r3, #0
 8007688:	d025      	beq.n	80076d6 <switchUp+0x82>
			press++;
 800768a:	4b1f      	ldr	r3, [pc, #124]	; (8007708 <switchUp+0xb4>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	3301      	adds	r3, #1
 8007690:	4a1d      	ldr	r2, [pc, #116]	; (8007708 <switchUp+0xb4>)
 8007692:	6013      	str	r3, [r2, #0]
			if(press > 100000){
 8007694:	4b1c      	ldr	r3, [pc, #112]	; (8007708 <switchUp+0xb4>)
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	4a1c      	ldr	r2, [pc, #112]	; (800770c <switchUp+0xb8>)
 800769a:	4293      	cmp	r3, r2
 800769c:	d91b      	bls.n	80076d6 <switchUp+0x82>
				longPress = 1;
 800769e:	4b19      	ldr	r3, [pc, #100]	; (8007704 <switchUp+0xb0>)
 80076a0:	2201      	movs	r2, #1
 80076a2:	701a      	strb	r2, [r3, #0]
				detect = 2;
 80076a4:	2302      	movs	r3, #2
 80076a6:	71fb      	strb	r3, [r7, #7]
 80076a8:	e015      	b.n	80076d6 <switchUp+0x82>
			}
		}

	}
	else{
		debounce = (debounce << 1) | 1;
 80076aa:	4b15      	ldr	r3, [pc, #84]	; (8007700 <switchUp+0xac>)
 80076ac:	781b      	ldrb	r3, [r3, #0]
 80076ae:	005b      	lsls	r3, r3, #1
 80076b0:	b25b      	sxtb	r3, r3
 80076b2:	f043 0301 	orr.w	r3, r3, #1
 80076b6:	b25b      	sxtb	r3, r3
 80076b8:	b2da      	uxtb	r2, r3
 80076ba:	4b11      	ldr	r3, [pc, #68]	; (8007700 <switchUp+0xac>)
 80076bc:	701a      	strb	r2, [r3, #0]
		if(debounce==0xFF){
 80076be:	4b10      	ldr	r3, [pc, #64]	; (8007700 <switchUp+0xac>)
 80076c0:	781b      	ldrb	r3, [r3, #0]
 80076c2:	2bff      	cmp	r3, #255	; 0xff
 80076c4:	d102      	bne.n	80076cc <switchUp+0x78>
			longPress = 0;
 80076c6:	4b0f      	ldr	r3, [pc, #60]	; (8007704 <switchUp+0xb0>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	701a      	strb	r2, [r3, #0]
		}
		detect = 0;
 80076cc:	2300      	movs	r3, #0
 80076ce:	71fb      	strb	r3, [r7, #7]
		press = 0;
 80076d0:	4b0d      	ldr	r3, [pc, #52]	; (8007708 <switchUp+0xb4>)
 80076d2:	2200      	movs	r2, #0
 80076d4:	601a      	str	r2, [r3, #0]
	}

	if((debounce==0x03) && (!longPress)){
 80076d6:	4b0a      	ldr	r3, [pc, #40]	; (8007700 <switchUp+0xac>)
 80076d8:	781b      	ldrb	r3, [r3, #0]
 80076da:	2b03      	cmp	r3, #3
 80076dc:	d108      	bne.n	80076f0 <switchUp+0x9c>
 80076de:	4b09      	ldr	r3, [pc, #36]	; (8007704 <switchUp+0xb0>)
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	f083 0301 	eor.w	r3, r3, #1
 80076e6:	b2db      	uxtb	r3, r3
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d001      	beq.n	80076f0 <switchUp+0x9c>
		detect = 1;
 80076ec:	2301      	movs	r3, #1
 80076ee:	71fb      	strb	r3, [r7, #7]
	}
	return detect;
 80076f0:	79fb      	ldrb	r3, [r7, #7]
}
 80076f2:	4618      	mov	r0, r3
 80076f4:	3708      	adds	r7, #8
 80076f6:	46bd      	mov	sp, r7
 80076f8:	bd80      	pop	{r7, pc}
 80076fa:	bf00      	nop
 80076fc:	40020c00 	.word	0x40020c00
 8007700:	2000001a 	.word	0x2000001a
 8007704:	2000062e 	.word	0x2000062e
 8007708:	20000630 	.word	0x20000630
 800770c:	000186a0 	.word	0x000186a0

08007710 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007710:	b480      	push	{r7}
 8007712:	b083      	sub	sp, #12
 8007714:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007716:	2300      	movs	r3, #0
 8007718:	607b      	str	r3, [r7, #4]
 800771a:	4b10      	ldr	r3, [pc, #64]	; (800775c <HAL_MspInit+0x4c>)
 800771c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800771e:	4a0f      	ldr	r2, [pc, #60]	; (800775c <HAL_MspInit+0x4c>)
 8007720:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007724:	6453      	str	r3, [r2, #68]	; 0x44
 8007726:	4b0d      	ldr	r3, [pc, #52]	; (800775c <HAL_MspInit+0x4c>)
 8007728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800772a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800772e:	607b      	str	r3, [r7, #4]
 8007730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007732:	2300      	movs	r3, #0
 8007734:	603b      	str	r3, [r7, #0]
 8007736:	4b09      	ldr	r3, [pc, #36]	; (800775c <HAL_MspInit+0x4c>)
 8007738:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800773a:	4a08      	ldr	r2, [pc, #32]	; (800775c <HAL_MspInit+0x4c>)
 800773c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007740:	6413      	str	r3, [r2, #64]	; 0x40
 8007742:	4b06      	ldr	r3, [pc, #24]	; (800775c <HAL_MspInit+0x4c>)
 8007744:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007746:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800774a:	603b      	str	r3, [r7, #0]
 800774c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800774e:	bf00      	nop
 8007750:	370c      	adds	r7, #12
 8007752:	46bd      	mov	sp, r7
 8007754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007758:	4770      	bx	lr
 800775a:	bf00      	nop
 800775c:	40023800 	.word	0x40023800

08007760 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8007760:	b580      	push	{r7, lr}
 8007762:	b08c      	sub	sp, #48	; 0x30
 8007764:	af00      	add	r7, sp, #0
 8007766:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007768:	f107 031c 	add.w	r3, r7, #28
 800776c:	2200      	movs	r2, #0
 800776e:	601a      	str	r2, [r3, #0]
 8007770:	605a      	str	r2, [r3, #4]
 8007772:	609a      	str	r2, [r3, #8]
 8007774:	60da      	str	r2, [r3, #12]
 8007776:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	4a42      	ldr	r2, [pc, #264]	; (8007888 <HAL_I2C_MspInit+0x128>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d12c      	bne.n	80077dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007782:	2300      	movs	r3, #0
 8007784:	61bb      	str	r3, [r7, #24]
 8007786:	4b41      	ldr	r3, [pc, #260]	; (800788c <HAL_I2C_MspInit+0x12c>)
 8007788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800778a:	4a40      	ldr	r2, [pc, #256]	; (800788c <HAL_I2C_MspInit+0x12c>)
 800778c:	f043 0302 	orr.w	r3, r3, #2
 8007790:	6313      	str	r3, [r2, #48]	; 0x30
 8007792:	4b3e      	ldr	r3, [pc, #248]	; (800788c <HAL_I2C_MspInit+0x12c>)
 8007794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	61bb      	str	r3, [r7, #24]
 800779c:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800779e:	23c0      	movs	r3, #192	; 0xc0
 80077a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80077a2:	2312      	movs	r3, #18
 80077a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80077a6:	2301      	movs	r3, #1
 80077a8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80077aa:	2303      	movs	r3, #3
 80077ac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80077ae:	2304      	movs	r3, #4
 80077b0:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80077b2:	f107 031c 	add.w	r3, r7, #28
 80077b6:	4619      	mov	r1, r3
 80077b8:	4835      	ldr	r0, [pc, #212]	; (8007890 <HAL_I2C_MspInit+0x130>)
 80077ba:	f001 f827 	bl	800880c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80077be:	2300      	movs	r3, #0
 80077c0:	617b      	str	r3, [r7, #20]
 80077c2:	4b32      	ldr	r3, [pc, #200]	; (800788c <HAL_I2C_MspInit+0x12c>)
 80077c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077c6:	4a31      	ldr	r2, [pc, #196]	; (800788c <HAL_I2C_MspInit+0x12c>)
 80077c8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80077cc:	6413      	str	r3, [r2, #64]	; 0x40
 80077ce:	4b2f      	ldr	r3, [pc, #188]	; (800788c <HAL_I2C_MspInit+0x12c>)
 80077d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80077d6:	617b      	str	r3, [r7, #20]
 80077d8:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 80077da:	e050      	b.n	800787e <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C3)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	4a2c      	ldr	r2, [pc, #176]	; (8007894 <HAL_I2C_MspInit+0x134>)
 80077e2:	4293      	cmp	r3, r2
 80077e4:	d14b      	bne.n	800787e <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80077e6:	2300      	movs	r3, #0
 80077e8:	613b      	str	r3, [r7, #16]
 80077ea:	4b28      	ldr	r3, [pc, #160]	; (800788c <HAL_I2C_MspInit+0x12c>)
 80077ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ee:	4a27      	ldr	r2, [pc, #156]	; (800788c <HAL_I2C_MspInit+0x12c>)
 80077f0:	f043 0304 	orr.w	r3, r3, #4
 80077f4:	6313      	str	r3, [r2, #48]	; 0x30
 80077f6:	4b25      	ldr	r3, [pc, #148]	; (800788c <HAL_I2C_MspInit+0x12c>)
 80077f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077fa:	f003 0304 	and.w	r3, r3, #4
 80077fe:	613b      	str	r3, [r7, #16]
 8007800:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007802:	2300      	movs	r3, #0
 8007804:	60fb      	str	r3, [r7, #12]
 8007806:	4b21      	ldr	r3, [pc, #132]	; (800788c <HAL_I2C_MspInit+0x12c>)
 8007808:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800780a:	4a20      	ldr	r2, [pc, #128]	; (800788c <HAL_I2C_MspInit+0x12c>)
 800780c:	f043 0301 	orr.w	r3, r3, #1
 8007810:	6313      	str	r3, [r2, #48]	; 0x30
 8007812:	4b1e      	ldr	r3, [pc, #120]	; (800788c <HAL_I2C_MspInit+0x12c>)
 8007814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007816:	f003 0301 	and.w	r3, r3, #1
 800781a:	60fb      	str	r3, [r7, #12]
 800781c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800781e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007822:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007824:	2312      	movs	r3, #18
 8007826:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007828:	2301      	movs	r3, #1
 800782a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800782c:	2303      	movs	r3, #3
 800782e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007830:	2304      	movs	r3, #4
 8007832:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007834:	f107 031c 	add.w	r3, r7, #28
 8007838:	4619      	mov	r1, r3
 800783a:	4817      	ldr	r0, [pc, #92]	; (8007898 <HAL_I2C_MspInit+0x138>)
 800783c:	f000 ffe6 	bl	800880c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8007840:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8007846:	2312      	movs	r3, #18
 8007848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800784a:	2301      	movs	r3, #1
 800784c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800784e:	2303      	movs	r3, #3
 8007850:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8007852:	2304      	movs	r3, #4
 8007854:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007856:	f107 031c 	add.w	r3, r7, #28
 800785a:	4619      	mov	r1, r3
 800785c:	480f      	ldr	r0, [pc, #60]	; (800789c <HAL_I2C_MspInit+0x13c>)
 800785e:	f000 ffd5 	bl	800880c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8007862:	2300      	movs	r3, #0
 8007864:	60bb      	str	r3, [r7, #8]
 8007866:	4b09      	ldr	r3, [pc, #36]	; (800788c <HAL_I2C_MspInit+0x12c>)
 8007868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800786a:	4a08      	ldr	r2, [pc, #32]	; (800788c <HAL_I2C_MspInit+0x12c>)
 800786c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007870:	6413      	str	r3, [r2, #64]	; 0x40
 8007872:	4b06      	ldr	r3, [pc, #24]	; (800788c <HAL_I2C_MspInit+0x12c>)
 8007874:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007876:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800787a:	60bb      	str	r3, [r7, #8]
 800787c:	68bb      	ldr	r3, [r7, #8]
}
 800787e:	bf00      	nop
 8007880:	3730      	adds	r7, #48	; 0x30
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}
 8007886:	bf00      	nop
 8007888:	40005400 	.word	0x40005400
 800788c:	40023800 	.word	0x40023800
 8007890:	40020400 	.word	0x40020400
 8007894:	40005c00 	.word	0x40005c00
 8007898:	40020800 	.word	0x40020800
 800789c:	40020000 	.word	0x40020000

080078a0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80078a0:	b580      	push	{r7, lr}
 80078a2:	b08a      	sub	sp, #40	; 0x28
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80078a8:	f107 0314 	add.w	r3, r7, #20
 80078ac:	2200      	movs	r2, #0
 80078ae:	601a      	str	r2, [r3, #0]
 80078b0:	605a      	str	r2, [r3, #4]
 80078b2:	609a      	str	r2, [r3, #8]
 80078b4:	60da      	str	r2, [r3, #12]
 80078b6:	611a      	str	r2, [r3, #16]
  if(hi2s->Instance==SPI2)
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a61      	ldr	r2, [pc, #388]	; (8007a44 <HAL_I2S_MspInit+0x1a4>)
 80078be:	4293      	cmp	r3, r2
 80078c0:	f040 80bc 	bne.w	8007a3c <HAL_I2S_MspInit+0x19c>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80078c4:	2300      	movs	r3, #0
 80078c6:	613b      	str	r3, [r7, #16]
 80078c8:	4b5f      	ldr	r3, [pc, #380]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 80078ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078cc:	4a5e      	ldr	r2, [pc, #376]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 80078ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80078d2:	6413      	str	r3, [r2, #64]	; 0x40
 80078d4:	4b5c      	ldr	r3, [pc, #368]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 80078d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078dc:	613b      	str	r3, [r7, #16]
 80078de:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80078e0:	2300      	movs	r3, #0
 80078e2:	60fb      	str	r3, [r7, #12]
 80078e4:	4b58      	ldr	r3, [pc, #352]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 80078e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078e8:	4a57      	ldr	r2, [pc, #348]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 80078ea:	f043 0304 	orr.w	r3, r3, #4
 80078ee:	6313      	str	r3, [r2, #48]	; 0x30
 80078f0:	4b55      	ldr	r3, [pc, #340]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 80078f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078f4:	f003 0304 	and.w	r3, r3, #4
 80078f8:	60fb      	str	r3, [r7, #12]
 80078fa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80078fc:	2300      	movs	r3, #0
 80078fe:	60bb      	str	r3, [r7, #8]
 8007900:	4b51      	ldr	r3, [pc, #324]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 8007902:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007904:	4a50      	ldr	r2, [pc, #320]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 8007906:	f043 0302 	orr.w	r3, r3, #2
 800790a:	6313      	str	r3, [r2, #48]	; 0x30
 800790c:	4b4e      	ldr	r3, [pc, #312]	; (8007a48 <HAL_I2S_MspInit+0x1a8>)
 800790e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007910:	f003 0302 	and.w	r3, r3, #2
 8007914:	60bb      	str	r3, [r7, #8]
 8007916:	68bb      	ldr	r3, [r7, #8]
    PC3     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    PC6     ------> I2S2_MCK 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8007918:	2304      	movs	r3, #4
 800791a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800791c:	2302      	movs	r3, #2
 800791e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007920:	2300      	movs	r3, #0
 8007922:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007924:	2300      	movs	r3, #0
 8007926:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2S2ext;
 8007928:	2306      	movs	r3, #6
 800792a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800792c:	f107 0314 	add.w	r3, r7, #20
 8007930:	4619      	mov	r1, r3
 8007932:	4846      	ldr	r0, [pc, #280]	; (8007a4c <HAL_I2S_MspInit+0x1ac>)
 8007934:	f000 ff6a 	bl	800880c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 8007938:	2348      	movs	r3, #72	; 0x48
 800793a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800793c:	2302      	movs	r3, #2
 800793e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007940:	2300      	movs	r3, #0
 8007942:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007944:	2300      	movs	r3, #0
 8007946:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007948:	2305      	movs	r3, #5
 800794a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800794c:	f107 0314 	add.w	r3, r7, #20
 8007950:	4619      	mov	r1, r3
 8007952:	483e      	ldr	r0, [pc, #248]	; (8007a4c <HAL_I2S_MspInit+0x1ac>)
 8007954:	f000 ff5a 	bl	800880c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8007958:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800795c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800795e:	2302      	movs	r3, #2
 8007960:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007962:	2300      	movs	r3, #0
 8007964:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007966:	2300      	movs	r3, #0
 8007968:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800796a:	2305      	movs	r3, #5
 800796c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800796e:	f107 0314 	add.w	r3, r7, #20
 8007972:	4619      	mov	r1, r3
 8007974:	4836      	ldr	r0, [pc, #216]	; (8007a50 <HAL_I2S_MspInit+0x1b0>)
 8007976:	f000 ff49 	bl	800880c <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_TX Init */
    hdma_spi2_tx.Instance = DMA1_Stream4;
 800797a:	4b36      	ldr	r3, [pc, #216]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 800797c:	4a36      	ldr	r2, [pc, #216]	; (8007a58 <HAL_I2S_MspInit+0x1b8>)
 800797e:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8007980:	4b34      	ldr	r3, [pc, #208]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 8007982:	2200      	movs	r2, #0
 8007984:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007986:	4b33      	ldr	r3, [pc, #204]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 8007988:	2240      	movs	r2, #64	; 0x40
 800798a:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800798c:	4b31      	ldr	r3, [pc, #196]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 800798e:	2200      	movs	r2, #0
 8007990:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8007992:	4b30      	ldr	r3, [pc, #192]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 8007994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007998:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800799a:	4b2e      	ldr	r3, [pc, #184]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 800799c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80079a0:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80079a2:	4b2c      	ldr	r3, [pc, #176]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079a4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80079a8:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_CIRCULAR;
 80079aa:	4b2a      	ldr	r3, [pc, #168]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079ac:	f44f 7280 	mov.w	r2, #256	; 0x100
 80079b0:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80079b2:	4b28      	ldr	r3, [pc, #160]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079b4:	2200      	movs	r2, #0
 80079b6:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80079b8:	4b26      	ldr	r3, [pc, #152]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079ba:	2200      	movs	r2, #0
 80079bc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 80079be:	4825      	ldr	r0, [pc, #148]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079c0:	f000 fb8c 	bl	80080dc <HAL_DMA_Init>
 80079c4:	4603      	mov	r3, r0
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d001      	beq.n	80079ce <HAL_I2S_MspInit+0x12e>
    {
      Error_Handler();
 80079ca:	f7fd fadf 	bl	8004f8c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmatx,hdma_spi2_tx);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	4a20      	ldr	r2, [pc, #128]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079d2:	639a      	str	r2, [r3, #56]	; 0x38
 80079d4:	4a1f      	ldr	r2, [pc, #124]	; (8007a54 <HAL_I2S_MspInit+0x1b4>)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	6393      	str	r3, [r2, #56]	; 0x38

    /* I2S2_EXT_RX Init */
    hdma_i2s2_ext_rx.Instance = DMA1_Stream3;
 80079da:	4b20      	ldr	r3, [pc, #128]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 80079dc:	4a20      	ldr	r2, [pc, #128]	; (8007a60 <HAL_I2S_MspInit+0x1c0>)
 80079de:	601a      	str	r2, [r3, #0]
    hdma_i2s2_ext_rx.Init.Channel = DMA_CHANNEL_3;
 80079e0:	4b1e      	ldr	r3, [pc, #120]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 80079e2:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 80079e6:	605a      	str	r2, [r3, #4]
    hdma_i2s2_ext_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80079e8:	4b1c      	ldr	r3, [pc, #112]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 80079ea:	2200      	movs	r2, #0
 80079ec:	609a      	str	r2, [r3, #8]
    hdma_i2s2_ext_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80079ee:	4b1b      	ldr	r3, [pc, #108]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 80079f0:	2200      	movs	r2, #0
 80079f2:	60da      	str	r2, [r3, #12]
    hdma_i2s2_ext_rx.Init.MemInc = DMA_MINC_ENABLE;
 80079f4:	4b19      	ldr	r3, [pc, #100]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 80079f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80079fa:	611a      	str	r2, [r3, #16]
    hdma_i2s2_ext_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80079fc:	4b17      	ldr	r3, [pc, #92]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 80079fe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007a02:	615a      	str	r2, [r3, #20]
    hdma_i2s2_ext_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8007a04:	4b15      	ldr	r3, [pc, #84]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a06:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007a0a:	619a      	str	r2, [r3, #24]
    hdma_i2s2_ext_rx.Init.Mode = DMA_CIRCULAR;
 8007a0c:	4b13      	ldr	r3, [pc, #76]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a0e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007a12:	61da      	str	r2, [r3, #28]
    hdma_i2s2_ext_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007a14:	4b11      	ldr	r3, [pc, #68]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a16:	2200      	movs	r2, #0
 8007a18:	621a      	str	r2, [r3, #32]
    hdma_i2s2_ext_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007a1a:	4b10      	ldr	r3, [pc, #64]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_i2s2_ext_rx) != HAL_OK)
 8007a20:	480e      	ldr	r0, [pc, #56]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a22:	f000 fb5b 	bl	80080dc <HAL_DMA_Init>
 8007a26:	4603      	mov	r3, r0
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d001      	beq.n	8007a30 <HAL_I2S_MspInit+0x190>
    {
      Error_Handler();
 8007a2c:	f7fd faae 	bl	8004f8c <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_i2s2_ext_rx);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	4a0a      	ldr	r2, [pc, #40]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a34:	63da      	str	r2, [r3, #60]	; 0x3c
 8007a36:	4a09      	ldr	r2, [pc, #36]	; (8007a5c <HAL_I2S_MspInit+0x1bc>)
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8007a3c:	bf00      	nop
 8007a3e:	3728      	adds	r7, #40	; 0x28
 8007a40:	46bd      	mov	sp, r7
 8007a42:	bd80      	pop	{r7, pc}
 8007a44:	40003800 	.word	0x40003800
 8007a48:	40023800 	.word	0x40023800
 8007a4c:	40020800 	.word	0x40020800
 8007a50:	40020400 	.word	0x40020400
 8007a54:	20000f78 	.word	0x20000f78
 8007a58:	40026070 	.word	0x40026070
 8007a5c:	20000f18 	.word	0x20000f18
 8007a60:	40026058 	.word	0x40026058

08007a64 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007a74:	d115      	bne.n	8007aa2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007a76:	2300      	movs	r3, #0
 8007a78:	60fb      	str	r3, [r7, #12]
 8007a7a:	4b0c      	ldr	r3, [pc, #48]	; (8007aac <HAL_TIM_Base_MspInit+0x48>)
 8007a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7e:	4a0b      	ldr	r2, [pc, #44]	; (8007aac <HAL_TIM_Base_MspInit+0x48>)
 8007a80:	f043 0301 	orr.w	r3, r3, #1
 8007a84:	6413      	str	r3, [r2, #64]	; 0x40
 8007a86:	4b09      	ldr	r3, [pc, #36]	; (8007aac <HAL_TIM_Base_MspInit+0x48>)
 8007a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a8a:	f003 0301 	and.w	r3, r3, #1
 8007a8e:	60fb      	str	r3, [r7, #12]
 8007a90:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8007a92:	2200      	movs	r2, #0
 8007a94:	2100      	movs	r1, #0
 8007a96:	201c      	movs	r0, #28
 8007a98:	f000 fae9 	bl	800806e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8007a9c:	201c      	movs	r0, #28
 8007a9e:	f000 fb02 	bl	80080a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8007aa2:	bf00      	nop
 8007aa4:	3710      	adds	r7, #16
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	bd80      	pop	{r7, pc}
 8007aaa:	bf00      	nop
 8007aac:	40023800 	.word	0x40023800

08007ab0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8007ab0:	b580      	push	{r7, lr}
 8007ab2:	b08a      	sub	sp, #40	; 0x28
 8007ab4:	af00      	add	r7, sp, #0
 8007ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007ab8:	f107 0314 	add.w	r3, r7, #20
 8007abc:	2200      	movs	r2, #0
 8007abe:	601a      	str	r2, [r3, #0]
 8007ac0:	605a      	str	r2, [r3, #4]
 8007ac2:	609a      	str	r2, [r3, #8]
 8007ac4:	60da      	str	r2, [r3, #12]
 8007ac6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a35      	ldr	r2, [pc, #212]	; (8007ba4 <HAL_UART_MspInit+0xf4>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d163      	bne.n	8007b9a <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8007ad2:	2300      	movs	r3, #0
 8007ad4:	613b      	str	r3, [r7, #16]
 8007ad6:	4b34      	ldr	r3, [pc, #208]	; (8007ba8 <HAL_UART_MspInit+0xf8>)
 8007ad8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ada:	4a33      	ldr	r2, [pc, #204]	; (8007ba8 <HAL_UART_MspInit+0xf8>)
 8007adc:	f043 0310 	orr.w	r3, r3, #16
 8007ae0:	6453      	str	r3, [r2, #68]	; 0x44
 8007ae2:	4b31      	ldr	r3, [pc, #196]	; (8007ba8 <HAL_UART_MspInit+0xf8>)
 8007ae4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007ae6:	f003 0310 	and.w	r3, r3, #16
 8007aea:	613b      	str	r3, [r7, #16]
 8007aec:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007aee:	2300      	movs	r3, #0
 8007af0:	60fb      	str	r3, [r7, #12]
 8007af2:	4b2d      	ldr	r3, [pc, #180]	; (8007ba8 <HAL_UART_MspInit+0xf8>)
 8007af4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007af6:	4a2c      	ldr	r2, [pc, #176]	; (8007ba8 <HAL_UART_MspInit+0xf8>)
 8007af8:	f043 0301 	orr.w	r3, r3, #1
 8007afc:	6313      	str	r3, [r2, #48]	; 0x30
 8007afe:	4b2a      	ldr	r3, [pc, #168]	; (8007ba8 <HAL_UART_MspInit+0xf8>)
 8007b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b02:	f003 0301 	and.w	r3, r3, #1
 8007b06:	60fb      	str	r3, [r7, #12]
 8007b08:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8007b0a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8007b0e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b10:	2302      	movs	r3, #2
 8007b12:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007b14:	2301      	movs	r3, #1
 8007b16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007b18:	2303      	movs	r3, #3
 8007b1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8007b1c:	2307      	movs	r3, #7
 8007b1e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b20:	f107 0314 	add.w	r3, r7, #20
 8007b24:	4619      	mov	r1, r3
 8007b26:	4821      	ldr	r0, [pc, #132]	; (8007bac <HAL_UART_MspInit+0xfc>)
 8007b28:	f000 fe70 	bl	800880c <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8007b2c:	4b20      	ldr	r3, [pc, #128]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b2e:	4a21      	ldr	r2, [pc, #132]	; (8007bb4 <HAL_UART_MspInit+0x104>)
 8007b30:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8007b32:	4b1f      	ldr	r3, [pc, #124]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b34:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007b38:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8007b3a:	4b1d      	ldr	r3, [pc, #116]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b3c:	2200      	movs	r2, #0
 8007b3e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8007b40:	4b1b      	ldr	r3, [pc, #108]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8007b46:	4b1a      	ldr	r3, [pc, #104]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007b4c:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8007b4e:	4b18      	ldr	r3, [pc, #96]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b50:	2200      	movs	r2, #0
 8007b52:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8007b54:	4b16      	ldr	r3, [pc, #88]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b56:	2200      	movs	r2, #0
 8007b58:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8007b5a:	4b15      	ldr	r3, [pc, #84]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007b60:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8007b62:	4b13      	ldr	r3, [pc, #76]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b64:	2200      	movs	r2, #0
 8007b66:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8007b68:	4b11      	ldr	r3, [pc, #68]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8007b6e:	4810      	ldr	r0, [pc, #64]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b70:	f000 fab4 	bl	80080dc <HAL_DMA_Init>
 8007b74:	4603      	mov	r3, r0
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d001      	beq.n	8007b7e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8007b7a:	f7fd fa07 	bl	8004f8c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	4a0b      	ldr	r2, [pc, #44]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b82:	635a      	str	r2, [r3, #52]	; 0x34
 8007b84:	4a0a      	ldr	r2, [pc, #40]	; (8007bb0 <HAL_UART_MspInit+0x100>)
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8007b8a:	2200      	movs	r2, #0
 8007b8c:	2100      	movs	r1, #0
 8007b8e:	2025      	movs	r0, #37	; 0x25
 8007b90:	f000 fa6d 	bl	800806e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8007b94:	2025      	movs	r0, #37	; 0x25
 8007b96:	f000 fa86 	bl	80080a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8007b9a:	bf00      	nop
 8007b9c:	3728      	adds	r7, #40	; 0x28
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bd80      	pop	{r7, pc}
 8007ba2:	bf00      	nop
 8007ba4:	40011000 	.word	0x40011000
 8007ba8:	40023800 	.word	0x40023800
 8007bac:	40020000 	.word	0x40020000
 8007bb0:	20000818 	.word	0x20000818
 8007bb4:	40026440 	.word	0x40026440

08007bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007bbc:	bf00      	nop
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc4:	4770      	bx	lr

08007bc6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007bc6:	b480      	push	{r7}
 8007bc8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007bca:	e7fe      	b.n	8007bca <HardFault_Handler+0x4>

08007bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007bcc:	b480      	push	{r7}
 8007bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007bd0:	e7fe      	b.n	8007bd0 <MemManage_Handler+0x4>

08007bd2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007bd2:	b480      	push	{r7}
 8007bd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007bd6:	e7fe      	b.n	8007bd6 <BusFault_Handler+0x4>

08007bd8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007bd8:	b480      	push	{r7}
 8007bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007bdc:	e7fe      	b.n	8007bdc <UsageFault_Handler+0x4>

08007bde <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007bde:	b480      	push	{r7}
 8007be0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007be2:	bf00      	nop
 8007be4:	46bd      	mov	sp, r7
 8007be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bea:	4770      	bx	lr

08007bec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007bec:	b480      	push	{r7}
 8007bee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007bf0:	bf00      	nop
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bf8:	4770      	bx	lr

08007bfa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007bfa:	b480      	push	{r7}
 8007bfc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007bfe:	bf00      	nop
 8007c00:	46bd      	mov	sp, r7
 8007c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c06:	4770      	bx	lr

08007c08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8007c0c:	f000 f912 	bl	8007e34 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8007c10:	bf00      	nop
 8007c12:	bd80      	pop	{r7, pc}

08007c14 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8007c14:	b580      	push	{r7, lr}
 8007c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2s2_ext_rx);
 8007c18:	4802      	ldr	r0, [pc, #8]	; (8007c24 <DMA1_Stream3_IRQHandler+0x10>)
 8007c1a:	f000 fb8f 	bl	800833c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8007c1e:	bf00      	nop
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	20000f18 	.word	0x20000f18

08007c28 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8007c2c:	4802      	ldr	r0, [pc, #8]	; (8007c38 <DMA1_Stream4_IRQHandler+0x10>)
 8007c2e:	f000 fb85 	bl	800833c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8007c32:	bf00      	nop
 8007c34:	bd80      	pop	{r7, pc}
 8007c36:	bf00      	nop
 8007c38:	20000f78 	.word	0x20000f78

08007c3c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8007c3c:	b580      	push	{r7, lr}
 8007c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8007c40:	4802      	ldr	r0, [pc, #8]	; (8007c4c <TIM2_IRQHandler+0x10>)
 8007c42:	f003 fe5c 	bl	800b8fe <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8007c46:	bf00      	nop
 8007c48:	bd80      	pop	{r7, pc}
 8007c4a:	bf00      	nop
 8007c4c:	20000ec4 	.word	0x20000ec4

08007c50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8007c50:	b580      	push	{r7, lr}
 8007c52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8007c54:	4802      	ldr	r0, [pc, #8]	; (8007c60 <USART1_IRQHandler+0x10>)
 8007c56:	f004 fb33 	bl	800c2c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8007c5a:	bf00      	nop
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	20000890 	.word	0x20000890

08007c64 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8007c64:	b580      	push	{r7, lr}
 8007c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8007c68:	4802      	ldr	r0, [pc, #8]	; (8007c74 <DMA2_Stream2_IRQHandler+0x10>)
 8007c6a:	f000 fb67 	bl	800833c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8007c6e:	bf00      	nop
 8007c70:	bd80      	pop	{r7, pc}
 8007c72:	bf00      	nop
 8007c74:	20000818 	.word	0x20000818

08007c78 <_sbrk>:
 8007c78:	b580      	push	{r7, lr}
 8007c7a:	b084      	sub	sp, #16
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	4b11      	ldr	r3, [pc, #68]	; (8007cc8 <_sbrk+0x50>)
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	d102      	bne.n	8007c8e <_sbrk+0x16>
 8007c88:	4b0f      	ldr	r3, [pc, #60]	; (8007cc8 <_sbrk+0x50>)
 8007c8a:	4a10      	ldr	r2, [pc, #64]	; (8007ccc <_sbrk+0x54>)
 8007c8c:	601a      	str	r2, [r3, #0]
 8007c8e:	4b0e      	ldr	r3, [pc, #56]	; (8007cc8 <_sbrk+0x50>)
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	60fb      	str	r3, [r7, #12]
 8007c94:	4b0c      	ldr	r3, [pc, #48]	; (8007cc8 <_sbrk+0x50>)
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	466a      	mov	r2, sp
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d907      	bls.n	8007cb2 <_sbrk+0x3a>
 8007ca2:	f005 f83f 	bl	800cd24 <__errno>
 8007ca6:	4602      	mov	r2, r0
 8007ca8:	230c      	movs	r3, #12
 8007caa:	6013      	str	r3, [r2, #0]
 8007cac:	f04f 33ff 	mov.w	r3, #4294967295
 8007cb0:	e006      	b.n	8007cc0 <_sbrk+0x48>
 8007cb2:	4b05      	ldr	r3, [pc, #20]	; (8007cc8 <_sbrk+0x50>)
 8007cb4:	681a      	ldr	r2, [r3, #0]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	4413      	add	r3, r2
 8007cba:	4a03      	ldr	r2, [pc, #12]	; (8007cc8 <_sbrk+0x50>)
 8007cbc:	6013      	str	r3, [r2, #0]
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3710      	adds	r7, #16
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	20000634 	.word	0x20000634
 8007ccc:	20001088 	.word	0x20001088

08007cd0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007cd4:	4b16      	ldr	r3, [pc, #88]	; (8007d30 <SystemInit+0x60>)
 8007cd6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007cda:	4a15      	ldr	r2, [pc, #84]	; (8007d30 <SystemInit+0x60>)
 8007cdc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007ce0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8007ce4:	4b13      	ldr	r3, [pc, #76]	; (8007d34 <SystemInit+0x64>)
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a12      	ldr	r2, [pc, #72]	; (8007d34 <SystemInit+0x64>)
 8007cea:	f043 0301 	orr.w	r3, r3, #1
 8007cee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8007cf0:	4b10      	ldr	r3, [pc, #64]	; (8007d34 <SystemInit+0x64>)
 8007cf2:	2200      	movs	r2, #0
 8007cf4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8007cf6:	4b0f      	ldr	r3, [pc, #60]	; (8007d34 <SystemInit+0x64>)
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	4a0e      	ldr	r2, [pc, #56]	; (8007d34 <SystemInit+0x64>)
 8007cfc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8007d00:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007d04:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8007d06:	4b0b      	ldr	r3, [pc, #44]	; (8007d34 <SystemInit+0x64>)
 8007d08:	4a0b      	ldr	r2, [pc, #44]	; (8007d38 <SystemInit+0x68>)
 8007d0a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8007d0c:	4b09      	ldr	r3, [pc, #36]	; (8007d34 <SystemInit+0x64>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a08      	ldr	r2, [pc, #32]	; (8007d34 <SystemInit+0x64>)
 8007d12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007d16:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8007d18:	4b06      	ldr	r3, [pc, #24]	; (8007d34 <SystemInit+0x64>)
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007d1e:	4b04      	ldr	r3, [pc, #16]	; (8007d30 <SystemInit+0x60>)
 8007d20:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007d24:	609a      	str	r2, [r3, #8]
#endif
}
 8007d26:	bf00      	nop
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2e:	4770      	bx	lr
 8007d30:	e000ed00 	.word	0xe000ed00
 8007d34:	40023800 	.word	0x40023800
 8007d38:	24003010 	.word	0x24003010

08007d3c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8007d3c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8007d74 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007d40:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8007d42:	e003      	b.n	8007d4c <LoopCopyDataInit>

08007d44 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8007d44:	4b0c      	ldr	r3, [pc, #48]	; (8007d78 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8007d46:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007d48:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007d4a:	3104      	adds	r1, #4

08007d4c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007d4c:	480b      	ldr	r0, [pc, #44]	; (8007d7c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007d4e:	4b0c      	ldr	r3, [pc, #48]	; (8007d80 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007d50:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8007d52:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8007d54:	d3f6      	bcc.n	8007d44 <CopyDataInit>
  ldr  r2, =_sbss
 8007d56:	4a0b      	ldr	r2, [pc, #44]	; (8007d84 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007d58:	e002      	b.n	8007d60 <LoopFillZerobss>

08007d5a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007d5a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007d5c:	f842 3b04 	str.w	r3, [r2], #4

08007d60 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007d60:	4b09      	ldr	r3, [pc, #36]	; (8007d88 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8007d62:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8007d64:	d3f9      	bcc.n	8007d5a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8007d66:	f7ff ffb3 	bl	8007cd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007d6a:	f004 ffe1 	bl	800cd30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007d6e:	f7f9 f91b 	bl	8000fa8 <main>
  bx  lr    
 8007d72:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8007d74:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8007d78:	08012aa0 	.word	0x08012aa0
  ldr  r0, =_sdata
 8007d7c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007d80:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 8007d84:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8007d88:	20001084 	.word	0x20001084

08007d8c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007d8c:	e7fe      	b.n	8007d8c <ADC_IRQHandler>
	...

08007d90 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007d94:	4b0e      	ldr	r3, [pc, #56]	; (8007dd0 <HAL_Init+0x40>)
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	4a0d      	ldr	r2, [pc, #52]	; (8007dd0 <HAL_Init+0x40>)
 8007d9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007d9e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007da0:	4b0b      	ldr	r3, [pc, #44]	; (8007dd0 <HAL_Init+0x40>)
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	4a0a      	ldr	r2, [pc, #40]	; (8007dd0 <HAL_Init+0x40>)
 8007da6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007daa:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007dac:	4b08      	ldr	r3, [pc, #32]	; (8007dd0 <HAL_Init+0x40>)
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a07      	ldr	r2, [pc, #28]	; (8007dd0 <HAL_Init+0x40>)
 8007db2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007db6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007db8:	2003      	movs	r0, #3
 8007dba:	f000 f94d 	bl	8008058 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007dbe:	2000      	movs	r0, #0
 8007dc0:	f000 f808 	bl	8007dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007dc4:	f7ff fca4 	bl	8007710 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8007dc8:	2300      	movs	r3, #0
}
 8007dca:	4618      	mov	r0, r3
 8007dcc:	bd80      	pop	{r7, pc}
 8007dce:	bf00      	nop
 8007dd0:	40023c00 	.word	0x40023c00

08007dd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007dd4:	b580      	push	{r7, lr}
 8007dd6:	b082      	sub	sp, #8
 8007dd8:	af00      	add	r7, sp, #0
 8007dda:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8007ddc:	4b12      	ldr	r3, [pc, #72]	; (8007e28 <HAL_InitTick+0x54>)
 8007dde:	681a      	ldr	r2, [r3, #0]
 8007de0:	4b12      	ldr	r3, [pc, #72]	; (8007e2c <HAL_InitTick+0x58>)
 8007de2:	781b      	ldrb	r3, [r3, #0]
 8007de4:	4619      	mov	r1, r3
 8007de6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007dea:	fbb3 f3f1 	udiv	r3, r3, r1
 8007dee:	fbb2 f3f3 	udiv	r3, r2, r3
 8007df2:	4618      	mov	r0, r3
 8007df4:	f000 f965 	bl	80080c2 <HAL_SYSTICK_Config>
 8007df8:	4603      	mov	r3, r0
 8007dfa:	2b00      	cmp	r3, #0
 8007dfc:	d001      	beq.n	8007e02 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8007dfe:	2301      	movs	r3, #1
 8007e00:	e00e      	b.n	8007e20 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2b0f      	cmp	r3, #15
 8007e06:	d80a      	bhi.n	8007e1e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007e08:	2200      	movs	r2, #0
 8007e0a:	6879      	ldr	r1, [r7, #4]
 8007e0c:	f04f 30ff 	mov.w	r0, #4294967295
 8007e10:	f000 f92d 	bl	800806e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8007e14:	4a06      	ldr	r2, [pc, #24]	; (8007e30 <HAL_InitTick+0x5c>)
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8007e1a:	2300      	movs	r3, #0
 8007e1c:	e000      	b.n	8007e20 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8007e1e:	2301      	movs	r3, #1
}
 8007e20:	4618      	mov	r0, r3
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}
 8007e28:	2000001c 	.word	0x2000001c
 8007e2c:	20000024 	.word	0x20000024
 8007e30:	20000020 	.word	0x20000020

08007e34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007e34:	b480      	push	{r7}
 8007e36:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007e38:	4b06      	ldr	r3, [pc, #24]	; (8007e54 <HAL_IncTick+0x20>)
 8007e3a:	781b      	ldrb	r3, [r3, #0]
 8007e3c:	461a      	mov	r2, r3
 8007e3e:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <HAL_IncTick+0x24>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4413      	add	r3, r2
 8007e44:	4a04      	ldr	r2, [pc, #16]	; (8007e58 <HAL_IncTick+0x24>)
 8007e46:	6013      	str	r3, [r2, #0]
}
 8007e48:	bf00      	nop
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	20000024 	.word	0x20000024
 8007e58:	2000107c 	.word	0x2000107c

08007e5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	af00      	add	r7, sp, #0
  return uwTick;
 8007e60:	4b03      	ldr	r3, [pc, #12]	; (8007e70 <HAL_GetTick+0x14>)
 8007e62:	681b      	ldr	r3, [r3, #0]
}
 8007e64:	4618      	mov	r0, r3
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr
 8007e6e:	bf00      	nop
 8007e70:	2000107c 	.word	0x2000107c

08007e74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b084      	sub	sp, #16
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e7c:	f7ff ffee 	bl	8007e5c <HAL_GetTick>
 8007e80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e8c:	d005      	beq.n	8007e9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e8e:	4b09      	ldr	r3, [pc, #36]	; (8007eb4 <HAL_Delay+0x40>)
 8007e90:	781b      	ldrb	r3, [r3, #0]
 8007e92:	461a      	mov	r2, r3
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	4413      	add	r3, r2
 8007e98:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8007e9a:	bf00      	nop
 8007e9c:	f7ff ffde 	bl	8007e5c <HAL_GetTick>
 8007ea0:	4602      	mov	r2, r0
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	1ad3      	subs	r3, r2, r3
 8007ea6:	68fa      	ldr	r2, [r7, #12]
 8007ea8:	429a      	cmp	r2, r3
 8007eaa:	d8f7      	bhi.n	8007e9c <HAL_Delay+0x28>
  {
  }
}
 8007eac:	bf00      	nop
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}
 8007eb4:	20000024 	.word	0x20000024

08007eb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007eb8:	b480      	push	{r7}
 8007eba:	b085      	sub	sp, #20
 8007ebc:	af00      	add	r7, sp, #0
 8007ebe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	f003 0307 	and.w	r3, r3, #7
 8007ec6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007ec8:	4b0c      	ldr	r3, [pc, #48]	; (8007efc <__NVIC_SetPriorityGrouping+0x44>)
 8007eca:	68db      	ldr	r3, [r3, #12]
 8007ecc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007ece:	68ba      	ldr	r2, [r7, #8]
 8007ed0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8007ed4:	4013      	ands	r3, r2
 8007ed6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007edc:	68bb      	ldr	r3, [r7, #8]
 8007ede:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007ee0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8007ee4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007eea:	4a04      	ldr	r2, [pc, #16]	; (8007efc <__NVIC_SetPriorityGrouping+0x44>)
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	60d3      	str	r3, [r2, #12]
}
 8007ef0:	bf00      	nop
 8007ef2:	3714      	adds	r7, #20
 8007ef4:	46bd      	mov	sp, r7
 8007ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007efa:	4770      	bx	lr
 8007efc:	e000ed00 	.word	0xe000ed00

08007f00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007f00:	b480      	push	{r7}
 8007f02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8007f04:	4b04      	ldr	r3, [pc, #16]	; (8007f18 <__NVIC_GetPriorityGrouping+0x18>)
 8007f06:	68db      	ldr	r3, [r3, #12]
 8007f08:	0a1b      	lsrs	r3, r3, #8
 8007f0a:	f003 0307 	and.w	r3, r3, #7
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	46bd      	mov	sp, r7
 8007f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f16:	4770      	bx	lr
 8007f18:	e000ed00 	.word	0xe000ed00

08007f1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b083      	sub	sp, #12
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	4603      	mov	r3, r0
 8007f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f2a:	2b00      	cmp	r3, #0
 8007f2c:	db0b      	blt.n	8007f46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8007f2e:	79fb      	ldrb	r3, [r7, #7]
 8007f30:	f003 021f 	and.w	r2, r3, #31
 8007f34:	4907      	ldr	r1, [pc, #28]	; (8007f54 <__NVIC_EnableIRQ+0x38>)
 8007f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f3a:	095b      	lsrs	r3, r3, #5
 8007f3c:	2001      	movs	r0, #1
 8007f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8007f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8007f46:	bf00      	nop
 8007f48:	370c      	adds	r7, #12
 8007f4a:	46bd      	mov	sp, r7
 8007f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f50:	4770      	bx	lr
 8007f52:	bf00      	nop
 8007f54:	e000e100 	.word	0xe000e100

08007f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	4603      	mov	r3, r0
 8007f60:	6039      	str	r1, [r7, #0]
 8007f62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8007f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	db0a      	blt.n	8007f82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f6c:	683b      	ldr	r3, [r7, #0]
 8007f6e:	b2da      	uxtb	r2, r3
 8007f70:	490c      	ldr	r1, [pc, #48]	; (8007fa4 <__NVIC_SetPriority+0x4c>)
 8007f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007f76:	0112      	lsls	r2, r2, #4
 8007f78:	b2d2      	uxtb	r2, r2
 8007f7a:	440b      	add	r3, r1
 8007f7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007f80:	e00a      	b.n	8007f98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007f82:	683b      	ldr	r3, [r7, #0]
 8007f84:	b2da      	uxtb	r2, r3
 8007f86:	4908      	ldr	r1, [pc, #32]	; (8007fa8 <__NVIC_SetPriority+0x50>)
 8007f88:	79fb      	ldrb	r3, [r7, #7]
 8007f8a:	f003 030f 	and.w	r3, r3, #15
 8007f8e:	3b04      	subs	r3, #4
 8007f90:	0112      	lsls	r2, r2, #4
 8007f92:	b2d2      	uxtb	r2, r2
 8007f94:	440b      	add	r3, r1
 8007f96:	761a      	strb	r2, [r3, #24]
}
 8007f98:	bf00      	nop
 8007f9a:	370c      	adds	r7, #12
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr
 8007fa4:	e000e100 	.word	0xe000e100
 8007fa8:	e000ed00 	.word	0xe000ed00

08007fac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b089      	sub	sp, #36	; 0x24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	60f8      	str	r0, [r7, #12]
 8007fb4:	60b9      	str	r1, [r7, #8]
 8007fb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007fb8:	68fb      	ldr	r3, [r7, #12]
 8007fba:	f003 0307 	and.w	r3, r3, #7
 8007fbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007fc0:	69fb      	ldr	r3, [r7, #28]
 8007fc2:	f1c3 0307 	rsb	r3, r3, #7
 8007fc6:	2b04      	cmp	r3, #4
 8007fc8:	bf28      	it	cs
 8007fca:	2304      	movcs	r3, #4
 8007fcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007fce:	69fb      	ldr	r3, [r7, #28]
 8007fd0:	3304      	adds	r3, #4
 8007fd2:	2b06      	cmp	r3, #6
 8007fd4:	d902      	bls.n	8007fdc <NVIC_EncodePriority+0x30>
 8007fd6:	69fb      	ldr	r3, [r7, #28]
 8007fd8:	3b03      	subs	r3, #3
 8007fda:	e000      	b.n	8007fde <NVIC_EncodePriority+0x32>
 8007fdc:	2300      	movs	r3, #0
 8007fde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007fe0:	f04f 32ff 	mov.w	r2, #4294967295
 8007fe4:	69bb      	ldr	r3, [r7, #24]
 8007fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8007fea:	43da      	mvns	r2, r3
 8007fec:	68bb      	ldr	r3, [r7, #8]
 8007fee:	401a      	ands	r2, r3
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8007ff4:	f04f 31ff 	mov.w	r1, #4294967295
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8007ffe:	43d9      	mvns	r1, r3
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008004:	4313      	orrs	r3, r2
         );
}
 8008006:	4618      	mov	r0, r3
 8008008:	3724      	adds	r7, #36	; 0x24
 800800a:	46bd      	mov	sp, r7
 800800c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008010:	4770      	bx	lr
	...

08008014 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8008014:	b580      	push	{r7, lr}
 8008016:	b082      	sub	sp, #8
 8008018:	af00      	add	r7, sp, #0
 800801a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	3b01      	subs	r3, #1
 8008020:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8008024:	d301      	bcc.n	800802a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8008026:	2301      	movs	r3, #1
 8008028:	e00f      	b.n	800804a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800802a:	4a0a      	ldr	r2, [pc, #40]	; (8008054 <SysTick_Config+0x40>)
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	3b01      	subs	r3, #1
 8008030:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8008032:	210f      	movs	r1, #15
 8008034:	f04f 30ff 	mov.w	r0, #4294967295
 8008038:	f7ff ff8e 	bl	8007f58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800803c:	4b05      	ldr	r3, [pc, #20]	; (8008054 <SysTick_Config+0x40>)
 800803e:	2200      	movs	r2, #0
 8008040:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8008042:	4b04      	ldr	r3, [pc, #16]	; (8008054 <SysTick_Config+0x40>)
 8008044:	2207      	movs	r2, #7
 8008046:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	e000e010 	.word	0xe000e010

08008058 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008058:	b580      	push	{r7, lr}
 800805a:	b082      	sub	sp, #8
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8008060:	6878      	ldr	r0, [r7, #4]
 8008062:	f7ff ff29 	bl	8007eb8 <__NVIC_SetPriorityGrouping>
}
 8008066:	bf00      	nop
 8008068:	3708      	adds	r7, #8
 800806a:	46bd      	mov	sp, r7
 800806c:	bd80      	pop	{r7, pc}

0800806e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800806e:	b580      	push	{r7, lr}
 8008070:	b086      	sub	sp, #24
 8008072:	af00      	add	r7, sp, #0
 8008074:	4603      	mov	r3, r0
 8008076:	60b9      	str	r1, [r7, #8]
 8008078:	607a      	str	r2, [r7, #4]
 800807a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800807c:	2300      	movs	r3, #0
 800807e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8008080:	f7ff ff3e 	bl	8007f00 <__NVIC_GetPriorityGrouping>
 8008084:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8008086:	687a      	ldr	r2, [r7, #4]
 8008088:	68b9      	ldr	r1, [r7, #8]
 800808a:	6978      	ldr	r0, [r7, #20]
 800808c:	f7ff ff8e 	bl	8007fac <NVIC_EncodePriority>
 8008090:	4602      	mov	r2, r0
 8008092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008096:	4611      	mov	r1, r2
 8008098:	4618      	mov	r0, r3
 800809a:	f7ff ff5d 	bl	8007f58 <__NVIC_SetPriority>
}
 800809e:	bf00      	nop
 80080a0:	3718      	adds	r7, #24
 80080a2:	46bd      	mov	sp, r7
 80080a4:	bd80      	pop	{r7, pc}

080080a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80080a6:	b580      	push	{r7, lr}
 80080a8:	b082      	sub	sp, #8
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	4603      	mov	r3, r0
 80080ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80080b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080b4:	4618      	mov	r0, r3
 80080b6:	f7ff ff31 	bl	8007f1c <__NVIC_EnableIRQ>
}
 80080ba:	bf00      	nop
 80080bc:	3708      	adds	r7, #8
 80080be:	46bd      	mov	sp, r7
 80080c0:	bd80      	pop	{r7, pc}

080080c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80080c2:	b580      	push	{r7, lr}
 80080c4:	b082      	sub	sp, #8
 80080c6:	af00      	add	r7, sp, #0
 80080c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80080ca:	6878      	ldr	r0, [r7, #4]
 80080cc:	f7ff ffa2 	bl	8008014 <SysTick_Config>
 80080d0:	4603      	mov	r3, r0
}
 80080d2:	4618      	mov	r0, r3
 80080d4:	3708      	adds	r7, #8
 80080d6:	46bd      	mov	sp, r7
 80080d8:	bd80      	pop	{r7, pc}
	...

080080dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b086      	sub	sp, #24
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80080e4:	2300      	movs	r3, #0
 80080e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80080e8:	f7ff feb8 	bl	8007e5c <HAL_GetTick>
 80080ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d101      	bne.n	80080f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80080f4:	2301      	movs	r3, #1
 80080f6:	e099      	b.n	800822c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	2200      	movs	r2, #0
 80080fc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2202      	movs	r2, #2
 8008104:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	681a      	ldr	r2, [r3, #0]
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f022 0201 	bic.w	r2, r2, #1
 8008116:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8008118:	e00f      	b.n	800813a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800811a:	f7ff fe9f 	bl	8007e5c <HAL_GetTick>
 800811e:	4602      	mov	r2, r0
 8008120:	693b      	ldr	r3, [r7, #16]
 8008122:	1ad3      	subs	r3, r2, r3
 8008124:	2b05      	cmp	r3, #5
 8008126:	d908      	bls.n	800813a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2220      	movs	r2, #32
 800812c:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	2203      	movs	r2, #3
 8008132:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8008136:	2303      	movs	r3, #3
 8008138:	e078      	b.n	800822c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f003 0301 	and.w	r3, r3, #1
 8008144:	2b00      	cmp	r3, #0
 8008146:	d1e8      	bne.n	800811a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8008150:	697a      	ldr	r2, [r7, #20]
 8008152:	4b38      	ldr	r3, [pc, #224]	; (8008234 <HAL_DMA_Init+0x158>)
 8008154:	4013      	ands	r3, r2
 8008156:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	685a      	ldr	r2, [r3, #4]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	689b      	ldr	r3, [r3, #8]
 8008160:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008166:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	691b      	ldr	r3, [r3, #16]
 800816c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8008172:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	699b      	ldr	r3, [r3, #24]
 8008178:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800817e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a1b      	ldr	r3, [r3, #32]
 8008184:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8008186:	697a      	ldr	r2, [r7, #20]
 8008188:	4313      	orrs	r3, r2
 800818a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008190:	2b04      	cmp	r3, #4
 8008192:	d107      	bne.n	80081a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800819c:	4313      	orrs	r3, r2
 800819e:	697a      	ldr	r2, [r7, #20]
 80081a0:	4313      	orrs	r3, r2
 80081a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	697a      	ldr	r2, [r7, #20]
 80081aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	695b      	ldr	r3, [r3, #20]
 80081b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80081b4:	697b      	ldr	r3, [r7, #20]
 80081b6:	f023 0307 	bic.w	r3, r3, #7
 80081ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	697a      	ldr	r2, [r7, #20]
 80081c2:	4313      	orrs	r3, r2
 80081c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081ca:	2b04      	cmp	r3, #4
 80081cc:	d117      	bne.n	80081fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081d2:	697a      	ldr	r2, [r7, #20]
 80081d4:	4313      	orrs	r3, r2
 80081d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80081dc:	2b00      	cmp	r3, #0
 80081de:	d00e      	beq.n	80081fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80081e0:	6878      	ldr	r0, [r7, #4]
 80081e2:	f000 fa99 	bl	8008718 <DMA_CheckFifoParam>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d008      	beq.n	80081fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2240      	movs	r2, #64	; 0x40
 80081f0:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	2201      	movs	r2, #1
 80081f6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 80081fa:	2301      	movs	r3, #1
 80081fc:	e016      	b.n	800822c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	697a      	ldr	r2, [r7, #20]
 8008204:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8008206:	6878      	ldr	r0, [r7, #4]
 8008208:	f000 fa50 	bl	80086ac <DMA_CalcBaseAndBitshift>
 800820c:	4603      	mov	r3, r0
 800820e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008214:	223f      	movs	r2, #63	; 0x3f
 8008216:	409a      	lsls	r2, r3
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2201      	movs	r2, #1
 8008226:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3718      	adds	r7, #24
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}
 8008234:	f010803f 	.word	0xf010803f

08008238 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b086      	sub	sp, #24
 800823c:	af00      	add	r7, sp, #0
 800823e:	60f8      	str	r0, [r7, #12]
 8008240:	60b9      	str	r1, [r7, #8]
 8008242:	607a      	str	r2, [r7, #4]
 8008244:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008246:	2300      	movs	r3, #0
 8008248:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800824a:	68fb      	ldr	r3, [r7, #12]
 800824c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800824e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008256:	2b01      	cmp	r3, #1
 8008258:	d101      	bne.n	800825e <HAL_DMA_Start_IT+0x26>
 800825a:	2302      	movs	r3, #2
 800825c:	e048      	b.n	80082f0 <HAL_DMA_Start_IT+0xb8>
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	2201      	movs	r2, #1
 8008262:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800826c:	b2db      	uxtb	r3, r3
 800826e:	2b01      	cmp	r3, #1
 8008270:	d137      	bne.n	80082e2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8008272:	68fb      	ldr	r3, [r7, #12]
 8008274:	2202      	movs	r2, #2
 8008276:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	2200      	movs	r2, #0
 800827e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008280:	683b      	ldr	r3, [r7, #0]
 8008282:	687a      	ldr	r2, [r7, #4]
 8008284:	68b9      	ldr	r1, [r7, #8]
 8008286:	68f8      	ldr	r0, [r7, #12]
 8008288:	f000 f9e2 	bl	8008650 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008290:	223f      	movs	r2, #63	; 0x3f
 8008292:	409a      	lsls	r2, r3
 8008294:	693b      	ldr	r3, [r7, #16]
 8008296:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8008298:	68fb      	ldr	r3, [r7, #12]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	681a      	ldr	r2, [r3, #0]
 800829e:	68fb      	ldr	r3, [r7, #12]
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	f042 0216 	orr.w	r2, r2, #22
 80082a6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	681b      	ldr	r3, [r3, #0]
 80082ac:	695a      	ldr	r2, [r3, #20]
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80082b6:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80082b8:	68fb      	ldr	r3, [r7, #12]
 80082ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80082bc:	2b00      	cmp	r3, #0
 80082be:	d007      	beq.n	80082d0 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	68fb      	ldr	r3, [r7, #12]
 80082c8:	681b      	ldr	r3, [r3, #0]
 80082ca:	f042 0208 	orr.w	r2, r2, #8
 80082ce:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	681a      	ldr	r2, [r3, #0]
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	f042 0201 	orr.w	r2, r2, #1
 80082de:	601a      	str	r2, [r3, #0]
 80082e0:	e005      	b.n	80082ee <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	2200      	movs	r2, #0
 80082e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80082ea:	2302      	movs	r3, #2
 80082ec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80082ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80082f0:	4618      	mov	r0, r3
 80082f2:	3718      	adds	r7, #24
 80082f4:	46bd      	mov	sp, r7
 80082f6:	bd80      	pop	{r7, pc}

080082f8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80082f8:	b480      	push	{r7}
 80082fa:	b083      	sub	sp, #12
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008306:	b2db      	uxtb	r3, r3
 8008308:	2b02      	cmp	r3, #2
 800830a:	d004      	beq.n	8008316 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	2280      	movs	r2, #128	; 0x80
 8008310:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e00c      	b.n	8008330 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	2205      	movs	r2, #5
 800831a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	681a      	ldr	r2, [r3, #0]
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	f022 0201 	bic.w	r2, r2, #1
 800832c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800832e:	2300      	movs	r3, #0
}
 8008330:	4618      	mov	r0, r3
 8008332:	370c      	adds	r7, #12
 8008334:	46bd      	mov	sp, r7
 8008336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833a:	4770      	bx	lr

0800833c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800833c:	b580      	push	{r7, lr}
 800833e:	b086      	sub	sp, #24
 8008340:	af00      	add	r7, sp, #0
 8008342:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8008344:	2300      	movs	r3, #0
 8008346:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8008348:	4b92      	ldr	r3, [pc, #584]	; (8008594 <HAL_DMA_IRQHandler+0x258>)
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	4a92      	ldr	r2, [pc, #584]	; (8008598 <HAL_DMA_IRQHandler+0x25c>)
 800834e:	fba2 2303 	umull	r2, r3, r2, r3
 8008352:	0a9b      	lsrs	r3, r3, #10
 8008354:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800835a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800835c:	693b      	ldr	r3, [r7, #16]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008366:	2208      	movs	r2, #8
 8008368:	409a      	lsls	r2, r3
 800836a:	68fb      	ldr	r3, [r7, #12]
 800836c:	4013      	ands	r3, r2
 800836e:	2b00      	cmp	r3, #0
 8008370:	d01a      	beq.n	80083a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	681b      	ldr	r3, [r3, #0]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	f003 0304 	and.w	r3, r3, #4
 800837c:	2b00      	cmp	r3, #0
 800837e:	d013      	beq.n	80083a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	681a      	ldr	r2, [r3, #0]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	f022 0204 	bic.w	r2, r2, #4
 800838e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008394:	2208      	movs	r2, #8
 8008396:	409a      	lsls	r2, r3
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083a0:	f043 0201 	orr.w	r2, r3, #1
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ac:	2201      	movs	r2, #1
 80083ae:	409a      	lsls	r2, r3
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	4013      	ands	r3, r2
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d012      	beq.n	80083de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	681b      	ldr	r3, [r3, #0]
 80083bc:	695b      	ldr	r3, [r3, #20]
 80083be:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d00b      	beq.n	80083de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083ca:	2201      	movs	r2, #1
 80083cc:	409a      	lsls	r2, r3
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80083d6:	f043 0202 	orr.w	r2, r3, #2
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80083e2:	2204      	movs	r2, #4
 80083e4:	409a      	lsls	r2, r3
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	4013      	ands	r3, r2
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d012      	beq.n	8008414 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f003 0302 	and.w	r3, r3, #2
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d00b      	beq.n	8008414 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008400:	2204      	movs	r2, #4
 8008402:	409a      	lsls	r2, r3
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800840c:	f043 0204 	orr.w	r2, r3, #4
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008418:	2210      	movs	r2, #16
 800841a:	409a      	lsls	r2, r3
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	4013      	ands	r3, r2
 8008420:	2b00      	cmp	r3, #0
 8008422:	d043      	beq.n	80084ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	f003 0308 	and.w	r3, r3, #8
 800842e:	2b00      	cmp	r3, #0
 8008430:	d03c      	beq.n	80084ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8008432:	687b      	ldr	r3, [r7, #4]
 8008434:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008436:	2210      	movs	r2, #16
 8008438:	409a      	lsls	r2, r3
 800843a:	693b      	ldr	r3, [r7, #16]
 800843c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008448:	2b00      	cmp	r3, #0
 800844a:	d018      	beq.n	800847e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008456:	2b00      	cmp	r3, #0
 8008458:	d108      	bne.n	800846c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800845e:	2b00      	cmp	r3, #0
 8008460:	d024      	beq.n	80084ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008466:	6878      	ldr	r0, [r7, #4]
 8008468:	4798      	blx	r3
 800846a:	e01f      	b.n	80084ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008470:	2b00      	cmp	r3, #0
 8008472:	d01b      	beq.n	80084ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008478:	6878      	ldr	r0, [r7, #4]
 800847a:	4798      	blx	r3
 800847c:	e016      	b.n	80084ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008488:	2b00      	cmp	r3, #0
 800848a:	d107      	bne.n	800849c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	681a      	ldr	r2, [r3, #0]
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	f022 0208 	bic.w	r2, r2, #8
 800849a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d003      	beq.n	80084ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084b0:	2220      	movs	r2, #32
 80084b2:	409a      	lsls	r2, r3
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	4013      	ands	r3, r2
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	f000 808e 	beq.w	80085da <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f003 0310 	and.w	r3, r3, #16
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	f000 8086 	beq.w	80085da <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80084d2:	2220      	movs	r2, #32
 80084d4:	409a      	lsls	r2, r3
 80084d6:	693b      	ldr	r3, [r7, #16]
 80084d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b05      	cmp	r3, #5
 80084e4:	d136      	bne.n	8008554 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	681a      	ldr	r2, [r3, #0]
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f022 0216 	bic.w	r2, r2, #22
 80084f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	695a      	ldr	r2, [r3, #20]
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008504:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800850a:	2b00      	cmp	r3, #0
 800850c:	d103      	bne.n	8008516 <HAL_DMA_IRQHandler+0x1da>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008512:	2b00      	cmp	r3, #0
 8008514:	d007      	beq.n	8008526 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	681a      	ldr	r2, [r3, #0]
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	f022 0208 	bic.w	r2, r2, #8
 8008524:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800852a:	223f      	movs	r2, #63	; 0x3f
 800852c:	409a      	lsls	r2, r3
 800852e:	693b      	ldr	r3, [r7, #16]
 8008530:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	2201      	movs	r2, #1
 800853e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008546:	2b00      	cmp	r3, #0
 8008548:	d07d      	beq.n	8008646 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	4798      	blx	r3
        }
        return;
 8008552:	e078      	b.n	8008646 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800855e:	2b00      	cmp	r3, #0
 8008560:	d01c      	beq.n	800859c <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8008562:	687b      	ldr	r3, [r7, #4]
 8008564:	681b      	ldr	r3, [r3, #0]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d108      	bne.n	8008582 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008574:	2b00      	cmp	r3, #0
 8008576:	d030      	beq.n	80085da <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8008578:	687b      	ldr	r3, [r7, #4]
 800857a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800857c:	6878      	ldr	r0, [r7, #4]
 800857e:	4798      	blx	r3
 8008580:	e02b      	b.n	80085da <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008586:	2b00      	cmp	r3, #0
 8008588:	d027      	beq.n	80085da <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800858e:	6878      	ldr	r0, [r7, #4]
 8008590:	4798      	blx	r3
 8008592:	e022      	b.n	80085da <HAL_DMA_IRQHandler+0x29e>
 8008594:	2000001c 	.word	0x2000001c
 8008598:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d10f      	bne.n	80085ca <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	681b      	ldr	r3, [r3, #0]
 80085ae:	681a      	ldr	r2, [r3, #0]
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f022 0210 	bic.w	r2, r2, #16
 80085b8:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	2200      	movs	r2, #0
 80085be:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	2201      	movs	r2, #1
 80085c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d003      	beq.n	80085da <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d032      	beq.n	8008648 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80085e6:	f003 0301 	and.w	r3, r3, #1
 80085ea:	2b00      	cmp	r3, #0
 80085ec:	d022      	beq.n	8008634 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2205      	movs	r2, #5
 80085f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	681a      	ldr	r2, [r3, #0]
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f022 0201 	bic.w	r2, r2, #1
 8008604:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	3301      	adds	r3, #1
 800860a:	60bb      	str	r3, [r7, #8]
 800860c:	697a      	ldr	r2, [r7, #20]
 800860e:	429a      	cmp	r2, r3
 8008610:	d307      	bcc.n	8008622 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	f003 0301 	and.w	r3, r3, #1
 800861c:	2b00      	cmp	r3, #0
 800861e:	d1f2      	bne.n	8008606 <HAL_DMA_IRQHandler+0x2ca>
 8008620:	e000      	b.n	8008624 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8008622:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8008624:	687b      	ldr	r3, [r7, #4]
 8008626:	2200      	movs	r2, #0
 8008628:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	2201      	movs	r2, #1
 8008630:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008638:	2b00      	cmp	r3, #0
 800863a:	d005      	beq.n	8008648 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	4798      	blx	r3
 8008644:	e000      	b.n	8008648 <HAL_DMA_IRQHandler+0x30c>
        return;
 8008646:	bf00      	nop
    }
  }
}
 8008648:	3718      	adds	r7, #24
 800864a:	46bd      	mov	sp, r7
 800864c:	bd80      	pop	{r7, pc}
 800864e:	bf00      	nop

08008650 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8008650:	b480      	push	{r7}
 8008652:	b085      	sub	sp, #20
 8008654:	af00      	add	r7, sp, #0
 8008656:	60f8      	str	r0, [r7, #12]
 8008658:	60b9      	str	r1, [r7, #8]
 800865a:	607a      	str	r2, [r7, #4]
 800865c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	681a      	ldr	r2, [r3, #0]
 8008664:	68fb      	ldr	r3, [r7, #12]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800866c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	683a      	ldr	r2, [r7, #0]
 8008674:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8008676:	68fb      	ldr	r3, [r7, #12]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	2b40      	cmp	r3, #64	; 0x40
 800867c:	d108      	bne.n	8008690 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	681b      	ldr	r3, [r3, #0]
 8008682:	687a      	ldr	r2, [r7, #4]
 8008684:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	68ba      	ldr	r2, [r7, #8]
 800868c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800868e:	e007      	b.n	80086a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	68ba      	ldr	r2, [r7, #8]
 8008696:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	687a      	ldr	r2, [r7, #4]
 800869e:	60da      	str	r2, [r3, #12]
}
 80086a0:	bf00      	nop
 80086a2:	3714      	adds	r7, #20
 80086a4:	46bd      	mov	sp, r7
 80086a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086aa:	4770      	bx	lr

080086ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80086ac:	b480      	push	{r7}
 80086ae:	b085      	sub	sp, #20
 80086b0:	af00      	add	r7, sp, #0
 80086b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	b2db      	uxtb	r3, r3
 80086ba:	3b10      	subs	r3, #16
 80086bc:	4a14      	ldr	r2, [pc, #80]	; (8008710 <DMA_CalcBaseAndBitshift+0x64>)
 80086be:	fba2 2303 	umull	r2, r3, r2, r3
 80086c2:	091b      	lsrs	r3, r3, #4
 80086c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80086c6:	4a13      	ldr	r2, [pc, #76]	; (8008714 <DMA_CalcBaseAndBitshift+0x68>)
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	4413      	add	r3, r2
 80086cc:	781b      	ldrb	r3, [r3, #0]
 80086ce:	461a      	mov	r2, r3
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	2b03      	cmp	r3, #3
 80086d8:	d909      	bls.n	80086ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	681b      	ldr	r3, [r3, #0]
 80086de:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086e2:	f023 0303 	bic.w	r3, r3, #3
 80086e6:	1d1a      	adds	r2, r3, #4
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	659a      	str	r2, [r3, #88]	; 0x58
 80086ec:	e007      	b.n	80086fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80086f6:	f023 0303 	bic.w	r3, r3, #3
 80086fa:	687a      	ldr	r2, [r7, #4]
 80086fc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8008702:	4618      	mov	r0, r3
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr
 800870e:	bf00      	nop
 8008710:	aaaaaaab 	.word	0xaaaaaaab
 8008714:	08012604 	.word	0x08012604

08008718 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8008718:	b480      	push	{r7}
 800871a:	b085      	sub	sp, #20
 800871c:	af00      	add	r7, sp, #0
 800871e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008720:	2300      	movs	r3, #0
 8008722:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8008724:	687b      	ldr	r3, [r7, #4]
 8008726:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008728:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	699b      	ldr	r3, [r3, #24]
 800872e:	2b00      	cmp	r3, #0
 8008730:	d11f      	bne.n	8008772 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8008732:	68bb      	ldr	r3, [r7, #8]
 8008734:	2b03      	cmp	r3, #3
 8008736:	d855      	bhi.n	80087e4 <DMA_CheckFifoParam+0xcc>
 8008738:	a201      	add	r2, pc, #4	; (adr r2, 8008740 <DMA_CheckFifoParam+0x28>)
 800873a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800873e:	bf00      	nop
 8008740:	08008751 	.word	0x08008751
 8008744:	08008763 	.word	0x08008763
 8008748:	08008751 	.word	0x08008751
 800874c:	080087e5 	.word	0x080087e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008754:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8008758:	2b00      	cmp	r3, #0
 800875a:	d045      	beq.n	80087e8 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800875c:	2301      	movs	r3, #1
 800875e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008760:	e042      	b.n	80087e8 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008766:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800876a:	d13f      	bne.n	80087ec <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800876c:	2301      	movs	r3, #1
 800876e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8008770:	e03c      	b.n	80087ec <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	699b      	ldr	r3, [r3, #24]
 8008776:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800877a:	d121      	bne.n	80087c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800877c:	68bb      	ldr	r3, [r7, #8]
 800877e:	2b03      	cmp	r3, #3
 8008780:	d836      	bhi.n	80087f0 <DMA_CheckFifoParam+0xd8>
 8008782:	a201      	add	r2, pc, #4	; (adr r2, 8008788 <DMA_CheckFifoParam+0x70>)
 8008784:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008788:	08008799 	.word	0x08008799
 800878c:	0800879f 	.word	0x0800879f
 8008790:	08008799 	.word	0x08008799
 8008794:	080087b1 	.word	0x080087b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8008798:	2301      	movs	r3, #1
 800879a:	73fb      	strb	r3, [r7, #15]
      break;
 800879c:	e02f      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d024      	beq.n	80087f4 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80087ae:	e021      	b.n	80087f4 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087b4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80087b8:	d11e      	bne.n	80087f8 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80087ba:	2301      	movs	r3, #1
 80087bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80087be:	e01b      	b.n	80087f8 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80087c0:	68bb      	ldr	r3, [r7, #8]
 80087c2:	2b02      	cmp	r3, #2
 80087c4:	d902      	bls.n	80087cc <DMA_CheckFifoParam+0xb4>
 80087c6:	2b03      	cmp	r3, #3
 80087c8:	d003      	beq.n	80087d2 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80087ca:	e018      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	73fb      	strb	r3, [r7, #15]
      break;
 80087d0:	e015      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80087d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80087da:	2b00      	cmp	r3, #0
 80087dc:	d00e      	beq.n	80087fc <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 80087de:	2301      	movs	r3, #1
 80087e0:	73fb      	strb	r3, [r7, #15]
      break;
 80087e2:	e00b      	b.n	80087fc <DMA_CheckFifoParam+0xe4>
      break;
 80087e4:	bf00      	nop
 80087e6:	e00a      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      break;
 80087e8:	bf00      	nop
 80087ea:	e008      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      break;
 80087ec:	bf00      	nop
 80087ee:	e006      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      break;
 80087f0:	bf00      	nop
 80087f2:	e004      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      break;
 80087f4:	bf00      	nop
 80087f6:	e002      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      break;   
 80087f8:	bf00      	nop
 80087fa:	e000      	b.n	80087fe <DMA_CheckFifoParam+0xe6>
      break;
 80087fc:	bf00      	nop
    }
  } 
  
  return status; 
 80087fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8008800:	4618      	mov	r0, r3
 8008802:	3714      	adds	r7, #20
 8008804:	46bd      	mov	sp, r7
 8008806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800880a:	4770      	bx	lr

0800880c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800880c:	b480      	push	{r7}
 800880e:	b089      	sub	sp, #36	; 0x24
 8008810:	af00      	add	r7, sp, #0
 8008812:	6078      	str	r0, [r7, #4]
 8008814:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008816:	2300      	movs	r3, #0
 8008818:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800881a:	2300      	movs	r3, #0
 800881c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800881e:	2300      	movs	r3, #0
 8008820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008822:	2300      	movs	r3, #0
 8008824:	61fb      	str	r3, [r7, #28]
 8008826:	e16b      	b.n	8008b00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008828:	2201      	movs	r2, #1
 800882a:	69fb      	ldr	r3, [r7, #28]
 800882c:	fa02 f303 	lsl.w	r3, r2, r3
 8008830:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8008832:	683b      	ldr	r3, [r7, #0]
 8008834:	681b      	ldr	r3, [r3, #0]
 8008836:	697a      	ldr	r2, [r7, #20]
 8008838:	4013      	ands	r3, r2
 800883a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800883c:	693a      	ldr	r2, [r7, #16]
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	429a      	cmp	r2, r3
 8008842:	f040 815a 	bne.w	8008afa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8008846:	683b      	ldr	r3, [r7, #0]
 8008848:	685b      	ldr	r3, [r3, #4]
 800884a:	2b02      	cmp	r3, #2
 800884c:	d003      	beq.n	8008856 <HAL_GPIO_Init+0x4a>
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	2b12      	cmp	r3, #18
 8008854:	d123      	bne.n	800889e <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008856:	69fb      	ldr	r3, [r7, #28]
 8008858:	08da      	lsrs	r2, r3, #3
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	3208      	adds	r2, #8
 800885e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008862:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	f003 0307 	and.w	r3, r3, #7
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	220f      	movs	r2, #15
 800886e:	fa02 f303 	lsl.w	r3, r2, r3
 8008872:	43db      	mvns	r3, r3
 8008874:	69ba      	ldr	r2, [r7, #24]
 8008876:	4013      	ands	r3, r2
 8008878:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	691a      	ldr	r2, [r3, #16]
 800887e:	69fb      	ldr	r3, [r7, #28]
 8008880:	f003 0307 	and.w	r3, r3, #7
 8008884:	009b      	lsls	r3, r3, #2
 8008886:	fa02 f303 	lsl.w	r3, r2, r3
 800888a:	69ba      	ldr	r2, [r7, #24]
 800888c:	4313      	orrs	r3, r2
 800888e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	08da      	lsrs	r2, r3, #3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	3208      	adds	r2, #8
 8008898:	69b9      	ldr	r1, [r7, #24]
 800889a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80088a4:	69fb      	ldr	r3, [r7, #28]
 80088a6:	005b      	lsls	r3, r3, #1
 80088a8:	2203      	movs	r2, #3
 80088aa:	fa02 f303 	lsl.w	r3, r2, r3
 80088ae:	43db      	mvns	r3, r3
 80088b0:	69ba      	ldr	r2, [r7, #24]
 80088b2:	4013      	ands	r3, r2
 80088b4:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80088b6:	683b      	ldr	r3, [r7, #0]
 80088b8:	685b      	ldr	r3, [r3, #4]
 80088ba:	f003 0203 	and.w	r2, r3, #3
 80088be:	69fb      	ldr	r3, [r7, #28]
 80088c0:	005b      	lsls	r3, r3, #1
 80088c2:	fa02 f303 	lsl.w	r3, r2, r3
 80088c6:	69ba      	ldr	r2, [r7, #24]
 80088c8:	4313      	orrs	r3, r2
 80088ca:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	69ba      	ldr	r2, [r7, #24]
 80088d0:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	685b      	ldr	r3, [r3, #4]
 80088d6:	2b01      	cmp	r3, #1
 80088d8:	d00b      	beq.n	80088f2 <HAL_GPIO_Init+0xe6>
 80088da:	683b      	ldr	r3, [r7, #0]
 80088dc:	685b      	ldr	r3, [r3, #4]
 80088de:	2b02      	cmp	r3, #2
 80088e0:	d007      	beq.n	80088f2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80088e2:	683b      	ldr	r3, [r7, #0]
 80088e4:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80088e6:	2b11      	cmp	r3, #17
 80088e8:	d003      	beq.n	80088f2 <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80088ea:	683b      	ldr	r3, [r7, #0]
 80088ec:	685b      	ldr	r3, [r3, #4]
 80088ee:	2b12      	cmp	r3, #18
 80088f0:	d130      	bne.n	8008954 <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	689b      	ldr	r3, [r3, #8]
 80088f6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80088f8:	69fb      	ldr	r3, [r7, #28]
 80088fa:	005b      	lsls	r3, r3, #1
 80088fc:	2203      	movs	r2, #3
 80088fe:	fa02 f303 	lsl.w	r3, r2, r3
 8008902:	43db      	mvns	r3, r3
 8008904:	69ba      	ldr	r2, [r7, #24]
 8008906:	4013      	ands	r3, r2
 8008908:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800890a:	683b      	ldr	r3, [r7, #0]
 800890c:	68da      	ldr	r2, [r3, #12]
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	005b      	lsls	r3, r3, #1
 8008912:	fa02 f303 	lsl.w	r3, r2, r3
 8008916:	69ba      	ldr	r2, [r7, #24]
 8008918:	4313      	orrs	r3, r2
 800891a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	69ba      	ldr	r2, [r7, #24]
 8008920:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	685b      	ldr	r3, [r3, #4]
 8008926:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8008928:	2201      	movs	r2, #1
 800892a:	69fb      	ldr	r3, [r7, #28]
 800892c:	fa02 f303 	lsl.w	r3, r2, r3
 8008930:	43db      	mvns	r3, r3
 8008932:	69ba      	ldr	r2, [r7, #24]
 8008934:	4013      	ands	r3, r2
 8008936:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	685b      	ldr	r3, [r3, #4]
 800893c:	091b      	lsrs	r3, r3, #4
 800893e:	f003 0201 	and.w	r2, r3, #1
 8008942:	69fb      	ldr	r3, [r7, #28]
 8008944:	fa02 f303 	lsl.w	r3, r2, r3
 8008948:	69ba      	ldr	r2, [r7, #24]
 800894a:	4313      	orrs	r3, r2
 800894c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	69ba      	ldr	r2, [r7, #24]
 8008952:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	68db      	ldr	r3, [r3, #12]
 8008958:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800895a:	69fb      	ldr	r3, [r7, #28]
 800895c:	005b      	lsls	r3, r3, #1
 800895e:	2203      	movs	r2, #3
 8008960:	fa02 f303 	lsl.w	r3, r2, r3
 8008964:	43db      	mvns	r3, r3
 8008966:	69ba      	ldr	r2, [r7, #24]
 8008968:	4013      	ands	r3, r2
 800896a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800896c:	683b      	ldr	r3, [r7, #0]
 800896e:	689a      	ldr	r2, [r3, #8]
 8008970:	69fb      	ldr	r3, [r7, #28]
 8008972:	005b      	lsls	r3, r3, #1
 8008974:	fa02 f303 	lsl.w	r3, r2, r3
 8008978:	69ba      	ldr	r2, [r7, #24]
 800897a:	4313      	orrs	r3, r2
 800897c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800897e:	687b      	ldr	r3, [r7, #4]
 8008980:	69ba      	ldr	r2, [r7, #24]
 8008982:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8008984:	683b      	ldr	r3, [r7, #0]
 8008986:	685b      	ldr	r3, [r3, #4]
 8008988:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800898c:	2b00      	cmp	r3, #0
 800898e:	f000 80b4 	beq.w	8008afa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8008992:	2300      	movs	r3, #0
 8008994:	60fb      	str	r3, [r7, #12]
 8008996:	4b5f      	ldr	r3, [pc, #380]	; (8008b14 <HAL_GPIO_Init+0x308>)
 8008998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800899a:	4a5e      	ldr	r2, [pc, #376]	; (8008b14 <HAL_GPIO_Init+0x308>)
 800899c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80089a0:	6453      	str	r3, [r2, #68]	; 0x44
 80089a2:	4b5c      	ldr	r3, [pc, #368]	; (8008b14 <HAL_GPIO_Init+0x308>)
 80089a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80089aa:	60fb      	str	r3, [r7, #12]
 80089ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80089ae:	4a5a      	ldr	r2, [pc, #360]	; (8008b18 <HAL_GPIO_Init+0x30c>)
 80089b0:	69fb      	ldr	r3, [r7, #28]
 80089b2:	089b      	lsrs	r3, r3, #2
 80089b4:	3302      	adds	r3, #2
 80089b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80089ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80089bc:	69fb      	ldr	r3, [r7, #28]
 80089be:	f003 0303 	and.w	r3, r3, #3
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	220f      	movs	r2, #15
 80089c6:	fa02 f303 	lsl.w	r3, r2, r3
 80089ca:	43db      	mvns	r3, r3
 80089cc:	69ba      	ldr	r2, [r7, #24]
 80089ce:	4013      	ands	r3, r2
 80089d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	4a51      	ldr	r2, [pc, #324]	; (8008b1c <HAL_GPIO_Init+0x310>)
 80089d6:	4293      	cmp	r3, r2
 80089d8:	d02b      	beq.n	8008a32 <HAL_GPIO_Init+0x226>
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	4a50      	ldr	r2, [pc, #320]	; (8008b20 <HAL_GPIO_Init+0x314>)
 80089de:	4293      	cmp	r3, r2
 80089e0:	d025      	beq.n	8008a2e <HAL_GPIO_Init+0x222>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	4a4f      	ldr	r2, [pc, #316]	; (8008b24 <HAL_GPIO_Init+0x318>)
 80089e6:	4293      	cmp	r3, r2
 80089e8:	d01f      	beq.n	8008a2a <HAL_GPIO_Init+0x21e>
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	4a4e      	ldr	r2, [pc, #312]	; (8008b28 <HAL_GPIO_Init+0x31c>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d019      	beq.n	8008a26 <HAL_GPIO_Init+0x21a>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	4a4d      	ldr	r2, [pc, #308]	; (8008b2c <HAL_GPIO_Init+0x320>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d013      	beq.n	8008a22 <HAL_GPIO_Init+0x216>
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	4a4c      	ldr	r2, [pc, #304]	; (8008b30 <HAL_GPIO_Init+0x324>)
 80089fe:	4293      	cmp	r3, r2
 8008a00:	d00d      	beq.n	8008a1e <HAL_GPIO_Init+0x212>
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	4a4b      	ldr	r2, [pc, #300]	; (8008b34 <HAL_GPIO_Init+0x328>)
 8008a06:	4293      	cmp	r3, r2
 8008a08:	d007      	beq.n	8008a1a <HAL_GPIO_Init+0x20e>
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a4a      	ldr	r2, [pc, #296]	; (8008b38 <HAL_GPIO_Init+0x32c>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d101      	bne.n	8008a16 <HAL_GPIO_Init+0x20a>
 8008a12:	2307      	movs	r3, #7
 8008a14:	e00e      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a16:	2308      	movs	r3, #8
 8008a18:	e00c      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a1a:	2306      	movs	r3, #6
 8008a1c:	e00a      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a1e:	2305      	movs	r3, #5
 8008a20:	e008      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a22:	2304      	movs	r3, #4
 8008a24:	e006      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a26:	2303      	movs	r3, #3
 8008a28:	e004      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a2a:	2302      	movs	r3, #2
 8008a2c:	e002      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a2e:	2301      	movs	r3, #1
 8008a30:	e000      	b.n	8008a34 <HAL_GPIO_Init+0x228>
 8008a32:	2300      	movs	r3, #0
 8008a34:	69fa      	ldr	r2, [r7, #28]
 8008a36:	f002 0203 	and.w	r2, r2, #3
 8008a3a:	0092      	lsls	r2, r2, #2
 8008a3c:	4093      	lsls	r3, r2
 8008a3e:	69ba      	ldr	r2, [r7, #24]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008a44:	4934      	ldr	r1, [pc, #208]	; (8008b18 <HAL_GPIO_Init+0x30c>)
 8008a46:	69fb      	ldr	r3, [r7, #28]
 8008a48:	089b      	lsrs	r3, r3, #2
 8008a4a:	3302      	adds	r3, #2
 8008a4c:	69ba      	ldr	r2, [r7, #24]
 8008a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008a52:	4b3a      	ldr	r3, [pc, #232]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a58:	693b      	ldr	r3, [r7, #16]
 8008a5a:	43db      	mvns	r3, r3
 8008a5c:	69ba      	ldr	r2, [r7, #24]
 8008a5e:	4013      	ands	r3, r2
 8008a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8008a62:	683b      	ldr	r3, [r7, #0]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d003      	beq.n	8008a76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008a6e:	69ba      	ldr	r2, [r7, #24]
 8008a70:	693b      	ldr	r3, [r7, #16]
 8008a72:	4313      	orrs	r3, r2
 8008a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8008a76:	4a31      	ldr	r2, [pc, #196]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008a78:	69bb      	ldr	r3, [r7, #24]
 8008a7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008a7c:	4b2f      	ldr	r3, [pc, #188]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008a7e:	685b      	ldr	r3, [r3, #4]
 8008a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a82:	693b      	ldr	r3, [r7, #16]
 8008a84:	43db      	mvns	r3, r3
 8008a86:	69ba      	ldr	r2, [r7, #24]
 8008a88:	4013      	ands	r3, r2
 8008a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	685b      	ldr	r3, [r3, #4]
 8008a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008a94:	2b00      	cmp	r3, #0
 8008a96:	d003      	beq.n	8008aa0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8008a98:	69ba      	ldr	r2, [r7, #24]
 8008a9a:	693b      	ldr	r3, [r7, #16]
 8008a9c:	4313      	orrs	r3, r2
 8008a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8008aa0:	4a26      	ldr	r2, [pc, #152]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8008aa6:	4b25      	ldr	r3, [pc, #148]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008aa8:	689b      	ldr	r3, [r3, #8]
 8008aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	43db      	mvns	r3, r3
 8008ab0:	69ba      	ldr	r2, [r7, #24]
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008ab6:	683b      	ldr	r3, [r7, #0]
 8008ab8:	685b      	ldr	r3, [r3, #4]
 8008aba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d003      	beq.n	8008aca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8008ac2:	69ba      	ldr	r2, [r7, #24]
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	4313      	orrs	r3, r2
 8008ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008aca:	4a1c      	ldr	r2, [pc, #112]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008acc:	69bb      	ldr	r3, [r7, #24]
 8008ace:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008ad0:	4b1a      	ldr	r3, [pc, #104]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008ad2:	68db      	ldr	r3, [r3, #12]
 8008ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008ad6:	693b      	ldr	r3, [r7, #16]
 8008ad8:	43db      	mvns	r3, r3
 8008ada:	69ba      	ldr	r2, [r7, #24]
 8008adc:	4013      	ands	r3, r2
 8008ade:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008ae0:	683b      	ldr	r3, [r7, #0]
 8008ae2:	685b      	ldr	r3, [r3, #4]
 8008ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d003      	beq.n	8008af4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008aec:	69ba      	ldr	r2, [r7, #24]
 8008aee:	693b      	ldr	r3, [r7, #16]
 8008af0:	4313      	orrs	r3, r2
 8008af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008af4:	4a11      	ldr	r2, [pc, #68]	; (8008b3c <HAL_GPIO_Init+0x330>)
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	3301      	adds	r3, #1
 8008afe:	61fb      	str	r3, [r7, #28]
 8008b00:	69fb      	ldr	r3, [r7, #28]
 8008b02:	2b0f      	cmp	r3, #15
 8008b04:	f67f ae90 	bls.w	8008828 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008b08:	bf00      	nop
 8008b0a:	3724      	adds	r7, #36	; 0x24
 8008b0c:	46bd      	mov	sp, r7
 8008b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b12:	4770      	bx	lr
 8008b14:	40023800 	.word	0x40023800
 8008b18:	40013800 	.word	0x40013800
 8008b1c:	40020000 	.word	0x40020000
 8008b20:	40020400 	.word	0x40020400
 8008b24:	40020800 	.word	0x40020800
 8008b28:	40020c00 	.word	0x40020c00
 8008b2c:	40021000 	.word	0x40021000
 8008b30:	40021400 	.word	0x40021400
 8008b34:	40021800 	.word	0x40021800
 8008b38:	40021c00 	.word	0x40021c00
 8008b3c:	40013c00 	.word	0x40013c00

08008b40 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008b40:	b480      	push	{r7}
 8008b42:	b085      	sub	sp, #20
 8008b44:	af00      	add	r7, sp, #0
 8008b46:	6078      	str	r0, [r7, #4]
 8008b48:	460b      	mov	r3, r1
 8008b4a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	691a      	ldr	r2, [r3, #16]
 8008b50:	887b      	ldrh	r3, [r7, #2]
 8008b52:	4013      	ands	r3, r2
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d002      	beq.n	8008b5e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008b58:	2301      	movs	r3, #1
 8008b5a:	73fb      	strb	r3, [r7, #15]
 8008b5c:	e001      	b.n	8008b62 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008b5e:	2300      	movs	r3, #0
 8008b60:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008b62:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	3714      	adds	r7, #20
 8008b68:	46bd      	mov	sp, r7
 8008b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b6e:	4770      	bx	lr

08008b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008b70:	b480      	push	{r7}
 8008b72:	b083      	sub	sp, #12
 8008b74:	af00      	add	r7, sp, #0
 8008b76:	6078      	str	r0, [r7, #4]
 8008b78:	460b      	mov	r3, r1
 8008b7a:	807b      	strh	r3, [r7, #2]
 8008b7c:	4613      	mov	r3, r2
 8008b7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008b80:	787b      	ldrb	r3, [r7, #1]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d003      	beq.n	8008b8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008b86:	887a      	ldrh	r2, [r7, #2]
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008b8c:	e003      	b.n	8008b96 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008b8e:	887b      	ldrh	r3, [r7, #2]
 8008b90:	041a      	lsls	r2, r3, #16
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	619a      	str	r2, [r3, #24]
}
 8008b96:	bf00      	nop
 8008b98:	370c      	adds	r7, #12
 8008b9a:	46bd      	mov	sp, r7
 8008b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ba0:	4770      	bx	lr
	...

08008ba4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d101      	bne.n	8008bb6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008bb2:	2301      	movs	r3, #1
 8008bb4:	e10f      	b.n	8008dd6 <HAL_I2C_Init+0x232>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008bbc:	b2db      	uxtb	r3, r3
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d106      	bne.n	8008bd0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8008bca:	6878      	ldr	r0, [r7, #4]
 8008bcc:	f7fe fdc8 	bl	8007760 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	2224      	movs	r2, #36	; 0x24
 8008bd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	681a      	ldr	r2, [r3, #0]
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	f022 0201 	bic.w	r2, r2, #1
 8008be6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008be8:	f002 fcd4 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 8008bec:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	685b      	ldr	r3, [r3, #4]
 8008bf2:	4a7b      	ldr	r2, [pc, #492]	; (8008de0 <HAL_I2C_Init+0x23c>)
 8008bf4:	4293      	cmp	r3, r2
 8008bf6:	d807      	bhi.n	8008c08 <HAL_I2C_Init+0x64>
 8008bf8:	68fb      	ldr	r3, [r7, #12]
 8008bfa:	4a7a      	ldr	r2, [pc, #488]	; (8008de4 <HAL_I2C_Init+0x240>)
 8008bfc:	4293      	cmp	r3, r2
 8008bfe:	bf94      	ite	ls
 8008c00:	2301      	movls	r3, #1
 8008c02:	2300      	movhi	r3, #0
 8008c04:	b2db      	uxtb	r3, r3
 8008c06:	e006      	b.n	8008c16 <HAL_I2C_Init+0x72>
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	4a77      	ldr	r2, [pc, #476]	; (8008de8 <HAL_I2C_Init+0x244>)
 8008c0c:	4293      	cmp	r3, r2
 8008c0e:	bf94      	ite	ls
 8008c10:	2301      	movls	r3, #1
 8008c12:	2300      	movhi	r3, #0
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d001      	beq.n	8008c1e <HAL_I2C_Init+0x7a>
  {
    return HAL_ERROR;
 8008c1a:	2301      	movs	r3, #1
 8008c1c:	e0db      	b.n	8008dd6 <HAL_I2C_Init+0x232>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008c1e:	68fb      	ldr	r3, [r7, #12]
 8008c20:	4a72      	ldr	r2, [pc, #456]	; (8008dec <HAL_I2C_Init+0x248>)
 8008c22:	fba2 2303 	umull	r2, r3, r2, r3
 8008c26:	0c9b      	lsrs	r3, r3, #18
 8008c28:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	685b      	ldr	r3, [r3, #4]
 8008c30:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	430a      	orrs	r2, r1
 8008c3c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	6a1b      	ldr	r3, [r3, #32]
 8008c44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008c48:	687b      	ldr	r3, [r7, #4]
 8008c4a:	685b      	ldr	r3, [r3, #4]
 8008c4c:	4a64      	ldr	r2, [pc, #400]	; (8008de0 <HAL_I2C_Init+0x23c>)
 8008c4e:	4293      	cmp	r3, r2
 8008c50:	d802      	bhi.n	8008c58 <HAL_I2C_Init+0xb4>
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	3301      	adds	r3, #1
 8008c56:	e009      	b.n	8008c6c <HAL_I2C_Init+0xc8>
 8008c58:	68bb      	ldr	r3, [r7, #8]
 8008c5a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008c5e:	fb02 f303 	mul.w	r3, r2, r3
 8008c62:	4a63      	ldr	r2, [pc, #396]	; (8008df0 <HAL_I2C_Init+0x24c>)
 8008c64:	fba2 2303 	umull	r2, r3, r2, r3
 8008c68:	099b      	lsrs	r3, r3, #6
 8008c6a:	3301      	adds	r3, #1
 8008c6c:	687a      	ldr	r2, [r7, #4]
 8008c6e:	6812      	ldr	r2, [r2, #0]
 8008c70:	430b      	orrs	r3, r1
 8008c72:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	681b      	ldr	r3, [r3, #0]
 8008c78:	69db      	ldr	r3, [r3, #28]
 8008c7a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8008c7e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	685b      	ldr	r3, [r3, #4]
 8008c86:	4956      	ldr	r1, [pc, #344]	; (8008de0 <HAL_I2C_Init+0x23c>)
 8008c88:	428b      	cmp	r3, r1
 8008c8a:	d80d      	bhi.n	8008ca8 <HAL_I2C_Init+0x104>
 8008c8c:	68fb      	ldr	r3, [r7, #12]
 8008c8e:	1e59      	subs	r1, r3, #1
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	005b      	lsls	r3, r3, #1
 8008c96:	fbb1 f3f3 	udiv	r3, r1, r3
 8008c9a:	3301      	adds	r3, #1
 8008c9c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008ca0:	2b04      	cmp	r3, #4
 8008ca2:	bf38      	it	cc
 8008ca4:	2304      	movcc	r3, #4
 8008ca6:	e04f      	b.n	8008d48 <HAL_I2C_Init+0x1a4>
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	689b      	ldr	r3, [r3, #8]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d111      	bne.n	8008cd4 <HAL_I2C_Init+0x130>
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	1e58      	subs	r0, r3, #1
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	6859      	ldr	r1, [r3, #4]
 8008cb8:	460b      	mov	r3, r1
 8008cba:	005b      	lsls	r3, r3, #1
 8008cbc:	440b      	add	r3, r1
 8008cbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8008cc2:	3301      	adds	r3, #1
 8008cc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	bf0c      	ite	eq
 8008ccc:	2301      	moveq	r3, #1
 8008cce:	2300      	movne	r3, #0
 8008cd0:	b2db      	uxtb	r3, r3
 8008cd2:	e012      	b.n	8008cfa <HAL_I2C_Init+0x156>
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	1e58      	subs	r0, r3, #1
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6859      	ldr	r1, [r3, #4]
 8008cdc:	460b      	mov	r3, r1
 8008cde:	009b      	lsls	r3, r3, #2
 8008ce0:	440b      	add	r3, r1
 8008ce2:	0099      	lsls	r1, r3, #2
 8008ce4:	440b      	add	r3, r1
 8008ce6:	fbb0 f3f3 	udiv	r3, r0, r3
 8008cea:	3301      	adds	r3, #1
 8008cec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	bf0c      	ite	eq
 8008cf4:	2301      	moveq	r3, #1
 8008cf6:	2300      	movne	r3, #0
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d001      	beq.n	8008d02 <HAL_I2C_Init+0x15e>
 8008cfe:	2301      	movs	r3, #1
 8008d00:	e022      	b.n	8008d48 <HAL_I2C_Init+0x1a4>
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	689b      	ldr	r3, [r3, #8]
 8008d06:	2b00      	cmp	r3, #0
 8008d08:	d10e      	bne.n	8008d28 <HAL_I2C_Init+0x184>
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	1e58      	subs	r0, r3, #1
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	6859      	ldr	r1, [r3, #4]
 8008d12:	460b      	mov	r3, r1
 8008d14:	005b      	lsls	r3, r3, #1
 8008d16:	440b      	add	r3, r1
 8008d18:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d1c:	3301      	adds	r3, #1
 8008d1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008d26:	e00f      	b.n	8008d48 <HAL_I2C_Init+0x1a4>
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	1e58      	subs	r0, r3, #1
 8008d2c:	687b      	ldr	r3, [r7, #4]
 8008d2e:	6859      	ldr	r1, [r3, #4]
 8008d30:	460b      	mov	r3, r1
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	440b      	add	r3, r1
 8008d36:	0099      	lsls	r1, r3, #2
 8008d38:	440b      	add	r3, r1
 8008d3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8008d3e:	3301      	adds	r3, #1
 8008d40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008d44:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008d48:	6879      	ldr	r1, [r7, #4]
 8008d4a:	6809      	ldr	r1, [r1, #0]
 8008d4c:	4313      	orrs	r3, r2
 8008d4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	69da      	ldr	r2, [r3, #28]
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	6a1b      	ldr	r3, [r3, #32]
 8008d62:	431a      	orrs	r2, r3
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8008d76:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008d7a:	687a      	ldr	r2, [r7, #4]
 8008d7c:	6911      	ldr	r1, [r2, #16]
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	68d2      	ldr	r2, [r2, #12]
 8008d82:	4311      	orrs	r1, r2
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	6812      	ldr	r2, [r2, #0]
 8008d88:	430b      	orrs	r3, r1
 8008d8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	68db      	ldr	r3, [r3, #12]
 8008d92:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8008d96:	687b      	ldr	r3, [r7, #4]
 8008d98:	695a      	ldr	r2, [r3, #20]
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	431a      	orrs	r2, r3
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	681b      	ldr	r3, [r3, #0]
 8008da4:	430a      	orrs	r2, r1
 8008da6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	681a      	ldr	r2, [r3, #0]
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f042 0201 	orr.w	r2, r2, #1
 8008db6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	2220      	movs	r2, #32
 8008dc2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	2200      	movs	r2, #0
 8008dca:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008dd4:	2300      	movs	r3, #0
}
 8008dd6:	4618      	mov	r0, r3
 8008dd8:	3710      	adds	r7, #16
 8008dda:	46bd      	mov	sp, r7
 8008ddc:	bd80      	pop	{r7, pc}
 8008dde:	bf00      	nop
 8008de0:	000186a0 	.word	0x000186a0
 8008de4:	001e847f 	.word	0x001e847f
 8008de8:	003d08ff 	.word	0x003d08ff
 8008dec:	431bde83 	.word	0x431bde83
 8008df0:	10624dd3 	.word	0x10624dd3

08008df4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b088      	sub	sp, #32
 8008df8:	af02      	add	r7, sp, #8
 8008dfa:	60f8      	str	r0, [r7, #12]
 8008dfc:	607a      	str	r2, [r7, #4]
 8008dfe:	461a      	mov	r2, r3
 8008e00:	460b      	mov	r3, r1
 8008e02:	817b      	strh	r3, [r7, #10]
 8008e04:	4613      	mov	r3, r2
 8008e06:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008e08:	f7ff f828 	bl	8007e5c <HAL_GetTick>
 8008e0c:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008e14:	b2db      	uxtb	r3, r3
 8008e16:	2b20      	cmp	r3, #32
 8008e18:	f040 80e0 	bne.w	8008fdc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008e1c:	697b      	ldr	r3, [r7, #20]
 8008e1e:	9300      	str	r3, [sp, #0]
 8008e20:	2319      	movs	r3, #25
 8008e22:	2201      	movs	r2, #1
 8008e24:	4970      	ldr	r1, [pc, #448]	; (8008fe8 <HAL_I2C_Master_Transmit+0x1f4>)
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f000 fef4 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d001      	beq.n	8008e36 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8008e32:	2302      	movs	r3, #2
 8008e34:	e0d3      	b.n	8008fde <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008e3c:	2b01      	cmp	r3, #1
 8008e3e:	d101      	bne.n	8008e44 <HAL_I2C_Master_Transmit+0x50>
 8008e40:	2302      	movs	r3, #2
 8008e42:	e0cc      	b.n	8008fde <HAL_I2C_Master_Transmit+0x1ea>
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	2201      	movs	r2, #1
 8008e48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008e4c:	68fb      	ldr	r3, [r7, #12]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	f003 0301 	and.w	r3, r3, #1
 8008e56:	2b01      	cmp	r3, #1
 8008e58:	d007      	beq.n	8008e6a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f042 0201 	orr.w	r2, r2, #1
 8008e68:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	681a      	ldr	r2, [r3, #0]
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	681b      	ldr	r3, [r3, #0]
 8008e74:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008e78:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	2221      	movs	r2, #33	; 0x21
 8008e7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8008e82:	68fb      	ldr	r3, [r7, #12]
 8008e84:	2210      	movs	r2, #16
 8008e86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	2200      	movs	r2, #0
 8008e8e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	687a      	ldr	r2, [r7, #4]
 8008e94:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	893a      	ldrh	r2, [r7, #8]
 8008e9a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008ea0:	b29a      	uxth	r2, r3
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	4a50      	ldr	r2, [pc, #320]	; (8008fec <HAL_I2C_Master_Transmit+0x1f8>)
 8008eaa:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8008eac:	8979      	ldrh	r1, [r7, #10]
 8008eae:	697b      	ldr	r3, [r7, #20]
 8008eb0:	6a3a      	ldr	r2, [r7, #32]
 8008eb2:	68f8      	ldr	r0, [r7, #12]
 8008eb4:	f000 fcde 	bl	8009874 <I2C_MasterRequestWrite>
 8008eb8:	4603      	mov	r3, r0
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d001      	beq.n	8008ec2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8008ebe:	2301      	movs	r3, #1
 8008ec0:	e08d      	b.n	8008fde <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	613b      	str	r3, [r7, #16]
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	695b      	ldr	r3, [r3, #20]
 8008ecc:	613b      	str	r3, [r7, #16]
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	699b      	ldr	r3, [r3, #24]
 8008ed4:	613b      	str	r3, [r7, #16]
 8008ed6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8008ed8:	e066      	b.n	8008fa8 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008eda:	697a      	ldr	r2, [r7, #20]
 8008edc:	6a39      	ldr	r1, [r7, #32]
 8008ede:	68f8      	ldr	r0, [r7, #12]
 8008ee0:	f000 ff6e 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008ee4:	4603      	mov	r3, r0
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d00d      	beq.n	8008f06 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008eee:	2b04      	cmp	r3, #4
 8008ef0:	d107      	bne.n	8008f02 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	681a      	ldr	r2, [r3, #0]
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008f00:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008f02:	2301      	movs	r3, #1
 8008f04:	e06b      	b.n	8008fde <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f0a:	781a      	ldrb	r2, [r3, #0]
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f16:	1c5a      	adds	r2, r3, #1
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f20:	b29b      	uxth	r3, r3
 8008f22:	3b01      	subs	r3, #1
 8008f24:	b29a      	uxth	r2, r3
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f2e:	3b01      	subs	r3, #1
 8008f30:	b29a      	uxth	r2, r3
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	695b      	ldr	r3, [r3, #20]
 8008f3c:	f003 0304 	and.w	r3, r3, #4
 8008f40:	2b04      	cmp	r3, #4
 8008f42:	d11b      	bne.n	8008f7c <HAL_I2C_Master_Transmit+0x188>
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f48:	2b00      	cmp	r3, #0
 8008f4a:	d017      	beq.n	8008f7c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f50:	781a      	ldrb	r2, [r3, #0]
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008f58:	68fb      	ldr	r3, [r7, #12]
 8008f5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008f5c:	1c5a      	adds	r2, r3, #1
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008f66:	b29b      	uxth	r3, r3
 8008f68:	3b01      	subs	r3, #1
 8008f6a:	b29a      	uxth	r2, r3
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8008f70:	68fb      	ldr	r3, [r7, #12]
 8008f72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008f74:	3b01      	subs	r3, #1
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008f7c:	697a      	ldr	r2, [r7, #20]
 8008f7e:	6a39      	ldr	r1, [r7, #32]
 8008f80:	68f8      	ldr	r0, [r7, #12]
 8008f82:	f000 ff5e 	bl	8009e42 <I2C_WaitOnBTFFlagUntilTimeout>
 8008f86:	4603      	mov	r3, r0
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d00d      	beq.n	8008fa8 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008f90:	2b04      	cmp	r3, #4
 8008f92:	d107      	bne.n	8008fa4 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	681a      	ldr	r2, [r3, #0]
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fa2:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8008fa4:	2301      	movs	r3, #1
 8008fa6:	e01a      	b.n	8008fde <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d194      	bne.n	8008eda <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008fb0:	68fb      	ldr	r3, [r7, #12]
 8008fb2:	681b      	ldr	r3, [r3, #0]
 8008fb4:	681a      	ldr	r2, [r3, #0]
 8008fb6:	68fb      	ldr	r3, [r7, #12]
 8008fb8:	681b      	ldr	r3, [r3, #0]
 8008fba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008fbe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008fc0:	68fb      	ldr	r3, [r7, #12]
 8008fc2:	2220      	movs	r2, #32
 8008fc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	2200      	movs	r2, #0
 8008fd4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	e000      	b.n	8008fde <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8008fdc:	2302      	movs	r3, #2
  }
}
 8008fde:	4618      	mov	r0, r3
 8008fe0:	3718      	adds	r7, #24
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	bd80      	pop	{r7, pc}
 8008fe6:	bf00      	nop
 8008fe8:	00100002 	.word	0x00100002
 8008fec:	ffff0000 	.word	0xffff0000

08008ff0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b088      	sub	sp, #32
 8008ff4:	af02      	add	r7, sp, #8
 8008ff6:	60f8      	str	r0, [r7, #12]
 8008ff8:	4608      	mov	r0, r1
 8008ffa:	4611      	mov	r1, r2
 8008ffc:	461a      	mov	r2, r3
 8008ffe:	4603      	mov	r3, r0
 8009000:	817b      	strh	r3, [r7, #10]
 8009002:	460b      	mov	r3, r1
 8009004:	813b      	strh	r3, [r7, #8]
 8009006:	4613      	mov	r3, r2
 8009008:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800900a:	f7fe ff27 	bl	8007e5c <HAL_GetTick>
 800900e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009016:	b2db      	uxtb	r3, r3
 8009018:	2b20      	cmp	r3, #32
 800901a:	f040 80d9 	bne.w	80091d0 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800901e:	697b      	ldr	r3, [r7, #20]
 8009020:	9300      	str	r3, [sp, #0]
 8009022:	2319      	movs	r3, #25
 8009024:	2201      	movs	r2, #1
 8009026:	496d      	ldr	r1, [pc, #436]	; (80091dc <HAL_I2C_Mem_Write+0x1ec>)
 8009028:	68f8      	ldr	r0, [r7, #12]
 800902a:	f000 fdf3 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 800902e:	4603      	mov	r3, r0
 8009030:	2b00      	cmp	r3, #0
 8009032:	d001      	beq.n	8009038 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8009034:	2302      	movs	r3, #2
 8009036:	e0cc      	b.n	80091d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800903e:	2b01      	cmp	r3, #1
 8009040:	d101      	bne.n	8009046 <HAL_I2C_Mem_Write+0x56>
 8009042:	2302      	movs	r3, #2
 8009044:	e0c5      	b.n	80091d2 <HAL_I2C_Mem_Write+0x1e2>
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	2201      	movs	r2, #1
 800904a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	681b      	ldr	r3, [r3, #0]
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	f003 0301 	and.w	r3, r3, #1
 8009058:	2b01      	cmp	r3, #1
 800905a:	d007      	beq.n	800906c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	681b      	ldr	r3, [r3, #0]
 8009060:	681a      	ldr	r2, [r3, #0]
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	f042 0201 	orr.w	r2, r2, #1
 800906a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	681a      	ldr	r2, [r3, #0]
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800907a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2221      	movs	r2, #33	; 0x21
 8009080:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2240      	movs	r2, #64	; 0x40
 8009088:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2200      	movs	r2, #0
 8009090:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6a3a      	ldr	r2, [r7, #32]
 8009096:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8009098:	68fb      	ldr	r3, [r7, #12]
 800909a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800909c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80090a2:	b29a      	uxth	r2, r3
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	4a4d      	ldr	r2, [pc, #308]	; (80091e0 <HAL_I2C_Mem_Write+0x1f0>)
 80090ac:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80090ae:	88f8      	ldrh	r0, [r7, #6]
 80090b0:	893a      	ldrh	r2, [r7, #8]
 80090b2:	8979      	ldrh	r1, [r7, #10]
 80090b4:	697b      	ldr	r3, [r7, #20]
 80090b6:	9301      	str	r3, [sp, #4]
 80090b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80090ba:	9300      	str	r3, [sp, #0]
 80090bc:	4603      	mov	r3, r0
 80090be:	68f8      	ldr	r0, [r7, #12]
 80090c0:	f000 fc4e 	bl	8009960 <I2C_RequestMemoryWrite>
 80090c4:	4603      	mov	r3, r0
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d052      	beq.n	8009170 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80090ca:	2301      	movs	r3, #1
 80090cc:	e081      	b.n	80091d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80090ce:	697a      	ldr	r2, [r7, #20]
 80090d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80090d2:	68f8      	ldr	r0, [r7, #12]
 80090d4:	f000 fe74 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 80090d8:	4603      	mov	r3, r0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d00d      	beq.n	80090fa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80090de:	68fb      	ldr	r3, [r7, #12]
 80090e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80090e2:	2b04      	cmp	r3, #4
 80090e4:	d107      	bne.n	80090f6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	681a      	ldr	r2, [r3, #0]
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80090f4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e06b      	b.n	80091d2 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80090fa:	68fb      	ldr	r3, [r7, #12]
 80090fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80090fe:	781a      	ldrb	r2, [r3, #0]
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800910a:	1c5a      	adds	r2, r3, #1
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8009110:	68fb      	ldr	r3, [r7, #12]
 8009112:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009114:	3b01      	subs	r3, #1
 8009116:	b29a      	uxth	r2, r3
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009120:	b29b      	uxth	r3, r3
 8009122:	3b01      	subs	r3, #1
 8009124:	b29a      	uxth	r2, r3
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800912a:	68fb      	ldr	r3, [r7, #12]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	695b      	ldr	r3, [r3, #20]
 8009130:	f003 0304 	and.w	r3, r3, #4
 8009134:	2b04      	cmp	r3, #4
 8009136:	d11b      	bne.n	8009170 <HAL_I2C_Mem_Write+0x180>
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800913c:	2b00      	cmp	r3, #0
 800913e:	d017      	beq.n	8009170 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8009140:	68fb      	ldr	r3, [r7, #12]
 8009142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009144:	781a      	ldrb	r2, [r3, #0]
 8009146:	68fb      	ldr	r3, [r7, #12]
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009150:	1c5a      	adds	r2, r3, #1
 8009152:	68fb      	ldr	r3, [r7, #12]
 8009154:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800915a:	3b01      	subs	r3, #1
 800915c:	b29a      	uxth	r2, r3
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009166:	b29b      	uxth	r3, r3
 8009168:	3b01      	subs	r3, #1
 800916a:	b29a      	uxth	r2, r3
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8009170:	68fb      	ldr	r3, [r7, #12]
 8009172:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009174:	2b00      	cmp	r3, #0
 8009176:	d1aa      	bne.n	80090ce <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009178:	697a      	ldr	r2, [r7, #20]
 800917a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800917c:	68f8      	ldr	r0, [r7, #12]
 800917e:	f000 fe60 	bl	8009e42 <I2C_WaitOnBTFFlagUntilTimeout>
 8009182:	4603      	mov	r3, r0
 8009184:	2b00      	cmp	r3, #0
 8009186:	d00d      	beq.n	80091a4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800918c:	2b04      	cmp	r3, #4
 800918e:	d107      	bne.n	80091a0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009190:	68fb      	ldr	r3, [r7, #12]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	681a      	ldr	r2, [r3, #0]
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800919e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80091a0:	2301      	movs	r3, #1
 80091a2:	e016      	b.n	80091d2 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	681a      	ldr	r2, [r3, #0]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091b2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	2220      	movs	r2, #32
 80091b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	2200      	movs	r2, #0
 80091c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	2200      	movs	r2, #0
 80091c8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80091cc:	2300      	movs	r3, #0
 80091ce:	e000      	b.n	80091d2 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80091d0:	2302      	movs	r3, #2
  }
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3718      	adds	r7, #24
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	00100002 	.word	0x00100002
 80091e0:	ffff0000 	.word	0xffff0000

080091e4 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80091e4:	b580      	push	{r7, lr}
 80091e6:	b08c      	sub	sp, #48	; 0x30
 80091e8:	af02      	add	r7, sp, #8
 80091ea:	60f8      	str	r0, [r7, #12]
 80091ec:	4608      	mov	r0, r1
 80091ee:	4611      	mov	r1, r2
 80091f0:	461a      	mov	r2, r3
 80091f2:	4603      	mov	r3, r0
 80091f4:	817b      	strh	r3, [r7, #10]
 80091f6:	460b      	mov	r3, r1
 80091f8:	813b      	strh	r3, [r7, #8]
 80091fa:	4613      	mov	r3, r2
 80091fc:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80091fe:	f7fe fe2d 	bl	8007e5c <HAL_GetTick>
 8009202:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2b20      	cmp	r3, #32
 800920e:	f040 8208 	bne.w	8009622 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009212:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009214:	9300      	str	r3, [sp, #0]
 8009216:	2319      	movs	r3, #25
 8009218:	2201      	movs	r2, #1
 800921a:	497b      	ldr	r1, [pc, #492]	; (8009408 <HAL_I2C_Mem_Read+0x224>)
 800921c:	68f8      	ldr	r0, [r7, #12]
 800921e:	f000 fcf9 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 8009222:	4603      	mov	r3, r0
 8009224:	2b00      	cmp	r3, #0
 8009226:	d001      	beq.n	800922c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8009228:	2302      	movs	r3, #2
 800922a:	e1fb      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009232:	2b01      	cmp	r3, #1
 8009234:	d101      	bne.n	800923a <HAL_I2C_Mem_Read+0x56>
 8009236:	2302      	movs	r3, #2
 8009238:	e1f4      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
 800923a:	68fb      	ldr	r3, [r7, #12]
 800923c:	2201      	movs	r2, #1
 800923e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009242:	68fb      	ldr	r3, [r7, #12]
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	f003 0301 	and.w	r3, r3, #1
 800924c:	2b01      	cmp	r3, #1
 800924e:	d007      	beq.n	8009260 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	681a      	ldr	r2, [r3, #0]
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	f042 0201 	orr.w	r2, r2, #1
 800925e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	681a      	ldr	r2, [r3, #0]
 8009266:	68fb      	ldr	r3, [r7, #12]
 8009268:	681b      	ldr	r3, [r3, #0]
 800926a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800926e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	2222      	movs	r2, #34	; 0x22
 8009274:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	2240      	movs	r2, #64	; 0x40
 800927c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8009280:	68fb      	ldr	r3, [r7, #12]
 8009282:	2200      	movs	r2, #0
 8009284:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800928a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8009290:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009296:	b29a      	uxth	r2, r3
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	4a5b      	ldr	r2, [pc, #364]	; (800940c <HAL_I2C_Mem_Read+0x228>)
 80092a0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80092a2:	88f8      	ldrh	r0, [r7, #6]
 80092a4:	893a      	ldrh	r2, [r7, #8]
 80092a6:	8979      	ldrh	r1, [r7, #10]
 80092a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092aa:	9301      	str	r3, [sp, #4]
 80092ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092ae:	9300      	str	r3, [sp, #0]
 80092b0:	4603      	mov	r3, r0
 80092b2:	68f8      	ldr	r0, [r7, #12]
 80092b4:	f000 fbde 	bl	8009a74 <I2C_RequestMemoryRead>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d001      	beq.n	80092c2 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80092be:	2301      	movs	r3, #1
 80092c0:	e1b0      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d113      	bne.n	80092f2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80092ca:	2300      	movs	r3, #0
 80092cc:	623b      	str	r3, [r7, #32]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	695b      	ldr	r3, [r3, #20]
 80092d4:	623b      	str	r3, [r7, #32]
 80092d6:	68fb      	ldr	r3, [r7, #12]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	699b      	ldr	r3, [r3, #24]
 80092dc:	623b      	str	r3, [r7, #32]
 80092de:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	681a      	ldr	r2, [r3, #0]
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80092ee:	601a      	str	r2, [r3, #0]
 80092f0:	e184      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80092f6:	2b01      	cmp	r3, #1
 80092f8:	d11b      	bne.n	8009332 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009308:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800930a:	2300      	movs	r3, #0
 800930c:	61fb      	str	r3, [r7, #28]
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	695b      	ldr	r3, [r3, #20]
 8009314:	61fb      	str	r3, [r7, #28]
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	699b      	ldr	r3, [r3, #24]
 800931c:	61fb      	str	r3, [r7, #28]
 800931e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	681b      	ldr	r3, [r3, #0]
 800932a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800932e:	601a      	str	r2, [r3, #0]
 8009330:	e164      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009336:	2b02      	cmp	r3, #2
 8009338:	d11b      	bne.n	8009372 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	681a      	ldr	r2, [r3, #0]
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009348:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	681a      	ldr	r2, [r3, #0]
 8009350:	68fb      	ldr	r3, [r7, #12]
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009358:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800935a:	2300      	movs	r3, #0
 800935c:	61bb      	str	r3, [r7, #24]
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	695b      	ldr	r3, [r3, #20]
 8009364:	61bb      	str	r3, [r7, #24]
 8009366:	68fb      	ldr	r3, [r7, #12]
 8009368:	681b      	ldr	r3, [r3, #0]
 800936a:	699b      	ldr	r3, [r3, #24]
 800936c:	61bb      	str	r3, [r7, #24]
 800936e:	69bb      	ldr	r3, [r7, #24]
 8009370:	e144      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009372:	2300      	movs	r3, #0
 8009374:	617b      	str	r3, [r7, #20]
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	695b      	ldr	r3, [r3, #20]
 800937c:	617b      	str	r3, [r7, #20]
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	699b      	ldr	r3, [r3, #24]
 8009384:	617b      	str	r3, [r7, #20]
 8009386:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8009388:	e138      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800938a:	68fb      	ldr	r3, [r7, #12]
 800938c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800938e:	2b03      	cmp	r3, #3
 8009390:	f200 80f1 	bhi.w	8009576 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009398:	2b01      	cmp	r3, #1
 800939a:	d123      	bne.n	80093e4 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800939c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800939e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80093a0:	68f8      	ldr	r0, [r7, #12]
 80093a2:	f000 fd8f 	bl	8009ec4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80093a6:	4603      	mov	r3, r0
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d001      	beq.n	80093b0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80093ac:	2301      	movs	r3, #1
 80093ae:	e139      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	691a      	ldr	r2, [r3, #16]
 80093b6:	68fb      	ldr	r3, [r7, #12]
 80093b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093ba:	b2d2      	uxtb	r2, r2
 80093bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c2:	1c5a      	adds	r2, r3, #1
 80093c4:	68fb      	ldr	r3, [r7, #12]
 80093c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093cc:	3b01      	subs	r3, #1
 80093ce:	b29a      	uxth	r2, r3
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80093d8:	b29b      	uxth	r3, r3
 80093da:	3b01      	subs	r3, #1
 80093dc:	b29a      	uxth	r2, r3
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	855a      	strh	r2, [r3, #42]	; 0x2a
 80093e2:	e10b      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80093e4:	68fb      	ldr	r3, [r7, #12]
 80093e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80093e8:	2b02      	cmp	r3, #2
 80093ea:	d14e      	bne.n	800948a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80093ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ee:	9300      	str	r3, [sp, #0]
 80093f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093f2:	2200      	movs	r2, #0
 80093f4:	4906      	ldr	r1, [pc, #24]	; (8009410 <HAL_I2C_Mem_Read+0x22c>)
 80093f6:	68f8      	ldr	r0, [r7, #12]
 80093f8:	f000 fc0c 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d008      	beq.n	8009414 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e10e      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
 8009406:	bf00      	nop
 8009408:	00100002 	.word	0x00100002
 800940c:	ffff0000 	.word	0xffff0000
 8009410:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	681a      	ldr	r2, [r3, #0]
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009422:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009424:	68fb      	ldr	r3, [r7, #12]
 8009426:	681b      	ldr	r3, [r3, #0]
 8009428:	691a      	ldr	r2, [r3, #16]
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800942e:	b2d2      	uxtb	r2, r2
 8009430:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009436:	1c5a      	adds	r2, r3, #1
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009440:	3b01      	subs	r3, #1
 8009442:	b29a      	uxth	r2, r3
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800944c:	b29b      	uxth	r3, r3
 800944e:	3b01      	subs	r3, #1
 8009450:	b29a      	uxth	r2, r3
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009456:	68fb      	ldr	r3, [r7, #12]
 8009458:	681b      	ldr	r3, [r3, #0]
 800945a:	691a      	ldr	r2, [r3, #16]
 800945c:	68fb      	ldr	r3, [r7, #12]
 800945e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009460:	b2d2      	uxtb	r2, r2
 8009462:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009468:	1c5a      	adds	r2, r3, #1
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009472:	3b01      	subs	r3, #1
 8009474:	b29a      	uxth	r2, r3
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800947e:	b29b      	uxth	r3, r3
 8009480:	3b01      	subs	r3, #1
 8009482:	b29a      	uxth	r2, r3
 8009484:	68fb      	ldr	r3, [r7, #12]
 8009486:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009488:	e0b8      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800948a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800948c:	9300      	str	r3, [sp, #0]
 800948e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009490:	2200      	movs	r2, #0
 8009492:	4966      	ldr	r1, [pc, #408]	; (800962c <HAL_I2C_Mem_Read+0x448>)
 8009494:	68f8      	ldr	r0, [r7, #12]
 8009496:	f000 fbbd 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 800949a:	4603      	mov	r3, r0
 800949c:	2b00      	cmp	r3, #0
 800949e:	d001      	beq.n	80094a4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80094a0:	2301      	movs	r3, #1
 80094a2:	e0bf      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80094a4:	68fb      	ldr	r3, [r7, #12]
 80094a6:	681b      	ldr	r3, [r3, #0]
 80094a8:	681a      	ldr	r2, [r3, #0]
 80094aa:	68fb      	ldr	r3, [r7, #12]
 80094ac:	681b      	ldr	r3, [r3, #0]
 80094ae:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80094b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	691a      	ldr	r2, [r3, #16]
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094be:	b2d2      	uxtb	r2, r2
 80094c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094c6:	1c5a      	adds	r2, r3, #1
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80094d0:	3b01      	subs	r3, #1
 80094d2:	b29a      	uxth	r2, r3
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80094dc:	b29b      	uxth	r3, r3
 80094de:	3b01      	subs	r3, #1
 80094e0:	b29a      	uxth	r2, r3
 80094e2:	68fb      	ldr	r3, [r7, #12]
 80094e4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80094e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ec:	2200      	movs	r2, #0
 80094ee:	494f      	ldr	r1, [pc, #316]	; (800962c <HAL_I2C_Mem_Read+0x448>)
 80094f0:	68f8      	ldr	r0, [r7, #12]
 80094f2:	f000 fb8f 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 80094f6:	4603      	mov	r3, r0
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d001      	beq.n	8009500 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80094fc:	2301      	movs	r3, #1
 80094fe:	e091      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	681a      	ldr	r2, [r3, #0]
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800950e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	691a      	ldr	r2, [r3, #16]
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800951a:	b2d2      	uxtb	r2, r2
 800951c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009522:	1c5a      	adds	r2, r3, #1
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800952c:	3b01      	subs	r3, #1
 800952e:	b29a      	uxth	r2, r3
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8009538:	b29b      	uxth	r3, r3
 800953a:	3b01      	subs	r3, #1
 800953c:	b29a      	uxth	r2, r3
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8009542:	68fb      	ldr	r3, [r7, #12]
 8009544:	681b      	ldr	r3, [r3, #0]
 8009546:	691a      	ldr	r2, [r3, #16]
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954c:	b2d2      	uxtb	r2, r2
 800954e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009554:	1c5a      	adds	r2, r3, #1
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800955e:	3b01      	subs	r3, #1
 8009560:	b29a      	uxth	r2, r3
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800956a:	b29b      	uxth	r3, r3
 800956c:	3b01      	subs	r3, #1
 800956e:	b29a      	uxth	r2, r3
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	855a      	strh	r2, [r3, #42]	; 0x2a
 8009574:	e042      	b.n	80095fc <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8009576:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009578:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800957a:	68f8      	ldr	r0, [r7, #12]
 800957c:	f000 fca2 	bl	8009ec4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d001      	beq.n	800958a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8009586:	2301      	movs	r3, #1
 8009588:	e04c      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800958a:	68fb      	ldr	r3, [r7, #12]
 800958c:	681b      	ldr	r3, [r3, #0]
 800958e:	691a      	ldr	r2, [r3, #16]
 8009590:	68fb      	ldr	r3, [r7, #12]
 8009592:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009594:	b2d2      	uxtb	r2, r2
 8009596:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800959c:	1c5a      	adds	r2, r3, #1
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095a6:	3b01      	subs	r3, #1
 80095a8:	b29a      	uxth	r2, r3
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095b2:	b29b      	uxth	r3, r3
 80095b4:	3b01      	subs	r3, #1
 80095b6:	b29a      	uxth	r2, r3
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80095bc:	68fb      	ldr	r3, [r7, #12]
 80095be:	681b      	ldr	r3, [r3, #0]
 80095c0:	695b      	ldr	r3, [r3, #20]
 80095c2:	f003 0304 	and.w	r3, r3, #4
 80095c6:	2b04      	cmp	r3, #4
 80095c8:	d118      	bne.n	80095fc <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	681b      	ldr	r3, [r3, #0]
 80095ce:	691a      	ldr	r2, [r3, #16]
 80095d0:	68fb      	ldr	r3, [r7, #12]
 80095d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095d4:	b2d2      	uxtb	r2, r2
 80095d6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095dc:	1c5a      	adds	r2, r3, #1
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80095e2:	68fb      	ldr	r3, [r7, #12]
 80095e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80095e6:	3b01      	subs	r3, #1
 80095e8:	b29a      	uxth	r2, r3
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80095f2:	b29b      	uxth	r3, r3
 80095f4:	3b01      	subs	r3, #1
 80095f6:	b29a      	uxth	r2, r3
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80095fc:	68fb      	ldr	r3, [r7, #12]
 80095fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8009600:	2b00      	cmp	r3, #0
 8009602:	f47f aec2 	bne.w	800938a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2220      	movs	r2, #32
 800960a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009616:	68fb      	ldr	r3, [r7, #12]
 8009618:	2200      	movs	r2, #0
 800961a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800961e:	2300      	movs	r3, #0
 8009620:	e000      	b.n	8009624 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8009622:	2302      	movs	r3, #2
  }
}
 8009624:	4618      	mov	r0, r3
 8009626:	3728      	adds	r7, #40	; 0x28
 8009628:	46bd      	mov	sp, r7
 800962a:	bd80      	pop	{r7, pc}
 800962c:	00010004 	.word	0x00010004

08009630 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b08a      	sub	sp, #40	; 0x28
 8009634:	af02      	add	r7, sp, #8
 8009636:	60f8      	str	r0, [r7, #12]
 8009638:	607a      	str	r2, [r7, #4]
 800963a:	603b      	str	r3, [r7, #0]
 800963c:	460b      	mov	r3, r1
 800963e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8009640:	f7fe fc0c 	bl	8007e5c <HAL_GetTick>
 8009644:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 1U;
 8009646:	2301      	movs	r3, #1
 8009648:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009650:	b2db      	uxtb	r3, r3
 8009652:	2b20      	cmp	r3, #32
 8009654:	f040 8105 	bne.w	8009862 <HAL_I2C_IsDeviceReady+0x232>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009658:	69fb      	ldr	r3, [r7, #28]
 800965a:	9300      	str	r3, [sp, #0]
 800965c:	2319      	movs	r3, #25
 800965e:	2201      	movs	r2, #1
 8009660:	4982      	ldr	r1, [pc, #520]	; (800986c <HAL_I2C_IsDeviceReady+0x23c>)
 8009662:	68f8      	ldr	r0, [r7, #12]
 8009664:	f000 fad6 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 8009668:	4603      	mov	r3, r0
 800966a:	2b00      	cmp	r3, #0
 800966c:	d001      	beq.n	8009672 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 800966e:	2302      	movs	r3, #2
 8009670:	e0f8      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8009672:	68fb      	ldr	r3, [r7, #12]
 8009674:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009678:	2b01      	cmp	r3, #1
 800967a:	d101      	bne.n	8009680 <HAL_I2C_IsDeviceReady+0x50>
 800967c:	2302      	movs	r3, #2
 800967e:	e0f1      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	2201      	movs	r2, #1
 8009684:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	681b      	ldr	r3, [r3, #0]
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b01      	cmp	r3, #1
 8009694:	d007      	beq.n	80096a6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	681a      	ldr	r2, [r3, #0]
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	f042 0201 	orr.w	r2, r2, #1
 80096a4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	681a      	ldr	r2, [r3, #0]
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80096b4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	2224      	movs	r2, #36	; 0x24
 80096ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	2200      	movs	r2, #0
 80096c2:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80096c4:	68fb      	ldr	r3, [r7, #12]
 80096c6:	4a6a      	ldr	r2, [pc, #424]	; (8009870 <HAL_I2C_IsDeviceReady+0x240>)
 80096c8:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096d8:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80096da:	69fb      	ldr	r3, [r7, #28]
 80096dc:	9300      	str	r3, [sp, #0]
 80096de:	683b      	ldr	r3, [r7, #0]
 80096e0:	2200      	movs	r2, #0
 80096e2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80096e6:	68f8      	ldr	r0, [r7, #12]
 80096e8:	f000 fa94 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 80096ec:	4603      	mov	r3, r0
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d001      	beq.n	80096f6 <HAL_I2C_IsDeviceReady+0xc6>
      {
        return HAL_ERROR;
 80096f2:	2301      	movs	r3, #1
 80096f4:	e0b6      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80096f6:	897b      	ldrh	r3, [r7, #10]
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	461a      	mov	r2, r3
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009704:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8009706:	f7fe fba9 	bl	8007e5c <HAL_GetTick>
 800970a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800970c:	68fb      	ldr	r3, [r7, #12]
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	695b      	ldr	r3, [r3, #20]
 8009712:	f003 0302 	and.w	r3, r3, #2
 8009716:	2b02      	cmp	r3, #2
 8009718:	bf0c      	ite	eq
 800971a:	2301      	moveq	r3, #1
 800971c:	2300      	movne	r3, #0
 800971e:	b2db      	uxtb	r3, r3
 8009720:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	695b      	ldr	r3, [r3, #20]
 8009728:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800972c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009730:	bf0c      	ite	eq
 8009732:	2301      	moveq	r3, #1
 8009734:	2300      	movne	r3, #0
 8009736:	b2db      	uxtb	r3, r3
 8009738:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 800973a:	e025      	b.n	8009788 <HAL_I2C_IsDeviceReady+0x158>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800973c:	f7fe fb8e 	bl	8007e5c <HAL_GetTick>
 8009740:	4602      	mov	r2, r0
 8009742:	69fb      	ldr	r3, [r7, #28]
 8009744:	1ad3      	subs	r3, r2, r3
 8009746:	683a      	ldr	r2, [r7, #0]
 8009748:	429a      	cmp	r2, r3
 800974a:	d302      	bcc.n	8009752 <HAL_I2C_IsDeviceReady+0x122>
 800974c:	683b      	ldr	r3, [r7, #0]
 800974e:	2b00      	cmp	r3, #0
 8009750:	d103      	bne.n	800975a <HAL_I2C_IsDeviceReady+0x12a>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8009752:	68fb      	ldr	r3, [r7, #12]
 8009754:	22a0      	movs	r2, #160	; 0xa0
 8009756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	681b      	ldr	r3, [r3, #0]
 800975e:	695b      	ldr	r3, [r3, #20]
 8009760:	f003 0302 	and.w	r3, r3, #2
 8009764:	2b02      	cmp	r3, #2
 8009766:	bf0c      	ite	eq
 8009768:	2301      	moveq	r3, #1
 800976a:	2300      	movne	r3, #0
 800976c:	b2db      	uxtb	r3, r3
 800976e:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	681b      	ldr	r3, [r3, #0]
 8009774:	695b      	ldr	r3, [r3, #20]
 8009776:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800977a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800977e:	bf0c      	ite	eq
 8009780:	2301      	moveq	r3, #1
 8009782:	2300      	movne	r3, #0
 8009784:	b2db      	uxtb	r3, r3
 8009786:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800978e:	b2db      	uxtb	r3, r3
 8009790:	2ba0      	cmp	r3, #160	; 0xa0
 8009792:	d005      	beq.n	80097a0 <HAL_I2C_IsDeviceReady+0x170>
 8009794:	7dfb      	ldrb	r3, [r7, #23]
 8009796:	2b00      	cmp	r3, #0
 8009798:	d102      	bne.n	80097a0 <HAL_I2C_IsDeviceReady+0x170>
 800979a:	7dbb      	ldrb	r3, [r7, #22]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d0cd      	beq.n	800973c <HAL_I2C_IsDeviceReady+0x10c>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2220      	movs	r2, #32
 80097a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	681b      	ldr	r3, [r3, #0]
 80097ac:	695b      	ldr	r3, [r3, #20]
 80097ae:	f003 0302 	and.w	r3, r3, #2
 80097b2:	2b02      	cmp	r3, #2
 80097b4:	d129      	bne.n	800980a <HAL_I2C_IsDeviceReady+0x1da>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	681a      	ldr	r2, [r3, #0]
 80097bc:	68fb      	ldr	r3, [r7, #12]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80097c4:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80097c6:	2300      	movs	r3, #0
 80097c8:	613b      	str	r3, [r7, #16]
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	695b      	ldr	r3, [r3, #20]
 80097d0:	613b      	str	r3, [r7, #16]
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	699b      	ldr	r3, [r3, #24]
 80097d8:	613b      	str	r3, [r7, #16]
 80097da:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80097dc:	69fb      	ldr	r3, [r7, #28]
 80097de:	9300      	str	r3, [sp, #0]
 80097e0:	2319      	movs	r3, #25
 80097e2:	2201      	movs	r2, #1
 80097e4:	4921      	ldr	r1, [pc, #132]	; (800986c <HAL_I2C_IsDeviceReady+0x23c>)
 80097e6:	68f8      	ldr	r0, [r7, #12]
 80097e8:	f000 fa14 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 80097ec:	4603      	mov	r3, r0
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d001      	beq.n	80097f6 <HAL_I2C_IsDeviceReady+0x1c6>
        {
          return HAL_ERROR;
 80097f2:	2301      	movs	r3, #1
 80097f4:	e036      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	2220      	movs	r2, #32
 80097fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2200      	movs	r2, #0
 8009802:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8009806:	2300      	movs	r3, #0
 8009808:	e02c      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800980a:	68fb      	ldr	r3, [r7, #12]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009818:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009822:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8009824:	69fb      	ldr	r3, [r7, #28]
 8009826:	9300      	str	r3, [sp, #0]
 8009828:	2319      	movs	r3, #25
 800982a:	2201      	movs	r2, #1
 800982c:	490f      	ldr	r1, [pc, #60]	; (800986c <HAL_I2C_IsDeviceReady+0x23c>)
 800982e:	68f8      	ldr	r0, [r7, #12]
 8009830:	f000 f9f0 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 8009834:	4603      	mov	r3, r0
 8009836:	2b00      	cmp	r3, #0
 8009838:	d001      	beq.n	800983e <HAL_I2C_IsDeviceReady+0x20e>
        {
          return HAL_ERROR;
 800983a:	2301      	movs	r3, #1
 800983c:	e012      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800983e:	69bb      	ldr	r3, [r7, #24]
 8009840:	3301      	adds	r3, #1
 8009842:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8009844:	69ba      	ldr	r2, [r7, #24]
 8009846:	687b      	ldr	r3, [r7, #4]
 8009848:	429a      	cmp	r2, r3
 800984a:	f4ff af3e 	bcc.w	80096ca <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	2220      	movs	r2, #32
 8009852:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	2200      	movs	r2, #0
 800985a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800985e:	2301      	movs	r3, #1
 8009860:	e000      	b.n	8009864 <HAL_I2C_IsDeviceReady+0x234>
  }
  else
  {
    return HAL_BUSY;
 8009862:	2302      	movs	r3, #2
  }
}
 8009864:	4618      	mov	r0, r3
 8009866:	3720      	adds	r7, #32
 8009868:	46bd      	mov	sp, r7
 800986a:	bd80      	pop	{r7, pc}
 800986c:	00100002 	.word	0x00100002
 8009870:	ffff0000 	.word	0xffff0000

08009874 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b088      	sub	sp, #32
 8009878:	af02      	add	r7, sp, #8
 800987a:	60f8      	str	r0, [r7, #12]
 800987c:	607a      	str	r2, [r7, #4]
 800987e:	603b      	str	r3, [r7, #0]
 8009880:	460b      	mov	r3, r1
 8009882:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009888:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800988a:	697b      	ldr	r3, [r7, #20]
 800988c:	2b08      	cmp	r3, #8
 800988e:	d006      	beq.n	800989e <I2C_MasterRequestWrite+0x2a>
 8009890:	697b      	ldr	r3, [r7, #20]
 8009892:	2b01      	cmp	r3, #1
 8009894:	d003      	beq.n	800989e <I2C_MasterRequestWrite+0x2a>
 8009896:	697b      	ldr	r3, [r7, #20]
 8009898:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800989c:	d108      	bne.n	80098b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	681a      	ldr	r2, [r3, #0]
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098ac:	601a      	str	r2, [r3, #0]
 80098ae:	e00b      	b.n	80098c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80098b0:	68fb      	ldr	r3, [r7, #12]
 80098b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098b4:	2b12      	cmp	r3, #18
 80098b6:	d107      	bne.n	80098c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	681a      	ldr	r2, [r3, #0]
 80098be:	68fb      	ldr	r3, [r7, #12]
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80098c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80098c8:	683b      	ldr	r3, [r7, #0]
 80098ca:	9300      	str	r3, [sp, #0]
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	2200      	movs	r2, #0
 80098d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80098d4:	68f8      	ldr	r0, [r7, #12]
 80098d6:	f000 f99d 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 80098da:	4603      	mov	r3, r0
 80098dc:	2b00      	cmp	r3, #0
 80098de:	d001      	beq.n	80098e4 <I2C_MasterRequestWrite+0x70>
  {
    return HAL_ERROR;
 80098e0:	2301      	movs	r3, #1
 80098e2:	e035      	b.n	8009950 <I2C_MasterRequestWrite+0xdc>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	691b      	ldr	r3, [r3, #16]
 80098e8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80098ec:	d108      	bne.n	8009900 <I2C_MasterRequestWrite+0x8c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80098ee:	897b      	ldrh	r3, [r7, #10]
 80098f0:	b2db      	uxtb	r3, r3
 80098f2:	461a      	mov	r2, r3
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80098fc:	611a      	str	r2, [r3, #16]
 80098fe:	e01b      	b.n	8009938 <I2C_MasterRequestWrite+0xc4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8009900:	897b      	ldrh	r3, [r7, #10]
 8009902:	11db      	asrs	r3, r3, #7
 8009904:	b2db      	uxtb	r3, r3
 8009906:	f003 0306 	and.w	r3, r3, #6
 800990a:	b2db      	uxtb	r3, r3
 800990c:	f063 030f 	orn	r3, r3, #15
 8009910:	b2da      	uxtb	r2, r3
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	681b      	ldr	r3, [r3, #0]
 8009916:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8009918:	683b      	ldr	r3, [r7, #0]
 800991a:	687a      	ldr	r2, [r7, #4]
 800991c:	490e      	ldr	r1, [pc, #56]	; (8009958 <I2C_MasterRequestWrite+0xe4>)
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f000 f9cf 	bl	8009cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009924:	4603      	mov	r3, r0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d001      	beq.n	800992e <I2C_MasterRequestWrite+0xba>
    {
      return HAL_ERROR;
 800992a:	2301      	movs	r3, #1
 800992c:	e010      	b.n	8009950 <I2C_MasterRequestWrite+0xdc>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800992e:	897b      	ldrh	r3, [r7, #10]
 8009930:	b2da      	uxtb	r2, r3
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009938:	683b      	ldr	r3, [r7, #0]
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	4907      	ldr	r1, [pc, #28]	; (800995c <I2C_MasterRequestWrite+0xe8>)
 800993e:	68f8      	ldr	r0, [r7, #12]
 8009940:	f000 f9bf 	bl	8009cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009944:	4603      	mov	r3, r0
 8009946:	2b00      	cmp	r3, #0
 8009948:	d001      	beq.n	800994e <I2C_MasterRequestWrite+0xda>
  {
    return HAL_ERROR;
 800994a:	2301      	movs	r3, #1
 800994c:	e000      	b.n	8009950 <I2C_MasterRequestWrite+0xdc>
  }

  return HAL_OK;
 800994e:	2300      	movs	r3, #0
}
 8009950:	4618      	mov	r0, r3
 8009952:	3718      	adds	r7, #24
 8009954:	46bd      	mov	sp, r7
 8009956:	bd80      	pop	{r7, pc}
 8009958:	00010008 	.word	0x00010008
 800995c:	00010002 	.word	0x00010002

08009960 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009960:	b580      	push	{r7, lr}
 8009962:	b088      	sub	sp, #32
 8009964:	af02      	add	r7, sp, #8
 8009966:	60f8      	str	r0, [r7, #12]
 8009968:	4608      	mov	r0, r1
 800996a:	4611      	mov	r1, r2
 800996c:	461a      	mov	r2, r3
 800996e:	4603      	mov	r3, r0
 8009970:	817b      	strh	r3, [r7, #10]
 8009972:	460b      	mov	r3, r1
 8009974:	813b      	strh	r3, [r7, #8]
 8009976:	4613      	mov	r3, r2
 8009978:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	681a      	ldr	r2, [r3, #0]
 8009980:	68fb      	ldr	r3, [r7, #12]
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009988:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800998a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800998c:	9300      	str	r3, [sp, #0]
 800998e:	6a3b      	ldr	r3, [r7, #32]
 8009990:	2200      	movs	r2, #0
 8009992:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009996:	68f8      	ldr	r0, [r7, #12]
 8009998:	f000 f93c 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 800999c:	4603      	mov	r3, r0
 800999e:	2b00      	cmp	r3, #0
 80099a0:	d001      	beq.n	80099a6 <I2C_RequestMemoryWrite+0x46>
  {
    return HAL_ERROR;
 80099a2:	2301      	movs	r3, #1
 80099a4:	e05f      	b.n	8009a66 <I2C_RequestMemoryWrite+0x106>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80099a6:	897b      	ldrh	r3, [r7, #10]
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	461a      	mov	r2, r3
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80099b4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80099b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80099b8:	6a3a      	ldr	r2, [r7, #32]
 80099ba:	492d      	ldr	r1, [pc, #180]	; (8009a70 <I2C_RequestMemoryWrite+0x110>)
 80099bc:	68f8      	ldr	r0, [r7, #12]
 80099be:	f000 f980 	bl	8009cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d001      	beq.n	80099cc <I2C_RequestMemoryWrite+0x6c>
  {
    return HAL_ERROR;
 80099c8:	2301      	movs	r3, #1
 80099ca:	e04c      	b.n	8009a66 <I2C_RequestMemoryWrite+0x106>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80099cc:	2300      	movs	r3, #0
 80099ce:	617b      	str	r3, [r7, #20]
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	695b      	ldr	r3, [r3, #20]
 80099d6:	617b      	str	r3, [r7, #20]
 80099d8:	68fb      	ldr	r3, [r7, #12]
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	699b      	ldr	r3, [r3, #24]
 80099de:	617b      	str	r3, [r7, #20]
 80099e0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80099e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80099e4:	6a39      	ldr	r1, [r7, #32]
 80099e6:	68f8      	ldr	r0, [r7, #12]
 80099e8:	f000 f9ea 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 80099ec:	4603      	mov	r3, r0
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d00d      	beq.n	8009a0e <I2C_RequestMemoryWrite+0xae>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80099f6:	2b04      	cmp	r3, #4
 80099f8:	d107      	bne.n	8009a0a <I2C_RequestMemoryWrite+0xaa>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	681b      	ldr	r3, [r3, #0]
 80099fe:	681a      	ldr	r2, [r3, #0]
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009a0a:	2301      	movs	r3, #1
 8009a0c:	e02b      	b.n	8009a66 <I2C_RequestMemoryWrite+0x106>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009a0e:	88fb      	ldrh	r3, [r7, #6]
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d105      	bne.n	8009a20 <I2C_RequestMemoryWrite+0xc0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009a14:	893b      	ldrh	r3, [r7, #8]
 8009a16:	b2da      	uxtb	r2, r3
 8009a18:	68fb      	ldr	r3, [r7, #12]
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	611a      	str	r2, [r3, #16]
 8009a1e:	e021      	b.n	8009a64 <I2C_RequestMemoryWrite+0x104>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009a20:	893b      	ldrh	r3, [r7, #8]
 8009a22:	0a1b      	lsrs	r3, r3, #8
 8009a24:	b29b      	uxth	r3, r3
 8009a26:	b2da      	uxtb	r2, r3
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009a2e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a30:	6a39      	ldr	r1, [r7, #32]
 8009a32:	68f8      	ldr	r0, [r7, #12]
 8009a34:	f000 f9c4 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d00d      	beq.n	8009a5a <I2C_RequestMemoryWrite+0xfa>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009a3e:	68fb      	ldr	r3, [r7, #12]
 8009a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009a42:	2b04      	cmp	r3, #4
 8009a44:	d107      	bne.n	8009a56 <I2C_RequestMemoryWrite+0xf6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	681a      	ldr	r2, [r3, #0]
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009a54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009a56:	2301      	movs	r3, #1
 8009a58:	e005      	b.n	8009a66 <I2C_RequestMemoryWrite+0x106>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009a5a:	893b      	ldrh	r3, [r7, #8]
 8009a5c:	b2da      	uxtb	r2, r3
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	681b      	ldr	r3, [r3, #0]
 8009a62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009a64:	2300      	movs	r3, #0
}
 8009a66:	4618      	mov	r0, r3
 8009a68:	3718      	adds	r7, #24
 8009a6a:	46bd      	mov	sp, r7
 8009a6c:	bd80      	pop	{r7, pc}
 8009a6e:	bf00      	nop
 8009a70:	00010002 	.word	0x00010002

08009a74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009a74:	b580      	push	{r7, lr}
 8009a76:	b088      	sub	sp, #32
 8009a78:	af02      	add	r7, sp, #8
 8009a7a:	60f8      	str	r0, [r7, #12]
 8009a7c:	4608      	mov	r0, r1
 8009a7e:	4611      	mov	r1, r2
 8009a80:	461a      	mov	r2, r3
 8009a82:	4603      	mov	r3, r0
 8009a84:	817b      	strh	r3, [r7, #10]
 8009a86:	460b      	mov	r3, r1
 8009a88:	813b      	strh	r3, [r7, #8]
 8009a8a:	4613      	mov	r3, r2
 8009a8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8009a8e:	68fb      	ldr	r3, [r7, #12]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8009a9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	681b      	ldr	r3, [r3, #0]
 8009aa2:	681a      	ldr	r2, [r3, #0]
 8009aa4:	68fb      	ldr	r3, [r7, #12]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009aac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009aae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009ab0:	9300      	str	r3, [sp, #0]
 8009ab2:	6a3b      	ldr	r3, [r7, #32]
 8009ab4:	2200      	movs	r2, #0
 8009ab6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009aba:	68f8      	ldr	r0, [r7, #12]
 8009abc:	f000 f8aa 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 8009ac0:	4603      	mov	r3, r0
 8009ac2:	2b00      	cmp	r3, #0
 8009ac4:	d001      	beq.n	8009aca <I2C_RequestMemoryRead+0x56>
  {
    return HAL_ERROR;
 8009ac6:	2301      	movs	r3, #1
 8009ac8:	e09e      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8009aca:	897b      	ldrh	r3, [r7, #10]
 8009acc:	b2db      	uxtb	r3, r3
 8009ace:	461a      	mov	r2, r3
 8009ad0:	68fb      	ldr	r3, [r7, #12]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009ad8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009ada:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009adc:	6a3a      	ldr	r2, [r7, #32]
 8009ade:	494c      	ldr	r1, [pc, #304]	; (8009c10 <I2C_RequestMemoryRead+0x19c>)
 8009ae0:	68f8      	ldr	r0, [r7, #12]
 8009ae2:	f000 f8ee 	bl	8009cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	d001      	beq.n	8009af0 <I2C_RequestMemoryRead+0x7c>
  {
    return HAL_ERROR;
 8009aec:	2301      	movs	r3, #1
 8009aee:	e08b      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009af0:	2300      	movs	r3, #0
 8009af2:	617b      	str	r3, [r7, #20]
 8009af4:	68fb      	ldr	r3, [r7, #12]
 8009af6:	681b      	ldr	r3, [r3, #0]
 8009af8:	695b      	ldr	r3, [r3, #20]
 8009afa:	617b      	str	r3, [r7, #20]
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	699b      	ldr	r3, [r3, #24]
 8009b02:	617b      	str	r3, [r7, #20]
 8009b04:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b06:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b08:	6a39      	ldr	r1, [r7, #32]
 8009b0a:	68f8      	ldr	r0, [r7, #12]
 8009b0c:	f000 f958 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b10:	4603      	mov	r3, r0
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d00d      	beq.n	8009b32 <I2C_RequestMemoryRead+0xbe>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b1a:	2b04      	cmp	r3, #4
 8009b1c:	d107      	bne.n	8009b2e <I2C_RequestMemoryRead+0xba>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	681b      	ldr	r3, [r3, #0]
 8009b22:	681a      	ldr	r2, [r3, #0]
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	681b      	ldr	r3, [r3, #0]
 8009b28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b2c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009b2e:	2301      	movs	r3, #1
 8009b30:	e06a      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8009b32:	88fb      	ldrh	r3, [r7, #6]
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d105      	bne.n	8009b44 <I2C_RequestMemoryRead+0xd0>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009b38:	893b      	ldrh	r3, [r7, #8]
 8009b3a:	b2da      	uxtb	r2, r3
 8009b3c:	68fb      	ldr	r3, [r7, #12]
 8009b3e:	681b      	ldr	r3, [r3, #0]
 8009b40:	611a      	str	r2, [r3, #16]
 8009b42:	e021      	b.n	8009b88 <I2C_RequestMemoryRead+0x114>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009b44:	893b      	ldrh	r3, [r7, #8]
 8009b46:	0a1b      	lsrs	r3, r3, #8
 8009b48:	b29b      	uxth	r3, r3
 8009b4a:	b2da      	uxtb	r2, r3
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	681b      	ldr	r3, [r3, #0]
 8009b50:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b54:	6a39      	ldr	r1, [r7, #32]
 8009b56:	68f8      	ldr	r0, [r7, #12]
 8009b58:	f000 f932 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b5c:	4603      	mov	r3, r0
 8009b5e:	2b00      	cmp	r3, #0
 8009b60:	d00d      	beq.n	8009b7e <I2C_RequestMemoryRead+0x10a>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b66:	2b04      	cmp	r3, #4
 8009b68:	d107      	bne.n	8009b7a <I2C_RequestMemoryRead+0x106>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	681b      	ldr	r3, [r3, #0]
 8009b6e:	681a      	ldr	r2, [r3, #0]
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009b78:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009b7a:	2301      	movs	r3, #1
 8009b7c:	e044      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009b7e:	893b      	ldrh	r3, [r7, #8]
 8009b80:	b2da      	uxtb	r2, r3
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8009b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009b8a:	6a39      	ldr	r1, [r7, #32]
 8009b8c:	68f8      	ldr	r0, [r7, #12]
 8009b8e:	f000 f917 	bl	8009dc0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009b92:	4603      	mov	r3, r0
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00d      	beq.n	8009bb4 <I2C_RequestMemoryRead+0x140>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b9c:	2b04      	cmp	r3, #4
 8009b9e:	d107      	bne.n	8009bb0 <I2C_RequestMemoryRead+0x13c>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ba0:	68fb      	ldr	r3, [r7, #12]
 8009ba2:	681b      	ldr	r3, [r3, #0]
 8009ba4:	681a      	ldr	r2, [r3, #0]
 8009ba6:	68fb      	ldr	r3, [r7, #12]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009bae:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009bb0:	2301      	movs	r3, #1
 8009bb2:	e029      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8009bb4:	68fb      	ldr	r3, [r7, #12]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	681a      	ldr	r2, [r3, #0]
 8009bba:	68fb      	ldr	r3, [r7, #12]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8009bc2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8009bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bc6:	9300      	str	r3, [sp, #0]
 8009bc8:	6a3b      	ldr	r3, [r7, #32]
 8009bca:	2200      	movs	r2, #0
 8009bcc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8009bd0:	68f8      	ldr	r0, [r7, #12]
 8009bd2:	f000 f81f 	bl	8009c14 <I2C_WaitOnFlagUntilTimeout>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d001      	beq.n	8009be0 <I2C_RequestMemoryRead+0x16c>
  {
    return HAL_ERROR;
 8009bdc:	2301      	movs	r3, #1
 8009bde:	e013      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009be0:	897b      	ldrh	r3, [r7, #10]
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	f043 0301 	orr.w	r3, r3, #1
 8009be8:	b2da      	uxtb	r2, r3
 8009bea:	68fb      	ldr	r3, [r7, #12]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009bf2:	6a3a      	ldr	r2, [r7, #32]
 8009bf4:	4906      	ldr	r1, [pc, #24]	; (8009c10 <I2C_RequestMemoryRead+0x19c>)
 8009bf6:	68f8      	ldr	r0, [r7, #12]
 8009bf8:	f000 f863 	bl	8009cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d001      	beq.n	8009c06 <I2C_RequestMemoryRead+0x192>
  {
    return HAL_ERROR;
 8009c02:	2301      	movs	r3, #1
 8009c04:	e000      	b.n	8009c08 <I2C_RequestMemoryRead+0x194>
  }

  return HAL_OK;
 8009c06:	2300      	movs	r3, #0
}
 8009c08:	4618      	mov	r0, r3
 8009c0a:	3718      	adds	r7, #24
 8009c0c:	46bd      	mov	sp, r7
 8009c0e:	bd80      	pop	{r7, pc}
 8009c10:	00010002 	.word	0x00010002

08009c14 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b084      	sub	sp, #16
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	60f8      	str	r0, [r7, #12]
 8009c1c:	60b9      	str	r1, [r7, #8]
 8009c1e:	603b      	str	r3, [r7, #0]
 8009c20:	4613      	mov	r3, r2
 8009c22:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c24:	e025      	b.n	8009c72 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009c26:	683b      	ldr	r3, [r7, #0]
 8009c28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c2c:	d021      	beq.n	8009c72 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009c2e:	f7fe f915 	bl	8007e5c <HAL_GetTick>
 8009c32:	4602      	mov	r2, r0
 8009c34:	69bb      	ldr	r3, [r7, #24]
 8009c36:	1ad3      	subs	r3, r2, r3
 8009c38:	683a      	ldr	r2, [r7, #0]
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d302      	bcc.n	8009c44 <I2C_WaitOnFlagUntilTimeout+0x30>
 8009c3e:	683b      	ldr	r3, [r7, #0]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d116      	bne.n	8009c72 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009c44:	68fb      	ldr	r3, [r7, #12]
 8009c46:	2200      	movs	r2, #0
 8009c48:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8009c4a:	68fb      	ldr	r3, [r7, #12]
 8009c4c:	2220      	movs	r2, #32
 8009c4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	2200      	movs	r2, #0
 8009c56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8009c5a:	68fb      	ldr	r3, [r7, #12]
 8009c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c5e:	f043 0220 	orr.w	r2, r3, #32
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009c6e:	2301      	movs	r3, #1
 8009c70:	e023      	b.n	8009cba <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	0c1b      	lsrs	r3, r3, #16
 8009c76:	b2db      	uxtb	r3, r3
 8009c78:	2b01      	cmp	r3, #1
 8009c7a:	d10d      	bne.n	8009c98 <I2C_WaitOnFlagUntilTimeout+0x84>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	681b      	ldr	r3, [r3, #0]
 8009c80:	695b      	ldr	r3, [r3, #20]
 8009c82:	43da      	mvns	r2, r3
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	4013      	ands	r3, r2
 8009c88:	b29b      	uxth	r3, r3
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	bf0c      	ite	eq
 8009c8e:	2301      	moveq	r3, #1
 8009c90:	2300      	movne	r3, #0
 8009c92:	b2db      	uxtb	r3, r3
 8009c94:	461a      	mov	r2, r3
 8009c96:	e00c      	b.n	8009cb2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8009c98:	68fb      	ldr	r3, [r7, #12]
 8009c9a:	681b      	ldr	r3, [r3, #0]
 8009c9c:	699b      	ldr	r3, [r3, #24]
 8009c9e:	43da      	mvns	r2, r3
 8009ca0:	68bb      	ldr	r3, [r7, #8]
 8009ca2:	4013      	ands	r3, r2
 8009ca4:	b29b      	uxth	r3, r3
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	bf0c      	ite	eq
 8009caa:	2301      	moveq	r3, #1
 8009cac:	2300      	movne	r3, #0
 8009cae:	b2db      	uxtb	r3, r3
 8009cb0:	461a      	mov	r2, r3
 8009cb2:	79fb      	ldrb	r3, [r7, #7]
 8009cb4:	429a      	cmp	r2, r3
 8009cb6:	d0b6      	beq.n	8009c26 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8009cb8:	2300      	movs	r3, #0
}
 8009cba:	4618      	mov	r0, r3
 8009cbc:	3710      	adds	r7, #16
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}

08009cc2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8009cc2:	b580      	push	{r7, lr}
 8009cc4:	b084      	sub	sp, #16
 8009cc6:	af00      	add	r7, sp, #0
 8009cc8:	60f8      	str	r0, [r7, #12]
 8009cca:	60b9      	str	r1, [r7, #8]
 8009ccc:	607a      	str	r2, [r7, #4]
 8009cce:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009cd0:	e051      	b.n	8009d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009cd2:	68fb      	ldr	r3, [r7, #12]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	695b      	ldr	r3, [r3, #20]
 8009cd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009cdc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009ce0:	d123      	bne.n	8009d2a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009ce2:	68fb      	ldr	r3, [r7, #12]
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	681a      	ldr	r2, [r3, #0]
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009cf0:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	681b      	ldr	r3, [r3, #0]
 8009cf6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009cfa:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	2220      	movs	r2, #32
 8009d06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009d12:	68fb      	ldr	r3, [r7, #12]
 8009d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d16:	f043 0204 	orr.w	r2, r3, #4
 8009d1a:	68fb      	ldr	r3, [r7, #12]
 8009d1c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e046      	b.n	8009db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d30:	d021      	beq.n	8009d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009d32:	f7fe f893 	bl	8007e5c <HAL_GetTick>
 8009d36:	4602      	mov	r2, r0
 8009d38:	683b      	ldr	r3, [r7, #0]
 8009d3a:	1ad3      	subs	r3, r2, r3
 8009d3c:	687a      	ldr	r2, [r7, #4]
 8009d3e:	429a      	cmp	r2, r3
 8009d40:	d302      	bcc.n	8009d48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d116      	bne.n	8009d76 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009d48:	68fb      	ldr	r3, [r7, #12]
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	2220      	movs	r2, #32
 8009d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	2200      	movs	r2, #0
 8009d5a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009d5e:	68fb      	ldr	r3, [r7, #12]
 8009d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009d62:	f043 0220 	orr.w	r2, r3, #32
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	2200      	movs	r2, #0
 8009d6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009d72:	2301      	movs	r3, #1
 8009d74:	e020      	b.n	8009db8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009d76:	68bb      	ldr	r3, [r7, #8]
 8009d78:	0c1b      	lsrs	r3, r3, #16
 8009d7a:	b2db      	uxtb	r3, r3
 8009d7c:	2b01      	cmp	r3, #1
 8009d7e:	d10c      	bne.n	8009d9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	695b      	ldr	r3, [r3, #20]
 8009d86:	43da      	mvns	r2, r3
 8009d88:	68bb      	ldr	r3, [r7, #8]
 8009d8a:	4013      	ands	r3, r2
 8009d8c:	b29b      	uxth	r3, r3
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	bf14      	ite	ne
 8009d92:	2301      	movne	r3, #1
 8009d94:	2300      	moveq	r3, #0
 8009d96:	b2db      	uxtb	r3, r3
 8009d98:	e00b      	b.n	8009db2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	699b      	ldr	r3, [r3, #24]
 8009da0:	43da      	mvns	r2, r3
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	4013      	ands	r3, r2
 8009da6:	b29b      	uxth	r3, r3
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	bf14      	ite	ne
 8009dac:	2301      	movne	r3, #1
 8009dae:	2300      	moveq	r3, #0
 8009db0:	b2db      	uxtb	r3, r3
 8009db2:	2b00      	cmp	r3, #0
 8009db4:	d18d      	bne.n	8009cd2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8009db6:	2300      	movs	r3, #0
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	3710      	adds	r7, #16
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	bd80      	pop	{r7, pc}

08009dc0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	b084      	sub	sp, #16
 8009dc4:	af00      	add	r7, sp, #0
 8009dc6:	60f8      	str	r0, [r7, #12]
 8009dc8:	60b9      	str	r1, [r7, #8]
 8009dca:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009dcc:	e02d      	b.n	8009e2a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009dce:	68f8      	ldr	r0, [r7, #12]
 8009dd0:	f000 f8ce 	bl	8009f70 <I2C_IsAcknowledgeFailed>
 8009dd4:	4603      	mov	r3, r0
 8009dd6:	2b00      	cmp	r3, #0
 8009dd8:	d001      	beq.n	8009dde <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009dda:	2301      	movs	r3, #1
 8009ddc:	e02d      	b.n	8009e3a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009de4:	d021      	beq.n	8009e2a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009de6:	f7fe f839 	bl	8007e5c <HAL_GetTick>
 8009dea:	4602      	mov	r2, r0
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	1ad3      	subs	r3, r2, r3
 8009df0:	68ba      	ldr	r2, [r7, #8]
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d302      	bcc.n	8009dfc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009df6:	68bb      	ldr	r3, [r7, #8]
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d116      	bne.n	8009e2a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009dfc:	68fb      	ldr	r3, [r7, #12]
 8009dfe:	2200      	movs	r2, #0
 8009e00:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009e02:	68fb      	ldr	r3, [r7, #12]
 8009e04:	2220      	movs	r2, #32
 8009e06:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e0a:	68fb      	ldr	r3, [r7, #12]
 8009e0c:	2200      	movs	r2, #0
 8009e0e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e12:	68fb      	ldr	r3, [r7, #12]
 8009e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e16:	f043 0220 	orr.w	r2, r3, #32
 8009e1a:	68fb      	ldr	r3, [r7, #12]
 8009e1c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009e1e:	68fb      	ldr	r3, [r7, #12]
 8009e20:	2200      	movs	r2, #0
 8009e22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009e26:	2301      	movs	r3, #1
 8009e28:	e007      	b.n	8009e3a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8009e2a:	68fb      	ldr	r3, [r7, #12]
 8009e2c:	681b      	ldr	r3, [r3, #0]
 8009e2e:	695b      	ldr	r3, [r3, #20]
 8009e30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009e34:	2b80      	cmp	r3, #128	; 0x80
 8009e36:	d1ca      	bne.n	8009dce <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009e38:	2300      	movs	r3, #0
}
 8009e3a:	4618      	mov	r0, r3
 8009e3c:	3710      	adds	r7, #16
 8009e3e:	46bd      	mov	sp, r7
 8009e40:	bd80      	pop	{r7, pc}

08009e42 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009e42:	b580      	push	{r7, lr}
 8009e44:	b084      	sub	sp, #16
 8009e46:	af00      	add	r7, sp, #0
 8009e48:	60f8      	str	r0, [r7, #12]
 8009e4a:	60b9      	str	r1, [r7, #8]
 8009e4c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009e4e:	e02d      	b.n	8009eac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009e50:	68f8      	ldr	r0, [r7, #12]
 8009e52:	f000 f88d 	bl	8009f70 <I2C_IsAcknowledgeFailed>
 8009e56:	4603      	mov	r3, r0
 8009e58:	2b00      	cmp	r3, #0
 8009e5a:	d001      	beq.n	8009e60 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8009e5c:	2301      	movs	r3, #1
 8009e5e:	e02d      	b.n	8009ebc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009e60:	68bb      	ldr	r3, [r7, #8]
 8009e62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e66:	d021      	beq.n	8009eac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009e68:	f7fd fff8 	bl	8007e5c <HAL_GetTick>
 8009e6c:	4602      	mov	r2, r0
 8009e6e:	687b      	ldr	r3, [r7, #4]
 8009e70:	1ad3      	subs	r3, r2, r3
 8009e72:	68ba      	ldr	r2, [r7, #8]
 8009e74:	429a      	cmp	r2, r3
 8009e76:	d302      	bcc.n	8009e7e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8009e78:	68bb      	ldr	r3, [r7, #8]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d116      	bne.n	8009eac <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2200      	movs	r2, #0
 8009e82:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009e84:	68fb      	ldr	r3, [r7, #12]
 8009e86:	2220      	movs	r2, #32
 8009e88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2200      	movs	r2, #0
 8009e90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e98:	f043 0220 	orr.w	r2, r3, #32
 8009e9c:	68fb      	ldr	r3, [r7, #12]
 8009e9e:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009ea0:	68fb      	ldr	r3, [r7, #12]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009ea8:	2301      	movs	r3, #1
 8009eaa:	e007      	b.n	8009ebc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	681b      	ldr	r3, [r3, #0]
 8009eb0:	695b      	ldr	r3, [r3, #20]
 8009eb2:	f003 0304 	and.w	r3, r3, #4
 8009eb6:	2b04      	cmp	r3, #4
 8009eb8:	d1ca      	bne.n	8009e50 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009eba:	2300      	movs	r3, #0
}
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	3710      	adds	r7, #16
 8009ec0:	46bd      	mov	sp, r7
 8009ec2:	bd80      	pop	{r7, pc}

08009ec4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	60f8      	str	r0, [r7, #12]
 8009ecc:	60b9      	str	r1, [r7, #8]
 8009ece:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009ed0:	e042      	b.n	8009f58 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009ed2:	68fb      	ldr	r3, [r7, #12]
 8009ed4:	681b      	ldr	r3, [r3, #0]
 8009ed6:	695b      	ldr	r3, [r3, #20]
 8009ed8:	f003 0310 	and.w	r3, r3, #16
 8009edc:	2b10      	cmp	r3, #16
 8009ede:	d119      	bne.n	8009f14 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	f06f 0210 	mvn.w	r2, #16
 8009ee8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	2200      	movs	r2, #0
 8009eee:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009ef0:	68fb      	ldr	r3, [r7, #12]
 8009ef2:	2220      	movs	r2, #32
 8009ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	2200      	movs	r2, #0
 8009efc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009f04:	68fb      	ldr	r3, [r7, #12]
 8009f06:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	2200      	movs	r2, #0
 8009f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	e029      	b.n	8009f68 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009f14:	f7fd ffa2 	bl	8007e5c <HAL_GetTick>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	1ad3      	subs	r3, r2, r3
 8009f1e:	68ba      	ldr	r2, [r7, #8]
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d302      	bcc.n	8009f2a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009f24:	68bb      	ldr	r3, [r7, #8]
 8009f26:	2b00      	cmp	r3, #0
 8009f28:	d116      	bne.n	8009f58 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	2200      	movs	r2, #0
 8009f2e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009f30:	68fb      	ldr	r3, [r7, #12]
 8009f32:	2220      	movs	r2, #32
 8009f34:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009f38:	68fb      	ldr	r3, [r7, #12]
 8009f3a:	2200      	movs	r2, #0
 8009f3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009f44:	f043 0220 	orr.w	r2, r3, #32
 8009f48:	68fb      	ldr	r3, [r7, #12]
 8009f4a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009f4c:	68fb      	ldr	r3, [r7, #12]
 8009f4e:	2200      	movs	r2, #0
 8009f50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	e007      	b.n	8009f68 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	695b      	ldr	r3, [r3, #20]
 8009f5e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009f62:	2b40      	cmp	r3, #64	; 0x40
 8009f64:	d1b5      	bne.n	8009ed2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009f66:	2300      	movs	r3, #0
}
 8009f68:	4618      	mov	r0, r3
 8009f6a:	3710      	adds	r7, #16
 8009f6c:	46bd      	mov	sp, r7
 8009f6e:	bd80      	pop	{r7, pc}

08009f70 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8009f70:	b480      	push	{r7}
 8009f72:	b083      	sub	sp, #12
 8009f74:	af00      	add	r7, sp, #0
 8009f76:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	695b      	ldr	r3, [r3, #20]
 8009f7e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009f82:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009f86:	d11b      	bne.n	8009fc0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	681b      	ldr	r3, [r3, #0]
 8009f8c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8009f90:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	2200      	movs	r2, #0
 8009f96:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	2220      	movs	r2, #32
 8009f9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009fac:	f043 0204 	orr.w	r2, r3, #4
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	2200      	movs	r2, #0
 8009fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8009fbc:	2301      	movs	r3, #1
 8009fbe:	e000      	b.n	8009fc2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	370c      	adds	r7, #12
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fcc:	4770      	bx	lr
	...

08009fd0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8009fd0:	b580      	push	{r7, lr}
 8009fd2:	b088      	sub	sp, #32
 8009fd4:	af00      	add	r7, sp, #0
 8009fd6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d101      	bne.n	8009fe2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8009fde:	2301      	movs	r3, #1
 8009fe0:	e128      	b.n	800a234 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009fe8:	b2db      	uxtb	r3, r3
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d109      	bne.n	800a002 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8009ff6:	687b      	ldr	r3, [r7, #4]
 8009ff8:	4a90      	ldr	r2, [pc, #576]	; (800a23c <HAL_I2S_Init+0x26c>)
 8009ffa:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8009ffc:	6878      	ldr	r0, [r7, #4]
 8009ffe:	f7fd fc4f 	bl	80078a0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	2202      	movs	r2, #2
 800a006:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	69db      	ldr	r3, [r3, #28]
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	6812      	ldr	r2, [r2, #0]
 800a014:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a018:	f023 030f 	bic.w	r3, r3, #15
 800a01c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	2202      	movs	r2, #2
 800a024:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800a026:	687b      	ldr	r3, [r7, #4]
 800a028:	695b      	ldr	r3, [r3, #20]
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	d060      	beq.n	800a0f0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	68db      	ldr	r3, [r3, #12]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d102      	bne.n	800a03c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800a036:	2310      	movs	r3, #16
 800a038:	617b      	str	r3, [r7, #20]
 800a03a:	e001      	b.n	800a040 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800a03c:	2320      	movs	r3, #32
 800a03e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 800a040:	687b      	ldr	r3, [r7, #4]
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	2b20      	cmp	r3, #32
 800a046:	d802      	bhi.n	800a04e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet lenght is multiplied by 2 */
      packetlength = packetlength * 2U;
 800a048:	697b      	ldr	r3, [r7, #20]
 800a04a:	005b      	lsls	r3, r3, #1
 800a04c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800a04e:	2001      	movs	r0, #1
 800a050:	f001 fbaa 	bl	800b7a8 <HAL_RCCEx_GetPeriphCLKFreq>
 800a054:	60f8      	str	r0, [r7, #12]
#endif

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	691b      	ldr	r3, [r3, #16]
 800a05a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a05e:	d125      	bne.n	800a0ac <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	68db      	ldr	r3, [r3, #12]
 800a064:	2b00      	cmp	r3, #0
 800a066:	d010      	beq.n	800a08a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a068:	697b      	ldr	r3, [r7, #20]
 800a06a:	009b      	lsls	r3, r3, #2
 800a06c:	68fa      	ldr	r2, [r7, #12]
 800a06e:	fbb2 f2f3 	udiv	r2, r2, r3
 800a072:	4613      	mov	r3, r2
 800a074:	009b      	lsls	r3, r3, #2
 800a076:	4413      	add	r3, r2
 800a078:	005b      	lsls	r3, r3, #1
 800a07a:	461a      	mov	r2, r3
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	695b      	ldr	r3, [r3, #20]
 800a080:	fbb2 f3f3 	udiv	r3, r2, r3
 800a084:	3305      	adds	r3, #5
 800a086:	613b      	str	r3, [r7, #16]
 800a088:	e01f      	b.n	800a0ca <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a08a:	697b      	ldr	r3, [r7, #20]
 800a08c:	00db      	lsls	r3, r3, #3
 800a08e:	68fa      	ldr	r2, [r7, #12]
 800a090:	fbb2 f2f3 	udiv	r2, r2, r3
 800a094:	4613      	mov	r3, r2
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	4413      	add	r3, r2
 800a09a:	005b      	lsls	r3, r3, #1
 800a09c:	461a      	mov	r2, r3
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	695b      	ldr	r3, [r3, #20]
 800a0a2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0a6:	3305      	adds	r3, #5
 800a0a8:	613b      	str	r3, [r7, #16]
 800a0aa:	e00e      	b.n	800a0ca <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800a0ac:	68fa      	ldr	r2, [r7, #12]
 800a0ae:	697b      	ldr	r3, [r7, #20]
 800a0b0:	fbb2 f2f3 	udiv	r2, r2, r3
 800a0b4:	4613      	mov	r3, r2
 800a0b6:	009b      	lsls	r3, r3, #2
 800a0b8:	4413      	add	r3, r2
 800a0ba:	005b      	lsls	r3, r3, #1
 800a0bc:	461a      	mov	r2, r3
 800a0be:	687b      	ldr	r3, [r7, #4]
 800a0c0:	695b      	ldr	r3, [r3, #20]
 800a0c2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a0c6:	3305      	adds	r3, #5
 800a0c8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 800a0ca:	693b      	ldr	r3, [r7, #16]
 800a0cc:	4a5c      	ldr	r2, [pc, #368]	; (800a240 <HAL_I2S_Init+0x270>)
 800a0ce:	fba2 2303 	umull	r2, r3, r2, r3
 800a0d2:	08db      	lsrs	r3, r3, #3
 800a0d4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 800a0d6:	693b      	ldr	r3, [r7, #16]
 800a0d8:	f003 0301 	and.w	r3, r3, #1
 800a0dc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 800a0de:	693a      	ldr	r2, [r7, #16]
 800a0e0:	69bb      	ldr	r3, [r7, #24]
 800a0e2:	1ad3      	subs	r3, r2, r3
 800a0e4:	085b      	lsrs	r3, r3, #1
 800a0e6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 800a0e8:	69bb      	ldr	r3, [r7, #24]
 800a0ea:	021b      	lsls	r3, r3, #8
 800a0ec:	61bb      	str	r3, [r7, #24]
 800a0ee:	e003      	b.n	800a0f8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 800a0f0:	2302      	movs	r3, #2
 800a0f2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	2b01      	cmp	r3, #1
 800a0fc:	d902      	bls.n	800a104 <HAL_I2S_Init+0x134>
 800a0fe:	69fb      	ldr	r3, [r7, #28]
 800a100:	2bff      	cmp	r3, #255	; 0xff
 800a102:	d907      	bls.n	800a114 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a108:	f043 0210 	orr.w	r2, r3, #16
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 800a110:	2301      	movs	r3, #1
 800a112:	e08f      	b.n	800a234 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	691a      	ldr	r2, [r3, #16]
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	ea42 0103 	orr.w	r1, r2, r3
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681b      	ldr	r3, [r3, #0]
 800a122:	69fa      	ldr	r2, [r7, #28]
 800a124:	430a      	orrs	r2, r1
 800a126:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	681b      	ldr	r3, [r3, #0]
 800a12c:	69db      	ldr	r3, [r3, #28]
 800a12e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a132:	f023 030f 	bic.w	r3, r3, #15
 800a136:	687a      	ldr	r2, [r7, #4]
 800a138:	6851      	ldr	r1, [r2, #4]
 800a13a:	687a      	ldr	r2, [r7, #4]
 800a13c:	6892      	ldr	r2, [r2, #8]
 800a13e:	4311      	orrs	r1, r2
 800a140:	687a      	ldr	r2, [r7, #4]
 800a142:	68d2      	ldr	r2, [r2, #12]
 800a144:	4311      	orrs	r1, r2
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	6992      	ldr	r2, [r2, #24]
 800a14a:	430a      	orrs	r2, r1
 800a14c:	431a      	orrs	r2, r3
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a156:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6a1b      	ldr	r3, [r3, #32]
 800a15c:	2b01      	cmp	r3, #1
 800a15e:	d161      	bne.n	800a224 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 800a160:	687b      	ldr	r3, [r7, #4]
 800a162:	4a38      	ldr	r2, [pc, #224]	; (800a244 <HAL_I2S_Init+0x274>)
 800a164:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 800a166:	687b      	ldr	r3, [r7, #4]
 800a168:	681b      	ldr	r3, [r3, #0]
 800a16a:	4a37      	ldr	r2, [pc, #220]	; (800a248 <HAL_I2S_Init+0x278>)
 800a16c:	4293      	cmp	r3, r2
 800a16e:	d101      	bne.n	800a174 <HAL_I2S_Init+0x1a4>
 800a170:	4b36      	ldr	r3, [pc, #216]	; (800a24c <HAL_I2S_Init+0x27c>)
 800a172:	e001      	b.n	800a178 <HAL_I2S_Init+0x1a8>
 800a174:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a178:	69db      	ldr	r3, [r3, #28]
 800a17a:	687a      	ldr	r2, [r7, #4]
 800a17c:	6812      	ldr	r2, [r2, #0]
 800a17e:	4932      	ldr	r1, [pc, #200]	; (800a248 <HAL_I2S_Init+0x278>)
 800a180:	428a      	cmp	r2, r1
 800a182:	d101      	bne.n	800a188 <HAL_I2S_Init+0x1b8>
 800a184:	4a31      	ldr	r2, [pc, #196]	; (800a24c <HAL_I2S_Init+0x27c>)
 800a186:	e001      	b.n	800a18c <HAL_I2S_Init+0x1bc>
 800a188:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 800a18c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 800a190:	f023 030f 	bic.w	r3, r3, #15
 800a194:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 800a196:	687b      	ldr	r3, [r7, #4]
 800a198:	681b      	ldr	r3, [r3, #0]
 800a19a:	4a2b      	ldr	r2, [pc, #172]	; (800a248 <HAL_I2S_Init+0x278>)
 800a19c:	4293      	cmp	r3, r2
 800a19e:	d101      	bne.n	800a1a4 <HAL_I2S_Init+0x1d4>
 800a1a0:	4b2a      	ldr	r3, [pc, #168]	; (800a24c <HAL_I2S_Init+0x27c>)
 800a1a2:	e001      	b.n	800a1a8 <HAL_I2S_Init+0x1d8>
 800a1a4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a1a8:	2202      	movs	r2, #2
 800a1aa:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	681b      	ldr	r3, [r3, #0]
 800a1b0:	4a25      	ldr	r2, [pc, #148]	; (800a248 <HAL_I2S_Init+0x278>)
 800a1b2:	4293      	cmp	r3, r2
 800a1b4:	d101      	bne.n	800a1ba <HAL_I2S_Init+0x1ea>
 800a1b6:	4b25      	ldr	r3, [pc, #148]	; (800a24c <HAL_I2S_Init+0x27c>)
 800a1b8:	e001      	b.n	800a1be <HAL_I2S_Init+0x1ee>
 800a1ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a1be:	69db      	ldr	r3, [r3, #28]
 800a1c0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	685b      	ldr	r3, [r3, #4]
 800a1c6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a1ca:	d003      	beq.n	800a1d4 <HAL_I2S_Init+0x204>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	685b      	ldr	r3, [r3, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d103      	bne.n	800a1dc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 800a1d4:	f44f 7380 	mov.w	r3, #256	; 0x100
 800a1d8:	613b      	str	r3, [r7, #16]
 800a1da:	e001      	b.n	800a1e0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800a1e0:	693b      	ldr	r3, [r7, #16]
 800a1e2:	b29a      	uxth	r2, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	689b      	ldr	r3, [r3, #8]
 800a1e8:	b299      	uxth	r1, r3
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	68db      	ldr	r3, [r3, #12]
 800a1ee:	b298      	uxth	r0, r3
                                    (uint16_t)hi2s->Init.CPOL))));
 800a1f0:	687b      	ldr	r3, [r7, #4]
 800a1f2:	699b      	ldr	r3, [r3, #24]
 800a1f4:	b29b      	uxth	r3, r3
                         (uint16_t)(hi2s->Init.Standard | (uint16_t)(hi2s->Init.DataFormat | \
 800a1f6:	4303      	orrs	r3, r0
 800a1f8:	b29b      	uxth	r3, r3
 800a1fa:	430b      	orrs	r3, r1
 800a1fc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD | (uint16_t)(tmp | \
 800a1fe:	4313      	orrs	r3, r2
 800a200:	b29a      	uxth	r2, r3
 800a202:	897b      	ldrh	r3, [r7, #10]
 800a204:	4313      	orrs	r3, r2
 800a206:	b29b      	uxth	r3, r3
 800a208:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a20c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	681b      	ldr	r3, [r3, #0]
 800a212:	4a0d      	ldr	r2, [pc, #52]	; (800a248 <HAL_I2S_Init+0x278>)
 800a214:	4293      	cmp	r3, r2
 800a216:	d101      	bne.n	800a21c <HAL_I2S_Init+0x24c>
 800a218:	4b0c      	ldr	r3, [pc, #48]	; (800a24c <HAL_I2S_Init+0x27c>)
 800a21a:	e001      	b.n	800a220 <HAL_I2S_Init+0x250>
 800a21c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a220:	897a      	ldrh	r2, [r7, #10]
 800a222:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	2200      	movs	r2, #0
 800a228:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3720      	adds	r7, #32
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}
 800a23c:	0800a347 	.word	0x0800a347
 800a240:	cccccccd 	.word	0xcccccccd
 800a244:	0800a771 	.word	0x0800a771
 800a248:	40003800 	.word	0x40003800
 800a24c:	40003400 	.word	0x40003400

0800a250 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a250:	b480      	push	{r7}
 800a252:	b083      	sub	sp, #12
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 800a258:	bf00      	nop
 800a25a:	370c      	adds	r7, #12
 800a25c:	46bd      	mov	sp, r7
 800a25e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a262:	4770      	bx	lr

0800a264 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800a264:	b480      	push	{r7}
 800a266:	b083      	sub	sp, #12
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800a26c:	bf00      	nop
 800a26e:	370c      	adds	r7, #12
 800a270:	46bd      	mov	sp, r7
 800a272:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a276:	4770      	bx	lr

0800a278 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 800a278:	b480      	push	{r7}
 800a27a:	b083      	sub	sp, #12
 800a27c:	af00      	add	r7, sp, #0
 800a27e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 800a280:	bf00      	nop
 800a282:	370c      	adds	r7, #12
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr

0800a28c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800a28c:	b580      	push	{r7, lr}
 800a28e:	b082      	sub	sp, #8
 800a290:	af00      	add	r7, sp, #0
 800a292:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a298:	881a      	ldrh	r2, [r3, #0]
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a2a4:	1c9a      	adds	r2, r3, #2
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 800a2aa:	687b      	ldr	r3, [r7, #4]
 800a2ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a2ae:	b29b      	uxth	r3, r3
 800a2b0:	3b01      	subs	r3, #1
 800a2b2:	b29a      	uxth	r2, r3
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800a2bc:	b29b      	uxth	r3, r3
 800a2be:	2b00      	cmp	r3, #0
 800a2c0:	d10e      	bne.n	800a2e0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	685a      	ldr	r2, [r3, #4]
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a2d0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	2201      	movs	r2, #1
 800a2d6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 800a2da:	6878      	ldr	r0, [r7, #4]
 800a2dc:	f7ff ffb8 	bl	800a250 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a2e0:	bf00      	nop
 800a2e2:	3708      	adds	r7, #8
 800a2e4:	46bd      	mov	sp, r7
 800a2e6:	bd80      	pop	{r7, pc}

0800a2e8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 800a2e8:	b580      	push	{r7, lr}
 800a2ea:	b082      	sub	sp, #8
 800a2ec:	af00      	add	r7, sp, #0
 800a2ee:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	68da      	ldr	r2, [r3, #12]
 800a2f6:	687b      	ldr	r3, [r7, #4]
 800a2f8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a2fa:	b292      	uxth	r2, r2
 800a2fc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a302:	1c9a      	adds	r2, r3, #2
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a30c:	b29b      	uxth	r3, r3
 800a30e:	3b01      	subs	r3, #1
 800a310:	b29a      	uxth	r2, r3
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800a31a:	b29b      	uxth	r3, r3
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d10e      	bne.n	800a33e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	685a      	ldr	r2, [r3, #4]
 800a326:	687b      	ldr	r3, [r7, #4]
 800a328:	681b      	ldr	r3, [r3, #0]
 800a32a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a32e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2201      	movs	r2, #1
 800a334:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 800a338:	6878      	ldr	r0, [r7, #4]
 800a33a:	f7ff ff93 	bl	800a264 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800a33e:	bf00      	nop
 800a340:	3708      	adds	r7, #8
 800a342:	46bd      	mov	sp, r7
 800a344:	bd80      	pop	{r7, pc}

0800a346 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a346:	b580      	push	{r7, lr}
 800a348:	b086      	sub	sp, #24
 800a34a:	af00      	add	r7, sp, #0
 800a34c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800a34e:	687b      	ldr	r3, [r7, #4]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	689b      	ldr	r3, [r3, #8]
 800a354:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a35c:	b2db      	uxtb	r3, r3
 800a35e:	2b04      	cmp	r3, #4
 800a360:	d13a      	bne.n	800a3d8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 800a362:	697b      	ldr	r3, [r7, #20]
 800a364:	f003 0301 	and.w	r3, r3, #1
 800a368:	2b01      	cmp	r3, #1
 800a36a:	d109      	bne.n	800a380 <I2S_IRQHandler+0x3a>
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	685b      	ldr	r3, [r3, #4]
 800a372:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a376:	2b40      	cmp	r3, #64	; 0x40
 800a378:	d102      	bne.n	800a380 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800a37a:	6878      	ldr	r0, [r7, #4]
 800a37c:	f7ff ffb4 	bl	800a2e8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a380:	697b      	ldr	r3, [r7, #20]
 800a382:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a386:	2b40      	cmp	r3, #64	; 0x40
 800a388:	d126      	bne.n	800a3d8 <I2S_IRQHandler+0x92>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	685b      	ldr	r3, [r3, #4]
 800a390:	f003 0320 	and.w	r3, r3, #32
 800a394:	2b20      	cmp	r3, #32
 800a396:	d11f      	bne.n	800a3d8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	685a      	ldr	r2, [r3, #4]
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a3a6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a3a8:	2300      	movs	r3, #0
 800a3aa:	613b      	str	r3, [r7, #16]
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	68db      	ldr	r3, [r3, #12]
 800a3b2:	613b      	str	r3, [r7, #16]
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	689b      	ldr	r3, [r3, #8]
 800a3ba:	613b      	str	r3, [r7, #16]
 800a3bc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	2201      	movs	r2, #1
 800a3c2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a3ca:	f043 0202 	orr.w	r2, r3, #2
 800a3ce:	687b      	ldr	r3, [r7, #4]
 800a3d0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a3d2:	6878      	ldr	r0, [r7, #4]
 800a3d4:	f7ff ff50 	bl	800a278 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a3de:	b2db      	uxtb	r3, r3
 800a3e0:	2b03      	cmp	r3, #3
 800a3e2:	d136      	bne.n	800a452 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800a3e4:	697b      	ldr	r3, [r7, #20]
 800a3e6:	f003 0302 	and.w	r3, r3, #2
 800a3ea:	2b02      	cmp	r3, #2
 800a3ec:	d109      	bne.n	800a402 <I2S_IRQHandler+0xbc>
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	685b      	ldr	r3, [r3, #4]
 800a3f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a3f8:	2b80      	cmp	r3, #128	; 0x80
 800a3fa:	d102      	bne.n	800a402 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800a3fc:	6878      	ldr	r0, [r7, #4]
 800a3fe:	f7ff ff45 	bl	800a28c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800a402:	697b      	ldr	r3, [r7, #20]
 800a404:	f003 0308 	and.w	r3, r3, #8
 800a408:	2b08      	cmp	r3, #8
 800a40a:	d122      	bne.n	800a452 <I2S_IRQHandler+0x10c>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	685b      	ldr	r3, [r3, #4]
 800a412:	f003 0320 	and.w	r3, r3, #32
 800a416:	2b20      	cmp	r3, #32
 800a418:	d11b      	bne.n	800a452 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	685a      	ldr	r2, [r3, #4]
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	681b      	ldr	r3, [r3, #0]
 800a424:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a428:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a42a:	2300      	movs	r3, #0
 800a42c:	60fb      	str	r3, [r7, #12]
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	689b      	ldr	r3, [r3, #8]
 800a434:	60fb      	str	r3, [r7, #12]
 800a436:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2201      	movs	r2, #1
 800a43c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a444:	f043 0204 	orr.w	r2, r3, #4
 800a448:	687b      	ldr	r3, [r7, #4]
 800a44a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a44c:	6878      	ldr	r0, [r7, #4]
 800a44e:	f7ff ff13 	bl	800a278 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800a452:	bf00      	nop
 800a454:	3718      	adds	r7, #24
 800a456:	46bd      	mov	sp, r7
 800a458:	bd80      	pop	{r7, pc}
	...

0800a45c <HAL_I2SEx_TransmitReceive_DMA>:
  */
HAL_StatusTypeDef HAL_I2SEx_TransmitReceive_DMA(I2S_HandleTypeDef *hi2s,
                                                uint16_t *pTxData,
                                                uint16_t *pRxData,
                                                uint16_t Size)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b088      	sub	sp, #32
 800a460:	af00      	add	r7, sp, #0
 800a462:	60f8      	str	r0, [r7, #12]
 800a464:	60b9      	str	r1, [r7, #8]
 800a466:	607a      	str	r2, [r7, #4]
 800a468:	807b      	strh	r3, [r7, #2]
  uint32_t *tmp = NULL;
 800a46a:	2300      	movs	r3, #0
 800a46c:	61bb      	str	r3, [r7, #24]
  uint32_t tmp1 = 0U;
 800a46e:	2300      	movs	r3, #0
 800a470:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a472:	2300      	movs	r3, #0
 800a474:	77fb      	strb	r3, [r7, #31]

  if (hi2s->State != HAL_I2S_STATE_READY)
 800a476:	68fb      	ldr	r3, [r7, #12]
 800a478:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800a47c:	b2db      	uxtb	r3, r3
 800a47e:	2b01      	cmp	r3, #1
 800a480:	d002      	beq.n	800a488 <HAL_I2SEx_TransmitReceive_DMA+0x2c>
  {
    errorcode = HAL_BUSY;
 800a482:	2302      	movs	r3, #2
 800a484:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a486:	e160      	b.n	800a74a <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a488:	68bb      	ldr	r3, [r7, #8]
 800a48a:	2b00      	cmp	r3, #0
 800a48c:	d005      	beq.n	800a49a <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d002      	beq.n	800a49a <HAL_I2SEx_TransmitReceive_DMA+0x3e>
 800a494:	887b      	ldrh	r3, [r7, #2]
 800a496:	2b00      	cmp	r3, #0
 800a498:	d101      	bne.n	800a49e <HAL_I2SEx_TransmitReceive_DMA+0x42>
  {
    return  HAL_ERROR;
 800a49a:	2301      	movs	r3, #1
 800a49c:	e15a      	b.n	800a754 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 800a49e:	68fb      	ldr	r3, [r7, #12]
 800a4a0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800a4a4:	b2db      	uxtb	r3, r3
 800a4a6:	2b01      	cmp	r3, #1
 800a4a8:	d101      	bne.n	800a4ae <HAL_I2SEx_TransmitReceive_DMA+0x52>
 800a4aa:	2302      	movs	r3, #2
 800a4ac:	e152      	b.n	800a754 <HAL_I2SEx_TransmitReceive_DMA+0x2f8>
 800a4ae:	68fb      	ldr	r3, [r7, #12]
 800a4b0:	2201      	movs	r2, #1
 800a4b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  hi2s->pTxBuffPtr = pTxData;
 800a4b6:	68ba      	ldr	r2, [r7, #8]
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->pRxBuffPtr = pRxData;
 800a4bc:	687a      	ldr	r2, [r7, #4]
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	62da      	str	r2, [r3, #44]	; 0x2c

  tmp1 = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	69db      	ldr	r3, [r3, #28]
 800a4c8:	f003 0307 	and.w	r3, r3, #7
 800a4cc:	617b      	str	r3, [r7, #20]
  /* Check the Data format: When a 16-bit data frame or a 16-bit data frame extended
  is selected during the I2S configuration phase, the Size parameter means the number
  of 16-bit data length in the transaction and when a 24-bit data frame or a 32-bit data
  frame is selected the Size parameter means the number of 16-bit data length. */
  if ((tmp1 == I2S_DATAFORMAT_24B) || (tmp1 == I2S_DATAFORMAT_32B))
 800a4ce:	697b      	ldr	r3, [r7, #20]
 800a4d0:	2b03      	cmp	r3, #3
 800a4d2:	d002      	beq.n	800a4da <HAL_I2SEx_TransmitReceive_DMA+0x7e>
 800a4d4:	697b      	ldr	r3, [r7, #20]
 800a4d6:	2b05      	cmp	r3, #5
 800a4d8:	d114      	bne.n	800a504 <HAL_I2SEx_TransmitReceive_DMA+0xa8>
  {
    hi2s->TxXferSize  = (Size << 1U);
 800a4da:	887b      	ldrh	r3, [r7, #2]
 800a4dc:	005b      	lsls	r3, r3, #1
 800a4de:	b29a      	uxth	r2, r3
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = (Size << 1U);
 800a4e4:	887b      	ldrh	r3, [r7, #2]
 800a4e6:	005b      	lsls	r3, r3, #1
 800a4e8:	b29a      	uxth	r2, r3
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = (Size << 1U);
 800a4ee:	887b      	ldrh	r3, [r7, #2]
 800a4f0:	005b      	lsls	r3, r3, #1
 800a4f2:	b29a      	uxth	r2, r3
 800a4f4:	68fb      	ldr	r3, [r7, #12]
 800a4f6:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 800a4f8:	887b      	ldrh	r3, [r7, #2]
 800a4fa:	005b      	lsls	r3, r3, #1
 800a4fc:	b29a      	uxth	r2, r3
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	865a      	strh	r2, [r3, #50]	; 0x32
 800a502:	e00b      	b.n	800a51c <HAL_I2SEx_TransmitReceive_DMA+0xc0>
  }
  else
  {
    hi2s->TxXferSize  = Size;
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	887a      	ldrh	r2, [r7, #2]
 800a508:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2s->TxXferCount = Size;
 800a50a:	68fb      	ldr	r3, [r7, #12]
 800a50c:	887a      	ldrh	r2, [r7, #2]
 800a50e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2s->RxXferSize  = Size;
 800a510:	68fb      	ldr	r3, [r7, #12]
 800a512:	887a      	ldrh	r2, [r7, #2]
 800a514:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	887a      	ldrh	r2, [r7, #2]
 800a51a:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	2200      	movs	r2, #0
 800a520:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_BUSY_TX_RX;
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	2205      	movs	r2, #5
 800a526:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2SEx_TxRxDMAHalfCplt;
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a52e:	4a8b      	ldr	r2, [pc, #556]	; (800a75c <HAL_I2SEx_TransmitReceive_DMA+0x300>)
 800a530:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback  = I2SEx_TxRxDMACplt;
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a536:	4a8a      	ldr	r2, [pc, #552]	; (800a760 <HAL_I2SEx_TransmitReceive_DMA+0x304>)
 800a538:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Rx DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2SEx_TxRxDMAError;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800a53e:	4a89      	ldr	r2, [pc, #548]	; (800a764 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800a540:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the I2S Tx DMA Half transfer complete callback as NULL */
  hi2s->hdmatx->XferHalfCpltCallback  = NULL;
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a546:	2200      	movs	r2, #0
 800a548:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Tx DMA transfer complete callback as NULL */
  hi2s->hdmatx->XferCpltCallback  = NULL;
 800a54a:	68fb      	ldr	r3, [r7, #12]
 800a54c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a54e:	2200      	movs	r2, #0
 800a550:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the I2S Tx DMA error callback */
  hi2s->hdmatx->XferErrorCallback = I2SEx_TxRxDMAError;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a556:	4a83      	ldr	r2, [pc, #524]	; (800a764 <HAL_I2SEx_TransmitReceive_DMA+0x308>)
 800a558:	64da      	str	r2, [r3, #76]	; 0x4c

  tmp1 = hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG;
 800a55a:	68fb      	ldr	r3, [r7, #12]
 800a55c:	681b      	ldr	r3, [r3, #0]
 800a55e:	69db      	ldr	r3, [r3, #28]
 800a560:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a564:	617b      	str	r3, [r7, #20]
  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((tmp1 == I2S_MODE_MASTER_TX) || (tmp1 == I2S_MODE_SLAVE_TX))
 800a566:	697b      	ldr	r3, [r7, #20]
 800a568:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a56c:	d002      	beq.n	800a574 <HAL_I2SEx_TransmitReceive_DMA+0x118>
 800a56e:	697b      	ldr	r3, [r7, #20]
 800a570:	2b00      	cmp	r3, #0
 800a572:	d16b      	bne.n	800a64c <HAL_I2SEx_TransmitReceive_DMA+0x1f0>
  {
    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800a574:	1d3b      	adds	r3, r7, #4
 800a576:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	4a79      	ldr	r2, [pc, #484]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a582:	4293      	cmp	r3, r2
 800a584:	d101      	bne.n	800a58a <HAL_I2SEx_TransmitReceive_DMA+0x12e>
 800a586:	4b79      	ldr	r3, [pc, #484]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a588:	e001      	b.n	800a58e <HAL_I2SEx_TransmitReceive_DMA+0x132>
 800a58a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a58e:	330c      	adds	r3, #12
 800a590:	4619      	mov	r1, r3
 800a592:	69bb      	ldr	r3, [r7, #24]
 800a594:	681a      	ldr	r2, [r3, #0]
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a59a:	b29b      	uxth	r3, r3
 800a59c:	f7fd fe4c 	bl	8008238 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	4a70      	ldr	r2, [pc, #448]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d101      	bne.n	800a5ae <HAL_I2SEx_TransmitReceive_DMA+0x152>
 800a5aa:	4b70      	ldr	r3, [pc, #448]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a5ac:	e001      	b.n	800a5b2 <HAL_I2SEx_TransmitReceive_DMA+0x156>
 800a5ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5b2:	685a      	ldr	r2, [r3, #4]
 800a5b4:	68fb      	ldr	r3, [r7, #12]
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	496b      	ldr	r1, [pc, #428]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a5ba:	428b      	cmp	r3, r1
 800a5bc:	d101      	bne.n	800a5c2 <HAL_I2SEx_TransmitReceive_DMA+0x166>
 800a5be:	4b6b      	ldr	r3, [pc, #428]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a5c0:	e001      	b.n	800a5c6 <HAL_I2SEx_TransmitReceive_DMA+0x16a>
 800a5c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a5c6:	f042 0201 	orr.w	r2, r2, #1
 800a5ca:	605a      	str	r2, [r3, #4]

    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800a5cc:	f107 0308 	add.w	r3, r7, #8
 800a5d0:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&hi2s->Instance->DR, hi2s->TxXferSize);
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a5d6:	69bb      	ldr	r3, [r7, #24]
 800a5d8:	6819      	ldr	r1, [r3, #0]
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	681b      	ldr	r3, [r3, #0]
 800a5de:	330c      	adds	r3, #12
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a5e6:	b29b      	uxth	r3, r3
 800a5e8:	f7fd fe26 	bl	8008238 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	f042 0202 	orr.w	r2, r2, #2
 800a5fa:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	69db      	ldr	r3, [r3, #28]
 800a602:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a606:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a60a:	f000 809e 	beq.w	800a74a <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    {
      /* Enable I2Sext(receiver) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800a60e:	68fb      	ldr	r3, [r7, #12]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	4a55      	ldr	r2, [pc, #340]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a614:	4293      	cmp	r3, r2
 800a616:	d101      	bne.n	800a61c <HAL_I2SEx_TransmitReceive_DMA+0x1c0>
 800a618:	4b54      	ldr	r3, [pc, #336]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a61a:	e001      	b.n	800a620 <HAL_I2SEx_TransmitReceive_DMA+0x1c4>
 800a61c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a620:	69da      	ldr	r2, [r3, #28]
 800a622:	68fb      	ldr	r3, [r7, #12]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	4950      	ldr	r1, [pc, #320]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a628:	428b      	cmp	r3, r1
 800a62a:	d101      	bne.n	800a630 <HAL_I2SEx_TransmitReceive_DMA+0x1d4>
 800a62c:	4b4f      	ldr	r3, [pc, #316]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a62e:	e001      	b.n	800a634 <HAL_I2SEx_TransmitReceive_DMA+0x1d8>
 800a630:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a634:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a638:	61da      	str	r2, [r3, #28]

      /* Enable I2S peripheral after the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	69da      	ldr	r2, [r3, #28]
 800a640:	68fb      	ldr	r3, [r7, #12]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a648:	61da      	str	r2, [r3, #28]
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a64a:	e07e      	b.n	800a74a <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }
  else
  {
    /* Check if Master Receiver mode is selected */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	681b      	ldr	r3, [r3, #0]
 800a650:	69db      	ldr	r3, [r3, #28]
 800a652:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a656:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a65a:	d10a      	bne.n	800a672 <HAL_I2SEx_TransmitReceive_DMA+0x216>
    {
      /* Clear the Overrun Flag by a read operation on the SPI_DR register followed by a read
      access to the SPI_SR register. */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a65c:	2300      	movs	r3, #0
 800a65e:	613b      	str	r3, [r7, #16]
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	613b      	str	r3, [r7, #16]
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	689b      	ldr	r3, [r3, #8]
 800a66e:	613b      	str	r3, [r7, #16]
 800a670:	693b      	ldr	r3, [r7, #16]
    }
    /* Enable the Tx DMA Stream */
    tmp = (uint32_t *)&pTxData;
 800a672:	f107 0308 	add.w	r3, r7, #8
 800a676:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmatx, *(uint32_t *)tmp, (uint32_t)&I2SxEXT(hi2s->Instance)->DR, hi2s->TxXferSize);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800a67c:	69bb      	ldr	r3, [r7, #24]
 800a67e:	6819      	ldr	r1, [r3, #0]
 800a680:	68fb      	ldr	r3, [r7, #12]
 800a682:	681b      	ldr	r3, [r3, #0]
 800a684:	4a38      	ldr	r2, [pc, #224]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a686:	4293      	cmp	r3, r2
 800a688:	d101      	bne.n	800a68e <HAL_I2SEx_TransmitReceive_DMA+0x232>
 800a68a:	4b38      	ldr	r3, [pc, #224]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a68c:	e001      	b.n	800a692 <HAL_I2SEx_TransmitReceive_DMA+0x236>
 800a68e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a692:	330c      	adds	r3, #12
 800a694:	461a      	mov	r2, r3
 800a696:	68fb      	ldr	r3, [r7, #12]
 800a698:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800a69a:	b29b      	uxth	r3, r3
 800a69c:	f7fd fdcc 	bl	8008238 <HAL_DMA_Start_IT>

    /* Enable Tx DMA Request */
    SET_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	681b      	ldr	r3, [r3, #0]
 800a6a4:	4a30      	ldr	r2, [pc, #192]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a6a6:	4293      	cmp	r3, r2
 800a6a8:	d101      	bne.n	800a6ae <HAL_I2SEx_TransmitReceive_DMA+0x252>
 800a6aa:	4b30      	ldr	r3, [pc, #192]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a6ac:	e001      	b.n	800a6b2 <HAL_I2SEx_TransmitReceive_DMA+0x256>
 800a6ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6b2:	685a      	ldr	r2, [r3, #4]
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	681b      	ldr	r3, [r3, #0]
 800a6b8:	492b      	ldr	r1, [pc, #172]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a6ba:	428b      	cmp	r3, r1
 800a6bc:	d101      	bne.n	800a6c2 <HAL_I2SEx_TransmitReceive_DMA+0x266>
 800a6be:	4b2b      	ldr	r3, [pc, #172]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a6c0:	e001      	b.n	800a6c6 <HAL_I2SEx_TransmitReceive_DMA+0x26a>
 800a6c2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a6c6:	f042 0202 	orr.w	r2, r2, #2
 800a6ca:	605a      	str	r2, [r3, #4]

    /* Enable the Rx DMA Stream */
    tmp = (uint32_t *)&pRxData;
 800a6cc:	1d3b      	adds	r3, r7, #4
 800a6ce:	61bb      	str	r3, [r7, #24]
    HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, *(uint32_t *)tmp, hi2s->RxXferSize);
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	330c      	adds	r3, #12
 800a6da:	4619      	mov	r1, r3
 800a6dc:	69bb      	ldr	r3, [r7, #24]
 800a6de:	681a      	ldr	r2, [r3, #0]
 800a6e0:	68fb      	ldr	r3, [r7, #12]
 800a6e2:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800a6e4:	b29b      	uxth	r3, r3
 800a6e6:	f7fd fda7 	bl	8008238 <HAL_DMA_Start_IT>

    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	685a      	ldr	r2, [r3, #4]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	f042 0201 	orr.w	r2, r2, #1
 800a6f8:	605a      	str	r2, [r3, #4]

    /* Check if the I2S is already enabled */
    if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SE) != SPI_I2SCFGR_I2SE)
 800a6fa:	68fb      	ldr	r3, [r7, #12]
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	69db      	ldr	r3, [r3, #28]
 800a700:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800a704:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800a708:	d01e      	beq.n	800a748 <HAL_I2SEx_TransmitReceive_DMA+0x2ec>
    {
      /* Enable I2Sext(transmitter) before enabling I2Sx peripheral */
      __HAL_I2SEXT_ENABLE(hi2s);
 800a70a:	68fb      	ldr	r3, [r7, #12]
 800a70c:	681b      	ldr	r3, [r3, #0]
 800a70e:	4a16      	ldr	r2, [pc, #88]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a710:	4293      	cmp	r3, r2
 800a712:	d101      	bne.n	800a718 <HAL_I2SEx_TransmitReceive_DMA+0x2bc>
 800a714:	4b15      	ldr	r3, [pc, #84]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a716:	e001      	b.n	800a71c <HAL_I2SEx_TransmitReceive_DMA+0x2c0>
 800a718:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a71c:	69da      	ldr	r2, [r3, #28]
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	4911      	ldr	r1, [pc, #68]	; (800a768 <HAL_I2SEx_TransmitReceive_DMA+0x30c>)
 800a724:	428b      	cmp	r3, r1
 800a726:	d101      	bne.n	800a72c <HAL_I2SEx_TransmitReceive_DMA+0x2d0>
 800a728:	4b10      	ldr	r3, [pc, #64]	; (800a76c <HAL_I2SEx_TransmitReceive_DMA+0x310>)
 800a72a:	e001      	b.n	800a730 <HAL_I2SEx_TransmitReceive_DMA+0x2d4>
 800a72c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a730:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a734:	61da      	str	r2, [r3, #28]
      /* Enable I2S peripheral before the I2Sext */
      __HAL_I2S_ENABLE(hi2s);
 800a736:	68fb      	ldr	r3, [r7, #12]
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	69da      	ldr	r2, [r3, #28]
 800a73c:	68fb      	ldr	r3, [r7, #12]
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800a744:	61da      	str	r2, [r3, #28]
 800a746:	e000      	b.n	800a74a <HAL_I2SEx_TransmitReceive_DMA+0x2ee>
    }
  }

error :
 800a748:	bf00      	nop
  __HAL_UNLOCK(hi2s);
 800a74a:	68fb      	ldr	r3, [r7, #12]
 800a74c:	2200      	movs	r2, #0
 800a74e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return errorcode;
 800a752:	7ffb      	ldrb	r3, [r7, #31]
}
 800a754:	4618      	mov	r0, r3
 800a756:	3720      	adds	r7, #32
 800a758:	46bd      	mov	sp, r7
 800a75a:	bd80      	pop	{r7, pc}
 800a75c:	0800aa19 	.word	0x0800aa19
 800a760:	0800aa35 	.word	0x0800aa35
 800a764:	0800ab0d 	.word	0x0800ab0d
 800a768:	40003800 	.word	0x40003800
 800a76c:	40003400 	.word	0x40003400

0800a770 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800a770:	b580      	push	{r7, lr}
 800a772:	b088      	sub	sp, #32
 800a774:	af00      	add	r7, sp, #0
 800a776:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	681b      	ldr	r3, [r3, #0]
 800a77c:	689b      	ldr	r3, [r3, #8]
 800a77e:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	4aa2      	ldr	r2, [pc, #648]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a786:	4293      	cmp	r3, r2
 800a788:	d101      	bne.n	800a78e <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 800a78a:	4ba2      	ldr	r3, [pc, #648]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a78c:	e001      	b.n	800a792 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800a78e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a792:	689b      	ldr	r3, [r3, #8]
 800a794:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	681b      	ldr	r3, [r3, #0]
 800a79a:	685b      	ldr	r3, [r3, #4]
 800a79c:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a9b      	ldr	r2, [pc, #620]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d101      	bne.n	800a7ac <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800a7a8:	4b9a      	ldr	r3, [pc, #616]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a7aa:	e001      	b.n	800a7b0 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 800a7ac:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a7b0:	685b      	ldr	r3, [r3, #4]
 800a7b2:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	685b      	ldr	r3, [r3, #4]
 800a7b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a7bc:	d004      	beq.n	800a7c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	685b      	ldr	r3, [r3, #4]
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	f040 8099 	bne.w	800a8fa <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800a7c8:	69fb      	ldr	r3, [r7, #28]
 800a7ca:	f003 0302 	and.w	r3, r3, #2
 800a7ce:	2b02      	cmp	r3, #2
 800a7d0:	d107      	bne.n	800a7e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800a7d2:	697b      	ldr	r3, [r7, #20]
 800a7d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	d002      	beq.n	800a7e2 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 800a7dc:	6878      	ldr	r0, [r7, #4]
 800a7de:	f000 f9d5 	bl	800ab8c <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 800a7e2:	69bb      	ldr	r3, [r7, #24]
 800a7e4:	f003 0301 	and.w	r3, r3, #1
 800a7e8:	2b01      	cmp	r3, #1
 800a7ea:	d107      	bne.n	800a7fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 800a7ec:	693b      	ldr	r3, [r7, #16]
 800a7ee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	d002      	beq.n	800a7fc <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f000 fa78 	bl	800acec <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a7fc:	69bb      	ldr	r3, [r7, #24]
 800a7fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a802:	2b40      	cmp	r3, #64	; 0x40
 800a804:	d13a      	bne.n	800a87c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800a806:	693b      	ldr	r3, [r7, #16]
 800a808:	f003 0320 	and.w	r3, r3, #32
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d035      	beq.n	800a87c <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	4a7e      	ldr	r2, [pc, #504]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d101      	bne.n	800a81e <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800a81a:	4b7e      	ldr	r3, [pc, #504]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a81c:	e001      	b.n	800a822 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800a81e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a822:	685a      	ldr	r2, [r3, #4]
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	4979      	ldr	r1, [pc, #484]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a82a:	428b      	cmp	r3, r1
 800a82c:	d101      	bne.n	800a832 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800a82e:	4b79      	ldr	r3, [pc, #484]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a830:	e001      	b.n	800a836 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800a832:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a836:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a83a:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	685a      	ldr	r2, [r3, #4]
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a84a:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 800a84c:	2300      	movs	r3, #0
 800a84e:	60fb      	str	r3, [r7, #12]
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	681b      	ldr	r3, [r3, #0]
 800a854:	68db      	ldr	r3, [r3, #12]
 800a856:	60fb      	str	r3, [r7, #12]
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	681b      	ldr	r3, [r3, #0]
 800a85c:	689b      	ldr	r3, [r3, #8]
 800a85e:	60fb      	str	r3, [r7, #12]
 800a860:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2201      	movs	r2, #1
 800a866:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a86e:	f043 0202 	orr.w	r2, r3, #2
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a876:	6878      	ldr	r0, [r7, #4]
 800a878:	f7ff fcfe 	bl	800a278 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a87c:	69fb      	ldr	r3, [r7, #28]
 800a87e:	f003 0308 	and.w	r3, r3, #8
 800a882:	2b08      	cmp	r3, #8
 800a884:	f040 80be 	bne.w	800aa04 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
 800a888:	697b      	ldr	r3, [r7, #20]
 800a88a:	f003 0320 	and.w	r3, r3, #32
 800a88e:	2b00      	cmp	r3, #0
 800a890:	f000 80b8 	beq.w	800aa04 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	681b      	ldr	r3, [r3, #0]
 800a898:	685a      	ldr	r2, [r3, #4]
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a8a2:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4a59      	ldr	r2, [pc, #356]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d101      	bne.n	800a8b2 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 800a8ae:	4b59      	ldr	r3, [pc, #356]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a8b0:	e001      	b.n	800a8b6 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 800a8b2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a8b6:	685a      	ldr	r2, [r3, #4]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4954      	ldr	r1, [pc, #336]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a8be:	428b      	cmp	r3, r1
 800a8c0:	d101      	bne.n	800a8c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 800a8c2:	4b54      	ldr	r3, [pc, #336]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a8c4:	e001      	b.n	800a8ca <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800a8c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a8ca:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a8ce:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800a8d0:	2300      	movs	r3, #0
 800a8d2:	60bb      	str	r3, [r7, #8]
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	689b      	ldr	r3, [r3, #8]
 800a8da:	60bb      	str	r3, [r7, #8]
 800a8dc:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	2201      	movs	r2, #1
 800a8e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a8e6:	687b      	ldr	r3, [r7, #4]
 800a8e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a8ea:	f043 0204 	orr.w	r2, r3, #4
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f7ff fcc0 	bl	800a278 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a8f8:	e084      	b.n	800aa04 <HAL_I2SEx_FullDuplex_IRQHandler+0x294>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800a8fa:	69bb      	ldr	r3, [r7, #24]
 800a8fc:	f003 0302 	and.w	r3, r3, #2
 800a900:	2b02      	cmp	r3, #2
 800a902:	d107      	bne.n	800a914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 800a904:	693b      	ldr	r3, [r7, #16]
 800a906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a90a:	2b00      	cmp	r3, #0
 800a90c:	d002      	beq.n	800a914 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800a90e:	6878      	ldr	r0, [r7, #4]
 800a910:	f000 f96e 	bl	800abf0 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 800a914:	69fb      	ldr	r3, [r7, #28]
 800a916:	f003 0301 	and.w	r3, r3, #1
 800a91a:	2b01      	cmp	r3, #1
 800a91c:	d107      	bne.n	800a92e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800a91e:	697b      	ldr	r3, [r7, #20]
 800a920:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a924:	2b00      	cmp	r3, #0
 800a926:	d002      	beq.n	800a92e <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 f9ad 	bl	800ac88 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800a92e:	69fb      	ldr	r3, [r7, #28]
 800a930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a934:	2b40      	cmp	r3, #64	; 0x40
 800a936:	d12f      	bne.n	800a998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 800a938:	697b      	ldr	r3, [r7, #20]
 800a93a:	f003 0320 	and.w	r3, r3, #32
 800a93e:	2b00      	cmp	r3, #0
 800a940:	d02a      	beq.n	800a998 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a942:	687b      	ldr	r3, [r7, #4]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	685a      	ldr	r2, [r3, #4]
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a950:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	681b      	ldr	r3, [r3, #0]
 800a956:	4a2e      	ldr	r2, [pc, #184]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a958:	4293      	cmp	r3, r2
 800a95a:	d101      	bne.n	800a960 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 800a95c:	4b2d      	ldr	r3, [pc, #180]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a95e:	e001      	b.n	800a964 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800a960:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a964:	685a      	ldr	r2, [r3, #4]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	681b      	ldr	r3, [r3, #0]
 800a96a:	4929      	ldr	r1, [pc, #164]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a96c:	428b      	cmp	r3, r1
 800a96e:	d101      	bne.n	800a974 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800a970:	4b28      	ldr	r3, [pc, #160]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a972:	e001      	b.n	800a978 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 800a974:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a978:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a97c:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a97e:	687b      	ldr	r3, [r7, #4]
 800a980:	2201      	movs	r2, #1
 800a982:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a98a:	f043 0202 	orr.w	r2, r3, #2
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f7ff fc70 	bl	800a278 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800a998:	69bb      	ldr	r3, [r7, #24]
 800a99a:	f003 0308 	and.w	r3, r3, #8
 800a99e:	2b08      	cmp	r3, #8
 800a9a0:	d131      	bne.n	800aa06 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
 800a9a2:	693b      	ldr	r3, [r7, #16]
 800a9a4:	f003 0320 	and.w	r3, r3, #32
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d02c      	beq.n	800aa06 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	4a17      	ldr	r2, [pc, #92]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a9b2:	4293      	cmp	r3, r2
 800a9b4:	d101      	bne.n	800a9ba <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800a9b6:	4b17      	ldr	r3, [pc, #92]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a9b8:	e001      	b.n	800a9be <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800a9ba:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a9be:	685a      	ldr	r2, [r3, #4]
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	681b      	ldr	r3, [r3, #0]
 800a9c4:	4912      	ldr	r1, [pc, #72]	; (800aa10 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>)
 800a9c6:	428b      	cmp	r3, r1
 800a9c8:	d101      	bne.n	800a9ce <HAL_I2SEx_FullDuplex_IRQHandler+0x25e>
 800a9ca:	4b12      	ldr	r3, [pc, #72]	; (800aa14 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a4>)
 800a9cc:	e001      	b.n	800a9d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x262>
 800a9ce:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800a9d2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800a9d6:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	685a      	ldr	r2, [r3, #4]
 800a9de:	687b      	ldr	r3, [r7, #4]
 800a9e0:	681b      	ldr	r3, [r3, #0]
 800a9e2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800a9e6:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800a9e8:	687b      	ldr	r3, [r7, #4]
 800a9ea:	2201      	movs	r2, #1
 800a9ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a9f4:	f043 0204 	orr.w	r2, r3, #4
 800a9f8:	687b      	ldr	r3, [r7, #4]
 800a9fa:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f7ff fc3b 	bl	800a278 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800aa02:	e000      	b.n	800aa06 <HAL_I2SEx_FullDuplex_IRQHandler+0x296>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800aa04:	bf00      	nop
}
 800aa06:	bf00      	nop
 800aa08:	3720      	adds	r7, #32
 800aa0a:	46bd      	mov	sp, r7
 800aa0c:	bd80      	pop	{r7, pc}
 800aa0e:	bf00      	nop
 800aa10:	40003800 	.word	0x40003800
 800aa14:	40003400 	.word	0x40003400

0800aa18 <I2SEx_TxRxDMAHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMAHalfCplt(DMA_HandleTypeDef *hdma)
{
 800aa18:	b580      	push	{r7, lr}
 800aa1a:	b084      	sub	sp, #16
 800aa1c:	af00      	add	r7, sp, #0
 800aa1e:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa20:	687b      	ldr	r3, [r7, #4]
 800aa22:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa24:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx Half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxHalfCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxHalfCpltCallback(hi2s);
 800aa26:	68f8      	ldr	r0, [r7, #12]
 800aa28:	f7f6 fdaa 	bl	8001580 <HAL_I2SEx_TxRxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800aa2c:	bf00      	nop
 800aa2e:	3710      	adds	r7, #16
 800aa30:	46bd      	mov	sp, r7
 800aa32:	bd80      	pop	{r7, pc}

0800aa34 <I2SEx_TxRxDMACplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void I2SEx_TxRxDMACplt(DMA_HandleTypeDef *hdma)
{
 800aa34:	b580      	push	{r7, lr}
 800aa36:	b084      	sub	sp, #16
 800aa38:	af00      	add	r7, sp, #0
 800aa3a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aa40:	60fb      	str	r3, [r7, #12]

  /* If DMA is configured in DMA_NORMAL mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 800aa42:	687b      	ldr	r3, [r7, #4]
 800aa44:	69db      	ldr	r3, [r3, #28]
 800aa46:	2b00      	cmp	r3, #0
 800aa48:	d155      	bne.n	800aaf6 <I2SEx_TxRxDMACplt+0xc2>
  {
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	69db      	ldr	r3, [r3, #28]
 800aa50:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800aa54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aa58:	d006      	beq.n	800aa68 <I2SEx_TxRxDMACplt+0x34>
        ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_SLAVE_TX))
 800aa5a:	68fb      	ldr	r3, [r7, #12]
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	69db      	ldr	r3, [r3, #28]
 800aa60:	f403 7340 	and.w	r3, r3, #768	; 0x300
    if (((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_TX) || \
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d11e      	bne.n	800aaa6 <I2SEx_TxRxDMACplt+0x72>
    /* Disable Tx & Rx DMA Requests */
    {
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_RXDMAEN);
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	4a25      	ldr	r2, [pc, #148]	; (800ab04 <I2SEx_TxRxDMACplt+0xd0>)
 800aa6e:	4293      	cmp	r3, r2
 800aa70:	d101      	bne.n	800aa76 <I2SEx_TxRxDMACplt+0x42>
 800aa72:	4b25      	ldr	r3, [pc, #148]	; (800ab08 <I2SEx_TxRxDMACplt+0xd4>)
 800aa74:	e001      	b.n	800aa7a <I2SEx_TxRxDMACplt+0x46>
 800aa76:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa7a:	685a      	ldr	r2, [r3, #4]
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	4920      	ldr	r1, [pc, #128]	; (800ab04 <I2SEx_TxRxDMACplt+0xd0>)
 800aa82:	428b      	cmp	r3, r1
 800aa84:	d101      	bne.n	800aa8a <I2SEx_TxRxDMACplt+0x56>
 800aa86:	4b20      	ldr	r3, [pc, #128]	; (800ab08 <I2SEx_TxRxDMACplt+0xd4>)
 800aa88:	e001      	b.n	800aa8e <I2SEx_TxRxDMACplt+0x5a>
 800aa8a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aa8e:	f022 0201 	bic.w	r2, r2, #1
 800aa92:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_TXDMAEN);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	685a      	ldr	r2, [r3, #4]
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f022 0202 	bic.w	r2, r2, #2
 800aaa2:	605a      	str	r2, [r3, #4]
 800aaa4:	e01d      	b.n	800aae2 <I2SEx_TxRxDMACplt+0xae>
    }
    else
    {
      CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	681b      	ldr	r3, [r3, #0]
 800aaaa:	685a      	ldr	r2, [r3, #4]
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	f022 0201 	bic.w	r2, r2, #1
 800aab4:	605a      	str	r2, [r3, #4]
      CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, SPI_CR2_TXDMAEN);
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a12      	ldr	r2, [pc, #72]	; (800ab04 <I2SEx_TxRxDMACplt+0xd0>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d101      	bne.n	800aac4 <I2SEx_TxRxDMACplt+0x90>
 800aac0:	4b11      	ldr	r3, [pc, #68]	; (800ab08 <I2SEx_TxRxDMACplt+0xd4>)
 800aac2:	e001      	b.n	800aac8 <I2SEx_TxRxDMACplt+0x94>
 800aac4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aac8:	685a      	ldr	r2, [r3, #4]
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	490d      	ldr	r1, [pc, #52]	; (800ab04 <I2SEx_TxRxDMACplt+0xd0>)
 800aad0:	428b      	cmp	r3, r1
 800aad2:	d101      	bne.n	800aad8 <I2SEx_TxRxDMACplt+0xa4>
 800aad4:	4b0c      	ldr	r3, [pc, #48]	; (800ab08 <I2SEx_TxRxDMACplt+0xd4>)
 800aad6:	e001      	b.n	800aadc <I2SEx_TxRxDMACplt+0xa8>
 800aad8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800aadc:	f022 0202 	bic.w	r2, r2, #2
 800aae0:	605a      	str	r2, [r3, #4]
    }

    hi2s->RxXferCount = 0U;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	2200      	movs	r2, #0
 800aae6:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->TxXferCount = 0U;
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	2200      	movs	r2, #0
 800aaec:	855a      	strh	r2, [r3, #42]	; 0x2a

    hi2s->State = HAL_I2S_STATE_READY;
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	2201      	movs	r2, #1
 800aaf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->TxRxCpltCallback(hi2s);
#else
  HAL_I2SEx_TxRxCpltCallback(hi2s);
 800aaf6:	68f8      	ldr	r0, [r7, #12]
 800aaf8:	f7f6 fdf2 	bl	80016e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800aafc:	bf00      	nop
 800aafe:	3710      	adds	r7, #16
 800ab00:	46bd      	mov	sp, r7
 800ab02:	bd80      	pop	{r7, pc}
 800ab04:	40003800 	.word	0x40003800
 800ab08:	40003400 	.word	0x40003400

0800ab0c <I2SEx_TxRxDMAError>:
  * @brief  DMA I2S communication error callback
  * @param  hdma DMA handle
  * @retval None
  */
static void I2SEx_TxRxDMAError(DMA_HandleTypeDef *hdma)
{
 800ab0c:	b580      	push	{r7, lr}
 800ab0e:	b084      	sub	sp, #16
 800ab10:	af00      	add	r7, sp, #0
 800ab12:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab18:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681b      	ldr	r3, [r3, #0]
 800ab1e:	685a      	ldr	r2, [r3, #4]
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	681b      	ldr	r3, [r3, #0]
 800ab24:	f022 0203 	bic.w	r2, r2, #3
 800ab28:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(I2SxEXT(hi2s->Instance)->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	4a15      	ldr	r2, [pc, #84]	; (800ab84 <I2SEx_TxRxDMAError+0x78>)
 800ab30:	4293      	cmp	r3, r2
 800ab32:	d101      	bne.n	800ab38 <I2SEx_TxRxDMAError+0x2c>
 800ab34:	4b14      	ldr	r3, [pc, #80]	; (800ab88 <I2SEx_TxRxDMAError+0x7c>)
 800ab36:	e001      	b.n	800ab3c <I2SEx_TxRxDMAError+0x30>
 800ab38:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab3c:	685a      	ldr	r2, [r3, #4]
 800ab3e:	68fb      	ldr	r3, [r7, #12]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	4910      	ldr	r1, [pc, #64]	; (800ab84 <I2SEx_TxRxDMAError+0x78>)
 800ab44:	428b      	cmp	r3, r1
 800ab46:	d101      	bne.n	800ab4c <I2SEx_TxRxDMAError+0x40>
 800ab48:	4b0f      	ldr	r3, [pc, #60]	; (800ab88 <I2SEx_TxRxDMAError+0x7c>)
 800ab4a:	e001      	b.n	800ab50 <I2SEx_TxRxDMAError+0x44>
 800ab4c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ab50:	f022 0203 	bic.w	r2, r2, #3
 800ab54:	605a      	str	r2, [r3, #4]

  hi2s->TxXferCount = 0U;
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	2200      	movs	r2, #0
 800ab5a:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	2200      	movs	r2, #0
 800ab60:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 800ab62:	68fb      	ldr	r3, [r7, #12]
 800ab64:	2201      	movs	r2, #1
 800ab66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ab6e:	f043 0208 	orr.w	r2, r3, #8
 800ab72:	68fb      	ldr	r3, [r7, #12]
 800ab74:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 800ab76:	68f8      	ldr	r0, [r7, #12]
 800ab78:	f7ff fb7e 	bl	800a278 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 800ab7c:	bf00      	nop
 800ab7e:	3710      	adds	r7, #16
 800ab80:	46bd      	mov	sp, r7
 800ab82:	bd80      	pop	{r7, pc}
 800ab84:	40003800 	.word	0x40003800
 800ab88:	40003400 	.word	0x40003400

0800ab8c <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ab8c:	b580      	push	{r7, lr}
 800ab8e:	b082      	sub	sp, #8
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ab98:	1c99      	adds	r1, r3, #2
 800ab9a:	687a      	ldr	r2, [r7, #4]
 800ab9c:	6251      	str	r1, [r2, #36]	; 0x24
 800ab9e:	881a      	ldrh	r2, [r3, #0]
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	681b      	ldr	r3, [r3, #0]
 800aba4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abaa:	b29b      	uxth	r3, r3
 800abac:	3b01      	subs	r3, #1
 800abae:	b29a      	uxth	r2, r3
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800abb4:	687b      	ldr	r3, [r7, #4]
 800abb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800abb8:	b29b      	uxth	r3, r3
 800abba:	2b00      	cmp	r3, #0
 800abbc:	d113      	bne.n	800abe6 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	681b      	ldr	r3, [r3, #0]
 800abc2:	685a      	ldr	r2, [r3, #4]
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	681b      	ldr	r3, [r3, #0]
 800abc8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800abcc:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800abd2:	b29b      	uxth	r3, r3
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d106      	bne.n	800abe6 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2201      	movs	r2, #1
 800abdc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f7f6 fd7d 	bl	80016e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800abe6:	bf00      	nop
 800abe8:	3708      	adds	r7, #8
 800abea:	46bd      	mov	sp, r7
 800abec:	bd80      	pop	{r7, pc}
	...

0800abf0 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b082      	sub	sp, #8
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abfc:	1c99      	adds	r1, r3, #2
 800abfe:	687a      	ldr	r2, [r7, #4]
 800ac00:	6251      	str	r1, [r2, #36]	; 0x24
 800ac02:	8819      	ldrh	r1, [r3, #0]
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	4a1d      	ldr	r2, [pc, #116]	; (800ac80 <I2SEx_TxISR_I2SExt+0x90>)
 800ac0a:	4293      	cmp	r3, r2
 800ac0c:	d101      	bne.n	800ac12 <I2SEx_TxISR_I2SExt+0x22>
 800ac0e:	4b1d      	ldr	r3, [pc, #116]	; (800ac84 <I2SEx_TxISR_I2SExt+0x94>)
 800ac10:	e001      	b.n	800ac16 <I2SEx_TxISR_I2SExt+0x26>
 800ac12:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac16:	460a      	mov	r2, r1
 800ac18:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac1e:	b29b      	uxth	r3, r3
 800ac20:	3b01      	subs	r3, #1
 800ac22:	b29a      	uxth	r2, r3
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ac2c:	b29b      	uxth	r3, r3
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d121      	bne.n	800ac76 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	681b      	ldr	r3, [r3, #0]
 800ac36:	4a12      	ldr	r2, [pc, #72]	; (800ac80 <I2SEx_TxISR_I2SExt+0x90>)
 800ac38:	4293      	cmp	r3, r2
 800ac3a:	d101      	bne.n	800ac40 <I2SEx_TxISR_I2SExt+0x50>
 800ac3c:	4b11      	ldr	r3, [pc, #68]	; (800ac84 <I2SEx_TxISR_I2SExt+0x94>)
 800ac3e:	e001      	b.n	800ac44 <I2SEx_TxISR_I2SExt+0x54>
 800ac40:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac44:	685a      	ldr	r2, [r3, #4]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	681b      	ldr	r3, [r3, #0]
 800ac4a:	490d      	ldr	r1, [pc, #52]	; (800ac80 <I2SEx_TxISR_I2SExt+0x90>)
 800ac4c:	428b      	cmp	r3, r1
 800ac4e:	d101      	bne.n	800ac54 <I2SEx_TxISR_I2SExt+0x64>
 800ac50:	4b0c      	ldr	r3, [pc, #48]	; (800ac84 <I2SEx_TxISR_I2SExt+0x94>)
 800ac52:	e001      	b.n	800ac58 <I2SEx_TxISR_I2SExt+0x68>
 800ac54:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ac58:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800ac5c:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ac62:	b29b      	uxth	r3, r3
 800ac64:	2b00      	cmp	r3, #0
 800ac66:	d106      	bne.n	800ac76 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	2201      	movs	r2, #1
 800ac6c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f7f6 fd35 	bl	80016e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ac76:	bf00      	nop
 800ac78:	3708      	adds	r7, #8
 800ac7a:	46bd      	mov	sp, r7
 800ac7c:	bd80      	pop	{r7, pc}
 800ac7e:	bf00      	nop
 800ac80:	40003800 	.word	0x40003800
 800ac84:	40003400 	.word	0x40003400

0800ac88 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	68d8      	ldr	r0, [r3, #12]
 800ac96:	687b      	ldr	r3, [r7, #4]
 800ac98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ac9a:	1c99      	adds	r1, r3, #2
 800ac9c:	687a      	ldr	r2, [r7, #4]
 800ac9e:	62d1      	str	r1, [r2, #44]	; 0x2c
 800aca0:	b282      	uxth	r2, r0
 800aca2:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800aca4:	687b      	ldr	r3, [r7, #4]
 800aca6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800aca8:	b29b      	uxth	r3, r3
 800acaa:	3b01      	subs	r3, #1
 800acac:	b29a      	uxth	r2, r3
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800acb6:	b29b      	uxth	r3, r3
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d113      	bne.n	800ace4 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	685a      	ldr	r2, [r3, #4]
 800acc2:	687b      	ldr	r3, [r7, #4]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800acca:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800acd0:	b29b      	uxth	r3, r3
 800acd2:	2b00      	cmp	r3, #0
 800acd4:	d106      	bne.n	800ace4 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	2201      	movs	r2, #1
 800acda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f7f6 fcfe 	bl	80016e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ace4:	bf00      	nop
 800ace6:	3708      	adds	r7, #8
 800ace8:	46bd      	mov	sp, r7
 800acea:	bd80      	pop	{r7, pc}

0800acec <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b082      	sub	sp, #8
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	681b      	ldr	r3, [r3, #0]
 800acf8:	4a20      	ldr	r2, [pc, #128]	; (800ad7c <I2SEx_RxISR_I2SExt+0x90>)
 800acfa:	4293      	cmp	r3, r2
 800acfc:	d101      	bne.n	800ad02 <I2SEx_RxISR_I2SExt+0x16>
 800acfe:	4b20      	ldr	r3, [pc, #128]	; (800ad80 <I2SEx_RxISR_I2SExt+0x94>)
 800ad00:	e001      	b.n	800ad06 <I2SEx_RxISR_I2SExt+0x1a>
 800ad02:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad06:	68d8      	ldr	r0, [r3, #12]
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad0c:	1c99      	adds	r1, r3, #2
 800ad0e:	687a      	ldr	r2, [r7, #4]
 800ad10:	62d1      	str	r1, [r2, #44]	; 0x2c
 800ad12:	b282      	uxth	r2, r0
 800ad14:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ad1a:	b29b      	uxth	r3, r3
 800ad1c:	3b01      	subs	r3, #1
 800ad1e:	b29a      	uxth	r2, r3
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800ad28:	b29b      	uxth	r3, r3
 800ad2a:	2b00      	cmp	r3, #0
 800ad2c:	d121      	bne.n	800ad72 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	4a12      	ldr	r2, [pc, #72]	; (800ad7c <I2SEx_RxISR_I2SExt+0x90>)
 800ad34:	4293      	cmp	r3, r2
 800ad36:	d101      	bne.n	800ad3c <I2SEx_RxISR_I2SExt+0x50>
 800ad38:	4b11      	ldr	r3, [pc, #68]	; (800ad80 <I2SEx_RxISR_I2SExt+0x94>)
 800ad3a:	e001      	b.n	800ad40 <I2SEx_RxISR_I2SExt+0x54>
 800ad3c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad40:	685a      	ldr	r2, [r3, #4]
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	490d      	ldr	r1, [pc, #52]	; (800ad7c <I2SEx_RxISR_I2SExt+0x90>)
 800ad48:	428b      	cmp	r3, r1
 800ad4a:	d101      	bne.n	800ad50 <I2SEx_RxISR_I2SExt+0x64>
 800ad4c:	4b0c      	ldr	r3, [pc, #48]	; (800ad80 <I2SEx_RxISR_I2SExt+0x94>)
 800ad4e:	e001      	b.n	800ad54 <I2SEx_RxISR_I2SExt+0x68>
 800ad50:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800ad54:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800ad58:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ad5e:	b29b      	uxth	r3, r3
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d106      	bne.n	800ad72 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2201      	movs	r2, #1
 800ad68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800ad6c:	6878      	ldr	r0, [r7, #4]
 800ad6e:	f7f6 fcb7 	bl	80016e0 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800ad72:	bf00      	nop
 800ad74:	3708      	adds	r7, #8
 800ad76:	46bd      	mov	sp, r7
 800ad78:	bd80      	pop	{r7, pc}
 800ad7a:	bf00      	nop
 800ad7c:	40003800 	.word	0x40003800
 800ad80:	40003400 	.word	0x40003400

0800ad84 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b086      	sub	sp, #24
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d101      	bne.n	800ad96 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800ad92:	2301      	movs	r3, #1
 800ad94:	e22d      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	f003 0301 	and.w	r3, r3, #1
 800ad9e:	2b00      	cmp	r3, #0
 800ada0:	d075      	beq.n	800ae8e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800ada2:	4ba3      	ldr	r3, [pc, #652]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ada4:	689b      	ldr	r3, [r3, #8]
 800ada6:	f003 030c 	and.w	r3, r3, #12
 800adaa:	2b04      	cmp	r3, #4
 800adac:	d00c      	beq.n	800adc8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800adae:	4ba0      	ldr	r3, [pc, #640]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800adb0:	689b      	ldr	r3, [r3, #8]
 800adb2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800adb6:	2b08      	cmp	r3, #8
 800adb8:	d112      	bne.n	800ade0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800adba:	4b9d      	ldr	r3, [pc, #628]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800adbc:	685b      	ldr	r3, [r3, #4]
 800adbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800adc2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800adc6:	d10b      	bne.n	800ade0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800adc8:	4b99      	ldr	r3, [pc, #612]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800adca:	681b      	ldr	r3, [r3, #0]
 800adcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800add0:	2b00      	cmp	r3, #0
 800add2:	d05b      	beq.n	800ae8c <HAL_RCC_OscConfig+0x108>
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	685b      	ldr	r3, [r3, #4]
 800add8:	2b00      	cmp	r3, #0
 800adda:	d157      	bne.n	800ae8c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800addc:	2301      	movs	r3, #1
 800adde:	e208      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	685b      	ldr	r3, [r3, #4]
 800ade4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ade8:	d106      	bne.n	800adf8 <HAL_RCC_OscConfig+0x74>
 800adea:	4b91      	ldr	r3, [pc, #580]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	4a90      	ldr	r2, [pc, #576]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800adf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800adf4:	6013      	str	r3, [r2, #0]
 800adf6:	e01d      	b.n	800ae34 <HAL_RCC_OscConfig+0xb0>
 800adf8:	687b      	ldr	r3, [r7, #4]
 800adfa:	685b      	ldr	r3, [r3, #4]
 800adfc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800ae00:	d10c      	bne.n	800ae1c <HAL_RCC_OscConfig+0x98>
 800ae02:	4b8b      	ldr	r3, [pc, #556]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4a8a      	ldr	r2, [pc, #552]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800ae0c:	6013      	str	r3, [r2, #0]
 800ae0e:	4b88      	ldr	r3, [pc, #544]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	4a87      	ldr	r2, [pc, #540]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae14:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800ae18:	6013      	str	r3, [r2, #0]
 800ae1a:	e00b      	b.n	800ae34 <HAL_RCC_OscConfig+0xb0>
 800ae1c:	4b84      	ldr	r3, [pc, #528]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	4a83      	ldr	r2, [pc, #524]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae22:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800ae26:	6013      	str	r3, [r2, #0]
 800ae28:	4b81      	ldr	r3, [pc, #516]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae2a:	681b      	ldr	r3, [r3, #0]
 800ae2c:	4a80      	ldr	r2, [pc, #512]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae2e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800ae32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	685b      	ldr	r3, [r3, #4]
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d013      	beq.n	800ae64 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae3c:	f7fd f80e 	bl	8007e5c <HAL_GetTick>
 800ae40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae42:	e008      	b.n	800ae56 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ae44:	f7fd f80a 	bl	8007e5c <HAL_GetTick>
 800ae48:	4602      	mov	r2, r0
 800ae4a:	693b      	ldr	r3, [r7, #16]
 800ae4c:	1ad3      	subs	r3, r2, r3
 800ae4e:	2b64      	cmp	r3, #100	; 0x64
 800ae50:	d901      	bls.n	800ae56 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800ae52:	2303      	movs	r3, #3
 800ae54:	e1cd      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800ae56:	4b76      	ldr	r3, [pc, #472]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d0f0      	beq.n	800ae44 <HAL_RCC_OscConfig+0xc0>
 800ae62:	e014      	b.n	800ae8e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800ae64:	f7fc fffa 	bl	8007e5c <HAL_GetTick>
 800ae68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae6a:	e008      	b.n	800ae7e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800ae6c:	f7fc fff6 	bl	8007e5c <HAL_GetTick>
 800ae70:	4602      	mov	r2, r0
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	1ad3      	subs	r3, r2, r3
 800ae76:	2b64      	cmp	r3, #100	; 0x64
 800ae78:	d901      	bls.n	800ae7e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800ae7a:	2303      	movs	r3, #3
 800ae7c:	e1b9      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800ae7e:	4b6c      	ldr	r3, [pc, #432]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d1f0      	bne.n	800ae6c <HAL_RCC_OscConfig+0xe8>
 800ae8a:	e000      	b.n	800ae8e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800ae8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	f003 0302 	and.w	r3, r3, #2
 800ae96:	2b00      	cmp	r3, #0
 800ae98:	d063      	beq.n	800af62 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800ae9a:	4b65      	ldr	r3, [pc, #404]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800ae9c:	689b      	ldr	r3, [r3, #8]
 800ae9e:	f003 030c 	and.w	r3, r3, #12
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	d00b      	beq.n	800aebe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800aea6:	4b62      	ldr	r3, [pc, #392]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aea8:	689b      	ldr	r3, [r3, #8]
 800aeaa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800aeae:	2b08      	cmp	r3, #8
 800aeb0:	d11c      	bne.n	800aeec <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800aeb2:	4b5f      	ldr	r3, [pc, #380]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aeb4:	685b      	ldr	r3, [r3, #4]
 800aeb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800aeba:	2b00      	cmp	r3, #0
 800aebc:	d116      	bne.n	800aeec <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aebe:	4b5c      	ldr	r3, [pc, #368]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	f003 0302 	and.w	r3, r3, #2
 800aec6:	2b00      	cmp	r3, #0
 800aec8:	d005      	beq.n	800aed6 <HAL_RCC_OscConfig+0x152>
 800aeca:	687b      	ldr	r3, [r7, #4]
 800aecc:	68db      	ldr	r3, [r3, #12]
 800aece:	2b01      	cmp	r3, #1
 800aed0:	d001      	beq.n	800aed6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800aed2:	2301      	movs	r3, #1
 800aed4:	e18d      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800aed6:	4b56      	ldr	r3, [pc, #344]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aed8:	681b      	ldr	r3, [r3, #0]
 800aeda:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800aede:	687b      	ldr	r3, [r7, #4]
 800aee0:	691b      	ldr	r3, [r3, #16]
 800aee2:	00db      	lsls	r3, r3, #3
 800aee4:	4952      	ldr	r1, [pc, #328]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aee6:	4313      	orrs	r3, r2
 800aee8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800aeea:	e03a      	b.n	800af62 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	68db      	ldr	r3, [r3, #12]
 800aef0:	2b00      	cmp	r3, #0
 800aef2:	d020      	beq.n	800af36 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800aef4:	4b4f      	ldr	r3, [pc, #316]	; (800b034 <HAL_RCC_OscConfig+0x2b0>)
 800aef6:	2201      	movs	r2, #1
 800aef8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800aefa:	f7fc ffaf 	bl	8007e5c <HAL_GetTick>
 800aefe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800af00:	e008      	b.n	800af14 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800af02:	f7fc ffab 	bl	8007e5c <HAL_GetTick>
 800af06:	4602      	mov	r2, r0
 800af08:	693b      	ldr	r3, [r7, #16]
 800af0a:	1ad3      	subs	r3, r2, r3
 800af0c:	2b02      	cmp	r3, #2
 800af0e:	d901      	bls.n	800af14 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800af10:	2303      	movs	r3, #3
 800af12:	e16e      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800af14:	4b46      	ldr	r3, [pc, #280]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800af16:	681b      	ldr	r3, [r3, #0]
 800af18:	f003 0302 	and.w	r3, r3, #2
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d0f0      	beq.n	800af02 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800af20:	4b43      	ldr	r3, [pc, #268]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800af22:	681b      	ldr	r3, [r3, #0]
 800af24:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800af28:	687b      	ldr	r3, [r7, #4]
 800af2a:	691b      	ldr	r3, [r3, #16]
 800af2c:	00db      	lsls	r3, r3, #3
 800af2e:	4940      	ldr	r1, [pc, #256]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800af30:	4313      	orrs	r3, r2
 800af32:	600b      	str	r3, [r1, #0]
 800af34:	e015      	b.n	800af62 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800af36:	4b3f      	ldr	r3, [pc, #252]	; (800b034 <HAL_RCC_OscConfig+0x2b0>)
 800af38:	2200      	movs	r2, #0
 800af3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800af3c:	f7fc ff8e 	bl	8007e5c <HAL_GetTick>
 800af40:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800af42:	e008      	b.n	800af56 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800af44:	f7fc ff8a 	bl	8007e5c <HAL_GetTick>
 800af48:	4602      	mov	r2, r0
 800af4a:	693b      	ldr	r3, [r7, #16]
 800af4c:	1ad3      	subs	r3, r2, r3
 800af4e:	2b02      	cmp	r3, #2
 800af50:	d901      	bls.n	800af56 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800af52:	2303      	movs	r3, #3
 800af54:	e14d      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800af56:	4b36      	ldr	r3, [pc, #216]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800af58:	681b      	ldr	r3, [r3, #0]
 800af5a:	f003 0302 	and.w	r3, r3, #2
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1f0      	bne.n	800af44 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	681b      	ldr	r3, [r3, #0]
 800af66:	f003 0308 	and.w	r3, r3, #8
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d030      	beq.n	800afd0 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	695b      	ldr	r3, [r3, #20]
 800af72:	2b00      	cmp	r3, #0
 800af74:	d016      	beq.n	800afa4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800af76:	4b30      	ldr	r3, [pc, #192]	; (800b038 <HAL_RCC_OscConfig+0x2b4>)
 800af78:	2201      	movs	r2, #1
 800af7a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800af7c:	f7fc ff6e 	bl	8007e5c <HAL_GetTick>
 800af80:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800af82:	e008      	b.n	800af96 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800af84:	f7fc ff6a 	bl	8007e5c <HAL_GetTick>
 800af88:	4602      	mov	r2, r0
 800af8a:	693b      	ldr	r3, [r7, #16]
 800af8c:	1ad3      	subs	r3, r2, r3
 800af8e:	2b02      	cmp	r3, #2
 800af90:	d901      	bls.n	800af96 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800af92:	2303      	movs	r3, #3
 800af94:	e12d      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800af96:	4b26      	ldr	r3, [pc, #152]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800af98:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800af9a:	f003 0302 	and.w	r3, r3, #2
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d0f0      	beq.n	800af84 <HAL_RCC_OscConfig+0x200>
 800afa2:	e015      	b.n	800afd0 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800afa4:	4b24      	ldr	r3, [pc, #144]	; (800b038 <HAL_RCC_OscConfig+0x2b4>)
 800afa6:	2200      	movs	r2, #0
 800afa8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800afaa:	f7fc ff57 	bl	8007e5c <HAL_GetTick>
 800afae:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800afb0:	e008      	b.n	800afc4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800afb2:	f7fc ff53 	bl	8007e5c <HAL_GetTick>
 800afb6:	4602      	mov	r2, r0
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	1ad3      	subs	r3, r2, r3
 800afbc:	2b02      	cmp	r3, #2
 800afbe:	d901      	bls.n	800afc4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800afc0:	2303      	movs	r3, #3
 800afc2:	e116      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800afc4:	4b1a      	ldr	r3, [pc, #104]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800afc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800afc8:	f003 0302 	and.w	r3, r3, #2
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d1f0      	bne.n	800afb2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800afd0:	687b      	ldr	r3, [r7, #4]
 800afd2:	681b      	ldr	r3, [r3, #0]
 800afd4:	f003 0304 	and.w	r3, r3, #4
 800afd8:	2b00      	cmp	r3, #0
 800afda:	f000 80a0 	beq.w	800b11e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800afde:	2300      	movs	r3, #0
 800afe0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800afe2:	4b13      	ldr	r3, [pc, #76]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800afe4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800afe6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800afea:	2b00      	cmp	r3, #0
 800afec:	d10f      	bne.n	800b00e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800afee:	2300      	movs	r3, #0
 800aff0:	60fb      	str	r3, [r7, #12]
 800aff2:	4b0f      	ldr	r3, [pc, #60]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800aff6:	4a0e      	ldr	r2, [pc, #56]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800aff8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800affc:	6413      	str	r3, [r2, #64]	; 0x40
 800affe:	4b0c      	ldr	r3, [pc, #48]	; (800b030 <HAL_RCC_OscConfig+0x2ac>)
 800b000:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b006:	60fb      	str	r3, [r7, #12]
 800b008:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800b00a:	2301      	movs	r3, #1
 800b00c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b00e:	4b0b      	ldr	r3, [pc, #44]	; (800b03c <HAL_RCC_OscConfig+0x2b8>)
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b016:	2b00      	cmp	r3, #0
 800b018:	d121      	bne.n	800b05e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800b01a:	4b08      	ldr	r3, [pc, #32]	; (800b03c <HAL_RCC_OscConfig+0x2b8>)
 800b01c:	681b      	ldr	r3, [r3, #0]
 800b01e:	4a07      	ldr	r2, [pc, #28]	; (800b03c <HAL_RCC_OscConfig+0x2b8>)
 800b020:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b024:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800b026:	f7fc ff19 	bl	8007e5c <HAL_GetTick>
 800b02a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b02c:	e011      	b.n	800b052 <HAL_RCC_OscConfig+0x2ce>
 800b02e:	bf00      	nop
 800b030:	40023800 	.word	0x40023800
 800b034:	42470000 	.word	0x42470000
 800b038:	42470e80 	.word	0x42470e80
 800b03c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800b040:	f7fc ff0c 	bl	8007e5c <HAL_GetTick>
 800b044:	4602      	mov	r2, r0
 800b046:	693b      	ldr	r3, [r7, #16]
 800b048:	1ad3      	subs	r3, r2, r3
 800b04a:	2b02      	cmp	r3, #2
 800b04c:	d901      	bls.n	800b052 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800b04e:	2303      	movs	r3, #3
 800b050:	e0cf      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800b052:	4b6a      	ldr	r3, [pc, #424]	; (800b1fc <HAL_RCC_OscConfig+0x478>)
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	d0f0      	beq.n	800b040 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	689b      	ldr	r3, [r3, #8]
 800b062:	2b01      	cmp	r3, #1
 800b064:	d106      	bne.n	800b074 <HAL_RCC_OscConfig+0x2f0>
 800b066:	4b66      	ldr	r3, [pc, #408]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b068:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b06a:	4a65      	ldr	r2, [pc, #404]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b06c:	f043 0301 	orr.w	r3, r3, #1
 800b070:	6713      	str	r3, [r2, #112]	; 0x70
 800b072:	e01c      	b.n	800b0ae <HAL_RCC_OscConfig+0x32a>
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	689b      	ldr	r3, [r3, #8]
 800b078:	2b05      	cmp	r3, #5
 800b07a:	d10c      	bne.n	800b096 <HAL_RCC_OscConfig+0x312>
 800b07c:	4b60      	ldr	r3, [pc, #384]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b07e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b080:	4a5f      	ldr	r2, [pc, #380]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b082:	f043 0304 	orr.w	r3, r3, #4
 800b086:	6713      	str	r3, [r2, #112]	; 0x70
 800b088:	4b5d      	ldr	r3, [pc, #372]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b08a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b08c:	4a5c      	ldr	r2, [pc, #368]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b08e:	f043 0301 	orr.w	r3, r3, #1
 800b092:	6713      	str	r3, [r2, #112]	; 0x70
 800b094:	e00b      	b.n	800b0ae <HAL_RCC_OscConfig+0x32a>
 800b096:	4b5a      	ldr	r3, [pc, #360]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b098:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b09a:	4a59      	ldr	r2, [pc, #356]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b09c:	f023 0301 	bic.w	r3, r3, #1
 800b0a0:	6713      	str	r3, [r2, #112]	; 0x70
 800b0a2:	4b57      	ldr	r3, [pc, #348]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b0a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0a6:	4a56      	ldr	r2, [pc, #344]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b0a8:	f023 0304 	bic.w	r3, r3, #4
 800b0ac:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	689b      	ldr	r3, [r3, #8]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d015      	beq.n	800b0e2 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800b0b6:	f7fc fed1 	bl	8007e5c <HAL_GetTick>
 800b0ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b0bc:	e00a      	b.n	800b0d4 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b0be:	f7fc fecd 	bl	8007e5c <HAL_GetTick>
 800b0c2:	4602      	mov	r2, r0
 800b0c4:	693b      	ldr	r3, [r7, #16]
 800b0c6:	1ad3      	subs	r3, r2, r3
 800b0c8:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0cc:	4293      	cmp	r3, r2
 800b0ce:	d901      	bls.n	800b0d4 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800b0d0:	2303      	movs	r3, #3
 800b0d2:	e08e      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b0d4:	4b4a      	ldr	r3, [pc, #296]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b0d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b0d8:	f003 0302 	and.w	r3, r3, #2
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d0ee      	beq.n	800b0be <HAL_RCC_OscConfig+0x33a>
 800b0e0:	e014      	b.n	800b10c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800b0e2:	f7fc febb 	bl	8007e5c <HAL_GetTick>
 800b0e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b0e8:	e00a      	b.n	800b100 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b0ea:	f7fc feb7 	bl	8007e5c <HAL_GetTick>
 800b0ee:	4602      	mov	r2, r0
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	1ad3      	subs	r3, r2, r3
 800b0f4:	f241 3288 	movw	r2, #5000	; 0x1388
 800b0f8:	4293      	cmp	r3, r2
 800b0fa:	d901      	bls.n	800b100 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800b0fc:	2303      	movs	r3, #3
 800b0fe:	e078      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800b100:	4b3f      	ldr	r3, [pc, #252]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b102:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b104:	f003 0302 	and.w	r3, r3, #2
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d1ee      	bne.n	800b0ea <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800b10c:	7dfb      	ldrb	r3, [r7, #23]
 800b10e:	2b01      	cmp	r3, #1
 800b110:	d105      	bne.n	800b11e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800b112:	4b3b      	ldr	r3, [pc, #236]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b116:	4a3a      	ldr	r2, [pc, #232]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b118:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800b11c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	699b      	ldr	r3, [r3, #24]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d064      	beq.n	800b1f0 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800b126:	4b36      	ldr	r3, [pc, #216]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	f003 030c 	and.w	r3, r3, #12
 800b12e:	2b08      	cmp	r3, #8
 800b130:	d05c      	beq.n	800b1ec <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	699b      	ldr	r3, [r3, #24]
 800b136:	2b02      	cmp	r3, #2
 800b138:	d141      	bne.n	800b1be <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b13a:	4b32      	ldr	r3, [pc, #200]	; (800b204 <HAL_RCC_OscConfig+0x480>)
 800b13c:	2200      	movs	r2, #0
 800b13e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b140:	f7fc fe8c 	bl	8007e5c <HAL_GetTick>
 800b144:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b146:	e008      	b.n	800b15a <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b148:	f7fc fe88 	bl	8007e5c <HAL_GetTick>
 800b14c:	4602      	mov	r2, r0
 800b14e:	693b      	ldr	r3, [r7, #16]
 800b150:	1ad3      	subs	r3, r2, r3
 800b152:	2b02      	cmp	r3, #2
 800b154:	d901      	bls.n	800b15a <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800b156:	2303      	movs	r3, #3
 800b158:	e04b      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b15a:	4b29      	ldr	r3, [pc, #164]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b15c:	681b      	ldr	r3, [r3, #0]
 800b15e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b162:	2b00      	cmp	r3, #0
 800b164:	d1f0      	bne.n	800b148 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	69da      	ldr	r2, [r3, #28]
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	6a1b      	ldr	r3, [r3, #32]
 800b16e:	431a      	orrs	r2, r3
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b174:	019b      	lsls	r3, r3, #6
 800b176:	431a      	orrs	r2, r3
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b17c:	085b      	lsrs	r3, r3, #1
 800b17e:	3b01      	subs	r3, #1
 800b180:	041b      	lsls	r3, r3, #16
 800b182:	431a      	orrs	r2, r3
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b188:	061b      	lsls	r3, r3, #24
 800b18a:	491d      	ldr	r1, [pc, #116]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b18c:	4313      	orrs	r3, r2
 800b18e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800b190:	4b1c      	ldr	r3, [pc, #112]	; (800b204 <HAL_RCC_OscConfig+0x480>)
 800b192:	2201      	movs	r2, #1
 800b194:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b196:	f7fc fe61 	bl	8007e5c <HAL_GetTick>
 800b19a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b19c:	e008      	b.n	800b1b0 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b19e:	f7fc fe5d 	bl	8007e5c <HAL_GetTick>
 800b1a2:	4602      	mov	r2, r0
 800b1a4:	693b      	ldr	r3, [r7, #16]
 800b1a6:	1ad3      	subs	r3, r2, r3
 800b1a8:	2b02      	cmp	r3, #2
 800b1aa:	d901      	bls.n	800b1b0 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800b1ac:	2303      	movs	r3, #3
 800b1ae:	e020      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b1b0:	4b13      	ldr	r3, [pc, #76]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b1b2:	681b      	ldr	r3, [r3, #0]
 800b1b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	d0f0      	beq.n	800b19e <HAL_RCC_OscConfig+0x41a>
 800b1bc:	e018      	b.n	800b1f0 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800b1be:	4b11      	ldr	r3, [pc, #68]	; (800b204 <HAL_RCC_OscConfig+0x480>)
 800b1c0:	2200      	movs	r2, #0
 800b1c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800b1c4:	f7fc fe4a 	bl	8007e5c <HAL_GetTick>
 800b1c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b1ca:	e008      	b.n	800b1de <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800b1cc:	f7fc fe46 	bl	8007e5c <HAL_GetTick>
 800b1d0:	4602      	mov	r2, r0
 800b1d2:	693b      	ldr	r3, [r7, #16]
 800b1d4:	1ad3      	subs	r3, r2, r3
 800b1d6:	2b02      	cmp	r3, #2
 800b1d8:	d901      	bls.n	800b1de <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 800b1da:	2303      	movs	r3, #3
 800b1dc:	e009      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800b1de:	4b08      	ldr	r3, [pc, #32]	; (800b200 <HAL_RCC_OscConfig+0x47c>)
 800b1e0:	681b      	ldr	r3, [r3, #0]
 800b1e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b1e6:	2b00      	cmp	r3, #0
 800b1e8:	d1f0      	bne.n	800b1cc <HAL_RCC_OscConfig+0x448>
 800b1ea:	e001      	b.n	800b1f0 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800b1ec:	2301      	movs	r3, #1
 800b1ee:	e000      	b.n	800b1f2 <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 800b1f0:	2300      	movs	r3, #0
}
 800b1f2:	4618      	mov	r0, r3
 800b1f4:	3718      	adds	r7, #24
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}
 800b1fa:	bf00      	nop
 800b1fc:	40007000 	.word	0x40007000
 800b200:	40023800 	.word	0x40023800
 800b204:	42470060 	.word	0x42470060

0800b208 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800b208:	b580      	push	{r7, lr}
 800b20a:	b084      	sub	sp, #16
 800b20c:	af00      	add	r7, sp, #0
 800b20e:	6078      	str	r0, [r7, #4]
 800b210:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2b00      	cmp	r3, #0
 800b216:	d101      	bne.n	800b21c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800b218:	2301      	movs	r3, #1
 800b21a:	e0ca      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800b21c:	4b67      	ldr	r3, [pc, #412]	; (800b3bc <HAL_RCC_ClockConfig+0x1b4>)
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	f003 030f 	and.w	r3, r3, #15
 800b224:	683a      	ldr	r2, [r7, #0]
 800b226:	429a      	cmp	r2, r3
 800b228:	d90c      	bls.n	800b244 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b22a:	4b64      	ldr	r3, [pc, #400]	; (800b3bc <HAL_RCC_ClockConfig+0x1b4>)
 800b22c:	683a      	ldr	r2, [r7, #0]
 800b22e:	b2d2      	uxtb	r2, r2
 800b230:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b232:	4b62      	ldr	r3, [pc, #392]	; (800b3bc <HAL_RCC_ClockConfig+0x1b4>)
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	f003 030f 	and.w	r3, r3, #15
 800b23a:	683a      	ldr	r2, [r7, #0]
 800b23c:	429a      	cmp	r2, r3
 800b23e:	d001      	beq.n	800b244 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800b240:	2301      	movs	r3, #1
 800b242:	e0b6      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f003 0302 	and.w	r3, r3, #2
 800b24c:	2b00      	cmp	r3, #0
 800b24e:	d020      	beq.n	800b292 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b250:	687b      	ldr	r3, [r7, #4]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	f003 0304 	and.w	r3, r3, #4
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d005      	beq.n	800b268 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800b25c:	4b58      	ldr	r3, [pc, #352]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b25e:	689b      	ldr	r3, [r3, #8]
 800b260:	4a57      	ldr	r2, [pc, #348]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b262:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800b266:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	f003 0308 	and.w	r3, r3, #8
 800b270:	2b00      	cmp	r3, #0
 800b272:	d005      	beq.n	800b280 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800b274:	4b52      	ldr	r3, [pc, #328]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b276:	689b      	ldr	r3, [r3, #8]
 800b278:	4a51      	ldr	r2, [pc, #324]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b27a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800b27e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800b280:	4b4f      	ldr	r3, [pc, #316]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b282:	689b      	ldr	r3, [r3, #8]
 800b284:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	689b      	ldr	r3, [r3, #8]
 800b28c:	494c      	ldr	r1, [pc, #304]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b28e:	4313      	orrs	r3, r2
 800b290:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	681b      	ldr	r3, [r3, #0]
 800b296:	f003 0301 	and.w	r3, r3, #1
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d044      	beq.n	800b328 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800b29e:	687b      	ldr	r3, [r7, #4]
 800b2a0:	685b      	ldr	r3, [r3, #4]
 800b2a2:	2b01      	cmp	r3, #1
 800b2a4:	d107      	bne.n	800b2b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800b2a6:	4b46      	ldr	r3, [pc, #280]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b2a8:	681b      	ldr	r3, [r3, #0]
 800b2aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d119      	bne.n	800b2e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2b2:	2301      	movs	r3, #1
 800b2b4:	e07d      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	685b      	ldr	r3, [r3, #4]
 800b2ba:	2b02      	cmp	r3, #2
 800b2bc:	d003      	beq.n	800b2c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800b2c2:	2b03      	cmp	r3, #3
 800b2c4:	d107      	bne.n	800b2d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800b2c6:	4b3e      	ldr	r3, [pc, #248]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b2c8:	681b      	ldr	r3, [r3, #0]
 800b2ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d109      	bne.n	800b2e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2d2:	2301      	movs	r3, #1
 800b2d4:	e06d      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800b2d6:	4b3a      	ldr	r3, [pc, #232]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f003 0302 	and.w	r3, r3, #2
 800b2de:	2b00      	cmp	r3, #0
 800b2e0:	d101      	bne.n	800b2e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800b2e2:	2301      	movs	r3, #1
 800b2e4:	e065      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800b2e6:	4b36      	ldr	r3, [pc, #216]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b2e8:	689b      	ldr	r3, [r3, #8]
 800b2ea:	f023 0203 	bic.w	r2, r3, #3
 800b2ee:	687b      	ldr	r3, [r7, #4]
 800b2f0:	685b      	ldr	r3, [r3, #4]
 800b2f2:	4933      	ldr	r1, [pc, #204]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b2f4:	4313      	orrs	r3, r2
 800b2f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800b2f8:	f7fc fdb0 	bl	8007e5c <HAL_GetTick>
 800b2fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b2fe:	e00a      	b.n	800b316 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800b300:	f7fc fdac 	bl	8007e5c <HAL_GetTick>
 800b304:	4602      	mov	r2, r0
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	1ad3      	subs	r3, r2, r3
 800b30a:	f241 3288 	movw	r2, #5000	; 0x1388
 800b30e:	4293      	cmp	r3, r2
 800b310:	d901      	bls.n	800b316 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800b312:	2303      	movs	r3, #3
 800b314:	e04d      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800b316:	4b2a      	ldr	r3, [pc, #168]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b318:	689b      	ldr	r3, [r3, #8]
 800b31a:	f003 020c 	and.w	r2, r3, #12
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	685b      	ldr	r3, [r3, #4]
 800b322:	009b      	lsls	r3, r3, #2
 800b324:	429a      	cmp	r2, r3
 800b326:	d1eb      	bne.n	800b300 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800b328:	4b24      	ldr	r3, [pc, #144]	; (800b3bc <HAL_RCC_ClockConfig+0x1b4>)
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f003 030f 	and.w	r3, r3, #15
 800b330:	683a      	ldr	r2, [r7, #0]
 800b332:	429a      	cmp	r2, r3
 800b334:	d20c      	bcs.n	800b350 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800b336:	4b21      	ldr	r3, [pc, #132]	; (800b3bc <HAL_RCC_ClockConfig+0x1b4>)
 800b338:	683a      	ldr	r2, [r7, #0]
 800b33a:	b2d2      	uxtb	r2, r2
 800b33c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800b33e:	4b1f      	ldr	r3, [pc, #124]	; (800b3bc <HAL_RCC_ClockConfig+0x1b4>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	f003 030f 	and.w	r3, r3, #15
 800b346:	683a      	ldr	r2, [r7, #0]
 800b348:	429a      	cmp	r2, r3
 800b34a:	d001      	beq.n	800b350 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800b34c:	2301      	movs	r3, #1
 800b34e:	e030      	b.n	800b3b2 <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	f003 0304 	and.w	r3, r3, #4
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d008      	beq.n	800b36e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800b35c:	4b18      	ldr	r3, [pc, #96]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b35e:	689b      	ldr	r3, [r3, #8]
 800b360:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800b364:	687b      	ldr	r3, [r7, #4]
 800b366:	68db      	ldr	r3, [r3, #12]
 800b368:	4915      	ldr	r1, [pc, #84]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b36a:	4313      	orrs	r3, r2
 800b36c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f003 0308 	and.w	r3, r3, #8
 800b376:	2b00      	cmp	r3, #0
 800b378:	d009      	beq.n	800b38e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800b37a:	4b11      	ldr	r3, [pc, #68]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b37c:	689b      	ldr	r3, [r3, #8]
 800b37e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	691b      	ldr	r3, [r3, #16]
 800b386:	00db      	lsls	r3, r3, #3
 800b388:	490d      	ldr	r1, [pc, #52]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b38a:	4313      	orrs	r3, r2
 800b38c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800b38e:	f000 f81d 	bl	800b3cc <HAL_RCC_GetSysClockFreq>
 800b392:	4601      	mov	r1, r0
 800b394:	4b0a      	ldr	r3, [pc, #40]	; (800b3c0 <HAL_RCC_ClockConfig+0x1b8>)
 800b396:	689b      	ldr	r3, [r3, #8]
 800b398:	091b      	lsrs	r3, r3, #4
 800b39a:	f003 030f 	and.w	r3, r3, #15
 800b39e:	4a09      	ldr	r2, [pc, #36]	; (800b3c4 <HAL_RCC_ClockConfig+0x1bc>)
 800b3a0:	5cd3      	ldrb	r3, [r2, r3]
 800b3a2:	fa21 f303 	lsr.w	r3, r1, r3
 800b3a6:	4a08      	ldr	r2, [pc, #32]	; (800b3c8 <HAL_RCC_ClockConfig+0x1c0>)
 800b3a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 800b3aa:	2000      	movs	r0, #0
 800b3ac:	f7fc fd12 	bl	8007dd4 <HAL_InitTick>

  return HAL_OK;
 800b3b0:	2300      	movs	r3, #0
}
 800b3b2:	4618      	mov	r0, r3
 800b3b4:	3710      	adds	r7, #16
 800b3b6:	46bd      	mov	sp, r7
 800b3b8:	bd80      	pop	{r7, pc}
 800b3ba:	bf00      	nop
 800b3bc:	40023c00 	.word	0x40023c00
 800b3c0:	40023800 	.word	0x40023800
 800b3c4:	080125ec 	.word	0x080125ec
 800b3c8:	2000001c 	.word	0x2000001c

0800b3cc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800b3cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b3ce:	b085      	sub	sp, #20
 800b3d0:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800b3d2:	2300      	movs	r3, #0
 800b3d4:	607b      	str	r3, [r7, #4]
 800b3d6:	2300      	movs	r3, #0
 800b3d8:	60fb      	str	r3, [r7, #12]
 800b3da:	2300      	movs	r3, #0
 800b3dc:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800b3de:	2300      	movs	r3, #0
 800b3e0:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800b3e2:	4b63      	ldr	r3, [pc, #396]	; (800b570 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b3e4:	689b      	ldr	r3, [r3, #8]
 800b3e6:	f003 030c 	and.w	r3, r3, #12
 800b3ea:	2b04      	cmp	r3, #4
 800b3ec:	d007      	beq.n	800b3fe <HAL_RCC_GetSysClockFreq+0x32>
 800b3ee:	2b08      	cmp	r3, #8
 800b3f0:	d008      	beq.n	800b404 <HAL_RCC_GetSysClockFreq+0x38>
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	f040 80b4 	bne.w	800b560 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800b3f8:	4b5e      	ldr	r3, [pc, #376]	; (800b574 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800b3fa:	60bb      	str	r3, [r7, #8]
       break;
 800b3fc:	e0b3      	b.n	800b566 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800b3fe:	4b5e      	ldr	r3, [pc, #376]	; (800b578 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800b400:	60bb      	str	r3, [r7, #8]
      break;
 800b402:	e0b0      	b.n	800b566 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800b404:	4b5a      	ldr	r3, [pc, #360]	; (800b570 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b406:	685b      	ldr	r3, [r3, #4]
 800b408:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b40c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800b40e:	4b58      	ldr	r3, [pc, #352]	; (800b570 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b410:	685b      	ldr	r3, [r3, #4]
 800b412:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b416:	2b00      	cmp	r3, #0
 800b418:	d04a      	beq.n	800b4b0 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b41a:	4b55      	ldr	r3, [pc, #340]	; (800b570 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b41c:	685b      	ldr	r3, [r3, #4]
 800b41e:	099b      	lsrs	r3, r3, #6
 800b420:	f04f 0400 	mov.w	r4, #0
 800b424:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b428:	f04f 0200 	mov.w	r2, #0
 800b42c:	ea03 0501 	and.w	r5, r3, r1
 800b430:	ea04 0602 	and.w	r6, r4, r2
 800b434:	4629      	mov	r1, r5
 800b436:	4632      	mov	r2, r6
 800b438:	f04f 0300 	mov.w	r3, #0
 800b43c:	f04f 0400 	mov.w	r4, #0
 800b440:	0154      	lsls	r4, r2, #5
 800b442:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b446:	014b      	lsls	r3, r1, #5
 800b448:	4619      	mov	r1, r3
 800b44a:	4622      	mov	r2, r4
 800b44c:	1b49      	subs	r1, r1, r5
 800b44e:	eb62 0206 	sbc.w	r2, r2, r6
 800b452:	f04f 0300 	mov.w	r3, #0
 800b456:	f04f 0400 	mov.w	r4, #0
 800b45a:	0194      	lsls	r4, r2, #6
 800b45c:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b460:	018b      	lsls	r3, r1, #6
 800b462:	1a5b      	subs	r3, r3, r1
 800b464:	eb64 0402 	sbc.w	r4, r4, r2
 800b468:	f04f 0100 	mov.w	r1, #0
 800b46c:	f04f 0200 	mov.w	r2, #0
 800b470:	00e2      	lsls	r2, r4, #3
 800b472:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b476:	00d9      	lsls	r1, r3, #3
 800b478:	460b      	mov	r3, r1
 800b47a:	4614      	mov	r4, r2
 800b47c:	195b      	adds	r3, r3, r5
 800b47e:	eb44 0406 	adc.w	r4, r4, r6
 800b482:	f04f 0100 	mov.w	r1, #0
 800b486:	f04f 0200 	mov.w	r2, #0
 800b48a:	0262      	lsls	r2, r4, #9
 800b48c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800b490:	0259      	lsls	r1, r3, #9
 800b492:	460b      	mov	r3, r1
 800b494:	4614      	mov	r4, r2
 800b496:	4618      	mov	r0, r3
 800b498:	4621      	mov	r1, r4
 800b49a:	687b      	ldr	r3, [r7, #4]
 800b49c:	f04f 0400 	mov.w	r4, #0
 800b4a0:	461a      	mov	r2, r3
 800b4a2:	4623      	mov	r3, r4
 800b4a4:	f7f5 fc00 	bl	8000ca8 <__aeabi_uldivmod>
 800b4a8:	4603      	mov	r3, r0
 800b4aa:	460c      	mov	r4, r1
 800b4ac:	60fb      	str	r3, [r7, #12]
 800b4ae:	e049      	b.n	800b544 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800b4b0:	4b2f      	ldr	r3, [pc, #188]	; (800b570 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b4b2:	685b      	ldr	r3, [r3, #4]
 800b4b4:	099b      	lsrs	r3, r3, #6
 800b4b6:	f04f 0400 	mov.w	r4, #0
 800b4ba:	f240 11ff 	movw	r1, #511	; 0x1ff
 800b4be:	f04f 0200 	mov.w	r2, #0
 800b4c2:	ea03 0501 	and.w	r5, r3, r1
 800b4c6:	ea04 0602 	and.w	r6, r4, r2
 800b4ca:	4629      	mov	r1, r5
 800b4cc:	4632      	mov	r2, r6
 800b4ce:	f04f 0300 	mov.w	r3, #0
 800b4d2:	f04f 0400 	mov.w	r4, #0
 800b4d6:	0154      	lsls	r4, r2, #5
 800b4d8:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800b4dc:	014b      	lsls	r3, r1, #5
 800b4de:	4619      	mov	r1, r3
 800b4e0:	4622      	mov	r2, r4
 800b4e2:	1b49      	subs	r1, r1, r5
 800b4e4:	eb62 0206 	sbc.w	r2, r2, r6
 800b4e8:	f04f 0300 	mov.w	r3, #0
 800b4ec:	f04f 0400 	mov.w	r4, #0
 800b4f0:	0194      	lsls	r4, r2, #6
 800b4f2:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800b4f6:	018b      	lsls	r3, r1, #6
 800b4f8:	1a5b      	subs	r3, r3, r1
 800b4fa:	eb64 0402 	sbc.w	r4, r4, r2
 800b4fe:	f04f 0100 	mov.w	r1, #0
 800b502:	f04f 0200 	mov.w	r2, #0
 800b506:	00e2      	lsls	r2, r4, #3
 800b508:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800b50c:	00d9      	lsls	r1, r3, #3
 800b50e:	460b      	mov	r3, r1
 800b510:	4614      	mov	r4, r2
 800b512:	195b      	adds	r3, r3, r5
 800b514:	eb44 0406 	adc.w	r4, r4, r6
 800b518:	f04f 0100 	mov.w	r1, #0
 800b51c:	f04f 0200 	mov.w	r2, #0
 800b520:	02a2      	lsls	r2, r4, #10
 800b522:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800b526:	0299      	lsls	r1, r3, #10
 800b528:	460b      	mov	r3, r1
 800b52a:	4614      	mov	r4, r2
 800b52c:	4618      	mov	r0, r3
 800b52e:	4621      	mov	r1, r4
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	f04f 0400 	mov.w	r4, #0
 800b536:	461a      	mov	r2, r3
 800b538:	4623      	mov	r3, r4
 800b53a:	f7f5 fbb5 	bl	8000ca8 <__aeabi_uldivmod>
 800b53e:	4603      	mov	r3, r0
 800b540:	460c      	mov	r4, r1
 800b542:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800b544:	4b0a      	ldr	r3, [pc, #40]	; (800b570 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800b546:	685b      	ldr	r3, [r3, #4]
 800b548:	0c1b      	lsrs	r3, r3, #16
 800b54a:	f003 0303 	and.w	r3, r3, #3
 800b54e:	3301      	adds	r3, #1
 800b550:	005b      	lsls	r3, r3, #1
 800b552:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800b554:	68fa      	ldr	r2, [r7, #12]
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	fbb2 f3f3 	udiv	r3, r2, r3
 800b55c:	60bb      	str	r3, [r7, #8]
      break;
 800b55e:	e002      	b.n	800b566 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800b560:	4b04      	ldr	r3, [pc, #16]	; (800b574 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800b562:	60bb      	str	r3, [r7, #8]
      break;
 800b564:	bf00      	nop
    }
  }
  return sysclockfreq;
 800b566:	68bb      	ldr	r3, [r7, #8]
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3714      	adds	r7, #20
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b570:	40023800 	.word	0x40023800
 800b574:	00f42400 	.word	0x00f42400
 800b578:	007a1200 	.word	0x007a1200

0800b57c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800b57c:	b480      	push	{r7}
 800b57e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800b580:	4b03      	ldr	r3, [pc, #12]	; (800b590 <HAL_RCC_GetHCLKFreq+0x14>)
 800b582:	681b      	ldr	r3, [r3, #0]
}
 800b584:	4618      	mov	r0, r3
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr
 800b58e:	bf00      	nop
 800b590:	2000001c 	.word	0x2000001c

0800b594 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800b594:	b580      	push	{r7, lr}
 800b596:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800b598:	f7ff fff0 	bl	800b57c <HAL_RCC_GetHCLKFreq>
 800b59c:	4601      	mov	r1, r0
 800b59e:	4b05      	ldr	r3, [pc, #20]	; (800b5b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 800b5a0:	689b      	ldr	r3, [r3, #8]
 800b5a2:	0a9b      	lsrs	r3, r3, #10
 800b5a4:	f003 0307 	and.w	r3, r3, #7
 800b5a8:	4a03      	ldr	r2, [pc, #12]	; (800b5b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 800b5aa:	5cd3      	ldrb	r3, [r2, r3]
 800b5ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b5b0:	4618      	mov	r0, r3
 800b5b2:	bd80      	pop	{r7, pc}
 800b5b4:	40023800 	.word	0x40023800
 800b5b8:	080125fc 	.word	0x080125fc

0800b5bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800b5bc:	b580      	push	{r7, lr}
 800b5be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800b5c0:	f7ff ffdc 	bl	800b57c <HAL_RCC_GetHCLKFreq>
 800b5c4:	4601      	mov	r1, r0
 800b5c6:	4b05      	ldr	r3, [pc, #20]	; (800b5dc <HAL_RCC_GetPCLK2Freq+0x20>)
 800b5c8:	689b      	ldr	r3, [r3, #8]
 800b5ca:	0b5b      	lsrs	r3, r3, #13
 800b5cc:	f003 0307 	and.w	r3, r3, #7
 800b5d0:	4a03      	ldr	r2, [pc, #12]	; (800b5e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 800b5d2:	5cd3      	ldrb	r3, [r2, r3]
 800b5d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	bd80      	pop	{r7, pc}
 800b5dc:	40023800 	.word	0x40023800
 800b5e0:	080125fc 	.word	0x080125fc

0800b5e4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b5e4:	b580      	push	{r7, lr}
 800b5e6:	b086      	sub	sp, #24
 800b5e8:	af00      	add	r7, sp, #0
 800b5ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b5ec:	2300      	movs	r3, #0
 800b5ee:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800b5f0:	2300      	movs	r3, #0
 800b5f2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	681b      	ldr	r3, [r3, #0]
 800b5f8:	f003 0301 	and.w	r3, r3, #1
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d105      	bne.n	800b60c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	681b      	ldr	r3, [r3, #0]
 800b604:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d035      	beq.n	800b678 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800b60c:	4b62      	ldr	r3, [pc, #392]	; (800b798 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b60e:	2200      	movs	r2, #0
 800b610:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b612:	f7fc fc23 	bl	8007e5c <HAL_GetTick>
 800b616:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b618:	e008      	b.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b61a:	f7fc fc1f 	bl	8007e5c <HAL_GetTick>
 800b61e:	4602      	mov	r2, r0
 800b620:	697b      	ldr	r3, [r7, #20]
 800b622:	1ad3      	subs	r3, r2, r3
 800b624:	2b02      	cmp	r3, #2
 800b626:	d901      	bls.n	800b62c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b628:	2303      	movs	r3, #3
 800b62a:	e0b0      	b.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800b62c:	4b5b      	ldr	r3, [pc, #364]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b634:	2b00      	cmp	r3, #0
 800b636:	d1f0      	bne.n	800b61a <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	019a      	lsls	r2, r3, #6
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	689b      	ldr	r3, [r3, #8]
 800b642:	071b      	lsls	r3, r3, #28
 800b644:	4955      	ldr	r1, [pc, #340]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b646:	4313      	orrs	r3, r2
 800b648:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800b64c:	4b52      	ldr	r3, [pc, #328]	; (800b798 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800b64e:	2201      	movs	r2, #1
 800b650:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800b652:	f7fc fc03 	bl	8007e5c <HAL_GetTick>
 800b656:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b658:	e008      	b.n	800b66c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800b65a:	f7fc fbff 	bl	8007e5c <HAL_GetTick>
 800b65e:	4602      	mov	r2, r0
 800b660:	697b      	ldr	r3, [r7, #20]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	2b02      	cmp	r3, #2
 800b666:	d901      	bls.n	800b66c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800b668:	2303      	movs	r3, #3
 800b66a:	e090      	b.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800b66c:	4b4b      	ldr	r3, [pc, #300]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800b674:	2b00      	cmp	r3, #0
 800b676:	d0f0      	beq.n	800b65a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	f003 0302 	and.w	r3, r3, #2
 800b680:	2b00      	cmp	r3, #0
 800b682:	f000 8083 	beq.w	800b78c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800b686:	2300      	movs	r3, #0
 800b688:	60fb      	str	r3, [r7, #12]
 800b68a:	4b44      	ldr	r3, [pc, #272]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b68c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b68e:	4a43      	ldr	r2, [pc, #268]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800b694:	6413      	str	r3, [r2, #64]	; 0x40
 800b696:	4b41      	ldr	r3, [pc, #260]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b69a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b69e:	60fb      	str	r3, [r7, #12]
 800b6a0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800b6a2:	4b3f      	ldr	r3, [pc, #252]	; (800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	4a3e      	ldr	r2, [pc, #248]	; (800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b6ac:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800b6ae:	f7fc fbd5 	bl	8007e5c <HAL_GetTick>
 800b6b2:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b6b4:	e008      	b.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800b6b6:	f7fc fbd1 	bl	8007e5c <HAL_GetTick>
 800b6ba:	4602      	mov	r2, r0
 800b6bc:	697b      	ldr	r3, [r7, #20]
 800b6be:	1ad3      	subs	r3, r2, r3
 800b6c0:	2b02      	cmp	r3, #2
 800b6c2:	d901      	bls.n	800b6c8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 800b6c4:	2303      	movs	r3, #3
 800b6c6:	e062      	b.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800b6c8:	4b35      	ldr	r3, [pc, #212]	; (800b7a0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d0f0      	beq.n	800b6b6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800b6d4:	4b31      	ldr	r3, [pc, #196]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6d8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b6dc:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	2b00      	cmp	r3, #0
 800b6e2:	d02f      	beq.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x160>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	68db      	ldr	r3, [r3, #12]
 800b6e8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b6ec:	693a      	ldr	r2, [r7, #16]
 800b6ee:	429a      	cmp	r2, r3
 800b6f0:	d028      	beq.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800b6f2:	4b2a      	ldr	r3, [pc, #168]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b6f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b6f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b6fa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800b6fc:	4b29      	ldr	r3, [pc, #164]	; (800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b6fe:	2201      	movs	r2, #1
 800b700:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800b702:	4b28      	ldr	r3, [pc, #160]	; (800b7a4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800b704:	2200      	movs	r2, #0
 800b706:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800b708:	4a24      	ldr	r2, [pc, #144]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b70a:	693b      	ldr	r3, [r7, #16]
 800b70c:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800b70e:	4b23      	ldr	r3, [pc, #140]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b712:	f003 0301 	and.w	r3, r3, #1
 800b716:	2b01      	cmp	r3, #1
 800b718:	d114      	bne.n	800b744 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800b71a:	f7fc fb9f 	bl	8007e5c <HAL_GetTick>
 800b71e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b720:	e00a      	b.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800b722:	f7fc fb9b 	bl	8007e5c <HAL_GetTick>
 800b726:	4602      	mov	r2, r0
 800b728:	697b      	ldr	r3, [r7, #20]
 800b72a:	1ad3      	subs	r3, r2, r3
 800b72c:	f241 3288 	movw	r2, #5000	; 0x1388
 800b730:	4293      	cmp	r3, r2
 800b732:	d901      	bls.n	800b738 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800b734:	2303      	movs	r3, #3
 800b736:	e02a      	b.n	800b78e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800b738:	4b18      	ldr	r3, [pc, #96]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b73a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800b73c:	f003 0302 	and.w	r3, r3, #2
 800b740:	2b00      	cmp	r3, #0
 800b742:	d0ee      	beq.n	800b722 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	68db      	ldr	r3, [r3, #12]
 800b748:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b74c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b750:	d10d      	bne.n	800b76e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800b752:	4b12      	ldr	r3, [pc, #72]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b754:	689b      	ldr	r3, [r3, #8]
 800b756:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	68db      	ldr	r3, [r3, #12]
 800b75e:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800b762:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b766:	490d      	ldr	r1, [pc, #52]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b768:	4313      	orrs	r3, r2
 800b76a:	608b      	str	r3, [r1, #8]
 800b76c:	e005      	b.n	800b77a <HAL_RCCEx_PeriphCLKConfig+0x196>
 800b76e:	4b0b      	ldr	r3, [pc, #44]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b770:	689b      	ldr	r3, [r3, #8]
 800b772:	4a0a      	ldr	r2, [pc, #40]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b774:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800b778:	6093      	str	r3, [r2, #8]
 800b77a:	4b08      	ldr	r3, [pc, #32]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b77c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	68db      	ldr	r3, [r3, #12]
 800b782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b786:	4905      	ldr	r1, [pc, #20]	; (800b79c <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800b788:	4313      	orrs	r3, r2
 800b78a:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 800b78c:	2300      	movs	r3, #0
}
 800b78e:	4618      	mov	r0, r3
 800b790:	3718      	adds	r7, #24
 800b792:	46bd      	mov	sp, r7
 800b794:	bd80      	pop	{r7, pc}
 800b796:	bf00      	nop
 800b798:	42470068 	.word	0x42470068
 800b79c:	40023800 	.word	0x40023800
 800b7a0:	40007000 	.word	0x40007000
 800b7a4:	42470e40 	.word	0x42470e40

0800b7a8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800b7a8:	b480      	push	{r7}
 800b7aa:	b087      	sub	sp, #28
 800b7ac:	af00      	add	r7, sp, #0
 800b7ae:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800b7b0:	2300      	movs	r3, #0
 800b7b2:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 800b7b4:	2300      	movs	r3, #0
 800b7b6:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 800b7bc:	2300      	movs	r3, #0
 800b7be:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2b01      	cmp	r3, #1
 800b7c4:	d13d      	bne.n	800b842 <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800b7c6:	4b22      	ldr	r3, [pc, #136]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b7c8:	689b      	ldr	r3, [r3, #8]
 800b7ca:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b7ce:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 800b7d0:	68fb      	ldr	r3, [r7, #12]
 800b7d2:	2b00      	cmp	r3, #0
 800b7d4:	d004      	beq.n	800b7e0 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800b7d6:	2b01      	cmp	r3, #1
 800b7d8:	d12f      	bne.n	800b83a <HAL_RCCEx_GetPeriphCLKFreq+0x92>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 800b7da:	4b1e      	ldr	r3, [pc, #120]	; (800b854 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 800b7dc:	617b      	str	r3, [r7, #20]
          break;
 800b7de:	e02f      	b.n	800b840 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800b7e0:	4b1b      	ldr	r3, [pc, #108]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b7e2:	685b      	ldr	r3, [r3, #4]
 800b7e4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800b7e8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800b7ec:	d108      	bne.n	800b800 <HAL_RCCEx_GetPeriphCLKFreq+0x58>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b7ee:	4b18      	ldr	r3, [pc, #96]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b7f0:	685b      	ldr	r3, [r3, #4]
 800b7f2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b7f6:	4a18      	ldr	r2, [pc, #96]	; (800b858 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800b7f8:	fbb2 f3f3 	udiv	r3, r2, r3
 800b7fc:	613b      	str	r3, [r7, #16]
 800b7fe:	e007      	b.n	800b810 <HAL_RCCEx_GetPeriphCLKFreq+0x68>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 800b800:	4b13      	ldr	r3, [pc, #76]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b802:	685b      	ldr	r3, [r3, #4]
 800b804:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b808:	4a14      	ldr	r2, [pc, #80]	; (800b85c <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 800b80a:	fbb2 f3f3 	udiv	r3, r2, r3
 800b80e:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 800b810:	4b0f      	ldr	r3, [pc, #60]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b812:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b816:	099b      	lsrs	r3, r3, #6
 800b818:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800b81c:	693b      	ldr	r3, [r7, #16]
 800b81e:	fb02 f303 	mul.w	r3, r2, r3
 800b822:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800b824:	4b0a      	ldr	r3, [pc, #40]	; (800b850 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>)
 800b826:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800b82a:	0f1b      	lsrs	r3, r3, #28
 800b82c:	f003 0307 	and.w	r3, r3, #7
 800b830:	68ba      	ldr	r2, [r7, #8]
 800b832:	fbb2 f3f3 	udiv	r3, r2, r3
 800b836:	617b      	str	r3, [r7, #20]
          break;
 800b838:	e002      	b.n	800b840 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 800b83a:	2300      	movs	r3, #0
 800b83c:	617b      	str	r3, [r7, #20]
          break;
 800b83e:	bf00      	nop
        }
      }
      break;
 800b840:	bf00      	nop
    }
  }
  return frequency;
 800b842:	697b      	ldr	r3, [r7, #20]
}
 800b844:	4618      	mov	r0, r3
 800b846:	371c      	adds	r7, #28
 800b848:	46bd      	mov	sp, r7
 800b84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b84e:	4770      	bx	lr
 800b850:	40023800 	.word	0x40023800
 800b854:	00bb8000 	.word	0x00bb8000
 800b858:	007a1200 	.word	0x007a1200
 800b85c:	00f42400 	.word	0x00f42400

0800b860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b082      	sub	sp, #8
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d101      	bne.n	800b872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b86e:	2301      	movs	r3, #1
 800b870:	e01d      	b.n	800b8ae <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b872:	687b      	ldr	r3, [r7, #4]
 800b874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b878:	b2db      	uxtb	r3, r3
 800b87a:	2b00      	cmp	r3, #0
 800b87c:	d106      	bne.n	800b88c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	2200      	movs	r2, #0
 800b882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f7fc f8ec 	bl	8007a64 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	2202      	movs	r2, #2
 800b890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b894:	687b      	ldr	r3, [r7, #4]
 800b896:	681a      	ldr	r2, [r3, #0]
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	3304      	adds	r3, #4
 800b89c:	4619      	mov	r1, r3
 800b89e:	4610      	mov	r0, r2
 800b8a0:	f000 fa14 	bl	800bccc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2201      	movs	r2, #1
 800b8a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b8ac:	2300      	movs	r3, #0
}
 800b8ae:	4618      	mov	r0, r3
 800b8b0:	3708      	adds	r7, #8
 800b8b2:	46bd      	mov	sp, r7
 800b8b4:	bd80      	pop	{r7, pc}

0800b8b6 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b8b6:	b480      	push	{r7}
 800b8b8:	b085      	sub	sp, #20
 800b8ba:	af00      	add	r7, sp, #0
 800b8bc:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	681b      	ldr	r3, [r3, #0]
 800b8c2:	68da      	ldr	r2, [r3, #12]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	f042 0201 	orr.w	r2, r2, #1
 800b8cc:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b8ce:	687b      	ldr	r3, [r7, #4]
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	689b      	ldr	r3, [r3, #8]
 800b8d4:	f003 0307 	and.w	r3, r3, #7
 800b8d8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8da:	68fb      	ldr	r3, [r7, #12]
 800b8dc:	2b06      	cmp	r3, #6
 800b8de:	d007      	beq.n	800b8f0 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	681b      	ldr	r3, [r3, #0]
 800b8e4:	681a      	ldr	r2, [r3, #0]
 800b8e6:	687b      	ldr	r3, [r7, #4]
 800b8e8:	681b      	ldr	r3, [r3, #0]
 800b8ea:	f042 0201 	orr.w	r2, r2, #1
 800b8ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800b8f0:	2300      	movs	r3, #0
}
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	3714      	adds	r7, #20
 800b8f6:	46bd      	mov	sp, r7
 800b8f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8fc:	4770      	bx	lr

0800b8fe <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b8fe:	b580      	push	{r7, lr}
 800b900:	b082      	sub	sp, #8
 800b902:	af00      	add	r7, sp, #0
 800b904:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	691b      	ldr	r3, [r3, #16]
 800b90c:	f003 0302 	and.w	r3, r3, #2
 800b910:	2b02      	cmp	r3, #2
 800b912:	d122      	bne.n	800b95a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	68db      	ldr	r3, [r3, #12]
 800b91a:	f003 0302 	and.w	r3, r3, #2
 800b91e:	2b02      	cmp	r3, #2
 800b920:	d11b      	bne.n	800b95a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b922:	687b      	ldr	r3, [r7, #4]
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	f06f 0202 	mvn.w	r2, #2
 800b92a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b92c:	687b      	ldr	r3, [r7, #4]
 800b92e:	2201      	movs	r2, #1
 800b930:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	681b      	ldr	r3, [r3, #0]
 800b936:	699b      	ldr	r3, [r3, #24]
 800b938:	f003 0303 	and.w	r3, r3, #3
 800b93c:	2b00      	cmp	r3, #0
 800b93e:	d003      	beq.n	800b948 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b940:	6878      	ldr	r0, [r7, #4]
 800b942:	f000 f9a5 	bl	800bc90 <HAL_TIM_IC_CaptureCallback>
 800b946:	e005      	b.n	800b954 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b948:	6878      	ldr	r0, [r7, #4]
 800b94a:	f000 f997 	bl	800bc7c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b94e:	6878      	ldr	r0, [r7, #4]
 800b950:	f000 f9a8 	bl	800bca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b954:	687b      	ldr	r3, [r7, #4]
 800b956:	2200      	movs	r2, #0
 800b958:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b95a:	687b      	ldr	r3, [r7, #4]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	691b      	ldr	r3, [r3, #16]
 800b960:	f003 0304 	and.w	r3, r3, #4
 800b964:	2b04      	cmp	r3, #4
 800b966:	d122      	bne.n	800b9ae <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b968:	687b      	ldr	r3, [r7, #4]
 800b96a:	681b      	ldr	r3, [r3, #0]
 800b96c:	68db      	ldr	r3, [r3, #12]
 800b96e:	f003 0304 	and.w	r3, r3, #4
 800b972:	2b04      	cmp	r3, #4
 800b974:	d11b      	bne.n	800b9ae <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	f06f 0204 	mvn.w	r2, #4
 800b97e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	2202      	movs	r2, #2
 800b984:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	699b      	ldr	r3, [r3, #24]
 800b98c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b990:	2b00      	cmp	r3, #0
 800b992:	d003      	beq.n	800b99c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b994:	6878      	ldr	r0, [r7, #4]
 800b996:	f000 f97b 	bl	800bc90 <HAL_TIM_IC_CaptureCallback>
 800b99a:	e005      	b.n	800b9a8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b99c:	6878      	ldr	r0, [r7, #4]
 800b99e:	f000 f96d 	bl	800bc7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9a2:	6878      	ldr	r0, [r7, #4]
 800b9a4:	f000 f97e 	bl	800bca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9a8:	687b      	ldr	r3, [r7, #4]
 800b9aa:	2200      	movs	r2, #0
 800b9ac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800b9ae:	687b      	ldr	r3, [r7, #4]
 800b9b0:	681b      	ldr	r3, [r3, #0]
 800b9b2:	691b      	ldr	r3, [r3, #16]
 800b9b4:	f003 0308 	and.w	r3, r3, #8
 800b9b8:	2b08      	cmp	r3, #8
 800b9ba:	d122      	bne.n	800ba02 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	68db      	ldr	r3, [r3, #12]
 800b9c2:	f003 0308 	and.w	r3, r3, #8
 800b9c6:	2b08      	cmp	r3, #8
 800b9c8:	d11b      	bne.n	800ba02 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800b9ca:	687b      	ldr	r3, [r7, #4]
 800b9cc:	681b      	ldr	r3, [r3, #0]
 800b9ce:	f06f 0208 	mvn.w	r2, #8
 800b9d2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800b9d4:	687b      	ldr	r3, [r7, #4]
 800b9d6:	2204      	movs	r2, #4
 800b9d8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	69db      	ldr	r3, [r3, #28]
 800b9e0:	f003 0303 	and.w	r3, r3, #3
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d003      	beq.n	800b9f0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9e8:	6878      	ldr	r0, [r7, #4]
 800b9ea:	f000 f951 	bl	800bc90 <HAL_TIM_IC_CaptureCallback>
 800b9ee:	e005      	b.n	800b9fc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9f0:	6878      	ldr	r0, [r7, #4]
 800b9f2:	f000 f943 	bl	800bc7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9f6:	6878      	ldr	r0, [r7, #4]
 800b9f8:	f000 f954 	bl	800bca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	2200      	movs	r2, #0
 800ba00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	681b      	ldr	r3, [r3, #0]
 800ba06:	691b      	ldr	r3, [r3, #16]
 800ba08:	f003 0310 	and.w	r3, r3, #16
 800ba0c:	2b10      	cmp	r3, #16
 800ba0e:	d122      	bne.n	800ba56 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	68db      	ldr	r3, [r3, #12]
 800ba16:	f003 0310 	and.w	r3, r3, #16
 800ba1a:	2b10      	cmp	r3, #16
 800ba1c:	d11b      	bne.n	800ba56 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ba1e:	687b      	ldr	r3, [r7, #4]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	f06f 0210 	mvn.w	r2, #16
 800ba26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	2208      	movs	r2, #8
 800ba2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba2e:	687b      	ldr	r3, [r7, #4]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	69db      	ldr	r3, [r3, #28]
 800ba34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba38:	2b00      	cmp	r3, #0
 800ba3a:	d003      	beq.n	800ba44 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba3c:	6878      	ldr	r0, [r7, #4]
 800ba3e:	f000 f927 	bl	800bc90 <HAL_TIM_IC_CaptureCallback>
 800ba42:	e005      	b.n	800ba50 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba44:	6878      	ldr	r0, [r7, #4]
 800ba46:	f000 f919 	bl	800bc7c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba4a:	6878      	ldr	r0, [r7, #4]
 800ba4c:	f000 f92a 	bl	800bca4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba50:	687b      	ldr	r3, [r7, #4]
 800ba52:	2200      	movs	r2, #0
 800ba54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	691b      	ldr	r3, [r3, #16]
 800ba5c:	f003 0301 	and.w	r3, r3, #1
 800ba60:	2b01      	cmp	r3, #1
 800ba62:	d10e      	bne.n	800ba82 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	68db      	ldr	r3, [r3, #12]
 800ba6a:	f003 0301 	and.w	r3, r3, #1
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d107      	bne.n	800ba82 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f06f 0201 	mvn.w	r2, #1
 800ba7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800ba7c:	6878      	ldr	r0, [r7, #4]
 800ba7e:	f7f5 fedf 	bl	8001840 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	691b      	ldr	r3, [r3, #16]
 800ba88:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba8c:	2b80      	cmp	r3, #128	; 0x80
 800ba8e:	d10e      	bne.n	800baae <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	68db      	ldr	r3, [r3, #12]
 800ba96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ba9a:	2b80      	cmp	r3, #128	; 0x80
 800ba9c:	d107      	bne.n	800baae <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800ba9e:	687b      	ldr	r3, [r7, #4]
 800baa0:	681b      	ldr	r3, [r3, #0]
 800baa2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800baa6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800baa8:	6878      	ldr	r0, [r7, #4]
 800baaa:	f000 fa98 	bl	800bfde <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	691b      	ldr	r3, [r3, #16]
 800bab4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bab8:	2b40      	cmp	r3, #64	; 0x40
 800baba:	d10e      	bne.n	800bada <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bac6:	2b40      	cmp	r3, #64	; 0x40
 800bac8:	d107      	bne.n	800bada <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f000 f8ef 	bl	800bcb8 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	f003 0320 	and.w	r3, r3, #32
 800bae4:	2b20      	cmp	r3, #32
 800bae6:	d10e      	bne.n	800bb06 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	f003 0320 	and.w	r3, r3, #32
 800baf2:	2b20      	cmp	r3, #32
 800baf4:	d107      	bne.n	800bb06 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f06f 0220 	mvn.w	r2, #32
 800bafe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 fa62 	bl	800bfca <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb06:	bf00      	nop
 800bb08:	3708      	adds	r7, #8
 800bb0a:	46bd      	mov	sp, r7
 800bb0c:	bd80      	pop	{r7, pc}

0800bb0e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bb0e:	b580      	push	{r7, lr}
 800bb10:	b084      	sub	sp, #16
 800bb12:	af00      	add	r7, sp, #0
 800bb14:	6078      	str	r0, [r7, #4]
 800bb16:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bb18:	687b      	ldr	r3, [r7, #4]
 800bb1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bb1e:	2b01      	cmp	r3, #1
 800bb20:	d101      	bne.n	800bb26 <HAL_TIM_ConfigClockSource+0x18>
 800bb22:	2302      	movs	r3, #2
 800bb24:	e0a6      	b.n	800bc74 <HAL_TIM_ConfigClockSource+0x166>
 800bb26:	687b      	ldr	r3, [r7, #4]
 800bb28:	2201      	movs	r2, #1
 800bb2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	2202      	movs	r2, #2
 800bb32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	681b      	ldr	r3, [r3, #0]
 800bb3a:	689b      	ldr	r3, [r3, #8]
 800bb3c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bb3e:	68fb      	ldr	r3, [r7, #12]
 800bb40:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bb44:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bb4c:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	681b      	ldr	r3, [r3, #0]
 800bb52:	68fa      	ldr	r2, [r7, #12]
 800bb54:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bb56:	683b      	ldr	r3, [r7, #0]
 800bb58:	681b      	ldr	r3, [r3, #0]
 800bb5a:	2b40      	cmp	r3, #64	; 0x40
 800bb5c:	d067      	beq.n	800bc2e <HAL_TIM_ConfigClockSource+0x120>
 800bb5e:	2b40      	cmp	r3, #64	; 0x40
 800bb60:	d80b      	bhi.n	800bb7a <HAL_TIM_ConfigClockSource+0x6c>
 800bb62:	2b10      	cmp	r3, #16
 800bb64:	d073      	beq.n	800bc4e <HAL_TIM_ConfigClockSource+0x140>
 800bb66:	2b10      	cmp	r3, #16
 800bb68:	d802      	bhi.n	800bb70 <HAL_TIM_ConfigClockSource+0x62>
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d06f      	beq.n	800bc4e <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800bb6e:	e078      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bb70:	2b20      	cmp	r3, #32
 800bb72:	d06c      	beq.n	800bc4e <HAL_TIM_ConfigClockSource+0x140>
 800bb74:	2b30      	cmp	r3, #48	; 0x30
 800bb76:	d06a      	beq.n	800bc4e <HAL_TIM_ConfigClockSource+0x140>
      break;
 800bb78:	e073      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bb7a:	2b70      	cmp	r3, #112	; 0x70
 800bb7c:	d00d      	beq.n	800bb9a <HAL_TIM_ConfigClockSource+0x8c>
 800bb7e:	2b70      	cmp	r3, #112	; 0x70
 800bb80:	d804      	bhi.n	800bb8c <HAL_TIM_ConfigClockSource+0x7e>
 800bb82:	2b50      	cmp	r3, #80	; 0x50
 800bb84:	d033      	beq.n	800bbee <HAL_TIM_ConfigClockSource+0xe0>
 800bb86:	2b60      	cmp	r3, #96	; 0x60
 800bb88:	d041      	beq.n	800bc0e <HAL_TIM_ConfigClockSource+0x100>
      break;
 800bb8a:	e06a      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800bb8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb90:	d066      	beq.n	800bc60 <HAL_TIM_ConfigClockSource+0x152>
 800bb92:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bb96:	d017      	beq.n	800bbc8 <HAL_TIM_ConfigClockSource+0xba>
      break;
 800bb98:	e063      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	6818      	ldr	r0, [r3, #0]
 800bb9e:	683b      	ldr	r3, [r7, #0]
 800bba0:	6899      	ldr	r1, [r3, #8]
 800bba2:	683b      	ldr	r3, [r7, #0]
 800bba4:	685a      	ldr	r2, [r3, #4]
 800bba6:	683b      	ldr	r3, [r7, #0]
 800bba8:	68db      	ldr	r3, [r3, #12]
 800bbaa:	f000 f9a9 	bl	800bf00 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	689b      	ldr	r3, [r3, #8]
 800bbb4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bbb6:	68fb      	ldr	r3, [r7, #12]
 800bbb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bbbc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	681b      	ldr	r3, [r3, #0]
 800bbc2:	68fa      	ldr	r2, [r7, #12]
 800bbc4:	609a      	str	r2, [r3, #8]
      break;
 800bbc6:	e04c      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800bbc8:	687b      	ldr	r3, [r7, #4]
 800bbca:	6818      	ldr	r0, [r3, #0]
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	6899      	ldr	r1, [r3, #8]
 800bbd0:	683b      	ldr	r3, [r7, #0]
 800bbd2:	685a      	ldr	r2, [r3, #4]
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	68db      	ldr	r3, [r3, #12]
 800bbd8:	f000 f992 	bl	800bf00 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	689a      	ldr	r2, [r3, #8]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bbea:	609a      	str	r2, [r3, #8]
      break;
 800bbec:	e039      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	6818      	ldr	r0, [r3, #0]
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	6859      	ldr	r1, [r3, #4]
 800bbf6:	683b      	ldr	r3, [r7, #0]
 800bbf8:	68db      	ldr	r3, [r3, #12]
 800bbfa:	461a      	mov	r2, r3
 800bbfc:	f000 f906 	bl	800be0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	2150      	movs	r1, #80	; 0x50
 800bc06:	4618      	mov	r0, r3
 800bc08:	f000 f95f 	bl	800beca <TIM_ITRx_SetConfig>
      break;
 800bc0c:	e029      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6818      	ldr	r0, [r3, #0]
 800bc12:	683b      	ldr	r3, [r7, #0]
 800bc14:	6859      	ldr	r1, [r3, #4]
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	68db      	ldr	r3, [r3, #12]
 800bc1a:	461a      	mov	r2, r3
 800bc1c:	f000 f925 	bl	800be6a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bc20:	687b      	ldr	r3, [r7, #4]
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	2160      	movs	r1, #96	; 0x60
 800bc26:	4618      	mov	r0, r3
 800bc28:	f000 f94f 	bl	800beca <TIM_ITRx_SetConfig>
      break;
 800bc2c:	e019      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc2e:	687b      	ldr	r3, [r7, #4]
 800bc30:	6818      	ldr	r0, [r3, #0]
 800bc32:	683b      	ldr	r3, [r7, #0]
 800bc34:	6859      	ldr	r1, [r3, #4]
 800bc36:	683b      	ldr	r3, [r7, #0]
 800bc38:	68db      	ldr	r3, [r3, #12]
 800bc3a:	461a      	mov	r2, r3
 800bc3c:	f000 f8e6 	bl	800be0c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	681b      	ldr	r3, [r3, #0]
 800bc44:	2140      	movs	r1, #64	; 0x40
 800bc46:	4618      	mov	r0, r3
 800bc48:	f000 f93f 	bl	800beca <TIM_ITRx_SetConfig>
      break;
 800bc4c:	e009      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	681a      	ldr	r2, [r3, #0]
 800bc52:	683b      	ldr	r3, [r7, #0]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	4619      	mov	r1, r3
 800bc58:	4610      	mov	r0, r2
 800bc5a:	f000 f936 	bl	800beca <TIM_ITRx_SetConfig>
      break;
 800bc5e:	e000      	b.n	800bc62 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800bc60:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	2201      	movs	r2, #1
 800bc66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bc6a:	687b      	ldr	r3, [r7, #4]
 800bc6c:	2200      	movs	r2, #0
 800bc6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bc72:	2300      	movs	r3, #0
}
 800bc74:	4618      	mov	r0, r3
 800bc76:	3710      	adds	r7, #16
 800bc78:	46bd      	mov	sp, r7
 800bc7a:	bd80      	pop	{r7, pc}

0800bc7c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bc7c:	b480      	push	{r7}
 800bc7e:	b083      	sub	sp, #12
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bc84:	bf00      	nop
 800bc86:	370c      	adds	r7, #12
 800bc88:	46bd      	mov	sp, r7
 800bc8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc8e:	4770      	bx	lr

0800bc90 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bc90:	b480      	push	{r7}
 800bc92:	b083      	sub	sp, #12
 800bc94:	af00      	add	r7, sp, #0
 800bc96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bc98:	bf00      	nop
 800bc9a:	370c      	adds	r7, #12
 800bc9c:	46bd      	mov	sp, r7
 800bc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca2:	4770      	bx	lr

0800bca4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bca4:	b480      	push	{r7}
 800bca6:	b083      	sub	sp, #12
 800bca8:	af00      	add	r7, sp, #0
 800bcaa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bcac:	bf00      	nop
 800bcae:	370c      	adds	r7, #12
 800bcb0:	46bd      	mov	sp, r7
 800bcb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb6:	4770      	bx	lr

0800bcb8 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bcb8:	b480      	push	{r7}
 800bcba:	b083      	sub	sp, #12
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bcc0:	bf00      	nop
 800bcc2:	370c      	adds	r7, #12
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcca:	4770      	bx	lr

0800bccc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b085      	sub	sp, #20
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
 800bcd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	681b      	ldr	r3, [r3, #0]
 800bcda:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	4a40      	ldr	r2, [pc, #256]	; (800bde0 <TIM_Base_SetConfig+0x114>)
 800bce0:	4293      	cmp	r3, r2
 800bce2:	d013      	beq.n	800bd0c <TIM_Base_SetConfig+0x40>
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bcea:	d00f      	beq.n	800bd0c <TIM_Base_SetConfig+0x40>
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	4a3d      	ldr	r2, [pc, #244]	; (800bde4 <TIM_Base_SetConfig+0x118>)
 800bcf0:	4293      	cmp	r3, r2
 800bcf2:	d00b      	beq.n	800bd0c <TIM_Base_SetConfig+0x40>
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	4a3c      	ldr	r2, [pc, #240]	; (800bde8 <TIM_Base_SetConfig+0x11c>)
 800bcf8:	4293      	cmp	r3, r2
 800bcfa:	d007      	beq.n	800bd0c <TIM_Base_SetConfig+0x40>
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	4a3b      	ldr	r2, [pc, #236]	; (800bdec <TIM_Base_SetConfig+0x120>)
 800bd00:	4293      	cmp	r3, r2
 800bd02:	d003      	beq.n	800bd0c <TIM_Base_SetConfig+0x40>
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	4a3a      	ldr	r2, [pc, #232]	; (800bdf0 <TIM_Base_SetConfig+0x124>)
 800bd08:	4293      	cmp	r3, r2
 800bd0a:	d108      	bne.n	800bd1e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bd12:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bd14:	683b      	ldr	r3, [r7, #0]
 800bd16:	685b      	ldr	r3, [r3, #4]
 800bd18:	68fa      	ldr	r2, [r7, #12]
 800bd1a:	4313      	orrs	r3, r2
 800bd1c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bd1e:	687b      	ldr	r3, [r7, #4]
 800bd20:	4a2f      	ldr	r2, [pc, #188]	; (800bde0 <TIM_Base_SetConfig+0x114>)
 800bd22:	4293      	cmp	r3, r2
 800bd24:	d02b      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd26:	687b      	ldr	r3, [r7, #4]
 800bd28:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd2c:	d027      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd2e:	687b      	ldr	r3, [r7, #4]
 800bd30:	4a2c      	ldr	r2, [pc, #176]	; (800bde4 <TIM_Base_SetConfig+0x118>)
 800bd32:	4293      	cmp	r3, r2
 800bd34:	d023      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd36:	687b      	ldr	r3, [r7, #4]
 800bd38:	4a2b      	ldr	r2, [pc, #172]	; (800bde8 <TIM_Base_SetConfig+0x11c>)
 800bd3a:	4293      	cmp	r3, r2
 800bd3c:	d01f      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	4a2a      	ldr	r2, [pc, #168]	; (800bdec <TIM_Base_SetConfig+0x120>)
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d01b      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	4a29      	ldr	r2, [pc, #164]	; (800bdf0 <TIM_Base_SetConfig+0x124>)
 800bd4a:	4293      	cmp	r3, r2
 800bd4c:	d017      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd4e:	687b      	ldr	r3, [r7, #4]
 800bd50:	4a28      	ldr	r2, [pc, #160]	; (800bdf4 <TIM_Base_SetConfig+0x128>)
 800bd52:	4293      	cmp	r3, r2
 800bd54:	d013      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	4a27      	ldr	r2, [pc, #156]	; (800bdf8 <TIM_Base_SetConfig+0x12c>)
 800bd5a:	4293      	cmp	r3, r2
 800bd5c:	d00f      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	4a26      	ldr	r2, [pc, #152]	; (800bdfc <TIM_Base_SetConfig+0x130>)
 800bd62:	4293      	cmp	r3, r2
 800bd64:	d00b      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd66:	687b      	ldr	r3, [r7, #4]
 800bd68:	4a25      	ldr	r2, [pc, #148]	; (800be00 <TIM_Base_SetConfig+0x134>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d007      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	4a24      	ldr	r2, [pc, #144]	; (800be04 <TIM_Base_SetConfig+0x138>)
 800bd72:	4293      	cmp	r3, r2
 800bd74:	d003      	beq.n	800bd7e <TIM_Base_SetConfig+0xb2>
 800bd76:	687b      	ldr	r3, [r7, #4]
 800bd78:	4a23      	ldr	r2, [pc, #140]	; (800be08 <TIM_Base_SetConfig+0x13c>)
 800bd7a:	4293      	cmp	r3, r2
 800bd7c:	d108      	bne.n	800bd90 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800bd84:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800bd86:	683b      	ldr	r3, [r7, #0]
 800bd88:	68db      	ldr	r3, [r3, #12]
 800bd8a:	68fa      	ldr	r2, [r7, #12]
 800bd8c:	4313      	orrs	r3, r2
 800bd8e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800bd96:	683b      	ldr	r3, [r7, #0]
 800bd98:	695b      	ldr	r3, [r3, #20]
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	68fa      	ldr	r2, [r7, #12]
 800bda2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800bda4:	683b      	ldr	r3, [r7, #0]
 800bda6:	689a      	ldr	r2, [r3, #8]
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800bdac:	683b      	ldr	r3, [r7, #0]
 800bdae:	681a      	ldr	r2, [r3, #0]
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	4a0a      	ldr	r2, [pc, #40]	; (800bde0 <TIM_Base_SetConfig+0x114>)
 800bdb8:	4293      	cmp	r3, r2
 800bdba:	d003      	beq.n	800bdc4 <TIM_Base_SetConfig+0xf8>
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	4a0c      	ldr	r2, [pc, #48]	; (800bdf0 <TIM_Base_SetConfig+0x124>)
 800bdc0:	4293      	cmp	r3, r2
 800bdc2:	d103      	bne.n	800bdcc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800bdc4:	683b      	ldr	r3, [r7, #0]
 800bdc6:	691a      	ldr	r2, [r3, #16]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2201      	movs	r2, #1
 800bdd0:	615a      	str	r2, [r3, #20]
}
 800bdd2:	bf00      	nop
 800bdd4:	3714      	adds	r7, #20
 800bdd6:	46bd      	mov	sp, r7
 800bdd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bddc:	4770      	bx	lr
 800bdde:	bf00      	nop
 800bde0:	40010000 	.word	0x40010000
 800bde4:	40000400 	.word	0x40000400
 800bde8:	40000800 	.word	0x40000800
 800bdec:	40000c00 	.word	0x40000c00
 800bdf0:	40010400 	.word	0x40010400
 800bdf4:	40014000 	.word	0x40014000
 800bdf8:	40014400 	.word	0x40014400
 800bdfc:	40014800 	.word	0x40014800
 800be00:	40001800 	.word	0x40001800
 800be04:	40001c00 	.word	0x40001c00
 800be08:	40002000 	.word	0x40002000

0800be0c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be0c:	b480      	push	{r7}
 800be0e:	b087      	sub	sp, #28
 800be10:	af00      	add	r7, sp, #0
 800be12:	60f8      	str	r0, [r7, #12]
 800be14:	60b9      	str	r1, [r7, #8]
 800be16:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	6a1b      	ldr	r3, [r3, #32]
 800be1c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	6a1b      	ldr	r3, [r3, #32]
 800be22:	f023 0201 	bic.w	r2, r3, #1
 800be26:	68fb      	ldr	r3, [r7, #12]
 800be28:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	699b      	ldr	r3, [r3, #24]
 800be2e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800be30:	693b      	ldr	r3, [r7, #16]
 800be32:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800be36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	011b      	lsls	r3, r3, #4
 800be3c:	693a      	ldr	r2, [r7, #16]
 800be3e:	4313      	orrs	r3, r2
 800be40:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800be42:	697b      	ldr	r3, [r7, #20]
 800be44:	f023 030a 	bic.w	r3, r3, #10
 800be48:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800be4a:	697a      	ldr	r2, [r7, #20]
 800be4c:	68bb      	ldr	r3, [r7, #8]
 800be4e:	4313      	orrs	r3, r2
 800be50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	693a      	ldr	r2, [r7, #16]
 800be56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	697a      	ldr	r2, [r7, #20]
 800be5c:	621a      	str	r2, [r3, #32]
}
 800be5e:	bf00      	nop
 800be60:	371c      	adds	r7, #28
 800be62:	46bd      	mov	sp, r7
 800be64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be68:	4770      	bx	lr

0800be6a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800be6a:	b480      	push	{r7}
 800be6c:	b087      	sub	sp, #28
 800be6e:	af00      	add	r7, sp, #0
 800be70:	60f8      	str	r0, [r7, #12]
 800be72:	60b9      	str	r1, [r7, #8]
 800be74:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	6a1b      	ldr	r3, [r3, #32]
 800be7a:	f023 0210 	bic.w	r2, r3, #16
 800be7e:	68fb      	ldr	r3, [r7, #12]
 800be80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800be82:	68fb      	ldr	r3, [r7, #12]
 800be84:	699b      	ldr	r3, [r3, #24]
 800be86:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800be88:	68fb      	ldr	r3, [r7, #12]
 800be8a:	6a1b      	ldr	r3, [r3, #32]
 800be8c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800be8e:	697b      	ldr	r3, [r7, #20]
 800be90:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800be94:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800be96:	687b      	ldr	r3, [r7, #4]
 800be98:	031b      	lsls	r3, r3, #12
 800be9a:	697a      	ldr	r2, [r7, #20]
 800be9c:	4313      	orrs	r3, r2
 800be9e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bea0:	693b      	ldr	r3, [r7, #16]
 800bea2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bea6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bea8:	68bb      	ldr	r3, [r7, #8]
 800beaa:	011b      	lsls	r3, r3, #4
 800beac:	693a      	ldr	r2, [r7, #16]
 800beae:	4313      	orrs	r3, r2
 800beb0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	697a      	ldr	r2, [r7, #20]
 800beb6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	693a      	ldr	r2, [r7, #16]
 800bebc:	621a      	str	r2, [r3, #32]
}
 800bebe:	bf00      	nop
 800bec0:	371c      	adds	r7, #28
 800bec2:	46bd      	mov	sp, r7
 800bec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bec8:	4770      	bx	lr

0800beca <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800beca:	b480      	push	{r7}
 800becc:	b085      	sub	sp, #20
 800bece:	af00      	add	r7, sp, #0
 800bed0:	6078      	str	r0, [r7, #4]
 800bed2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bed4:	687b      	ldr	r3, [r7, #4]
 800bed6:	689b      	ldr	r3, [r3, #8]
 800bed8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800beda:	68fb      	ldr	r3, [r7, #12]
 800bedc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bee0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bee2:	683a      	ldr	r2, [r7, #0]
 800bee4:	68fb      	ldr	r3, [r7, #12]
 800bee6:	4313      	orrs	r3, r2
 800bee8:	f043 0307 	orr.w	r3, r3, #7
 800beec:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	68fa      	ldr	r2, [r7, #12]
 800bef2:	609a      	str	r2, [r3, #8]
}
 800bef4:	bf00      	nop
 800bef6:	3714      	adds	r7, #20
 800bef8:	46bd      	mov	sp, r7
 800befa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800befe:	4770      	bx	lr

0800bf00 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bf00:	b480      	push	{r7}
 800bf02:	b087      	sub	sp, #28
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	60f8      	str	r0, [r7, #12]
 800bf08:	60b9      	str	r1, [r7, #8]
 800bf0a:	607a      	str	r2, [r7, #4]
 800bf0c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	689b      	ldr	r3, [r3, #8]
 800bf12:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bf14:	697b      	ldr	r3, [r7, #20]
 800bf16:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bf1a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bf1c:	683b      	ldr	r3, [r7, #0]
 800bf1e:	021a      	lsls	r2, r3, #8
 800bf20:	687b      	ldr	r3, [r7, #4]
 800bf22:	431a      	orrs	r2, r3
 800bf24:	68bb      	ldr	r3, [r7, #8]
 800bf26:	4313      	orrs	r3, r2
 800bf28:	697a      	ldr	r2, [r7, #20]
 800bf2a:	4313      	orrs	r3, r2
 800bf2c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	697a      	ldr	r2, [r7, #20]
 800bf32:	609a      	str	r2, [r3, #8]
}
 800bf34:	bf00      	nop
 800bf36:	371c      	adds	r7, #28
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf3e:	4770      	bx	lr

0800bf40 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bf40:	b480      	push	{r7}
 800bf42:	b085      	sub	sp, #20
 800bf44:	af00      	add	r7, sp, #0
 800bf46:	6078      	str	r0, [r7, #4]
 800bf48:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bf50:	2b01      	cmp	r3, #1
 800bf52:	d101      	bne.n	800bf58 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bf54:	2302      	movs	r3, #2
 800bf56:	e032      	b.n	800bfbe <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	2201      	movs	r2, #1
 800bf5c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2202      	movs	r2, #2
 800bf64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	681b      	ldr	r3, [r3, #0]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800bf70:	687b      	ldr	r3, [r7, #4]
 800bf72:	681b      	ldr	r3, [r3, #0]
 800bf74:	689b      	ldr	r3, [r3, #8]
 800bf76:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf7e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	681b      	ldr	r3, [r3, #0]
 800bf84:	68fa      	ldr	r2, [r7, #12]
 800bf86:	4313      	orrs	r3, r2
 800bf88:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800bf90:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bf92:	683b      	ldr	r3, [r7, #0]
 800bf94:	685b      	ldr	r3, [r3, #4]
 800bf96:	68ba      	ldr	r2, [r7, #8]
 800bf98:	4313      	orrs	r3, r2
 800bf9a:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	681b      	ldr	r3, [r3, #0]
 800bfa0:	68fa      	ldr	r2, [r7, #12]
 800bfa2:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	68ba      	ldr	r2, [r7, #8]
 800bfaa:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	2201      	movs	r2, #1
 800bfb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	2200      	movs	r2, #0
 800bfb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3714      	adds	r7, #20
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc8:	4770      	bx	lr

0800bfca <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800bfca:	b480      	push	{r7}
 800bfcc:	b083      	sub	sp, #12
 800bfce:	af00      	add	r7, sp, #0
 800bfd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800bfd2:	bf00      	nop
 800bfd4:	370c      	adds	r7, #12
 800bfd6:	46bd      	mov	sp, r7
 800bfd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfdc:	4770      	bx	lr

0800bfde <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800bfde:	b480      	push	{r7}
 800bfe0:	b083      	sub	sp, #12
 800bfe2:	af00      	add	r7, sp, #0
 800bfe4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800bfe6:	bf00      	nop
 800bfe8:	370c      	adds	r7, #12
 800bfea:	46bd      	mov	sp, r7
 800bfec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bff0:	4770      	bx	lr

0800bff2 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bff2:	b580      	push	{r7, lr}
 800bff4:	b082      	sub	sp, #8
 800bff6:	af00      	add	r7, sp, #0
 800bff8:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d101      	bne.n	800c004 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c000:	2301      	movs	r3, #1
 800c002:	e03f      	b.n	800c084 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800c004:	687b      	ldr	r3, [r7, #4]
 800c006:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c00a:	b2db      	uxtb	r3, r3
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d106      	bne.n	800c01e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	2200      	movs	r2, #0
 800c014:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c018:	6878      	ldr	r0, [r7, #4]
 800c01a:	f7fb fd49 	bl	8007ab0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	2224      	movs	r2, #36	; 0x24
 800c022:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800c026:	687b      	ldr	r3, [r7, #4]
 800c028:	681b      	ldr	r3, [r3, #0]
 800c02a:	68da      	ldr	r2, [r3, #12]
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	681b      	ldr	r3, [r3, #0]
 800c030:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800c034:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800c036:	6878      	ldr	r0, [r7, #4]
 800c038:	f000 fc6a 	bl	800c910 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	691a      	ldr	r2, [r3, #16]
 800c042:	687b      	ldr	r3, [r7, #4]
 800c044:	681b      	ldr	r3, [r3, #0]
 800c046:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c04a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c04c:	687b      	ldr	r3, [r7, #4]
 800c04e:	681b      	ldr	r3, [r3, #0]
 800c050:	695a      	ldr	r2, [r3, #20]
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c05a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	681b      	ldr	r3, [r3, #0]
 800c060:	68da      	ldr	r2, [r3, #12]
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800c06a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	2200      	movs	r2, #0
 800c070:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	2220      	movs	r2, #32
 800c076:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800c07a:	687b      	ldr	r3, [r7, #4]
 800c07c:	2220      	movs	r2, #32
 800c07e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800c082:	2300      	movs	r3, #0
}
 800c084:	4618      	mov	r0, r3
 800c086:	3708      	adds	r7, #8
 800c088:	46bd      	mov	sp, r7
 800c08a:	bd80      	pop	{r7, pc}

0800c08c <HAL_UART_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c08c:	b580      	push	{r7, lr}
 800c08e:	b088      	sub	sp, #32
 800c090:	af02      	add	r7, sp, #8
 800c092:	60f8      	str	r0, [r7, #12]
 800c094:	60b9      	str	r1, [r7, #8]
 800c096:	603b      	str	r3, [r7, #0]
 800c098:	4613      	mov	r3, r2
 800c09a:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800c09c:	2300      	movs	r3, #0
 800c09e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c0a0:	68fb      	ldr	r3, [r7, #12]
 800c0a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c0a6:	b2db      	uxtb	r3, r3
 800c0a8:	2b20      	cmp	r3, #32
 800c0aa:	f040 8083 	bne.w	800c1b4 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800c0ae:	68bb      	ldr	r3, [r7, #8]
 800c0b0:	2b00      	cmp	r3, #0
 800c0b2:	d002      	beq.n	800c0ba <HAL_UART_Transmit+0x2e>
 800c0b4:	88fb      	ldrh	r3, [r7, #6]
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	d101      	bne.n	800c0be <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800c0ba:	2301      	movs	r3, #1
 800c0bc:	e07b      	b.n	800c1b6 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c0c4:	2b01      	cmp	r3, #1
 800c0c6:	d101      	bne.n	800c0cc <HAL_UART_Transmit+0x40>
 800c0c8:	2302      	movs	r3, #2
 800c0ca:	e074      	b.n	800c1b6 <HAL_UART_Transmit+0x12a>
 800c0cc:	68fb      	ldr	r3, [r7, #12]
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	2200      	movs	r2, #0
 800c0d8:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c0da:	68fb      	ldr	r3, [r7, #12]
 800c0dc:	2221      	movs	r2, #33	; 0x21
 800c0de:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800c0e2:	f7fb febb 	bl	8007e5c <HAL_GetTick>
 800c0e6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800c0e8:	68fb      	ldr	r3, [r7, #12]
 800c0ea:	88fa      	ldrh	r2, [r7, #6]
 800c0ec:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800c0ee:	68fb      	ldr	r3, [r7, #12]
 800c0f0:	88fa      	ldrh	r2, [r7, #6]
 800c0f2:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800c0f4:	e042      	b.n	800c17c <HAL_UART_Transmit+0xf0>
    {
      huart->TxXferCount--;
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c0fa:	b29b      	uxth	r3, r3
 800c0fc:	3b01      	subs	r3, #1
 800c0fe:	b29a      	uxth	r2, r3
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	689b      	ldr	r3, [r3, #8]
 800c108:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c10c:	d122      	bne.n	800c154 <HAL_UART_Transmit+0xc8>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c10e:	683b      	ldr	r3, [r7, #0]
 800c110:	9300      	str	r3, [sp, #0]
 800c112:	697b      	ldr	r3, [r7, #20]
 800c114:	2200      	movs	r2, #0
 800c116:	2180      	movs	r1, #128	; 0x80
 800c118:	68f8      	ldr	r0, [r7, #12]
 800c11a:	f000 fa77 	bl	800c60c <UART_WaitOnFlagUntilTimeout>
 800c11e:	4603      	mov	r3, r0
 800c120:	2b00      	cmp	r3, #0
 800c122:	d001      	beq.n	800c128 <HAL_UART_Transmit+0x9c>
        {
          return HAL_TIMEOUT;
 800c124:	2303      	movs	r3, #3
 800c126:	e046      	b.n	800c1b6 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800c128:	68bb      	ldr	r3, [r7, #8]
 800c12a:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800c12c:	693b      	ldr	r3, [r7, #16]
 800c12e:	881b      	ldrh	r3, [r3, #0]
 800c130:	461a      	mov	r2, r3
 800c132:	68fb      	ldr	r3, [r7, #12]
 800c134:	681b      	ldr	r3, [r3, #0]
 800c136:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c13a:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800c13c:	68fb      	ldr	r3, [r7, #12]
 800c13e:	691b      	ldr	r3, [r3, #16]
 800c140:	2b00      	cmp	r3, #0
 800c142:	d103      	bne.n	800c14c <HAL_UART_Transmit+0xc0>
        {
          pData += 2U;
 800c144:	68bb      	ldr	r3, [r7, #8]
 800c146:	3302      	adds	r3, #2
 800c148:	60bb      	str	r3, [r7, #8]
 800c14a:	e017      	b.n	800c17c <HAL_UART_Transmit+0xf0>
        }
        else
        {
          pData += 1U;
 800c14c:	68bb      	ldr	r3, [r7, #8]
 800c14e:	3301      	adds	r3, #1
 800c150:	60bb      	str	r3, [r7, #8]
 800c152:	e013      	b.n	800c17c <HAL_UART_Transmit+0xf0>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800c154:	683b      	ldr	r3, [r7, #0]
 800c156:	9300      	str	r3, [sp, #0]
 800c158:	697b      	ldr	r3, [r7, #20]
 800c15a:	2200      	movs	r2, #0
 800c15c:	2180      	movs	r1, #128	; 0x80
 800c15e:	68f8      	ldr	r0, [r7, #12]
 800c160:	f000 fa54 	bl	800c60c <UART_WaitOnFlagUntilTimeout>
 800c164:	4603      	mov	r3, r0
 800c166:	2b00      	cmp	r3, #0
 800c168:	d001      	beq.n	800c16e <HAL_UART_Transmit+0xe2>
        {
          return HAL_TIMEOUT;
 800c16a:	2303      	movs	r3, #3
 800c16c:	e023      	b.n	800c1b6 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800c16e:	68bb      	ldr	r3, [r7, #8]
 800c170:	1c5a      	adds	r2, r3, #1
 800c172:	60ba      	str	r2, [r7, #8]
 800c174:	781a      	ldrb	r2, [r3, #0]
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	681b      	ldr	r3, [r3, #0]
 800c17a:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800c17c:	68fb      	ldr	r3, [r7, #12]
 800c17e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c180:	b29b      	uxth	r3, r3
 800c182:	2b00      	cmp	r3, #0
 800c184:	d1b7      	bne.n	800c0f6 <HAL_UART_Transmit+0x6a>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800c186:	683b      	ldr	r3, [r7, #0]
 800c188:	9300      	str	r3, [sp, #0]
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	2200      	movs	r2, #0
 800c18e:	2140      	movs	r1, #64	; 0x40
 800c190:	68f8      	ldr	r0, [r7, #12]
 800c192:	f000 fa3b 	bl	800c60c <UART_WaitOnFlagUntilTimeout>
 800c196:	4603      	mov	r3, r0
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d001      	beq.n	800c1a0 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 800c19c:	2303      	movs	r3, #3
 800c19e:	e00a      	b.n	800c1b6 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2220      	movs	r2, #32
 800c1a4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    return HAL_OK;
 800c1b0:	2300      	movs	r3, #0
 800c1b2:	e000      	b.n	800c1b6 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800c1b4:	2302      	movs	r3, #2
  }
}
 800c1b6:	4618      	mov	r0, r3
 800c1b8:	3718      	adds	r7, #24
 800c1ba:	46bd      	mov	sp, r7
 800c1bc:	bd80      	pop	{r7, pc}
	...

0800c1c0 <HAL_UART_Receive_DMA>:
  * @param  Size Amount of data to be received
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c1c0:	b580      	push	{r7, lr}
 800c1c2:	b086      	sub	sp, #24
 800c1c4:	af00      	add	r7, sp, #0
 800c1c6:	60f8      	str	r0, [r7, #12]
 800c1c8:	60b9      	str	r1, [r7, #8]
 800c1ca:	4613      	mov	r3, r2
 800c1cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c1d4:	b2db      	uxtb	r3, r3
 800c1d6:	2b20      	cmp	r3, #32
 800c1d8:	d166      	bne.n	800c2a8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800c1da:	68bb      	ldr	r3, [r7, #8]
 800c1dc:	2b00      	cmp	r3, #0
 800c1de:	d002      	beq.n	800c1e6 <HAL_UART_Receive_DMA+0x26>
 800c1e0:	88fb      	ldrh	r3, [r7, #6]
 800c1e2:	2b00      	cmp	r3, #0
 800c1e4:	d101      	bne.n	800c1ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	e05f      	b.n	800c2aa <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800c1ea:	68fb      	ldr	r3, [r7, #12]
 800c1ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800c1f0:	2b01      	cmp	r3, #1
 800c1f2:	d101      	bne.n	800c1f8 <HAL_UART_Receive_DMA+0x38>
 800c1f4:	2302      	movs	r3, #2
 800c1f6:	e058      	b.n	800c2aa <HAL_UART_Receive_DMA+0xea>
 800c1f8:	68fb      	ldr	r3, [r7, #12]
 800c1fa:	2201      	movs	r2, #1
 800c1fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800c200:	68ba      	ldr	r2, [r7, #8]
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	88fa      	ldrh	r2, [r7, #6]
 800c20a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c20c:	68fb      	ldr	r3, [r7, #12]
 800c20e:	2200      	movs	r2, #0
 800c210:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	2222      	movs	r2, #34	; 0x22
 800c216:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c21e:	4a25      	ldr	r2, [pc, #148]	; (800c2b4 <HAL_UART_Receive_DMA+0xf4>)
 800c220:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c226:	4a24      	ldr	r2, [pc, #144]	; (800c2b8 <HAL_UART_Receive_DMA+0xf8>)
 800c228:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800c22a:	68fb      	ldr	r3, [r7, #12]
 800c22c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c22e:	4a23      	ldr	r2, [pc, #140]	; (800c2bc <HAL_UART_Receive_DMA+0xfc>)
 800c230:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800c232:	68fb      	ldr	r3, [r7, #12]
 800c234:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c236:	2200      	movs	r2, #0
 800c238:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800c23a:	f107 0308 	add.w	r3, r7, #8
 800c23e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800c240:	68fb      	ldr	r3, [r7, #12]
 800c242:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	681b      	ldr	r3, [r3, #0]
 800c248:	3304      	adds	r3, #4
 800c24a:	4619      	mov	r1, r3
 800c24c:	697b      	ldr	r3, [r7, #20]
 800c24e:	681a      	ldr	r2, [r3, #0]
 800c250:	88fb      	ldrh	r3, [r7, #6]
 800c252:	f7fb fff1 	bl	8008238 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800c256:	2300      	movs	r3, #0
 800c258:	613b      	str	r3, [r7, #16]
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	681b      	ldr	r3, [r3, #0]
 800c25e:	681b      	ldr	r3, [r3, #0]
 800c260:	613b      	str	r3, [r7, #16]
 800c262:	68fb      	ldr	r3, [r7, #12]
 800c264:	681b      	ldr	r3, [r3, #0]
 800c266:	685b      	ldr	r3, [r3, #4]
 800c268:	613b      	str	r3, [r7, #16]
 800c26a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800c26c:	68fb      	ldr	r3, [r7, #12]
 800c26e:	2200      	movs	r2, #0
 800c270:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	681b      	ldr	r3, [r3, #0]
 800c278:	68da      	ldr	r2, [r3, #12]
 800c27a:	68fb      	ldr	r3, [r7, #12]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800c282:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	695a      	ldr	r2, [r3, #20]
 800c28a:	68fb      	ldr	r3, [r7, #12]
 800c28c:	681b      	ldr	r3, [r3, #0]
 800c28e:	f042 0201 	orr.w	r2, r2, #1
 800c292:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c294:	68fb      	ldr	r3, [r7, #12]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	695a      	ldr	r2, [r3, #20]
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c2a2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800c2a4:	2300      	movs	r3, #0
 800c2a6:	e000      	b.n	800c2aa <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800c2a8:	2302      	movs	r3, #2
  }
}
 800c2aa:	4618      	mov	r0, r3
 800c2ac:	3718      	adds	r7, #24
 800c2ae:	46bd      	mov	sp, r7
 800c2b0:	bd80      	pop	{r7, pc}
 800c2b2:	bf00      	nop
 800c2b4:	0800c4f5 	.word	0x0800c4f5
 800c2b8:	0800c55d 	.word	0x0800c55d
 800c2bc:	0800c579 	.word	0x0800c579

0800c2c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c2c0:	b580      	push	{r7, lr}
 800c2c2:	b088      	sub	sp, #32
 800c2c4:	af00      	add	r7, sp, #0
 800c2c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800c2c8:	687b      	ldr	r3, [r7, #4]
 800c2ca:	681b      	ldr	r3, [r3, #0]
 800c2cc:	681b      	ldr	r3, [r3, #0]
 800c2ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	68db      	ldr	r3, [r3, #12]
 800c2d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	681b      	ldr	r3, [r3, #0]
 800c2dc:	695b      	ldr	r3, [r3, #20]
 800c2de:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800c2e0:	2300      	movs	r3, #0
 800c2e2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800c2e8:	69fb      	ldr	r3, [r7, #28]
 800c2ea:	f003 030f 	and.w	r3, r3, #15
 800c2ee:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800c2f0:	693b      	ldr	r3, [r7, #16]
 800c2f2:	2b00      	cmp	r3, #0
 800c2f4:	d10d      	bne.n	800c312 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c2f6:	69fb      	ldr	r3, [r7, #28]
 800c2f8:	f003 0320 	and.w	r3, r3, #32
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d008      	beq.n	800c312 <HAL_UART_IRQHandler+0x52>
 800c300:	69bb      	ldr	r3, [r7, #24]
 800c302:	f003 0320 	and.w	r3, r3, #32
 800c306:	2b00      	cmp	r3, #0
 800c308:	d003      	beq.n	800c312 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800c30a:	6878      	ldr	r0, [r7, #4]
 800c30c:	f000 fa7e 	bl	800c80c <UART_Receive_IT>
      return;
 800c310:	e0cc      	b.n	800c4ac <HAL_UART_IRQHandler+0x1ec>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800c312:	693b      	ldr	r3, [r7, #16]
 800c314:	2b00      	cmp	r3, #0
 800c316:	f000 80ab 	beq.w	800c470 <HAL_UART_IRQHandler+0x1b0>
 800c31a:	697b      	ldr	r3, [r7, #20]
 800c31c:	f003 0301 	and.w	r3, r3, #1
 800c320:	2b00      	cmp	r3, #0
 800c322:	d105      	bne.n	800c330 <HAL_UART_IRQHandler+0x70>
 800c324:	69bb      	ldr	r3, [r7, #24]
 800c326:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	f000 80a0 	beq.w	800c470 <HAL_UART_IRQHandler+0x1b0>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800c330:	69fb      	ldr	r3, [r7, #28]
 800c332:	f003 0301 	and.w	r3, r3, #1
 800c336:	2b00      	cmp	r3, #0
 800c338:	d00a      	beq.n	800c350 <HAL_UART_IRQHandler+0x90>
 800c33a:	69bb      	ldr	r3, [r7, #24]
 800c33c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c340:	2b00      	cmp	r3, #0
 800c342:	d005      	beq.n	800c350 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c344:	687b      	ldr	r3, [r7, #4]
 800c346:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c348:	f043 0201 	orr.w	r2, r3, #1
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c350:	69fb      	ldr	r3, [r7, #28]
 800c352:	f003 0304 	and.w	r3, r3, #4
 800c356:	2b00      	cmp	r3, #0
 800c358:	d00a      	beq.n	800c370 <HAL_UART_IRQHandler+0xb0>
 800c35a:	697b      	ldr	r3, [r7, #20]
 800c35c:	f003 0301 	and.w	r3, r3, #1
 800c360:	2b00      	cmp	r3, #0
 800c362:	d005      	beq.n	800c370 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c364:	687b      	ldr	r3, [r7, #4]
 800c366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c368:	f043 0202 	orr.w	r2, r3, #2
 800c36c:	687b      	ldr	r3, [r7, #4]
 800c36e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c370:	69fb      	ldr	r3, [r7, #28]
 800c372:	f003 0302 	and.w	r3, r3, #2
 800c376:	2b00      	cmp	r3, #0
 800c378:	d00a      	beq.n	800c390 <HAL_UART_IRQHandler+0xd0>
 800c37a:	697b      	ldr	r3, [r7, #20]
 800c37c:	f003 0301 	and.w	r3, r3, #1
 800c380:	2b00      	cmp	r3, #0
 800c382:	d005      	beq.n	800c390 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c384:	687b      	ldr	r3, [r7, #4]
 800c386:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c388:	f043 0204 	orr.w	r2, r3, #4
 800c38c:	687b      	ldr	r3, [r7, #4]
 800c38e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800c390:	69fb      	ldr	r3, [r7, #28]
 800c392:	f003 0308 	and.w	r3, r3, #8
 800c396:	2b00      	cmp	r3, #0
 800c398:	d00a      	beq.n	800c3b0 <HAL_UART_IRQHandler+0xf0>
 800c39a:	697b      	ldr	r3, [r7, #20]
 800c39c:	f003 0301 	and.w	r3, r3, #1
 800c3a0:	2b00      	cmp	r3, #0
 800c3a2:	d005      	beq.n	800c3b0 <HAL_UART_IRQHandler+0xf0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3a8:	f043 0208 	orr.w	r2, r3, #8
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d078      	beq.n	800c4aa <HAL_UART_IRQHandler+0x1ea>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800c3b8:	69fb      	ldr	r3, [r7, #28]
 800c3ba:	f003 0320 	and.w	r3, r3, #32
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	d007      	beq.n	800c3d2 <HAL_UART_IRQHandler+0x112>
 800c3c2:	69bb      	ldr	r3, [r7, #24]
 800c3c4:	f003 0320 	and.w	r3, r3, #32
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	d002      	beq.n	800c3d2 <HAL_UART_IRQHandler+0x112>
      {
        UART_Receive_IT(huart);
 800c3cc:	6878      	ldr	r0, [r7, #4]
 800c3ce:	f000 fa1d 	bl	800c80c <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c3d2:	687b      	ldr	r3, [r7, #4]
 800c3d4:	681b      	ldr	r3, [r3, #0]
 800c3d6:	695b      	ldr	r3, [r3, #20]
 800c3d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3dc:	2b40      	cmp	r3, #64	; 0x40
 800c3de:	bf0c      	ite	eq
 800c3e0:	2301      	moveq	r3, #1
 800c3e2:	2300      	movne	r3, #0
 800c3e4:	b2db      	uxtb	r3, r3
 800c3e6:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c3ec:	f003 0308 	and.w	r3, r3, #8
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d102      	bne.n	800c3fa <HAL_UART_IRQHandler+0x13a>
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	2b00      	cmp	r3, #0
 800c3f8:	d031      	beq.n	800c45e <HAL_UART_IRQHandler+0x19e>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c3fa:	6878      	ldr	r0, [r7, #4]
 800c3fc:	f000 f966 	bl	800c6cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	695b      	ldr	r3, [r3, #20]
 800c406:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c40a:	2b40      	cmp	r3, #64	; 0x40
 800c40c:	d123      	bne.n	800c456 <HAL_UART_IRQHandler+0x196>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	681b      	ldr	r3, [r3, #0]
 800c412:	695a      	ldr	r2, [r3, #20]
 800c414:	687b      	ldr	r3, [r7, #4]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c41c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c422:	2b00      	cmp	r3, #0
 800c424:	d013      	beq.n	800c44e <HAL_UART_IRQHandler+0x18e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c426:	687b      	ldr	r3, [r7, #4]
 800c428:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c42a:	4a22      	ldr	r2, [pc, #136]	; (800c4b4 <HAL_UART_IRQHandler+0x1f4>)
 800c42c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c42e:	687b      	ldr	r3, [r7, #4]
 800c430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c432:	4618      	mov	r0, r3
 800c434:	f7fb ff60 	bl	80082f8 <HAL_DMA_Abort_IT>
 800c438:	4603      	mov	r3, r0
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d016      	beq.n	800c46c <HAL_UART_IRQHandler+0x1ac>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c442:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c444:	687a      	ldr	r2, [r7, #4]
 800c446:	6b52      	ldr	r2, [r2, #52]	; 0x34
 800c448:	4610      	mov	r0, r2
 800c44a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c44c:	e00e      	b.n	800c46c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c44e:	6878      	ldr	r0, [r7, #4]
 800c450:	f000 f846 	bl	800c4e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c454:	e00a      	b.n	800c46c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f000 f842 	bl	800c4e0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c45c:	e006      	b.n	800c46c <HAL_UART_IRQHandler+0x1ac>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c45e:	6878      	ldr	r0, [r7, #4]
 800c460:	f000 f83e 	bl	800c4e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c464:	687b      	ldr	r3, [r7, #4]
 800c466:	2200      	movs	r2, #0
 800c468:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 800c46a:	e01e      	b.n	800c4aa <HAL_UART_IRQHandler+0x1ea>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c46c:	bf00      	nop
    return;
 800c46e:	e01c      	b.n	800c4aa <HAL_UART_IRQHandler+0x1ea>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800c470:	69fb      	ldr	r3, [r7, #28]
 800c472:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c476:	2b00      	cmp	r3, #0
 800c478:	d008      	beq.n	800c48c <HAL_UART_IRQHandler+0x1cc>
 800c47a:	69bb      	ldr	r3, [r7, #24]
 800c47c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c480:	2b00      	cmp	r3, #0
 800c482:	d003      	beq.n	800c48c <HAL_UART_IRQHandler+0x1cc>
  {
    UART_Transmit_IT(huart);
 800c484:	6878      	ldr	r0, [r7, #4]
 800c486:	f000 f953 	bl	800c730 <UART_Transmit_IT>
    return;
 800c48a:	e00f      	b.n	800c4ac <HAL_UART_IRQHandler+0x1ec>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800c48c:	69fb      	ldr	r3, [r7, #28]
 800c48e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c492:	2b00      	cmp	r3, #0
 800c494:	d00a      	beq.n	800c4ac <HAL_UART_IRQHandler+0x1ec>
 800c496:	69bb      	ldr	r3, [r7, #24]
 800c498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d005      	beq.n	800c4ac <HAL_UART_IRQHandler+0x1ec>
  {
    UART_EndTransmit_IT(huart);
 800c4a0:	6878      	ldr	r0, [r7, #4]
 800c4a2:	f000 f99b 	bl	800c7dc <UART_EndTransmit_IT>
    return;
 800c4a6:	bf00      	nop
 800c4a8:	e000      	b.n	800c4ac <HAL_UART_IRQHandler+0x1ec>
    return;
 800c4aa:	bf00      	nop
  }
}
 800c4ac:	3720      	adds	r7, #32
 800c4ae:	46bd      	mov	sp, r7
 800c4b0:	bd80      	pop	{r7, pc}
 800c4b2:	bf00      	nop
 800c4b4:	0800c709 	.word	0x0800c709

0800c4b8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c4b8:	b480      	push	{r7}
 800c4ba:	b083      	sub	sp, #12
 800c4bc:	af00      	add	r7, sp, #0
 800c4be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800c4c0:	bf00      	nop
 800c4c2:	370c      	adds	r7, #12
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ca:	4770      	bx	lr

0800c4cc <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c4cc:	b480      	push	{r7}
 800c4ce:	b083      	sub	sp, #12
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800c4d4:	bf00      	nop
 800c4d6:	370c      	adds	r7, #12
 800c4d8:	46bd      	mov	sp, r7
 800c4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4de:	4770      	bx	lr

0800c4e0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c4e0:	b480      	push	{r7}
 800c4e2:	b083      	sub	sp, #12
 800c4e4:	af00      	add	r7, sp, #0
 800c4e6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800c4e8:	bf00      	nop
 800c4ea:	370c      	adds	r7, #12
 800c4ec:	46bd      	mov	sp, r7
 800c4ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4f2:	4770      	bx	lr

0800c4f4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800c4f4:	b580      	push	{r7, lr}
 800c4f6:	b084      	sub	sp, #16
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c500:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	681b      	ldr	r3, [r3, #0]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	d11e      	bne.n	800c54e <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	2200      	movs	r2, #0
 800c514:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	68da      	ldr	r2, [r3, #12]
 800c51c:	68fb      	ldr	r3, [r7, #12]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c524:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	681b      	ldr	r3, [r3, #0]
 800c52a:	695a      	ldr	r2, [r3, #20]
 800c52c:	68fb      	ldr	r3, [r7, #12]
 800c52e:	681b      	ldr	r3, [r3, #0]
 800c530:	f022 0201 	bic.w	r2, r2, #1
 800c534:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	695a      	ldr	r2, [r3, #20]
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	681b      	ldr	r3, [r3, #0]
 800c540:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c544:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	2220      	movs	r2, #32
 800c54a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800c54e:	68f8      	ldr	r0, [r7, #12]
 800c550:	f7f5 fb2c 	bl	8001bac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c554:	bf00      	nop
 800c556:	3710      	adds	r7, #16
 800c558:	46bd      	mov	sp, r7
 800c55a:	bd80      	pop	{r7, pc}

0800c55c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b084      	sub	sp, #16
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c568:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800c56a:	68f8      	ldr	r0, [r7, #12]
 800c56c:	f7ff ffae 	bl	800c4cc <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c570:	bf00      	nop
 800c572:	3710      	adds	r7, #16
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}

0800c578 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800c578:	b580      	push	{r7, lr}
 800c57a:	b084      	sub	sp, #16
 800c57c:	af00      	add	r7, sp, #0
 800c57e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800c580:	2300      	movs	r3, #0
 800c582:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c588:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800c58a:	68bb      	ldr	r3, [r7, #8]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	695b      	ldr	r3, [r3, #20]
 800c590:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c594:	2b80      	cmp	r3, #128	; 0x80
 800c596:	bf0c      	ite	eq
 800c598:	2301      	moveq	r3, #1
 800c59a:	2300      	movne	r3, #0
 800c59c:	b2db      	uxtb	r3, r3
 800c59e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800c5a0:	68bb      	ldr	r3, [r7, #8]
 800c5a2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	2b21      	cmp	r3, #33	; 0x21
 800c5aa:	d108      	bne.n	800c5be <UART_DMAError+0x46>
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	2b00      	cmp	r3, #0
 800c5b0:	d005      	beq.n	800c5be <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800c5b2:	68bb      	ldr	r3, [r7, #8]
 800c5b4:	2200      	movs	r2, #0
 800c5b6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800c5b8:	68b8      	ldr	r0, [r7, #8]
 800c5ba:	f000 f871 	bl	800c6a0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800c5be:	68bb      	ldr	r3, [r7, #8]
 800c5c0:	681b      	ldr	r3, [r3, #0]
 800c5c2:	695b      	ldr	r3, [r3, #20]
 800c5c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c5c8:	2b40      	cmp	r3, #64	; 0x40
 800c5ca:	bf0c      	ite	eq
 800c5cc:	2301      	moveq	r3, #1
 800c5ce:	2300      	movne	r3, #0
 800c5d0:	b2db      	uxtb	r3, r3
 800c5d2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800c5d4:	68bb      	ldr	r3, [r7, #8]
 800c5d6:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c5da:	b2db      	uxtb	r3, r3
 800c5dc:	2b22      	cmp	r3, #34	; 0x22
 800c5de:	d108      	bne.n	800c5f2 <UART_DMAError+0x7a>
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	2b00      	cmp	r3, #0
 800c5e4:	d005      	beq.n	800c5f2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800c5e6:	68bb      	ldr	r3, [r7, #8]
 800c5e8:	2200      	movs	r2, #0
 800c5ea:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800c5ec:	68b8      	ldr	r0, [r7, #8]
 800c5ee:	f000 f86d 	bl	800c6cc <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800c5f2:	68bb      	ldr	r3, [r7, #8]
 800c5f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5f6:	f043 0210 	orr.w	r2, r3, #16
 800c5fa:	68bb      	ldr	r3, [r7, #8]
 800c5fc:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c5fe:	68b8      	ldr	r0, [r7, #8]
 800c600:	f7ff ff6e 	bl	800c4e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c604:	bf00      	nop
 800c606:	3710      	adds	r7, #16
 800c608:	46bd      	mov	sp, r7
 800c60a:	bd80      	pop	{r7, pc}

0800c60c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	b084      	sub	sp, #16
 800c610:	af00      	add	r7, sp, #0
 800c612:	60f8      	str	r0, [r7, #12]
 800c614:	60b9      	str	r1, [r7, #8]
 800c616:	603b      	str	r3, [r7, #0]
 800c618:	4613      	mov	r3, r2
 800c61a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c61c:	e02c      	b.n	800c678 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c61e:	69bb      	ldr	r3, [r7, #24]
 800c620:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c624:	d028      	beq.n	800c678 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800c626:	69bb      	ldr	r3, [r7, #24]
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d007      	beq.n	800c63c <UART_WaitOnFlagUntilTimeout+0x30>
 800c62c:	f7fb fc16 	bl	8007e5c <HAL_GetTick>
 800c630:	4602      	mov	r2, r0
 800c632:	683b      	ldr	r3, [r7, #0]
 800c634:	1ad3      	subs	r3, r2, r3
 800c636:	69ba      	ldr	r2, [r7, #24]
 800c638:	429a      	cmp	r2, r3
 800c63a:	d21d      	bcs.n	800c678 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800c63c:	68fb      	ldr	r3, [r7, #12]
 800c63e:	681b      	ldr	r3, [r3, #0]
 800c640:	68da      	ldr	r2, [r3, #12]
 800c642:	68fb      	ldr	r3, [r7, #12]
 800c644:	681b      	ldr	r3, [r3, #0]
 800c646:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800c64a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c64c:	68fb      	ldr	r3, [r7, #12]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	695a      	ldr	r2, [r3, #20]
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	f022 0201 	bic.w	r2, r2, #1
 800c65a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800c65c:	68fb      	ldr	r3, [r7, #12]
 800c65e:	2220      	movs	r2, #32
 800c660:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800c664:	68fb      	ldr	r3, [r7, #12]
 800c666:	2220      	movs	r2, #32
 800c668:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	2200      	movs	r2, #0
 800c670:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800c674:	2303      	movs	r3, #3
 800c676:	e00f      	b.n	800c698 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c678:	68fb      	ldr	r3, [r7, #12]
 800c67a:	681b      	ldr	r3, [r3, #0]
 800c67c:	681a      	ldr	r2, [r3, #0]
 800c67e:	68bb      	ldr	r3, [r7, #8]
 800c680:	4013      	ands	r3, r2
 800c682:	68ba      	ldr	r2, [r7, #8]
 800c684:	429a      	cmp	r2, r3
 800c686:	bf0c      	ite	eq
 800c688:	2301      	moveq	r3, #1
 800c68a:	2300      	movne	r3, #0
 800c68c:	b2db      	uxtb	r3, r3
 800c68e:	461a      	mov	r2, r3
 800c690:	79fb      	ldrb	r3, [r7, #7]
 800c692:	429a      	cmp	r2, r3
 800c694:	d0c3      	beq.n	800c61e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c696:	2300      	movs	r3, #0
}
 800c698:	4618      	mov	r0, r3
 800c69a:	3710      	adds	r7, #16
 800c69c:	46bd      	mov	sp, r7
 800c69e:	bd80      	pop	{r7, pc}

0800c6a0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c6a0:	b480      	push	{r7}
 800c6a2:	b083      	sub	sp, #12
 800c6a4:	af00      	add	r7, sp, #0
 800c6a6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c6a8:	687b      	ldr	r3, [r7, #4]
 800c6aa:	681b      	ldr	r3, [r3, #0]
 800c6ac:	68da      	ldr	r2, [r3, #12]
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800c6b6:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c6b8:	687b      	ldr	r3, [r7, #4]
 800c6ba:	2220      	movs	r2, #32
 800c6bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800c6c0:	bf00      	nop
 800c6c2:	370c      	adds	r7, #12
 800c6c4:	46bd      	mov	sp, r7
 800c6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ca:	4770      	bx	lr

0800c6cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c6cc:	b480      	push	{r7}
 800c6ce:	b083      	sub	sp, #12
 800c6d0:	af00      	add	r7, sp, #0
 800c6d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	68da      	ldr	r2, [r3, #12]
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c6e2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6e4:	687b      	ldr	r3, [r7, #4]
 800c6e6:	681b      	ldr	r3, [r3, #0]
 800c6e8:	695a      	ldr	r2, [r3, #20]
 800c6ea:	687b      	ldr	r3, [r7, #4]
 800c6ec:	681b      	ldr	r3, [r3, #0]
 800c6ee:	f022 0201 	bic.w	r2, r2, #1
 800c6f2:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c6f4:	687b      	ldr	r3, [r7, #4]
 800c6f6:	2220      	movs	r2, #32
 800c6f8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800c6fc:	bf00      	nop
 800c6fe:	370c      	adds	r7, #12
 800c700:	46bd      	mov	sp, r7
 800c702:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c706:	4770      	bx	lr

0800c708 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b084      	sub	sp, #16
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c714:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	2200      	movs	r2, #0
 800c71a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800c71c:	68fb      	ldr	r3, [r7, #12]
 800c71e:	2200      	movs	r2, #0
 800c720:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c722:	68f8      	ldr	r0, [r7, #12]
 800c724:	f7ff fedc 	bl	800c4e0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c728:	bf00      	nop
 800c72a:	3710      	adds	r7, #16
 800c72c:	46bd      	mov	sp, r7
 800c72e:	bd80      	pop	{r7, pc}

0800c730 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800c730:	b480      	push	{r7}
 800c732:	b085      	sub	sp, #20
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800c738:	687b      	ldr	r3, [r7, #4]
 800c73a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800c73e:	b2db      	uxtb	r3, r3
 800c740:	2b21      	cmp	r3, #33	; 0x21
 800c742:	d144      	bne.n	800c7ce <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c744:	687b      	ldr	r3, [r7, #4]
 800c746:	689b      	ldr	r3, [r3, #8]
 800c748:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c74c:	d11a      	bne.n	800c784 <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800c74e:	687b      	ldr	r3, [r7, #4]
 800c750:	6a1b      	ldr	r3, [r3, #32]
 800c752:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800c754:	68fb      	ldr	r3, [r7, #12]
 800c756:	881b      	ldrh	r3, [r3, #0]
 800c758:	461a      	mov	r2, r3
 800c75a:	687b      	ldr	r3, [r7, #4]
 800c75c:	681b      	ldr	r3, [r3, #0]
 800c75e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800c762:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800c764:	687b      	ldr	r3, [r7, #4]
 800c766:	691b      	ldr	r3, [r3, #16]
 800c768:	2b00      	cmp	r3, #0
 800c76a:	d105      	bne.n	800c778 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	6a1b      	ldr	r3, [r3, #32]
 800c770:	1c9a      	adds	r2, r3, #2
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	621a      	str	r2, [r3, #32]
 800c776:	e00e      	b.n	800c796 <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	6a1b      	ldr	r3, [r3, #32]
 800c77c:	1c5a      	adds	r2, r3, #1
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	621a      	str	r2, [r3, #32]
 800c782:	e008      	b.n	800c796 <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	6a1b      	ldr	r3, [r3, #32]
 800c788:	1c59      	adds	r1, r3, #1
 800c78a:	687a      	ldr	r2, [r7, #4]
 800c78c:	6211      	str	r1, [r2, #32]
 800c78e:	781a      	ldrb	r2, [r3, #0]
 800c790:	687b      	ldr	r3, [r7, #4]
 800c792:	681b      	ldr	r3, [r3, #0]
 800c794:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800c79a:	b29b      	uxth	r3, r3
 800c79c:	3b01      	subs	r3, #1
 800c79e:	b29b      	uxth	r3, r3
 800c7a0:	687a      	ldr	r2, [r7, #4]
 800c7a2:	4619      	mov	r1, r3
 800c7a4:	84d1      	strh	r1, [r2, #38]	; 0x26
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d10f      	bne.n	800c7ca <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	68da      	ldr	r2, [r3, #12]
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800c7b8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	681b      	ldr	r3, [r3, #0]
 800c7be:	68da      	ldr	r2, [r3, #12]
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	681b      	ldr	r3, [r3, #0]
 800c7c4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800c7c8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800c7ca:	2300      	movs	r3, #0
 800c7cc:	e000      	b.n	800c7d0 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800c7ce:	2302      	movs	r3, #2
  }
}
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	3714      	adds	r7, #20
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c7da:	4770      	bx	lr

0800c7dc <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c7dc:	b580      	push	{r7, lr}
 800c7de:	b082      	sub	sp, #8
 800c7e0:	af00      	add	r7, sp, #0
 800c7e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	681b      	ldr	r3, [r3, #0]
 800c7e8:	68da      	ldr	r2, [r3, #12]
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800c7f2:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	2220      	movs	r2, #32
 800c7f8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c7fc:	6878      	ldr	r0, [r7, #4]
 800c7fe:	f7ff fe5b 	bl	800c4b8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800c802:	2300      	movs	r3, #0
}
 800c804:	4618      	mov	r0, r3
 800c806:	3708      	adds	r7, #8
 800c808:	46bd      	mov	sp, r7
 800c80a:	bd80      	pop	{r7, pc}

0800c80c <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b084      	sub	sp, #16
 800c810:	af00      	add	r7, sp, #0
 800c812:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800c81a:	b2db      	uxtb	r3, r3
 800c81c:	2b22      	cmp	r3, #34	; 0x22
 800c81e:	d171      	bne.n	800c904 <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	689b      	ldr	r3, [r3, #8]
 800c824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c828:	d123      	bne.n	800c872 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c82e:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	691b      	ldr	r3, [r3, #16]
 800c834:	2b00      	cmp	r3, #0
 800c836:	d10e      	bne.n	800c856 <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800c838:	687b      	ldr	r3, [r7, #4]
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	685b      	ldr	r3, [r3, #4]
 800c83e:	b29b      	uxth	r3, r3
 800c840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c844:	b29a      	uxth	r2, r3
 800c846:	68fb      	ldr	r3, [r7, #12]
 800c848:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c84e:	1c9a      	adds	r2, r3, #2
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	629a      	str	r2, [r3, #40]	; 0x28
 800c854:	e029      	b.n	800c8aa <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	685b      	ldr	r3, [r3, #4]
 800c85c:	b29b      	uxth	r3, r3
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	b29a      	uxth	r2, r3
 800c862:	68fb      	ldr	r3, [r7, #12]
 800c864:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c86a:	1c5a      	adds	r2, r3, #1
 800c86c:	687b      	ldr	r3, [r7, #4]
 800c86e:	629a      	str	r2, [r3, #40]	; 0x28
 800c870:	e01b      	b.n	800c8aa <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	691b      	ldr	r3, [r3, #16]
 800c876:	2b00      	cmp	r3, #0
 800c878:	d10a      	bne.n	800c890 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	681b      	ldr	r3, [r3, #0]
 800c87e:	6858      	ldr	r0, [r3, #4]
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c884:	1c59      	adds	r1, r3, #1
 800c886:	687a      	ldr	r2, [r7, #4]
 800c888:	6291      	str	r1, [r2, #40]	; 0x28
 800c88a:	b2c2      	uxtb	r2, r0
 800c88c:	701a      	strb	r2, [r3, #0]
 800c88e:	e00c      	b.n	800c8aa <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800c890:	687b      	ldr	r3, [r7, #4]
 800c892:	681b      	ldr	r3, [r3, #0]
 800c894:	685b      	ldr	r3, [r3, #4]
 800c896:	b2da      	uxtb	r2, r3
 800c898:	687b      	ldr	r3, [r7, #4]
 800c89a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c89c:	1c58      	adds	r0, r3, #1
 800c89e:	6879      	ldr	r1, [r7, #4]
 800c8a0:	6288      	str	r0, [r1, #40]	; 0x28
 800c8a2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800c8a6:	b2d2      	uxtb	r2, r2
 800c8a8:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	3b01      	subs	r3, #1
 800c8b2:	b29b      	uxth	r3, r3
 800c8b4:	687a      	ldr	r2, [r7, #4]
 800c8b6:	4619      	mov	r1, r3
 800c8b8:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800c8ba:	2b00      	cmp	r3, #0
 800c8bc:	d120      	bne.n	800c900 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	681b      	ldr	r3, [r3, #0]
 800c8c2:	68da      	ldr	r2, [r3, #12]
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	681b      	ldr	r3, [r3, #0]
 800c8c8:	f022 0220 	bic.w	r2, r2, #32
 800c8cc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	681b      	ldr	r3, [r3, #0]
 800c8d2:	68da      	ldr	r2, [r3, #12]
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	681b      	ldr	r3, [r3, #0]
 800c8d8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800c8dc:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800c8de:	687b      	ldr	r3, [r7, #4]
 800c8e0:	681b      	ldr	r3, [r3, #0]
 800c8e2:	695a      	ldr	r2, [r3, #20]
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	681b      	ldr	r3, [r3, #0]
 800c8e8:	f022 0201 	bic.w	r2, r2, #1
 800c8ec:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	2220      	movs	r2, #32
 800c8f2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800c8f6:	6878      	ldr	r0, [r7, #4]
 800c8f8:	f7f5 f958 	bl	8001bac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 800c8fc:	2300      	movs	r3, #0
 800c8fe:	e002      	b.n	800c906 <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 800c900:	2300      	movs	r3, #0
 800c902:	e000      	b.n	800c906 <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800c904:	2302      	movs	r3, #2
  }
}
 800c906:	4618      	mov	r0, r3
 800c908:	3710      	adds	r7, #16
 800c90a:	46bd      	mov	sp, r7
 800c90c:	bd80      	pop	{r7, pc}
	...

0800c910 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c910:	b5b0      	push	{r4, r5, r7, lr}
 800c912:	b084      	sub	sp, #16
 800c914:	af00      	add	r7, sp, #0
 800c916:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c918:	687b      	ldr	r3, [r7, #4]
 800c91a:	681b      	ldr	r3, [r3, #0]
 800c91c:	691b      	ldr	r3, [r3, #16]
 800c91e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c922:	687b      	ldr	r3, [r7, #4]
 800c924:	68da      	ldr	r2, [r3, #12]
 800c926:	687b      	ldr	r3, [r7, #4]
 800c928:	681b      	ldr	r3, [r3, #0]
 800c92a:	430a      	orrs	r2, r1
 800c92c:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c92e:	687b      	ldr	r3, [r7, #4]
 800c930:	689a      	ldr	r2, [r3, #8]
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	691b      	ldr	r3, [r3, #16]
 800c936:	431a      	orrs	r2, r3
 800c938:	687b      	ldr	r3, [r7, #4]
 800c93a:	695b      	ldr	r3, [r3, #20]
 800c93c:	431a      	orrs	r2, r3
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	69db      	ldr	r3, [r3, #28]
 800c942:	4313      	orrs	r3, r2
 800c944:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800c946:	687b      	ldr	r3, [r7, #4]
 800c948:	681b      	ldr	r3, [r3, #0]
 800c94a:	68db      	ldr	r3, [r3, #12]
 800c94c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800c950:	f023 030c 	bic.w	r3, r3, #12
 800c954:	687a      	ldr	r2, [r7, #4]
 800c956:	6812      	ldr	r2, [r2, #0]
 800c958:	68f9      	ldr	r1, [r7, #12]
 800c95a:	430b      	orrs	r3, r1
 800c95c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c95e:	687b      	ldr	r3, [r7, #4]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	695b      	ldr	r3, [r3, #20]
 800c964:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800c968:	687b      	ldr	r3, [r7, #4]
 800c96a:	699a      	ldr	r2, [r3, #24]
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	430a      	orrs	r2, r1
 800c972:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	69db      	ldr	r3, [r3, #28]
 800c978:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c97c:	f040 80e4 	bne.w	800cb48 <UART_SetConfig+0x238>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c980:	687b      	ldr	r3, [r7, #4]
 800c982:	681b      	ldr	r3, [r3, #0]
 800c984:	4aab      	ldr	r2, [pc, #684]	; (800cc34 <UART_SetConfig+0x324>)
 800c986:	4293      	cmp	r3, r2
 800c988:	d004      	beq.n	800c994 <UART_SetConfig+0x84>
 800c98a:	687b      	ldr	r3, [r7, #4]
 800c98c:	681b      	ldr	r3, [r3, #0]
 800c98e:	4aaa      	ldr	r2, [pc, #680]	; (800cc38 <UART_SetConfig+0x328>)
 800c990:	4293      	cmp	r3, r2
 800c992:	d16c      	bne.n	800ca6e <UART_SetConfig+0x15e>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800c994:	f7fe fe12 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800c998:	4602      	mov	r2, r0
 800c99a:	4613      	mov	r3, r2
 800c99c:	009b      	lsls	r3, r3, #2
 800c99e:	4413      	add	r3, r2
 800c9a0:	009a      	lsls	r2, r3, #2
 800c9a2:	441a      	add	r2, r3
 800c9a4:	687b      	ldr	r3, [r7, #4]
 800c9a6:	685b      	ldr	r3, [r3, #4]
 800c9a8:	005b      	lsls	r3, r3, #1
 800c9aa:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ae:	4aa3      	ldr	r2, [pc, #652]	; (800cc3c <UART_SetConfig+0x32c>)
 800c9b0:	fba2 2303 	umull	r2, r3, r2, r3
 800c9b4:	095b      	lsrs	r3, r3, #5
 800c9b6:	011c      	lsls	r4, r3, #4
 800c9b8:	f7fe fe00 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800c9bc:	4602      	mov	r2, r0
 800c9be:	4613      	mov	r3, r2
 800c9c0:	009b      	lsls	r3, r3, #2
 800c9c2:	4413      	add	r3, r2
 800c9c4:	009a      	lsls	r2, r3, #2
 800c9c6:	441a      	add	r2, r3
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	685b      	ldr	r3, [r3, #4]
 800c9cc:	005b      	lsls	r3, r3, #1
 800c9ce:	fbb2 f5f3 	udiv	r5, r2, r3
 800c9d2:	f7fe fdf3 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800c9d6:	4602      	mov	r2, r0
 800c9d8:	4613      	mov	r3, r2
 800c9da:	009b      	lsls	r3, r3, #2
 800c9dc:	4413      	add	r3, r2
 800c9de:	009a      	lsls	r2, r3, #2
 800c9e0:	441a      	add	r2, r3
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	685b      	ldr	r3, [r3, #4]
 800c9e6:	005b      	lsls	r3, r3, #1
 800c9e8:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ec:	4a93      	ldr	r2, [pc, #588]	; (800cc3c <UART_SetConfig+0x32c>)
 800c9ee:	fba2 2303 	umull	r2, r3, r2, r3
 800c9f2:	095b      	lsrs	r3, r3, #5
 800c9f4:	2264      	movs	r2, #100	; 0x64
 800c9f6:	fb02 f303 	mul.w	r3, r2, r3
 800c9fa:	1aeb      	subs	r3, r5, r3
 800c9fc:	00db      	lsls	r3, r3, #3
 800c9fe:	3332      	adds	r3, #50	; 0x32
 800ca00:	4a8e      	ldr	r2, [pc, #568]	; (800cc3c <UART_SetConfig+0x32c>)
 800ca02:	fba2 2303 	umull	r2, r3, r2, r3
 800ca06:	095b      	lsrs	r3, r3, #5
 800ca08:	005b      	lsls	r3, r3, #1
 800ca0a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ca0e:	441c      	add	r4, r3
 800ca10:	f7fe fdd4 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800ca14:	4602      	mov	r2, r0
 800ca16:	4613      	mov	r3, r2
 800ca18:	009b      	lsls	r3, r3, #2
 800ca1a:	4413      	add	r3, r2
 800ca1c:	009a      	lsls	r2, r3, #2
 800ca1e:	441a      	add	r2, r3
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	685b      	ldr	r3, [r3, #4]
 800ca24:	005b      	lsls	r3, r3, #1
 800ca26:	fbb2 f5f3 	udiv	r5, r2, r3
 800ca2a:	f7fe fdc7 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800ca2e:	4602      	mov	r2, r0
 800ca30:	4613      	mov	r3, r2
 800ca32:	009b      	lsls	r3, r3, #2
 800ca34:	4413      	add	r3, r2
 800ca36:	009a      	lsls	r2, r3, #2
 800ca38:	441a      	add	r2, r3
 800ca3a:	687b      	ldr	r3, [r7, #4]
 800ca3c:	685b      	ldr	r3, [r3, #4]
 800ca3e:	005b      	lsls	r3, r3, #1
 800ca40:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca44:	4a7d      	ldr	r2, [pc, #500]	; (800cc3c <UART_SetConfig+0x32c>)
 800ca46:	fba2 2303 	umull	r2, r3, r2, r3
 800ca4a:	095b      	lsrs	r3, r3, #5
 800ca4c:	2264      	movs	r2, #100	; 0x64
 800ca4e:	fb02 f303 	mul.w	r3, r2, r3
 800ca52:	1aeb      	subs	r3, r5, r3
 800ca54:	00db      	lsls	r3, r3, #3
 800ca56:	3332      	adds	r3, #50	; 0x32
 800ca58:	4a78      	ldr	r2, [pc, #480]	; (800cc3c <UART_SetConfig+0x32c>)
 800ca5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca5e:	095b      	lsrs	r3, r3, #5
 800ca60:	f003 0207 	and.w	r2, r3, #7
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	681b      	ldr	r3, [r3, #0]
 800ca68:	4422      	add	r2, r4
 800ca6a:	609a      	str	r2, [r3, #8]
 800ca6c:	e154      	b.n	800cd18 <UART_SetConfig+0x408>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800ca6e:	f7fe fd91 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800ca72:	4602      	mov	r2, r0
 800ca74:	4613      	mov	r3, r2
 800ca76:	009b      	lsls	r3, r3, #2
 800ca78:	4413      	add	r3, r2
 800ca7a:	009a      	lsls	r2, r3, #2
 800ca7c:	441a      	add	r2, r3
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	685b      	ldr	r3, [r3, #4]
 800ca82:	005b      	lsls	r3, r3, #1
 800ca84:	fbb2 f3f3 	udiv	r3, r2, r3
 800ca88:	4a6c      	ldr	r2, [pc, #432]	; (800cc3c <UART_SetConfig+0x32c>)
 800ca8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ca8e:	095b      	lsrs	r3, r3, #5
 800ca90:	011c      	lsls	r4, r3, #4
 800ca92:	f7fe fd7f 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800ca96:	4602      	mov	r2, r0
 800ca98:	4613      	mov	r3, r2
 800ca9a:	009b      	lsls	r3, r3, #2
 800ca9c:	4413      	add	r3, r2
 800ca9e:	009a      	lsls	r2, r3, #2
 800caa0:	441a      	add	r2, r3
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	685b      	ldr	r3, [r3, #4]
 800caa6:	005b      	lsls	r3, r3, #1
 800caa8:	fbb2 f5f3 	udiv	r5, r2, r3
 800caac:	f7fe fd72 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800cab0:	4602      	mov	r2, r0
 800cab2:	4613      	mov	r3, r2
 800cab4:	009b      	lsls	r3, r3, #2
 800cab6:	4413      	add	r3, r2
 800cab8:	009a      	lsls	r2, r3, #2
 800caba:	441a      	add	r2, r3
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	685b      	ldr	r3, [r3, #4]
 800cac0:	005b      	lsls	r3, r3, #1
 800cac2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cac6:	4a5d      	ldr	r2, [pc, #372]	; (800cc3c <UART_SetConfig+0x32c>)
 800cac8:	fba2 2303 	umull	r2, r3, r2, r3
 800cacc:	095b      	lsrs	r3, r3, #5
 800cace:	2264      	movs	r2, #100	; 0x64
 800cad0:	fb02 f303 	mul.w	r3, r2, r3
 800cad4:	1aeb      	subs	r3, r5, r3
 800cad6:	00db      	lsls	r3, r3, #3
 800cad8:	3332      	adds	r3, #50	; 0x32
 800cada:	4a58      	ldr	r2, [pc, #352]	; (800cc3c <UART_SetConfig+0x32c>)
 800cadc:	fba2 2303 	umull	r2, r3, r2, r3
 800cae0:	095b      	lsrs	r3, r3, #5
 800cae2:	005b      	lsls	r3, r3, #1
 800cae4:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800cae8:	441c      	add	r4, r3
 800caea:	f7fe fd53 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800caee:	4602      	mov	r2, r0
 800caf0:	4613      	mov	r3, r2
 800caf2:	009b      	lsls	r3, r3, #2
 800caf4:	4413      	add	r3, r2
 800caf6:	009a      	lsls	r2, r3, #2
 800caf8:	441a      	add	r2, r3
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	685b      	ldr	r3, [r3, #4]
 800cafe:	005b      	lsls	r3, r3, #1
 800cb00:	fbb2 f5f3 	udiv	r5, r2, r3
 800cb04:	f7fe fd46 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800cb08:	4602      	mov	r2, r0
 800cb0a:	4613      	mov	r3, r2
 800cb0c:	009b      	lsls	r3, r3, #2
 800cb0e:	4413      	add	r3, r2
 800cb10:	009a      	lsls	r2, r3, #2
 800cb12:	441a      	add	r2, r3
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	005b      	lsls	r3, r3, #1
 800cb1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb1e:	4a47      	ldr	r2, [pc, #284]	; (800cc3c <UART_SetConfig+0x32c>)
 800cb20:	fba2 2303 	umull	r2, r3, r2, r3
 800cb24:	095b      	lsrs	r3, r3, #5
 800cb26:	2264      	movs	r2, #100	; 0x64
 800cb28:	fb02 f303 	mul.w	r3, r2, r3
 800cb2c:	1aeb      	subs	r3, r5, r3
 800cb2e:	00db      	lsls	r3, r3, #3
 800cb30:	3332      	adds	r3, #50	; 0x32
 800cb32:	4a42      	ldr	r2, [pc, #264]	; (800cc3c <UART_SetConfig+0x32c>)
 800cb34:	fba2 2303 	umull	r2, r3, r2, r3
 800cb38:	095b      	lsrs	r3, r3, #5
 800cb3a:	f003 0207 	and.w	r2, r3, #7
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	4422      	add	r2, r4
 800cb44:	609a      	str	r2, [r3, #8]
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
}
 800cb46:	e0e7      	b.n	800cd18 <UART_SetConfig+0x408>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	4a39      	ldr	r2, [pc, #228]	; (800cc34 <UART_SetConfig+0x324>)
 800cb4e:	4293      	cmp	r3, r2
 800cb50:	d004      	beq.n	800cb5c <UART_SetConfig+0x24c>
 800cb52:	687b      	ldr	r3, [r7, #4]
 800cb54:	681b      	ldr	r3, [r3, #0]
 800cb56:	4a38      	ldr	r2, [pc, #224]	; (800cc38 <UART_SetConfig+0x328>)
 800cb58:	4293      	cmp	r3, r2
 800cb5a:	d171      	bne.n	800cc40 <UART_SetConfig+0x330>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800cb5c:	f7fe fd2e 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800cb60:	4602      	mov	r2, r0
 800cb62:	4613      	mov	r3, r2
 800cb64:	009b      	lsls	r3, r3, #2
 800cb66:	4413      	add	r3, r2
 800cb68:	009a      	lsls	r2, r3, #2
 800cb6a:	441a      	add	r2, r3
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	685b      	ldr	r3, [r3, #4]
 800cb70:	009b      	lsls	r3, r3, #2
 800cb72:	fbb2 f3f3 	udiv	r3, r2, r3
 800cb76:	4a31      	ldr	r2, [pc, #196]	; (800cc3c <UART_SetConfig+0x32c>)
 800cb78:	fba2 2303 	umull	r2, r3, r2, r3
 800cb7c:	095b      	lsrs	r3, r3, #5
 800cb7e:	011c      	lsls	r4, r3, #4
 800cb80:	f7fe fd1c 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800cb84:	4602      	mov	r2, r0
 800cb86:	4613      	mov	r3, r2
 800cb88:	009b      	lsls	r3, r3, #2
 800cb8a:	4413      	add	r3, r2
 800cb8c:	009a      	lsls	r2, r3, #2
 800cb8e:	441a      	add	r2, r3
 800cb90:	687b      	ldr	r3, [r7, #4]
 800cb92:	685b      	ldr	r3, [r3, #4]
 800cb94:	009b      	lsls	r3, r3, #2
 800cb96:	fbb2 f5f3 	udiv	r5, r2, r3
 800cb9a:	f7fe fd0f 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800cb9e:	4602      	mov	r2, r0
 800cba0:	4613      	mov	r3, r2
 800cba2:	009b      	lsls	r3, r3, #2
 800cba4:	4413      	add	r3, r2
 800cba6:	009a      	lsls	r2, r3, #2
 800cba8:	441a      	add	r2, r3
 800cbaa:	687b      	ldr	r3, [r7, #4]
 800cbac:	685b      	ldr	r3, [r3, #4]
 800cbae:	009b      	lsls	r3, r3, #2
 800cbb0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbb4:	4a21      	ldr	r2, [pc, #132]	; (800cc3c <UART_SetConfig+0x32c>)
 800cbb6:	fba2 2303 	umull	r2, r3, r2, r3
 800cbba:	095b      	lsrs	r3, r3, #5
 800cbbc:	2264      	movs	r2, #100	; 0x64
 800cbbe:	fb02 f303 	mul.w	r3, r2, r3
 800cbc2:	1aeb      	subs	r3, r5, r3
 800cbc4:	011b      	lsls	r3, r3, #4
 800cbc6:	3332      	adds	r3, #50	; 0x32
 800cbc8:	4a1c      	ldr	r2, [pc, #112]	; (800cc3c <UART_SetConfig+0x32c>)
 800cbca:	fba2 2303 	umull	r2, r3, r2, r3
 800cbce:	095b      	lsrs	r3, r3, #5
 800cbd0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800cbd4:	441c      	add	r4, r3
 800cbd6:	f7fe fcf1 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800cbda:	4602      	mov	r2, r0
 800cbdc:	4613      	mov	r3, r2
 800cbde:	009b      	lsls	r3, r3, #2
 800cbe0:	4413      	add	r3, r2
 800cbe2:	009a      	lsls	r2, r3, #2
 800cbe4:	441a      	add	r2, r3
 800cbe6:	687b      	ldr	r3, [r7, #4]
 800cbe8:	685b      	ldr	r3, [r3, #4]
 800cbea:	009b      	lsls	r3, r3, #2
 800cbec:	fbb2 f5f3 	udiv	r5, r2, r3
 800cbf0:	f7fe fce4 	bl	800b5bc <HAL_RCC_GetPCLK2Freq>
 800cbf4:	4602      	mov	r2, r0
 800cbf6:	4613      	mov	r3, r2
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	4413      	add	r3, r2
 800cbfc:	009a      	lsls	r2, r3, #2
 800cbfe:	441a      	add	r2, r3
 800cc00:	687b      	ldr	r3, [r7, #4]
 800cc02:	685b      	ldr	r3, [r3, #4]
 800cc04:	009b      	lsls	r3, r3, #2
 800cc06:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc0a:	4a0c      	ldr	r2, [pc, #48]	; (800cc3c <UART_SetConfig+0x32c>)
 800cc0c:	fba2 2303 	umull	r2, r3, r2, r3
 800cc10:	095b      	lsrs	r3, r3, #5
 800cc12:	2264      	movs	r2, #100	; 0x64
 800cc14:	fb02 f303 	mul.w	r3, r2, r3
 800cc18:	1aeb      	subs	r3, r5, r3
 800cc1a:	011b      	lsls	r3, r3, #4
 800cc1c:	3332      	adds	r3, #50	; 0x32
 800cc1e:	4a07      	ldr	r2, [pc, #28]	; (800cc3c <UART_SetConfig+0x32c>)
 800cc20:	fba2 2303 	umull	r2, r3, r2, r3
 800cc24:	095b      	lsrs	r3, r3, #5
 800cc26:	f003 020f 	and.w	r2, r3, #15
 800cc2a:	687b      	ldr	r3, [r7, #4]
 800cc2c:	681b      	ldr	r3, [r3, #0]
 800cc2e:	4422      	add	r2, r4
 800cc30:	609a      	str	r2, [r3, #8]
 800cc32:	e071      	b.n	800cd18 <UART_SetConfig+0x408>
 800cc34:	40011000 	.word	0x40011000
 800cc38:	40011400 	.word	0x40011400
 800cc3c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800cc40:	f7fe fca8 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800cc44:	4602      	mov	r2, r0
 800cc46:	4613      	mov	r3, r2
 800cc48:	009b      	lsls	r3, r3, #2
 800cc4a:	4413      	add	r3, r2
 800cc4c:	009a      	lsls	r2, r3, #2
 800cc4e:	441a      	add	r2, r3
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	009b      	lsls	r3, r3, #2
 800cc56:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc5a:	4a31      	ldr	r2, [pc, #196]	; (800cd20 <UART_SetConfig+0x410>)
 800cc5c:	fba2 2303 	umull	r2, r3, r2, r3
 800cc60:	095b      	lsrs	r3, r3, #5
 800cc62:	011c      	lsls	r4, r3, #4
 800cc64:	f7fe fc96 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800cc68:	4602      	mov	r2, r0
 800cc6a:	4613      	mov	r3, r2
 800cc6c:	009b      	lsls	r3, r3, #2
 800cc6e:	4413      	add	r3, r2
 800cc70:	009a      	lsls	r2, r3, #2
 800cc72:	441a      	add	r2, r3
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	685b      	ldr	r3, [r3, #4]
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	fbb2 f5f3 	udiv	r5, r2, r3
 800cc7e:	f7fe fc89 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800cc82:	4602      	mov	r2, r0
 800cc84:	4613      	mov	r3, r2
 800cc86:	009b      	lsls	r3, r3, #2
 800cc88:	4413      	add	r3, r2
 800cc8a:	009a      	lsls	r2, r3, #2
 800cc8c:	441a      	add	r2, r3
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	685b      	ldr	r3, [r3, #4]
 800cc92:	009b      	lsls	r3, r3, #2
 800cc94:	fbb2 f3f3 	udiv	r3, r2, r3
 800cc98:	4a21      	ldr	r2, [pc, #132]	; (800cd20 <UART_SetConfig+0x410>)
 800cc9a:	fba2 2303 	umull	r2, r3, r2, r3
 800cc9e:	095b      	lsrs	r3, r3, #5
 800cca0:	2264      	movs	r2, #100	; 0x64
 800cca2:	fb02 f303 	mul.w	r3, r2, r3
 800cca6:	1aeb      	subs	r3, r5, r3
 800cca8:	011b      	lsls	r3, r3, #4
 800ccaa:	3332      	adds	r3, #50	; 0x32
 800ccac:	4a1c      	ldr	r2, [pc, #112]	; (800cd20 <UART_SetConfig+0x410>)
 800ccae:	fba2 2303 	umull	r2, r3, r2, r3
 800ccb2:	095b      	lsrs	r3, r3, #5
 800ccb4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ccb8:	441c      	add	r4, r3
 800ccba:	f7fe fc6b 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800ccbe:	4602      	mov	r2, r0
 800ccc0:	4613      	mov	r3, r2
 800ccc2:	009b      	lsls	r3, r3, #2
 800ccc4:	4413      	add	r3, r2
 800ccc6:	009a      	lsls	r2, r3, #2
 800ccc8:	441a      	add	r2, r3
 800ccca:	687b      	ldr	r3, [r7, #4]
 800cccc:	685b      	ldr	r3, [r3, #4]
 800ccce:	009b      	lsls	r3, r3, #2
 800ccd0:	fbb2 f5f3 	udiv	r5, r2, r3
 800ccd4:	f7fe fc5e 	bl	800b594 <HAL_RCC_GetPCLK1Freq>
 800ccd8:	4602      	mov	r2, r0
 800ccda:	4613      	mov	r3, r2
 800ccdc:	009b      	lsls	r3, r3, #2
 800ccde:	4413      	add	r3, r2
 800cce0:	009a      	lsls	r2, r3, #2
 800cce2:	441a      	add	r2, r3
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	685b      	ldr	r3, [r3, #4]
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccee:	4a0c      	ldr	r2, [pc, #48]	; (800cd20 <UART_SetConfig+0x410>)
 800ccf0:	fba2 2303 	umull	r2, r3, r2, r3
 800ccf4:	095b      	lsrs	r3, r3, #5
 800ccf6:	2264      	movs	r2, #100	; 0x64
 800ccf8:	fb02 f303 	mul.w	r3, r2, r3
 800ccfc:	1aeb      	subs	r3, r5, r3
 800ccfe:	011b      	lsls	r3, r3, #4
 800cd00:	3332      	adds	r3, #50	; 0x32
 800cd02:	4a07      	ldr	r2, [pc, #28]	; (800cd20 <UART_SetConfig+0x410>)
 800cd04:	fba2 2303 	umull	r2, r3, r2, r3
 800cd08:	095b      	lsrs	r3, r3, #5
 800cd0a:	f003 020f 	and.w	r2, r3, #15
 800cd0e:	687b      	ldr	r3, [r7, #4]
 800cd10:	681b      	ldr	r3, [r3, #0]
 800cd12:	4422      	add	r2, r4
 800cd14:	609a      	str	r2, [r3, #8]
}
 800cd16:	e7ff      	b.n	800cd18 <UART_SetConfig+0x408>
 800cd18:	bf00      	nop
 800cd1a:	3710      	adds	r7, #16
 800cd1c:	46bd      	mov	sp, r7
 800cd1e:	bdb0      	pop	{r4, r5, r7, pc}
 800cd20:	51eb851f 	.word	0x51eb851f

0800cd24 <__errno>:
 800cd24:	4b01      	ldr	r3, [pc, #4]	; (800cd2c <__errno+0x8>)
 800cd26:	6818      	ldr	r0, [r3, #0]
 800cd28:	4770      	bx	lr
 800cd2a:	bf00      	nop
 800cd2c:	20000028 	.word	0x20000028

0800cd30 <__libc_init_array>:
 800cd30:	b570      	push	{r4, r5, r6, lr}
 800cd32:	4e0d      	ldr	r6, [pc, #52]	; (800cd68 <__libc_init_array+0x38>)
 800cd34:	4c0d      	ldr	r4, [pc, #52]	; (800cd6c <__libc_init_array+0x3c>)
 800cd36:	1ba4      	subs	r4, r4, r6
 800cd38:	10a4      	asrs	r4, r4, #2
 800cd3a:	2500      	movs	r5, #0
 800cd3c:	42a5      	cmp	r5, r4
 800cd3e:	d109      	bne.n	800cd54 <__libc_init_array+0x24>
 800cd40:	4e0b      	ldr	r6, [pc, #44]	; (800cd70 <__libc_init_array+0x40>)
 800cd42:	4c0c      	ldr	r4, [pc, #48]	; (800cd74 <__libc_init_array+0x44>)
 800cd44:	f004 f936 	bl	8010fb4 <_init>
 800cd48:	1ba4      	subs	r4, r4, r6
 800cd4a:	10a4      	asrs	r4, r4, #2
 800cd4c:	2500      	movs	r5, #0
 800cd4e:	42a5      	cmp	r5, r4
 800cd50:	d105      	bne.n	800cd5e <__libc_init_array+0x2e>
 800cd52:	bd70      	pop	{r4, r5, r6, pc}
 800cd54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cd58:	4798      	blx	r3
 800cd5a:	3501      	adds	r5, #1
 800cd5c:	e7ee      	b.n	800cd3c <__libc_init_array+0xc>
 800cd5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800cd62:	4798      	blx	r3
 800cd64:	3501      	adds	r5, #1
 800cd66:	e7f2      	b.n	800cd4e <__libc_init_array+0x1e>
 800cd68:	08012a98 	.word	0x08012a98
 800cd6c:	08012a98 	.word	0x08012a98
 800cd70:	08012a98 	.word	0x08012a98
 800cd74:	08012a9c 	.word	0x08012a9c

0800cd78 <malloc>:
 800cd78:	4b02      	ldr	r3, [pc, #8]	; (800cd84 <malloc+0xc>)
 800cd7a:	4601      	mov	r1, r0
 800cd7c:	6818      	ldr	r0, [r3, #0]
 800cd7e:	f000 b865 	b.w	800ce4c <_malloc_r>
 800cd82:	bf00      	nop
 800cd84:	20000028 	.word	0x20000028

0800cd88 <memcpy>:
 800cd88:	b510      	push	{r4, lr}
 800cd8a:	1e43      	subs	r3, r0, #1
 800cd8c:	440a      	add	r2, r1
 800cd8e:	4291      	cmp	r1, r2
 800cd90:	d100      	bne.n	800cd94 <memcpy+0xc>
 800cd92:	bd10      	pop	{r4, pc}
 800cd94:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cd98:	f803 4f01 	strb.w	r4, [r3, #1]!
 800cd9c:	e7f7      	b.n	800cd8e <memcpy+0x6>

0800cd9e <memset>:
 800cd9e:	4402      	add	r2, r0
 800cda0:	4603      	mov	r3, r0
 800cda2:	4293      	cmp	r3, r2
 800cda4:	d100      	bne.n	800cda8 <memset+0xa>
 800cda6:	4770      	bx	lr
 800cda8:	f803 1b01 	strb.w	r1, [r3], #1
 800cdac:	e7f9      	b.n	800cda2 <memset+0x4>
	...

0800cdb0 <_free_r>:
 800cdb0:	b538      	push	{r3, r4, r5, lr}
 800cdb2:	4605      	mov	r5, r0
 800cdb4:	2900      	cmp	r1, #0
 800cdb6:	d045      	beq.n	800ce44 <_free_r+0x94>
 800cdb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cdbc:	1f0c      	subs	r4, r1, #4
 800cdbe:	2b00      	cmp	r3, #0
 800cdc0:	bfb8      	it	lt
 800cdc2:	18e4      	addlt	r4, r4, r3
 800cdc4:	f001 fbe6 	bl	800e594 <__malloc_lock>
 800cdc8:	4a1f      	ldr	r2, [pc, #124]	; (800ce48 <_free_r+0x98>)
 800cdca:	6813      	ldr	r3, [r2, #0]
 800cdcc:	4610      	mov	r0, r2
 800cdce:	b933      	cbnz	r3, 800cdde <_free_r+0x2e>
 800cdd0:	6063      	str	r3, [r4, #4]
 800cdd2:	6014      	str	r4, [r2, #0]
 800cdd4:	4628      	mov	r0, r5
 800cdd6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdda:	f001 bbdc 	b.w	800e596 <__malloc_unlock>
 800cdde:	42a3      	cmp	r3, r4
 800cde0:	d90c      	bls.n	800cdfc <_free_r+0x4c>
 800cde2:	6821      	ldr	r1, [r4, #0]
 800cde4:	1862      	adds	r2, r4, r1
 800cde6:	4293      	cmp	r3, r2
 800cde8:	bf04      	itt	eq
 800cdea:	681a      	ldreq	r2, [r3, #0]
 800cdec:	685b      	ldreq	r3, [r3, #4]
 800cdee:	6063      	str	r3, [r4, #4]
 800cdf0:	bf04      	itt	eq
 800cdf2:	1852      	addeq	r2, r2, r1
 800cdf4:	6022      	streq	r2, [r4, #0]
 800cdf6:	6004      	str	r4, [r0, #0]
 800cdf8:	e7ec      	b.n	800cdd4 <_free_r+0x24>
 800cdfa:	4613      	mov	r3, r2
 800cdfc:	685a      	ldr	r2, [r3, #4]
 800cdfe:	b10a      	cbz	r2, 800ce04 <_free_r+0x54>
 800ce00:	42a2      	cmp	r2, r4
 800ce02:	d9fa      	bls.n	800cdfa <_free_r+0x4a>
 800ce04:	6819      	ldr	r1, [r3, #0]
 800ce06:	1858      	adds	r0, r3, r1
 800ce08:	42a0      	cmp	r0, r4
 800ce0a:	d10b      	bne.n	800ce24 <_free_r+0x74>
 800ce0c:	6820      	ldr	r0, [r4, #0]
 800ce0e:	4401      	add	r1, r0
 800ce10:	1858      	adds	r0, r3, r1
 800ce12:	4282      	cmp	r2, r0
 800ce14:	6019      	str	r1, [r3, #0]
 800ce16:	d1dd      	bne.n	800cdd4 <_free_r+0x24>
 800ce18:	6810      	ldr	r0, [r2, #0]
 800ce1a:	6852      	ldr	r2, [r2, #4]
 800ce1c:	605a      	str	r2, [r3, #4]
 800ce1e:	4401      	add	r1, r0
 800ce20:	6019      	str	r1, [r3, #0]
 800ce22:	e7d7      	b.n	800cdd4 <_free_r+0x24>
 800ce24:	d902      	bls.n	800ce2c <_free_r+0x7c>
 800ce26:	230c      	movs	r3, #12
 800ce28:	602b      	str	r3, [r5, #0]
 800ce2a:	e7d3      	b.n	800cdd4 <_free_r+0x24>
 800ce2c:	6820      	ldr	r0, [r4, #0]
 800ce2e:	1821      	adds	r1, r4, r0
 800ce30:	428a      	cmp	r2, r1
 800ce32:	bf04      	itt	eq
 800ce34:	6811      	ldreq	r1, [r2, #0]
 800ce36:	6852      	ldreq	r2, [r2, #4]
 800ce38:	6062      	str	r2, [r4, #4]
 800ce3a:	bf04      	itt	eq
 800ce3c:	1809      	addeq	r1, r1, r0
 800ce3e:	6021      	streq	r1, [r4, #0]
 800ce40:	605c      	str	r4, [r3, #4]
 800ce42:	e7c7      	b.n	800cdd4 <_free_r+0x24>
 800ce44:	bd38      	pop	{r3, r4, r5, pc}
 800ce46:	bf00      	nop
 800ce48:	20000638 	.word	0x20000638

0800ce4c <_malloc_r>:
 800ce4c:	b570      	push	{r4, r5, r6, lr}
 800ce4e:	1ccd      	adds	r5, r1, #3
 800ce50:	f025 0503 	bic.w	r5, r5, #3
 800ce54:	3508      	adds	r5, #8
 800ce56:	2d0c      	cmp	r5, #12
 800ce58:	bf38      	it	cc
 800ce5a:	250c      	movcc	r5, #12
 800ce5c:	2d00      	cmp	r5, #0
 800ce5e:	4606      	mov	r6, r0
 800ce60:	db01      	blt.n	800ce66 <_malloc_r+0x1a>
 800ce62:	42a9      	cmp	r1, r5
 800ce64:	d903      	bls.n	800ce6e <_malloc_r+0x22>
 800ce66:	230c      	movs	r3, #12
 800ce68:	6033      	str	r3, [r6, #0]
 800ce6a:	2000      	movs	r0, #0
 800ce6c:	bd70      	pop	{r4, r5, r6, pc}
 800ce6e:	f001 fb91 	bl	800e594 <__malloc_lock>
 800ce72:	4a21      	ldr	r2, [pc, #132]	; (800cef8 <_malloc_r+0xac>)
 800ce74:	6814      	ldr	r4, [r2, #0]
 800ce76:	4621      	mov	r1, r4
 800ce78:	b991      	cbnz	r1, 800cea0 <_malloc_r+0x54>
 800ce7a:	4c20      	ldr	r4, [pc, #128]	; (800cefc <_malloc_r+0xb0>)
 800ce7c:	6823      	ldr	r3, [r4, #0]
 800ce7e:	b91b      	cbnz	r3, 800ce88 <_malloc_r+0x3c>
 800ce80:	4630      	mov	r0, r6
 800ce82:	f000 fc99 	bl	800d7b8 <_sbrk_r>
 800ce86:	6020      	str	r0, [r4, #0]
 800ce88:	4629      	mov	r1, r5
 800ce8a:	4630      	mov	r0, r6
 800ce8c:	f000 fc94 	bl	800d7b8 <_sbrk_r>
 800ce90:	1c43      	adds	r3, r0, #1
 800ce92:	d124      	bne.n	800cede <_malloc_r+0x92>
 800ce94:	230c      	movs	r3, #12
 800ce96:	6033      	str	r3, [r6, #0]
 800ce98:	4630      	mov	r0, r6
 800ce9a:	f001 fb7c 	bl	800e596 <__malloc_unlock>
 800ce9e:	e7e4      	b.n	800ce6a <_malloc_r+0x1e>
 800cea0:	680b      	ldr	r3, [r1, #0]
 800cea2:	1b5b      	subs	r3, r3, r5
 800cea4:	d418      	bmi.n	800ced8 <_malloc_r+0x8c>
 800cea6:	2b0b      	cmp	r3, #11
 800cea8:	d90f      	bls.n	800ceca <_malloc_r+0x7e>
 800ceaa:	600b      	str	r3, [r1, #0]
 800ceac:	50cd      	str	r5, [r1, r3]
 800ceae:	18cc      	adds	r4, r1, r3
 800ceb0:	4630      	mov	r0, r6
 800ceb2:	f001 fb70 	bl	800e596 <__malloc_unlock>
 800ceb6:	f104 000b 	add.w	r0, r4, #11
 800ceba:	1d23      	adds	r3, r4, #4
 800cebc:	f020 0007 	bic.w	r0, r0, #7
 800cec0:	1ac3      	subs	r3, r0, r3
 800cec2:	d0d3      	beq.n	800ce6c <_malloc_r+0x20>
 800cec4:	425a      	negs	r2, r3
 800cec6:	50e2      	str	r2, [r4, r3]
 800cec8:	e7d0      	b.n	800ce6c <_malloc_r+0x20>
 800ceca:	428c      	cmp	r4, r1
 800cecc:	684b      	ldr	r3, [r1, #4]
 800cece:	bf16      	itet	ne
 800ced0:	6063      	strne	r3, [r4, #4]
 800ced2:	6013      	streq	r3, [r2, #0]
 800ced4:	460c      	movne	r4, r1
 800ced6:	e7eb      	b.n	800ceb0 <_malloc_r+0x64>
 800ced8:	460c      	mov	r4, r1
 800ceda:	6849      	ldr	r1, [r1, #4]
 800cedc:	e7cc      	b.n	800ce78 <_malloc_r+0x2c>
 800cede:	1cc4      	adds	r4, r0, #3
 800cee0:	f024 0403 	bic.w	r4, r4, #3
 800cee4:	42a0      	cmp	r0, r4
 800cee6:	d005      	beq.n	800cef4 <_malloc_r+0xa8>
 800cee8:	1a21      	subs	r1, r4, r0
 800ceea:	4630      	mov	r0, r6
 800ceec:	f000 fc64 	bl	800d7b8 <_sbrk_r>
 800cef0:	3001      	adds	r0, #1
 800cef2:	d0cf      	beq.n	800ce94 <_malloc_r+0x48>
 800cef4:	6025      	str	r5, [r4, #0]
 800cef6:	e7db      	b.n	800ceb0 <_malloc_r+0x64>
 800cef8:	20000638 	.word	0x20000638
 800cefc:	2000063c 	.word	0x2000063c

0800cf00 <__cvt>:
 800cf00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cf04:	ec55 4b10 	vmov	r4, r5, d0
 800cf08:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800cf0a:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800cf0e:	2d00      	cmp	r5, #0
 800cf10:	460e      	mov	r6, r1
 800cf12:	4691      	mov	r9, r2
 800cf14:	4619      	mov	r1, r3
 800cf16:	bfb8      	it	lt
 800cf18:	4622      	movlt	r2, r4
 800cf1a:	462b      	mov	r3, r5
 800cf1c:	f027 0720 	bic.w	r7, r7, #32
 800cf20:	bfbb      	ittet	lt
 800cf22:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800cf26:	461d      	movlt	r5, r3
 800cf28:	2300      	movge	r3, #0
 800cf2a:	232d      	movlt	r3, #45	; 0x2d
 800cf2c:	bfb8      	it	lt
 800cf2e:	4614      	movlt	r4, r2
 800cf30:	2f46      	cmp	r7, #70	; 0x46
 800cf32:	700b      	strb	r3, [r1, #0]
 800cf34:	d004      	beq.n	800cf40 <__cvt+0x40>
 800cf36:	2f45      	cmp	r7, #69	; 0x45
 800cf38:	d100      	bne.n	800cf3c <__cvt+0x3c>
 800cf3a:	3601      	adds	r6, #1
 800cf3c:	2102      	movs	r1, #2
 800cf3e:	e000      	b.n	800cf42 <__cvt+0x42>
 800cf40:	2103      	movs	r1, #3
 800cf42:	ab03      	add	r3, sp, #12
 800cf44:	9301      	str	r3, [sp, #4]
 800cf46:	ab02      	add	r3, sp, #8
 800cf48:	9300      	str	r3, [sp, #0]
 800cf4a:	4632      	mov	r2, r6
 800cf4c:	4653      	mov	r3, sl
 800cf4e:	ec45 4b10 	vmov	d0, r4, r5
 800cf52:	f000 fd59 	bl	800da08 <_dtoa_r>
 800cf56:	2f47      	cmp	r7, #71	; 0x47
 800cf58:	4680      	mov	r8, r0
 800cf5a:	d102      	bne.n	800cf62 <__cvt+0x62>
 800cf5c:	f019 0f01 	tst.w	r9, #1
 800cf60:	d026      	beq.n	800cfb0 <__cvt+0xb0>
 800cf62:	2f46      	cmp	r7, #70	; 0x46
 800cf64:	eb08 0906 	add.w	r9, r8, r6
 800cf68:	d111      	bne.n	800cf8e <__cvt+0x8e>
 800cf6a:	f898 3000 	ldrb.w	r3, [r8]
 800cf6e:	2b30      	cmp	r3, #48	; 0x30
 800cf70:	d10a      	bne.n	800cf88 <__cvt+0x88>
 800cf72:	2200      	movs	r2, #0
 800cf74:	2300      	movs	r3, #0
 800cf76:	4620      	mov	r0, r4
 800cf78:	4629      	mov	r1, r5
 800cf7a:	f7f3 fdb5 	bl	8000ae8 <__aeabi_dcmpeq>
 800cf7e:	b918      	cbnz	r0, 800cf88 <__cvt+0x88>
 800cf80:	f1c6 0601 	rsb	r6, r6, #1
 800cf84:	f8ca 6000 	str.w	r6, [sl]
 800cf88:	f8da 3000 	ldr.w	r3, [sl]
 800cf8c:	4499      	add	r9, r3
 800cf8e:	2200      	movs	r2, #0
 800cf90:	2300      	movs	r3, #0
 800cf92:	4620      	mov	r0, r4
 800cf94:	4629      	mov	r1, r5
 800cf96:	f7f3 fda7 	bl	8000ae8 <__aeabi_dcmpeq>
 800cf9a:	b938      	cbnz	r0, 800cfac <__cvt+0xac>
 800cf9c:	2230      	movs	r2, #48	; 0x30
 800cf9e:	9b03      	ldr	r3, [sp, #12]
 800cfa0:	454b      	cmp	r3, r9
 800cfa2:	d205      	bcs.n	800cfb0 <__cvt+0xb0>
 800cfa4:	1c59      	adds	r1, r3, #1
 800cfa6:	9103      	str	r1, [sp, #12]
 800cfa8:	701a      	strb	r2, [r3, #0]
 800cfaa:	e7f8      	b.n	800cf9e <__cvt+0x9e>
 800cfac:	f8cd 900c 	str.w	r9, [sp, #12]
 800cfb0:	9b03      	ldr	r3, [sp, #12]
 800cfb2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800cfb4:	eba3 0308 	sub.w	r3, r3, r8
 800cfb8:	4640      	mov	r0, r8
 800cfba:	6013      	str	r3, [r2, #0]
 800cfbc:	b004      	add	sp, #16
 800cfbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800cfc2 <__exponent>:
 800cfc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cfc4:	2900      	cmp	r1, #0
 800cfc6:	4604      	mov	r4, r0
 800cfc8:	bfba      	itte	lt
 800cfca:	4249      	neglt	r1, r1
 800cfcc:	232d      	movlt	r3, #45	; 0x2d
 800cfce:	232b      	movge	r3, #43	; 0x2b
 800cfd0:	2909      	cmp	r1, #9
 800cfd2:	f804 2b02 	strb.w	r2, [r4], #2
 800cfd6:	7043      	strb	r3, [r0, #1]
 800cfd8:	dd20      	ble.n	800d01c <__exponent+0x5a>
 800cfda:	f10d 0307 	add.w	r3, sp, #7
 800cfde:	461f      	mov	r7, r3
 800cfe0:	260a      	movs	r6, #10
 800cfe2:	fb91 f5f6 	sdiv	r5, r1, r6
 800cfe6:	fb06 1115 	mls	r1, r6, r5, r1
 800cfea:	3130      	adds	r1, #48	; 0x30
 800cfec:	2d09      	cmp	r5, #9
 800cfee:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cff2:	f103 32ff 	add.w	r2, r3, #4294967295
 800cff6:	4629      	mov	r1, r5
 800cff8:	dc09      	bgt.n	800d00e <__exponent+0x4c>
 800cffa:	3130      	adds	r1, #48	; 0x30
 800cffc:	3b02      	subs	r3, #2
 800cffe:	f802 1c01 	strb.w	r1, [r2, #-1]
 800d002:	42bb      	cmp	r3, r7
 800d004:	4622      	mov	r2, r4
 800d006:	d304      	bcc.n	800d012 <__exponent+0x50>
 800d008:	1a10      	subs	r0, r2, r0
 800d00a:	b003      	add	sp, #12
 800d00c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d00e:	4613      	mov	r3, r2
 800d010:	e7e7      	b.n	800cfe2 <__exponent+0x20>
 800d012:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d016:	f804 2b01 	strb.w	r2, [r4], #1
 800d01a:	e7f2      	b.n	800d002 <__exponent+0x40>
 800d01c:	2330      	movs	r3, #48	; 0x30
 800d01e:	4419      	add	r1, r3
 800d020:	7083      	strb	r3, [r0, #2]
 800d022:	1d02      	adds	r2, r0, #4
 800d024:	70c1      	strb	r1, [r0, #3]
 800d026:	e7ef      	b.n	800d008 <__exponent+0x46>

0800d028 <_printf_float>:
 800d028:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d02c:	b08d      	sub	sp, #52	; 0x34
 800d02e:	460c      	mov	r4, r1
 800d030:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800d034:	4616      	mov	r6, r2
 800d036:	461f      	mov	r7, r3
 800d038:	4605      	mov	r5, r0
 800d03a:	f001 fa9d 	bl	800e578 <_localeconv_r>
 800d03e:	6803      	ldr	r3, [r0, #0]
 800d040:	9304      	str	r3, [sp, #16]
 800d042:	4618      	mov	r0, r3
 800d044:	f7f3 f8ce 	bl	80001e4 <strlen>
 800d048:	2300      	movs	r3, #0
 800d04a:	930a      	str	r3, [sp, #40]	; 0x28
 800d04c:	f8d8 3000 	ldr.w	r3, [r8]
 800d050:	9005      	str	r0, [sp, #20]
 800d052:	3307      	adds	r3, #7
 800d054:	f023 0307 	bic.w	r3, r3, #7
 800d058:	f103 0208 	add.w	r2, r3, #8
 800d05c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d060:	f8d4 b000 	ldr.w	fp, [r4]
 800d064:	f8c8 2000 	str.w	r2, [r8]
 800d068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800d070:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800d074:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800d078:	9307      	str	r3, [sp, #28]
 800d07a:	f8cd 8018 	str.w	r8, [sp, #24]
 800d07e:	f04f 32ff 	mov.w	r2, #4294967295
 800d082:	4ba7      	ldr	r3, [pc, #668]	; (800d320 <_printf_float+0x2f8>)
 800d084:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d088:	f7f3 fd60 	bl	8000b4c <__aeabi_dcmpun>
 800d08c:	bb70      	cbnz	r0, 800d0ec <_printf_float+0xc4>
 800d08e:	f04f 32ff 	mov.w	r2, #4294967295
 800d092:	4ba3      	ldr	r3, [pc, #652]	; (800d320 <_printf_float+0x2f8>)
 800d094:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d098:	f7f3 fd3a 	bl	8000b10 <__aeabi_dcmple>
 800d09c:	bb30      	cbnz	r0, 800d0ec <_printf_float+0xc4>
 800d09e:	2200      	movs	r2, #0
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	4640      	mov	r0, r8
 800d0a4:	4649      	mov	r1, r9
 800d0a6:	f7f3 fd29 	bl	8000afc <__aeabi_dcmplt>
 800d0aa:	b110      	cbz	r0, 800d0b2 <_printf_float+0x8a>
 800d0ac:	232d      	movs	r3, #45	; 0x2d
 800d0ae:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d0b2:	4a9c      	ldr	r2, [pc, #624]	; (800d324 <_printf_float+0x2fc>)
 800d0b4:	4b9c      	ldr	r3, [pc, #624]	; (800d328 <_printf_float+0x300>)
 800d0b6:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d0ba:	bf8c      	ite	hi
 800d0bc:	4690      	movhi	r8, r2
 800d0be:	4698      	movls	r8, r3
 800d0c0:	2303      	movs	r3, #3
 800d0c2:	f02b 0204 	bic.w	r2, fp, #4
 800d0c6:	6123      	str	r3, [r4, #16]
 800d0c8:	6022      	str	r2, [r4, #0]
 800d0ca:	f04f 0900 	mov.w	r9, #0
 800d0ce:	9700      	str	r7, [sp, #0]
 800d0d0:	4633      	mov	r3, r6
 800d0d2:	aa0b      	add	r2, sp, #44	; 0x2c
 800d0d4:	4621      	mov	r1, r4
 800d0d6:	4628      	mov	r0, r5
 800d0d8:	f000 f9e6 	bl	800d4a8 <_printf_common>
 800d0dc:	3001      	adds	r0, #1
 800d0de:	f040 808d 	bne.w	800d1fc <_printf_float+0x1d4>
 800d0e2:	f04f 30ff 	mov.w	r0, #4294967295
 800d0e6:	b00d      	add	sp, #52	; 0x34
 800d0e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d0ec:	4642      	mov	r2, r8
 800d0ee:	464b      	mov	r3, r9
 800d0f0:	4640      	mov	r0, r8
 800d0f2:	4649      	mov	r1, r9
 800d0f4:	f7f3 fd2a 	bl	8000b4c <__aeabi_dcmpun>
 800d0f8:	b110      	cbz	r0, 800d100 <_printf_float+0xd8>
 800d0fa:	4a8c      	ldr	r2, [pc, #560]	; (800d32c <_printf_float+0x304>)
 800d0fc:	4b8c      	ldr	r3, [pc, #560]	; (800d330 <_printf_float+0x308>)
 800d0fe:	e7da      	b.n	800d0b6 <_printf_float+0x8e>
 800d100:	6861      	ldr	r1, [r4, #4]
 800d102:	1c4b      	adds	r3, r1, #1
 800d104:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800d108:	a80a      	add	r0, sp, #40	; 0x28
 800d10a:	d13e      	bne.n	800d18a <_printf_float+0x162>
 800d10c:	2306      	movs	r3, #6
 800d10e:	6063      	str	r3, [r4, #4]
 800d110:	2300      	movs	r3, #0
 800d112:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d116:	ab09      	add	r3, sp, #36	; 0x24
 800d118:	9300      	str	r3, [sp, #0]
 800d11a:	ec49 8b10 	vmov	d0, r8, r9
 800d11e:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d122:	6022      	str	r2, [r4, #0]
 800d124:	f8cd a004 	str.w	sl, [sp, #4]
 800d128:	6861      	ldr	r1, [r4, #4]
 800d12a:	4628      	mov	r0, r5
 800d12c:	f7ff fee8 	bl	800cf00 <__cvt>
 800d130:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800d134:	2b47      	cmp	r3, #71	; 0x47
 800d136:	4680      	mov	r8, r0
 800d138:	d109      	bne.n	800d14e <_printf_float+0x126>
 800d13a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d13c:	1cd8      	adds	r0, r3, #3
 800d13e:	db02      	blt.n	800d146 <_printf_float+0x11e>
 800d140:	6862      	ldr	r2, [r4, #4]
 800d142:	4293      	cmp	r3, r2
 800d144:	dd47      	ble.n	800d1d6 <_printf_float+0x1ae>
 800d146:	f1aa 0a02 	sub.w	sl, sl, #2
 800d14a:	fa5f fa8a 	uxtb.w	sl, sl
 800d14e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d152:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d154:	d824      	bhi.n	800d1a0 <_printf_float+0x178>
 800d156:	3901      	subs	r1, #1
 800d158:	4652      	mov	r2, sl
 800d15a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800d15e:	9109      	str	r1, [sp, #36]	; 0x24
 800d160:	f7ff ff2f 	bl	800cfc2 <__exponent>
 800d164:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d166:	1813      	adds	r3, r2, r0
 800d168:	2a01      	cmp	r2, #1
 800d16a:	4681      	mov	r9, r0
 800d16c:	6123      	str	r3, [r4, #16]
 800d16e:	dc02      	bgt.n	800d176 <_printf_float+0x14e>
 800d170:	6822      	ldr	r2, [r4, #0]
 800d172:	07d1      	lsls	r1, r2, #31
 800d174:	d501      	bpl.n	800d17a <_printf_float+0x152>
 800d176:	3301      	adds	r3, #1
 800d178:	6123      	str	r3, [r4, #16]
 800d17a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800d17e:	2b00      	cmp	r3, #0
 800d180:	d0a5      	beq.n	800d0ce <_printf_float+0xa6>
 800d182:	232d      	movs	r3, #45	; 0x2d
 800d184:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d188:	e7a1      	b.n	800d0ce <_printf_float+0xa6>
 800d18a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800d18e:	f000 8177 	beq.w	800d480 <_printf_float+0x458>
 800d192:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800d196:	d1bb      	bne.n	800d110 <_printf_float+0xe8>
 800d198:	2900      	cmp	r1, #0
 800d19a:	d1b9      	bne.n	800d110 <_printf_float+0xe8>
 800d19c:	2301      	movs	r3, #1
 800d19e:	e7b6      	b.n	800d10e <_printf_float+0xe6>
 800d1a0:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800d1a4:	d119      	bne.n	800d1da <_printf_float+0x1b2>
 800d1a6:	2900      	cmp	r1, #0
 800d1a8:	6863      	ldr	r3, [r4, #4]
 800d1aa:	dd0c      	ble.n	800d1c6 <_printf_float+0x19e>
 800d1ac:	6121      	str	r1, [r4, #16]
 800d1ae:	b913      	cbnz	r3, 800d1b6 <_printf_float+0x18e>
 800d1b0:	6822      	ldr	r2, [r4, #0]
 800d1b2:	07d2      	lsls	r2, r2, #31
 800d1b4:	d502      	bpl.n	800d1bc <_printf_float+0x194>
 800d1b6:	3301      	adds	r3, #1
 800d1b8:	440b      	add	r3, r1
 800d1ba:	6123      	str	r3, [r4, #16]
 800d1bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1be:	65a3      	str	r3, [r4, #88]	; 0x58
 800d1c0:	f04f 0900 	mov.w	r9, #0
 800d1c4:	e7d9      	b.n	800d17a <_printf_float+0x152>
 800d1c6:	b913      	cbnz	r3, 800d1ce <_printf_float+0x1a6>
 800d1c8:	6822      	ldr	r2, [r4, #0]
 800d1ca:	07d0      	lsls	r0, r2, #31
 800d1cc:	d501      	bpl.n	800d1d2 <_printf_float+0x1aa>
 800d1ce:	3302      	adds	r3, #2
 800d1d0:	e7f3      	b.n	800d1ba <_printf_float+0x192>
 800d1d2:	2301      	movs	r3, #1
 800d1d4:	e7f1      	b.n	800d1ba <_printf_float+0x192>
 800d1d6:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800d1da:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800d1de:	4293      	cmp	r3, r2
 800d1e0:	db05      	blt.n	800d1ee <_printf_float+0x1c6>
 800d1e2:	6822      	ldr	r2, [r4, #0]
 800d1e4:	6123      	str	r3, [r4, #16]
 800d1e6:	07d1      	lsls	r1, r2, #31
 800d1e8:	d5e8      	bpl.n	800d1bc <_printf_float+0x194>
 800d1ea:	3301      	adds	r3, #1
 800d1ec:	e7e5      	b.n	800d1ba <_printf_float+0x192>
 800d1ee:	2b00      	cmp	r3, #0
 800d1f0:	bfd4      	ite	le
 800d1f2:	f1c3 0302 	rsble	r3, r3, #2
 800d1f6:	2301      	movgt	r3, #1
 800d1f8:	4413      	add	r3, r2
 800d1fa:	e7de      	b.n	800d1ba <_printf_float+0x192>
 800d1fc:	6823      	ldr	r3, [r4, #0]
 800d1fe:	055a      	lsls	r2, r3, #21
 800d200:	d407      	bmi.n	800d212 <_printf_float+0x1ea>
 800d202:	6923      	ldr	r3, [r4, #16]
 800d204:	4642      	mov	r2, r8
 800d206:	4631      	mov	r1, r6
 800d208:	4628      	mov	r0, r5
 800d20a:	47b8      	blx	r7
 800d20c:	3001      	adds	r0, #1
 800d20e:	d12b      	bne.n	800d268 <_printf_float+0x240>
 800d210:	e767      	b.n	800d0e2 <_printf_float+0xba>
 800d212:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800d216:	f240 80dc 	bls.w	800d3d2 <_printf_float+0x3aa>
 800d21a:	2200      	movs	r2, #0
 800d21c:	2300      	movs	r3, #0
 800d21e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d222:	f7f3 fc61 	bl	8000ae8 <__aeabi_dcmpeq>
 800d226:	2800      	cmp	r0, #0
 800d228:	d033      	beq.n	800d292 <_printf_float+0x26a>
 800d22a:	2301      	movs	r3, #1
 800d22c:	4a41      	ldr	r2, [pc, #260]	; (800d334 <_printf_float+0x30c>)
 800d22e:	4631      	mov	r1, r6
 800d230:	4628      	mov	r0, r5
 800d232:	47b8      	blx	r7
 800d234:	3001      	adds	r0, #1
 800d236:	f43f af54 	beq.w	800d0e2 <_printf_float+0xba>
 800d23a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d23e:	429a      	cmp	r2, r3
 800d240:	db02      	blt.n	800d248 <_printf_float+0x220>
 800d242:	6823      	ldr	r3, [r4, #0]
 800d244:	07d8      	lsls	r0, r3, #31
 800d246:	d50f      	bpl.n	800d268 <_printf_float+0x240>
 800d248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d24c:	4631      	mov	r1, r6
 800d24e:	4628      	mov	r0, r5
 800d250:	47b8      	blx	r7
 800d252:	3001      	adds	r0, #1
 800d254:	f43f af45 	beq.w	800d0e2 <_printf_float+0xba>
 800d258:	f04f 0800 	mov.w	r8, #0
 800d25c:	f104 091a 	add.w	r9, r4, #26
 800d260:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d262:	3b01      	subs	r3, #1
 800d264:	4543      	cmp	r3, r8
 800d266:	dc09      	bgt.n	800d27c <_printf_float+0x254>
 800d268:	6823      	ldr	r3, [r4, #0]
 800d26a:	079b      	lsls	r3, r3, #30
 800d26c:	f100 8103 	bmi.w	800d476 <_printf_float+0x44e>
 800d270:	68e0      	ldr	r0, [r4, #12]
 800d272:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d274:	4298      	cmp	r0, r3
 800d276:	bfb8      	it	lt
 800d278:	4618      	movlt	r0, r3
 800d27a:	e734      	b.n	800d0e6 <_printf_float+0xbe>
 800d27c:	2301      	movs	r3, #1
 800d27e:	464a      	mov	r2, r9
 800d280:	4631      	mov	r1, r6
 800d282:	4628      	mov	r0, r5
 800d284:	47b8      	blx	r7
 800d286:	3001      	adds	r0, #1
 800d288:	f43f af2b 	beq.w	800d0e2 <_printf_float+0xba>
 800d28c:	f108 0801 	add.w	r8, r8, #1
 800d290:	e7e6      	b.n	800d260 <_printf_float+0x238>
 800d292:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d294:	2b00      	cmp	r3, #0
 800d296:	dc2b      	bgt.n	800d2f0 <_printf_float+0x2c8>
 800d298:	2301      	movs	r3, #1
 800d29a:	4a26      	ldr	r2, [pc, #152]	; (800d334 <_printf_float+0x30c>)
 800d29c:	4631      	mov	r1, r6
 800d29e:	4628      	mov	r0, r5
 800d2a0:	47b8      	blx	r7
 800d2a2:	3001      	adds	r0, #1
 800d2a4:	f43f af1d 	beq.w	800d0e2 <_printf_float+0xba>
 800d2a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2aa:	b923      	cbnz	r3, 800d2b6 <_printf_float+0x28e>
 800d2ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2ae:	b913      	cbnz	r3, 800d2b6 <_printf_float+0x28e>
 800d2b0:	6823      	ldr	r3, [r4, #0]
 800d2b2:	07d9      	lsls	r1, r3, #31
 800d2b4:	d5d8      	bpl.n	800d268 <_printf_float+0x240>
 800d2b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d2ba:	4631      	mov	r1, r6
 800d2bc:	4628      	mov	r0, r5
 800d2be:	47b8      	blx	r7
 800d2c0:	3001      	adds	r0, #1
 800d2c2:	f43f af0e 	beq.w	800d0e2 <_printf_float+0xba>
 800d2c6:	f04f 0900 	mov.w	r9, #0
 800d2ca:	f104 0a1a 	add.w	sl, r4, #26
 800d2ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d2d0:	425b      	negs	r3, r3
 800d2d2:	454b      	cmp	r3, r9
 800d2d4:	dc01      	bgt.n	800d2da <_printf_float+0x2b2>
 800d2d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d2d8:	e794      	b.n	800d204 <_printf_float+0x1dc>
 800d2da:	2301      	movs	r3, #1
 800d2dc:	4652      	mov	r2, sl
 800d2de:	4631      	mov	r1, r6
 800d2e0:	4628      	mov	r0, r5
 800d2e2:	47b8      	blx	r7
 800d2e4:	3001      	adds	r0, #1
 800d2e6:	f43f aefc 	beq.w	800d0e2 <_printf_float+0xba>
 800d2ea:	f109 0901 	add.w	r9, r9, #1
 800d2ee:	e7ee      	b.n	800d2ce <_printf_float+0x2a6>
 800d2f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d2f2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800d2f4:	429a      	cmp	r2, r3
 800d2f6:	bfa8      	it	ge
 800d2f8:	461a      	movge	r2, r3
 800d2fa:	2a00      	cmp	r2, #0
 800d2fc:	4691      	mov	r9, r2
 800d2fe:	dd07      	ble.n	800d310 <_printf_float+0x2e8>
 800d300:	4613      	mov	r3, r2
 800d302:	4631      	mov	r1, r6
 800d304:	4642      	mov	r2, r8
 800d306:	4628      	mov	r0, r5
 800d308:	47b8      	blx	r7
 800d30a:	3001      	adds	r0, #1
 800d30c:	f43f aee9 	beq.w	800d0e2 <_printf_float+0xba>
 800d310:	f104 031a 	add.w	r3, r4, #26
 800d314:	f04f 0b00 	mov.w	fp, #0
 800d318:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d31c:	9306      	str	r3, [sp, #24]
 800d31e:	e015      	b.n	800d34c <_printf_float+0x324>
 800d320:	7fefffff 	.word	0x7fefffff
 800d324:	08012610 	.word	0x08012610
 800d328:	0801260c 	.word	0x0801260c
 800d32c:	08012618 	.word	0x08012618
 800d330:	08012614 	.word	0x08012614
 800d334:	0801261c 	.word	0x0801261c
 800d338:	2301      	movs	r3, #1
 800d33a:	9a06      	ldr	r2, [sp, #24]
 800d33c:	4631      	mov	r1, r6
 800d33e:	4628      	mov	r0, r5
 800d340:	47b8      	blx	r7
 800d342:	3001      	adds	r0, #1
 800d344:	f43f aecd 	beq.w	800d0e2 <_printf_float+0xba>
 800d348:	f10b 0b01 	add.w	fp, fp, #1
 800d34c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800d350:	ebaa 0309 	sub.w	r3, sl, r9
 800d354:	455b      	cmp	r3, fp
 800d356:	dcef      	bgt.n	800d338 <_printf_float+0x310>
 800d358:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d35c:	429a      	cmp	r2, r3
 800d35e:	44d0      	add	r8, sl
 800d360:	db15      	blt.n	800d38e <_printf_float+0x366>
 800d362:	6823      	ldr	r3, [r4, #0]
 800d364:	07da      	lsls	r2, r3, #31
 800d366:	d412      	bmi.n	800d38e <_printf_float+0x366>
 800d368:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d36a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d36c:	eba3 020a 	sub.w	r2, r3, sl
 800d370:	eba3 0a01 	sub.w	sl, r3, r1
 800d374:	4592      	cmp	sl, r2
 800d376:	bfa8      	it	ge
 800d378:	4692      	movge	sl, r2
 800d37a:	f1ba 0f00 	cmp.w	sl, #0
 800d37e:	dc0e      	bgt.n	800d39e <_printf_float+0x376>
 800d380:	f04f 0800 	mov.w	r8, #0
 800d384:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d388:	f104 091a 	add.w	r9, r4, #26
 800d38c:	e019      	b.n	800d3c2 <_printf_float+0x39a>
 800d38e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d392:	4631      	mov	r1, r6
 800d394:	4628      	mov	r0, r5
 800d396:	47b8      	blx	r7
 800d398:	3001      	adds	r0, #1
 800d39a:	d1e5      	bne.n	800d368 <_printf_float+0x340>
 800d39c:	e6a1      	b.n	800d0e2 <_printf_float+0xba>
 800d39e:	4653      	mov	r3, sl
 800d3a0:	4642      	mov	r2, r8
 800d3a2:	4631      	mov	r1, r6
 800d3a4:	4628      	mov	r0, r5
 800d3a6:	47b8      	blx	r7
 800d3a8:	3001      	adds	r0, #1
 800d3aa:	d1e9      	bne.n	800d380 <_printf_float+0x358>
 800d3ac:	e699      	b.n	800d0e2 <_printf_float+0xba>
 800d3ae:	2301      	movs	r3, #1
 800d3b0:	464a      	mov	r2, r9
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	4628      	mov	r0, r5
 800d3b6:	47b8      	blx	r7
 800d3b8:	3001      	adds	r0, #1
 800d3ba:	f43f ae92 	beq.w	800d0e2 <_printf_float+0xba>
 800d3be:	f108 0801 	add.w	r8, r8, #1
 800d3c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800d3c6:	1a9b      	subs	r3, r3, r2
 800d3c8:	eba3 030a 	sub.w	r3, r3, sl
 800d3cc:	4543      	cmp	r3, r8
 800d3ce:	dcee      	bgt.n	800d3ae <_printf_float+0x386>
 800d3d0:	e74a      	b.n	800d268 <_printf_float+0x240>
 800d3d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d3d4:	2a01      	cmp	r2, #1
 800d3d6:	dc01      	bgt.n	800d3dc <_printf_float+0x3b4>
 800d3d8:	07db      	lsls	r3, r3, #31
 800d3da:	d53a      	bpl.n	800d452 <_printf_float+0x42a>
 800d3dc:	2301      	movs	r3, #1
 800d3de:	4642      	mov	r2, r8
 800d3e0:	4631      	mov	r1, r6
 800d3e2:	4628      	mov	r0, r5
 800d3e4:	47b8      	blx	r7
 800d3e6:	3001      	adds	r0, #1
 800d3e8:	f43f ae7b 	beq.w	800d0e2 <_printf_float+0xba>
 800d3ec:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3f0:	4631      	mov	r1, r6
 800d3f2:	4628      	mov	r0, r5
 800d3f4:	47b8      	blx	r7
 800d3f6:	3001      	adds	r0, #1
 800d3f8:	f108 0801 	add.w	r8, r8, #1
 800d3fc:	f43f ae71 	beq.w	800d0e2 <_printf_float+0xba>
 800d400:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d402:	2200      	movs	r2, #0
 800d404:	f103 3aff 	add.w	sl, r3, #4294967295
 800d408:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800d40c:	2300      	movs	r3, #0
 800d40e:	f7f3 fb6b 	bl	8000ae8 <__aeabi_dcmpeq>
 800d412:	b9c8      	cbnz	r0, 800d448 <_printf_float+0x420>
 800d414:	4653      	mov	r3, sl
 800d416:	4642      	mov	r2, r8
 800d418:	4631      	mov	r1, r6
 800d41a:	4628      	mov	r0, r5
 800d41c:	47b8      	blx	r7
 800d41e:	3001      	adds	r0, #1
 800d420:	d10e      	bne.n	800d440 <_printf_float+0x418>
 800d422:	e65e      	b.n	800d0e2 <_printf_float+0xba>
 800d424:	2301      	movs	r3, #1
 800d426:	4652      	mov	r2, sl
 800d428:	4631      	mov	r1, r6
 800d42a:	4628      	mov	r0, r5
 800d42c:	47b8      	blx	r7
 800d42e:	3001      	adds	r0, #1
 800d430:	f43f ae57 	beq.w	800d0e2 <_printf_float+0xba>
 800d434:	f108 0801 	add.w	r8, r8, #1
 800d438:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d43a:	3b01      	subs	r3, #1
 800d43c:	4543      	cmp	r3, r8
 800d43e:	dcf1      	bgt.n	800d424 <_printf_float+0x3fc>
 800d440:	464b      	mov	r3, r9
 800d442:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800d446:	e6de      	b.n	800d206 <_printf_float+0x1de>
 800d448:	f04f 0800 	mov.w	r8, #0
 800d44c:	f104 0a1a 	add.w	sl, r4, #26
 800d450:	e7f2      	b.n	800d438 <_printf_float+0x410>
 800d452:	2301      	movs	r3, #1
 800d454:	e7df      	b.n	800d416 <_printf_float+0x3ee>
 800d456:	2301      	movs	r3, #1
 800d458:	464a      	mov	r2, r9
 800d45a:	4631      	mov	r1, r6
 800d45c:	4628      	mov	r0, r5
 800d45e:	47b8      	blx	r7
 800d460:	3001      	adds	r0, #1
 800d462:	f43f ae3e 	beq.w	800d0e2 <_printf_float+0xba>
 800d466:	f108 0801 	add.w	r8, r8, #1
 800d46a:	68e3      	ldr	r3, [r4, #12]
 800d46c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800d46e:	1a9b      	subs	r3, r3, r2
 800d470:	4543      	cmp	r3, r8
 800d472:	dcf0      	bgt.n	800d456 <_printf_float+0x42e>
 800d474:	e6fc      	b.n	800d270 <_printf_float+0x248>
 800d476:	f04f 0800 	mov.w	r8, #0
 800d47a:	f104 0919 	add.w	r9, r4, #25
 800d47e:	e7f4      	b.n	800d46a <_printf_float+0x442>
 800d480:	2900      	cmp	r1, #0
 800d482:	f43f ae8b 	beq.w	800d19c <_printf_float+0x174>
 800d486:	2300      	movs	r3, #0
 800d488:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800d48c:	ab09      	add	r3, sp, #36	; 0x24
 800d48e:	9300      	str	r3, [sp, #0]
 800d490:	ec49 8b10 	vmov	d0, r8, r9
 800d494:	6022      	str	r2, [r4, #0]
 800d496:	f8cd a004 	str.w	sl, [sp, #4]
 800d49a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800d49e:	4628      	mov	r0, r5
 800d4a0:	f7ff fd2e 	bl	800cf00 <__cvt>
 800d4a4:	4680      	mov	r8, r0
 800d4a6:	e648      	b.n	800d13a <_printf_float+0x112>

0800d4a8 <_printf_common>:
 800d4a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4ac:	4691      	mov	r9, r2
 800d4ae:	461f      	mov	r7, r3
 800d4b0:	688a      	ldr	r2, [r1, #8]
 800d4b2:	690b      	ldr	r3, [r1, #16]
 800d4b4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800d4b8:	4293      	cmp	r3, r2
 800d4ba:	bfb8      	it	lt
 800d4bc:	4613      	movlt	r3, r2
 800d4be:	f8c9 3000 	str.w	r3, [r9]
 800d4c2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800d4c6:	4606      	mov	r6, r0
 800d4c8:	460c      	mov	r4, r1
 800d4ca:	b112      	cbz	r2, 800d4d2 <_printf_common+0x2a>
 800d4cc:	3301      	adds	r3, #1
 800d4ce:	f8c9 3000 	str.w	r3, [r9]
 800d4d2:	6823      	ldr	r3, [r4, #0]
 800d4d4:	0699      	lsls	r1, r3, #26
 800d4d6:	bf42      	ittt	mi
 800d4d8:	f8d9 3000 	ldrmi.w	r3, [r9]
 800d4dc:	3302      	addmi	r3, #2
 800d4de:	f8c9 3000 	strmi.w	r3, [r9]
 800d4e2:	6825      	ldr	r5, [r4, #0]
 800d4e4:	f015 0506 	ands.w	r5, r5, #6
 800d4e8:	d107      	bne.n	800d4fa <_printf_common+0x52>
 800d4ea:	f104 0a19 	add.w	sl, r4, #25
 800d4ee:	68e3      	ldr	r3, [r4, #12]
 800d4f0:	f8d9 2000 	ldr.w	r2, [r9]
 800d4f4:	1a9b      	subs	r3, r3, r2
 800d4f6:	42ab      	cmp	r3, r5
 800d4f8:	dc28      	bgt.n	800d54c <_printf_common+0xa4>
 800d4fa:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800d4fe:	6822      	ldr	r2, [r4, #0]
 800d500:	3300      	adds	r3, #0
 800d502:	bf18      	it	ne
 800d504:	2301      	movne	r3, #1
 800d506:	0692      	lsls	r2, r2, #26
 800d508:	d42d      	bmi.n	800d566 <_printf_common+0xbe>
 800d50a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800d50e:	4639      	mov	r1, r7
 800d510:	4630      	mov	r0, r6
 800d512:	47c0      	blx	r8
 800d514:	3001      	adds	r0, #1
 800d516:	d020      	beq.n	800d55a <_printf_common+0xb2>
 800d518:	6823      	ldr	r3, [r4, #0]
 800d51a:	68e5      	ldr	r5, [r4, #12]
 800d51c:	f8d9 2000 	ldr.w	r2, [r9]
 800d520:	f003 0306 	and.w	r3, r3, #6
 800d524:	2b04      	cmp	r3, #4
 800d526:	bf08      	it	eq
 800d528:	1aad      	subeq	r5, r5, r2
 800d52a:	68a3      	ldr	r3, [r4, #8]
 800d52c:	6922      	ldr	r2, [r4, #16]
 800d52e:	bf0c      	ite	eq
 800d530:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d534:	2500      	movne	r5, #0
 800d536:	4293      	cmp	r3, r2
 800d538:	bfc4      	itt	gt
 800d53a:	1a9b      	subgt	r3, r3, r2
 800d53c:	18ed      	addgt	r5, r5, r3
 800d53e:	f04f 0900 	mov.w	r9, #0
 800d542:	341a      	adds	r4, #26
 800d544:	454d      	cmp	r5, r9
 800d546:	d11a      	bne.n	800d57e <_printf_common+0xd6>
 800d548:	2000      	movs	r0, #0
 800d54a:	e008      	b.n	800d55e <_printf_common+0xb6>
 800d54c:	2301      	movs	r3, #1
 800d54e:	4652      	mov	r2, sl
 800d550:	4639      	mov	r1, r7
 800d552:	4630      	mov	r0, r6
 800d554:	47c0      	blx	r8
 800d556:	3001      	adds	r0, #1
 800d558:	d103      	bne.n	800d562 <_printf_common+0xba>
 800d55a:	f04f 30ff 	mov.w	r0, #4294967295
 800d55e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d562:	3501      	adds	r5, #1
 800d564:	e7c3      	b.n	800d4ee <_printf_common+0x46>
 800d566:	18e1      	adds	r1, r4, r3
 800d568:	1c5a      	adds	r2, r3, #1
 800d56a:	2030      	movs	r0, #48	; 0x30
 800d56c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800d570:	4422      	add	r2, r4
 800d572:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800d576:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800d57a:	3302      	adds	r3, #2
 800d57c:	e7c5      	b.n	800d50a <_printf_common+0x62>
 800d57e:	2301      	movs	r3, #1
 800d580:	4622      	mov	r2, r4
 800d582:	4639      	mov	r1, r7
 800d584:	4630      	mov	r0, r6
 800d586:	47c0      	blx	r8
 800d588:	3001      	adds	r0, #1
 800d58a:	d0e6      	beq.n	800d55a <_printf_common+0xb2>
 800d58c:	f109 0901 	add.w	r9, r9, #1
 800d590:	e7d8      	b.n	800d544 <_printf_common+0x9c>
	...

0800d594 <_printf_i>:
 800d594:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800d598:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800d59c:	460c      	mov	r4, r1
 800d59e:	7e09      	ldrb	r1, [r1, #24]
 800d5a0:	b085      	sub	sp, #20
 800d5a2:	296e      	cmp	r1, #110	; 0x6e
 800d5a4:	4617      	mov	r7, r2
 800d5a6:	4606      	mov	r6, r0
 800d5a8:	4698      	mov	r8, r3
 800d5aa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800d5ac:	f000 80b3 	beq.w	800d716 <_printf_i+0x182>
 800d5b0:	d822      	bhi.n	800d5f8 <_printf_i+0x64>
 800d5b2:	2963      	cmp	r1, #99	; 0x63
 800d5b4:	d036      	beq.n	800d624 <_printf_i+0x90>
 800d5b6:	d80a      	bhi.n	800d5ce <_printf_i+0x3a>
 800d5b8:	2900      	cmp	r1, #0
 800d5ba:	f000 80b9 	beq.w	800d730 <_printf_i+0x19c>
 800d5be:	2958      	cmp	r1, #88	; 0x58
 800d5c0:	f000 8083 	beq.w	800d6ca <_printf_i+0x136>
 800d5c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d5c8:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800d5cc:	e032      	b.n	800d634 <_printf_i+0xa0>
 800d5ce:	2964      	cmp	r1, #100	; 0x64
 800d5d0:	d001      	beq.n	800d5d6 <_printf_i+0x42>
 800d5d2:	2969      	cmp	r1, #105	; 0x69
 800d5d4:	d1f6      	bne.n	800d5c4 <_printf_i+0x30>
 800d5d6:	6820      	ldr	r0, [r4, #0]
 800d5d8:	6813      	ldr	r3, [r2, #0]
 800d5da:	0605      	lsls	r5, r0, #24
 800d5dc:	f103 0104 	add.w	r1, r3, #4
 800d5e0:	d52a      	bpl.n	800d638 <_printf_i+0xa4>
 800d5e2:	681b      	ldr	r3, [r3, #0]
 800d5e4:	6011      	str	r1, [r2, #0]
 800d5e6:	2b00      	cmp	r3, #0
 800d5e8:	da03      	bge.n	800d5f2 <_printf_i+0x5e>
 800d5ea:	222d      	movs	r2, #45	; 0x2d
 800d5ec:	425b      	negs	r3, r3
 800d5ee:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800d5f2:	486f      	ldr	r0, [pc, #444]	; (800d7b0 <_printf_i+0x21c>)
 800d5f4:	220a      	movs	r2, #10
 800d5f6:	e039      	b.n	800d66c <_printf_i+0xd8>
 800d5f8:	2973      	cmp	r1, #115	; 0x73
 800d5fa:	f000 809d 	beq.w	800d738 <_printf_i+0x1a4>
 800d5fe:	d808      	bhi.n	800d612 <_printf_i+0x7e>
 800d600:	296f      	cmp	r1, #111	; 0x6f
 800d602:	d020      	beq.n	800d646 <_printf_i+0xb2>
 800d604:	2970      	cmp	r1, #112	; 0x70
 800d606:	d1dd      	bne.n	800d5c4 <_printf_i+0x30>
 800d608:	6823      	ldr	r3, [r4, #0]
 800d60a:	f043 0320 	orr.w	r3, r3, #32
 800d60e:	6023      	str	r3, [r4, #0]
 800d610:	e003      	b.n	800d61a <_printf_i+0x86>
 800d612:	2975      	cmp	r1, #117	; 0x75
 800d614:	d017      	beq.n	800d646 <_printf_i+0xb2>
 800d616:	2978      	cmp	r1, #120	; 0x78
 800d618:	d1d4      	bne.n	800d5c4 <_printf_i+0x30>
 800d61a:	2378      	movs	r3, #120	; 0x78
 800d61c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800d620:	4864      	ldr	r0, [pc, #400]	; (800d7b4 <_printf_i+0x220>)
 800d622:	e055      	b.n	800d6d0 <_printf_i+0x13c>
 800d624:	6813      	ldr	r3, [r2, #0]
 800d626:	1d19      	adds	r1, r3, #4
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	6011      	str	r1, [r2, #0]
 800d62c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d630:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d634:	2301      	movs	r3, #1
 800d636:	e08c      	b.n	800d752 <_printf_i+0x1be>
 800d638:	681b      	ldr	r3, [r3, #0]
 800d63a:	6011      	str	r1, [r2, #0]
 800d63c:	f010 0f40 	tst.w	r0, #64	; 0x40
 800d640:	bf18      	it	ne
 800d642:	b21b      	sxthne	r3, r3
 800d644:	e7cf      	b.n	800d5e6 <_printf_i+0x52>
 800d646:	6813      	ldr	r3, [r2, #0]
 800d648:	6825      	ldr	r5, [r4, #0]
 800d64a:	1d18      	adds	r0, r3, #4
 800d64c:	6010      	str	r0, [r2, #0]
 800d64e:	0628      	lsls	r0, r5, #24
 800d650:	d501      	bpl.n	800d656 <_printf_i+0xc2>
 800d652:	681b      	ldr	r3, [r3, #0]
 800d654:	e002      	b.n	800d65c <_printf_i+0xc8>
 800d656:	0668      	lsls	r0, r5, #25
 800d658:	d5fb      	bpl.n	800d652 <_printf_i+0xbe>
 800d65a:	881b      	ldrh	r3, [r3, #0]
 800d65c:	4854      	ldr	r0, [pc, #336]	; (800d7b0 <_printf_i+0x21c>)
 800d65e:	296f      	cmp	r1, #111	; 0x6f
 800d660:	bf14      	ite	ne
 800d662:	220a      	movne	r2, #10
 800d664:	2208      	moveq	r2, #8
 800d666:	2100      	movs	r1, #0
 800d668:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800d66c:	6865      	ldr	r5, [r4, #4]
 800d66e:	60a5      	str	r5, [r4, #8]
 800d670:	2d00      	cmp	r5, #0
 800d672:	f2c0 8095 	blt.w	800d7a0 <_printf_i+0x20c>
 800d676:	6821      	ldr	r1, [r4, #0]
 800d678:	f021 0104 	bic.w	r1, r1, #4
 800d67c:	6021      	str	r1, [r4, #0]
 800d67e:	2b00      	cmp	r3, #0
 800d680:	d13d      	bne.n	800d6fe <_printf_i+0x16a>
 800d682:	2d00      	cmp	r5, #0
 800d684:	f040 808e 	bne.w	800d7a4 <_printf_i+0x210>
 800d688:	4665      	mov	r5, ip
 800d68a:	2a08      	cmp	r2, #8
 800d68c:	d10b      	bne.n	800d6a6 <_printf_i+0x112>
 800d68e:	6823      	ldr	r3, [r4, #0]
 800d690:	07db      	lsls	r3, r3, #31
 800d692:	d508      	bpl.n	800d6a6 <_printf_i+0x112>
 800d694:	6923      	ldr	r3, [r4, #16]
 800d696:	6862      	ldr	r2, [r4, #4]
 800d698:	429a      	cmp	r2, r3
 800d69a:	bfde      	ittt	le
 800d69c:	2330      	movle	r3, #48	; 0x30
 800d69e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800d6a2:	f105 35ff 	addle.w	r5, r5, #4294967295
 800d6a6:	ebac 0305 	sub.w	r3, ip, r5
 800d6aa:	6123      	str	r3, [r4, #16]
 800d6ac:	f8cd 8000 	str.w	r8, [sp]
 800d6b0:	463b      	mov	r3, r7
 800d6b2:	aa03      	add	r2, sp, #12
 800d6b4:	4621      	mov	r1, r4
 800d6b6:	4630      	mov	r0, r6
 800d6b8:	f7ff fef6 	bl	800d4a8 <_printf_common>
 800d6bc:	3001      	adds	r0, #1
 800d6be:	d14d      	bne.n	800d75c <_printf_i+0x1c8>
 800d6c0:	f04f 30ff 	mov.w	r0, #4294967295
 800d6c4:	b005      	add	sp, #20
 800d6c6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d6ca:	4839      	ldr	r0, [pc, #228]	; (800d7b0 <_printf_i+0x21c>)
 800d6cc:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800d6d0:	6813      	ldr	r3, [r2, #0]
 800d6d2:	6821      	ldr	r1, [r4, #0]
 800d6d4:	1d1d      	adds	r5, r3, #4
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	6015      	str	r5, [r2, #0]
 800d6da:	060a      	lsls	r2, r1, #24
 800d6dc:	d50b      	bpl.n	800d6f6 <_printf_i+0x162>
 800d6de:	07ca      	lsls	r2, r1, #31
 800d6e0:	bf44      	itt	mi
 800d6e2:	f041 0120 	orrmi.w	r1, r1, #32
 800d6e6:	6021      	strmi	r1, [r4, #0]
 800d6e8:	b91b      	cbnz	r3, 800d6f2 <_printf_i+0x15e>
 800d6ea:	6822      	ldr	r2, [r4, #0]
 800d6ec:	f022 0220 	bic.w	r2, r2, #32
 800d6f0:	6022      	str	r2, [r4, #0]
 800d6f2:	2210      	movs	r2, #16
 800d6f4:	e7b7      	b.n	800d666 <_printf_i+0xd2>
 800d6f6:	064d      	lsls	r5, r1, #25
 800d6f8:	bf48      	it	mi
 800d6fa:	b29b      	uxthmi	r3, r3
 800d6fc:	e7ef      	b.n	800d6de <_printf_i+0x14a>
 800d6fe:	4665      	mov	r5, ip
 800d700:	fbb3 f1f2 	udiv	r1, r3, r2
 800d704:	fb02 3311 	mls	r3, r2, r1, r3
 800d708:	5cc3      	ldrb	r3, [r0, r3]
 800d70a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800d70e:	460b      	mov	r3, r1
 800d710:	2900      	cmp	r1, #0
 800d712:	d1f5      	bne.n	800d700 <_printf_i+0x16c>
 800d714:	e7b9      	b.n	800d68a <_printf_i+0xf6>
 800d716:	6813      	ldr	r3, [r2, #0]
 800d718:	6825      	ldr	r5, [r4, #0]
 800d71a:	6961      	ldr	r1, [r4, #20]
 800d71c:	1d18      	adds	r0, r3, #4
 800d71e:	6010      	str	r0, [r2, #0]
 800d720:	0628      	lsls	r0, r5, #24
 800d722:	681b      	ldr	r3, [r3, #0]
 800d724:	d501      	bpl.n	800d72a <_printf_i+0x196>
 800d726:	6019      	str	r1, [r3, #0]
 800d728:	e002      	b.n	800d730 <_printf_i+0x19c>
 800d72a:	066a      	lsls	r2, r5, #25
 800d72c:	d5fb      	bpl.n	800d726 <_printf_i+0x192>
 800d72e:	8019      	strh	r1, [r3, #0]
 800d730:	2300      	movs	r3, #0
 800d732:	6123      	str	r3, [r4, #16]
 800d734:	4665      	mov	r5, ip
 800d736:	e7b9      	b.n	800d6ac <_printf_i+0x118>
 800d738:	6813      	ldr	r3, [r2, #0]
 800d73a:	1d19      	adds	r1, r3, #4
 800d73c:	6011      	str	r1, [r2, #0]
 800d73e:	681d      	ldr	r5, [r3, #0]
 800d740:	6862      	ldr	r2, [r4, #4]
 800d742:	2100      	movs	r1, #0
 800d744:	4628      	mov	r0, r5
 800d746:	f7f2 fd5b 	bl	8000200 <memchr>
 800d74a:	b108      	cbz	r0, 800d750 <_printf_i+0x1bc>
 800d74c:	1b40      	subs	r0, r0, r5
 800d74e:	6060      	str	r0, [r4, #4]
 800d750:	6863      	ldr	r3, [r4, #4]
 800d752:	6123      	str	r3, [r4, #16]
 800d754:	2300      	movs	r3, #0
 800d756:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800d75a:	e7a7      	b.n	800d6ac <_printf_i+0x118>
 800d75c:	6923      	ldr	r3, [r4, #16]
 800d75e:	462a      	mov	r2, r5
 800d760:	4639      	mov	r1, r7
 800d762:	4630      	mov	r0, r6
 800d764:	47c0      	blx	r8
 800d766:	3001      	adds	r0, #1
 800d768:	d0aa      	beq.n	800d6c0 <_printf_i+0x12c>
 800d76a:	6823      	ldr	r3, [r4, #0]
 800d76c:	079b      	lsls	r3, r3, #30
 800d76e:	d413      	bmi.n	800d798 <_printf_i+0x204>
 800d770:	68e0      	ldr	r0, [r4, #12]
 800d772:	9b03      	ldr	r3, [sp, #12]
 800d774:	4298      	cmp	r0, r3
 800d776:	bfb8      	it	lt
 800d778:	4618      	movlt	r0, r3
 800d77a:	e7a3      	b.n	800d6c4 <_printf_i+0x130>
 800d77c:	2301      	movs	r3, #1
 800d77e:	464a      	mov	r2, r9
 800d780:	4639      	mov	r1, r7
 800d782:	4630      	mov	r0, r6
 800d784:	47c0      	blx	r8
 800d786:	3001      	adds	r0, #1
 800d788:	d09a      	beq.n	800d6c0 <_printf_i+0x12c>
 800d78a:	3501      	adds	r5, #1
 800d78c:	68e3      	ldr	r3, [r4, #12]
 800d78e:	9a03      	ldr	r2, [sp, #12]
 800d790:	1a9b      	subs	r3, r3, r2
 800d792:	42ab      	cmp	r3, r5
 800d794:	dcf2      	bgt.n	800d77c <_printf_i+0x1e8>
 800d796:	e7eb      	b.n	800d770 <_printf_i+0x1dc>
 800d798:	2500      	movs	r5, #0
 800d79a:	f104 0919 	add.w	r9, r4, #25
 800d79e:	e7f5      	b.n	800d78c <_printf_i+0x1f8>
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d1ac      	bne.n	800d6fe <_printf_i+0x16a>
 800d7a4:	7803      	ldrb	r3, [r0, #0]
 800d7a6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800d7aa:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800d7ae:	e76c      	b.n	800d68a <_printf_i+0xf6>
 800d7b0:	0801261e 	.word	0x0801261e
 800d7b4:	0801262f 	.word	0x0801262f

0800d7b8 <_sbrk_r>:
 800d7b8:	b538      	push	{r3, r4, r5, lr}
 800d7ba:	4c06      	ldr	r4, [pc, #24]	; (800d7d4 <_sbrk_r+0x1c>)
 800d7bc:	2300      	movs	r3, #0
 800d7be:	4605      	mov	r5, r0
 800d7c0:	4608      	mov	r0, r1
 800d7c2:	6023      	str	r3, [r4, #0]
 800d7c4:	f7fa fa58 	bl	8007c78 <_sbrk>
 800d7c8:	1c43      	adds	r3, r0, #1
 800d7ca:	d102      	bne.n	800d7d2 <_sbrk_r+0x1a>
 800d7cc:	6823      	ldr	r3, [r4, #0]
 800d7ce:	b103      	cbz	r3, 800d7d2 <_sbrk_r+0x1a>
 800d7d0:	602b      	str	r3, [r5, #0]
 800d7d2:	bd38      	pop	{r3, r4, r5, pc}
 800d7d4:	20001080 	.word	0x20001080

0800d7d8 <siprintf>:
 800d7d8:	b40e      	push	{r1, r2, r3}
 800d7da:	b500      	push	{lr}
 800d7dc:	b09c      	sub	sp, #112	; 0x70
 800d7de:	ab1d      	add	r3, sp, #116	; 0x74
 800d7e0:	9002      	str	r0, [sp, #8]
 800d7e2:	9006      	str	r0, [sp, #24]
 800d7e4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800d7e8:	4809      	ldr	r0, [pc, #36]	; (800d810 <siprintf+0x38>)
 800d7ea:	9107      	str	r1, [sp, #28]
 800d7ec:	9104      	str	r1, [sp, #16]
 800d7ee:	4909      	ldr	r1, [pc, #36]	; (800d814 <siprintf+0x3c>)
 800d7f0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d7f4:	9105      	str	r1, [sp, #20]
 800d7f6:	6800      	ldr	r0, [r0, #0]
 800d7f8:	9301      	str	r3, [sp, #4]
 800d7fa:	a902      	add	r1, sp, #8
 800d7fc:	f001 fa10 	bl	800ec20 <_svfiprintf_r>
 800d800:	9b02      	ldr	r3, [sp, #8]
 800d802:	2200      	movs	r2, #0
 800d804:	701a      	strb	r2, [r3, #0]
 800d806:	b01c      	add	sp, #112	; 0x70
 800d808:	f85d eb04 	ldr.w	lr, [sp], #4
 800d80c:	b003      	add	sp, #12
 800d80e:	4770      	bx	lr
 800d810:	20000028 	.word	0x20000028
 800d814:	ffff0208 	.word	0xffff0208

0800d818 <strcat>:
 800d818:	b510      	push	{r4, lr}
 800d81a:	4603      	mov	r3, r0
 800d81c:	781a      	ldrb	r2, [r3, #0]
 800d81e:	1c5c      	adds	r4, r3, #1
 800d820:	b93a      	cbnz	r2, 800d832 <strcat+0x1a>
 800d822:	3b01      	subs	r3, #1
 800d824:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d828:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d82c:	2a00      	cmp	r2, #0
 800d82e:	d1f9      	bne.n	800d824 <strcat+0xc>
 800d830:	bd10      	pop	{r4, pc}
 800d832:	4623      	mov	r3, r4
 800d834:	e7f2      	b.n	800d81c <strcat+0x4>

0800d836 <strcpy>:
 800d836:	4603      	mov	r3, r0
 800d838:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d83c:	f803 2b01 	strb.w	r2, [r3], #1
 800d840:	2a00      	cmp	r2, #0
 800d842:	d1f9      	bne.n	800d838 <strcpy+0x2>
 800d844:	4770      	bx	lr
	...

0800d848 <strtok>:
 800d848:	4b13      	ldr	r3, [pc, #76]	; (800d898 <strtok+0x50>)
 800d84a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d84e:	681d      	ldr	r5, [r3, #0]
 800d850:	6dac      	ldr	r4, [r5, #88]	; 0x58
 800d852:	4606      	mov	r6, r0
 800d854:	460f      	mov	r7, r1
 800d856:	b9b4      	cbnz	r4, 800d886 <strtok+0x3e>
 800d858:	2050      	movs	r0, #80	; 0x50
 800d85a:	f7ff fa8d 	bl	800cd78 <malloc>
 800d85e:	65a8      	str	r0, [r5, #88]	; 0x58
 800d860:	e9c0 4400 	strd	r4, r4, [r0]
 800d864:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800d868:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800d86c:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800d870:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800d874:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800d878:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800d87c:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800d880:	6184      	str	r4, [r0, #24]
 800d882:	7704      	strb	r4, [r0, #28]
 800d884:	6244      	str	r4, [r0, #36]	; 0x24
 800d886:	6daa      	ldr	r2, [r5, #88]	; 0x58
 800d888:	4639      	mov	r1, r7
 800d88a:	4630      	mov	r0, r6
 800d88c:	2301      	movs	r3, #1
 800d88e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d892:	f000 b803 	b.w	800d89c <__strtok_r>
 800d896:	bf00      	nop
 800d898:	20000028 	.word	0x20000028

0800d89c <__strtok_r>:
 800d89c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d89e:	b918      	cbnz	r0, 800d8a8 <__strtok_r+0xc>
 800d8a0:	6810      	ldr	r0, [r2, #0]
 800d8a2:	b908      	cbnz	r0, 800d8a8 <__strtok_r+0xc>
 800d8a4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d8a6:	4620      	mov	r0, r4
 800d8a8:	4604      	mov	r4, r0
 800d8aa:	460f      	mov	r7, r1
 800d8ac:	f814 5b01 	ldrb.w	r5, [r4], #1
 800d8b0:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d8b4:	b91e      	cbnz	r6, 800d8be <__strtok_r+0x22>
 800d8b6:	b96d      	cbnz	r5, 800d8d4 <__strtok_r+0x38>
 800d8b8:	6015      	str	r5, [r2, #0]
 800d8ba:	4628      	mov	r0, r5
 800d8bc:	e7f2      	b.n	800d8a4 <__strtok_r+0x8>
 800d8be:	42b5      	cmp	r5, r6
 800d8c0:	d1f6      	bne.n	800d8b0 <__strtok_r+0x14>
 800d8c2:	2b00      	cmp	r3, #0
 800d8c4:	d1ef      	bne.n	800d8a6 <__strtok_r+0xa>
 800d8c6:	6014      	str	r4, [r2, #0]
 800d8c8:	7003      	strb	r3, [r0, #0]
 800d8ca:	e7eb      	b.n	800d8a4 <__strtok_r+0x8>
 800d8cc:	462b      	mov	r3, r5
 800d8ce:	e00d      	b.n	800d8ec <__strtok_r+0x50>
 800d8d0:	b926      	cbnz	r6, 800d8dc <__strtok_r+0x40>
 800d8d2:	461c      	mov	r4, r3
 800d8d4:	4623      	mov	r3, r4
 800d8d6:	460f      	mov	r7, r1
 800d8d8:	f813 5b01 	ldrb.w	r5, [r3], #1
 800d8dc:	f817 6b01 	ldrb.w	r6, [r7], #1
 800d8e0:	42b5      	cmp	r5, r6
 800d8e2:	d1f5      	bne.n	800d8d0 <__strtok_r+0x34>
 800d8e4:	2d00      	cmp	r5, #0
 800d8e6:	d0f1      	beq.n	800d8cc <__strtok_r+0x30>
 800d8e8:	2100      	movs	r1, #0
 800d8ea:	7021      	strb	r1, [r4, #0]
 800d8ec:	6013      	str	r3, [r2, #0]
 800d8ee:	e7d9      	b.n	800d8a4 <__strtok_r+0x8>

0800d8f0 <quorem>:
 800d8f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d8f4:	6903      	ldr	r3, [r0, #16]
 800d8f6:	690c      	ldr	r4, [r1, #16]
 800d8f8:	42a3      	cmp	r3, r4
 800d8fa:	4680      	mov	r8, r0
 800d8fc:	f2c0 8082 	blt.w	800da04 <quorem+0x114>
 800d900:	3c01      	subs	r4, #1
 800d902:	f101 0714 	add.w	r7, r1, #20
 800d906:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800d90a:	f100 0614 	add.w	r6, r0, #20
 800d90e:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800d912:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800d916:	eb06 030c 	add.w	r3, r6, ip
 800d91a:	3501      	adds	r5, #1
 800d91c:	eb07 090c 	add.w	r9, r7, ip
 800d920:	9301      	str	r3, [sp, #4]
 800d922:	fbb0 f5f5 	udiv	r5, r0, r5
 800d926:	b395      	cbz	r5, 800d98e <quorem+0x9e>
 800d928:	f04f 0a00 	mov.w	sl, #0
 800d92c:	4638      	mov	r0, r7
 800d92e:	46b6      	mov	lr, r6
 800d930:	46d3      	mov	fp, sl
 800d932:	f850 2b04 	ldr.w	r2, [r0], #4
 800d936:	b293      	uxth	r3, r2
 800d938:	fb05 a303 	mla	r3, r5, r3, sl
 800d93c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d940:	b29b      	uxth	r3, r3
 800d942:	ebab 0303 	sub.w	r3, fp, r3
 800d946:	0c12      	lsrs	r2, r2, #16
 800d948:	f8de b000 	ldr.w	fp, [lr]
 800d94c:	fb05 a202 	mla	r2, r5, r2, sl
 800d950:	fa13 f38b 	uxtah	r3, r3, fp
 800d954:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800d958:	fa1f fb82 	uxth.w	fp, r2
 800d95c:	f8de 2000 	ldr.w	r2, [lr]
 800d960:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800d964:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d968:	b29b      	uxth	r3, r3
 800d96a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d96e:	4581      	cmp	r9, r0
 800d970:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800d974:	f84e 3b04 	str.w	r3, [lr], #4
 800d978:	d2db      	bcs.n	800d932 <quorem+0x42>
 800d97a:	f856 300c 	ldr.w	r3, [r6, ip]
 800d97e:	b933      	cbnz	r3, 800d98e <quorem+0x9e>
 800d980:	9b01      	ldr	r3, [sp, #4]
 800d982:	3b04      	subs	r3, #4
 800d984:	429e      	cmp	r6, r3
 800d986:	461a      	mov	r2, r3
 800d988:	d330      	bcc.n	800d9ec <quorem+0xfc>
 800d98a:	f8c8 4010 	str.w	r4, [r8, #16]
 800d98e:	4640      	mov	r0, r8
 800d990:	f001 f818 	bl	800e9c4 <__mcmp>
 800d994:	2800      	cmp	r0, #0
 800d996:	db25      	blt.n	800d9e4 <quorem+0xf4>
 800d998:	3501      	adds	r5, #1
 800d99a:	4630      	mov	r0, r6
 800d99c:	f04f 0c00 	mov.w	ip, #0
 800d9a0:	f857 2b04 	ldr.w	r2, [r7], #4
 800d9a4:	f8d0 e000 	ldr.w	lr, [r0]
 800d9a8:	b293      	uxth	r3, r2
 800d9aa:	ebac 0303 	sub.w	r3, ip, r3
 800d9ae:	0c12      	lsrs	r2, r2, #16
 800d9b0:	fa13 f38e 	uxtah	r3, r3, lr
 800d9b4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800d9b8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800d9bc:	b29b      	uxth	r3, r3
 800d9be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d9c2:	45b9      	cmp	r9, r7
 800d9c4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800d9c8:	f840 3b04 	str.w	r3, [r0], #4
 800d9cc:	d2e8      	bcs.n	800d9a0 <quorem+0xb0>
 800d9ce:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800d9d2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800d9d6:	b92a      	cbnz	r2, 800d9e4 <quorem+0xf4>
 800d9d8:	3b04      	subs	r3, #4
 800d9da:	429e      	cmp	r6, r3
 800d9dc:	461a      	mov	r2, r3
 800d9de:	d30b      	bcc.n	800d9f8 <quorem+0x108>
 800d9e0:	f8c8 4010 	str.w	r4, [r8, #16]
 800d9e4:	4628      	mov	r0, r5
 800d9e6:	b003      	add	sp, #12
 800d9e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d9ec:	6812      	ldr	r2, [r2, #0]
 800d9ee:	3b04      	subs	r3, #4
 800d9f0:	2a00      	cmp	r2, #0
 800d9f2:	d1ca      	bne.n	800d98a <quorem+0x9a>
 800d9f4:	3c01      	subs	r4, #1
 800d9f6:	e7c5      	b.n	800d984 <quorem+0x94>
 800d9f8:	6812      	ldr	r2, [r2, #0]
 800d9fa:	3b04      	subs	r3, #4
 800d9fc:	2a00      	cmp	r2, #0
 800d9fe:	d1ef      	bne.n	800d9e0 <quorem+0xf0>
 800da00:	3c01      	subs	r4, #1
 800da02:	e7ea      	b.n	800d9da <quorem+0xea>
 800da04:	2000      	movs	r0, #0
 800da06:	e7ee      	b.n	800d9e6 <quorem+0xf6>

0800da08 <_dtoa_r>:
 800da08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da0c:	ec57 6b10 	vmov	r6, r7, d0
 800da10:	b097      	sub	sp, #92	; 0x5c
 800da12:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800da14:	9106      	str	r1, [sp, #24]
 800da16:	4604      	mov	r4, r0
 800da18:	920b      	str	r2, [sp, #44]	; 0x2c
 800da1a:	9312      	str	r3, [sp, #72]	; 0x48
 800da1c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800da20:	e9cd 6700 	strd	r6, r7, [sp]
 800da24:	b93d      	cbnz	r5, 800da36 <_dtoa_r+0x2e>
 800da26:	2010      	movs	r0, #16
 800da28:	f7ff f9a6 	bl	800cd78 <malloc>
 800da2c:	6260      	str	r0, [r4, #36]	; 0x24
 800da2e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800da32:	6005      	str	r5, [r0, #0]
 800da34:	60c5      	str	r5, [r0, #12]
 800da36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da38:	6819      	ldr	r1, [r3, #0]
 800da3a:	b151      	cbz	r1, 800da52 <_dtoa_r+0x4a>
 800da3c:	685a      	ldr	r2, [r3, #4]
 800da3e:	604a      	str	r2, [r1, #4]
 800da40:	2301      	movs	r3, #1
 800da42:	4093      	lsls	r3, r2
 800da44:	608b      	str	r3, [r1, #8]
 800da46:	4620      	mov	r0, r4
 800da48:	f000 fdda 	bl	800e600 <_Bfree>
 800da4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800da4e:	2200      	movs	r2, #0
 800da50:	601a      	str	r2, [r3, #0]
 800da52:	1e3b      	subs	r3, r7, #0
 800da54:	bfbb      	ittet	lt
 800da56:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800da5a:	9301      	strlt	r3, [sp, #4]
 800da5c:	2300      	movge	r3, #0
 800da5e:	2201      	movlt	r2, #1
 800da60:	bfac      	ite	ge
 800da62:	f8c8 3000 	strge.w	r3, [r8]
 800da66:	f8c8 2000 	strlt.w	r2, [r8]
 800da6a:	4baf      	ldr	r3, [pc, #700]	; (800dd28 <_dtoa_r+0x320>)
 800da6c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800da70:	ea33 0308 	bics.w	r3, r3, r8
 800da74:	d114      	bne.n	800daa0 <_dtoa_r+0x98>
 800da76:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800da78:	f242 730f 	movw	r3, #9999	; 0x270f
 800da7c:	6013      	str	r3, [r2, #0]
 800da7e:	9b00      	ldr	r3, [sp, #0]
 800da80:	b923      	cbnz	r3, 800da8c <_dtoa_r+0x84>
 800da82:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800da86:	2800      	cmp	r0, #0
 800da88:	f000 8542 	beq.w	800e510 <_dtoa_r+0xb08>
 800da8c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800da8e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800dd3c <_dtoa_r+0x334>
 800da92:	2b00      	cmp	r3, #0
 800da94:	f000 8544 	beq.w	800e520 <_dtoa_r+0xb18>
 800da98:	f10b 0303 	add.w	r3, fp, #3
 800da9c:	f000 bd3e 	b.w	800e51c <_dtoa_r+0xb14>
 800daa0:	e9dd 6700 	ldrd	r6, r7, [sp]
 800daa4:	2200      	movs	r2, #0
 800daa6:	2300      	movs	r3, #0
 800daa8:	4630      	mov	r0, r6
 800daaa:	4639      	mov	r1, r7
 800daac:	f7f3 f81c 	bl	8000ae8 <__aeabi_dcmpeq>
 800dab0:	4681      	mov	r9, r0
 800dab2:	b168      	cbz	r0, 800dad0 <_dtoa_r+0xc8>
 800dab4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800dab6:	2301      	movs	r3, #1
 800dab8:	6013      	str	r3, [r2, #0]
 800daba:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dabc:	2b00      	cmp	r3, #0
 800dabe:	f000 8524 	beq.w	800e50a <_dtoa_r+0xb02>
 800dac2:	4b9a      	ldr	r3, [pc, #616]	; (800dd2c <_dtoa_r+0x324>)
 800dac4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dac6:	f103 3bff 	add.w	fp, r3, #4294967295
 800daca:	6013      	str	r3, [r2, #0]
 800dacc:	f000 bd28 	b.w	800e520 <_dtoa_r+0xb18>
 800dad0:	aa14      	add	r2, sp, #80	; 0x50
 800dad2:	a915      	add	r1, sp, #84	; 0x54
 800dad4:	ec47 6b10 	vmov	d0, r6, r7
 800dad8:	4620      	mov	r0, r4
 800dada:	f000 ffea 	bl	800eab2 <__d2b>
 800dade:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800dae2:	9004      	str	r0, [sp, #16]
 800dae4:	2d00      	cmp	r5, #0
 800dae6:	d07c      	beq.n	800dbe2 <_dtoa_r+0x1da>
 800dae8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800daec:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800daf0:	46b2      	mov	sl, r6
 800daf2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800daf6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dafa:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800dafe:	2200      	movs	r2, #0
 800db00:	4b8b      	ldr	r3, [pc, #556]	; (800dd30 <_dtoa_r+0x328>)
 800db02:	4650      	mov	r0, sl
 800db04:	4659      	mov	r1, fp
 800db06:	f7f2 fbcf 	bl	80002a8 <__aeabi_dsub>
 800db0a:	a381      	add	r3, pc, #516	; (adr r3, 800dd10 <_dtoa_r+0x308>)
 800db0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db10:	f7f2 fd82 	bl	8000618 <__aeabi_dmul>
 800db14:	a380      	add	r3, pc, #512	; (adr r3, 800dd18 <_dtoa_r+0x310>)
 800db16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db1a:	f7f2 fbc7 	bl	80002ac <__adddf3>
 800db1e:	4606      	mov	r6, r0
 800db20:	4628      	mov	r0, r5
 800db22:	460f      	mov	r7, r1
 800db24:	f7f2 fd0e 	bl	8000544 <__aeabi_i2d>
 800db28:	a37d      	add	r3, pc, #500	; (adr r3, 800dd20 <_dtoa_r+0x318>)
 800db2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800db2e:	f7f2 fd73 	bl	8000618 <__aeabi_dmul>
 800db32:	4602      	mov	r2, r0
 800db34:	460b      	mov	r3, r1
 800db36:	4630      	mov	r0, r6
 800db38:	4639      	mov	r1, r7
 800db3a:	f7f2 fbb7 	bl	80002ac <__adddf3>
 800db3e:	4606      	mov	r6, r0
 800db40:	460f      	mov	r7, r1
 800db42:	f7f3 f819 	bl	8000b78 <__aeabi_d2iz>
 800db46:	2200      	movs	r2, #0
 800db48:	4682      	mov	sl, r0
 800db4a:	2300      	movs	r3, #0
 800db4c:	4630      	mov	r0, r6
 800db4e:	4639      	mov	r1, r7
 800db50:	f7f2 ffd4 	bl	8000afc <__aeabi_dcmplt>
 800db54:	b148      	cbz	r0, 800db6a <_dtoa_r+0x162>
 800db56:	4650      	mov	r0, sl
 800db58:	f7f2 fcf4 	bl	8000544 <__aeabi_i2d>
 800db5c:	4632      	mov	r2, r6
 800db5e:	463b      	mov	r3, r7
 800db60:	f7f2 ffc2 	bl	8000ae8 <__aeabi_dcmpeq>
 800db64:	b908      	cbnz	r0, 800db6a <_dtoa_r+0x162>
 800db66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db6a:	f1ba 0f16 	cmp.w	sl, #22
 800db6e:	d859      	bhi.n	800dc24 <_dtoa_r+0x21c>
 800db70:	4970      	ldr	r1, [pc, #448]	; (800dd34 <_dtoa_r+0x32c>)
 800db72:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800db76:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800db7e:	f7f2 ffdb 	bl	8000b38 <__aeabi_dcmpgt>
 800db82:	2800      	cmp	r0, #0
 800db84:	d050      	beq.n	800dc28 <_dtoa_r+0x220>
 800db86:	f10a 3aff 	add.w	sl, sl, #4294967295
 800db8a:	2300      	movs	r3, #0
 800db8c:	930f      	str	r3, [sp, #60]	; 0x3c
 800db8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800db90:	1b5d      	subs	r5, r3, r5
 800db92:	f1b5 0801 	subs.w	r8, r5, #1
 800db96:	bf49      	itett	mi
 800db98:	f1c5 0301 	rsbmi	r3, r5, #1
 800db9c:	2300      	movpl	r3, #0
 800db9e:	9305      	strmi	r3, [sp, #20]
 800dba0:	f04f 0800 	movmi.w	r8, #0
 800dba4:	bf58      	it	pl
 800dba6:	9305      	strpl	r3, [sp, #20]
 800dba8:	f1ba 0f00 	cmp.w	sl, #0
 800dbac:	db3e      	blt.n	800dc2c <_dtoa_r+0x224>
 800dbae:	2300      	movs	r3, #0
 800dbb0:	44d0      	add	r8, sl
 800dbb2:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800dbb6:	9307      	str	r3, [sp, #28]
 800dbb8:	9b06      	ldr	r3, [sp, #24]
 800dbba:	2b09      	cmp	r3, #9
 800dbbc:	f200 8090 	bhi.w	800dce0 <_dtoa_r+0x2d8>
 800dbc0:	2b05      	cmp	r3, #5
 800dbc2:	bfc4      	itt	gt
 800dbc4:	3b04      	subgt	r3, #4
 800dbc6:	9306      	strgt	r3, [sp, #24]
 800dbc8:	9b06      	ldr	r3, [sp, #24]
 800dbca:	f1a3 0302 	sub.w	r3, r3, #2
 800dbce:	bfcc      	ite	gt
 800dbd0:	2500      	movgt	r5, #0
 800dbd2:	2501      	movle	r5, #1
 800dbd4:	2b03      	cmp	r3, #3
 800dbd6:	f200 808f 	bhi.w	800dcf8 <_dtoa_r+0x2f0>
 800dbda:	e8df f003 	tbb	[pc, r3]
 800dbde:	7f7d      	.short	0x7f7d
 800dbe0:	7131      	.short	0x7131
 800dbe2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800dbe6:	441d      	add	r5, r3
 800dbe8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800dbec:	2820      	cmp	r0, #32
 800dbee:	dd13      	ble.n	800dc18 <_dtoa_r+0x210>
 800dbf0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800dbf4:	9b00      	ldr	r3, [sp, #0]
 800dbf6:	fa08 f800 	lsl.w	r8, r8, r0
 800dbfa:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800dbfe:	fa23 f000 	lsr.w	r0, r3, r0
 800dc02:	ea48 0000 	orr.w	r0, r8, r0
 800dc06:	f7f2 fc8d 	bl	8000524 <__aeabi_ui2d>
 800dc0a:	2301      	movs	r3, #1
 800dc0c:	4682      	mov	sl, r0
 800dc0e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800dc12:	3d01      	subs	r5, #1
 800dc14:	9313      	str	r3, [sp, #76]	; 0x4c
 800dc16:	e772      	b.n	800dafe <_dtoa_r+0xf6>
 800dc18:	9b00      	ldr	r3, [sp, #0]
 800dc1a:	f1c0 0020 	rsb	r0, r0, #32
 800dc1e:	fa03 f000 	lsl.w	r0, r3, r0
 800dc22:	e7f0      	b.n	800dc06 <_dtoa_r+0x1fe>
 800dc24:	2301      	movs	r3, #1
 800dc26:	e7b1      	b.n	800db8c <_dtoa_r+0x184>
 800dc28:	900f      	str	r0, [sp, #60]	; 0x3c
 800dc2a:	e7b0      	b.n	800db8e <_dtoa_r+0x186>
 800dc2c:	9b05      	ldr	r3, [sp, #20]
 800dc2e:	eba3 030a 	sub.w	r3, r3, sl
 800dc32:	9305      	str	r3, [sp, #20]
 800dc34:	f1ca 0300 	rsb	r3, sl, #0
 800dc38:	9307      	str	r3, [sp, #28]
 800dc3a:	2300      	movs	r3, #0
 800dc3c:	930e      	str	r3, [sp, #56]	; 0x38
 800dc3e:	e7bb      	b.n	800dbb8 <_dtoa_r+0x1b0>
 800dc40:	2301      	movs	r3, #1
 800dc42:	930a      	str	r3, [sp, #40]	; 0x28
 800dc44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	dd59      	ble.n	800dcfe <_dtoa_r+0x2f6>
 800dc4a:	9302      	str	r3, [sp, #8]
 800dc4c:	4699      	mov	r9, r3
 800dc4e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800dc50:	2200      	movs	r2, #0
 800dc52:	6072      	str	r2, [r6, #4]
 800dc54:	2204      	movs	r2, #4
 800dc56:	f102 0014 	add.w	r0, r2, #20
 800dc5a:	4298      	cmp	r0, r3
 800dc5c:	6871      	ldr	r1, [r6, #4]
 800dc5e:	d953      	bls.n	800dd08 <_dtoa_r+0x300>
 800dc60:	4620      	mov	r0, r4
 800dc62:	f000 fc99 	bl	800e598 <_Balloc>
 800dc66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc68:	6030      	str	r0, [r6, #0]
 800dc6a:	f1b9 0f0e 	cmp.w	r9, #14
 800dc6e:	f8d3 b000 	ldr.w	fp, [r3]
 800dc72:	f200 80e6 	bhi.w	800de42 <_dtoa_r+0x43a>
 800dc76:	2d00      	cmp	r5, #0
 800dc78:	f000 80e3 	beq.w	800de42 <_dtoa_r+0x43a>
 800dc7c:	ed9d 7b00 	vldr	d7, [sp]
 800dc80:	f1ba 0f00 	cmp.w	sl, #0
 800dc84:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800dc88:	dd74      	ble.n	800dd74 <_dtoa_r+0x36c>
 800dc8a:	4a2a      	ldr	r2, [pc, #168]	; (800dd34 <_dtoa_r+0x32c>)
 800dc8c:	f00a 030f 	and.w	r3, sl, #15
 800dc90:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800dc94:	ed93 7b00 	vldr	d7, [r3]
 800dc98:	ea4f 162a 	mov.w	r6, sl, asr #4
 800dc9c:	06f0      	lsls	r0, r6, #27
 800dc9e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800dca2:	d565      	bpl.n	800dd70 <_dtoa_r+0x368>
 800dca4:	4b24      	ldr	r3, [pc, #144]	; (800dd38 <_dtoa_r+0x330>)
 800dca6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dcaa:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800dcae:	f7f2 fddd 	bl	800086c <__aeabi_ddiv>
 800dcb2:	e9cd 0100 	strd	r0, r1, [sp]
 800dcb6:	f006 060f 	and.w	r6, r6, #15
 800dcba:	2503      	movs	r5, #3
 800dcbc:	4f1e      	ldr	r7, [pc, #120]	; (800dd38 <_dtoa_r+0x330>)
 800dcbe:	e04c      	b.n	800dd5a <_dtoa_r+0x352>
 800dcc0:	2301      	movs	r3, #1
 800dcc2:	930a      	str	r3, [sp, #40]	; 0x28
 800dcc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcc6:	4453      	add	r3, sl
 800dcc8:	f103 0901 	add.w	r9, r3, #1
 800dccc:	9302      	str	r3, [sp, #8]
 800dcce:	464b      	mov	r3, r9
 800dcd0:	2b01      	cmp	r3, #1
 800dcd2:	bfb8      	it	lt
 800dcd4:	2301      	movlt	r3, #1
 800dcd6:	e7ba      	b.n	800dc4e <_dtoa_r+0x246>
 800dcd8:	2300      	movs	r3, #0
 800dcda:	e7b2      	b.n	800dc42 <_dtoa_r+0x23a>
 800dcdc:	2300      	movs	r3, #0
 800dcde:	e7f0      	b.n	800dcc2 <_dtoa_r+0x2ba>
 800dce0:	2501      	movs	r5, #1
 800dce2:	2300      	movs	r3, #0
 800dce4:	9306      	str	r3, [sp, #24]
 800dce6:	950a      	str	r5, [sp, #40]	; 0x28
 800dce8:	f04f 33ff 	mov.w	r3, #4294967295
 800dcec:	9302      	str	r3, [sp, #8]
 800dcee:	4699      	mov	r9, r3
 800dcf0:	2200      	movs	r2, #0
 800dcf2:	2312      	movs	r3, #18
 800dcf4:	920b      	str	r2, [sp, #44]	; 0x2c
 800dcf6:	e7aa      	b.n	800dc4e <_dtoa_r+0x246>
 800dcf8:	2301      	movs	r3, #1
 800dcfa:	930a      	str	r3, [sp, #40]	; 0x28
 800dcfc:	e7f4      	b.n	800dce8 <_dtoa_r+0x2e0>
 800dcfe:	2301      	movs	r3, #1
 800dd00:	9302      	str	r3, [sp, #8]
 800dd02:	4699      	mov	r9, r3
 800dd04:	461a      	mov	r2, r3
 800dd06:	e7f5      	b.n	800dcf4 <_dtoa_r+0x2ec>
 800dd08:	3101      	adds	r1, #1
 800dd0a:	6071      	str	r1, [r6, #4]
 800dd0c:	0052      	lsls	r2, r2, #1
 800dd0e:	e7a2      	b.n	800dc56 <_dtoa_r+0x24e>
 800dd10:	636f4361 	.word	0x636f4361
 800dd14:	3fd287a7 	.word	0x3fd287a7
 800dd18:	8b60c8b3 	.word	0x8b60c8b3
 800dd1c:	3fc68a28 	.word	0x3fc68a28
 800dd20:	509f79fb 	.word	0x509f79fb
 800dd24:	3fd34413 	.word	0x3fd34413
 800dd28:	7ff00000 	.word	0x7ff00000
 800dd2c:	0801261d 	.word	0x0801261d
 800dd30:	3ff80000 	.word	0x3ff80000
 800dd34:	08012678 	.word	0x08012678
 800dd38:	08012650 	.word	0x08012650
 800dd3c:	08012649 	.word	0x08012649
 800dd40:	07f1      	lsls	r1, r6, #31
 800dd42:	d508      	bpl.n	800dd56 <_dtoa_r+0x34e>
 800dd44:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800dd48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dd4c:	f7f2 fc64 	bl	8000618 <__aeabi_dmul>
 800dd50:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800dd54:	3501      	adds	r5, #1
 800dd56:	1076      	asrs	r6, r6, #1
 800dd58:	3708      	adds	r7, #8
 800dd5a:	2e00      	cmp	r6, #0
 800dd5c:	d1f0      	bne.n	800dd40 <_dtoa_r+0x338>
 800dd5e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800dd62:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dd66:	f7f2 fd81 	bl	800086c <__aeabi_ddiv>
 800dd6a:	e9cd 0100 	strd	r0, r1, [sp]
 800dd6e:	e01a      	b.n	800dda6 <_dtoa_r+0x39e>
 800dd70:	2502      	movs	r5, #2
 800dd72:	e7a3      	b.n	800dcbc <_dtoa_r+0x2b4>
 800dd74:	f000 80a0 	beq.w	800deb8 <_dtoa_r+0x4b0>
 800dd78:	f1ca 0600 	rsb	r6, sl, #0
 800dd7c:	4b9f      	ldr	r3, [pc, #636]	; (800dffc <_dtoa_r+0x5f4>)
 800dd7e:	4fa0      	ldr	r7, [pc, #640]	; (800e000 <_dtoa_r+0x5f8>)
 800dd80:	f006 020f 	and.w	r2, r6, #15
 800dd84:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800dd90:	f7f2 fc42 	bl	8000618 <__aeabi_dmul>
 800dd94:	e9cd 0100 	strd	r0, r1, [sp]
 800dd98:	1136      	asrs	r6, r6, #4
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	2502      	movs	r5, #2
 800dd9e:	2e00      	cmp	r6, #0
 800dda0:	d17f      	bne.n	800dea2 <_dtoa_r+0x49a>
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	d1e1      	bne.n	800dd6a <_dtoa_r+0x362>
 800dda6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800dda8:	2b00      	cmp	r3, #0
 800ddaa:	f000 8087 	beq.w	800debc <_dtoa_r+0x4b4>
 800ddae:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ddb2:	2200      	movs	r2, #0
 800ddb4:	4b93      	ldr	r3, [pc, #588]	; (800e004 <_dtoa_r+0x5fc>)
 800ddb6:	4630      	mov	r0, r6
 800ddb8:	4639      	mov	r1, r7
 800ddba:	f7f2 fe9f 	bl	8000afc <__aeabi_dcmplt>
 800ddbe:	2800      	cmp	r0, #0
 800ddc0:	d07c      	beq.n	800debc <_dtoa_r+0x4b4>
 800ddc2:	f1b9 0f00 	cmp.w	r9, #0
 800ddc6:	d079      	beq.n	800debc <_dtoa_r+0x4b4>
 800ddc8:	9b02      	ldr	r3, [sp, #8]
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	dd35      	ble.n	800de3a <_dtoa_r+0x432>
 800ddce:	f10a 33ff 	add.w	r3, sl, #4294967295
 800ddd2:	9308      	str	r3, [sp, #32]
 800ddd4:	4639      	mov	r1, r7
 800ddd6:	2200      	movs	r2, #0
 800ddd8:	4b8b      	ldr	r3, [pc, #556]	; (800e008 <_dtoa_r+0x600>)
 800ddda:	4630      	mov	r0, r6
 800dddc:	f7f2 fc1c 	bl	8000618 <__aeabi_dmul>
 800dde0:	e9cd 0100 	strd	r0, r1, [sp]
 800dde4:	9f02      	ldr	r7, [sp, #8]
 800dde6:	3501      	adds	r5, #1
 800dde8:	4628      	mov	r0, r5
 800ddea:	f7f2 fbab 	bl	8000544 <__aeabi_i2d>
 800ddee:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ddf2:	f7f2 fc11 	bl	8000618 <__aeabi_dmul>
 800ddf6:	2200      	movs	r2, #0
 800ddf8:	4b84      	ldr	r3, [pc, #528]	; (800e00c <_dtoa_r+0x604>)
 800ddfa:	f7f2 fa57 	bl	80002ac <__adddf3>
 800ddfe:	4605      	mov	r5, r0
 800de00:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800de04:	2f00      	cmp	r7, #0
 800de06:	d15d      	bne.n	800dec4 <_dtoa_r+0x4bc>
 800de08:	2200      	movs	r2, #0
 800de0a:	4b81      	ldr	r3, [pc, #516]	; (800e010 <_dtoa_r+0x608>)
 800de0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de10:	f7f2 fa4a 	bl	80002a8 <__aeabi_dsub>
 800de14:	462a      	mov	r2, r5
 800de16:	4633      	mov	r3, r6
 800de18:	e9cd 0100 	strd	r0, r1, [sp]
 800de1c:	f7f2 fe8c 	bl	8000b38 <__aeabi_dcmpgt>
 800de20:	2800      	cmp	r0, #0
 800de22:	f040 8288 	bne.w	800e336 <_dtoa_r+0x92e>
 800de26:	462a      	mov	r2, r5
 800de28:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800de2c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800de30:	f7f2 fe64 	bl	8000afc <__aeabi_dcmplt>
 800de34:	2800      	cmp	r0, #0
 800de36:	f040 827c 	bne.w	800e332 <_dtoa_r+0x92a>
 800de3a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800de3e:	e9cd 2300 	strd	r2, r3, [sp]
 800de42:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de44:	2b00      	cmp	r3, #0
 800de46:	f2c0 8150 	blt.w	800e0ea <_dtoa_r+0x6e2>
 800de4a:	f1ba 0f0e 	cmp.w	sl, #14
 800de4e:	f300 814c 	bgt.w	800e0ea <_dtoa_r+0x6e2>
 800de52:	4b6a      	ldr	r3, [pc, #424]	; (800dffc <_dtoa_r+0x5f4>)
 800de54:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800de58:	ed93 7b00 	vldr	d7, [r3]
 800de5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800de5e:	2b00      	cmp	r3, #0
 800de60:	ed8d 7b02 	vstr	d7, [sp, #8]
 800de64:	f280 80d8 	bge.w	800e018 <_dtoa_r+0x610>
 800de68:	f1b9 0f00 	cmp.w	r9, #0
 800de6c:	f300 80d4 	bgt.w	800e018 <_dtoa_r+0x610>
 800de70:	f040 825e 	bne.w	800e330 <_dtoa_r+0x928>
 800de74:	2200      	movs	r2, #0
 800de76:	4b66      	ldr	r3, [pc, #408]	; (800e010 <_dtoa_r+0x608>)
 800de78:	ec51 0b17 	vmov	r0, r1, d7
 800de7c:	f7f2 fbcc 	bl	8000618 <__aeabi_dmul>
 800de80:	e9dd 2300 	ldrd	r2, r3, [sp]
 800de84:	f7f2 fe4e 	bl	8000b24 <__aeabi_dcmpge>
 800de88:	464f      	mov	r7, r9
 800de8a:	464e      	mov	r6, r9
 800de8c:	2800      	cmp	r0, #0
 800de8e:	f040 8234 	bne.w	800e2fa <_dtoa_r+0x8f2>
 800de92:	2331      	movs	r3, #49	; 0x31
 800de94:	f10b 0501 	add.w	r5, fp, #1
 800de98:	f88b 3000 	strb.w	r3, [fp]
 800de9c:	f10a 0a01 	add.w	sl, sl, #1
 800dea0:	e22f      	b.n	800e302 <_dtoa_r+0x8fa>
 800dea2:	07f2      	lsls	r2, r6, #31
 800dea4:	d505      	bpl.n	800deb2 <_dtoa_r+0x4aa>
 800dea6:	e9d7 2300 	ldrd	r2, r3, [r7]
 800deaa:	f7f2 fbb5 	bl	8000618 <__aeabi_dmul>
 800deae:	3501      	adds	r5, #1
 800deb0:	2301      	movs	r3, #1
 800deb2:	1076      	asrs	r6, r6, #1
 800deb4:	3708      	adds	r7, #8
 800deb6:	e772      	b.n	800dd9e <_dtoa_r+0x396>
 800deb8:	2502      	movs	r5, #2
 800deba:	e774      	b.n	800dda6 <_dtoa_r+0x39e>
 800debc:	f8cd a020 	str.w	sl, [sp, #32]
 800dec0:	464f      	mov	r7, r9
 800dec2:	e791      	b.n	800dde8 <_dtoa_r+0x3e0>
 800dec4:	4b4d      	ldr	r3, [pc, #308]	; (800dffc <_dtoa_r+0x5f4>)
 800dec6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800deca:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800dece:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ded0:	2b00      	cmp	r3, #0
 800ded2:	d047      	beq.n	800df64 <_dtoa_r+0x55c>
 800ded4:	4602      	mov	r2, r0
 800ded6:	460b      	mov	r3, r1
 800ded8:	2000      	movs	r0, #0
 800deda:	494e      	ldr	r1, [pc, #312]	; (800e014 <_dtoa_r+0x60c>)
 800dedc:	f7f2 fcc6 	bl	800086c <__aeabi_ddiv>
 800dee0:	462a      	mov	r2, r5
 800dee2:	4633      	mov	r3, r6
 800dee4:	f7f2 f9e0 	bl	80002a8 <__aeabi_dsub>
 800dee8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800deec:	465d      	mov	r5, fp
 800deee:	e9dd 0100 	ldrd	r0, r1, [sp]
 800def2:	f7f2 fe41 	bl	8000b78 <__aeabi_d2iz>
 800def6:	4606      	mov	r6, r0
 800def8:	f7f2 fb24 	bl	8000544 <__aeabi_i2d>
 800defc:	4602      	mov	r2, r0
 800defe:	460b      	mov	r3, r1
 800df00:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df04:	f7f2 f9d0 	bl	80002a8 <__aeabi_dsub>
 800df08:	3630      	adds	r6, #48	; 0x30
 800df0a:	f805 6b01 	strb.w	r6, [r5], #1
 800df0e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800df12:	e9cd 0100 	strd	r0, r1, [sp]
 800df16:	f7f2 fdf1 	bl	8000afc <__aeabi_dcmplt>
 800df1a:	2800      	cmp	r0, #0
 800df1c:	d163      	bne.n	800dfe6 <_dtoa_r+0x5de>
 800df1e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800df22:	2000      	movs	r0, #0
 800df24:	4937      	ldr	r1, [pc, #220]	; (800e004 <_dtoa_r+0x5fc>)
 800df26:	f7f2 f9bf 	bl	80002a8 <__aeabi_dsub>
 800df2a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800df2e:	f7f2 fde5 	bl	8000afc <__aeabi_dcmplt>
 800df32:	2800      	cmp	r0, #0
 800df34:	f040 80b7 	bne.w	800e0a6 <_dtoa_r+0x69e>
 800df38:	eba5 030b 	sub.w	r3, r5, fp
 800df3c:	429f      	cmp	r7, r3
 800df3e:	f77f af7c 	ble.w	800de3a <_dtoa_r+0x432>
 800df42:	2200      	movs	r2, #0
 800df44:	4b30      	ldr	r3, [pc, #192]	; (800e008 <_dtoa_r+0x600>)
 800df46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800df4a:	f7f2 fb65 	bl	8000618 <__aeabi_dmul>
 800df4e:	2200      	movs	r2, #0
 800df50:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800df54:	4b2c      	ldr	r3, [pc, #176]	; (800e008 <_dtoa_r+0x600>)
 800df56:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df5a:	f7f2 fb5d 	bl	8000618 <__aeabi_dmul>
 800df5e:	e9cd 0100 	strd	r0, r1, [sp]
 800df62:	e7c4      	b.n	800deee <_dtoa_r+0x4e6>
 800df64:	462a      	mov	r2, r5
 800df66:	4633      	mov	r3, r6
 800df68:	f7f2 fb56 	bl	8000618 <__aeabi_dmul>
 800df6c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800df70:	eb0b 0507 	add.w	r5, fp, r7
 800df74:	465e      	mov	r6, fp
 800df76:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df7a:	f7f2 fdfd 	bl	8000b78 <__aeabi_d2iz>
 800df7e:	4607      	mov	r7, r0
 800df80:	f7f2 fae0 	bl	8000544 <__aeabi_i2d>
 800df84:	3730      	adds	r7, #48	; 0x30
 800df86:	4602      	mov	r2, r0
 800df88:	460b      	mov	r3, r1
 800df8a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800df8e:	f7f2 f98b 	bl	80002a8 <__aeabi_dsub>
 800df92:	f806 7b01 	strb.w	r7, [r6], #1
 800df96:	42ae      	cmp	r6, r5
 800df98:	e9cd 0100 	strd	r0, r1, [sp]
 800df9c:	f04f 0200 	mov.w	r2, #0
 800dfa0:	d126      	bne.n	800dff0 <_dtoa_r+0x5e8>
 800dfa2:	4b1c      	ldr	r3, [pc, #112]	; (800e014 <_dtoa_r+0x60c>)
 800dfa4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800dfa8:	f7f2 f980 	bl	80002ac <__adddf3>
 800dfac:	4602      	mov	r2, r0
 800dfae:	460b      	mov	r3, r1
 800dfb0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dfb4:	f7f2 fdc0 	bl	8000b38 <__aeabi_dcmpgt>
 800dfb8:	2800      	cmp	r0, #0
 800dfba:	d174      	bne.n	800e0a6 <_dtoa_r+0x69e>
 800dfbc:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800dfc0:	2000      	movs	r0, #0
 800dfc2:	4914      	ldr	r1, [pc, #80]	; (800e014 <_dtoa_r+0x60c>)
 800dfc4:	f7f2 f970 	bl	80002a8 <__aeabi_dsub>
 800dfc8:	4602      	mov	r2, r0
 800dfca:	460b      	mov	r3, r1
 800dfcc:	e9dd 0100 	ldrd	r0, r1, [sp]
 800dfd0:	f7f2 fd94 	bl	8000afc <__aeabi_dcmplt>
 800dfd4:	2800      	cmp	r0, #0
 800dfd6:	f43f af30 	beq.w	800de3a <_dtoa_r+0x432>
 800dfda:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800dfde:	2b30      	cmp	r3, #48	; 0x30
 800dfe0:	f105 32ff 	add.w	r2, r5, #4294967295
 800dfe4:	d002      	beq.n	800dfec <_dtoa_r+0x5e4>
 800dfe6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800dfea:	e04a      	b.n	800e082 <_dtoa_r+0x67a>
 800dfec:	4615      	mov	r5, r2
 800dfee:	e7f4      	b.n	800dfda <_dtoa_r+0x5d2>
 800dff0:	4b05      	ldr	r3, [pc, #20]	; (800e008 <_dtoa_r+0x600>)
 800dff2:	f7f2 fb11 	bl	8000618 <__aeabi_dmul>
 800dff6:	e9cd 0100 	strd	r0, r1, [sp]
 800dffa:	e7bc      	b.n	800df76 <_dtoa_r+0x56e>
 800dffc:	08012678 	.word	0x08012678
 800e000:	08012650 	.word	0x08012650
 800e004:	3ff00000 	.word	0x3ff00000
 800e008:	40240000 	.word	0x40240000
 800e00c:	401c0000 	.word	0x401c0000
 800e010:	40140000 	.word	0x40140000
 800e014:	3fe00000 	.word	0x3fe00000
 800e018:	e9dd 6700 	ldrd	r6, r7, [sp]
 800e01c:	465d      	mov	r5, fp
 800e01e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e022:	4630      	mov	r0, r6
 800e024:	4639      	mov	r1, r7
 800e026:	f7f2 fc21 	bl	800086c <__aeabi_ddiv>
 800e02a:	f7f2 fda5 	bl	8000b78 <__aeabi_d2iz>
 800e02e:	4680      	mov	r8, r0
 800e030:	f7f2 fa88 	bl	8000544 <__aeabi_i2d>
 800e034:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e038:	f7f2 faee 	bl	8000618 <__aeabi_dmul>
 800e03c:	4602      	mov	r2, r0
 800e03e:	460b      	mov	r3, r1
 800e040:	4630      	mov	r0, r6
 800e042:	4639      	mov	r1, r7
 800e044:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800e048:	f7f2 f92e 	bl	80002a8 <__aeabi_dsub>
 800e04c:	f805 6b01 	strb.w	r6, [r5], #1
 800e050:	eba5 060b 	sub.w	r6, r5, fp
 800e054:	45b1      	cmp	r9, r6
 800e056:	4602      	mov	r2, r0
 800e058:	460b      	mov	r3, r1
 800e05a:	d139      	bne.n	800e0d0 <_dtoa_r+0x6c8>
 800e05c:	f7f2 f926 	bl	80002ac <__adddf3>
 800e060:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e064:	4606      	mov	r6, r0
 800e066:	460f      	mov	r7, r1
 800e068:	f7f2 fd66 	bl	8000b38 <__aeabi_dcmpgt>
 800e06c:	b9c8      	cbnz	r0, 800e0a2 <_dtoa_r+0x69a>
 800e06e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e072:	4630      	mov	r0, r6
 800e074:	4639      	mov	r1, r7
 800e076:	f7f2 fd37 	bl	8000ae8 <__aeabi_dcmpeq>
 800e07a:	b110      	cbz	r0, 800e082 <_dtoa_r+0x67a>
 800e07c:	f018 0f01 	tst.w	r8, #1
 800e080:	d10f      	bne.n	800e0a2 <_dtoa_r+0x69a>
 800e082:	9904      	ldr	r1, [sp, #16]
 800e084:	4620      	mov	r0, r4
 800e086:	f000 fabb 	bl	800e600 <_Bfree>
 800e08a:	2300      	movs	r3, #0
 800e08c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e08e:	702b      	strb	r3, [r5, #0]
 800e090:	f10a 0301 	add.w	r3, sl, #1
 800e094:	6013      	str	r3, [r2, #0]
 800e096:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e098:	2b00      	cmp	r3, #0
 800e09a:	f000 8241 	beq.w	800e520 <_dtoa_r+0xb18>
 800e09e:	601d      	str	r5, [r3, #0]
 800e0a0:	e23e      	b.n	800e520 <_dtoa_r+0xb18>
 800e0a2:	f8cd a020 	str.w	sl, [sp, #32]
 800e0a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e0aa:	2a39      	cmp	r2, #57	; 0x39
 800e0ac:	f105 33ff 	add.w	r3, r5, #4294967295
 800e0b0:	d108      	bne.n	800e0c4 <_dtoa_r+0x6bc>
 800e0b2:	459b      	cmp	fp, r3
 800e0b4:	d10a      	bne.n	800e0cc <_dtoa_r+0x6c4>
 800e0b6:	9b08      	ldr	r3, [sp, #32]
 800e0b8:	3301      	adds	r3, #1
 800e0ba:	9308      	str	r3, [sp, #32]
 800e0bc:	2330      	movs	r3, #48	; 0x30
 800e0be:	f88b 3000 	strb.w	r3, [fp]
 800e0c2:	465b      	mov	r3, fp
 800e0c4:	781a      	ldrb	r2, [r3, #0]
 800e0c6:	3201      	adds	r2, #1
 800e0c8:	701a      	strb	r2, [r3, #0]
 800e0ca:	e78c      	b.n	800dfe6 <_dtoa_r+0x5de>
 800e0cc:	461d      	mov	r5, r3
 800e0ce:	e7ea      	b.n	800e0a6 <_dtoa_r+0x69e>
 800e0d0:	2200      	movs	r2, #0
 800e0d2:	4b9b      	ldr	r3, [pc, #620]	; (800e340 <_dtoa_r+0x938>)
 800e0d4:	f7f2 faa0 	bl	8000618 <__aeabi_dmul>
 800e0d8:	2200      	movs	r2, #0
 800e0da:	2300      	movs	r3, #0
 800e0dc:	4606      	mov	r6, r0
 800e0de:	460f      	mov	r7, r1
 800e0e0:	f7f2 fd02 	bl	8000ae8 <__aeabi_dcmpeq>
 800e0e4:	2800      	cmp	r0, #0
 800e0e6:	d09a      	beq.n	800e01e <_dtoa_r+0x616>
 800e0e8:	e7cb      	b.n	800e082 <_dtoa_r+0x67a>
 800e0ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e0ec:	2a00      	cmp	r2, #0
 800e0ee:	f000 808b 	beq.w	800e208 <_dtoa_r+0x800>
 800e0f2:	9a06      	ldr	r2, [sp, #24]
 800e0f4:	2a01      	cmp	r2, #1
 800e0f6:	dc6e      	bgt.n	800e1d6 <_dtoa_r+0x7ce>
 800e0f8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800e0fa:	2a00      	cmp	r2, #0
 800e0fc:	d067      	beq.n	800e1ce <_dtoa_r+0x7c6>
 800e0fe:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e102:	9f07      	ldr	r7, [sp, #28]
 800e104:	9d05      	ldr	r5, [sp, #20]
 800e106:	9a05      	ldr	r2, [sp, #20]
 800e108:	2101      	movs	r1, #1
 800e10a:	441a      	add	r2, r3
 800e10c:	4620      	mov	r0, r4
 800e10e:	9205      	str	r2, [sp, #20]
 800e110:	4498      	add	r8, r3
 800e112:	f000 fb15 	bl	800e740 <__i2b>
 800e116:	4606      	mov	r6, r0
 800e118:	2d00      	cmp	r5, #0
 800e11a:	dd0c      	ble.n	800e136 <_dtoa_r+0x72e>
 800e11c:	f1b8 0f00 	cmp.w	r8, #0
 800e120:	dd09      	ble.n	800e136 <_dtoa_r+0x72e>
 800e122:	4545      	cmp	r5, r8
 800e124:	9a05      	ldr	r2, [sp, #20]
 800e126:	462b      	mov	r3, r5
 800e128:	bfa8      	it	ge
 800e12a:	4643      	movge	r3, r8
 800e12c:	1ad2      	subs	r2, r2, r3
 800e12e:	9205      	str	r2, [sp, #20]
 800e130:	1aed      	subs	r5, r5, r3
 800e132:	eba8 0803 	sub.w	r8, r8, r3
 800e136:	9b07      	ldr	r3, [sp, #28]
 800e138:	b1eb      	cbz	r3, 800e176 <_dtoa_r+0x76e>
 800e13a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d067      	beq.n	800e210 <_dtoa_r+0x808>
 800e140:	b18f      	cbz	r7, 800e166 <_dtoa_r+0x75e>
 800e142:	4631      	mov	r1, r6
 800e144:	463a      	mov	r2, r7
 800e146:	4620      	mov	r0, r4
 800e148:	f000 fb9a 	bl	800e880 <__pow5mult>
 800e14c:	9a04      	ldr	r2, [sp, #16]
 800e14e:	4601      	mov	r1, r0
 800e150:	4606      	mov	r6, r0
 800e152:	4620      	mov	r0, r4
 800e154:	f000 fafd 	bl	800e752 <__multiply>
 800e158:	9904      	ldr	r1, [sp, #16]
 800e15a:	9008      	str	r0, [sp, #32]
 800e15c:	4620      	mov	r0, r4
 800e15e:	f000 fa4f 	bl	800e600 <_Bfree>
 800e162:	9b08      	ldr	r3, [sp, #32]
 800e164:	9304      	str	r3, [sp, #16]
 800e166:	9b07      	ldr	r3, [sp, #28]
 800e168:	1bda      	subs	r2, r3, r7
 800e16a:	d004      	beq.n	800e176 <_dtoa_r+0x76e>
 800e16c:	9904      	ldr	r1, [sp, #16]
 800e16e:	4620      	mov	r0, r4
 800e170:	f000 fb86 	bl	800e880 <__pow5mult>
 800e174:	9004      	str	r0, [sp, #16]
 800e176:	2101      	movs	r1, #1
 800e178:	4620      	mov	r0, r4
 800e17a:	f000 fae1 	bl	800e740 <__i2b>
 800e17e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e180:	4607      	mov	r7, r0
 800e182:	2b00      	cmp	r3, #0
 800e184:	f000 81d0 	beq.w	800e528 <_dtoa_r+0xb20>
 800e188:	461a      	mov	r2, r3
 800e18a:	4601      	mov	r1, r0
 800e18c:	4620      	mov	r0, r4
 800e18e:	f000 fb77 	bl	800e880 <__pow5mult>
 800e192:	9b06      	ldr	r3, [sp, #24]
 800e194:	2b01      	cmp	r3, #1
 800e196:	4607      	mov	r7, r0
 800e198:	dc40      	bgt.n	800e21c <_dtoa_r+0x814>
 800e19a:	9b00      	ldr	r3, [sp, #0]
 800e19c:	2b00      	cmp	r3, #0
 800e19e:	d139      	bne.n	800e214 <_dtoa_r+0x80c>
 800e1a0:	9b01      	ldr	r3, [sp, #4]
 800e1a2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d136      	bne.n	800e218 <_dtoa_r+0x810>
 800e1aa:	9b01      	ldr	r3, [sp, #4]
 800e1ac:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e1b0:	0d1b      	lsrs	r3, r3, #20
 800e1b2:	051b      	lsls	r3, r3, #20
 800e1b4:	b12b      	cbz	r3, 800e1c2 <_dtoa_r+0x7ba>
 800e1b6:	9b05      	ldr	r3, [sp, #20]
 800e1b8:	3301      	adds	r3, #1
 800e1ba:	9305      	str	r3, [sp, #20]
 800e1bc:	f108 0801 	add.w	r8, r8, #1
 800e1c0:	2301      	movs	r3, #1
 800e1c2:	9307      	str	r3, [sp, #28]
 800e1c4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e1c6:	2b00      	cmp	r3, #0
 800e1c8:	d12a      	bne.n	800e220 <_dtoa_r+0x818>
 800e1ca:	2001      	movs	r0, #1
 800e1cc:	e030      	b.n	800e230 <_dtoa_r+0x828>
 800e1ce:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800e1d0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e1d4:	e795      	b.n	800e102 <_dtoa_r+0x6fa>
 800e1d6:	9b07      	ldr	r3, [sp, #28]
 800e1d8:	f109 37ff 	add.w	r7, r9, #4294967295
 800e1dc:	42bb      	cmp	r3, r7
 800e1de:	bfbf      	itttt	lt
 800e1e0:	9b07      	ldrlt	r3, [sp, #28]
 800e1e2:	9707      	strlt	r7, [sp, #28]
 800e1e4:	1afa      	sublt	r2, r7, r3
 800e1e6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800e1e8:	bfbb      	ittet	lt
 800e1ea:	189b      	addlt	r3, r3, r2
 800e1ec:	930e      	strlt	r3, [sp, #56]	; 0x38
 800e1ee:	1bdf      	subge	r7, r3, r7
 800e1f0:	2700      	movlt	r7, #0
 800e1f2:	f1b9 0f00 	cmp.w	r9, #0
 800e1f6:	bfb5      	itete	lt
 800e1f8:	9b05      	ldrlt	r3, [sp, #20]
 800e1fa:	9d05      	ldrge	r5, [sp, #20]
 800e1fc:	eba3 0509 	sublt.w	r5, r3, r9
 800e200:	464b      	movge	r3, r9
 800e202:	bfb8      	it	lt
 800e204:	2300      	movlt	r3, #0
 800e206:	e77e      	b.n	800e106 <_dtoa_r+0x6fe>
 800e208:	9f07      	ldr	r7, [sp, #28]
 800e20a:	9d05      	ldr	r5, [sp, #20]
 800e20c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800e20e:	e783      	b.n	800e118 <_dtoa_r+0x710>
 800e210:	9a07      	ldr	r2, [sp, #28]
 800e212:	e7ab      	b.n	800e16c <_dtoa_r+0x764>
 800e214:	2300      	movs	r3, #0
 800e216:	e7d4      	b.n	800e1c2 <_dtoa_r+0x7ba>
 800e218:	9b00      	ldr	r3, [sp, #0]
 800e21a:	e7d2      	b.n	800e1c2 <_dtoa_r+0x7ba>
 800e21c:	2300      	movs	r3, #0
 800e21e:	9307      	str	r3, [sp, #28]
 800e220:	693b      	ldr	r3, [r7, #16]
 800e222:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800e226:	6918      	ldr	r0, [r3, #16]
 800e228:	f000 fa3c 	bl	800e6a4 <__hi0bits>
 800e22c:	f1c0 0020 	rsb	r0, r0, #32
 800e230:	4440      	add	r0, r8
 800e232:	f010 001f 	ands.w	r0, r0, #31
 800e236:	d047      	beq.n	800e2c8 <_dtoa_r+0x8c0>
 800e238:	f1c0 0320 	rsb	r3, r0, #32
 800e23c:	2b04      	cmp	r3, #4
 800e23e:	dd3b      	ble.n	800e2b8 <_dtoa_r+0x8b0>
 800e240:	9b05      	ldr	r3, [sp, #20]
 800e242:	f1c0 001c 	rsb	r0, r0, #28
 800e246:	4403      	add	r3, r0
 800e248:	9305      	str	r3, [sp, #20]
 800e24a:	4405      	add	r5, r0
 800e24c:	4480      	add	r8, r0
 800e24e:	9b05      	ldr	r3, [sp, #20]
 800e250:	2b00      	cmp	r3, #0
 800e252:	dd05      	ble.n	800e260 <_dtoa_r+0x858>
 800e254:	461a      	mov	r2, r3
 800e256:	9904      	ldr	r1, [sp, #16]
 800e258:	4620      	mov	r0, r4
 800e25a:	f000 fb5f 	bl	800e91c <__lshift>
 800e25e:	9004      	str	r0, [sp, #16]
 800e260:	f1b8 0f00 	cmp.w	r8, #0
 800e264:	dd05      	ble.n	800e272 <_dtoa_r+0x86a>
 800e266:	4639      	mov	r1, r7
 800e268:	4642      	mov	r2, r8
 800e26a:	4620      	mov	r0, r4
 800e26c:	f000 fb56 	bl	800e91c <__lshift>
 800e270:	4607      	mov	r7, r0
 800e272:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e274:	b353      	cbz	r3, 800e2cc <_dtoa_r+0x8c4>
 800e276:	4639      	mov	r1, r7
 800e278:	9804      	ldr	r0, [sp, #16]
 800e27a:	f000 fba3 	bl	800e9c4 <__mcmp>
 800e27e:	2800      	cmp	r0, #0
 800e280:	da24      	bge.n	800e2cc <_dtoa_r+0x8c4>
 800e282:	2300      	movs	r3, #0
 800e284:	220a      	movs	r2, #10
 800e286:	9904      	ldr	r1, [sp, #16]
 800e288:	4620      	mov	r0, r4
 800e28a:	f000 f9d0 	bl	800e62e <__multadd>
 800e28e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e290:	9004      	str	r0, [sp, #16]
 800e292:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e296:	2b00      	cmp	r3, #0
 800e298:	f000 814d 	beq.w	800e536 <_dtoa_r+0xb2e>
 800e29c:	2300      	movs	r3, #0
 800e29e:	4631      	mov	r1, r6
 800e2a0:	220a      	movs	r2, #10
 800e2a2:	4620      	mov	r0, r4
 800e2a4:	f000 f9c3 	bl	800e62e <__multadd>
 800e2a8:	9b02      	ldr	r3, [sp, #8]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	4606      	mov	r6, r0
 800e2ae:	dc4f      	bgt.n	800e350 <_dtoa_r+0x948>
 800e2b0:	9b06      	ldr	r3, [sp, #24]
 800e2b2:	2b02      	cmp	r3, #2
 800e2b4:	dd4c      	ble.n	800e350 <_dtoa_r+0x948>
 800e2b6:	e011      	b.n	800e2dc <_dtoa_r+0x8d4>
 800e2b8:	d0c9      	beq.n	800e24e <_dtoa_r+0x846>
 800e2ba:	9a05      	ldr	r2, [sp, #20]
 800e2bc:	331c      	adds	r3, #28
 800e2be:	441a      	add	r2, r3
 800e2c0:	9205      	str	r2, [sp, #20]
 800e2c2:	441d      	add	r5, r3
 800e2c4:	4498      	add	r8, r3
 800e2c6:	e7c2      	b.n	800e24e <_dtoa_r+0x846>
 800e2c8:	4603      	mov	r3, r0
 800e2ca:	e7f6      	b.n	800e2ba <_dtoa_r+0x8b2>
 800e2cc:	f1b9 0f00 	cmp.w	r9, #0
 800e2d0:	dc38      	bgt.n	800e344 <_dtoa_r+0x93c>
 800e2d2:	9b06      	ldr	r3, [sp, #24]
 800e2d4:	2b02      	cmp	r3, #2
 800e2d6:	dd35      	ble.n	800e344 <_dtoa_r+0x93c>
 800e2d8:	f8cd 9008 	str.w	r9, [sp, #8]
 800e2dc:	9b02      	ldr	r3, [sp, #8]
 800e2de:	b963      	cbnz	r3, 800e2fa <_dtoa_r+0x8f2>
 800e2e0:	4639      	mov	r1, r7
 800e2e2:	2205      	movs	r2, #5
 800e2e4:	4620      	mov	r0, r4
 800e2e6:	f000 f9a2 	bl	800e62e <__multadd>
 800e2ea:	4601      	mov	r1, r0
 800e2ec:	4607      	mov	r7, r0
 800e2ee:	9804      	ldr	r0, [sp, #16]
 800e2f0:	f000 fb68 	bl	800e9c4 <__mcmp>
 800e2f4:	2800      	cmp	r0, #0
 800e2f6:	f73f adcc 	bgt.w	800de92 <_dtoa_r+0x48a>
 800e2fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800e2fc:	465d      	mov	r5, fp
 800e2fe:	ea6f 0a03 	mvn.w	sl, r3
 800e302:	f04f 0900 	mov.w	r9, #0
 800e306:	4639      	mov	r1, r7
 800e308:	4620      	mov	r0, r4
 800e30a:	f000 f979 	bl	800e600 <_Bfree>
 800e30e:	2e00      	cmp	r6, #0
 800e310:	f43f aeb7 	beq.w	800e082 <_dtoa_r+0x67a>
 800e314:	f1b9 0f00 	cmp.w	r9, #0
 800e318:	d005      	beq.n	800e326 <_dtoa_r+0x91e>
 800e31a:	45b1      	cmp	r9, r6
 800e31c:	d003      	beq.n	800e326 <_dtoa_r+0x91e>
 800e31e:	4649      	mov	r1, r9
 800e320:	4620      	mov	r0, r4
 800e322:	f000 f96d 	bl	800e600 <_Bfree>
 800e326:	4631      	mov	r1, r6
 800e328:	4620      	mov	r0, r4
 800e32a:	f000 f969 	bl	800e600 <_Bfree>
 800e32e:	e6a8      	b.n	800e082 <_dtoa_r+0x67a>
 800e330:	2700      	movs	r7, #0
 800e332:	463e      	mov	r6, r7
 800e334:	e7e1      	b.n	800e2fa <_dtoa_r+0x8f2>
 800e336:	f8dd a020 	ldr.w	sl, [sp, #32]
 800e33a:	463e      	mov	r6, r7
 800e33c:	e5a9      	b.n	800de92 <_dtoa_r+0x48a>
 800e33e:	bf00      	nop
 800e340:	40240000 	.word	0x40240000
 800e344:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e346:	f8cd 9008 	str.w	r9, [sp, #8]
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	f000 80fa 	beq.w	800e544 <_dtoa_r+0xb3c>
 800e350:	2d00      	cmp	r5, #0
 800e352:	dd05      	ble.n	800e360 <_dtoa_r+0x958>
 800e354:	4631      	mov	r1, r6
 800e356:	462a      	mov	r2, r5
 800e358:	4620      	mov	r0, r4
 800e35a:	f000 fadf 	bl	800e91c <__lshift>
 800e35e:	4606      	mov	r6, r0
 800e360:	9b07      	ldr	r3, [sp, #28]
 800e362:	2b00      	cmp	r3, #0
 800e364:	d04c      	beq.n	800e400 <_dtoa_r+0x9f8>
 800e366:	6871      	ldr	r1, [r6, #4]
 800e368:	4620      	mov	r0, r4
 800e36a:	f000 f915 	bl	800e598 <_Balloc>
 800e36e:	6932      	ldr	r2, [r6, #16]
 800e370:	3202      	adds	r2, #2
 800e372:	4605      	mov	r5, r0
 800e374:	0092      	lsls	r2, r2, #2
 800e376:	f106 010c 	add.w	r1, r6, #12
 800e37a:	300c      	adds	r0, #12
 800e37c:	f7fe fd04 	bl	800cd88 <memcpy>
 800e380:	2201      	movs	r2, #1
 800e382:	4629      	mov	r1, r5
 800e384:	4620      	mov	r0, r4
 800e386:	f000 fac9 	bl	800e91c <__lshift>
 800e38a:	9b00      	ldr	r3, [sp, #0]
 800e38c:	f8cd b014 	str.w	fp, [sp, #20]
 800e390:	f003 0301 	and.w	r3, r3, #1
 800e394:	46b1      	mov	r9, r6
 800e396:	9307      	str	r3, [sp, #28]
 800e398:	4606      	mov	r6, r0
 800e39a:	4639      	mov	r1, r7
 800e39c:	9804      	ldr	r0, [sp, #16]
 800e39e:	f7ff faa7 	bl	800d8f0 <quorem>
 800e3a2:	4649      	mov	r1, r9
 800e3a4:	4605      	mov	r5, r0
 800e3a6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e3aa:	9804      	ldr	r0, [sp, #16]
 800e3ac:	f000 fb0a 	bl	800e9c4 <__mcmp>
 800e3b0:	4632      	mov	r2, r6
 800e3b2:	9000      	str	r0, [sp, #0]
 800e3b4:	4639      	mov	r1, r7
 800e3b6:	4620      	mov	r0, r4
 800e3b8:	f000 fb1e 	bl	800e9f8 <__mdiff>
 800e3bc:	68c3      	ldr	r3, [r0, #12]
 800e3be:	4602      	mov	r2, r0
 800e3c0:	bb03      	cbnz	r3, 800e404 <_dtoa_r+0x9fc>
 800e3c2:	4601      	mov	r1, r0
 800e3c4:	9008      	str	r0, [sp, #32]
 800e3c6:	9804      	ldr	r0, [sp, #16]
 800e3c8:	f000 fafc 	bl	800e9c4 <__mcmp>
 800e3cc:	9a08      	ldr	r2, [sp, #32]
 800e3ce:	4603      	mov	r3, r0
 800e3d0:	4611      	mov	r1, r2
 800e3d2:	4620      	mov	r0, r4
 800e3d4:	9308      	str	r3, [sp, #32]
 800e3d6:	f000 f913 	bl	800e600 <_Bfree>
 800e3da:	9b08      	ldr	r3, [sp, #32]
 800e3dc:	b9a3      	cbnz	r3, 800e408 <_dtoa_r+0xa00>
 800e3de:	9a06      	ldr	r2, [sp, #24]
 800e3e0:	b992      	cbnz	r2, 800e408 <_dtoa_r+0xa00>
 800e3e2:	9a07      	ldr	r2, [sp, #28]
 800e3e4:	b982      	cbnz	r2, 800e408 <_dtoa_r+0xa00>
 800e3e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e3ea:	d029      	beq.n	800e440 <_dtoa_r+0xa38>
 800e3ec:	9b00      	ldr	r3, [sp, #0]
 800e3ee:	2b00      	cmp	r3, #0
 800e3f0:	dd01      	ble.n	800e3f6 <_dtoa_r+0x9ee>
 800e3f2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800e3f6:	9b05      	ldr	r3, [sp, #20]
 800e3f8:	1c5d      	adds	r5, r3, #1
 800e3fa:	f883 8000 	strb.w	r8, [r3]
 800e3fe:	e782      	b.n	800e306 <_dtoa_r+0x8fe>
 800e400:	4630      	mov	r0, r6
 800e402:	e7c2      	b.n	800e38a <_dtoa_r+0x982>
 800e404:	2301      	movs	r3, #1
 800e406:	e7e3      	b.n	800e3d0 <_dtoa_r+0x9c8>
 800e408:	9a00      	ldr	r2, [sp, #0]
 800e40a:	2a00      	cmp	r2, #0
 800e40c:	db04      	blt.n	800e418 <_dtoa_r+0xa10>
 800e40e:	d125      	bne.n	800e45c <_dtoa_r+0xa54>
 800e410:	9a06      	ldr	r2, [sp, #24]
 800e412:	bb1a      	cbnz	r2, 800e45c <_dtoa_r+0xa54>
 800e414:	9a07      	ldr	r2, [sp, #28]
 800e416:	bb0a      	cbnz	r2, 800e45c <_dtoa_r+0xa54>
 800e418:	2b00      	cmp	r3, #0
 800e41a:	ddec      	ble.n	800e3f6 <_dtoa_r+0x9ee>
 800e41c:	2201      	movs	r2, #1
 800e41e:	9904      	ldr	r1, [sp, #16]
 800e420:	4620      	mov	r0, r4
 800e422:	f000 fa7b 	bl	800e91c <__lshift>
 800e426:	4639      	mov	r1, r7
 800e428:	9004      	str	r0, [sp, #16]
 800e42a:	f000 facb 	bl	800e9c4 <__mcmp>
 800e42e:	2800      	cmp	r0, #0
 800e430:	dc03      	bgt.n	800e43a <_dtoa_r+0xa32>
 800e432:	d1e0      	bne.n	800e3f6 <_dtoa_r+0x9ee>
 800e434:	f018 0f01 	tst.w	r8, #1
 800e438:	d0dd      	beq.n	800e3f6 <_dtoa_r+0x9ee>
 800e43a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e43e:	d1d8      	bne.n	800e3f2 <_dtoa_r+0x9ea>
 800e440:	9b05      	ldr	r3, [sp, #20]
 800e442:	9a05      	ldr	r2, [sp, #20]
 800e444:	1c5d      	adds	r5, r3, #1
 800e446:	2339      	movs	r3, #57	; 0x39
 800e448:	7013      	strb	r3, [r2, #0]
 800e44a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e44e:	2b39      	cmp	r3, #57	; 0x39
 800e450:	f105 32ff 	add.w	r2, r5, #4294967295
 800e454:	d04f      	beq.n	800e4f6 <_dtoa_r+0xaee>
 800e456:	3301      	adds	r3, #1
 800e458:	7013      	strb	r3, [r2, #0]
 800e45a:	e754      	b.n	800e306 <_dtoa_r+0x8fe>
 800e45c:	9a05      	ldr	r2, [sp, #20]
 800e45e:	2b00      	cmp	r3, #0
 800e460:	f102 0501 	add.w	r5, r2, #1
 800e464:	dd06      	ble.n	800e474 <_dtoa_r+0xa6c>
 800e466:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800e46a:	d0e9      	beq.n	800e440 <_dtoa_r+0xa38>
 800e46c:	f108 0801 	add.w	r8, r8, #1
 800e470:	9b05      	ldr	r3, [sp, #20]
 800e472:	e7c2      	b.n	800e3fa <_dtoa_r+0x9f2>
 800e474:	9a02      	ldr	r2, [sp, #8]
 800e476:	f805 8c01 	strb.w	r8, [r5, #-1]
 800e47a:	eba5 030b 	sub.w	r3, r5, fp
 800e47e:	4293      	cmp	r3, r2
 800e480:	d021      	beq.n	800e4c6 <_dtoa_r+0xabe>
 800e482:	2300      	movs	r3, #0
 800e484:	220a      	movs	r2, #10
 800e486:	9904      	ldr	r1, [sp, #16]
 800e488:	4620      	mov	r0, r4
 800e48a:	f000 f8d0 	bl	800e62e <__multadd>
 800e48e:	45b1      	cmp	r9, r6
 800e490:	9004      	str	r0, [sp, #16]
 800e492:	f04f 0300 	mov.w	r3, #0
 800e496:	f04f 020a 	mov.w	r2, #10
 800e49a:	4649      	mov	r1, r9
 800e49c:	4620      	mov	r0, r4
 800e49e:	d105      	bne.n	800e4ac <_dtoa_r+0xaa4>
 800e4a0:	f000 f8c5 	bl	800e62e <__multadd>
 800e4a4:	4681      	mov	r9, r0
 800e4a6:	4606      	mov	r6, r0
 800e4a8:	9505      	str	r5, [sp, #20]
 800e4aa:	e776      	b.n	800e39a <_dtoa_r+0x992>
 800e4ac:	f000 f8bf 	bl	800e62e <__multadd>
 800e4b0:	4631      	mov	r1, r6
 800e4b2:	4681      	mov	r9, r0
 800e4b4:	2300      	movs	r3, #0
 800e4b6:	220a      	movs	r2, #10
 800e4b8:	4620      	mov	r0, r4
 800e4ba:	f000 f8b8 	bl	800e62e <__multadd>
 800e4be:	4606      	mov	r6, r0
 800e4c0:	e7f2      	b.n	800e4a8 <_dtoa_r+0xaa0>
 800e4c2:	f04f 0900 	mov.w	r9, #0
 800e4c6:	2201      	movs	r2, #1
 800e4c8:	9904      	ldr	r1, [sp, #16]
 800e4ca:	4620      	mov	r0, r4
 800e4cc:	f000 fa26 	bl	800e91c <__lshift>
 800e4d0:	4639      	mov	r1, r7
 800e4d2:	9004      	str	r0, [sp, #16]
 800e4d4:	f000 fa76 	bl	800e9c4 <__mcmp>
 800e4d8:	2800      	cmp	r0, #0
 800e4da:	dcb6      	bgt.n	800e44a <_dtoa_r+0xa42>
 800e4dc:	d102      	bne.n	800e4e4 <_dtoa_r+0xadc>
 800e4de:	f018 0f01 	tst.w	r8, #1
 800e4e2:	d1b2      	bne.n	800e44a <_dtoa_r+0xa42>
 800e4e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e4e8:	2b30      	cmp	r3, #48	; 0x30
 800e4ea:	f105 32ff 	add.w	r2, r5, #4294967295
 800e4ee:	f47f af0a 	bne.w	800e306 <_dtoa_r+0x8fe>
 800e4f2:	4615      	mov	r5, r2
 800e4f4:	e7f6      	b.n	800e4e4 <_dtoa_r+0xadc>
 800e4f6:	4593      	cmp	fp, r2
 800e4f8:	d105      	bne.n	800e506 <_dtoa_r+0xafe>
 800e4fa:	2331      	movs	r3, #49	; 0x31
 800e4fc:	f10a 0a01 	add.w	sl, sl, #1
 800e500:	f88b 3000 	strb.w	r3, [fp]
 800e504:	e6ff      	b.n	800e306 <_dtoa_r+0x8fe>
 800e506:	4615      	mov	r5, r2
 800e508:	e79f      	b.n	800e44a <_dtoa_r+0xa42>
 800e50a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800e570 <_dtoa_r+0xb68>
 800e50e:	e007      	b.n	800e520 <_dtoa_r+0xb18>
 800e510:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e512:	f8df b060 	ldr.w	fp, [pc, #96]	; 800e574 <_dtoa_r+0xb6c>
 800e516:	b11b      	cbz	r3, 800e520 <_dtoa_r+0xb18>
 800e518:	f10b 0308 	add.w	r3, fp, #8
 800e51c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800e51e:	6013      	str	r3, [r2, #0]
 800e520:	4658      	mov	r0, fp
 800e522:	b017      	add	sp, #92	; 0x5c
 800e524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e528:	9b06      	ldr	r3, [sp, #24]
 800e52a:	2b01      	cmp	r3, #1
 800e52c:	f77f ae35 	ble.w	800e19a <_dtoa_r+0x792>
 800e530:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e532:	9307      	str	r3, [sp, #28]
 800e534:	e649      	b.n	800e1ca <_dtoa_r+0x7c2>
 800e536:	9b02      	ldr	r3, [sp, #8]
 800e538:	2b00      	cmp	r3, #0
 800e53a:	dc03      	bgt.n	800e544 <_dtoa_r+0xb3c>
 800e53c:	9b06      	ldr	r3, [sp, #24]
 800e53e:	2b02      	cmp	r3, #2
 800e540:	f73f aecc 	bgt.w	800e2dc <_dtoa_r+0x8d4>
 800e544:	465d      	mov	r5, fp
 800e546:	4639      	mov	r1, r7
 800e548:	9804      	ldr	r0, [sp, #16]
 800e54a:	f7ff f9d1 	bl	800d8f0 <quorem>
 800e54e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800e552:	f805 8b01 	strb.w	r8, [r5], #1
 800e556:	9a02      	ldr	r2, [sp, #8]
 800e558:	eba5 030b 	sub.w	r3, r5, fp
 800e55c:	429a      	cmp	r2, r3
 800e55e:	ddb0      	ble.n	800e4c2 <_dtoa_r+0xaba>
 800e560:	2300      	movs	r3, #0
 800e562:	220a      	movs	r2, #10
 800e564:	9904      	ldr	r1, [sp, #16]
 800e566:	4620      	mov	r0, r4
 800e568:	f000 f861 	bl	800e62e <__multadd>
 800e56c:	9004      	str	r0, [sp, #16]
 800e56e:	e7ea      	b.n	800e546 <_dtoa_r+0xb3e>
 800e570:	0801261c 	.word	0x0801261c
 800e574:	08012640 	.word	0x08012640

0800e578 <_localeconv_r>:
 800e578:	4b04      	ldr	r3, [pc, #16]	; (800e58c <_localeconv_r+0x14>)
 800e57a:	681b      	ldr	r3, [r3, #0]
 800e57c:	6a18      	ldr	r0, [r3, #32]
 800e57e:	4b04      	ldr	r3, [pc, #16]	; (800e590 <_localeconv_r+0x18>)
 800e580:	2800      	cmp	r0, #0
 800e582:	bf08      	it	eq
 800e584:	4618      	moveq	r0, r3
 800e586:	30f0      	adds	r0, #240	; 0xf0
 800e588:	4770      	bx	lr
 800e58a:	bf00      	nop
 800e58c:	20000028 	.word	0x20000028
 800e590:	2000008c 	.word	0x2000008c

0800e594 <__malloc_lock>:
 800e594:	4770      	bx	lr

0800e596 <__malloc_unlock>:
 800e596:	4770      	bx	lr

0800e598 <_Balloc>:
 800e598:	b570      	push	{r4, r5, r6, lr}
 800e59a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e59c:	4604      	mov	r4, r0
 800e59e:	460e      	mov	r6, r1
 800e5a0:	b93d      	cbnz	r5, 800e5b2 <_Balloc+0x1a>
 800e5a2:	2010      	movs	r0, #16
 800e5a4:	f7fe fbe8 	bl	800cd78 <malloc>
 800e5a8:	6260      	str	r0, [r4, #36]	; 0x24
 800e5aa:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e5ae:	6005      	str	r5, [r0, #0]
 800e5b0:	60c5      	str	r5, [r0, #12]
 800e5b2:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e5b4:	68eb      	ldr	r3, [r5, #12]
 800e5b6:	b183      	cbz	r3, 800e5da <_Balloc+0x42>
 800e5b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5ba:	68db      	ldr	r3, [r3, #12]
 800e5bc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e5c0:	b9b8      	cbnz	r0, 800e5f2 <_Balloc+0x5a>
 800e5c2:	2101      	movs	r1, #1
 800e5c4:	fa01 f506 	lsl.w	r5, r1, r6
 800e5c8:	1d6a      	adds	r2, r5, #5
 800e5ca:	0092      	lsls	r2, r2, #2
 800e5cc:	4620      	mov	r0, r4
 800e5ce:	f000 fabf 	bl	800eb50 <_calloc_r>
 800e5d2:	b160      	cbz	r0, 800e5ee <_Balloc+0x56>
 800e5d4:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e5d8:	e00e      	b.n	800e5f8 <_Balloc+0x60>
 800e5da:	2221      	movs	r2, #33	; 0x21
 800e5dc:	2104      	movs	r1, #4
 800e5de:	4620      	mov	r0, r4
 800e5e0:	f000 fab6 	bl	800eb50 <_calloc_r>
 800e5e4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e5e6:	60e8      	str	r0, [r5, #12]
 800e5e8:	68db      	ldr	r3, [r3, #12]
 800e5ea:	2b00      	cmp	r3, #0
 800e5ec:	d1e4      	bne.n	800e5b8 <_Balloc+0x20>
 800e5ee:	2000      	movs	r0, #0
 800e5f0:	bd70      	pop	{r4, r5, r6, pc}
 800e5f2:	6802      	ldr	r2, [r0, #0]
 800e5f4:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e5f8:	2300      	movs	r3, #0
 800e5fa:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e5fe:	e7f7      	b.n	800e5f0 <_Balloc+0x58>

0800e600 <_Bfree>:
 800e600:	b570      	push	{r4, r5, r6, lr}
 800e602:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e604:	4606      	mov	r6, r0
 800e606:	460d      	mov	r5, r1
 800e608:	b93c      	cbnz	r4, 800e61a <_Bfree+0x1a>
 800e60a:	2010      	movs	r0, #16
 800e60c:	f7fe fbb4 	bl	800cd78 <malloc>
 800e610:	6270      	str	r0, [r6, #36]	; 0x24
 800e612:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e616:	6004      	str	r4, [r0, #0]
 800e618:	60c4      	str	r4, [r0, #12]
 800e61a:	b13d      	cbz	r5, 800e62c <_Bfree+0x2c>
 800e61c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e61e:	686a      	ldr	r2, [r5, #4]
 800e620:	68db      	ldr	r3, [r3, #12]
 800e622:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e626:	6029      	str	r1, [r5, #0]
 800e628:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e62c:	bd70      	pop	{r4, r5, r6, pc}

0800e62e <__multadd>:
 800e62e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e632:	690d      	ldr	r5, [r1, #16]
 800e634:	461f      	mov	r7, r3
 800e636:	4606      	mov	r6, r0
 800e638:	460c      	mov	r4, r1
 800e63a:	f101 0c14 	add.w	ip, r1, #20
 800e63e:	2300      	movs	r3, #0
 800e640:	f8dc 0000 	ldr.w	r0, [ip]
 800e644:	b281      	uxth	r1, r0
 800e646:	fb02 7101 	mla	r1, r2, r1, r7
 800e64a:	0c0f      	lsrs	r7, r1, #16
 800e64c:	0c00      	lsrs	r0, r0, #16
 800e64e:	fb02 7000 	mla	r0, r2, r0, r7
 800e652:	b289      	uxth	r1, r1
 800e654:	3301      	adds	r3, #1
 800e656:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e65a:	429d      	cmp	r5, r3
 800e65c:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e660:	f84c 1b04 	str.w	r1, [ip], #4
 800e664:	dcec      	bgt.n	800e640 <__multadd+0x12>
 800e666:	b1d7      	cbz	r7, 800e69e <__multadd+0x70>
 800e668:	68a3      	ldr	r3, [r4, #8]
 800e66a:	42ab      	cmp	r3, r5
 800e66c:	dc12      	bgt.n	800e694 <__multadd+0x66>
 800e66e:	6861      	ldr	r1, [r4, #4]
 800e670:	4630      	mov	r0, r6
 800e672:	3101      	adds	r1, #1
 800e674:	f7ff ff90 	bl	800e598 <_Balloc>
 800e678:	6922      	ldr	r2, [r4, #16]
 800e67a:	3202      	adds	r2, #2
 800e67c:	f104 010c 	add.w	r1, r4, #12
 800e680:	4680      	mov	r8, r0
 800e682:	0092      	lsls	r2, r2, #2
 800e684:	300c      	adds	r0, #12
 800e686:	f7fe fb7f 	bl	800cd88 <memcpy>
 800e68a:	4621      	mov	r1, r4
 800e68c:	4630      	mov	r0, r6
 800e68e:	f7ff ffb7 	bl	800e600 <_Bfree>
 800e692:	4644      	mov	r4, r8
 800e694:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e698:	3501      	adds	r5, #1
 800e69a:	615f      	str	r7, [r3, #20]
 800e69c:	6125      	str	r5, [r4, #16]
 800e69e:	4620      	mov	r0, r4
 800e6a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e6a4 <__hi0bits>:
 800e6a4:	0c02      	lsrs	r2, r0, #16
 800e6a6:	0412      	lsls	r2, r2, #16
 800e6a8:	4603      	mov	r3, r0
 800e6aa:	b9b2      	cbnz	r2, 800e6da <__hi0bits+0x36>
 800e6ac:	0403      	lsls	r3, r0, #16
 800e6ae:	2010      	movs	r0, #16
 800e6b0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e6b4:	bf04      	itt	eq
 800e6b6:	021b      	lsleq	r3, r3, #8
 800e6b8:	3008      	addeq	r0, #8
 800e6ba:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e6be:	bf04      	itt	eq
 800e6c0:	011b      	lsleq	r3, r3, #4
 800e6c2:	3004      	addeq	r0, #4
 800e6c4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e6c8:	bf04      	itt	eq
 800e6ca:	009b      	lsleq	r3, r3, #2
 800e6cc:	3002      	addeq	r0, #2
 800e6ce:	2b00      	cmp	r3, #0
 800e6d0:	db06      	blt.n	800e6e0 <__hi0bits+0x3c>
 800e6d2:	005b      	lsls	r3, r3, #1
 800e6d4:	d503      	bpl.n	800e6de <__hi0bits+0x3a>
 800e6d6:	3001      	adds	r0, #1
 800e6d8:	4770      	bx	lr
 800e6da:	2000      	movs	r0, #0
 800e6dc:	e7e8      	b.n	800e6b0 <__hi0bits+0xc>
 800e6de:	2020      	movs	r0, #32
 800e6e0:	4770      	bx	lr

0800e6e2 <__lo0bits>:
 800e6e2:	6803      	ldr	r3, [r0, #0]
 800e6e4:	f013 0207 	ands.w	r2, r3, #7
 800e6e8:	4601      	mov	r1, r0
 800e6ea:	d00b      	beq.n	800e704 <__lo0bits+0x22>
 800e6ec:	07da      	lsls	r2, r3, #31
 800e6ee:	d423      	bmi.n	800e738 <__lo0bits+0x56>
 800e6f0:	0798      	lsls	r0, r3, #30
 800e6f2:	bf49      	itett	mi
 800e6f4:	085b      	lsrmi	r3, r3, #1
 800e6f6:	089b      	lsrpl	r3, r3, #2
 800e6f8:	2001      	movmi	r0, #1
 800e6fa:	600b      	strmi	r3, [r1, #0]
 800e6fc:	bf5c      	itt	pl
 800e6fe:	600b      	strpl	r3, [r1, #0]
 800e700:	2002      	movpl	r0, #2
 800e702:	4770      	bx	lr
 800e704:	b298      	uxth	r0, r3
 800e706:	b9a8      	cbnz	r0, 800e734 <__lo0bits+0x52>
 800e708:	0c1b      	lsrs	r3, r3, #16
 800e70a:	2010      	movs	r0, #16
 800e70c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e710:	bf04      	itt	eq
 800e712:	0a1b      	lsreq	r3, r3, #8
 800e714:	3008      	addeq	r0, #8
 800e716:	071a      	lsls	r2, r3, #28
 800e718:	bf04      	itt	eq
 800e71a:	091b      	lsreq	r3, r3, #4
 800e71c:	3004      	addeq	r0, #4
 800e71e:	079a      	lsls	r2, r3, #30
 800e720:	bf04      	itt	eq
 800e722:	089b      	lsreq	r3, r3, #2
 800e724:	3002      	addeq	r0, #2
 800e726:	07da      	lsls	r2, r3, #31
 800e728:	d402      	bmi.n	800e730 <__lo0bits+0x4e>
 800e72a:	085b      	lsrs	r3, r3, #1
 800e72c:	d006      	beq.n	800e73c <__lo0bits+0x5a>
 800e72e:	3001      	adds	r0, #1
 800e730:	600b      	str	r3, [r1, #0]
 800e732:	4770      	bx	lr
 800e734:	4610      	mov	r0, r2
 800e736:	e7e9      	b.n	800e70c <__lo0bits+0x2a>
 800e738:	2000      	movs	r0, #0
 800e73a:	4770      	bx	lr
 800e73c:	2020      	movs	r0, #32
 800e73e:	4770      	bx	lr

0800e740 <__i2b>:
 800e740:	b510      	push	{r4, lr}
 800e742:	460c      	mov	r4, r1
 800e744:	2101      	movs	r1, #1
 800e746:	f7ff ff27 	bl	800e598 <_Balloc>
 800e74a:	2201      	movs	r2, #1
 800e74c:	6144      	str	r4, [r0, #20]
 800e74e:	6102      	str	r2, [r0, #16]
 800e750:	bd10      	pop	{r4, pc}

0800e752 <__multiply>:
 800e752:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e756:	4614      	mov	r4, r2
 800e758:	690a      	ldr	r2, [r1, #16]
 800e75a:	6923      	ldr	r3, [r4, #16]
 800e75c:	429a      	cmp	r2, r3
 800e75e:	bfb8      	it	lt
 800e760:	460b      	movlt	r3, r1
 800e762:	4688      	mov	r8, r1
 800e764:	bfbc      	itt	lt
 800e766:	46a0      	movlt	r8, r4
 800e768:	461c      	movlt	r4, r3
 800e76a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e76e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e772:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e776:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e77a:	eb07 0609 	add.w	r6, r7, r9
 800e77e:	42b3      	cmp	r3, r6
 800e780:	bfb8      	it	lt
 800e782:	3101      	addlt	r1, #1
 800e784:	f7ff ff08 	bl	800e598 <_Balloc>
 800e788:	f100 0514 	add.w	r5, r0, #20
 800e78c:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e790:	462b      	mov	r3, r5
 800e792:	2200      	movs	r2, #0
 800e794:	4573      	cmp	r3, lr
 800e796:	d316      	bcc.n	800e7c6 <__multiply+0x74>
 800e798:	f104 0214 	add.w	r2, r4, #20
 800e79c:	f108 0114 	add.w	r1, r8, #20
 800e7a0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e7a4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e7a8:	9300      	str	r3, [sp, #0]
 800e7aa:	9b00      	ldr	r3, [sp, #0]
 800e7ac:	9201      	str	r2, [sp, #4]
 800e7ae:	4293      	cmp	r3, r2
 800e7b0:	d80c      	bhi.n	800e7cc <__multiply+0x7a>
 800e7b2:	2e00      	cmp	r6, #0
 800e7b4:	dd03      	ble.n	800e7be <__multiply+0x6c>
 800e7b6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d05d      	beq.n	800e87a <__multiply+0x128>
 800e7be:	6106      	str	r6, [r0, #16]
 800e7c0:	b003      	add	sp, #12
 800e7c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7c6:	f843 2b04 	str.w	r2, [r3], #4
 800e7ca:	e7e3      	b.n	800e794 <__multiply+0x42>
 800e7cc:	f8b2 b000 	ldrh.w	fp, [r2]
 800e7d0:	f1bb 0f00 	cmp.w	fp, #0
 800e7d4:	d023      	beq.n	800e81e <__multiply+0xcc>
 800e7d6:	4689      	mov	r9, r1
 800e7d8:	46ac      	mov	ip, r5
 800e7da:	f04f 0800 	mov.w	r8, #0
 800e7de:	f859 4b04 	ldr.w	r4, [r9], #4
 800e7e2:	f8dc a000 	ldr.w	sl, [ip]
 800e7e6:	b2a3      	uxth	r3, r4
 800e7e8:	fa1f fa8a 	uxth.w	sl, sl
 800e7ec:	fb0b a303 	mla	r3, fp, r3, sl
 800e7f0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e7f4:	f8dc 4000 	ldr.w	r4, [ip]
 800e7f8:	4443      	add	r3, r8
 800e7fa:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e7fe:	fb0b 840a 	mla	r4, fp, sl, r8
 800e802:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e806:	46e2      	mov	sl, ip
 800e808:	b29b      	uxth	r3, r3
 800e80a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e80e:	454f      	cmp	r7, r9
 800e810:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e814:	f84a 3b04 	str.w	r3, [sl], #4
 800e818:	d82b      	bhi.n	800e872 <__multiply+0x120>
 800e81a:	f8cc 8004 	str.w	r8, [ip, #4]
 800e81e:	9b01      	ldr	r3, [sp, #4]
 800e820:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e824:	3204      	adds	r2, #4
 800e826:	f1ba 0f00 	cmp.w	sl, #0
 800e82a:	d020      	beq.n	800e86e <__multiply+0x11c>
 800e82c:	682b      	ldr	r3, [r5, #0]
 800e82e:	4689      	mov	r9, r1
 800e830:	46a8      	mov	r8, r5
 800e832:	f04f 0b00 	mov.w	fp, #0
 800e836:	f8b9 c000 	ldrh.w	ip, [r9]
 800e83a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e83e:	fb0a 440c 	mla	r4, sl, ip, r4
 800e842:	445c      	add	r4, fp
 800e844:	46c4      	mov	ip, r8
 800e846:	b29b      	uxth	r3, r3
 800e848:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e84c:	f84c 3b04 	str.w	r3, [ip], #4
 800e850:	f859 3b04 	ldr.w	r3, [r9], #4
 800e854:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e858:	0c1b      	lsrs	r3, r3, #16
 800e85a:	fb0a b303 	mla	r3, sl, r3, fp
 800e85e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e862:	454f      	cmp	r7, r9
 800e864:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e868:	d805      	bhi.n	800e876 <__multiply+0x124>
 800e86a:	f8c8 3004 	str.w	r3, [r8, #4]
 800e86e:	3504      	adds	r5, #4
 800e870:	e79b      	b.n	800e7aa <__multiply+0x58>
 800e872:	46d4      	mov	ip, sl
 800e874:	e7b3      	b.n	800e7de <__multiply+0x8c>
 800e876:	46e0      	mov	r8, ip
 800e878:	e7dd      	b.n	800e836 <__multiply+0xe4>
 800e87a:	3e01      	subs	r6, #1
 800e87c:	e799      	b.n	800e7b2 <__multiply+0x60>
	...

0800e880 <__pow5mult>:
 800e880:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e884:	4615      	mov	r5, r2
 800e886:	f012 0203 	ands.w	r2, r2, #3
 800e88a:	4606      	mov	r6, r0
 800e88c:	460f      	mov	r7, r1
 800e88e:	d007      	beq.n	800e8a0 <__pow5mult+0x20>
 800e890:	3a01      	subs	r2, #1
 800e892:	4c21      	ldr	r4, [pc, #132]	; (800e918 <__pow5mult+0x98>)
 800e894:	2300      	movs	r3, #0
 800e896:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e89a:	f7ff fec8 	bl	800e62e <__multadd>
 800e89e:	4607      	mov	r7, r0
 800e8a0:	10ad      	asrs	r5, r5, #2
 800e8a2:	d035      	beq.n	800e910 <__pow5mult+0x90>
 800e8a4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e8a6:	b93c      	cbnz	r4, 800e8b8 <__pow5mult+0x38>
 800e8a8:	2010      	movs	r0, #16
 800e8aa:	f7fe fa65 	bl	800cd78 <malloc>
 800e8ae:	6270      	str	r0, [r6, #36]	; 0x24
 800e8b0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e8b4:	6004      	str	r4, [r0, #0]
 800e8b6:	60c4      	str	r4, [r0, #12]
 800e8b8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e8bc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e8c0:	b94c      	cbnz	r4, 800e8d6 <__pow5mult+0x56>
 800e8c2:	f240 2171 	movw	r1, #625	; 0x271
 800e8c6:	4630      	mov	r0, r6
 800e8c8:	f7ff ff3a 	bl	800e740 <__i2b>
 800e8cc:	2300      	movs	r3, #0
 800e8ce:	f8c8 0008 	str.w	r0, [r8, #8]
 800e8d2:	4604      	mov	r4, r0
 800e8d4:	6003      	str	r3, [r0, #0]
 800e8d6:	f04f 0800 	mov.w	r8, #0
 800e8da:	07eb      	lsls	r3, r5, #31
 800e8dc:	d50a      	bpl.n	800e8f4 <__pow5mult+0x74>
 800e8de:	4639      	mov	r1, r7
 800e8e0:	4622      	mov	r2, r4
 800e8e2:	4630      	mov	r0, r6
 800e8e4:	f7ff ff35 	bl	800e752 <__multiply>
 800e8e8:	4639      	mov	r1, r7
 800e8ea:	4681      	mov	r9, r0
 800e8ec:	4630      	mov	r0, r6
 800e8ee:	f7ff fe87 	bl	800e600 <_Bfree>
 800e8f2:	464f      	mov	r7, r9
 800e8f4:	106d      	asrs	r5, r5, #1
 800e8f6:	d00b      	beq.n	800e910 <__pow5mult+0x90>
 800e8f8:	6820      	ldr	r0, [r4, #0]
 800e8fa:	b938      	cbnz	r0, 800e90c <__pow5mult+0x8c>
 800e8fc:	4622      	mov	r2, r4
 800e8fe:	4621      	mov	r1, r4
 800e900:	4630      	mov	r0, r6
 800e902:	f7ff ff26 	bl	800e752 <__multiply>
 800e906:	6020      	str	r0, [r4, #0]
 800e908:	f8c0 8000 	str.w	r8, [r0]
 800e90c:	4604      	mov	r4, r0
 800e90e:	e7e4      	b.n	800e8da <__pow5mult+0x5a>
 800e910:	4638      	mov	r0, r7
 800e912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e916:	bf00      	nop
 800e918:	08012740 	.word	0x08012740

0800e91c <__lshift>:
 800e91c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e920:	460c      	mov	r4, r1
 800e922:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e926:	6923      	ldr	r3, [r4, #16]
 800e928:	6849      	ldr	r1, [r1, #4]
 800e92a:	eb0a 0903 	add.w	r9, sl, r3
 800e92e:	68a3      	ldr	r3, [r4, #8]
 800e930:	4607      	mov	r7, r0
 800e932:	4616      	mov	r6, r2
 800e934:	f109 0501 	add.w	r5, r9, #1
 800e938:	42ab      	cmp	r3, r5
 800e93a:	db32      	blt.n	800e9a2 <__lshift+0x86>
 800e93c:	4638      	mov	r0, r7
 800e93e:	f7ff fe2b 	bl	800e598 <_Balloc>
 800e942:	2300      	movs	r3, #0
 800e944:	4680      	mov	r8, r0
 800e946:	f100 0114 	add.w	r1, r0, #20
 800e94a:	461a      	mov	r2, r3
 800e94c:	4553      	cmp	r3, sl
 800e94e:	db2b      	blt.n	800e9a8 <__lshift+0x8c>
 800e950:	6920      	ldr	r0, [r4, #16]
 800e952:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e956:	f104 0314 	add.w	r3, r4, #20
 800e95a:	f016 021f 	ands.w	r2, r6, #31
 800e95e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e962:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e966:	d025      	beq.n	800e9b4 <__lshift+0x98>
 800e968:	f1c2 0e20 	rsb	lr, r2, #32
 800e96c:	2000      	movs	r0, #0
 800e96e:	681e      	ldr	r6, [r3, #0]
 800e970:	468a      	mov	sl, r1
 800e972:	4096      	lsls	r6, r2
 800e974:	4330      	orrs	r0, r6
 800e976:	f84a 0b04 	str.w	r0, [sl], #4
 800e97a:	f853 0b04 	ldr.w	r0, [r3], #4
 800e97e:	459c      	cmp	ip, r3
 800e980:	fa20 f00e 	lsr.w	r0, r0, lr
 800e984:	d814      	bhi.n	800e9b0 <__lshift+0x94>
 800e986:	6048      	str	r0, [r1, #4]
 800e988:	b108      	cbz	r0, 800e98e <__lshift+0x72>
 800e98a:	f109 0502 	add.w	r5, r9, #2
 800e98e:	3d01      	subs	r5, #1
 800e990:	4638      	mov	r0, r7
 800e992:	f8c8 5010 	str.w	r5, [r8, #16]
 800e996:	4621      	mov	r1, r4
 800e998:	f7ff fe32 	bl	800e600 <_Bfree>
 800e99c:	4640      	mov	r0, r8
 800e99e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e9a2:	3101      	adds	r1, #1
 800e9a4:	005b      	lsls	r3, r3, #1
 800e9a6:	e7c7      	b.n	800e938 <__lshift+0x1c>
 800e9a8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e9ac:	3301      	adds	r3, #1
 800e9ae:	e7cd      	b.n	800e94c <__lshift+0x30>
 800e9b0:	4651      	mov	r1, sl
 800e9b2:	e7dc      	b.n	800e96e <__lshift+0x52>
 800e9b4:	3904      	subs	r1, #4
 800e9b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9ba:	f841 2f04 	str.w	r2, [r1, #4]!
 800e9be:	459c      	cmp	ip, r3
 800e9c0:	d8f9      	bhi.n	800e9b6 <__lshift+0x9a>
 800e9c2:	e7e4      	b.n	800e98e <__lshift+0x72>

0800e9c4 <__mcmp>:
 800e9c4:	6903      	ldr	r3, [r0, #16]
 800e9c6:	690a      	ldr	r2, [r1, #16]
 800e9c8:	1a9b      	subs	r3, r3, r2
 800e9ca:	b530      	push	{r4, r5, lr}
 800e9cc:	d10c      	bne.n	800e9e8 <__mcmp+0x24>
 800e9ce:	0092      	lsls	r2, r2, #2
 800e9d0:	3014      	adds	r0, #20
 800e9d2:	3114      	adds	r1, #20
 800e9d4:	1884      	adds	r4, r0, r2
 800e9d6:	4411      	add	r1, r2
 800e9d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e9dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e9e0:	4295      	cmp	r5, r2
 800e9e2:	d003      	beq.n	800e9ec <__mcmp+0x28>
 800e9e4:	d305      	bcc.n	800e9f2 <__mcmp+0x2e>
 800e9e6:	2301      	movs	r3, #1
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	bd30      	pop	{r4, r5, pc}
 800e9ec:	42a0      	cmp	r0, r4
 800e9ee:	d3f3      	bcc.n	800e9d8 <__mcmp+0x14>
 800e9f0:	e7fa      	b.n	800e9e8 <__mcmp+0x24>
 800e9f2:	f04f 33ff 	mov.w	r3, #4294967295
 800e9f6:	e7f7      	b.n	800e9e8 <__mcmp+0x24>

0800e9f8 <__mdiff>:
 800e9f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e9fc:	460d      	mov	r5, r1
 800e9fe:	4607      	mov	r7, r0
 800ea00:	4611      	mov	r1, r2
 800ea02:	4628      	mov	r0, r5
 800ea04:	4614      	mov	r4, r2
 800ea06:	f7ff ffdd 	bl	800e9c4 <__mcmp>
 800ea0a:	1e06      	subs	r6, r0, #0
 800ea0c:	d108      	bne.n	800ea20 <__mdiff+0x28>
 800ea0e:	4631      	mov	r1, r6
 800ea10:	4638      	mov	r0, r7
 800ea12:	f7ff fdc1 	bl	800e598 <_Balloc>
 800ea16:	2301      	movs	r3, #1
 800ea18:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ea1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ea20:	bfa4      	itt	ge
 800ea22:	4623      	movge	r3, r4
 800ea24:	462c      	movge	r4, r5
 800ea26:	4638      	mov	r0, r7
 800ea28:	6861      	ldr	r1, [r4, #4]
 800ea2a:	bfa6      	itte	ge
 800ea2c:	461d      	movge	r5, r3
 800ea2e:	2600      	movge	r6, #0
 800ea30:	2601      	movlt	r6, #1
 800ea32:	f7ff fdb1 	bl	800e598 <_Balloc>
 800ea36:	692b      	ldr	r3, [r5, #16]
 800ea38:	60c6      	str	r6, [r0, #12]
 800ea3a:	6926      	ldr	r6, [r4, #16]
 800ea3c:	f105 0914 	add.w	r9, r5, #20
 800ea40:	f104 0214 	add.w	r2, r4, #20
 800ea44:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800ea48:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800ea4c:	f100 0514 	add.w	r5, r0, #20
 800ea50:	f04f 0e00 	mov.w	lr, #0
 800ea54:	f852 ab04 	ldr.w	sl, [r2], #4
 800ea58:	f859 4b04 	ldr.w	r4, [r9], #4
 800ea5c:	fa1e f18a 	uxtah	r1, lr, sl
 800ea60:	b2a3      	uxth	r3, r4
 800ea62:	1ac9      	subs	r1, r1, r3
 800ea64:	0c23      	lsrs	r3, r4, #16
 800ea66:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800ea6a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800ea6e:	b289      	uxth	r1, r1
 800ea70:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800ea74:	45c8      	cmp	r8, r9
 800ea76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800ea7a:	4694      	mov	ip, r2
 800ea7c:	f845 3b04 	str.w	r3, [r5], #4
 800ea80:	d8e8      	bhi.n	800ea54 <__mdiff+0x5c>
 800ea82:	45bc      	cmp	ip, r7
 800ea84:	d304      	bcc.n	800ea90 <__mdiff+0x98>
 800ea86:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800ea8a:	b183      	cbz	r3, 800eaae <__mdiff+0xb6>
 800ea8c:	6106      	str	r6, [r0, #16]
 800ea8e:	e7c5      	b.n	800ea1c <__mdiff+0x24>
 800ea90:	f85c 1b04 	ldr.w	r1, [ip], #4
 800ea94:	fa1e f381 	uxtah	r3, lr, r1
 800ea98:	141a      	asrs	r2, r3, #16
 800ea9a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800ea9e:	b29b      	uxth	r3, r3
 800eaa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800eaa4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800eaa8:	f845 3b04 	str.w	r3, [r5], #4
 800eaac:	e7e9      	b.n	800ea82 <__mdiff+0x8a>
 800eaae:	3e01      	subs	r6, #1
 800eab0:	e7e9      	b.n	800ea86 <__mdiff+0x8e>

0800eab2 <__d2b>:
 800eab2:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800eab6:	460e      	mov	r6, r1
 800eab8:	2101      	movs	r1, #1
 800eaba:	ec59 8b10 	vmov	r8, r9, d0
 800eabe:	4615      	mov	r5, r2
 800eac0:	f7ff fd6a 	bl	800e598 <_Balloc>
 800eac4:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800eac8:	4607      	mov	r7, r0
 800eaca:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800eace:	bb34      	cbnz	r4, 800eb1e <__d2b+0x6c>
 800ead0:	9301      	str	r3, [sp, #4]
 800ead2:	f1b8 0300 	subs.w	r3, r8, #0
 800ead6:	d027      	beq.n	800eb28 <__d2b+0x76>
 800ead8:	a802      	add	r0, sp, #8
 800eada:	f840 3d08 	str.w	r3, [r0, #-8]!
 800eade:	f7ff fe00 	bl	800e6e2 <__lo0bits>
 800eae2:	9900      	ldr	r1, [sp, #0]
 800eae4:	b1f0      	cbz	r0, 800eb24 <__d2b+0x72>
 800eae6:	9a01      	ldr	r2, [sp, #4]
 800eae8:	f1c0 0320 	rsb	r3, r0, #32
 800eaec:	fa02 f303 	lsl.w	r3, r2, r3
 800eaf0:	430b      	orrs	r3, r1
 800eaf2:	40c2      	lsrs	r2, r0
 800eaf4:	617b      	str	r3, [r7, #20]
 800eaf6:	9201      	str	r2, [sp, #4]
 800eaf8:	9b01      	ldr	r3, [sp, #4]
 800eafa:	61bb      	str	r3, [r7, #24]
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	bf14      	ite	ne
 800eb00:	2102      	movne	r1, #2
 800eb02:	2101      	moveq	r1, #1
 800eb04:	6139      	str	r1, [r7, #16]
 800eb06:	b1c4      	cbz	r4, 800eb3a <__d2b+0x88>
 800eb08:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800eb0c:	4404      	add	r4, r0
 800eb0e:	6034      	str	r4, [r6, #0]
 800eb10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800eb14:	6028      	str	r0, [r5, #0]
 800eb16:	4638      	mov	r0, r7
 800eb18:	b003      	add	sp, #12
 800eb1a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb1e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800eb22:	e7d5      	b.n	800ead0 <__d2b+0x1e>
 800eb24:	6179      	str	r1, [r7, #20]
 800eb26:	e7e7      	b.n	800eaf8 <__d2b+0x46>
 800eb28:	a801      	add	r0, sp, #4
 800eb2a:	f7ff fdda 	bl	800e6e2 <__lo0bits>
 800eb2e:	9b01      	ldr	r3, [sp, #4]
 800eb30:	617b      	str	r3, [r7, #20]
 800eb32:	2101      	movs	r1, #1
 800eb34:	6139      	str	r1, [r7, #16]
 800eb36:	3020      	adds	r0, #32
 800eb38:	e7e5      	b.n	800eb06 <__d2b+0x54>
 800eb3a:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800eb3e:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800eb42:	6030      	str	r0, [r6, #0]
 800eb44:	6918      	ldr	r0, [r3, #16]
 800eb46:	f7ff fdad 	bl	800e6a4 <__hi0bits>
 800eb4a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800eb4e:	e7e1      	b.n	800eb14 <__d2b+0x62>

0800eb50 <_calloc_r>:
 800eb50:	b538      	push	{r3, r4, r5, lr}
 800eb52:	fb02 f401 	mul.w	r4, r2, r1
 800eb56:	4621      	mov	r1, r4
 800eb58:	f7fe f978 	bl	800ce4c <_malloc_r>
 800eb5c:	4605      	mov	r5, r0
 800eb5e:	b118      	cbz	r0, 800eb68 <_calloc_r+0x18>
 800eb60:	4622      	mov	r2, r4
 800eb62:	2100      	movs	r1, #0
 800eb64:	f7fe f91b 	bl	800cd9e <memset>
 800eb68:	4628      	mov	r0, r5
 800eb6a:	bd38      	pop	{r3, r4, r5, pc}

0800eb6c <__ssputs_r>:
 800eb6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800eb70:	688e      	ldr	r6, [r1, #8]
 800eb72:	429e      	cmp	r6, r3
 800eb74:	4682      	mov	sl, r0
 800eb76:	460c      	mov	r4, r1
 800eb78:	4690      	mov	r8, r2
 800eb7a:	4699      	mov	r9, r3
 800eb7c:	d837      	bhi.n	800ebee <__ssputs_r+0x82>
 800eb7e:	898a      	ldrh	r2, [r1, #12]
 800eb80:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800eb84:	d031      	beq.n	800ebea <__ssputs_r+0x7e>
 800eb86:	6825      	ldr	r5, [r4, #0]
 800eb88:	6909      	ldr	r1, [r1, #16]
 800eb8a:	1a6f      	subs	r7, r5, r1
 800eb8c:	6965      	ldr	r5, [r4, #20]
 800eb8e:	2302      	movs	r3, #2
 800eb90:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800eb94:	fb95 f5f3 	sdiv	r5, r5, r3
 800eb98:	f109 0301 	add.w	r3, r9, #1
 800eb9c:	443b      	add	r3, r7
 800eb9e:	429d      	cmp	r5, r3
 800eba0:	bf38      	it	cc
 800eba2:	461d      	movcc	r5, r3
 800eba4:	0553      	lsls	r3, r2, #21
 800eba6:	d530      	bpl.n	800ec0a <__ssputs_r+0x9e>
 800eba8:	4629      	mov	r1, r5
 800ebaa:	f7fe f94f 	bl	800ce4c <_malloc_r>
 800ebae:	4606      	mov	r6, r0
 800ebb0:	b950      	cbnz	r0, 800ebc8 <__ssputs_r+0x5c>
 800ebb2:	230c      	movs	r3, #12
 800ebb4:	f8ca 3000 	str.w	r3, [sl]
 800ebb8:	89a3      	ldrh	r3, [r4, #12]
 800ebba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebbe:	81a3      	strh	r3, [r4, #12]
 800ebc0:	f04f 30ff 	mov.w	r0, #4294967295
 800ebc4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ebc8:	463a      	mov	r2, r7
 800ebca:	6921      	ldr	r1, [r4, #16]
 800ebcc:	f7fe f8dc 	bl	800cd88 <memcpy>
 800ebd0:	89a3      	ldrh	r3, [r4, #12]
 800ebd2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ebd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ebda:	81a3      	strh	r3, [r4, #12]
 800ebdc:	6126      	str	r6, [r4, #16]
 800ebde:	6165      	str	r5, [r4, #20]
 800ebe0:	443e      	add	r6, r7
 800ebe2:	1bed      	subs	r5, r5, r7
 800ebe4:	6026      	str	r6, [r4, #0]
 800ebe6:	60a5      	str	r5, [r4, #8]
 800ebe8:	464e      	mov	r6, r9
 800ebea:	454e      	cmp	r6, r9
 800ebec:	d900      	bls.n	800ebf0 <__ssputs_r+0x84>
 800ebee:	464e      	mov	r6, r9
 800ebf0:	4632      	mov	r2, r6
 800ebf2:	4641      	mov	r1, r8
 800ebf4:	6820      	ldr	r0, [r4, #0]
 800ebf6:	f000 f91d 	bl	800ee34 <memmove>
 800ebfa:	68a3      	ldr	r3, [r4, #8]
 800ebfc:	1b9b      	subs	r3, r3, r6
 800ebfe:	60a3      	str	r3, [r4, #8]
 800ec00:	6823      	ldr	r3, [r4, #0]
 800ec02:	441e      	add	r6, r3
 800ec04:	6026      	str	r6, [r4, #0]
 800ec06:	2000      	movs	r0, #0
 800ec08:	e7dc      	b.n	800ebc4 <__ssputs_r+0x58>
 800ec0a:	462a      	mov	r2, r5
 800ec0c:	f000 f92b 	bl	800ee66 <_realloc_r>
 800ec10:	4606      	mov	r6, r0
 800ec12:	2800      	cmp	r0, #0
 800ec14:	d1e2      	bne.n	800ebdc <__ssputs_r+0x70>
 800ec16:	6921      	ldr	r1, [r4, #16]
 800ec18:	4650      	mov	r0, sl
 800ec1a:	f7fe f8c9 	bl	800cdb0 <_free_r>
 800ec1e:	e7c8      	b.n	800ebb2 <__ssputs_r+0x46>

0800ec20 <_svfiprintf_r>:
 800ec20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec24:	461d      	mov	r5, r3
 800ec26:	898b      	ldrh	r3, [r1, #12]
 800ec28:	061f      	lsls	r7, r3, #24
 800ec2a:	b09d      	sub	sp, #116	; 0x74
 800ec2c:	4680      	mov	r8, r0
 800ec2e:	460c      	mov	r4, r1
 800ec30:	4616      	mov	r6, r2
 800ec32:	d50f      	bpl.n	800ec54 <_svfiprintf_r+0x34>
 800ec34:	690b      	ldr	r3, [r1, #16]
 800ec36:	b96b      	cbnz	r3, 800ec54 <_svfiprintf_r+0x34>
 800ec38:	2140      	movs	r1, #64	; 0x40
 800ec3a:	f7fe f907 	bl	800ce4c <_malloc_r>
 800ec3e:	6020      	str	r0, [r4, #0]
 800ec40:	6120      	str	r0, [r4, #16]
 800ec42:	b928      	cbnz	r0, 800ec50 <_svfiprintf_r+0x30>
 800ec44:	230c      	movs	r3, #12
 800ec46:	f8c8 3000 	str.w	r3, [r8]
 800ec4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ec4e:	e0c8      	b.n	800ede2 <_svfiprintf_r+0x1c2>
 800ec50:	2340      	movs	r3, #64	; 0x40
 800ec52:	6163      	str	r3, [r4, #20]
 800ec54:	2300      	movs	r3, #0
 800ec56:	9309      	str	r3, [sp, #36]	; 0x24
 800ec58:	2320      	movs	r3, #32
 800ec5a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ec5e:	2330      	movs	r3, #48	; 0x30
 800ec60:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ec64:	9503      	str	r5, [sp, #12]
 800ec66:	f04f 0b01 	mov.w	fp, #1
 800ec6a:	4637      	mov	r7, r6
 800ec6c:	463d      	mov	r5, r7
 800ec6e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ec72:	b10b      	cbz	r3, 800ec78 <_svfiprintf_r+0x58>
 800ec74:	2b25      	cmp	r3, #37	; 0x25
 800ec76:	d13e      	bne.n	800ecf6 <_svfiprintf_r+0xd6>
 800ec78:	ebb7 0a06 	subs.w	sl, r7, r6
 800ec7c:	d00b      	beq.n	800ec96 <_svfiprintf_r+0x76>
 800ec7e:	4653      	mov	r3, sl
 800ec80:	4632      	mov	r2, r6
 800ec82:	4621      	mov	r1, r4
 800ec84:	4640      	mov	r0, r8
 800ec86:	f7ff ff71 	bl	800eb6c <__ssputs_r>
 800ec8a:	3001      	adds	r0, #1
 800ec8c:	f000 80a4 	beq.w	800edd8 <_svfiprintf_r+0x1b8>
 800ec90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ec92:	4453      	add	r3, sl
 800ec94:	9309      	str	r3, [sp, #36]	; 0x24
 800ec96:	783b      	ldrb	r3, [r7, #0]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	f000 809d 	beq.w	800edd8 <_svfiprintf_r+0x1b8>
 800ec9e:	2300      	movs	r3, #0
 800eca0:	f04f 32ff 	mov.w	r2, #4294967295
 800eca4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800eca8:	9304      	str	r3, [sp, #16]
 800ecaa:	9307      	str	r3, [sp, #28]
 800ecac:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ecb0:	931a      	str	r3, [sp, #104]	; 0x68
 800ecb2:	462f      	mov	r7, r5
 800ecb4:	2205      	movs	r2, #5
 800ecb6:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ecba:	4850      	ldr	r0, [pc, #320]	; (800edfc <_svfiprintf_r+0x1dc>)
 800ecbc:	f7f1 faa0 	bl	8000200 <memchr>
 800ecc0:	9b04      	ldr	r3, [sp, #16]
 800ecc2:	b9d0      	cbnz	r0, 800ecfa <_svfiprintf_r+0xda>
 800ecc4:	06d9      	lsls	r1, r3, #27
 800ecc6:	bf44      	itt	mi
 800ecc8:	2220      	movmi	r2, #32
 800ecca:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ecce:	071a      	lsls	r2, r3, #28
 800ecd0:	bf44      	itt	mi
 800ecd2:	222b      	movmi	r2, #43	; 0x2b
 800ecd4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ecd8:	782a      	ldrb	r2, [r5, #0]
 800ecda:	2a2a      	cmp	r2, #42	; 0x2a
 800ecdc:	d015      	beq.n	800ed0a <_svfiprintf_r+0xea>
 800ecde:	9a07      	ldr	r2, [sp, #28]
 800ece0:	462f      	mov	r7, r5
 800ece2:	2000      	movs	r0, #0
 800ece4:	250a      	movs	r5, #10
 800ece6:	4639      	mov	r1, r7
 800ece8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ecec:	3b30      	subs	r3, #48	; 0x30
 800ecee:	2b09      	cmp	r3, #9
 800ecf0:	d94d      	bls.n	800ed8e <_svfiprintf_r+0x16e>
 800ecf2:	b1b8      	cbz	r0, 800ed24 <_svfiprintf_r+0x104>
 800ecf4:	e00f      	b.n	800ed16 <_svfiprintf_r+0xf6>
 800ecf6:	462f      	mov	r7, r5
 800ecf8:	e7b8      	b.n	800ec6c <_svfiprintf_r+0x4c>
 800ecfa:	4a40      	ldr	r2, [pc, #256]	; (800edfc <_svfiprintf_r+0x1dc>)
 800ecfc:	1a80      	subs	r0, r0, r2
 800ecfe:	fa0b f000 	lsl.w	r0, fp, r0
 800ed02:	4318      	orrs	r0, r3
 800ed04:	9004      	str	r0, [sp, #16]
 800ed06:	463d      	mov	r5, r7
 800ed08:	e7d3      	b.n	800ecb2 <_svfiprintf_r+0x92>
 800ed0a:	9a03      	ldr	r2, [sp, #12]
 800ed0c:	1d11      	adds	r1, r2, #4
 800ed0e:	6812      	ldr	r2, [r2, #0]
 800ed10:	9103      	str	r1, [sp, #12]
 800ed12:	2a00      	cmp	r2, #0
 800ed14:	db01      	blt.n	800ed1a <_svfiprintf_r+0xfa>
 800ed16:	9207      	str	r2, [sp, #28]
 800ed18:	e004      	b.n	800ed24 <_svfiprintf_r+0x104>
 800ed1a:	4252      	negs	r2, r2
 800ed1c:	f043 0302 	orr.w	r3, r3, #2
 800ed20:	9207      	str	r2, [sp, #28]
 800ed22:	9304      	str	r3, [sp, #16]
 800ed24:	783b      	ldrb	r3, [r7, #0]
 800ed26:	2b2e      	cmp	r3, #46	; 0x2e
 800ed28:	d10c      	bne.n	800ed44 <_svfiprintf_r+0x124>
 800ed2a:	787b      	ldrb	r3, [r7, #1]
 800ed2c:	2b2a      	cmp	r3, #42	; 0x2a
 800ed2e:	d133      	bne.n	800ed98 <_svfiprintf_r+0x178>
 800ed30:	9b03      	ldr	r3, [sp, #12]
 800ed32:	1d1a      	adds	r2, r3, #4
 800ed34:	681b      	ldr	r3, [r3, #0]
 800ed36:	9203      	str	r2, [sp, #12]
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	bfb8      	it	lt
 800ed3c:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed40:	3702      	adds	r7, #2
 800ed42:	9305      	str	r3, [sp, #20]
 800ed44:	4d2e      	ldr	r5, [pc, #184]	; (800ee00 <_svfiprintf_r+0x1e0>)
 800ed46:	7839      	ldrb	r1, [r7, #0]
 800ed48:	2203      	movs	r2, #3
 800ed4a:	4628      	mov	r0, r5
 800ed4c:	f7f1 fa58 	bl	8000200 <memchr>
 800ed50:	b138      	cbz	r0, 800ed62 <_svfiprintf_r+0x142>
 800ed52:	2340      	movs	r3, #64	; 0x40
 800ed54:	1b40      	subs	r0, r0, r5
 800ed56:	fa03 f000 	lsl.w	r0, r3, r0
 800ed5a:	9b04      	ldr	r3, [sp, #16]
 800ed5c:	4303      	orrs	r3, r0
 800ed5e:	3701      	adds	r7, #1
 800ed60:	9304      	str	r3, [sp, #16]
 800ed62:	7839      	ldrb	r1, [r7, #0]
 800ed64:	4827      	ldr	r0, [pc, #156]	; (800ee04 <_svfiprintf_r+0x1e4>)
 800ed66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ed6a:	2206      	movs	r2, #6
 800ed6c:	1c7e      	adds	r6, r7, #1
 800ed6e:	f7f1 fa47 	bl	8000200 <memchr>
 800ed72:	2800      	cmp	r0, #0
 800ed74:	d038      	beq.n	800ede8 <_svfiprintf_r+0x1c8>
 800ed76:	4b24      	ldr	r3, [pc, #144]	; (800ee08 <_svfiprintf_r+0x1e8>)
 800ed78:	bb13      	cbnz	r3, 800edc0 <_svfiprintf_r+0x1a0>
 800ed7a:	9b03      	ldr	r3, [sp, #12]
 800ed7c:	3307      	adds	r3, #7
 800ed7e:	f023 0307 	bic.w	r3, r3, #7
 800ed82:	3308      	adds	r3, #8
 800ed84:	9303      	str	r3, [sp, #12]
 800ed86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ed88:	444b      	add	r3, r9
 800ed8a:	9309      	str	r3, [sp, #36]	; 0x24
 800ed8c:	e76d      	b.n	800ec6a <_svfiprintf_r+0x4a>
 800ed8e:	fb05 3202 	mla	r2, r5, r2, r3
 800ed92:	2001      	movs	r0, #1
 800ed94:	460f      	mov	r7, r1
 800ed96:	e7a6      	b.n	800ece6 <_svfiprintf_r+0xc6>
 800ed98:	2300      	movs	r3, #0
 800ed9a:	3701      	adds	r7, #1
 800ed9c:	9305      	str	r3, [sp, #20]
 800ed9e:	4619      	mov	r1, r3
 800eda0:	250a      	movs	r5, #10
 800eda2:	4638      	mov	r0, r7
 800eda4:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eda8:	3a30      	subs	r2, #48	; 0x30
 800edaa:	2a09      	cmp	r2, #9
 800edac:	d903      	bls.n	800edb6 <_svfiprintf_r+0x196>
 800edae:	2b00      	cmp	r3, #0
 800edb0:	d0c8      	beq.n	800ed44 <_svfiprintf_r+0x124>
 800edb2:	9105      	str	r1, [sp, #20]
 800edb4:	e7c6      	b.n	800ed44 <_svfiprintf_r+0x124>
 800edb6:	fb05 2101 	mla	r1, r5, r1, r2
 800edba:	2301      	movs	r3, #1
 800edbc:	4607      	mov	r7, r0
 800edbe:	e7f0      	b.n	800eda2 <_svfiprintf_r+0x182>
 800edc0:	ab03      	add	r3, sp, #12
 800edc2:	9300      	str	r3, [sp, #0]
 800edc4:	4622      	mov	r2, r4
 800edc6:	4b11      	ldr	r3, [pc, #68]	; (800ee0c <_svfiprintf_r+0x1ec>)
 800edc8:	a904      	add	r1, sp, #16
 800edca:	4640      	mov	r0, r8
 800edcc:	f7fe f92c 	bl	800d028 <_printf_float>
 800edd0:	f1b0 3fff 	cmp.w	r0, #4294967295
 800edd4:	4681      	mov	r9, r0
 800edd6:	d1d6      	bne.n	800ed86 <_svfiprintf_r+0x166>
 800edd8:	89a3      	ldrh	r3, [r4, #12]
 800edda:	065b      	lsls	r3, r3, #25
 800eddc:	f53f af35 	bmi.w	800ec4a <_svfiprintf_r+0x2a>
 800ede0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ede2:	b01d      	add	sp, #116	; 0x74
 800ede4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ede8:	ab03      	add	r3, sp, #12
 800edea:	9300      	str	r3, [sp, #0]
 800edec:	4622      	mov	r2, r4
 800edee:	4b07      	ldr	r3, [pc, #28]	; (800ee0c <_svfiprintf_r+0x1ec>)
 800edf0:	a904      	add	r1, sp, #16
 800edf2:	4640      	mov	r0, r8
 800edf4:	f7fe fbce 	bl	800d594 <_printf_i>
 800edf8:	e7ea      	b.n	800edd0 <_svfiprintf_r+0x1b0>
 800edfa:	bf00      	nop
 800edfc:	0801274c 	.word	0x0801274c
 800ee00:	08012752 	.word	0x08012752
 800ee04:	08012756 	.word	0x08012756
 800ee08:	0800d029 	.word	0x0800d029
 800ee0c:	0800eb6d 	.word	0x0800eb6d

0800ee10 <__ascii_mbtowc>:
 800ee10:	b082      	sub	sp, #8
 800ee12:	b901      	cbnz	r1, 800ee16 <__ascii_mbtowc+0x6>
 800ee14:	a901      	add	r1, sp, #4
 800ee16:	b142      	cbz	r2, 800ee2a <__ascii_mbtowc+0x1a>
 800ee18:	b14b      	cbz	r3, 800ee2e <__ascii_mbtowc+0x1e>
 800ee1a:	7813      	ldrb	r3, [r2, #0]
 800ee1c:	600b      	str	r3, [r1, #0]
 800ee1e:	7812      	ldrb	r2, [r2, #0]
 800ee20:	1c10      	adds	r0, r2, #0
 800ee22:	bf18      	it	ne
 800ee24:	2001      	movne	r0, #1
 800ee26:	b002      	add	sp, #8
 800ee28:	4770      	bx	lr
 800ee2a:	4610      	mov	r0, r2
 800ee2c:	e7fb      	b.n	800ee26 <__ascii_mbtowc+0x16>
 800ee2e:	f06f 0001 	mvn.w	r0, #1
 800ee32:	e7f8      	b.n	800ee26 <__ascii_mbtowc+0x16>

0800ee34 <memmove>:
 800ee34:	4288      	cmp	r0, r1
 800ee36:	b510      	push	{r4, lr}
 800ee38:	eb01 0302 	add.w	r3, r1, r2
 800ee3c:	d807      	bhi.n	800ee4e <memmove+0x1a>
 800ee3e:	1e42      	subs	r2, r0, #1
 800ee40:	4299      	cmp	r1, r3
 800ee42:	d00a      	beq.n	800ee5a <memmove+0x26>
 800ee44:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ee48:	f802 4f01 	strb.w	r4, [r2, #1]!
 800ee4c:	e7f8      	b.n	800ee40 <memmove+0xc>
 800ee4e:	4283      	cmp	r3, r0
 800ee50:	d9f5      	bls.n	800ee3e <memmove+0xa>
 800ee52:	1881      	adds	r1, r0, r2
 800ee54:	1ad2      	subs	r2, r2, r3
 800ee56:	42d3      	cmn	r3, r2
 800ee58:	d100      	bne.n	800ee5c <memmove+0x28>
 800ee5a:	bd10      	pop	{r4, pc}
 800ee5c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ee60:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800ee64:	e7f7      	b.n	800ee56 <memmove+0x22>

0800ee66 <_realloc_r>:
 800ee66:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee68:	4607      	mov	r7, r0
 800ee6a:	4614      	mov	r4, r2
 800ee6c:	460e      	mov	r6, r1
 800ee6e:	b921      	cbnz	r1, 800ee7a <_realloc_r+0x14>
 800ee70:	4611      	mov	r1, r2
 800ee72:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800ee76:	f7fd bfe9 	b.w	800ce4c <_malloc_r>
 800ee7a:	b922      	cbnz	r2, 800ee86 <_realloc_r+0x20>
 800ee7c:	f7fd ff98 	bl	800cdb0 <_free_r>
 800ee80:	4625      	mov	r5, r4
 800ee82:	4628      	mov	r0, r5
 800ee84:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ee86:	f000 f821 	bl	800eecc <_malloc_usable_size_r>
 800ee8a:	42a0      	cmp	r0, r4
 800ee8c:	d20f      	bcs.n	800eeae <_realloc_r+0x48>
 800ee8e:	4621      	mov	r1, r4
 800ee90:	4638      	mov	r0, r7
 800ee92:	f7fd ffdb 	bl	800ce4c <_malloc_r>
 800ee96:	4605      	mov	r5, r0
 800ee98:	2800      	cmp	r0, #0
 800ee9a:	d0f2      	beq.n	800ee82 <_realloc_r+0x1c>
 800ee9c:	4631      	mov	r1, r6
 800ee9e:	4622      	mov	r2, r4
 800eea0:	f7fd ff72 	bl	800cd88 <memcpy>
 800eea4:	4631      	mov	r1, r6
 800eea6:	4638      	mov	r0, r7
 800eea8:	f7fd ff82 	bl	800cdb0 <_free_r>
 800eeac:	e7e9      	b.n	800ee82 <_realloc_r+0x1c>
 800eeae:	4635      	mov	r5, r6
 800eeb0:	e7e7      	b.n	800ee82 <_realloc_r+0x1c>

0800eeb2 <__ascii_wctomb>:
 800eeb2:	b149      	cbz	r1, 800eec8 <__ascii_wctomb+0x16>
 800eeb4:	2aff      	cmp	r2, #255	; 0xff
 800eeb6:	bf85      	ittet	hi
 800eeb8:	238a      	movhi	r3, #138	; 0x8a
 800eeba:	6003      	strhi	r3, [r0, #0]
 800eebc:	700a      	strbls	r2, [r1, #0]
 800eebe:	f04f 30ff 	movhi.w	r0, #4294967295
 800eec2:	bf98      	it	ls
 800eec4:	2001      	movls	r0, #1
 800eec6:	4770      	bx	lr
 800eec8:	4608      	mov	r0, r1
 800eeca:	4770      	bx	lr

0800eecc <_malloc_usable_size_r>:
 800eecc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eed0:	1f18      	subs	r0, r3, #4
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	bfbc      	itt	lt
 800eed6:	580b      	ldrlt	r3, [r1, r0]
 800eed8:	18c0      	addlt	r0, r0, r3
 800eeda:	4770      	bx	lr
 800eedc:	0000      	movs	r0, r0
	...

0800eee0 <tan>:
 800eee0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800eee2:	ec51 0b10 	vmov	r0, r1, d0
 800eee6:	4a14      	ldr	r2, [pc, #80]	; (800ef38 <tan+0x58>)
 800eee8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800eeec:	4293      	cmp	r3, r2
 800eeee:	dc05      	bgt.n	800eefc <tan+0x1c>
 800eef0:	ed9f 1b0f 	vldr	d1, [pc, #60]	; 800ef30 <tan+0x50>
 800eef4:	2001      	movs	r0, #1
 800eef6:	f001 fce3 	bl	80108c0 <__kernel_tan>
 800eefa:	e009      	b.n	800ef10 <tan+0x30>
 800eefc:	4a0f      	ldr	r2, [pc, #60]	; (800ef3c <tan+0x5c>)
 800eefe:	4293      	cmp	r3, r2
 800ef00:	dd09      	ble.n	800ef16 <tan+0x36>
 800ef02:	ee10 2a10 	vmov	r2, s0
 800ef06:	460b      	mov	r3, r1
 800ef08:	f7f1 f9ce 	bl	80002a8 <__aeabi_dsub>
 800ef0c:	ec41 0b10 	vmov	d0, r0, r1
 800ef10:	b005      	add	sp, #20
 800ef12:	f85d fb04 	ldr.w	pc, [sp], #4
 800ef16:	4668      	mov	r0, sp
 800ef18:	f000 feee 	bl	800fcf8 <__ieee754_rem_pio2>
 800ef1c:	0040      	lsls	r0, r0, #1
 800ef1e:	f000 0002 	and.w	r0, r0, #2
 800ef22:	f1c0 0001 	rsb	r0, r0, #1
 800ef26:	ed9d 1b02 	vldr	d1, [sp, #8]
 800ef2a:	ed9d 0b00 	vldr	d0, [sp]
 800ef2e:	e7e2      	b.n	800eef6 <tan+0x16>
	...
 800ef38:	3fe921fb 	.word	0x3fe921fb
 800ef3c:	7fefffff 	.word	0x7fefffff

0800ef40 <pow>:
 800ef40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ef44:	ed2d 8b04 	vpush	{d8-d9}
 800ef48:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 800f21c <pow+0x2dc>
 800ef4c:	b08d      	sub	sp, #52	; 0x34
 800ef4e:	ec57 6b10 	vmov	r6, r7, d0
 800ef52:	ec55 4b11 	vmov	r4, r5, d1
 800ef56:	f000 f9bf 	bl	800f2d8 <__ieee754_pow>
 800ef5a:	f999 3000 	ldrsb.w	r3, [r9]
 800ef5e:	9300      	str	r3, [sp, #0]
 800ef60:	3301      	adds	r3, #1
 800ef62:	eeb0 8a40 	vmov.f32	s16, s0
 800ef66:	eef0 8a60 	vmov.f32	s17, s1
 800ef6a:	46c8      	mov	r8, r9
 800ef6c:	d05f      	beq.n	800f02e <pow+0xee>
 800ef6e:	4622      	mov	r2, r4
 800ef70:	462b      	mov	r3, r5
 800ef72:	4620      	mov	r0, r4
 800ef74:	4629      	mov	r1, r5
 800ef76:	f7f1 fde9 	bl	8000b4c <__aeabi_dcmpun>
 800ef7a:	4683      	mov	fp, r0
 800ef7c:	2800      	cmp	r0, #0
 800ef7e:	d156      	bne.n	800f02e <pow+0xee>
 800ef80:	4632      	mov	r2, r6
 800ef82:	463b      	mov	r3, r7
 800ef84:	4630      	mov	r0, r6
 800ef86:	4639      	mov	r1, r7
 800ef88:	f7f1 fde0 	bl	8000b4c <__aeabi_dcmpun>
 800ef8c:	9001      	str	r0, [sp, #4]
 800ef8e:	b1e8      	cbz	r0, 800efcc <pow+0x8c>
 800ef90:	2200      	movs	r2, #0
 800ef92:	2300      	movs	r3, #0
 800ef94:	4620      	mov	r0, r4
 800ef96:	4629      	mov	r1, r5
 800ef98:	f7f1 fda6 	bl	8000ae8 <__aeabi_dcmpeq>
 800ef9c:	2800      	cmp	r0, #0
 800ef9e:	d046      	beq.n	800f02e <pow+0xee>
 800efa0:	2301      	movs	r3, #1
 800efa2:	9302      	str	r3, [sp, #8]
 800efa4:	4b96      	ldr	r3, [pc, #600]	; (800f200 <pow+0x2c0>)
 800efa6:	9303      	str	r3, [sp, #12]
 800efa8:	4b96      	ldr	r3, [pc, #600]	; (800f204 <pow+0x2c4>)
 800efaa:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800efae:	2200      	movs	r2, #0
 800efb0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800efb4:	9b00      	ldr	r3, [sp, #0]
 800efb6:	2b02      	cmp	r3, #2
 800efb8:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800efbc:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800efc0:	d033      	beq.n	800f02a <pow+0xea>
 800efc2:	a802      	add	r0, sp, #8
 800efc4:	f001 fee0 	bl	8010d88 <matherr>
 800efc8:	bb48      	cbnz	r0, 800f01e <pow+0xde>
 800efca:	e05d      	b.n	800f088 <pow+0x148>
 800efcc:	f04f 0a00 	mov.w	sl, #0
 800efd0:	f04f 0b00 	mov.w	fp, #0
 800efd4:	4652      	mov	r2, sl
 800efd6:	465b      	mov	r3, fp
 800efd8:	4630      	mov	r0, r6
 800efda:	4639      	mov	r1, r7
 800efdc:	f7f1 fd84 	bl	8000ae8 <__aeabi_dcmpeq>
 800efe0:	ec4b ab19 	vmov	d9, sl, fp
 800efe4:	2800      	cmp	r0, #0
 800efe6:	d054      	beq.n	800f092 <pow+0x152>
 800efe8:	4652      	mov	r2, sl
 800efea:	465b      	mov	r3, fp
 800efec:	4620      	mov	r0, r4
 800efee:	4629      	mov	r1, r5
 800eff0:	f7f1 fd7a 	bl	8000ae8 <__aeabi_dcmpeq>
 800eff4:	4680      	mov	r8, r0
 800eff6:	b318      	cbz	r0, 800f040 <pow+0x100>
 800eff8:	2301      	movs	r3, #1
 800effa:	9302      	str	r3, [sp, #8]
 800effc:	4b80      	ldr	r3, [pc, #512]	; (800f200 <pow+0x2c0>)
 800effe:	9303      	str	r3, [sp, #12]
 800f000:	9b01      	ldr	r3, [sp, #4]
 800f002:	930a      	str	r3, [sp, #40]	; 0x28
 800f004:	9b00      	ldr	r3, [sp, #0]
 800f006:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f00a:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f00e:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f012:	2b00      	cmp	r3, #0
 800f014:	d0d5      	beq.n	800efc2 <pow+0x82>
 800f016:	4b7b      	ldr	r3, [pc, #492]	; (800f204 <pow+0x2c4>)
 800f018:	2200      	movs	r2, #0
 800f01a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f01e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f020:	b11b      	cbz	r3, 800f02a <pow+0xea>
 800f022:	f7fd fe7f 	bl	800cd24 <__errno>
 800f026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800f028:	6003      	str	r3, [r0, #0]
 800f02a:	ed9d 8b08 	vldr	d8, [sp, #32]
 800f02e:	eeb0 0a48 	vmov.f32	s0, s16
 800f032:	eef0 0a68 	vmov.f32	s1, s17
 800f036:	b00d      	add	sp, #52	; 0x34
 800f038:	ecbd 8b04 	vpop	{d8-d9}
 800f03c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f040:	ec45 4b10 	vmov	d0, r4, r5
 800f044:	f001 fe11 	bl	8010c6a <finite>
 800f048:	2800      	cmp	r0, #0
 800f04a:	d0f0      	beq.n	800f02e <pow+0xee>
 800f04c:	4652      	mov	r2, sl
 800f04e:	465b      	mov	r3, fp
 800f050:	4620      	mov	r0, r4
 800f052:	4629      	mov	r1, r5
 800f054:	f7f1 fd52 	bl	8000afc <__aeabi_dcmplt>
 800f058:	2800      	cmp	r0, #0
 800f05a:	d0e8      	beq.n	800f02e <pow+0xee>
 800f05c:	2301      	movs	r3, #1
 800f05e:	9302      	str	r3, [sp, #8]
 800f060:	4b67      	ldr	r3, [pc, #412]	; (800f200 <pow+0x2c0>)
 800f062:	9303      	str	r3, [sp, #12]
 800f064:	f999 3000 	ldrsb.w	r3, [r9]
 800f068:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800f06c:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f070:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f074:	b913      	cbnz	r3, 800f07c <pow+0x13c>
 800f076:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800f07a:	e7a2      	b.n	800efc2 <pow+0x82>
 800f07c:	4962      	ldr	r1, [pc, #392]	; (800f208 <pow+0x2c8>)
 800f07e:	2000      	movs	r0, #0
 800f080:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f084:	2b02      	cmp	r3, #2
 800f086:	d19c      	bne.n	800efc2 <pow+0x82>
 800f088:	f7fd fe4c 	bl	800cd24 <__errno>
 800f08c:	2321      	movs	r3, #33	; 0x21
 800f08e:	6003      	str	r3, [r0, #0]
 800f090:	e7c5      	b.n	800f01e <pow+0xde>
 800f092:	eeb0 0a48 	vmov.f32	s0, s16
 800f096:	eef0 0a68 	vmov.f32	s1, s17
 800f09a:	f001 fde6 	bl	8010c6a <finite>
 800f09e:	9000      	str	r0, [sp, #0]
 800f0a0:	2800      	cmp	r0, #0
 800f0a2:	f040 8081 	bne.w	800f1a8 <pow+0x268>
 800f0a6:	ec47 6b10 	vmov	d0, r6, r7
 800f0aa:	f001 fdde 	bl	8010c6a <finite>
 800f0ae:	2800      	cmp	r0, #0
 800f0b0:	d07a      	beq.n	800f1a8 <pow+0x268>
 800f0b2:	ec45 4b10 	vmov	d0, r4, r5
 800f0b6:	f001 fdd8 	bl	8010c6a <finite>
 800f0ba:	2800      	cmp	r0, #0
 800f0bc:	d074      	beq.n	800f1a8 <pow+0x268>
 800f0be:	ec53 2b18 	vmov	r2, r3, d8
 800f0c2:	ee18 0a10 	vmov	r0, s16
 800f0c6:	4619      	mov	r1, r3
 800f0c8:	f7f1 fd40 	bl	8000b4c <__aeabi_dcmpun>
 800f0cc:	f999 9000 	ldrsb.w	r9, [r9]
 800f0d0:	4b4b      	ldr	r3, [pc, #300]	; (800f200 <pow+0x2c0>)
 800f0d2:	b1b0      	cbz	r0, 800f102 <pow+0x1c2>
 800f0d4:	2201      	movs	r2, #1
 800f0d6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f0da:	9b00      	ldr	r3, [sp, #0]
 800f0dc:	930a      	str	r3, [sp, #40]	; 0x28
 800f0de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f0e2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f0e6:	f1b9 0f00 	cmp.w	r9, #0
 800f0ea:	d0c4      	beq.n	800f076 <pow+0x136>
 800f0ec:	4652      	mov	r2, sl
 800f0ee:	465b      	mov	r3, fp
 800f0f0:	4650      	mov	r0, sl
 800f0f2:	4659      	mov	r1, fp
 800f0f4:	f7f1 fbba 	bl	800086c <__aeabi_ddiv>
 800f0f8:	f1b9 0f02 	cmp.w	r9, #2
 800f0fc:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f100:	e7c1      	b.n	800f086 <pow+0x146>
 800f102:	2203      	movs	r2, #3
 800f104:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800f108:	900a      	str	r0, [sp, #40]	; 0x28
 800f10a:	4629      	mov	r1, r5
 800f10c:	4620      	mov	r0, r4
 800f10e:	2200      	movs	r2, #0
 800f110:	4b3e      	ldr	r3, [pc, #248]	; (800f20c <pow+0x2cc>)
 800f112:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f116:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f11a:	f7f1 fa7d 	bl	8000618 <__aeabi_dmul>
 800f11e:	4604      	mov	r4, r0
 800f120:	460d      	mov	r5, r1
 800f122:	f1b9 0f00 	cmp.w	r9, #0
 800f126:	d124      	bne.n	800f172 <pow+0x232>
 800f128:	4b39      	ldr	r3, [pc, #228]	; (800f210 <pow+0x2d0>)
 800f12a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f12e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f132:	4630      	mov	r0, r6
 800f134:	4652      	mov	r2, sl
 800f136:	465b      	mov	r3, fp
 800f138:	4639      	mov	r1, r7
 800f13a:	f7f1 fcdf 	bl	8000afc <__aeabi_dcmplt>
 800f13e:	2800      	cmp	r0, #0
 800f140:	d056      	beq.n	800f1f0 <pow+0x2b0>
 800f142:	ec45 4b10 	vmov	d0, r4, r5
 800f146:	f001 fe2b 	bl	8010da0 <rint>
 800f14a:	4622      	mov	r2, r4
 800f14c:	462b      	mov	r3, r5
 800f14e:	ec51 0b10 	vmov	r0, r1, d0
 800f152:	f7f1 fcc9 	bl	8000ae8 <__aeabi_dcmpeq>
 800f156:	b920      	cbnz	r0, 800f162 <pow+0x222>
 800f158:	4b2e      	ldr	r3, [pc, #184]	; (800f214 <pow+0x2d4>)
 800f15a:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800f15e:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f162:	f998 3000 	ldrsb.w	r3, [r8]
 800f166:	2b02      	cmp	r3, #2
 800f168:	d142      	bne.n	800f1f0 <pow+0x2b0>
 800f16a:	f7fd fddb 	bl	800cd24 <__errno>
 800f16e:	2322      	movs	r3, #34	; 0x22
 800f170:	e78d      	b.n	800f08e <pow+0x14e>
 800f172:	4b29      	ldr	r3, [pc, #164]	; (800f218 <pow+0x2d8>)
 800f174:	2200      	movs	r2, #0
 800f176:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f17a:	4630      	mov	r0, r6
 800f17c:	4652      	mov	r2, sl
 800f17e:	465b      	mov	r3, fp
 800f180:	4639      	mov	r1, r7
 800f182:	f7f1 fcbb 	bl	8000afc <__aeabi_dcmplt>
 800f186:	2800      	cmp	r0, #0
 800f188:	d0eb      	beq.n	800f162 <pow+0x222>
 800f18a:	ec45 4b10 	vmov	d0, r4, r5
 800f18e:	f001 fe07 	bl	8010da0 <rint>
 800f192:	4622      	mov	r2, r4
 800f194:	462b      	mov	r3, r5
 800f196:	ec51 0b10 	vmov	r0, r1, d0
 800f19a:	f7f1 fca5 	bl	8000ae8 <__aeabi_dcmpeq>
 800f19e:	2800      	cmp	r0, #0
 800f1a0:	d1df      	bne.n	800f162 <pow+0x222>
 800f1a2:	2200      	movs	r2, #0
 800f1a4:	4b18      	ldr	r3, [pc, #96]	; (800f208 <pow+0x2c8>)
 800f1a6:	e7da      	b.n	800f15e <pow+0x21e>
 800f1a8:	2200      	movs	r2, #0
 800f1aa:	2300      	movs	r3, #0
 800f1ac:	ec51 0b18 	vmov	r0, r1, d8
 800f1b0:	f7f1 fc9a 	bl	8000ae8 <__aeabi_dcmpeq>
 800f1b4:	2800      	cmp	r0, #0
 800f1b6:	f43f af3a 	beq.w	800f02e <pow+0xee>
 800f1ba:	ec47 6b10 	vmov	d0, r6, r7
 800f1be:	f001 fd54 	bl	8010c6a <finite>
 800f1c2:	2800      	cmp	r0, #0
 800f1c4:	f43f af33 	beq.w	800f02e <pow+0xee>
 800f1c8:	ec45 4b10 	vmov	d0, r4, r5
 800f1cc:	f001 fd4d 	bl	8010c6a <finite>
 800f1d0:	2800      	cmp	r0, #0
 800f1d2:	f43f af2c 	beq.w	800f02e <pow+0xee>
 800f1d6:	2304      	movs	r3, #4
 800f1d8:	9302      	str	r3, [sp, #8]
 800f1da:	4b09      	ldr	r3, [pc, #36]	; (800f200 <pow+0x2c0>)
 800f1dc:	9303      	str	r3, [sp, #12]
 800f1de:	2300      	movs	r3, #0
 800f1e0:	930a      	str	r3, [sp, #40]	; 0x28
 800f1e2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800f1e6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800f1ea:	ed8d 9b08 	vstr	d9, [sp, #32]
 800f1ee:	e7b8      	b.n	800f162 <pow+0x222>
 800f1f0:	a802      	add	r0, sp, #8
 800f1f2:	f001 fdc9 	bl	8010d88 <matherr>
 800f1f6:	2800      	cmp	r0, #0
 800f1f8:	f47f af11 	bne.w	800f01e <pow+0xde>
 800f1fc:	e7b5      	b.n	800f16a <pow+0x22a>
 800f1fe:	bf00      	nop
 800f200:	08012868 	.word	0x08012868
 800f204:	3ff00000 	.word	0x3ff00000
 800f208:	fff00000 	.word	0xfff00000
 800f20c:	3fe00000 	.word	0x3fe00000
 800f210:	47efffff 	.word	0x47efffff
 800f214:	c7efffff 	.word	0xc7efffff
 800f218:	7ff00000 	.word	0x7ff00000
 800f21c:	200001f8 	.word	0x200001f8

0800f220 <sqrt>:
 800f220:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f224:	ed2d 8b02 	vpush	{d8}
 800f228:	b08b      	sub	sp, #44	; 0x2c
 800f22a:	ec55 4b10 	vmov	r4, r5, d0
 800f22e:	f000 ff55 	bl	80100dc <__ieee754_sqrt>
 800f232:	4b26      	ldr	r3, [pc, #152]	; (800f2cc <sqrt+0xac>)
 800f234:	eeb0 8a40 	vmov.f32	s16, s0
 800f238:	eef0 8a60 	vmov.f32	s17, s1
 800f23c:	f993 6000 	ldrsb.w	r6, [r3]
 800f240:	1c73      	adds	r3, r6, #1
 800f242:	d02a      	beq.n	800f29a <sqrt+0x7a>
 800f244:	4622      	mov	r2, r4
 800f246:	462b      	mov	r3, r5
 800f248:	4620      	mov	r0, r4
 800f24a:	4629      	mov	r1, r5
 800f24c:	f7f1 fc7e 	bl	8000b4c <__aeabi_dcmpun>
 800f250:	4607      	mov	r7, r0
 800f252:	bb10      	cbnz	r0, 800f29a <sqrt+0x7a>
 800f254:	f04f 0800 	mov.w	r8, #0
 800f258:	f04f 0900 	mov.w	r9, #0
 800f25c:	4642      	mov	r2, r8
 800f25e:	464b      	mov	r3, r9
 800f260:	4620      	mov	r0, r4
 800f262:	4629      	mov	r1, r5
 800f264:	f7f1 fc4a 	bl	8000afc <__aeabi_dcmplt>
 800f268:	b1b8      	cbz	r0, 800f29a <sqrt+0x7a>
 800f26a:	2301      	movs	r3, #1
 800f26c:	9300      	str	r3, [sp, #0]
 800f26e:	4b18      	ldr	r3, [pc, #96]	; (800f2d0 <sqrt+0xb0>)
 800f270:	9301      	str	r3, [sp, #4]
 800f272:	9708      	str	r7, [sp, #32]
 800f274:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800f278:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800f27c:	b9b6      	cbnz	r6, 800f2ac <sqrt+0x8c>
 800f27e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800f282:	4668      	mov	r0, sp
 800f284:	f001 fd80 	bl	8010d88 <matherr>
 800f288:	b1d0      	cbz	r0, 800f2c0 <sqrt+0xa0>
 800f28a:	9b08      	ldr	r3, [sp, #32]
 800f28c:	b11b      	cbz	r3, 800f296 <sqrt+0x76>
 800f28e:	f7fd fd49 	bl	800cd24 <__errno>
 800f292:	9b08      	ldr	r3, [sp, #32]
 800f294:	6003      	str	r3, [r0, #0]
 800f296:	ed9d 8b06 	vldr	d8, [sp, #24]
 800f29a:	eeb0 0a48 	vmov.f32	s0, s16
 800f29e:	eef0 0a68 	vmov.f32	s1, s17
 800f2a2:	b00b      	add	sp, #44	; 0x2c
 800f2a4:	ecbd 8b02 	vpop	{d8}
 800f2a8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f2ac:	4642      	mov	r2, r8
 800f2ae:	464b      	mov	r3, r9
 800f2b0:	4640      	mov	r0, r8
 800f2b2:	4649      	mov	r1, r9
 800f2b4:	f7f1 fada 	bl	800086c <__aeabi_ddiv>
 800f2b8:	2e02      	cmp	r6, #2
 800f2ba:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f2be:	d1e0      	bne.n	800f282 <sqrt+0x62>
 800f2c0:	f7fd fd30 	bl	800cd24 <__errno>
 800f2c4:	2321      	movs	r3, #33	; 0x21
 800f2c6:	6003      	str	r3, [r0, #0]
 800f2c8:	e7df      	b.n	800f28a <sqrt+0x6a>
 800f2ca:	bf00      	nop
 800f2cc:	200001f8 	.word	0x200001f8
 800f2d0:	0801286c 	.word	0x0801286c
 800f2d4:	00000000 	.word	0x00000000

0800f2d8 <__ieee754_pow>:
 800f2d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2dc:	b091      	sub	sp, #68	; 0x44
 800f2de:	ed8d 1b00 	vstr	d1, [sp]
 800f2e2:	e9dd 2900 	ldrd	r2, r9, [sp]
 800f2e6:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800f2ea:	ea58 0302 	orrs.w	r3, r8, r2
 800f2ee:	ec57 6b10 	vmov	r6, r7, d0
 800f2f2:	f000 84be 	beq.w	800fc72 <__ieee754_pow+0x99a>
 800f2f6:	4b7a      	ldr	r3, [pc, #488]	; (800f4e0 <__ieee754_pow+0x208>)
 800f2f8:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800f2fc:	429c      	cmp	r4, r3
 800f2fe:	463d      	mov	r5, r7
 800f300:	ee10 aa10 	vmov	sl, s0
 800f304:	dc09      	bgt.n	800f31a <__ieee754_pow+0x42>
 800f306:	d103      	bne.n	800f310 <__ieee754_pow+0x38>
 800f308:	b93e      	cbnz	r6, 800f31a <__ieee754_pow+0x42>
 800f30a:	45a0      	cmp	r8, r4
 800f30c:	dc0d      	bgt.n	800f32a <__ieee754_pow+0x52>
 800f30e:	e001      	b.n	800f314 <__ieee754_pow+0x3c>
 800f310:	4598      	cmp	r8, r3
 800f312:	dc02      	bgt.n	800f31a <__ieee754_pow+0x42>
 800f314:	4598      	cmp	r8, r3
 800f316:	d10e      	bne.n	800f336 <__ieee754_pow+0x5e>
 800f318:	b16a      	cbz	r2, 800f336 <__ieee754_pow+0x5e>
 800f31a:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f31e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f322:	ea54 030a 	orrs.w	r3, r4, sl
 800f326:	f000 84a4 	beq.w	800fc72 <__ieee754_pow+0x99a>
 800f32a:	486e      	ldr	r0, [pc, #440]	; (800f4e4 <__ieee754_pow+0x20c>)
 800f32c:	b011      	add	sp, #68	; 0x44
 800f32e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f332:	f001 bd2d 	b.w	8010d90 <nan>
 800f336:	2d00      	cmp	r5, #0
 800f338:	da53      	bge.n	800f3e2 <__ieee754_pow+0x10a>
 800f33a:	4b6b      	ldr	r3, [pc, #428]	; (800f4e8 <__ieee754_pow+0x210>)
 800f33c:	4598      	cmp	r8, r3
 800f33e:	dc4d      	bgt.n	800f3dc <__ieee754_pow+0x104>
 800f340:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800f344:	4598      	cmp	r8, r3
 800f346:	dd4c      	ble.n	800f3e2 <__ieee754_pow+0x10a>
 800f348:	ea4f 5328 	mov.w	r3, r8, asr #20
 800f34c:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f350:	2b14      	cmp	r3, #20
 800f352:	dd26      	ble.n	800f3a2 <__ieee754_pow+0xca>
 800f354:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800f358:	fa22 f103 	lsr.w	r1, r2, r3
 800f35c:	fa01 f303 	lsl.w	r3, r1, r3
 800f360:	4293      	cmp	r3, r2
 800f362:	d13e      	bne.n	800f3e2 <__ieee754_pow+0x10a>
 800f364:	f001 0101 	and.w	r1, r1, #1
 800f368:	f1c1 0b02 	rsb	fp, r1, #2
 800f36c:	2a00      	cmp	r2, #0
 800f36e:	d15b      	bne.n	800f428 <__ieee754_pow+0x150>
 800f370:	4b5b      	ldr	r3, [pc, #364]	; (800f4e0 <__ieee754_pow+0x208>)
 800f372:	4598      	cmp	r8, r3
 800f374:	d124      	bne.n	800f3c0 <__ieee754_pow+0xe8>
 800f376:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800f37a:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800f37e:	ea53 030a 	orrs.w	r3, r3, sl
 800f382:	f000 8476 	beq.w	800fc72 <__ieee754_pow+0x99a>
 800f386:	4b59      	ldr	r3, [pc, #356]	; (800f4ec <__ieee754_pow+0x214>)
 800f388:	429c      	cmp	r4, r3
 800f38a:	dd2d      	ble.n	800f3e8 <__ieee754_pow+0x110>
 800f38c:	f1b9 0f00 	cmp.w	r9, #0
 800f390:	f280 8473 	bge.w	800fc7a <__ieee754_pow+0x9a2>
 800f394:	2000      	movs	r0, #0
 800f396:	2100      	movs	r1, #0
 800f398:	ec41 0b10 	vmov	d0, r0, r1
 800f39c:	b011      	add	sp, #68	; 0x44
 800f39e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3a2:	2a00      	cmp	r2, #0
 800f3a4:	d13e      	bne.n	800f424 <__ieee754_pow+0x14c>
 800f3a6:	f1c3 0314 	rsb	r3, r3, #20
 800f3aa:	fa48 f103 	asr.w	r1, r8, r3
 800f3ae:	fa01 f303 	lsl.w	r3, r1, r3
 800f3b2:	4543      	cmp	r3, r8
 800f3b4:	f040 8469 	bne.w	800fc8a <__ieee754_pow+0x9b2>
 800f3b8:	f001 0101 	and.w	r1, r1, #1
 800f3bc:	f1c1 0b02 	rsb	fp, r1, #2
 800f3c0:	4b4b      	ldr	r3, [pc, #300]	; (800f4f0 <__ieee754_pow+0x218>)
 800f3c2:	4598      	cmp	r8, r3
 800f3c4:	d118      	bne.n	800f3f8 <__ieee754_pow+0x120>
 800f3c6:	f1b9 0f00 	cmp.w	r9, #0
 800f3ca:	f280 845a 	bge.w	800fc82 <__ieee754_pow+0x9aa>
 800f3ce:	4948      	ldr	r1, [pc, #288]	; (800f4f0 <__ieee754_pow+0x218>)
 800f3d0:	4632      	mov	r2, r6
 800f3d2:	463b      	mov	r3, r7
 800f3d4:	2000      	movs	r0, #0
 800f3d6:	f7f1 fa49 	bl	800086c <__aeabi_ddiv>
 800f3da:	e7dd      	b.n	800f398 <__ieee754_pow+0xc0>
 800f3dc:	f04f 0b02 	mov.w	fp, #2
 800f3e0:	e7c4      	b.n	800f36c <__ieee754_pow+0x94>
 800f3e2:	f04f 0b00 	mov.w	fp, #0
 800f3e6:	e7c1      	b.n	800f36c <__ieee754_pow+0x94>
 800f3e8:	f1b9 0f00 	cmp.w	r9, #0
 800f3ec:	dad2      	bge.n	800f394 <__ieee754_pow+0xbc>
 800f3ee:	e9dd 0300 	ldrd	r0, r3, [sp]
 800f3f2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800f3f6:	e7cf      	b.n	800f398 <__ieee754_pow+0xc0>
 800f3f8:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800f3fc:	d106      	bne.n	800f40c <__ieee754_pow+0x134>
 800f3fe:	4632      	mov	r2, r6
 800f400:	463b      	mov	r3, r7
 800f402:	4610      	mov	r0, r2
 800f404:	4619      	mov	r1, r3
 800f406:	f7f1 f907 	bl	8000618 <__aeabi_dmul>
 800f40a:	e7c5      	b.n	800f398 <__ieee754_pow+0xc0>
 800f40c:	4b39      	ldr	r3, [pc, #228]	; (800f4f4 <__ieee754_pow+0x21c>)
 800f40e:	4599      	cmp	r9, r3
 800f410:	d10a      	bne.n	800f428 <__ieee754_pow+0x150>
 800f412:	2d00      	cmp	r5, #0
 800f414:	db08      	blt.n	800f428 <__ieee754_pow+0x150>
 800f416:	ec47 6b10 	vmov	d0, r6, r7
 800f41a:	b011      	add	sp, #68	; 0x44
 800f41c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f420:	f000 be5c 	b.w	80100dc <__ieee754_sqrt>
 800f424:	f04f 0b00 	mov.w	fp, #0
 800f428:	ec47 6b10 	vmov	d0, r6, r7
 800f42c:	f001 fc14 	bl	8010c58 <fabs>
 800f430:	ec51 0b10 	vmov	r0, r1, d0
 800f434:	f1ba 0f00 	cmp.w	sl, #0
 800f438:	d127      	bne.n	800f48a <__ieee754_pow+0x1b2>
 800f43a:	b124      	cbz	r4, 800f446 <__ieee754_pow+0x16e>
 800f43c:	4b2c      	ldr	r3, [pc, #176]	; (800f4f0 <__ieee754_pow+0x218>)
 800f43e:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800f442:	429a      	cmp	r2, r3
 800f444:	d121      	bne.n	800f48a <__ieee754_pow+0x1b2>
 800f446:	f1b9 0f00 	cmp.w	r9, #0
 800f44a:	da05      	bge.n	800f458 <__ieee754_pow+0x180>
 800f44c:	4602      	mov	r2, r0
 800f44e:	460b      	mov	r3, r1
 800f450:	2000      	movs	r0, #0
 800f452:	4927      	ldr	r1, [pc, #156]	; (800f4f0 <__ieee754_pow+0x218>)
 800f454:	f7f1 fa0a 	bl	800086c <__aeabi_ddiv>
 800f458:	2d00      	cmp	r5, #0
 800f45a:	da9d      	bge.n	800f398 <__ieee754_pow+0xc0>
 800f45c:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800f460:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800f464:	ea54 030b 	orrs.w	r3, r4, fp
 800f468:	d108      	bne.n	800f47c <__ieee754_pow+0x1a4>
 800f46a:	4602      	mov	r2, r0
 800f46c:	460b      	mov	r3, r1
 800f46e:	4610      	mov	r0, r2
 800f470:	4619      	mov	r1, r3
 800f472:	f7f0 ff19 	bl	80002a8 <__aeabi_dsub>
 800f476:	4602      	mov	r2, r0
 800f478:	460b      	mov	r3, r1
 800f47a:	e7ac      	b.n	800f3d6 <__ieee754_pow+0xfe>
 800f47c:	f1bb 0f01 	cmp.w	fp, #1
 800f480:	d18a      	bne.n	800f398 <__ieee754_pow+0xc0>
 800f482:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f486:	4619      	mov	r1, r3
 800f488:	e786      	b.n	800f398 <__ieee754_pow+0xc0>
 800f48a:	0fed      	lsrs	r5, r5, #31
 800f48c:	1e6b      	subs	r3, r5, #1
 800f48e:	930d      	str	r3, [sp, #52]	; 0x34
 800f490:	ea5b 0303 	orrs.w	r3, fp, r3
 800f494:	d102      	bne.n	800f49c <__ieee754_pow+0x1c4>
 800f496:	4632      	mov	r2, r6
 800f498:	463b      	mov	r3, r7
 800f49a:	e7e8      	b.n	800f46e <__ieee754_pow+0x196>
 800f49c:	4b16      	ldr	r3, [pc, #88]	; (800f4f8 <__ieee754_pow+0x220>)
 800f49e:	4598      	cmp	r8, r3
 800f4a0:	f340 80fe 	ble.w	800f6a0 <__ieee754_pow+0x3c8>
 800f4a4:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800f4a8:	4598      	cmp	r8, r3
 800f4aa:	dd0a      	ble.n	800f4c2 <__ieee754_pow+0x1ea>
 800f4ac:	4b0f      	ldr	r3, [pc, #60]	; (800f4ec <__ieee754_pow+0x214>)
 800f4ae:	429c      	cmp	r4, r3
 800f4b0:	dc0d      	bgt.n	800f4ce <__ieee754_pow+0x1f6>
 800f4b2:	f1b9 0f00 	cmp.w	r9, #0
 800f4b6:	f6bf af6d 	bge.w	800f394 <__ieee754_pow+0xbc>
 800f4ba:	a307      	add	r3, pc, #28	; (adr r3, 800f4d8 <__ieee754_pow+0x200>)
 800f4bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f4c0:	e79f      	b.n	800f402 <__ieee754_pow+0x12a>
 800f4c2:	4b0e      	ldr	r3, [pc, #56]	; (800f4fc <__ieee754_pow+0x224>)
 800f4c4:	429c      	cmp	r4, r3
 800f4c6:	ddf4      	ble.n	800f4b2 <__ieee754_pow+0x1da>
 800f4c8:	4b09      	ldr	r3, [pc, #36]	; (800f4f0 <__ieee754_pow+0x218>)
 800f4ca:	429c      	cmp	r4, r3
 800f4cc:	dd18      	ble.n	800f500 <__ieee754_pow+0x228>
 800f4ce:	f1b9 0f00 	cmp.w	r9, #0
 800f4d2:	dcf2      	bgt.n	800f4ba <__ieee754_pow+0x1e2>
 800f4d4:	e75e      	b.n	800f394 <__ieee754_pow+0xbc>
 800f4d6:	bf00      	nop
 800f4d8:	8800759c 	.word	0x8800759c
 800f4dc:	7e37e43c 	.word	0x7e37e43c
 800f4e0:	7ff00000 	.word	0x7ff00000
 800f4e4:	08012751 	.word	0x08012751
 800f4e8:	433fffff 	.word	0x433fffff
 800f4ec:	3fefffff 	.word	0x3fefffff
 800f4f0:	3ff00000 	.word	0x3ff00000
 800f4f4:	3fe00000 	.word	0x3fe00000
 800f4f8:	41e00000 	.word	0x41e00000
 800f4fc:	3feffffe 	.word	0x3feffffe
 800f500:	2200      	movs	r2, #0
 800f502:	4b63      	ldr	r3, [pc, #396]	; (800f690 <__ieee754_pow+0x3b8>)
 800f504:	f7f0 fed0 	bl	80002a8 <__aeabi_dsub>
 800f508:	a355      	add	r3, pc, #340	; (adr r3, 800f660 <__ieee754_pow+0x388>)
 800f50a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f50e:	4604      	mov	r4, r0
 800f510:	460d      	mov	r5, r1
 800f512:	f7f1 f881 	bl	8000618 <__aeabi_dmul>
 800f516:	a354      	add	r3, pc, #336	; (adr r3, 800f668 <__ieee754_pow+0x390>)
 800f518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f51c:	4606      	mov	r6, r0
 800f51e:	460f      	mov	r7, r1
 800f520:	4620      	mov	r0, r4
 800f522:	4629      	mov	r1, r5
 800f524:	f7f1 f878 	bl	8000618 <__aeabi_dmul>
 800f528:	2200      	movs	r2, #0
 800f52a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800f52e:	4b59      	ldr	r3, [pc, #356]	; (800f694 <__ieee754_pow+0x3bc>)
 800f530:	4620      	mov	r0, r4
 800f532:	4629      	mov	r1, r5
 800f534:	f7f1 f870 	bl	8000618 <__aeabi_dmul>
 800f538:	4602      	mov	r2, r0
 800f53a:	460b      	mov	r3, r1
 800f53c:	a14c      	add	r1, pc, #304	; (adr r1, 800f670 <__ieee754_pow+0x398>)
 800f53e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800f542:	f7f0 feb1 	bl	80002a8 <__aeabi_dsub>
 800f546:	4622      	mov	r2, r4
 800f548:	462b      	mov	r3, r5
 800f54a:	f7f1 f865 	bl	8000618 <__aeabi_dmul>
 800f54e:	4602      	mov	r2, r0
 800f550:	460b      	mov	r3, r1
 800f552:	2000      	movs	r0, #0
 800f554:	4950      	ldr	r1, [pc, #320]	; (800f698 <__ieee754_pow+0x3c0>)
 800f556:	f7f0 fea7 	bl	80002a8 <__aeabi_dsub>
 800f55a:	4622      	mov	r2, r4
 800f55c:	462b      	mov	r3, r5
 800f55e:	4680      	mov	r8, r0
 800f560:	4689      	mov	r9, r1
 800f562:	4620      	mov	r0, r4
 800f564:	4629      	mov	r1, r5
 800f566:	f7f1 f857 	bl	8000618 <__aeabi_dmul>
 800f56a:	4602      	mov	r2, r0
 800f56c:	460b      	mov	r3, r1
 800f56e:	4640      	mov	r0, r8
 800f570:	4649      	mov	r1, r9
 800f572:	f7f1 f851 	bl	8000618 <__aeabi_dmul>
 800f576:	a340      	add	r3, pc, #256	; (adr r3, 800f678 <__ieee754_pow+0x3a0>)
 800f578:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f57c:	f7f1 f84c 	bl	8000618 <__aeabi_dmul>
 800f580:	4602      	mov	r2, r0
 800f582:	460b      	mov	r3, r1
 800f584:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f588:	f7f0 fe8e 	bl	80002a8 <__aeabi_dsub>
 800f58c:	4602      	mov	r2, r0
 800f58e:	460b      	mov	r3, r1
 800f590:	4604      	mov	r4, r0
 800f592:	460d      	mov	r5, r1
 800f594:	4630      	mov	r0, r6
 800f596:	4639      	mov	r1, r7
 800f598:	f7f0 fe88 	bl	80002ac <__adddf3>
 800f59c:	2000      	movs	r0, #0
 800f59e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f5a2:	4632      	mov	r2, r6
 800f5a4:	463b      	mov	r3, r7
 800f5a6:	f7f0 fe7f 	bl	80002a8 <__aeabi_dsub>
 800f5aa:	4602      	mov	r2, r0
 800f5ac:	460b      	mov	r3, r1
 800f5ae:	4620      	mov	r0, r4
 800f5b0:	4629      	mov	r1, r5
 800f5b2:	f7f0 fe79 	bl	80002a8 <__aeabi_dsub>
 800f5b6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f5b8:	f10b 33ff 	add.w	r3, fp, #4294967295
 800f5bc:	4313      	orrs	r3, r2
 800f5be:	4606      	mov	r6, r0
 800f5c0:	460f      	mov	r7, r1
 800f5c2:	f040 81eb 	bne.w	800f99c <__ieee754_pow+0x6c4>
 800f5c6:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 800f680 <__ieee754_pow+0x3a8>
 800f5ca:	e9dd 4500 	ldrd	r4, r5, [sp]
 800f5ce:	2400      	movs	r4, #0
 800f5d0:	4622      	mov	r2, r4
 800f5d2:	462b      	mov	r3, r5
 800f5d4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800f5d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 800f5dc:	f7f0 fe64 	bl	80002a8 <__aeabi_dsub>
 800f5e0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f5e4:	f7f1 f818 	bl	8000618 <__aeabi_dmul>
 800f5e8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f5ec:	4680      	mov	r8, r0
 800f5ee:	4689      	mov	r9, r1
 800f5f0:	4630      	mov	r0, r6
 800f5f2:	4639      	mov	r1, r7
 800f5f4:	f7f1 f810 	bl	8000618 <__aeabi_dmul>
 800f5f8:	4602      	mov	r2, r0
 800f5fa:	460b      	mov	r3, r1
 800f5fc:	4640      	mov	r0, r8
 800f5fe:	4649      	mov	r1, r9
 800f600:	f7f0 fe54 	bl	80002ac <__adddf3>
 800f604:	4622      	mov	r2, r4
 800f606:	462b      	mov	r3, r5
 800f608:	4680      	mov	r8, r0
 800f60a:	4689      	mov	r9, r1
 800f60c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f610:	f7f1 f802 	bl	8000618 <__aeabi_dmul>
 800f614:	460b      	mov	r3, r1
 800f616:	4604      	mov	r4, r0
 800f618:	460d      	mov	r5, r1
 800f61a:	4602      	mov	r2, r0
 800f61c:	4649      	mov	r1, r9
 800f61e:	4640      	mov	r0, r8
 800f620:	e9cd 4500 	strd	r4, r5, [sp]
 800f624:	f7f0 fe42 	bl	80002ac <__adddf3>
 800f628:	4b1c      	ldr	r3, [pc, #112]	; (800f69c <__ieee754_pow+0x3c4>)
 800f62a:	4299      	cmp	r1, r3
 800f62c:	4606      	mov	r6, r0
 800f62e:	460f      	mov	r7, r1
 800f630:	468b      	mov	fp, r1
 800f632:	f340 82f7 	ble.w	800fc24 <__ieee754_pow+0x94c>
 800f636:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800f63a:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800f63e:	4303      	orrs	r3, r0
 800f640:	f000 81ea 	beq.w	800fa18 <__ieee754_pow+0x740>
 800f644:	a310      	add	r3, pc, #64	; (adr r3, 800f688 <__ieee754_pow+0x3b0>)
 800f646:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f64a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800f64e:	f7f0 ffe3 	bl	8000618 <__aeabi_dmul>
 800f652:	a30d      	add	r3, pc, #52	; (adr r3, 800f688 <__ieee754_pow+0x3b0>)
 800f654:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f658:	e6d5      	b.n	800f406 <__ieee754_pow+0x12e>
 800f65a:	bf00      	nop
 800f65c:	f3af 8000 	nop.w
 800f660:	60000000 	.word	0x60000000
 800f664:	3ff71547 	.word	0x3ff71547
 800f668:	f85ddf44 	.word	0xf85ddf44
 800f66c:	3e54ae0b 	.word	0x3e54ae0b
 800f670:	55555555 	.word	0x55555555
 800f674:	3fd55555 	.word	0x3fd55555
 800f678:	652b82fe 	.word	0x652b82fe
 800f67c:	3ff71547 	.word	0x3ff71547
 800f680:	00000000 	.word	0x00000000
 800f684:	bff00000 	.word	0xbff00000
 800f688:	8800759c 	.word	0x8800759c
 800f68c:	7e37e43c 	.word	0x7e37e43c
 800f690:	3ff00000 	.word	0x3ff00000
 800f694:	3fd00000 	.word	0x3fd00000
 800f698:	3fe00000 	.word	0x3fe00000
 800f69c:	408fffff 	.word	0x408fffff
 800f6a0:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800f6a4:	f04f 0200 	mov.w	r2, #0
 800f6a8:	da05      	bge.n	800f6b6 <__ieee754_pow+0x3de>
 800f6aa:	4bd3      	ldr	r3, [pc, #844]	; (800f9f8 <__ieee754_pow+0x720>)
 800f6ac:	f7f0 ffb4 	bl	8000618 <__aeabi_dmul>
 800f6b0:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800f6b4:	460c      	mov	r4, r1
 800f6b6:	1523      	asrs	r3, r4, #20
 800f6b8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800f6bc:	4413      	add	r3, r2
 800f6be:	9309      	str	r3, [sp, #36]	; 0x24
 800f6c0:	4bce      	ldr	r3, [pc, #824]	; (800f9fc <__ieee754_pow+0x724>)
 800f6c2:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800f6c6:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800f6ca:	429c      	cmp	r4, r3
 800f6cc:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800f6d0:	dd08      	ble.n	800f6e4 <__ieee754_pow+0x40c>
 800f6d2:	4bcb      	ldr	r3, [pc, #812]	; (800fa00 <__ieee754_pow+0x728>)
 800f6d4:	429c      	cmp	r4, r3
 800f6d6:	f340 815e 	ble.w	800f996 <__ieee754_pow+0x6be>
 800f6da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f6dc:	3301      	adds	r3, #1
 800f6de:	9309      	str	r3, [sp, #36]	; 0x24
 800f6e0:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800f6e4:	f04f 0a00 	mov.w	sl, #0
 800f6e8:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 800f6ec:	930c      	str	r3, [sp, #48]	; 0x30
 800f6ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f6f0:	4bc4      	ldr	r3, [pc, #784]	; (800fa04 <__ieee754_pow+0x72c>)
 800f6f2:	4413      	add	r3, r2
 800f6f4:	ed93 7b00 	vldr	d7, [r3]
 800f6f8:	4629      	mov	r1, r5
 800f6fa:	ec53 2b17 	vmov	r2, r3, d7
 800f6fe:	ed8d 7b06 	vstr	d7, [sp, #24]
 800f702:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f706:	f7f0 fdcf 	bl	80002a8 <__aeabi_dsub>
 800f70a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f70e:	4606      	mov	r6, r0
 800f710:	460f      	mov	r7, r1
 800f712:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f716:	f7f0 fdc9 	bl	80002ac <__adddf3>
 800f71a:	4602      	mov	r2, r0
 800f71c:	460b      	mov	r3, r1
 800f71e:	2000      	movs	r0, #0
 800f720:	49b9      	ldr	r1, [pc, #740]	; (800fa08 <__ieee754_pow+0x730>)
 800f722:	f7f1 f8a3 	bl	800086c <__aeabi_ddiv>
 800f726:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800f72a:	4602      	mov	r2, r0
 800f72c:	460b      	mov	r3, r1
 800f72e:	4630      	mov	r0, r6
 800f730:	4639      	mov	r1, r7
 800f732:	f7f0 ff71 	bl	8000618 <__aeabi_dmul>
 800f736:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f73a:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 800f73e:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800f742:	2300      	movs	r3, #0
 800f744:	9302      	str	r3, [sp, #8]
 800f746:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800f74a:	106d      	asrs	r5, r5, #1
 800f74c:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800f750:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800f754:	2200      	movs	r2, #0
 800f756:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 800f75a:	4640      	mov	r0, r8
 800f75c:	4649      	mov	r1, r9
 800f75e:	4614      	mov	r4, r2
 800f760:	461d      	mov	r5, r3
 800f762:	f7f0 ff59 	bl	8000618 <__aeabi_dmul>
 800f766:	4602      	mov	r2, r0
 800f768:	460b      	mov	r3, r1
 800f76a:	4630      	mov	r0, r6
 800f76c:	4639      	mov	r1, r7
 800f76e:	f7f0 fd9b 	bl	80002a8 <__aeabi_dsub>
 800f772:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f776:	4606      	mov	r6, r0
 800f778:	460f      	mov	r7, r1
 800f77a:	4620      	mov	r0, r4
 800f77c:	4629      	mov	r1, r5
 800f77e:	f7f0 fd93 	bl	80002a8 <__aeabi_dsub>
 800f782:	4602      	mov	r2, r0
 800f784:	460b      	mov	r3, r1
 800f786:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800f78a:	f7f0 fd8d 	bl	80002a8 <__aeabi_dsub>
 800f78e:	4642      	mov	r2, r8
 800f790:	464b      	mov	r3, r9
 800f792:	f7f0 ff41 	bl	8000618 <__aeabi_dmul>
 800f796:	4602      	mov	r2, r0
 800f798:	460b      	mov	r3, r1
 800f79a:	4630      	mov	r0, r6
 800f79c:	4639      	mov	r1, r7
 800f79e:	f7f0 fd83 	bl	80002a8 <__aeabi_dsub>
 800f7a2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800f7a6:	f7f0 ff37 	bl	8000618 <__aeabi_dmul>
 800f7aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f7ae:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f7b2:	4610      	mov	r0, r2
 800f7b4:	4619      	mov	r1, r3
 800f7b6:	f7f0 ff2f 	bl	8000618 <__aeabi_dmul>
 800f7ba:	a37b      	add	r3, pc, #492	; (adr r3, 800f9a8 <__ieee754_pow+0x6d0>)
 800f7bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7c0:	4604      	mov	r4, r0
 800f7c2:	460d      	mov	r5, r1
 800f7c4:	f7f0 ff28 	bl	8000618 <__aeabi_dmul>
 800f7c8:	a379      	add	r3, pc, #484	; (adr r3, 800f9b0 <__ieee754_pow+0x6d8>)
 800f7ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7ce:	f7f0 fd6d 	bl	80002ac <__adddf3>
 800f7d2:	4622      	mov	r2, r4
 800f7d4:	462b      	mov	r3, r5
 800f7d6:	f7f0 ff1f 	bl	8000618 <__aeabi_dmul>
 800f7da:	a377      	add	r3, pc, #476	; (adr r3, 800f9b8 <__ieee754_pow+0x6e0>)
 800f7dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7e0:	f7f0 fd64 	bl	80002ac <__adddf3>
 800f7e4:	4622      	mov	r2, r4
 800f7e6:	462b      	mov	r3, r5
 800f7e8:	f7f0 ff16 	bl	8000618 <__aeabi_dmul>
 800f7ec:	a374      	add	r3, pc, #464	; (adr r3, 800f9c0 <__ieee754_pow+0x6e8>)
 800f7ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7f2:	f7f0 fd5b 	bl	80002ac <__adddf3>
 800f7f6:	4622      	mov	r2, r4
 800f7f8:	462b      	mov	r3, r5
 800f7fa:	f7f0 ff0d 	bl	8000618 <__aeabi_dmul>
 800f7fe:	a372      	add	r3, pc, #456	; (adr r3, 800f9c8 <__ieee754_pow+0x6f0>)
 800f800:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f804:	f7f0 fd52 	bl	80002ac <__adddf3>
 800f808:	4622      	mov	r2, r4
 800f80a:	462b      	mov	r3, r5
 800f80c:	f7f0 ff04 	bl	8000618 <__aeabi_dmul>
 800f810:	a36f      	add	r3, pc, #444	; (adr r3, 800f9d0 <__ieee754_pow+0x6f8>)
 800f812:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f816:	f7f0 fd49 	bl	80002ac <__adddf3>
 800f81a:	4622      	mov	r2, r4
 800f81c:	4606      	mov	r6, r0
 800f81e:	460f      	mov	r7, r1
 800f820:	462b      	mov	r3, r5
 800f822:	4620      	mov	r0, r4
 800f824:	4629      	mov	r1, r5
 800f826:	f7f0 fef7 	bl	8000618 <__aeabi_dmul>
 800f82a:	4602      	mov	r2, r0
 800f82c:	460b      	mov	r3, r1
 800f82e:	4630      	mov	r0, r6
 800f830:	4639      	mov	r1, r7
 800f832:	f7f0 fef1 	bl	8000618 <__aeabi_dmul>
 800f836:	4642      	mov	r2, r8
 800f838:	4604      	mov	r4, r0
 800f83a:	460d      	mov	r5, r1
 800f83c:	464b      	mov	r3, r9
 800f83e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f842:	f7f0 fd33 	bl	80002ac <__adddf3>
 800f846:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f84a:	f7f0 fee5 	bl	8000618 <__aeabi_dmul>
 800f84e:	4622      	mov	r2, r4
 800f850:	462b      	mov	r3, r5
 800f852:	f7f0 fd2b 	bl	80002ac <__adddf3>
 800f856:	4642      	mov	r2, r8
 800f858:	4606      	mov	r6, r0
 800f85a:	460f      	mov	r7, r1
 800f85c:	464b      	mov	r3, r9
 800f85e:	4640      	mov	r0, r8
 800f860:	4649      	mov	r1, r9
 800f862:	f7f0 fed9 	bl	8000618 <__aeabi_dmul>
 800f866:	2200      	movs	r2, #0
 800f868:	4b68      	ldr	r3, [pc, #416]	; (800fa0c <__ieee754_pow+0x734>)
 800f86a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800f86e:	f7f0 fd1d 	bl	80002ac <__adddf3>
 800f872:	4632      	mov	r2, r6
 800f874:	463b      	mov	r3, r7
 800f876:	f7f0 fd19 	bl	80002ac <__adddf3>
 800f87a:	9802      	ldr	r0, [sp, #8]
 800f87c:	460d      	mov	r5, r1
 800f87e:	4604      	mov	r4, r0
 800f880:	4602      	mov	r2, r0
 800f882:	460b      	mov	r3, r1
 800f884:	4640      	mov	r0, r8
 800f886:	4649      	mov	r1, r9
 800f888:	f7f0 fec6 	bl	8000618 <__aeabi_dmul>
 800f88c:	2200      	movs	r2, #0
 800f88e:	4680      	mov	r8, r0
 800f890:	4689      	mov	r9, r1
 800f892:	4b5e      	ldr	r3, [pc, #376]	; (800fa0c <__ieee754_pow+0x734>)
 800f894:	4620      	mov	r0, r4
 800f896:	4629      	mov	r1, r5
 800f898:	f7f0 fd06 	bl	80002a8 <__aeabi_dsub>
 800f89c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800f8a0:	f7f0 fd02 	bl	80002a8 <__aeabi_dsub>
 800f8a4:	4602      	mov	r2, r0
 800f8a6:	460b      	mov	r3, r1
 800f8a8:	4630      	mov	r0, r6
 800f8aa:	4639      	mov	r1, r7
 800f8ac:	f7f0 fcfc 	bl	80002a8 <__aeabi_dsub>
 800f8b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f8b4:	f7f0 feb0 	bl	8000618 <__aeabi_dmul>
 800f8b8:	4622      	mov	r2, r4
 800f8ba:	4606      	mov	r6, r0
 800f8bc:	460f      	mov	r7, r1
 800f8be:	462b      	mov	r3, r5
 800f8c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f8c4:	f7f0 fea8 	bl	8000618 <__aeabi_dmul>
 800f8c8:	4602      	mov	r2, r0
 800f8ca:	460b      	mov	r3, r1
 800f8cc:	4630      	mov	r0, r6
 800f8ce:	4639      	mov	r1, r7
 800f8d0:	f7f0 fcec 	bl	80002ac <__adddf3>
 800f8d4:	4606      	mov	r6, r0
 800f8d6:	460f      	mov	r7, r1
 800f8d8:	4602      	mov	r2, r0
 800f8da:	460b      	mov	r3, r1
 800f8dc:	4640      	mov	r0, r8
 800f8de:	4649      	mov	r1, r9
 800f8e0:	f7f0 fce4 	bl	80002ac <__adddf3>
 800f8e4:	9802      	ldr	r0, [sp, #8]
 800f8e6:	a33c      	add	r3, pc, #240	; (adr r3, 800f9d8 <__ieee754_pow+0x700>)
 800f8e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f8ec:	4604      	mov	r4, r0
 800f8ee:	460d      	mov	r5, r1
 800f8f0:	f7f0 fe92 	bl	8000618 <__aeabi_dmul>
 800f8f4:	4642      	mov	r2, r8
 800f8f6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800f8fa:	464b      	mov	r3, r9
 800f8fc:	4620      	mov	r0, r4
 800f8fe:	4629      	mov	r1, r5
 800f900:	f7f0 fcd2 	bl	80002a8 <__aeabi_dsub>
 800f904:	4602      	mov	r2, r0
 800f906:	460b      	mov	r3, r1
 800f908:	4630      	mov	r0, r6
 800f90a:	4639      	mov	r1, r7
 800f90c:	f7f0 fccc 	bl	80002a8 <__aeabi_dsub>
 800f910:	a333      	add	r3, pc, #204	; (adr r3, 800f9e0 <__ieee754_pow+0x708>)
 800f912:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f916:	f7f0 fe7f 	bl	8000618 <__aeabi_dmul>
 800f91a:	a333      	add	r3, pc, #204	; (adr r3, 800f9e8 <__ieee754_pow+0x710>)
 800f91c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f920:	4606      	mov	r6, r0
 800f922:	460f      	mov	r7, r1
 800f924:	4620      	mov	r0, r4
 800f926:	4629      	mov	r1, r5
 800f928:	f7f0 fe76 	bl	8000618 <__aeabi_dmul>
 800f92c:	4602      	mov	r2, r0
 800f92e:	460b      	mov	r3, r1
 800f930:	4630      	mov	r0, r6
 800f932:	4639      	mov	r1, r7
 800f934:	f7f0 fcba 	bl	80002ac <__adddf3>
 800f938:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f93a:	4b35      	ldr	r3, [pc, #212]	; (800fa10 <__ieee754_pow+0x738>)
 800f93c:	4413      	add	r3, r2
 800f93e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f942:	f7f0 fcb3 	bl	80002ac <__adddf3>
 800f946:	4604      	mov	r4, r0
 800f948:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f94a:	460d      	mov	r5, r1
 800f94c:	f7f0 fdfa 	bl	8000544 <__aeabi_i2d>
 800f950:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f952:	4b30      	ldr	r3, [pc, #192]	; (800fa14 <__ieee754_pow+0x73c>)
 800f954:	4413      	add	r3, r2
 800f956:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f95a:	4606      	mov	r6, r0
 800f95c:	460f      	mov	r7, r1
 800f95e:	4622      	mov	r2, r4
 800f960:	462b      	mov	r3, r5
 800f962:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800f966:	f7f0 fca1 	bl	80002ac <__adddf3>
 800f96a:	4642      	mov	r2, r8
 800f96c:	464b      	mov	r3, r9
 800f96e:	f7f0 fc9d 	bl	80002ac <__adddf3>
 800f972:	4632      	mov	r2, r6
 800f974:	463b      	mov	r3, r7
 800f976:	f7f0 fc99 	bl	80002ac <__adddf3>
 800f97a:	9802      	ldr	r0, [sp, #8]
 800f97c:	4632      	mov	r2, r6
 800f97e:	463b      	mov	r3, r7
 800f980:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f984:	f7f0 fc90 	bl	80002a8 <__aeabi_dsub>
 800f988:	4642      	mov	r2, r8
 800f98a:	464b      	mov	r3, r9
 800f98c:	f7f0 fc8c 	bl	80002a8 <__aeabi_dsub>
 800f990:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800f994:	e607      	b.n	800f5a6 <__ieee754_pow+0x2ce>
 800f996:	f04f 0a01 	mov.w	sl, #1
 800f99a:	e6a5      	b.n	800f6e8 <__ieee754_pow+0x410>
 800f99c:	ed9f 7b14 	vldr	d7, [pc, #80]	; 800f9f0 <__ieee754_pow+0x718>
 800f9a0:	e613      	b.n	800f5ca <__ieee754_pow+0x2f2>
 800f9a2:	bf00      	nop
 800f9a4:	f3af 8000 	nop.w
 800f9a8:	4a454eef 	.word	0x4a454eef
 800f9ac:	3fca7e28 	.word	0x3fca7e28
 800f9b0:	93c9db65 	.word	0x93c9db65
 800f9b4:	3fcd864a 	.word	0x3fcd864a
 800f9b8:	a91d4101 	.word	0xa91d4101
 800f9bc:	3fd17460 	.word	0x3fd17460
 800f9c0:	518f264d 	.word	0x518f264d
 800f9c4:	3fd55555 	.word	0x3fd55555
 800f9c8:	db6fabff 	.word	0xdb6fabff
 800f9cc:	3fdb6db6 	.word	0x3fdb6db6
 800f9d0:	33333303 	.word	0x33333303
 800f9d4:	3fe33333 	.word	0x3fe33333
 800f9d8:	e0000000 	.word	0xe0000000
 800f9dc:	3feec709 	.word	0x3feec709
 800f9e0:	dc3a03fd 	.word	0xdc3a03fd
 800f9e4:	3feec709 	.word	0x3feec709
 800f9e8:	145b01f5 	.word	0x145b01f5
 800f9ec:	be3e2fe0 	.word	0xbe3e2fe0
 800f9f0:	00000000 	.word	0x00000000
 800f9f4:	3ff00000 	.word	0x3ff00000
 800f9f8:	43400000 	.word	0x43400000
 800f9fc:	0003988e 	.word	0x0003988e
 800fa00:	000bb679 	.word	0x000bb679
 800fa04:	08012878 	.word	0x08012878
 800fa08:	3ff00000 	.word	0x3ff00000
 800fa0c:	40080000 	.word	0x40080000
 800fa10:	08012898 	.word	0x08012898
 800fa14:	08012888 	.word	0x08012888
 800fa18:	a3b4      	add	r3, pc, #720	; (adr r3, 800fcec <__ieee754_pow+0xa14>)
 800fa1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa1e:	4640      	mov	r0, r8
 800fa20:	4649      	mov	r1, r9
 800fa22:	f7f0 fc43 	bl	80002ac <__adddf3>
 800fa26:	4622      	mov	r2, r4
 800fa28:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800fa2c:	462b      	mov	r3, r5
 800fa2e:	4630      	mov	r0, r6
 800fa30:	4639      	mov	r1, r7
 800fa32:	f7f0 fc39 	bl	80002a8 <__aeabi_dsub>
 800fa36:	4602      	mov	r2, r0
 800fa38:	460b      	mov	r3, r1
 800fa3a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800fa3e:	f7f1 f87b 	bl	8000b38 <__aeabi_dcmpgt>
 800fa42:	2800      	cmp	r0, #0
 800fa44:	f47f adfe 	bne.w	800f644 <__ieee754_pow+0x36c>
 800fa48:	4aa3      	ldr	r2, [pc, #652]	; (800fcd8 <__ieee754_pow+0xa00>)
 800fa4a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fa4e:	4293      	cmp	r3, r2
 800fa50:	f340 810a 	ble.w	800fc68 <__ieee754_pow+0x990>
 800fa54:	151b      	asrs	r3, r3, #20
 800fa56:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800fa5a:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800fa5e:	fa4a f303 	asr.w	r3, sl, r3
 800fa62:	445b      	add	r3, fp
 800fa64:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800fa68:	4e9c      	ldr	r6, [pc, #624]	; (800fcdc <__ieee754_pow+0xa04>)
 800fa6a:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 800fa6e:	4116      	asrs	r6, r2
 800fa70:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800fa74:	2000      	movs	r0, #0
 800fa76:	ea23 0106 	bic.w	r1, r3, r6
 800fa7a:	f1c2 0214 	rsb	r2, r2, #20
 800fa7e:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800fa82:	fa4a fa02 	asr.w	sl, sl, r2
 800fa86:	f1bb 0f00 	cmp.w	fp, #0
 800fa8a:	4602      	mov	r2, r0
 800fa8c:	460b      	mov	r3, r1
 800fa8e:	4620      	mov	r0, r4
 800fa90:	4629      	mov	r1, r5
 800fa92:	bfb8      	it	lt
 800fa94:	f1ca 0a00 	rsblt	sl, sl, #0
 800fa98:	f7f0 fc06 	bl	80002a8 <__aeabi_dsub>
 800fa9c:	e9cd 0100 	strd	r0, r1, [sp]
 800faa0:	4642      	mov	r2, r8
 800faa2:	464b      	mov	r3, r9
 800faa4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800faa8:	f7f0 fc00 	bl	80002ac <__adddf3>
 800faac:	2000      	movs	r0, #0
 800faae:	a378      	add	r3, pc, #480	; (adr r3, 800fc90 <__ieee754_pow+0x9b8>)
 800fab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fab4:	4604      	mov	r4, r0
 800fab6:	460d      	mov	r5, r1
 800fab8:	f7f0 fdae 	bl	8000618 <__aeabi_dmul>
 800fabc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800fac0:	4606      	mov	r6, r0
 800fac2:	460f      	mov	r7, r1
 800fac4:	4620      	mov	r0, r4
 800fac6:	4629      	mov	r1, r5
 800fac8:	f7f0 fbee 	bl	80002a8 <__aeabi_dsub>
 800facc:	4602      	mov	r2, r0
 800face:	460b      	mov	r3, r1
 800fad0:	4640      	mov	r0, r8
 800fad2:	4649      	mov	r1, r9
 800fad4:	f7f0 fbe8 	bl	80002a8 <__aeabi_dsub>
 800fad8:	a36f      	add	r3, pc, #444	; (adr r3, 800fc98 <__ieee754_pow+0x9c0>)
 800fada:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fade:	f7f0 fd9b 	bl	8000618 <__aeabi_dmul>
 800fae2:	a36f      	add	r3, pc, #444	; (adr r3, 800fca0 <__ieee754_pow+0x9c8>)
 800fae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fae8:	4680      	mov	r8, r0
 800faea:	4689      	mov	r9, r1
 800faec:	4620      	mov	r0, r4
 800faee:	4629      	mov	r1, r5
 800faf0:	f7f0 fd92 	bl	8000618 <__aeabi_dmul>
 800faf4:	4602      	mov	r2, r0
 800faf6:	460b      	mov	r3, r1
 800faf8:	4640      	mov	r0, r8
 800fafa:	4649      	mov	r1, r9
 800fafc:	f7f0 fbd6 	bl	80002ac <__adddf3>
 800fb00:	4604      	mov	r4, r0
 800fb02:	460d      	mov	r5, r1
 800fb04:	4602      	mov	r2, r0
 800fb06:	460b      	mov	r3, r1
 800fb08:	4630      	mov	r0, r6
 800fb0a:	4639      	mov	r1, r7
 800fb0c:	f7f0 fbce 	bl	80002ac <__adddf3>
 800fb10:	4632      	mov	r2, r6
 800fb12:	463b      	mov	r3, r7
 800fb14:	4680      	mov	r8, r0
 800fb16:	4689      	mov	r9, r1
 800fb18:	f7f0 fbc6 	bl	80002a8 <__aeabi_dsub>
 800fb1c:	4602      	mov	r2, r0
 800fb1e:	460b      	mov	r3, r1
 800fb20:	4620      	mov	r0, r4
 800fb22:	4629      	mov	r1, r5
 800fb24:	f7f0 fbc0 	bl	80002a8 <__aeabi_dsub>
 800fb28:	4642      	mov	r2, r8
 800fb2a:	4606      	mov	r6, r0
 800fb2c:	460f      	mov	r7, r1
 800fb2e:	464b      	mov	r3, r9
 800fb30:	4640      	mov	r0, r8
 800fb32:	4649      	mov	r1, r9
 800fb34:	f7f0 fd70 	bl	8000618 <__aeabi_dmul>
 800fb38:	a35b      	add	r3, pc, #364	; (adr r3, 800fca8 <__ieee754_pow+0x9d0>)
 800fb3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb3e:	4604      	mov	r4, r0
 800fb40:	460d      	mov	r5, r1
 800fb42:	f7f0 fd69 	bl	8000618 <__aeabi_dmul>
 800fb46:	a35a      	add	r3, pc, #360	; (adr r3, 800fcb0 <__ieee754_pow+0x9d8>)
 800fb48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb4c:	f7f0 fbac 	bl	80002a8 <__aeabi_dsub>
 800fb50:	4622      	mov	r2, r4
 800fb52:	462b      	mov	r3, r5
 800fb54:	f7f0 fd60 	bl	8000618 <__aeabi_dmul>
 800fb58:	a357      	add	r3, pc, #348	; (adr r3, 800fcb8 <__ieee754_pow+0x9e0>)
 800fb5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb5e:	f7f0 fba5 	bl	80002ac <__adddf3>
 800fb62:	4622      	mov	r2, r4
 800fb64:	462b      	mov	r3, r5
 800fb66:	f7f0 fd57 	bl	8000618 <__aeabi_dmul>
 800fb6a:	a355      	add	r3, pc, #340	; (adr r3, 800fcc0 <__ieee754_pow+0x9e8>)
 800fb6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb70:	f7f0 fb9a 	bl	80002a8 <__aeabi_dsub>
 800fb74:	4622      	mov	r2, r4
 800fb76:	462b      	mov	r3, r5
 800fb78:	f7f0 fd4e 	bl	8000618 <__aeabi_dmul>
 800fb7c:	a352      	add	r3, pc, #328	; (adr r3, 800fcc8 <__ieee754_pow+0x9f0>)
 800fb7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fb82:	f7f0 fb93 	bl	80002ac <__adddf3>
 800fb86:	4622      	mov	r2, r4
 800fb88:	462b      	mov	r3, r5
 800fb8a:	f7f0 fd45 	bl	8000618 <__aeabi_dmul>
 800fb8e:	4602      	mov	r2, r0
 800fb90:	460b      	mov	r3, r1
 800fb92:	4640      	mov	r0, r8
 800fb94:	4649      	mov	r1, r9
 800fb96:	f7f0 fb87 	bl	80002a8 <__aeabi_dsub>
 800fb9a:	4604      	mov	r4, r0
 800fb9c:	460d      	mov	r5, r1
 800fb9e:	4602      	mov	r2, r0
 800fba0:	460b      	mov	r3, r1
 800fba2:	4640      	mov	r0, r8
 800fba4:	4649      	mov	r1, r9
 800fba6:	f7f0 fd37 	bl	8000618 <__aeabi_dmul>
 800fbaa:	2200      	movs	r2, #0
 800fbac:	e9cd 0100 	strd	r0, r1, [sp]
 800fbb0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800fbb4:	4620      	mov	r0, r4
 800fbb6:	4629      	mov	r1, r5
 800fbb8:	f7f0 fb76 	bl	80002a8 <__aeabi_dsub>
 800fbbc:	4602      	mov	r2, r0
 800fbbe:	460b      	mov	r3, r1
 800fbc0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fbc4:	f7f0 fe52 	bl	800086c <__aeabi_ddiv>
 800fbc8:	4632      	mov	r2, r6
 800fbca:	4604      	mov	r4, r0
 800fbcc:	460d      	mov	r5, r1
 800fbce:	463b      	mov	r3, r7
 800fbd0:	4640      	mov	r0, r8
 800fbd2:	4649      	mov	r1, r9
 800fbd4:	f7f0 fd20 	bl	8000618 <__aeabi_dmul>
 800fbd8:	4632      	mov	r2, r6
 800fbda:	463b      	mov	r3, r7
 800fbdc:	f7f0 fb66 	bl	80002ac <__adddf3>
 800fbe0:	4602      	mov	r2, r0
 800fbe2:	460b      	mov	r3, r1
 800fbe4:	4620      	mov	r0, r4
 800fbe6:	4629      	mov	r1, r5
 800fbe8:	f7f0 fb5e 	bl	80002a8 <__aeabi_dsub>
 800fbec:	4642      	mov	r2, r8
 800fbee:	464b      	mov	r3, r9
 800fbf0:	f7f0 fb5a 	bl	80002a8 <__aeabi_dsub>
 800fbf4:	4602      	mov	r2, r0
 800fbf6:	460b      	mov	r3, r1
 800fbf8:	2000      	movs	r0, #0
 800fbfa:	4939      	ldr	r1, [pc, #228]	; (800fce0 <__ieee754_pow+0xa08>)
 800fbfc:	f7f0 fb54 	bl	80002a8 <__aeabi_dsub>
 800fc00:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 800fc04:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 800fc08:	4602      	mov	r2, r0
 800fc0a:	460b      	mov	r3, r1
 800fc0c:	da2f      	bge.n	800fc6e <__ieee754_pow+0x996>
 800fc0e:	4650      	mov	r0, sl
 800fc10:	ec43 2b10 	vmov	d0, r2, r3
 800fc14:	f001 f948 	bl	8010ea8 <scalbn>
 800fc18:	ec51 0b10 	vmov	r0, r1, d0
 800fc1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800fc20:	f7ff bbf1 	b.w	800f406 <__ieee754_pow+0x12e>
 800fc24:	4b2f      	ldr	r3, [pc, #188]	; (800fce4 <__ieee754_pow+0xa0c>)
 800fc26:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800fc2a:	429e      	cmp	r6, r3
 800fc2c:	f77f af0c 	ble.w	800fa48 <__ieee754_pow+0x770>
 800fc30:	4b2d      	ldr	r3, [pc, #180]	; (800fce8 <__ieee754_pow+0xa10>)
 800fc32:	440b      	add	r3, r1
 800fc34:	4303      	orrs	r3, r0
 800fc36:	d00b      	beq.n	800fc50 <__ieee754_pow+0x978>
 800fc38:	a325      	add	r3, pc, #148	; (adr r3, 800fcd0 <__ieee754_pow+0x9f8>)
 800fc3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc3e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fc42:	f7f0 fce9 	bl	8000618 <__aeabi_dmul>
 800fc46:	a322      	add	r3, pc, #136	; (adr r3, 800fcd0 <__ieee754_pow+0x9f8>)
 800fc48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc4c:	f7ff bbdb 	b.w	800f406 <__ieee754_pow+0x12e>
 800fc50:	4622      	mov	r2, r4
 800fc52:	462b      	mov	r3, r5
 800fc54:	f7f0 fb28 	bl	80002a8 <__aeabi_dsub>
 800fc58:	4642      	mov	r2, r8
 800fc5a:	464b      	mov	r3, r9
 800fc5c:	f7f0 ff62 	bl	8000b24 <__aeabi_dcmpge>
 800fc60:	2800      	cmp	r0, #0
 800fc62:	f43f aef1 	beq.w	800fa48 <__ieee754_pow+0x770>
 800fc66:	e7e7      	b.n	800fc38 <__ieee754_pow+0x960>
 800fc68:	f04f 0a00 	mov.w	sl, #0
 800fc6c:	e718      	b.n	800faa0 <__ieee754_pow+0x7c8>
 800fc6e:	4621      	mov	r1, r4
 800fc70:	e7d4      	b.n	800fc1c <__ieee754_pow+0x944>
 800fc72:	2000      	movs	r0, #0
 800fc74:	491a      	ldr	r1, [pc, #104]	; (800fce0 <__ieee754_pow+0xa08>)
 800fc76:	f7ff bb8f 	b.w	800f398 <__ieee754_pow+0xc0>
 800fc7a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800fc7e:	f7ff bb8b 	b.w	800f398 <__ieee754_pow+0xc0>
 800fc82:	4630      	mov	r0, r6
 800fc84:	4639      	mov	r1, r7
 800fc86:	f7ff bb87 	b.w	800f398 <__ieee754_pow+0xc0>
 800fc8a:	4693      	mov	fp, r2
 800fc8c:	f7ff bb98 	b.w	800f3c0 <__ieee754_pow+0xe8>
 800fc90:	00000000 	.word	0x00000000
 800fc94:	3fe62e43 	.word	0x3fe62e43
 800fc98:	fefa39ef 	.word	0xfefa39ef
 800fc9c:	3fe62e42 	.word	0x3fe62e42
 800fca0:	0ca86c39 	.word	0x0ca86c39
 800fca4:	be205c61 	.word	0xbe205c61
 800fca8:	72bea4d0 	.word	0x72bea4d0
 800fcac:	3e663769 	.word	0x3e663769
 800fcb0:	c5d26bf1 	.word	0xc5d26bf1
 800fcb4:	3ebbbd41 	.word	0x3ebbbd41
 800fcb8:	af25de2c 	.word	0xaf25de2c
 800fcbc:	3f11566a 	.word	0x3f11566a
 800fcc0:	16bebd93 	.word	0x16bebd93
 800fcc4:	3f66c16c 	.word	0x3f66c16c
 800fcc8:	5555553e 	.word	0x5555553e
 800fccc:	3fc55555 	.word	0x3fc55555
 800fcd0:	c2f8f359 	.word	0xc2f8f359
 800fcd4:	01a56e1f 	.word	0x01a56e1f
 800fcd8:	3fe00000 	.word	0x3fe00000
 800fcdc:	000fffff 	.word	0x000fffff
 800fce0:	3ff00000 	.word	0x3ff00000
 800fce4:	4090cbff 	.word	0x4090cbff
 800fce8:	3f6f3400 	.word	0x3f6f3400
 800fcec:	652b82fe 	.word	0x652b82fe
 800fcf0:	3c971547 	.word	0x3c971547
 800fcf4:	00000000 	.word	0x00000000

0800fcf8 <__ieee754_rem_pio2>:
 800fcf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcfc:	ec57 6b10 	vmov	r6, r7, d0
 800fd00:	4bc3      	ldr	r3, [pc, #780]	; (8010010 <__ieee754_rem_pio2+0x318>)
 800fd02:	b08d      	sub	sp, #52	; 0x34
 800fd04:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800fd08:	4598      	cmp	r8, r3
 800fd0a:	4604      	mov	r4, r0
 800fd0c:	9704      	str	r7, [sp, #16]
 800fd0e:	dc07      	bgt.n	800fd20 <__ieee754_rem_pio2+0x28>
 800fd10:	2200      	movs	r2, #0
 800fd12:	2300      	movs	r3, #0
 800fd14:	ed84 0b00 	vstr	d0, [r4]
 800fd18:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800fd1c:	2500      	movs	r5, #0
 800fd1e:	e027      	b.n	800fd70 <__ieee754_rem_pio2+0x78>
 800fd20:	4bbc      	ldr	r3, [pc, #752]	; (8010014 <__ieee754_rem_pio2+0x31c>)
 800fd22:	4598      	cmp	r8, r3
 800fd24:	dc75      	bgt.n	800fe12 <__ieee754_rem_pio2+0x11a>
 800fd26:	9b04      	ldr	r3, [sp, #16]
 800fd28:	4dbb      	ldr	r5, [pc, #748]	; (8010018 <__ieee754_rem_pio2+0x320>)
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	ee10 0a10 	vmov	r0, s0
 800fd30:	a3a9      	add	r3, pc, #676	; (adr r3, 800ffd8 <__ieee754_rem_pio2+0x2e0>)
 800fd32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd36:	4639      	mov	r1, r7
 800fd38:	dd36      	ble.n	800fda8 <__ieee754_rem_pio2+0xb0>
 800fd3a:	f7f0 fab5 	bl	80002a8 <__aeabi_dsub>
 800fd3e:	45a8      	cmp	r8, r5
 800fd40:	4606      	mov	r6, r0
 800fd42:	460f      	mov	r7, r1
 800fd44:	d018      	beq.n	800fd78 <__ieee754_rem_pio2+0x80>
 800fd46:	a3a6      	add	r3, pc, #664	; (adr r3, 800ffe0 <__ieee754_rem_pio2+0x2e8>)
 800fd48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd4c:	f7f0 faac 	bl	80002a8 <__aeabi_dsub>
 800fd50:	4602      	mov	r2, r0
 800fd52:	460b      	mov	r3, r1
 800fd54:	e9c4 2300 	strd	r2, r3, [r4]
 800fd58:	4630      	mov	r0, r6
 800fd5a:	4639      	mov	r1, r7
 800fd5c:	f7f0 faa4 	bl	80002a8 <__aeabi_dsub>
 800fd60:	a39f      	add	r3, pc, #636	; (adr r3, 800ffe0 <__ieee754_rem_pio2+0x2e8>)
 800fd62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd66:	f7f0 fa9f 	bl	80002a8 <__aeabi_dsub>
 800fd6a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fd6e:	2501      	movs	r5, #1
 800fd70:	4628      	mov	r0, r5
 800fd72:	b00d      	add	sp, #52	; 0x34
 800fd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd78:	a39b      	add	r3, pc, #620	; (adr r3, 800ffe8 <__ieee754_rem_pio2+0x2f0>)
 800fd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd7e:	f7f0 fa93 	bl	80002a8 <__aeabi_dsub>
 800fd82:	a39b      	add	r3, pc, #620	; (adr r3, 800fff0 <__ieee754_rem_pio2+0x2f8>)
 800fd84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd88:	4606      	mov	r6, r0
 800fd8a:	460f      	mov	r7, r1
 800fd8c:	f7f0 fa8c 	bl	80002a8 <__aeabi_dsub>
 800fd90:	4602      	mov	r2, r0
 800fd92:	460b      	mov	r3, r1
 800fd94:	e9c4 2300 	strd	r2, r3, [r4]
 800fd98:	4630      	mov	r0, r6
 800fd9a:	4639      	mov	r1, r7
 800fd9c:	f7f0 fa84 	bl	80002a8 <__aeabi_dsub>
 800fda0:	a393      	add	r3, pc, #588	; (adr r3, 800fff0 <__ieee754_rem_pio2+0x2f8>)
 800fda2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fda6:	e7de      	b.n	800fd66 <__ieee754_rem_pio2+0x6e>
 800fda8:	f7f0 fa80 	bl	80002ac <__adddf3>
 800fdac:	45a8      	cmp	r8, r5
 800fdae:	4606      	mov	r6, r0
 800fdb0:	460f      	mov	r7, r1
 800fdb2:	d016      	beq.n	800fde2 <__ieee754_rem_pio2+0xea>
 800fdb4:	a38a      	add	r3, pc, #552	; (adr r3, 800ffe0 <__ieee754_rem_pio2+0x2e8>)
 800fdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdba:	f7f0 fa77 	bl	80002ac <__adddf3>
 800fdbe:	4602      	mov	r2, r0
 800fdc0:	460b      	mov	r3, r1
 800fdc2:	e9c4 2300 	strd	r2, r3, [r4]
 800fdc6:	4630      	mov	r0, r6
 800fdc8:	4639      	mov	r1, r7
 800fdca:	f7f0 fa6d 	bl	80002a8 <__aeabi_dsub>
 800fdce:	a384      	add	r3, pc, #528	; (adr r3, 800ffe0 <__ieee754_rem_pio2+0x2e8>)
 800fdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd4:	f7f0 fa6a 	bl	80002ac <__adddf3>
 800fdd8:	f04f 35ff 	mov.w	r5, #4294967295
 800fddc:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800fde0:	e7c6      	b.n	800fd70 <__ieee754_rem_pio2+0x78>
 800fde2:	a381      	add	r3, pc, #516	; (adr r3, 800ffe8 <__ieee754_rem_pio2+0x2f0>)
 800fde4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde8:	f7f0 fa60 	bl	80002ac <__adddf3>
 800fdec:	a380      	add	r3, pc, #512	; (adr r3, 800fff0 <__ieee754_rem_pio2+0x2f8>)
 800fdee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf2:	4606      	mov	r6, r0
 800fdf4:	460f      	mov	r7, r1
 800fdf6:	f7f0 fa59 	bl	80002ac <__adddf3>
 800fdfa:	4602      	mov	r2, r0
 800fdfc:	460b      	mov	r3, r1
 800fdfe:	e9c4 2300 	strd	r2, r3, [r4]
 800fe02:	4630      	mov	r0, r6
 800fe04:	4639      	mov	r1, r7
 800fe06:	f7f0 fa4f 	bl	80002a8 <__aeabi_dsub>
 800fe0a:	a379      	add	r3, pc, #484	; (adr r3, 800fff0 <__ieee754_rem_pio2+0x2f8>)
 800fe0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe10:	e7e0      	b.n	800fdd4 <__ieee754_rem_pio2+0xdc>
 800fe12:	4b82      	ldr	r3, [pc, #520]	; (801001c <__ieee754_rem_pio2+0x324>)
 800fe14:	4598      	cmp	r8, r3
 800fe16:	f300 80d0 	bgt.w	800ffba <__ieee754_rem_pio2+0x2c2>
 800fe1a:	f000 ff1d 	bl	8010c58 <fabs>
 800fe1e:	ec57 6b10 	vmov	r6, r7, d0
 800fe22:	ee10 0a10 	vmov	r0, s0
 800fe26:	a374      	add	r3, pc, #464	; (adr r3, 800fff8 <__ieee754_rem_pio2+0x300>)
 800fe28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe2c:	4639      	mov	r1, r7
 800fe2e:	f7f0 fbf3 	bl	8000618 <__aeabi_dmul>
 800fe32:	2200      	movs	r2, #0
 800fe34:	4b7a      	ldr	r3, [pc, #488]	; (8010020 <__ieee754_rem_pio2+0x328>)
 800fe36:	f7f0 fa39 	bl	80002ac <__adddf3>
 800fe3a:	f7f0 fe9d 	bl	8000b78 <__aeabi_d2iz>
 800fe3e:	4605      	mov	r5, r0
 800fe40:	f7f0 fb80 	bl	8000544 <__aeabi_i2d>
 800fe44:	a364      	add	r3, pc, #400	; (adr r3, 800ffd8 <__ieee754_rem_pio2+0x2e0>)
 800fe46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800fe4e:	f7f0 fbe3 	bl	8000618 <__aeabi_dmul>
 800fe52:	4602      	mov	r2, r0
 800fe54:	460b      	mov	r3, r1
 800fe56:	4630      	mov	r0, r6
 800fe58:	4639      	mov	r1, r7
 800fe5a:	f7f0 fa25 	bl	80002a8 <__aeabi_dsub>
 800fe5e:	a360      	add	r3, pc, #384	; (adr r3, 800ffe0 <__ieee754_rem_pio2+0x2e8>)
 800fe60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe64:	4682      	mov	sl, r0
 800fe66:	468b      	mov	fp, r1
 800fe68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fe6c:	f7f0 fbd4 	bl	8000618 <__aeabi_dmul>
 800fe70:	2d1f      	cmp	r5, #31
 800fe72:	4606      	mov	r6, r0
 800fe74:	460f      	mov	r7, r1
 800fe76:	dc0c      	bgt.n	800fe92 <__ieee754_rem_pio2+0x19a>
 800fe78:	1e6a      	subs	r2, r5, #1
 800fe7a:	4b6a      	ldr	r3, [pc, #424]	; (8010024 <__ieee754_rem_pio2+0x32c>)
 800fe7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800fe80:	4543      	cmp	r3, r8
 800fe82:	d006      	beq.n	800fe92 <__ieee754_rem_pio2+0x19a>
 800fe84:	4632      	mov	r2, r6
 800fe86:	463b      	mov	r3, r7
 800fe88:	4650      	mov	r0, sl
 800fe8a:	4659      	mov	r1, fp
 800fe8c:	f7f0 fa0c 	bl	80002a8 <__aeabi_dsub>
 800fe90:	e00e      	b.n	800feb0 <__ieee754_rem_pio2+0x1b8>
 800fe92:	4632      	mov	r2, r6
 800fe94:	463b      	mov	r3, r7
 800fe96:	4650      	mov	r0, sl
 800fe98:	4659      	mov	r1, fp
 800fe9a:	f7f0 fa05 	bl	80002a8 <__aeabi_dsub>
 800fe9e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800fea2:	9305      	str	r3, [sp, #20]
 800fea4:	9a05      	ldr	r2, [sp, #20]
 800fea6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800feaa:	1ad3      	subs	r3, r2, r3
 800feac:	2b10      	cmp	r3, #16
 800feae:	dc02      	bgt.n	800feb6 <__ieee754_rem_pio2+0x1be>
 800feb0:	e9c4 0100 	strd	r0, r1, [r4]
 800feb4:	e039      	b.n	800ff2a <__ieee754_rem_pio2+0x232>
 800feb6:	a34c      	add	r3, pc, #304	; (adr r3, 800ffe8 <__ieee754_rem_pio2+0x2f0>)
 800feb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800febc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fec0:	f7f0 fbaa 	bl	8000618 <__aeabi_dmul>
 800fec4:	4606      	mov	r6, r0
 800fec6:	460f      	mov	r7, r1
 800fec8:	4602      	mov	r2, r0
 800feca:	460b      	mov	r3, r1
 800fecc:	4650      	mov	r0, sl
 800fece:	4659      	mov	r1, fp
 800fed0:	f7f0 f9ea 	bl	80002a8 <__aeabi_dsub>
 800fed4:	4602      	mov	r2, r0
 800fed6:	460b      	mov	r3, r1
 800fed8:	4680      	mov	r8, r0
 800feda:	4689      	mov	r9, r1
 800fedc:	4650      	mov	r0, sl
 800fede:	4659      	mov	r1, fp
 800fee0:	f7f0 f9e2 	bl	80002a8 <__aeabi_dsub>
 800fee4:	4632      	mov	r2, r6
 800fee6:	463b      	mov	r3, r7
 800fee8:	f7f0 f9de 	bl	80002a8 <__aeabi_dsub>
 800feec:	a340      	add	r3, pc, #256	; (adr r3, 800fff0 <__ieee754_rem_pio2+0x2f8>)
 800feee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fef2:	4606      	mov	r6, r0
 800fef4:	460f      	mov	r7, r1
 800fef6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800fefa:	f7f0 fb8d 	bl	8000618 <__aeabi_dmul>
 800fefe:	4632      	mov	r2, r6
 800ff00:	463b      	mov	r3, r7
 800ff02:	f7f0 f9d1 	bl	80002a8 <__aeabi_dsub>
 800ff06:	4602      	mov	r2, r0
 800ff08:	460b      	mov	r3, r1
 800ff0a:	4606      	mov	r6, r0
 800ff0c:	460f      	mov	r7, r1
 800ff0e:	4640      	mov	r0, r8
 800ff10:	4649      	mov	r1, r9
 800ff12:	f7f0 f9c9 	bl	80002a8 <__aeabi_dsub>
 800ff16:	9a05      	ldr	r2, [sp, #20]
 800ff18:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ff1c:	1ad3      	subs	r3, r2, r3
 800ff1e:	2b31      	cmp	r3, #49	; 0x31
 800ff20:	dc20      	bgt.n	800ff64 <__ieee754_rem_pio2+0x26c>
 800ff22:	e9c4 0100 	strd	r0, r1, [r4]
 800ff26:	46c2      	mov	sl, r8
 800ff28:	46cb      	mov	fp, r9
 800ff2a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ff2e:	4650      	mov	r0, sl
 800ff30:	4642      	mov	r2, r8
 800ff32:	464b      	mov	r3, r9
 800ff34:	4659      	mov	r1, fp
 800ff36:	f7f0 f9b7 	bl	80002a8 <__aeabi_dsub>
 800ff3a:	463b      	mov	r3, r7
 800ff3c:	4632      	mov	r2, r6
 800ff3e:	f7f0 f9b3 	bl	80002a8 <__aeabi_dsub>
 800ff42:	9b04      	ldr	r3, [sp, #16]
 800ff44:	2b00      	cmp	r3, #0
 800ff46:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ff4a:	f6bf af11 	bge.w	800fd70 <__ieee754_rem_pio2+0x78>
 800ff4e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ff52:	6063      	str	r3, [r4, #4]
 800ff54:	f8c4 8000 	str.w	r8, [r4]
 800ff58:	60a0      	str	r0, [r4, #8]
 800ff5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800ff5e:	60e3      	str	r3, [r4, #12]
 800ff60:	426d      	negs	r5, r5
 800ff62:	e705      	b.n	800fd70 <__ieee754_rem_pio2+0x78>
 800ff64:	a326      	add	r3, pc, #152	; (adr r3, 8010000 <__ieee754_rem_pio2+0x308>)
 800ff66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ff6e:	f7f0 fb53 	bl	8000618 <__aeabi_dmul>
 800ff72:	4606      	mov	r6, r0
 800ff74:	460f      	mov	r7, r1
 800ff76:	4602      	mov	r2, r0
 800ff78:	460b      	mov	r3, r1
 800ff7a:	4640      	mov	r0, r8
 800ff7c:	4649      	mov	r1, r9
 800ff7e:	f7f0 f993 	bl	80002a8 <__aeabi_dsub>
 800ff82:	4602      	mov	r2, r0
 800ff84:	460b      	mov	r3, r1
 800ff86:	4682      	mov	sl, r0
 800ff88:	468b      	mov	fp, r1
 800ff8a:	4640      	mov	r0, r8
 800ff8c:	4649      	mov	r1, r9
 800ff8e:	f7f0 f98b 	bl	80002a8 <__aeabi_dsub>
 800ff92:	4632      	mov	r2, r6
 800ff94:	463b      	mov	r3, r7
 800ff96:	f7f0 f987 	bl	80002a8 <__aeabi_dsub>
 800ff9a:	a31b      	add	r3, pc, #108	; (adr r3, 8010008 <__ieee754_rem_pio2+0x310>)
 800ff9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffa0:	4606      	mov	r6, r0
 800ffa2:	460f      	mov	r7, r1
 800ffa4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ffa8:	f7f0 fb36 	bl	8000618 <__aeabi_dmul>
 800ffac:	4632      	mov	r2, r6
 800ffae:	463b      	mov	r3, r7
 800ffb0:	f7f0 f97a 	bl	80002a8 <__aeabi_dsub>
 800ffb4:	4606      	mov	r6, r0
 800ffb6:	460f      	mov	r7, r1
 800ffb8:	e764      	b.n	800fe84 <__ieee754_rem_pio2+0x18c>
 800ffba:	4b1b      	ldr	r3, [pc, #108]	; (8010028 <__ieee754_rem_pio2+0x330>)
 800ffbc:	4598      	cmp	r8, r3
 800ffbe:	dd35      	ble.n	801002c <__ieee754_rem_pio2+0x334>
 800ffc0:	ee10 2a10 	vmov	r2, s0
 800ffc4:	463b      	mov	r3, r7
 800ffc6:	4630      	mov	r0, r6
 800ffc8:	4639      	mov	r1, r7
 800ffca:	f7f0 f96d 	bl	80002a8 <__aeabi_dsub>
 800ffce:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ffd2:	e9c4 0100 	strd	r0, r1, [r4]
 800ffd6:	e6a1      	b.n	800fd1c <__ieee754_rem_pio2+0x24>
 800ffd8:	54400000 	.word	0x54400000
 800ffdc:	3ff921fb 	.word	0x3ff921fb
 800ffe0:	1a626331 	.word	0x1a626331
 800ffe4:	3dd0b461 	.word	0x3dd0b461
 800ffe8:	1a600000 	.word	0x1a600000
 800ffec:	3dd0b461 	.word	0x3dd0b461
 800fff0:	2e037073 	.word	0x2e037073
 800fff4:	3ba3198a 	.word	0x3ba3198a
 800fff8:	6dc9c883 	.word	0x6dc9c883
 800fffc:	3fe45f30 	.word	0x3fe45f30
 8010000:	2e000000 	.word	0x2e000000
 8010004:	3ba3198a 	.word	0x3ba3198a
 8010008:	252049c1 	.word	0x252049c1
 801000c:	397b839a 	.word	0x397b839a
 8010010:	3fe921fb 	.word	0x3fe921fb
 8010014:	4002d97b 	.word	0x4002d97b
 8010018:	3ff921fb 	.word	0x3ff921fb
 801001c:	413921fb 	.word	0x413921fb
 8010020:	3fe00000 	.word	0x3fe00000
 8010024:	080128a8 	.word	0x080128a8
 8010028:	7fefffff 	.word	0x7fefffff
 801002c:	ea4f 5528 	mov.w	r5, r8, asr #20
 8010030:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8010034:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8010038:	4630      	mov	r0, r6
 801003a:	460f      	mov	r7, r1
 801003c:	f7f0 fd9c 	bl	8000b78 <__aeabi_d2iz>
 8010040:	f7f0 fa80 	bl	8000544 <__aeabi_i2d>
 8010044:	4602      	mov	r2, r0
 8010046:	460b      	mov	r3, r1
 8010048:	4630      	mov	r0, r6
 801004a:	4639      	mov	r1, r7
 801004c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010050:	f7f0 f92a 	bl	80002a8 <__aeabi_dsub>
 8010054:	2200      	movs	r2, #0
 8010056:	4b1f      	ldr	r3, [pc, #124]	; (80100d4 <__ieee754_rem_pio2+0x3dc>)
 8010058:	f7f0 fade 	bl	8000618 <__aeabi_dmul>
 801005c:	460f      	mov	r7, r1
 801005e:	4606      	mov	r6, r0
 8010060:	f7f0 fd8a 	bl	8000b78 <__aeabi_d2iz>
 8010064:	f7f0 fa6e 	bl	8000544 <__aeabi_i2d>
 8010068:	4602      	mov	r2, r0
 801006a:	460b      	mov	r3, r1
 801006c:	4630      	mov	r0, r6
 801006e:	4639      	mov	r1, r7
 8010070:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8010074:	f7f0 f918 	bl	80002a8 <__aeabi_dsub>
 8010078:	2200      	movs	r2, #0
 801007a:	4b16      	ldr	r3, [pc, #88]	; (80100d4 <__ieee754_rem_pio2+0x3dc>)
 801007c:	f7f0 facc 	bl	8000618 <__aeabi_dmul>
 8010080:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8010084:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8010088:	f04f 0803 	mov.w	r8, #3
 801008c:	2600      	movs	r6, #0
 801008e:	2700      	movs	r7, #0
 8010090:	4632      	mov	r2, r6
 8010092:	463b      	mov	r3, r7
 8010094:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8010098:	f108 3aff 	add.w	sl, r8, #4294967295
 801009c:	f7f0 fd24 	bl	8000ae8 <__aeabi_dcmpeq>
 80100a0:	b9b0      	cbnz	r0, 80100d0 <__ieee754_rem_pio2+0x3d8>
 80100a2:	4b0d      	ldr	r3, [pc, #52]	; (80100d8 <__ieee754_rem_pio2+0x3e0>)
 80100a4:	9301      	str	r3, [sp, #4]
 80100a6:	2302      	movs	r3, #2
 80100a8:	9300      	str	r3, [sp, #0]
 80100aa:	462a      	mov	r2, r5
 80100ac:	4643      	mov	r3, r8
 80100ae:	4621      	mov	r1, r4
 80100b0:	a806      	add	r0, sp, #24
 80100b2:	f000 f8c5 	bl	8010240 <__kernel_rem_pio2>
 80100b6:	9b04      	ldr	r3, [sp, #16]
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	4605      	mov	r5, r0
 80100bc:	f6bf ae58 	bge.w	800fd70 <__ieee754_rem_pio2+0x78>
 80100c0:	6863      	ldr	r3, [r4, #4]
 80100c2:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80100c6:	6063      	str	r3, [r4, #4]
 80100c8:	68e3      	ldr	r3, [r4, #12]
 80100ca:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80100ce:	e746      	b.n	800ff5e <__ieee754_rem_pio2+0x266>
 80100d0:	46d0      	mov	r8, sl
 80100d2:	e7dd      	b.n	8010090 <__ieee754_rem_pio2+0x398>
 80100d4:	41700000 	.word	0x41700000
 80100d8:	08012928 	.word	0x08012928

080100dc <__ieee754_sqrt>:
 80100dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100e0:	4955      	ldr	r1, [pc, #340]	; (8010238 <__ieee754_sqrt+0x15c>)
 80100e2:	ec55 4b10 	vmov	r4, r5, d0
 80100e6:	43a9      	bics	r1, r5
 80100e8:	462b      	mov	r3, r5
 80100ea:	462a      	mov	r2, r5
 80100ec:	d112      	bne.n	8010114 <__ieee754_sqrt+0x38>
 80100ee:	ee10 2a10 	vmov	r2, s0
 80100f2:	ee10 0a10 	vmov	r0, s0
 80100f6:	4629      	mov	r1, r5
 80100f8:	f7f0 fa8e 	bl	8000618 <__aeabi_dmul>
 80100fc:	4602      	mov	r2, r0
 80100fe:	460b      	mov	r3, r1
 8010100:	4620      	mov	r0, r4
 8010102:	4629      	mov	r1, r5
 8010104:	f7f0 f8d2 	bl	80002ac <__adddf3>
 8010108:	4604      	mov	r4, r0
 801010a:	460d      	mov	r5, r1
 801010c:	ec45 4b10 	vmov	d0, r4, r5
 8010110:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010114:	2d00      	cmp	r5, #0
 8010116:	ee10 0a10 	vmov	r0, s0
 801011a:	4621      	mov	r1, r4
 801011c:	dc0f      	bgt.n	801013e <__ieee754_sqrt+0x62>
 801011e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8010122:	4330      	orrs	r0, r6
 8010124:	d0f2      	beq.n	801010c <__ieee754_sqrt+0x30>
 8010126:	b155      	cbz	r5, 801013e <__ieee754_sqrt+0x62>
 8010128:	ee10 2a10 	vmov	r2, s0
 801012c:	4620      	mov	r0, r4
 801012e:	4629      	mov	r1, r5
 8010130:	f7f0 f8ba 	bl	80002a8 <__aeabi_dsub>
 8010134:	4602      	mov	r2, r0
 8010136:	460b      	mov	r3, r1
 8010138:	f7f0 fb98 	bl	800086c <__aeabi_ddiv>
 801013c:	e7e4      	b.n	8010108 <__ieee754_sqrt+0x2c>
 801013e:	151b      	asrs	r3, r3, #20
 8010140:	d073      	beq.n	801022a <__ieee754_sqrt+0x14e>
 8010142:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8010146:	07dd      	lsls	r5, r3, #31
 8010148:	f3c2 0213 	ubfx	r2, r2, #0, #20
 801014c:	bf48      	it	mi
 801014e:	0fc8      	lsrmi	r0, r1, #31
 8010150:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8010154:	bf44      	itt	mi
 8010156:	0049      	lslmi	r1, r1, #1
 8010158:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 801015c:	2500      	movs	r5, #0
 801015e:	1058      	asrs	r0, r3, #1
 8010160:	0fcb      	lsrs	r3, r1, #31
 8010162:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8010166:	0049      	lsls	r1, r1, #1
 8010168:	2316      	movs	r3, #22
 801016a:	462c      	mov	r4, r5
 801016c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8010170:	19a7      	adds	r7, r4, r6
 8010172:	4297      	cmp	r7, r2
 8010174:	bfde      	ittt	le
 8010176:	19bc      	addle	r4, r7, r6
 8010178:	1bd2      	suble	r2, r2, r7
 801017a:	19ad      	addle	r5, r5, r6
 801017c:	0fcf      	lsrs	r7, r1, #31
 801017e:	3b01      	subs	r3, #1
 8010180:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8010184:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8010188:	ea4f 0656 	mov.w	r6, r6, lsr #1
 801018c:	d1f0      	bne.n	8010170 <__ieee754_sqrt+0x94>
 801018e:	f04f 0c20 	mov.w	ip, #32
 8010192:	469e      	mov	lr, r3
 8010194:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8010198:	42a2      	cmp	r2, r4
 801019a:	eb06 070e 	add.w	r7, r6, lr
 801019e:	dc02      	bgt.n	80101a6 <__ieee754_sqrt+0xca>
 80101a0:	d112      	bne.n	80101c8 <__ieee754_sqrt+0xec>
 80101a2:	428f      	cmp	r7, r1
 80101a4:	d810      	bhi.n	80101c8 <__ieee754_sqrt+0xec>
 80101a6:	2f00      	cmp	r7, #0
 80101a8:	eb07 0e06 	add.w	lr, r7, r6
 80101ac:	da42      	bge.n	8010234 <__ieee754_sqrt+0x158>
 80101ae:	f1be 0f00 	cmp.w	lr, #0
 80101b2:	db3f      	blt.n	8010234 <__ieee754_sqrt+0x158>
 80101b4:	f104 0801 	add.w	r8, r4, #1
 80101b8:	1b12      	subs	r2, r2, r4
 80101ba:	428f      	cmp	r7, r1
 80101bc:	bf88      	it	hi
 80101be:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80101c2:	1bc9      	subs	r1, r1, r7
 80101c4:	4433      	add	r3, r6
 80101c6:	4644      	mov	r4, r8
 80101c8:	0052      	lsls	r2, r2, #1
 80101ca:	f1bc 0c01 	subs.w	ip, ip, #1
 80101ce:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 80101d2:	ea4f 0656 	mov.w	r6, r6, lsr #1
 80101d6:	ea4f 0141 	mov.w	r1, r1, lsl #1
 80101da:	d1dd      	bne.n	8010198 <__ieee754_sqrt+0xbc>
 80101dc:	430a      	orrs	r2, r1
 80101de:	d006      	beq.n	80101ee <__ieee754_sqrt+0x112>
 80101e0:	1c5c      	adds	r4, r3, #1
 80101e2:	bf13      	iteet	ne
 80101e4:	3301      	addne	r3, #1
 80101e6:	3501      	addeq	r5, #1
 80101e8:	4663      	moveq	r3, ip
 80101ea:	f023 0301 	bicne.w	r3, r3, #1
 80101ee:	106a      	asrs	r2, r5, #1
 80101f0:	085b      	lsrs	r3, r3, #1
 80101f2:	07e9      	lsls	r1, r5, #31
 80101f4:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 80101f8:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 80101fc:	bf48      	it	mi
 80101fe:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8010202:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8010206:	461c      	mov	r4, r3
 8010208:	e780      	b.n	801010c <__ieee754_sqrt+0x30>
 801020a:	0aca      	lsrs	r2, r1, #11
 801020c:	3815      	subs	r0, #21
 801020e:	0549      	lsls	r1, r1, #21
 8010210:	2a00      	cmp	r2, #0
 8010212:	d0fa      	beq.n	801020a <__ieee754_sqrt+0x12e>
 8010214:	02d6      	lsls	r6, r2, #11
 8010216:	d50a      	bpl.n	801022e <__ieee754_sqrt+0x152>
 8010218:	f1c3 0420 	rsb	r4, r3, #32
 801021c:	fa21 f404 	lsr.w	r4, r1, r4
 8010220:	1e5d      	subs	r5, r3, #1
 8010222:	4099      	lsls	r1, r3
 8010224:	4322      	orrs	r2, r4
 8010226:	1b43      	subs	r3, r0, r5
 8010228:	e78b      	b.n	8010142 <__ieee754_sqrt+0x66>
 801022a:	4618      	mov	r0, r3
 801022c:	e7f0      	b.n	8010210 <__ieee754_sqrt+0x134>
 801022e:	0052      	lsls	r2, r2, #1
 8010230:	3301      	adds	r3, #1
 8010232:	e7ef      	b.n	8010214 <__ieee754_sqrt+0x138>
 8010234:	46a0      	mov	r8, r4
 8010236:	e7bf      	b.n	80101b8 <__ieee754_sqrt+0xdc>
 8010238:	7ff00000 	.word	0x7ff00000
 801023c:	00000000 	.word	0x00000000

08010240 <__kernel_rem_pio2>:
 8010240:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010244:	ed2d 8b02 	vpush	{d8}
 8010248:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 801024c:	1ed4      	subs	r4, r2, #3
 801024e:	9308      	str	r3, [sp, #32]
 8010250:	9101      	str	r1, [sp, #4]
 8010252:	4bc5      	ldr	r3, [pc, #788]	; (8010568 <__kernel_rem_pio2+0x328>)
 8010254:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8010256:	9009      	str	r0, [sp, #36]	; 0x24
 8010258:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801025c:	9304      	str	r3, [sp, #16]
 801025e:	9b08      	ldr	r3, [sp, #32]
 8010260:	3b01      	subs	r3, #1
 8010262:	9307      	str	r3, [sp, #28]
 8010264:	2318      	movs	r3, #24
 8010266:	fb94 f4f3 	sdiv	r4, r4, r3
 801026a:	f06f 0317 	mvn.w	r3, #23
 801026e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8010272:	fb04 3303 	mla	r3, r4, r3, r3
 8010276:	eb03 0a02 	add.w	sl, r3, r2
 801027a:	9b04      	ldr	r3, [sp, #16]
 801027c:	9a07      	ldr	r2, [sp, #28]
 801027e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8010558 <__kernel_rem_pio2+0x318>
 8010282:	eb03 0802 	add.w	r8, r3, r2
 8010286:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010288:	1aa7      	subs	r7, r4, r2
 801028a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801028e:	ae22      	add	r6, sp, #136	; 0x88
 8010290:	2500      	movs	r5, #0
 8010292:	4545      	cmp	r5, r8
 8010294:	dd13      	ble.n	80102be <__kernel_rem_pio2+0x7e>
 8010296:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8010558 <__kernel_rem_pio2+0x318>
 801029a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 801029e:	2600      	movs	r6, #0
 80102a0:	9b04      	ldr	r3, [sp, #16]
 80102a2:	429e      	cmp	r6, r3
 80102a4:	dc32      	bgt.n	801030c <__kernel_rem_pio2+0xcc>
 80102a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80102a8:	9302      	str	r3, [sp, #8]
 80102aa:	9b08      	ldr	r3, [sp, #32]
 80102ac:	199d      	adds	r5, r3, r6
 80102ae:	ab22      	add	r3, sp, #136	; 0x88
 80102b0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80102b4:	9306      	str	r3, [sp, #24]
 80102b6:	ec59 8b18 	vmov	r8, r9, d8
 80102ba:	2700      	movs	r7, #0
 80102bc:	e01f      	b.n	80102fe <__kernel_rem_pio2+0xbe>
 80102be:	42ef      	cmn	r7, r5
 80102c0:	d407      	bmi.n	80102d2 <__kernel_rem_pio2+0x92>
 80102c2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80102c6:	f7f0 f93d 	bl	8000544 <__aeabi_i2d>
 80102ca:	e8e6 0102 	strd	r0, r1, [r6], #8
 80102ce:	3501      	adds	r5, #1
 80102d0:	e7df      	b.n	8010292 <__kernel_rem_pio2+0x52>
 80102d2:	ec51 0b18 	vmov	r0, r1, d8
 80102d6:	e7f8      	b.n	80102ca <__kernel_rem_pio2+0x8a>
 80102d8:	9906      	ldr	r1, [sp, #24]
 80102da:	9d02      	ldr	r5, [sp, #8]
 80102dc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80102e0:	9106      	str	r1, [sp, #24]
 80102e2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80102e6:	9502      	str	r5, [sp, #8]
 80102e8:	f7f0 f996 	bl	8000618 <__aeabi_dmul>
 80102ec:	4602      	mov	r2, r0
 80102ee:	460b      	mov	r3, r1
 80102f0:	4640      	mov	r0, r8
 80102f2:	4649      	mov	r1, r9
 80102f4:	f7ef ffda 	bl	80002ac <__adddf3>
 80102f8:	3701      	adds	r7, #1
 80102fa:	4680      	mov	r8, r0
 80102fc:	4689      	mov	r9, r1
 80102fe:	9b07      	ldr	r3, [sp, #28]
 8010300:	429f      	cmp	r7, r3
 8010302:	dde9      	ble.n	80102d8 <__kernel_rem_pio2+0x98>
 8010304:	e8eb 8902 	strd	r8, r9, [fp], #8
 8010308:	3601      	adds	r6, #1
 801030a:	e7c9      	b.n	80102a0 <__kernel_rem_pio2+0x60>
 801030c:	9b04      	ldr	r3, [sp, #16]
 801030e:	aa0e      	add	r2, sp, #56	; 0x38
 8010310:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8010314:	930c      	str	r3, [sp, #48]	; 0x30
 8010316:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8010318:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801031c:	9c04      	ldr	r4, [sp, #16]
 801031e:	930b      	str	r3, [sp, #44]	; 0x2c
 8010320:	ab9a      	add	r3, sp, #616	; 0x268
 8010322:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 8010326:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801032a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801032e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8010332:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 8010336:	ab9a      	add	r3, sp, #616	; 0x268
 8010338:	445b      	add	r3, fp
 801033a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 801033e:	2500      	movs	r5, #0
 8010340:	1b63      	subs	r3, r4, r5
 8010342:	2b00      	cmp	r3, #0
 8010344:	dc78      	bgt.n	8010438 <__kernel_rem_pio2+0x1f8>
 8010346:	4650      	mov	r0, sl
 8010348:	ec49 8b10 	vmov	d0, r8, r9
 801034c:	f000 fdac 	bl	8010ea8 <scalbn>
 8010350:	ec57 6b10 	vmov	r6, r7, d0
 8010354:	2200      	movs	r2, #0
 8010356:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 801035a:	ee10 0a10 	vmov	r0, s0
 801035e:	4639      	mov	r1, r7
 8010360:	f7f0 f95a 	bl	8000618 <__aeabi_dmul>
 8010364:	ec41 0b10 	vmov	d0, r0, r1
 8010368:	f000 fc8a 	bl	8010c80 <floor>
 801036c:	2200      	movs	r2, #0
 801036e:	ec51 0b10 	vmov	r0, r1, d0
 8010372:	4b7e      	ldr	r3, [pc, #504]	; (801056c <__kernel_rem_pio2+0x32c>)
 8010374:	f7f0 f950 	bl	8000618 <__aeabi_dmul>
 8010378:	4602      	mov	r2, r0
 801037a:	460b      	mov	r3, r1
 801037c:	4630      	mov	r0, r6
 801037e:	4639      	mov	r1, r7
 8010380:	f7ef ff92 	bl	80002a8 <__aeabi_dsub>
 8010384:	460f      	mov	r7, r1
 8010386:	4606      	mov	r6, r0
 8010388:	f7f0 fbf6 	bl	8000b78 <__aeabi_d2iz>
 801038c:	9006      	str	r0, [sp, #24]
 801038e:	f7f0 f8d9 	bl	8000544 <__aeabi_i2d>
 8010392:	4602      	mov	r2, r0
 8010394:	460b      	mov	r3, r1
 8010396:	4630      	mov	r0, r6
 8010398:	4639      	mov	r1, r7
 801039a:	f7ef ff85 	bl	80002a8 <__aeabi_dsub>
 801039e:	f1ba 0f00 	cmp.w	sl, #0
 80103a2:	4606      	mov	r6, r0
 80103a4:	460f      	mov	r7, r1
 80103a6:	dd6c      	ble.n	8010482 <__kernel_rem_pio2+0x242>
 80103a8:	1e62      	subs	r2, r4, #1
 80103aa:	ab0e      	add	r3, sp, #56	; 0x38
 80103ac:	f1ca 0118 	rsb	r1, sl, #24
 80103b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80103b4:	9d06      	ldr	r5, [sp, #24]
 80103b6:	fa40 f301 	asr.w	r3, r0, r1
 80103ba:	441d      	add	r5, r3
 80103bc:	408b      	lsls	r3, r1
 80103be:	1ac0      	subs	r0, r0, r3
 80103c0:	ab0e      	add	r3, sp, #56	; 0x38
 80103c2:	9506      	str	r5, [sp, #24]
 80103c4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80103c8:	f1ca 0317 	rsb	r3, sl, #23
 80103cc:	fa40 f303 	asr.w	r3, r0, r3
 80103d0:	9302      	str	r3, [sp, #8]
 80103d2:	9b02      	ldr	r3, [sp, #8]
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	dd62      	ble.n	801049e <__kernel_rem_pio2+0x25e>
 80103d8:	9b06      	ldr	r3, [sp, #24]
 80103da:	2200      	movs	r2, #0
 80103dc:	3301      	adds	r3, #1
 80103de:	9306      	str	r3, [sp, #24]
 80103e0:	4615      	mov	r5, r2
 80103e2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80103e6:	4294      	cmp	r4, r2
 80103e8:	f300 8095 	bgt.w	8010516 <__kernel_rem_pio2+0x2d6>
 80103ec:	f1ba 0f00 	cmp.w	sl, #0
 80103f0:	dd07      	ble.n	8010402 <__kernel_rem_pio2+0x1c2>
 80103f2:	f1ba 0f01 	cmp.w	sl, #1
 80103f6:	f000 80a2 	beq.w	801053e <__kernel_rem_pio2+0x2fe>
 80103fa:	f1ba 0f02 	cmp.w	sl, #2
 80103fe:	f000 80c1 	beq.w	8010584 <__kernel_rem_pio2+0x344>
 8010402:	9b02      	ldr	r3, [sp, #8]
 8010404:	2b02      	cmp	r3, #2
 8010406:	d14a      	bne.n	801049e <__kernel_rem_pio2+0x25e>
 8010408:	4632      	mov	r2, r6
 801040a:	463b      	mov	r3, r7
 801040c:	2000      	movs	r0, #0
 801040e:	4958      	ldr	r1, [pc, #352]	; (8010570 <__kernel_rem_pio2+0x330>)
 8010410:	f7ef ff4a 	bl	80002a8 <__aeabi_dsub>
 8010414:	4606      	mov	r6, r0
 8010416:	460f      	mov	r7, r1
 8010418:	2d00      	cmp	r5, #0
 801041a:	d040      	beq.n	801049e <__kernel_rem_pio2+0x25e>
 801041c:	4650      	mov	r0, sl
 801041e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8010560 <__kernel_rem_pio2+0x320>
 8010422:	f000 fd41 	bl	8010ea8 <scalbn>
 8010426:	4630      	mov	r0, r6
 8010428:	4639      	mov	r1, r7
 801042a:	ec53 2b10 	vmov	r2, r3, d0
 801042e:	f7ef ff3b 	bl	80002a8 <__aeabi_dsub>
 8010432:	4606      	mov	r6, r0
 8010434:	460f      	mov	r7, r1
 8010436:	e032      	b.n	801049e <__kernel_rem_pio2+0x25e>
 8010438:	2200      	movs	r2, #0
 801043a:	4b4e      	ldr	r3, [pc, #312]	; (8010574 <__kernel_rem_pio2+0x334>)
 801043c:	4640      	mov	r0, r8
 801043e:	4649      	mov	r1, r9
 8010440:	f7f0 f8ea 	bl	8000618 <__aeabi_dmul>
 8010444:	f7f0 fb98 	bl	8000b78 <__aeabi_d2iz>
 8010448:	f7f0 f87c 	bl	8000544 <__aeabi_i2d>
 801044c:	2200      	movs	r2, #0
 801044e:	4b4a      	ldr	r3, [pc, #296]	; (8010578 <__kernel_rem_pio2+0x338>)
 8010450:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010454:	f7f0 f8e0 	bl	8000618 <__aeabi_dmul>
 8010458:	4602      	mov	r2, r0
 801045a:	460b      	mov	r3, r1
 801045c:	4640      	mov	r0, r8
 801045e:	4649      	mov	r1, r9
 8010460:	f7ef ff22 	bl	80002a8 <__aeabi_dsub>
 8010464:	f7f0 fb88 	bl	8000b78 <__aeabi_d2iz>
 8010468:	ab0e      	add	r3, sp, #56	; 0x38
 801046a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 801046e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8010472:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8010476:	f7ef ff19 	bl	80002ac <__adddf3>
 801047a:	3501      	adds	r5, #1
 801047c:	4680      	mov	r8, r0
 801047e:	4689      	mov	r9, r1
 8010480:	e75e      	b.n	8010340 <__kernel_rem_pio2+0x100>
 8010482:	d105      	bne.n	8010490 <__kernel_rem_pio2+0x250>
 8010484:	1e63      	subs	r3, r4, #1
 8010486:	aa0e      	add	r2, sp, #56	; 0x38
 8010488:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 801048c:	15c3      	asrs	r3, r0, #23
 801048e:	e79f      	b.n	80103d0 <__kernel_rem_pio2+0x190>
 8010490:	2200      	movs	r2, #0
 8010492:	4b3a      	ldr	r3, [pc, #232]	; (801057c <__kernel_rem_pio2+0x33c>)
 8010494:	f7f0 fb46 	bl	8000b24 <__aeabi_dcmpge>
 8010498:	2800      	cmp	r0, #0
 801049a:	d139      	bne.n	8010510 <__kernel_rem_pio2+0x2d0>
 801049c:	9002      	str	r0, [sp, #8]
 801049e:	2200      	movs	r2, #0
 80104a0:	2300      	movs	r3, #0
 80104a2:	4630      	mov	r0, r6
 80104a4:	4639      	mov	r1, r7
 80104a6:	f7f0 fb1f 	bl	8000ae8 <__aeabi_dcmpeq>
 80104aa:	2800      	cmp	r0, #0
 80104ac:	f000 80c7 	beq.w	801063e <__kernel_rem_pio2+0x3fe>
 80104b0:	1e65      	subs	r5, r4, #1
 80104b2:	462b      	mov	r3, r5
 80104b4:	2200      	movs	r2, #0
 80104b6:	9904      	ldr	r1, [sp, #16]
 80104b8:	428b      	cmp	r3, r1
 80104ba:	da6a      	bge.n	8010592 <__kernel_rem_pio2+0x352>
 80104bc:	2a00      	cmp	r2, #0
 80104be:	f000 8088 	beq.w	80105d2 <__kernel_rem_pio2+0x392>
 80104c2:	ab0e      	add	r3, sp, #56	; 0x38
 80104c4:	f1aa 0a18 	sub.w	sl, sl, #24
 80104c8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	f000 80b4 	beq.w	801063a <__kernel_rem_pio2+0x3fa>
 80104d2:	4650      	mov	r0, sl
 80104d4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8010560 <__kernel_rem_pio2+0x320>
 80104d8:	f000 fce6 	bl	8010ea8 <scalbn>
 80104dc:	00ec      	lsls	r4, r5, #3
 80104de:	ab72      	add	r3, sp, #456	; 0x1c8
 80104e0:	191e      	adds	r6, r3, r4
 80104e2:	ec59 8b10 	vmov	r8, r9, d0
 80104e6:	f106 0a08 	add.w	sl, r6, #8
 80104ea:	462f      	mov	r7, r5
 80104ec:	2f00      	cmp	r7, #0
 80104ee:	f280 80df 	bge.w	80106b0 <__kernel_rem_pio2+0x470>
 80104f2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8010558 <__kernel_rem_pio2+0x318>
 80104f6:	f04f 0a00 	mov.w	sl, #0
 80104fa:	eba5 030a 	sub.w	r3, r5, sl
 80104fe:	2b00      	cmp	r3, #0
 8010500:	f2c0 810a 	blt.w	8010718 <__kernel_rem_pio2+0x4d8>
 8010504:	f8df b078 	ldr.w	fp, [pc, #120]	; 8010580 <__kernel_rem_pio2+0x340>
 8010508:	ec59 8b18 	vmov	r8, r9, d8
 801050c:	2700      	movs	r7, #0
 801050e:	e0f5      	b.n	80106fc <__kernel_rem_pio2+0x4bc>
 8010510:	2302      	movs	r3, #2
 8010512:	9302      	str	r3, [sp, #8]
 8010514:	e760      	b.n	80103d8 <__kernel_rem_pio2+0x198>
 8010516:	ab0e      	add	r3, sp, #56	; 0x38
 8010518:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801051c:	b94d      	cbnz	r5, 8010532 <__kernel_rem_pio2+0x2f2>
 801051e:	b12b      	cbz	r3, 801052c <__kernel_rem_pio2+0x2ec>
 8010520:	a80e      	add	r0, sp, #56	; 0x38
 8010522:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8010526:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801052a:	2301      	movs	r3, #1
 801052c:	3201      	adds	r2, #1
 801052e:	461d      	mov	r5, r3
 8010530:	e759      	b.n	80103e6 <__kernel_rem_pio2+0x1a6>
 8010532:	a80e      	add	r0, sp, #56	; 0x38
 8010534:	1acb      	subs	r3, r1, r3
 8010536:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 801053a:	462b      	mov	r3, r5
 801053c:	e7f6      	b.n	801052c <__kernel_rem_pio2+0x2ec>
 801053e:	1e62      	subs	r2, r4, #1
 8010540:	ab0e      	add	r3, sp, #56	; 0x38
 8010542:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010546:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801054a:	a90e      	add	r1, sp, #56	; 0x38
 801054c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8010550:	e757      	b.n	8010402 <__kernel_rem_pio2+0x1c2>
 8010552:	bf00      	nop
 8010554:	f3af 8000 	nop.w
	...
 8010564:	3ff00000 	.word	0x3ff00000
 8010568:	08012a70 	.word	0x08012a70
 801056c:	40200000 	.word	0x40200000
 8010570:	3ff00000 	.word	0x3ff00000
 8010574:	3e700000 	.word	0x3e700000
 8010578:	41700000 	.word	0x41700000
 801057c:	3fe00000 	.word	0x3fe00000
 8010580:	08012a30 	.word	0x08012a30
 8010584:	1e62      	subs	r2, r4, #1
 8010586:	ab0e      	add	r3, sp, #56	; 0x38
 8010588:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801058c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8010590:	e7db      	b.n	801054a <__kernel_rem_pio2+0x30a>
 8010592:	a90e      	add	r1, sp, #56	; 0x38
 8010594:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8010598:	3b01      	subs	r3, #1
 801059a:	430a      	orrs	r2, r1
 801059c:	e78b      	b.n	80104b6 <__kernel_rem_pio2+0x276>
 801059e:	3301      	adds	r3, #1
 80105a0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80105a4:	2900      	cmp	r1, #0
 80105a6:	d0fa      	beq.n	801059e <__kernel_rem_pio2+0x35e>
 80105a8:	9a08      	ldr	r2, [sp, #32]
 80105aa:	4422      	add	r2, r4
 80105ac:	00d2      	lsls	r2, r2, #3
 80105ae:	a922      	add	r1, sp, #136	; 0x88
 80105b0:	18e3      	adds	r3, r4, r3
 80105b2:	9206      	str	r2, [sp, #24]
 80105b4:	440a      	add	r2, r1
 80105b6:	9302      	str	r3, [sp, #8]
 80105b8:	f10b 0108 	add.w	r1, fp, #8
 80105bc:	f102 0308 	add.w	r3, r2, #8
 80105c0:	1c66      	adds	r6, r4, #1
 80105c2:	910a      	str	r1, [sp, #40]	; 0x28
 80105c4:	2500      	movs	r5, #0
 80105c6:	930d      	str	r3, [sp, #52]	; 0x34
 80105c8:	9b02      	ldr	r3, [sp, #8]
 80105ca:	42b3      	cmp	r3, r6
 80105cc:	da04      	bge.n	80105d8 <__kernel_rem_pio2+0x398>
 80105ce:	461c      	mov	r4, r3
 80105d0:	e6a6      	b.n	8010320 <__kernel_rem_pio2+0xe0>
 80105d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80105d4:	2301      	movs	r3, #1
 80105d6:	e7e3      	b.n	80105a0 <__kernel_rem_pio2+0x360>
 80105d8:	9b06      	ldr	r3, [sp, #24]
 80105da:	18ef      	adds	r7, r5, r3
 80105dc:	ab22      	add	r3, sp, #136	; 0x88
 80105de:	441f      	add	r7, r3
 80105e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80105e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80105e6:	f7ef ffad 	bl	8000544 <__aeabi_i2d>
 80105ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80105ec:	461c      	mov	r4, r3
 80105ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80105f0:	e9c7 0100 	strd	r0, r1, [r7]
 80105f4:	eb03 0b05 	add.w	fp, r3, r5
 80105f8:	2700      	movs	r7, #0
 80105fa:	f04f 0800 	mov.w	r8, #0
 80105fe:	f04f 0900 	mov.w	r9, #0
 8010602:	9b07      	ldr	r3, [sp, #28]
 8010604:	429f      	cmp	r7, r3
 8010606:	dd08      	ble.n	801061a <__kernel_rem_pio2+0x3da>
 8010608:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801060a:	aa72      	add	r2, sp, #456	; 0x1c8
 801060c:	18eb      	adds	r3, r5, r3
 801060e:	4413      	add	r3, r2
 8010610:	e9c3 8902 	strd	r8, r9, [r3, #8]
 8010614:	3601      	adds	r6, #1
 8010616:	3508      	adds	r5, #8
 8010618:	e7d6      	b.n	80105c8 <__kernel_rem_pio2+0x388>
 801061a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801061e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8010622:	f7ef fff9 	bl	8000618 <__aeabi_dmul>
 8010626:	4602      	mov	r2, r0
 8010628:	460b      	mov	r3, r1
 801062a:	4640      	mov	r0, r8
 801062c:	4649      	mov	r1, r9
 801062e:	f7ef fe3d 	bl	80002ac <__adddf3>
 8010632:	3701      	adds	r7, #1
 8010634:	4680      	mov	r8, r0
 8010636:	4689      	mov	r9, r1
 8010638:	e7e3      	b.n	8010602 <__kernel_rem_pio2+0x3c2>
 801063a:	3d01      	subs	r5, #1
 801063c:	e741      	b.n	80104c2 <__kernel_rem_pio2+0x282>
 801063e:	f1ca 0000 	rsb	r0, sl, #0
 8010642:	ec47 6b10 	vmov	d0, r6, r7
 8010646:	f000 fc2f 	bl	8010ea8 <scalbn>
 801064a:	ec57 6b10 	vmov	r6, r7, d0
 801064e:	2200      	movs	r2, #0
 8010650:	4b99      	ldr	r3, [pc, #612]	; (80108b8 <__kernel_rem_pio2+0x678>)
 8010652:	ee10 0a10 	vmov	r0, s0
 8010656:	4639      	mov	r1, r7
 8010658:	f7f0 fa64 	bl	8000b24 <__aeabi_dcmpge>
 801065c:	b1f8      	cbz	r0, 801069e <__kernel_rem_pio2+0x45e>
 801065e:	2200      	movs	r2, #0
 8010660:	4b96      	ldr	r3, [pc, #600]	; (80108bc <__kernel_rem_pio2+0x67c>)
 8010662:	4630      	mov	r0, r6
 8010664:	4639      	mov	r1, r7
 8010666:	f7ef ffd7 	bl	8000618 <__aeabi_dmul>
 801066a:	f7f0 fa85 	bl	8000b78 <__aeabi_d2iz>
 801066e:	4680      	mov	r8, r0
 8010670:	f7ef ff68 	bl	8000544 <__aeabi_i2d>
 8010674:	2200      	movs	r2, #0
 8010676:	4b90      	ldr	r3, [pc, #576]	; (80108b8 <__kernel_rem_pio2+0x678>)
 8010678:	f7ef ffce 	bl	8000618 <__aeabi_dmul>
 801067c:	460b      	mov	r3, r1
 801067e:	4602      	mov	r2, r0
 8010680:	4639      	mov	r1, r7
 8010682:	4630      	mov	r0, r6
 8010684:	f7ef fe10 	bl	80002a8 <__aeabi_dsub>
 8010688:	f7f0 fa76 	bl	8000b78 <__aeabi_d2iz>
 801068c:	1c65      	adds	r5, r4, #1
 801068e:	ab0e      	add	r3, sp, #56	; 0x38
 8010690:	f10a 0a18 	add.w	sl, sl, #24
 8010694:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8010698:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 801069c:	e719      	b.n	80104d2 <__kernel_rem_pio2+0x292>
 801069e:	4630      	mov	r0, r6
 80106a0:	4639      	mov	r1, r7
 80106a2:	f7f0 fa69 	bl	8000b78 <__aeabi_d2iz>
 80106a6:	ab0e      	add	r3, sp, #56	; 0x38
 80106a8:	4625      	mov	r5, r4
 80106aa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80106ae:	e710      	b.n	80104d2 <__kernel_rem_pio2+0x292>
 80106b0:	ab0e      	add	r3, sp, #56	; 0x38
 80106b2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 80106b6:	f7ef ff45 	bl	8000544 <__aeabi_i2d>
 80106ba:	4642      	mov	r2, r8
 80106bc:	464b      	mov	r3, r9
 80106be:	f7ef ffab 	bl	8000618 <__aeabi_dmul>
 80106c2:	2200      	movs	r2, #0
 80106c4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 80106c8:	4b7c      	ldr	r3, [pc, #496]	; (80108bc <__kernel_rem_pio2+0x67c>)
 80106ca:	4640      	mov	r0, r8
 80106cc:	4649      	mov	r1, r9
 80106ce:	f7ef ffa3 	bl	8000618 <__aeabi_dmul>
 80106d2:	3f01      	subs	r7, #1
 80106d4:	4680      	mov	r8, r0
 80106d6:	4689      	mov	r9, r1
 80106d8:	e708      	b.n	80104ec <__kernel_rem_pio2+0x2ac>
 80106da:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 80106de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80106e2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80106e6:	f7ef ff97 	bl	8000618 <__aeabi_dmul>
 80106ea:	4602      	mov	r2, r0
 80106ec:	460b      	mov	r3, r1
 80106ee:	4640      	mov	r0, r8
 80106f0:	4649      	mov	r1, r9
 80106f2:	f7ef fddb 	bl	80002ac <__adddf3>
 80106f6:	3701      	adds	r7, #1
 80106f8:	4680      	mov	r8, r0
 80106fa:	4689      	mov	r9, r1
 80106fc:	9b04      	ldr	r3, [sp, #16]
 80106fe:	429f      	cmp	r7, r3
 8010700:	dc01      	bgt.n	8010706 <__kernel_rem_pio2+0x4c6>
 8010702:	45ba      	cmp	sl, r7
 8010704:	dae9      	bge.n	80106da <__kernel_rem_pio2+0x49a>
 8010706:	ab4a      	add	r3, sp, #296	; 0x128
 8010708:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801070c:	e9c3 8900 	strd	r8, r9, [r3]
 8010710:	f10a 0a01 	add.w	sl, sl, #1
 8010714:	3e08      	subs	r6, #8
 8010716:	e6f0      	b.n	80104fa <__kernel_rem_pio2+0x2ba>
 8010718:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 801071a:	2b03      	cmp	r3, #3
 801071c:	d85b      	bhi.n	80107d6 <__kernel_rem_pio2+0x596>
 801071e:	e8df f003 	tbb	[pc, r3]
 8010722:	264a      	.short	0x264a
 8010724:	0226      	.short	0x0226
 8010726:	ab9a      	add	r3, sp, #616	; 0x268
 8010728:	441c      	add	r4, r3
 801072a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 801072e:	46a2      	mov	sl, r4
 8010730:	46ab      	mov	fp, r5
 8010732:	f1bb 0f00 	cmp.w	fp, #0
 8010736:	dc6c      	bgt.n	8010812 <__kernel_rem_pio2+0x5d2>
 8010738:	46a2      	mov	sl, r4
 801073a:	46ab      	mov	fp, r5
 801073c:	f1bb 0f01 	cmp.w	fp, #1
 8010740:	f300 8086 	bgt.w	8010850 <__kernel_rem_pio2+0x610>
 8010744:	2000      	movs	r0, #0
 8010746:	2100      	movs	r1, #0
 8010748:	2d01      	cmp	r5, #1
 801074a:	f300 80a0 	bgt.w	801088e <__kernel_rem_pio2+0x64e>
 801074e:	9b02      	ldr	r3, [sp, #8]
 8010750:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8010754:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8010758:	2b00      	cmp	r3, #0
 801075a:	f040 809e 	bne.w	801089a <__kernel_rem_pio2+0x65a>
 801075e:	9b01      	ldr	r3, [sp, #4]
 8010760:	e9c3 7800 	strd	r7, r8, [r3]
 8010764:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8010768:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801076c:	e033      	b.n	80107d6 <__kernel_rem_pio2+0x596>
 801076e:	3408      	adds	r4, #8
 8010770:	ab4a      	add	r3, sp, #296	; 0x128
 8010772:	441c      	add	r4, r3
 8010774:	462e      	mov	r6, r5
 8010776:	2000      	movs	r0, #0
 8010778:	2100      	movs	r1, #0
 801077a:	2e00      	cmp	r6, #0
 801077c:	da3a      	bge.n	80107f4 <__kernel_rem_pio2+0x5b4>
 801077e:	9b02      	ldr	r3, [sp, #8]
 8010780:	2b00      	cmp	r3, #0
 8010782:	d03d      	beq.n	8010800 <__kernel_rem_pio2+0x5c0>
 8010784:	4602      	mov	r2, r0
 8010786:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801078a:	9c01      	ldr	r4, [sp, #4]
 801078c:	e9c4 2300 	strd	r2, r3, [r4]
 8010790:	4602      	mov	r2, r0
 8010792:	460b      	mov	r3, r1
 8010794:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8010798:	f7ef fd86 	bl	80002a8 <__aeabi_dsub>
 801079c:	ae4c      	add	r6, sp, #304	; 0x130
 801079e:	2401      	movs	r4, #1
 80107a0:	42a5      	cmp	r5, r4
 80107a2:	da30      	bge.n	8010806 <__kernel_rem_pio2+0x5c6>
 80107a4:	9b02      	ldr	r3, [sp, #8]
 80107a6:	b113      	cbz	r3, 80107ae <__kernel_rem_pio2+0x56e>
 80107a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80107ac:	4619      	mov	r1, r3
 80107ae:	9b01      	ldr	r3, [sp, #4]
 80107b0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80107b4:	e00f      	b.n	80107d6 <__kernel_rem_pio2+0x596>
 80107b6:	ab9a      	add	r3, sp, #616	; 0x268
 80107b8:	441c      	add	r4, r3
 80107ba:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80107be:	2000      	movs	r0, #0
 80107c0:	2100      	movs	r1, #0
 80107c2:	2d00      	cmp	r5, #0
 80107c4:	da10      	bge.n	80107e8 <__kernel_rem_pio2+0x5a8>
 80107c6:	9b02      	ldr	r3, [sp, #8]
 80107c8:	b113      	cbz	r3, 80107d0 <__kernel_rem_pio2+0x590>
 80107ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80107ce:	4619      	mov	r1, r3
 80107d0:	9b01      	ldr	r3, [sp, #4]
 80107d2:	e9c3 0100 	strd	r0, r1, [r3]
 80107d6:	9b06      	ldr	r3, [sp, #24]
 80107d8:	f003 0007 	and.w	r0, r3, #7
 80107dc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80107e0:	ecbd 8b02 	vpop	{d8}
 80107e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80107e8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80107ec:	f7ef fd5e 	bl	80002ac <__adddf3>
 80107f0:	3d01      	subs	r5, #1
 80107f2:	e7e6      	b.n	80107c2 <__kernel_rem_pio2+0x582>
 80107f4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80107f8:	f7ef fd58 	bl	80002ac <__adddf3>
 80107fc:	3e01      	subs	r6, #1
 80107fe:	e7bc      	b.n	801077a <__kernel_rem_pio2+0x53a>
 8010800:	4602      	mov	r2, r0
 8010802:	460b      	mov	r3, r1
 8010804:	e7c1      	b.n	801078a <__kernel_rem_pio2+0x54a>
 8010806:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 801080a:	f7ef fd4f 	bl	80002ac <__adddf3>
 801080e:	3401      	adds	r4, #1
 8010810:	e7c6      	b.n	80107a0 <__kernel_rem_pio2+0x560>
 8010812:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 8010816:	ed3a 7b02 	vldmdb	sl!, {d7}
 801081a:	4640      	mov	r0, r8
 801081c:	ec53 2b17 	vmov	r2, r3, d7
 8010820:	4649      	mov	r1, r9
 8010822:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010826:	f7ef fd41 	bl	80002ac <__adddf3>
 801082a:	4602      	mov	r2, r0
 801082c:	460b      	mov	r3, r1
 801082e:	4606      	mov	r6, r0
 8010830:	460f      	mov	r7, r1
 8010832:	4640      	mov	r0, r8
 8010834:	4649      	mov	r1, r9
 8010836:	f7ef fd37 	bl	80002a8 <__aeabi_dsub>
 801083a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801083e:	f7ef fd35 	bl	80002ac <__adddf3>
 8010842:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010846:	e9ca 0100 	strd	r0, r1, [sl]
 801084a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 801084e:	e770      	b.n	8010732 <__kernel_rem_pio2+0x4f2>
 8010850:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8010854:	ed3a 7b02 	vldmdb	sl!, {d7}
 8010858:	4630      	mov	r0, r6
 801085a:	ec53 2b17 	vmov	r2, r3, d7
 801085e:	4639      	mov	r1, r7
 8010860:	ed8d 7b04 	vstr	d7, [sp, #16]
 8010864:	f7ef fd22 	bl	80002ac <__adddf3>
 8010868:	4602      	mov	r2, r0
 801086a:	460b      	mov	r3, r1
 801086c:	4680      	mov	r8, r0
 801086e:	4689      	mov	r9, r1
 8010870:	4630      	mov	r0, r6
 8010872:	4639      	mov	r1, r7
 8010874:	f7ef fd18 	bl	80002a8 <__aeabi_dsub>
 8010878:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801087c:	f7ef fd16 	bl	80002ac <__adddf3>
 8010880:	f10b 3bff 	add.w	fp, fp, #4294967295
 8010884:	e9ca 0100 	strd	r0, r1, [sl]
 8010888:	e94a 8902 	strd	r8, r9, [sl, #-8]
 801088c:	e756      	b.n	801073c <__kernel_rem_pio2+0x4fc>
 801088e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8010892:	f7ef fd0b 	bl	80002ac <__adddf3>
 8010896:	3d01      	subs	r5, #1
 8010898:	e756      	b.n	8010748 <__kernel_rem_pio2+0x508>
 801089a:	9b01      	ldr	r3, [sp, #4]
 801089c:	9a01      	ldr	r2, [sp, #4]
 801089e:	601f      	str	r7, [r3, #0]
 80108a0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 80108a4:	605c      	str	r4, [r3, #4]
 80108a6:	609d      	str	r5, [r3, #8]
 80108a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80108ac:	60d3      	str	r3, [r2, #12]
 80108ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80108b2:	6110      	str	r0, [r2, #16]
 80108b4:	6153      	str	r3, [r2, #20]
 80108b6:	e78e      	b.n	80107d6 <__kernel_rem_pio2+0x596>
 80108b8:	41700000 	.word	0x41700000
 80108bc:	3e700000 	.word	0x3e700000

080108c0 <__kernel_tan>:
 80108c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108c4:	ec5b ab10 	vmov	sl, fp, d0
 80108c8:	4bbf      	ldr	r3, [pc, #764]	; (8010bc8 <__kernel_tan+0x308>)
 80108ca:	b089      	sub	sp, #36	; 0x24
 80108cc:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
 80108d0:	429f      	cmp	r7, r3
 80108d2:	ec59 8b11 	vmov	r8, r9, d1
 80108d6:	4606      	mov	r6, r0
 80108d8:	f8cd b008 	str.w	fp, [sp, #8]
 80108dc:	dc22      	bgt.n	8010924 <__kernel_tan+0x64>
 80108de:	ee10 0a10 	vmov	r0, s0
 80108e2:	4659      	mov	r1, fp
 80108e4:	f7f0 f948 	bl	8000b78 <__aeabi_d2iz>
 80108e8:	2800      	cmp	r0, #0
 80108ea:	d145      	bne.n	8010978 <__kernel_tan+0xb8>
 80108ec:	1c73      	adds	r3, r6, #1
 80108ee:	4652      	mov	r2, sl
 80108f0:	4313      	orrs	r3, r2
 80108f2:	433b      	orrs	r3, r7
 80108f4:	d110      	bne.n	8010918 <__kernel_tan+0x58>
 80108f6:	ec4b ab10 	vmov	d0, sl, fp
 80108fa:	f000 f9ad 	bl	8010c58 <fabs>
 80108fe:	49b3      	ldr	r1, [pc, #716]	; (8010bcc <__kernel_tan+0x30c>)
 8010900:	ec53 2b10 	vmov	r2, r3, d0
 8010904:	2000      	movs	r0, #0
 8010906:	f7ef ffb1 	bl	800086c <__aeabi_ddiv>
 801090a:	4682      	mov	sl, r0
 801090c:	468b      	mov	fp, r1
 801090e:	ec4b ab10 	vmov	d0, sl, fp
 8010912:	b009      	add	sp, #36	; 0x24
 8010914:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010918:	2e01      	cmp	r6, #1
 801091a:	d0f8      	beq.n	801090e <__kernel_tan+0x4e>
 801091c:	465b      	mov	r3, fp
 801091e:	2000      	movs	r0, #0
 8010920:	49ab      	ldr	r1, [pc, #684]	; (8010bd0 <__kernel_tan+0x310>)
 8010922:	e7f0      	b.n	8010906 <__kernel_tan+0x46>
 8010924:	4bab      	ldr	r3, [pc, #684]	; (8010bd4 <__kernel_tan+0x314>)
 8010926:	429f      	cmp	r7, r3
 8010928:	dd26      	ble.n	8010978 <__kernel_tan+0xb8>
 801092a:	9b02      	ldr	r3, [sp, #8]
 801092c:	2b00      	cmp	r3, #0
 801092e:	da09      	bge.n	8010944 <__kernel_tan+0x84>
 8010930:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8010934:	469b      	mov	fp, r3
 8010936:	ee10 aa10 	vmov	sl, s0
 801093a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801093e:	ee11 8a10 	vmov	r8, s2
 8010942:	4699      	mov	r9, r3
 8010944:	4652      	mov	r2, sl
 8010946:	465b      	mov	r3, fp
 8010948:	a181      	add	r1, pc, #516	; (adr r1, 8010b50 <__kernel_tan+0x290>)
 801094a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801094e:	f7ef fcab 	bl	80002a8 <__aeabi_dsub>
 8010952:	4642      	mov	r2, r8
 8010954:	464b      	mov	r3, r9
 8010956:	4604      	mov	r4, r0
 8010958:	460d      	mov	r5, r1
 801095a:	a17f      	add	r1, pc, #508	; (adr r1, 8010b58 <__kernel_tan+0x298>)
 801095c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010960:	f7ef fca2 	bl	80002a8 <__aeabi_dsub>
 8010964:	4622      	mov	r2, r4
 8010966:	462b      	mov	r3, r5
 8010968:	f7ef fca0 	bl	80002ac <__adddf3>
 801096c:	f04f 0800 	mov.w	r8, #0
 8010970:	4682      	mov	sl, r0
 8010972:	468b      	mov	fp, r1
 8010974:	f04f 0900 	mov.w	r9, #0
 8010978:	4652      	mov	r2, sl
 801097a:	465b      	mov	r3, fp
 801097c:	4650      	mov	r0, sl
 801097e:	4659      	mov	r1, fp
 8010980:	f7ef fe4a 	bl	8000618 <__aeabi_dmul>
 8010984:	4602      	mov	r2, r0
 8010986:	460b      	mov	r3, r1
 8010988:	e9cd 0100 	strd	r0, r1, [sp]
 801098c:	f7ef fe44 	bl	8000618 <__aeabi_dmul>
 8010990:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010994:	4604      	mov	r4, r0
 8010996:	460d      	mov	r5, r1
 8010998:	4650      	mov	r0, sl
 801099a:	4659      	mov	r1, fp
 801099c:	f7ef fe3c 	bl	8000618 <__aeabi_dmul>
 80109a0:	a36f      	add	r3, pc, #444	; (adr r3, 8010b60 <__kernel_tan+0x2a0>)
 80109a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80109aa:	4620      	mov	r0, r4
 80109ac:	4629      	mov	r1, r5
 80109ae:	f7ef fe33 	bl	8000618 <__aeabi_dmul>
 80109b2:	a36d      	add	r3, pc, #436	; (adr r3, 8010b68 <__kernel_tan+0x2a8>)
 80109b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109b8:	f7ef fc78 	bl	80002ac <__adddf3>
 80109bc:	4622      	mov	r2, r4
 80109be:	462b      	mov	r3, r5
 80109c0:	f7ef fe2a 	bl	8000618 <__aeabi_dmul>
 80109c4:	a36a      	add	r3, pc, #424	; (adr r3, 8010b70 <__kernel_tan+0x2b0>)
 80109c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ca:	f7ef fc6f 	bl	80002ac <__adddf3>
 80109ce:	4622      	mov	r2, r4
 80109d0:	462b      	mov	r3, r5
 80109d2:	f7ef fe21 	bl	8000618 <__aeabi_dmul>
 80109d6:	a368      	add	r3, pc, #416	; (adr r3, 8010b78 <__kernel_tan+0x2b8>)
 80109d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109dc:	f7ef fc66 	bl	80002ac <__adddf3>
 80109e0:	4622      	mov	r2, r4
 80109e2:	462b      	mov	r3, r5
 80109e4:	f7ef fe18 	bl	8000618 <__aeabi_dmul>
 80109e8:	a365      	add	r3, pc, #404	; (adr r3, 8010b80 <__kernel_tan+0x2c0>)
 80109ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109ee:	f7ef fc5d 	bl	80002ac <__adddf3>
 80109f2:	4622      	mov	r2, r4
 80109f4:	462b      	mov	r3, r5
 80109f6:	f7ef fe0f 	bl	8000618 <__aeabi_dmul>
 80109fa:	a363      	add	r3, pc, #396	; (adr r3, 8010b88 <__kernel_tan+0x2c8>)
 80109fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a00:	f7ef fc54 	bl	80002ac <__adddf3>
 8010a04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a08:	f7ef fe06 	bl	8000618 <__aeabi_dmul>
 8010a0c:	a360      	add	r3, pc, #384	; (adr r3, 8010b90 <__kernel_tan+0x2d0>)
 8010a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a12:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8010a16:	4620      	mov	r0, r4
 8010a18:	4629      	mov	r1, r5
 8010a1a:	f7ef fdfd 	bl	8000618 <__aeabi_dmul>
 8010a1e:	a35e      	add	r3, pc, #376	; (adr r3, 8010b98 <__kernel_tan+0x2d8>)
 8010a20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a24:	f7ef fc42 	bl	80002ac <__adddf3>
 8010a28:	4622      	mov	r2, r4
 8010a2a:	462b      	mov	r3, r5
 8010a2c:	f7ef fdf4 	bl	8000618 <__aeabi_dmul>
 8010a30:	a35b      	add	r3, pc, #364	; (adr r3, 8010ba0 <__kernel_tan+0x2e0>)
 8010a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a36:	f7ef fc39 	bl	80002ac <__adddf3>
 8010a3a:	4622      	mov	r2, r4
 8010a3c:	462b      	mov	r3, r5
 8010a3e:	f7ef fdeb 	bl	8000618 <__aeabi_dmul>
 8010a42:	a359      	add	r3, pc, #356	; (adr r3, 8010ba8 <__kernel_tan+0x2e8>)
 8010a44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a48:	f7ef fc30 	bl	80002ac <__adddf3>
 8010a4c:	4622      	mov	r2, r4
 8010a4e:	462b      	mov	r3, r5
 8010a50:	f7ef fde2 	bl	8000618 <__aeabi_dmul>
 8010a54:	a356      	add	r3, pc, #344	; (adr r3, 8010bb0 <__kernel_tan+0x2f0>)
 8010a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a5a:	f7ef fc27 	bl	80002ac <__adddf3>
 8010a5e:	4622      	mov	r2, r4
 8010a60:	462b      	mov	r3, r5
 8010a62:	f7ef fdd9 	bl	8000618 <__aeabi_dmul>
 8010a66:	a354      	add	r3, pc, #336	; (adr r3, 8010bb8 <__kernel_tan+0x2f8>)
 8010a68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a6c:	f7ef fc1e 	bl	80002ac <__adddf3>
 8010a70:	4602      	mov	r2, r0
 8010a72:	460b      	mov	r3, r1
 8010a74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8010a78:	f7ef fc18 	bl	80002ac <__adddf3>
 8010a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010a80:	f7ef fdca 	bl	8000618 <__aeabi_dmul>
 8010a84:	4642      	mov	r2, r8
 8010a86:	464b      	mov	r3, r9
 8010a88:	f7ef fc10 	bl	80002ac <__adddf3>
 8010a8c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010a90:	f7ef fdc2 	bl	8000618 <__aeabi_dmul>
 8010a94:	4642      	mov	r2, r8
 8010a96:	464b      	mov	r3, r9
 8010a98:	f7ef fc08 	bl	80002ac <__adddf3>
 8010a9c:	a348      	add	r3, pc, #288	; (adr r3, 8010bc0 <__kernel_tan+0x300>)
 8010a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010aa2:	4604      	mov	r4, r0
 8010aa4:	460d      	mov	r5, r1
 8010aa6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010aaa:	f7ef fdb5 	bl	8000618 <__aeabi_dmul>
 8010aae:	4622      	mov	r2, r4
 8010ab0:	462b      	mov	r3, r5
 8010ab2:	f7ef fbfb 	bl	80002ac <__adddf3>
 8010ab6:	e9cd 0100 	strd	r0, r1, [sp]
 8010aba:	460b      	mov	r3, r1
 8010abc:	4602      	mov	r2, r0
 8010abe:	4659      	mov	r1, fp
 8010ac0:	4650      	mov	r0, sl
 8010ac2:	f7ef fbf3 	bl	80002ac <__adddf3>
 8010ac6:	4b43      	ldr	r3, [pc, #268]	; (8010bd4 <__kernel_tan+0x314>)
 8010ac8:	429f      	cmp	r7, r3
 8010aca:	4604      	mov	r4, r0
 8010acc:	460d      	mov	r5, r1
 8010ace:	f340 8083 	ble.w	8010bd8 <__kernel_tan+0x318>
 8010ad2:	4630      	mov	r0, r6
 8010ad4:	f7ef fd36 	bl	8000544 <__aeabi_i2d>
 8010ad8:	4622      	mov	r2, r4
 8010ada:	4680      	mov	r8, r0
 8010adc:	4689      	mov	r9, r1
 8010ade:	462b      	mov	r3, r5
 8010ae0:	4620      	mov	r0, r4
 8010ae2:	4629      	mov	r1, r5
 8010ae4:	f7ef fd98 	bl	8000618 <__aeabi_dmul>
 8010ae8:	4642      	mov	r2, r8
 8010aea:	4606      	mov	r6, r0
 8010aec:	460f      	mov	r7, r1
 8010aee:	464b      	mov	r3, r9
 8010af0:	4620      	mov	r0, r4
 8010af2:	4629      	mov	r1, r5
 8010af4:	f7ef fbda 	bl	80002ac <__adddf3>
 8010af8:	4602      	mov	r2, r0
 8010afa:	460b      	mov	r3, r1
 8010afc:	4630      	mov	r0, r6
 8010afe:	4639      	mov	r1, r7
 8010b00:	f7ef feb4 	bl	800086c <__aeabi_ddiv>
 8010b04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010b08:	f7ef fbce 	bl	80002a8 <__aeabi_dsub>
 8010b0c:	4602      	mov	r2, r0
 8010b0e:	460b      	mov	r3, r1
 8010b10:	4650      	mov	r0, sl
 8010b12:	4659      	mov	r1, fp
 8010b14:	f7ef fbc8 	bl	80002a8 <__aeabi_dsub>
 8010b18:	4602      	mov	r2, r0
 8010b1a:	460b      	mov	r3, r1
 8010b1c:	f7ef fbc6 	bl	80002ac <__adddf3>
 8010b20:	4602      	mov	r2, r0
 8010b22:	460b      	mov	r3, r1
 8010b24:	4640      	mov	r0, r8
 8010b26:	4649      	mov	r1, r9
 8010b28:	f7ef fbbe 	bl	80002a8 <__aeabi_dsub>
 8010b2c:	9b02      	ldr	r3, [sp, #8]
 8010b2e:	4604      	mov	r4, r0
 8010b30:	1798      	asrs	r0, r3, #30
 8010b32:	f000 0002 	and.w	r0, r0, #2
 8010b36:	f1c0 0001 	rsb	r0, r0, #1
 8010b3a:	460d      	mov	r5, r1
 8010b3c:	f7ef fd02 	bl	8000544 <__aeabi_i2d>
 8010b40:	4602      	mov	r2, r0
 8010b42:	460b      	mov	r3, r1
 8010b44:	4620      	mov	r0, r4
 8010b46:	4629      	mov	r1, r5
 8010b48:	f7ef fd66 	bl	8000618 <__aeabi_dmul>
 8010b4c:	e6dd      	b.n	801090a <__kernel_tan+0x4a>
 8010b4e:	bf00      	nop
 8010b50:	54442d18 	.word	0x54442d18
 8010b54:	3fe921fb 	.word	0x3fe921fb
 8010b58:	33145c07 	.word	0x33145c07
 8010b5c:	3c81a626 	.word	0x3c81a626
 8010b60:	74bf7ad4 	.word	0x74bf7ad4
 8010b64:	3efb2a70 	.word	0x3efb2a70
 8010b68:	32f0a7e9 	.word	0x32f0a7e9
 8010b6c:	3f12b80f 	.word	0x3f12b80f
 8010b70:	1a8d1068 	.word	0x1a8d1068
 8010b74:	3f3026f7 	.word	0x3f3026f7
 8010b78:	fee08315 	.word	0xfee08315
 8010b7c:	3f57dbc8 	.word	0x3f57dbc8
 8010b80:	e96e8493 	.word	0xe96e8493
 8010b84:	3f8226e3 	.word	0x3f8226e3
 8010b88:	1bb341fe 	.word	0x1bb341fe
 8010b8c:	3faba1ba 	.word	0x3faba1ba
 8010b90:	db605373 	.word	0xdb605373
 8010b94:	bef375cb 	.word	0xbef375cb
 8010b98:	a03792a6 	.word	0xa03792a6
 8010b9c:	3f147e88 	.word	0x3f147e88
 8010ba0:	f2f26501 	.word	0xf2f26501
 8010ba4:	3f4344d8 	.word	0x3f4344d8
 8010ba8:	c9560328 	.word	0xc9560328
 8010bac:	3f6d6d22 	.word	0x3f6d6d22
 8010bb0:	8406d637 	.word	0x8406d637
 8010bb4:	3f9664f4 	.word	0x3f9664f4
 8010bb8:	1110fe7a 	.word	0x1110fe7a
 8010bbc:	3fc11111 	.word	0x3fc11111
 8010bc0:	55555563 	.word	0x55555563
 8010bc4:	3fd55555 	.word	0x3fd55555
 8010bc8:	3e2fffff 	.word	0x3e2fffff
 8010bcc:	3ff00000 	.word	0x3ff00000
 8010bd0:	bff00000 	.word	0xbff00000
 8010bd4:	3fe59427 	.word	0x3fe59427
 8010bd8:	2e01      	cmp	r6, #1
 8010bda:	d036      	beq.n	8010c4a <__kernel_tan+0x38a>
 8010bdc:	460f      	mov	r7, r1
 8010bde:	4602      	mov	r2, r0
 8010be0:	460b      	mov	r3, r1
 8010be2:	2000      	movs	r0, #0
 8010be4:	491a      	ldr	r1, [pc, #104]	; (8010c50 <__kernel_tan+0x390>)
 8010be6:	f7ef fe41 	bl	800086c <__aeabi_ddiv>
 8010bea:	2600      	movs	r6, #0
 8010bec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8010bf0:	4652      	mov	r2, sl
 8010bf2:	465b      	mov	r3, fp
 8010bf4:	4630      	mov	r0, r6
 8010bf6:	4639      	mov	r1, r7
 8010bf8:	f7ef fb56 	bl	80002a8 <__aeabi_dsub>
 8010bfc:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8010c00:	4602      	mov	r2, r0
 8010c02:	460b      	mov	r3, r1
 8010c04:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010c08:	f7ef fb4e 	bl	80002a8 <__aeabi_dsub>
 8010c0c:	4632      	mov	r2, r6
 8010c0e:	462b      	mov	r3, r5
 8010c10:	f7ef fd02 	bl	8000618 <__aeabi_dmul>
 8010c14:	4632      	mov	r2, r6
 8010c16:	4682      	mov	sl, r0
 8010c18:	468b      	mov	fp, r1
 8010c1a:	462b      	mov	r3, r5
 8010c1c:	4630      	mov	r0, r6
 8010c1e:	4639      	mov	r1, r7
 8010c20:	f7ef fcfa 	bl	8000618 <__aeabi_dmul>
 8010c24:	2200      	movs	r2, #0
 8010c26:	4b0b      	ldr	r3, [pc, #44]	; (8010c54 <__kernel_tan+0x394>)
 8010c28:	f7ef fb40 	bl	80002ac <__adddf3>
 8010c2c:	4602      	mov	r2, r0
 8010c2e:	460b      	mov	r3, r1
 8010c30:	4650      	mov	r0, sl
 8010c32:	4659      	mov	r1, fp
 8010c34:	f7ef fb3a 	bl	80002ac <__adddf3>
 8010c38:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8010c3c:	f7ef fcec 	bl	8000618 <__aeabi_dmul>
 8010c40:	4632      	mov	r2, r6
 8010c42:	462b      	mov	r3, r5
 8010c44:	f7ef fb32 	bl	80002ac <__adddf3>
 8010c48:	e65f      	b.n	801090a <__kernel_tan+0x4a>
 8010c4a:	4682      	mov	sl, r0
 8010c4c:	468b      	mov	fp, r1
 8010c4e:	e65e      	b.n	801090e <__kernel_tan+0x4e>
 8010c50:	bff00000 	.word	0xbff00000
 8010c54:	3ff00000 	.word	0x3ff00000

08010c58 <fabs>:
 8010c58:	ec51 0b10 	vmov	r0, r1, d0
 8010c5c:	ee10 2a10 	vmov	r2, s0
 8010c60:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010c64:	ec43 2b10 	vmov	d0, r2, r3
 8010c68:	4770      	bx	lr

08010c6a <finite>:
 8010c6a:	ee10 3a90 	vmov	r3, s1
 8010c6e:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8010c72:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8010c76:	0fc0      	lsrs	r0, r0, #31
 8010c78:	4770      	bx	lr
 8010c7a:	0000      	movs	r0, r0
 8010c7c:	0000      	movs	r0, r0
	...

08010c80 <floor>:
 8010c80:	ec51 0b10 	vmov	r0, r1, d0
 8010c84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010c88:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8010c8c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8010c90:	2e13      	cmp	r6, #19
 8010c92:	460c      	mov	r4, r1
 8010c94:	ee10 5a10 	vmov	r5, s0
 8010c98:	4680      	mov	r8, r0
 8010c9a:	dc34      	bgt.n	8010d06 <floor+0x86>
 8010c9c:	2e00      	cmp	r6, #0
 8010c9e:	da16      	bge.n	8010cce <floor+0x4e>
 8010ca0:	a335      	add	r3, pc, #212	; (adr r3, 8010d78 <floor+0xf8>)
 8010ca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ca6:	f7ef fb01 	bl	80002ac <__adddf3>
 8010caa:	2200      	movs	r2, #0
 8010cac:	2300      	movs	r3, #0
 8010cae:	f7ef ff43 	bl	8000b38 <__aeabi_dcmpgt>
 8010cb2:	b148      	cbz	r0, 8010cc8 <floor+0x48>
 8010cb4:	2c00      	cmp	r4, #0
 8010cb6:	da59      	bge.n	8010d6c <floor+0xec>
 8010cb8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8010cbc:	4a30      	ldr	r2, [pc, #192]	; (8010d80 <floor+0x100>)
 8010cbe:	432b      	orrs	r3, r5
 8010cc0:	2500      	movs	r5, #0
 8010cc2:	42ab      	cmp	r3, r5
 8010cc4:	bf18      	it	ne
 8010cc6:	4614      	movne	r4, r2
 8010cc8:	4621      	mov	r1, r4
 8010cca:	4628      	mov	r0, r5
 8010ccc:	e025      	b.n	8010d1a <floor+0x9a>
 8010cce:	4f2d      	ldr	r7, [pc, #180]	; (8010d84 <floor+0x104>)
 8010cd0:	4137      	asrs	r7, r6
 8010cd2:	ea01 0307 	and.w	r3, r1, r7
 8010cd6:	4303      	orrs	r3, r0
 8010cd8:	d01f      	beq.n	8010d1a <floor+0x9a>
 8010cda:	a327      	add	r3, pc, #156	; (adr r3, 8010d78 <floor+0xf8>)
 8010cdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ce0:	f7ef fae4 	bl	80002ac <__adddf3>
 8010ce4:	2200      	movs	r2, #0
 8010ce6:	2300      	movs	r3, #0
 8010ce8:	f7ef ff26 	bl	8000b38 <__aeabi_dcmpgt>
 8010cec:	2800      	cmp	r0, #0
 8010cee:	d0eb      	beq.n	8010cc8 <floor+0x48>
 8010cf0:	2c00      	cmp	r4, #0
 8010cf2:	bfbe      	ittt	lt
 8010cf4:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8010cf8:	fa43 f606 	asrlt.w	r6, r3, r6
 8010cfc:	19a4      	addlt	r4, r4, r6
 8010cfe:	ea24 0407 	bic.w	r4, r4, r7
 8010d02:	2500      	movs	r5, #0
 8010d04:	e7e0      	b.n	8010cc8 <floor+0x48>
 8010d06:	2e33      	cmp	r6, #51	; 0x33
 8010d08:	dd0b      	ble.n	8010d22 <floor+0xa2>
 8010d0a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010d0e:	d104      	bne.n	8010d1a <floor+0x9a>
 8010d10:	ee10 2a10 	vmov	r2, s0
 8010d14:	460b      	mov	r3, r1
 8010d16:	f7ef fac9 	bl	80002ac <__adddf3>
 8010d1a:	ec41 0b10 	vmov	d0, r0, r1
 8010d1e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010d22:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8010d26:	f04f 33ff 	mov.w	r3, #4294967295
 8010d2a:	fa23 f707 	lsr.w	r7, r3, r7
 8010d2e:	4207      	tst	r7, r0
 8010d30:	d0f3      	beq.n	8010d1a <floor+0x9a>
 8010d32:	a311      	add	r3, pc, #68	; (adr r3, 8010d78 <floor+0xf8>)
 8010d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010d38:	f7ef fab8 	bl	80002ac <__adddf3>
 8010d3c:	2200      	movs	r2, #0
 8010d3e:	2300      	movs	r3, #0
 8010d40:	f7ef fefa 	bl	8000b38 <__aeabi_dcmpgt>
 8010d44:	2800      	cmp	r0, #0
 8010d46:	d0bf      	beq.n	8010cc8 <floor+0x48>
 8010d48:	2c00      	cmp	r4, #0
 8010d4a:	da02      	bge.n	8010d52 <floor+0xd2>
 8010d4c:	2e14      	cmp	r6, #20
 8010d4e:	d103      	bne.n	8010d58 <floor+0xd8>
 8010d50:	3401      	adds	r4, #1
 8010d52:	ea25 0507 	bic.w	r5, r5, r7
 8010d56:	e7b7      	b.n	8010cc8 <floor+0x48>
 8010d58:	2301      	movs	r3, #1
 8010d5a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8010d5e:	fa03 f606 	lsl.w	r6, r3, r6
 8010d62:	4435      	add	r5, r6
 8010d64:	4545      	cmp	r5, r8
 8010d66:	bf38      	it	cc
 8010d68:	18e4      	addcc	r4, r4, r3
 8010d6a:	e7f2      	b.n	8010d52 <floor+0xd2>
 8010d6c:	2500      	movs	r5, #0
 8010d6e:	462c      	mov	r4, r5
 8010d70:	e7aa      	b.n	8010cc8 <floor+0x48>
 8010d72:	bf00      	nop
 8010d74:	f3af 8000 	nop.w
 8010d78:	8800759c 	.word	0x8800759c
 8010d7c:	7e37e43c 	.word	0x7e37e43c
 8010d80:	bff00000 	.word	0xbff00000
 8010d84:	000fffff 	.word	0x000fffff

08010d88 <matherr>:
 8010d88:	2000      	movs	r0, #0
 8010d8a:	4770      	bx	lr
 8010d8c:	0000      	movs	r0, r0
	...

08010d90 <nan>:
 8010d90:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010d98 <nan+0x8>
 8010d94:	4770      	bx	lr
 8010d96:	bf00      	nop
 8010d98:	00000000 	.word	0x00000000
 8010d9c:	7ff80000 	.word	0x7ff80000

08010da0 <rint>:
 8010da0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010da2:	ec51 0b10 	vmov	r0, r1, d0
 8010da6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010daa:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8010dae:	2e13      	cmp	r6, #19
 8010db0:	460b      	mov	r3, r1
 8010db2:	ee10 4a10 	vmov	r4, s0
 8010db6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8010dba:	dc56      	bgt.n	8010e6a <rint+0xca>
 8010dbc:	2e00      	cmp	r6, #0
 8010dbe:	da2b      	bge.n	8010e18 <rint+0x78>
 8010dc0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8010dc4:	4302      	orrs	r2, r0
 8010dc6:	d023      	beq.n	8010e10 <rint+0x70>
 8010dc8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8010dcc:	4302      	orrs	r2, r0
 8010dce:	4254      	negs	r4, r2
 8010dd0:	4314      	orrs	r4, r2
 8010dd2:	0c4b      	lsrs	r3, r1, #17
 8010dd4:	0b24      	lsrs	r4, r4, #12
 8010dd6:	045b      	lsls	r3, r3, #17
 8010dd8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8010ddc:	ea44 0103 	orr.w	r1, r4, r3
 8010de0:	460b      	mov	r3, r1
 8010de2:	492f      	ldr	r1, [pc, #188]	; (8010ea0 <rint+0x100>)
 8010de4:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8010de8:	e9d1 6700 	ldrd	r6, r7, [r1]
 8010dec:	4602      	mov	r2, r0
 8010dee:	4639      	mov	r1, r7
 8010df0:	4630      	mov	r0, r6
 8010df2:	f7ef fa5b 	bl	80002ac <__adddf3>
 8010df6:	e9cd 0100 	strd	r0, r1, [sp]
 8010dfa:	463b      	mov	r3, r7
 8010dfc:	4632      	mov	r2, r6
 8010dfe:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e02:	f7ef fa51 	bl	80002a8 <__aeabi_dsub>
 8010e06:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8010e0a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8010e0e:	4639      	mov	r1, r7
 8010e10:	ec41 0b10 	vmov	d0, r0, r1
 8010e14:	b003      	add	sp, #12
 8010e16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010e18:	4a22      	ldr	r2, [pc, #136]	; (8010ea4 <rint+0x104>)
 8010e1a:	4132      	asrs	r2, r6
 8010e1c:	ea01 0702 	and.w	r7, r1, r2
 8010e20:	4307      	orrs	r7, r0
 8010e22:	d0f5      	beq.n	8010e10 <rint+0x70>
 8010e24:	0852      	lsrs	r2, r2, #1
 8010e26:	4011      	ands	r1, r2
 8010e28:	430c      	orrs	r4, r1
 8010e2a:	d00b      	beq.n	8010e44 <rint+0xa4>
 8010e2c:	ea23 0202 	bic.w	r2, r3, r2
 8010e30:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8010e34:	2e13      	cmp	r6, #19
 8010e36:	fa43 f306 	asr.w	r3, r3, r6
 8010e3a:	bf0c      	ite	eq
 8010e3c:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8010e40:	2400      	movne	r4, #0
 8010e42:	4313      	orrs	r3, r2
 8010e44:	4916      	ldr	r1, [pc, #88]	; (8010ea0 <rint+0x100>)
 8010e46:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8010e4a:	4622      	mov	r2, r4
 8010e4c:	e9d5 4500 	ldrd	r4, r5, [r5]
 8010e50:	4620      	mov	r0, r4
 8010e52:	4629      	mov	r1, r5
 8010e54:	f7ef fa2a 	bl	80002ac <__adddf3>
 8010e58:	e9cd 0100 	strd	r0, r1, [sp]
 8010e5c:	4622      	mov	r2, r4
 8010e5e:	462b      	mov	r3, r5
 8010e60:	e9dd 0100 	ldrd	r0, r1, [sp]
 8010e64:	f7ef fa20 	bl	80002a8 <__aeabi_dsub>
 8010e68:	e7d2      	b.n	8010e10 <rint+0x70>
 8010e6a:	2e33      	cmp	r6, #51	; 0x33
 8010e6c:	dd07      	ble.n	8010e7e <rint+0xde>
 8010e6e:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8010e72:	d1cd      	bne.n	8010e10 <rint+0x70>
 8010e74:	ee10 2a10 	vmov	r2, s0
 8010e78:	f7ef fa18 	bl	80002ac <__adddf3>
 8010e7c:	e7c8      	b.n	8010e10 <rint+0x70>
 8010e7e:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8010e82:	f04f 32ff 	mov.w	r2, #4294967295
 8010e86:	40f2      	lsrs	r2, r6
 8010e88:	4210      	tst	r0, r2
 8010e8a:	d0c1      	beq.n	8010e10 <rint+0x70>
 8010e8c:	0852      	lsrs	r2, r2, #1
 8010e8e:	4210      	tst	r0, r2
 8010e90:	bf1f      	itttt	ne
 8010e92:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8010e96:	ea20 0202 	bicne.w	r2, r0, r2
 8010e9a:	4134      	asrne	r4, r6
 8010e9c:	4314      	orrne	r4, r2
 8010e9e:	e7d1      	b.n	8010e44 <rint+0xa4>
 8010ea0:	08012a80 	.word	0x08012a80
 8010ea4:	000fffff 	.word	0x000fffff

08010ea8 <scalbn>:
 8010ea8:	b570      	push	{r4, r5, r6, lr}
 8010eaa:	ec55 4b10 	vmov	r4, r5, d0
 8010eae:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8010eb2:	4606      	mov	r6, r0
 8010eb4:	462b      	mov	r3, r5
 8010eb6:	b9aa      	cbnz	r2, 8010ee4 <scalbn+0x3c>
 8010eb8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8010ebc:	4323      	orrs	r3, r4
 8010ebe:	d03b      	beq.n	8010f38 <scalbn+0x90>
 8010ec0:	4b31      	ldr	r3, [pc, #196]	; (8010f88 <scalbn+0xe0>)
 8010ec2:	4629      	mov	r1, r5
 8010ec4:	2200      	movs	r2, #0
 8010ec6:	ee10 0a10 	vmov	r0, s0
 8010eca:	f7ef fba5 	bl	8000618 <__aeabi_dmul>
 8010ece:	4b2f      	ldr	r3, [pc, #188]	; (8010f8c <scalbn+0xe4>)
 8010ed0:	429e      	cmp	r6, r3
 8010ed2:	4604      	mov	r4, r0
 8010ed4:	460d      	mov	r5, r1
 8010ed6:	da12      	bge.n	8010efe <scalbn+0x56>
 8010ed8:	a327      	add	r3, pc, #156	; (adr r3, 8010f78 <scalbn+0xd0>)
 8010eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010ede:	f7ef fb9b 	bl	8000618 <__aeabi_dmul>
 8010ee2:	e009      	b.n	8010ef8 <scalbn+0x50>
 8010ee4:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8010ee8:	428a      	cmp	r2, r1
 8010eea:	d10c      	bne.n	8010f06 <scalbn+0x5e>
 8010eec:	ee10 2a10 	vmov	r2, s0
 8010ef0:	4620      	mov	r0, r4
 8010ef2:	4629      	mov	r1, r5
 8010ef4:	f7ef f9da 	bl	80002ac <__adddf3>
 8010ef8:	4604      	mov	r4, r0
 8010efa:	460d      	mov	r5, r1
 8010efc:	e01c      	b.n	8010f38 <scalbn+0x90>
 8010efe:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8010f02:	460b      	mov	r3, r1
 8010f04:	3a36      	subs	r2, #54	; 0x36
 8010f06:	4432      	add	r2, r6
 8010f08:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8010f0c:	428a      	cmp	r2, r1
 8010f0e:	dd0b      	ble.n	8010f28 <scalbn+0x80>
 8010f10:	ec45 4b11 	vmov	d1, r4, r5
 8010f14:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8010f80 <scalbn+0xd8>
 8010f18:	f000 f83c 	bl	8010f94 <copysign>
 8010f1c:	a318      	add	r3, pc, #96	; (adr r3, 8010f80 <scalbn+0xd8>)
 8010f1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f22:	ec51 0b10 	vmov	r0, r1, d0
 8010f26:	e7da      	b.n	8010ede <scalbn+0x36>
 8010f28:	2a00      	cmp	r2, #0
 8010f2a:	dd08      	ble.n	8010f3e <scalbn+0x96>
 8010f2c:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010f30:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010f34:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010f38:	ec45 4b10 	vmov	d0, r4, r5
 8010f3c:	bd70      	pop	{r4, r5, r6, pc}
 8010f3e:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8010f42:	da0d      	bge.n	8010f60 <scalbn+0xb8>
 8010f44:	f24c 3350 	movw	r3, #50000	; 0xc350
 8010f48:	429e      	cmp	r6, r3
 8010f4a:	ec45 4b11 	vmov	d1, r4, r5
 8010f4e:	dce1      	bgt.n	8010f14 <scalbn+0x6c>
 8010f50:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8010f78 <scalbn+0xd0>
 8010f54:	f000 f81e 	bl	8010f94 <copysign>
 8010f58:	a307      	add	r3, pc, #28	; (adr r3, 8010f78 <scalbn+0xd0>)
 8010f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010f5e:	e7e0      	b.n	8010f22 <scalbn+0x7a>
 8010f60:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8010f64:	3236      	adds	r2, #54	; 0x36
 8010f66:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8010f6a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8010f6e:	4620      	mov	r0, r4
 8010f70:	4629      	mov	r1, r5
 8010f72:	2200      	movs	r2, #0
 8010f74:	4b06      	ldr	r3, [pc, #24]	; (8010f90 <scalbn+0xe8>)
 8010f76:	e7b2      	b.n	8010ede <scalbn+0x36>
 8010f78:	c2f8f359 	.word	0xc2f8f359
 8010f7c:	01a56e1f 	.word	0x01a56e1f
 8010f80:	8800759c 	.word	0x8800759c
 8010f84:	7e37e43c 	.word	0x7e37e43c
 8010f88:	43500000 	.word	0x43500000
 8010f8c:	ffff3cb0 	.word	0xffff3cb0
 8010f90:	3c900000 	.word	0x3c900000

08010f94 <copysign>:
 8010f94:	ec51 0b10 	vmov	r0, r1, d0
 8010f98:	ee11 0a90 	vmov	r0, s3
 8010f9c:	ee10 2a10 	vmov	r2, s0
 8010fa0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8010fa4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8010fa8:	ea41 0300 	orr.w	r3, r1, r0
 8010fac:	ec43 2b10 	vmov	d0, r2, r3
 8010fb0:	4770      	bx	lr
	...

08010fb4 <_init>:
 8010fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fb6:	bf00      	nop
 8010fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fba:	bc08      	pop	{r3}
 8010fbc:	469e      	mov	lr, r3
 8010fbe:	4770      	bx	lr

08010fc0 <_fini>:
 8010fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010fc2:	bf00      	nop
 8010fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010fc6:	bc08      	pop	{r3}
 8010fc8:	469e      	mov	lr, r3
 8010fca:	4770      	bx	lr
