<stg><name>Loop_Row_DCT_Loop_pr</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %dct_1d.exit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
dct_1d.exit:0  %i_0_i = phi i4 [ 0, %newFuncRoot ], [ %i, %dct_1d.exit.loopexit ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit:1  %icmp_ln76 = icmp eq i4 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dct_1d.exit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
dct_1d.exit:3  %i = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dct_1d.exit:4  br i1 %icmp_ln76, label %.preheader2.i.exitStub, label %0

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="4">
<![CDATA[
:1  %zext_ln48 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln48"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:2  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i, i3 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="7">
<![CDATA[
:3  %zext_ln48_1 = zext i7 %tmp to i8

]]></Node>
<StgValue><ssdm name="zext_ln48_1"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %buf_2d_in_0_addr = getelementptr [8 x i16]* %buf_2d_in_0, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_addr"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %buf_2d_in_1_addr = getelementptr [8 x i16]* %buf_2d_in_1, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_addr"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %buf_2d_in_2_addr = getelementptr [8 x i16]* %buf_2d_in_2, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %buf_2d_in_3_addr = getelementptr [8 x i16]* %buf_2d_in_3, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %buf_2d_in_4_addr = getelementptr [8 x i16]* %buf_2d_in_4, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %buf_2d_in_5_addr = getelementptr [8 x i16]* %buf_2d_in_5, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %buf_2d_in_6_addr = getelementptr [8 x i16]* %buf_2d_in_6, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %buf_2d_in_7_addr = getelementptr [8 x i16]* %buf_2d_in_7, i64 0, i64 %zext_ln48

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0">
<![CDATA[
.preheader2.i.exitStub:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %k_0_i = phi i4 [ 0, %0 ], [ %k, %DCT_Outer_Loop ]

]]></Node>
<StgValue><ssdm name="k_0_i"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln55 = icmp eq i4 %k_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %k = add i4 %k_0_i, 1

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln55, label %dct_1d.exit.loopexit, label %DCT_Outer_Loop

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="4">
<![CDATA[
DCT_Outer_Loop:3  %zext_ln60 = zext i4 %k_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4">
<![CDATA[
DCT_Outer_Loop:4  %zext_ln63 = zext i4 %k_0_i to i8

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
DCT_Outer_Loop:5  %add_ln63_8 = add i8 %zext_ln48_1, %zext_ln63

]]></Node>
<StgValue><ssdm name="add_ln63_8"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="3" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:8  %dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_ad"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:9  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_lo"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:14  %dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_ad"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:15  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_lo"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:17  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_load"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:20  %dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_ad"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:21  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_lo"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:26  %dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_ad"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:27  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_lo"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:29  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_load"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:32  %dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_ad"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:33  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_lo"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:38  %dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_ad"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:39  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_lo"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:41  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_load"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:44  %dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_ad"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:45  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_lo"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="3" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:50  %dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %zext_ln60

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_ad"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:51  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_lo"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:53  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="55" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="14" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:9  %dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_0_lo"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:11  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_load"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:15  %dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_1_lo"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:16  %sext_ln61_1 = sext i15 %dct_coeff_table_1_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:17  %buf_2d_in_1_load = load i16* %buf_2d_in_1_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_1_load"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:18  %sext_ln61_2 = sext i16 %buf_2d_in_1_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_2"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:19  %mul_ln61_1 = mul i29 %sext_ln61_1, %sext_ln61_2

]]></Node>
<StgValue><ssdm name="mul_ln61_1"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:21  %dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_2_lo"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:23  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_load"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:27  %dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_3_lo"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:28  %sext_ln61_5 = sext i15 %dct_coeff_table_3_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_5"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:29  %buf_2d_in_3_load = load i16* %buf_2d_in_3_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_3_load"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:30  %sext_ln61_6 = sext i16 %buf_2d_in_3_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_6"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:31  %mul_ln61_3 = mul i29 %sext_ln61_5, %sext_ln61_6

]]></Node>
<StgValue><ssdm name="mul_ln61_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:33  %dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_4_lo"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:35  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_load"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:39  %dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_5_lo"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:40  %sext_ln61_9 = sext i15 %dct_coeff_table_5_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_9"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:41  %buf_2d_in_5_load = load i16* %buf_2d_in_5_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_5_load"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:42  %sext_ln61_10 = sext i16 %buf_2d_in_5_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_10"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:43  %mul_ln61_5 = mul i29 %sext_ln61_9, %sext_ln61_10

]]></Node>
<StgValue><ssdm name="mul_ln61_5"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:45  %dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_6_lo"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:47  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_load"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="15" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:51  %dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2

]]></Node>
<StgValue><ssdm name="dct_coeff_table_7_lo"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:52  %sext_ln61_13 = sext i15 %dct_coeff_table_7_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_13"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:53  %buf_2d_in_7_load = load i16* %buf_2d_in_7_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_7_load"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:54  %sext_ln61_14 = sext i16 %buf_2d_in_7_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_14"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:55  %mul_ln61_7 = mul i29 %sext_ln61_13, %sext_ln61_14

]]></Node>
<StgValue><ssdm name="mul_ln61_7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:60  %add_ln63_4 = add i29 %mul_ln61_7, 4096

]]></Node>
<StgValue><ssdm name="add_ln63_4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DCT_Outer_Loop:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln55"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DCT_Outer_Loop:1  %tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
DCT_Outer_Loop:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln56"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="8">
<![CDATA[
DCT_Outer_Loop:6  %zext_ln63_1 = zext i8 %add_ln63_8 to i64

]]></Node>
<StgValue><ssdm name="zext_ln63_1"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
DCT_Outer_Loop:7  %row_outbuf_i_addr = getelementptr [64 x i16]* %row_outbuf_i, i64 0, i64 %zext_ln63_1

]]></Node>
<StgValue><ssdm name="row_outbuf_i_addr"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="29" op_0_bw="14">
<![CDATA[
DCT_Outer_Loop:10  %zext_ln61 = zext i14 %dct_coeff_table_0_lo to i29

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:11  %buf_2d_in_0_load = load i16* %buf_2d_in_0_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_0_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:12  %sext_ln61 = sext i16 %buf_2d_in_0_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:13  %mul_ln61 = mul i29 %zext_ln61, %sext_ln61

]]></Node>
<StgValue><ssdm name="mul_ln61"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:22  %sext_ln61_3 = sext i15 %dct_coeff_table_2_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_3"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:23  %buf_2d_in_2_load = load i16* %buf_2d_in_2_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_2_load"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:24  %sext_ln61_4 = sext i16 %buf_2d_in_2_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_4"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:25  %mul_ln61_2 = mul i29 %sext_ln61_3, %sext_ln61_4

]]></Node>
<StgValue><ssdm name="mul_ln61_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:34  %sext_ln61_7 = sext i15 %dct_coeff_table_4_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_7"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:35  %buf_2d_in_4_load = load i16* %buf_2d_in_4_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_4_load"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:36  %sext_ln61_8 = sext i16 %buf_2d_in_4_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_8"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:37  %mul_ln61_4 = mul i29 %sext_ln61_7, %sext_ln61_8

]]></Node>
<StgValue><ssdm name="mul_ln61_4"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="29" op_0_bw="15">
<![CDATA[
DCT_Outer_Loop:46  %sext_ln61_11 = sext i15 %dct_coeff_table_6_lo to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_11"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="3">
<![CDATA[
DCT_Outer_Loop:47  %buf_2d_in_6_load = load i16* %buf_2d_in_6_addr, align 2

]]></Node>
<StgValue><ssdm name="buf_2d_in_6_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="29" op_0_bw="16">
<![CDATA[
DCT_Outer_Loop:48  %sext_ln61_12 = sext i16 %buf_2d_in_6_load to i29

]]></Node>
<StgValue><ssdm name="sext_ln61_12"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:49  %mul_ln61_6 = mul i29 %sext_ln61_11, %sext_ln61_12

]]></Node>
<StgValue><ssdm name="mul_ln61_6"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:56  %add_ln63 = add i29 %mul_ln61_1, %mul_ln61

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:57  %add_ln63_1 = add i29 %mul_ln61_3, %mul_ln61_2

]]></Node>
<StgValue><ssdm name="add_ln63_1"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:58  %add_ln63_2 = add i29 %add_ln63, %add_ln63_1

]]></Node>
<StgValue><ssdm name="add_ln63_2"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:59  %add_ln63_3 = add i29 %mul_ln61_5, %mul_ln61_4

]]></Node>
<StgValue><ssdm name="add_ln63_3"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:61  %add_ln63_5 = add i29 %mul_ln61_6, %add_ln63_4

]]></Node>
<StgValue><ssdm name="add_ln63_5"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:62  %add_ln63_6 = add i29 %add_ln63_3, %add_ln63_5

]]></Node>
<StgValue><ssdm name="add_ln63_6"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="29" op_0_bw="29" op_1_bw="29">
<![CDATA[
DCT_Outer_Loop:63  %add_ln63_7 = add i29 %add_ln63_2, %add_ln63_6

]]></Node>
<StgValue><ssdm name="add_ln63_7"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="16" op_1_bw="29" op_2_bw="32" op_3_bw="32">
<![CDATA[
DCT_Outer_Loop:64  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln63_7, i32 13, i32 28)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
DCT_Outer_Loop:65  store i16 %trunc_ln, i16* %row_outbuf_i_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln63"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DCT_Outer_Loop:66  %empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
DCT_Outer_Loop:67  br label %1

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
dct_1d.exit.loopexit:0  br label %dct_1d.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
