#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed Feb 28 22:50:02 2024
# Process ID: 6282
# Current directory: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1
# Command line: vivado -log Axi_SPI_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Axi_SPI_wrapper.tcl -notrace
# Log file: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper.vdi
# Journal file: /home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/vivado.jou
# Running On: zachsarch-pc, OS: Linux, CPU Frequency: 5043.404 MHz, CPU Physical cores: 14, Host memory: 33385 MB
#-----------------------------------------------------------
source Axi_SPI_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/zach/ip_repo/MySPI_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/zach/Vivado/2023.2/data/ip'.
Command: link_design -top Axi_SPI_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-454] Reading design checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_MySPI_0_0/Axi_SPI_MySPI_0_0.dcp' for cell 'Axi_SPI_i/MySPI_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0.dcp' for cell 'Axi_SPI_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/Axi_SPI_jtag_axi_0_0.dcp' for cell 'Axi_SPI_i/jtag_axi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_reset_inv_0_0/Axi_SPI_reset_inv_0_0.dcp' for cell 'Axi_SPI_i/reset_inv_0'
INFO: [Project 1-454] Reading design checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0.dcp' for cell 'Axi_SPI_i/rst_clk_wiz_100M'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1669.082 ; gain = 0.000 ; free physical = 22612 ; free virtual = 29810
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: Axi_SPI_i/jtag_axi_0 UUID: c2417642-4e72-56df-a489-ba24d13c2331 
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'Axi_SPI_i/jtag_axi_0/inst'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/constraints/jtag_axi.xdc] for cell 'Axi_SPI_i/jtag_axi_0/inst'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0_board.xdc] for cell 'Axi_SPI_i/clk_wiz/inst'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0_board.xdc] for cell 'Axi_SPI_i/clk_wiz/inst'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0.xdc] for cell 'Axi_SPI_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_clk_wiz_0/Axi_SPI_clk_wiz_0.xdc] for cell 'Axi_SPI_i/clk_wiz/inst'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0_board.xdc] for cell 'Axi_SPI_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0_board.xdc] for cell 'Axi_SPI_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0.xdc] for cell 'Axi_SPI_i/rst_clk_wiz_100M/U0'
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_rst_clk_wiz_100M_0/Axi_SPI_rst_clk_wiz_100M_0.xdc] for cell 'Axi_SPI_i/rst_clk_wiz_100M/U0'
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/constrs_1/new/constraints1.xdc]
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.srcs/constrs_1/new/constraints1.xdc]
INFO: [Project 1-1714] 8 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2466.562 ; gain = 0.000 ; free physical = 22017 ; free virtual = 29233
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  RAM64M => RAM64M (RAMD64E(x4)): 44 instances

19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2466.598 ; gain = 1134.367 ; free physical = 22017 ; free virtual = 29233
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2530.594 ; gain = 63.996 ; free physical = 22004 ; free virtual = 29220

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 72b8cc47

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2530.594 ; gain = 0.000 ; free physical = 22004 ; free virtual = 29221

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.320 ; gain = 0.000 ; free physical = 21669 ; free virtual = 28907
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.320 ; gain = 0.000 ; free physical = 21668 ; free virtual = 28906
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Phase 1.1 Core Generation And Design Setup | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Phase 1 Initialization | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Phase 2 Timer Update And Timing Data Collection | Checksum: 15eb4c5c7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: edd3b79e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Retarget | Checksum: edd3b79e
INFO: [Opt 31-389] Phase Retarget created 21 cells and removed 33 cells
INFO: [Opt 31-1021] In phase Retarget, 50 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: edd3b79e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Constant propagation | Checksum: edd3b79e
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 49 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 19f71fac4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21667 ; free virtual = 28904
Sweep | Checksum: 19f71fac4
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 375 cells
INFO: [Opt 31-1021] In phase Sweep, 911 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 19f71fac4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21667 ; free virtual = 28904
BUFG optimization | Checksum: 19f71fac4
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 19f71fac4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21667 ; free virtual = 28904
Shift Register Optimization | Checksum: 19f71fac4
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19f71fac4

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Post Processing Netlist | Checksum: 19f71fac4
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1054cdd2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2784.320 ; gain = 0.000 ; free physical = 21668 ; free virtual = 28906
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1054cdd2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Phase 9 Finalization | Checksum: 1054cdd2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              21  |              33  |                                             50  |
|  Constant propagation         |               0  |               0  |                                             49  |
|  Sweep                        |               0  |             375  |                                            911  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             72  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1054cdd2a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:48 . Memory (MB): peak = 2784.320 ; gain = 19.844 ; free physical = 21668 ; free virtual = 28906
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2784.320 ; gain = 0.000 ; free physical = 21668 ; free virtual = 28906

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 3 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 6
Number of Flops added for Enable Generation: 6

Ending PowerOpt Patch Enables Task | Checksum: 13d31d0b0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21493 ; free virtual = 28735
Ending Power Optimization Task | Checksum: 13d31d0b0

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3089.297 ; gain = 304.977 ; free physical = 21493 ; free virtual = 28735

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 13bea8c1c

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28732
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28732
Ending Final Cleanup Task | Checksum: 13bea8c1c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28732
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/constraints/Axi_SPI_jtag_axi_0_0_impl.xdc] from IP /home/zach/Lab_4_194BB/Lab_4_194BB.srcs/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/Axi_SPI_jtag_axi_0_0.xci
Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/constraints/Axi_SPI_jtag_axi_0_0_impl.xdc] for cell 'Axi_SPI_i/jtag_axi_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/constraints/Axi_SPI_jtag_axi_0_0_impl.xdc:69]
Finished Parsing XDC File [/home/zach/Lab_4_194BB/Lab_4_194BB.gen/sources_1/bd/Axi_SPI/ip/Axi_SPI_jtag_axi_0_0/constraints/Axi_SPI_jtag_axi_0_0_impl.xdc] for cell 'Axi_SPI_i/jtag_axi_0/inst'

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28732
Ending Netlist Obfuscation Task | Checksum: 13bea8c1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28732
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:51 . Memory (MB): peak = 3089.297 ; gain = 622.699 ; free physical = 21490 ; free virtual = 28732
INFO: [runtcl-4] Executing : report_drc -file Axi_SPI_wrapper_drc_opted.rpt -pb Axi_SPI_wrapper_drc_opted.pb -rpx Axi_SPI_wrapper_drc_opted.rpx
Command: report_drc -file Axi_SPI_wrapper_drc_opted.rpt -pb Axi_SPI_wrapper_drc_opted.pb -rpx Axi_SPI_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28717
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28717
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28717
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28718
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28718
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28718
Write Physdb Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28718
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21471 ; free virtual = 28716
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 91171cc4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21471 ; free virtual = 28716
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21471 ; free virtual = 28716

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10e3eaef5

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28711

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 176feac42

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21467 ; free virtual = 28717

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 176feac42

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.26 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21467 ; free virtual = 28717
Phase 1 Placer Initialization | Checksum: 176feac42

Time (s): cpu = 00:00:00.83 ; elapsed = 00:00:00.27 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21466 ; free virtual = 28716

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1b127256a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.35 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21399 ; free virtual = 28649

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1f5966385

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21415 ; free virtual = 28666

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1f5966385

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21429 ; free virtual = 28679

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: f123e44f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21501 ; free virtual = 28752

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 152 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 70 nets or LUTs. Breaked 0 LUT, combined 70 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21500 ; free virtual = 28752

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             70  |                    70  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             70  |                    70  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 16047336c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21500 ; free virtual = 28752
Phase 2.4 Global Placement Core | Checksum: 1b69b7527

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21499 ; free virtual = 28752
Phase 2 Global Placement | Checksum: 1b69b7527

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21499 ; free virtual = 28752

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 106738d8e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21498 ; free virtual = 28751

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22241d6e0

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21497 ; free virtual = 28750

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1af3fc44b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21493 ; free virtual = 28746

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a1997ad7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21493 ; free virtual = 28746

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 212e24d44

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28743

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19e192e27

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28743

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 165050e3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28743
Phase 3 Detail Placement | Checksum: 165050e3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21490 ; free virtual = 28743

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: eb75eabd

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.609 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 12cd98243

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 12cd98243

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
Phase 4.1.1.1 BUFG Insertion | Checksum: eb75eabd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.609. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 12623586b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
Phase 4.1 Post Commit Optimization | Checksum: 12623586b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12623586b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12623586b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
Phase 4.3 Placer Reporting | Checksum: 12623586b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 15e3ed50b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
Ending Placer Task | Checksum: ba218f8b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
90 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file Axi_SPI_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
INFO: [runtcl-4] Executing : report_utilization -file Axi_SPI_wrapper_utilization_placed.rpt -pb Axi_SPI_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Axi_SPI_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21474 ; free virtual = 28726
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21470 ; free virtual = 28723
Wrote PlaceDB: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28718
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28718
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28718
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28718
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28719
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21462 ; free virtual = 28719
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21464 ; free virtual = 28718
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
99 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21464 ; free virtual = 28718
Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21460 ; free virtual = 28718
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21460 ; free virtual = 28718
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21460 ; free virtual = 28718
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21460 ; free virtual = 28718
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21460 ; free virtual = 28719
Write Physdb Complete: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21460 ; free virtual = 28719
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 1ba5528d ConstDB: 0 ShapeSum: 9e7c3cfe RouteDB: 0
Post Restoration Checksum: NetGraph: d52fbf1d | NumContArr: 82677216 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2dce9266d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21363 ; free virtual = 28622

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2dce9266d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21363 ; free virtual = 28622

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2dce9266d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21364 ; free virtual = 28622
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 20cbb8a60

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21335 ; free virtual = 28594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.722  | TNS=0.000  | WHS=-0.361 | THS=-177.034|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 20931d502

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21335 ; free virtual = 28594
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.722  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 20f865fed

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21330 ; free virtual = 28593

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3018
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3018
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15912d4d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21321 ; free virtual = 28584

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15912d4d6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21321 ; free virtual = 28584

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2e5a1c7ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21321 ; free virtual = 28584
Phase 3 Initial Routing | Checksum: 2e5a1c7ee

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21321 ; free virtual = 28584

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b75675e6

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21329 ; free virtual = 28593

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.693  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 266c0df2b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21329 ; free virtual = 28593
Phase 4 Rip-up And Reroute | Checksum: 266c0df2b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21329 ; free virtual = 28593

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 266c0df2b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21329 ; free virtual = 28593

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 266c0df2b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21329 ; free virtual = 28593
Phase 5 Delay and Skew Optimization | Checksum: 266c0df2b

Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21329 ; free virtual = 28593

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 212e3c8ce

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21328 ; free virtual = 28592
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.709  | TNS=0.000  | WHS=0.019  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1f266927a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21328 ; free virtual = 28592
Phase 6 Post Hold Fix | Checksum: 1f266927a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21328 ; free virtual = 28592

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.306306 %
  Global Horizontal Routing Utilization  = 0.501776 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f266927a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21328 ; free virtual = 28592

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f266927a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21327 ; free virtual = 28590

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1bd391baa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21327 ; free virtual = 28590

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.709  | TNS=0.000  | WHS=0.019  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1bd391baa

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21327 ; free virtual = 28590
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: f4649517

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21327 ; free virtual = 28590
Ending Routing Task | Checksum: f4649517

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21327 ; free virtual = 28590

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 3089.297 ; gain = 0.000 ; free physical = 21327 ; free virtual = 28590
INFO: [runtcl-4] Executing : report_drc -file Axi_SPI_wrapper_drc_routed.rpt -pb Axi_SPI_wrapper_drc_routed.pb -rpx Axi_SPI_wrapper_drc_routed.rpx
Command: report_drc -file Axi_SPI_wrapper_drc_routed.rpt -pb Axi_SPI_wrapper_drc_routed.pb -rpx Axi_SPI_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Axi_SPI_wrapper_methodology_drc_routed.rpt -pb Axi_SPI_wrapper_methodology_drc_routed.pb -rpx Axi_SPI_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Axi_SPI_wrapper_methodology_drc_routed.rpt -pb Axi_SPI_wrapper_methodology_drc_routed.pb -rpx Axi_SPI_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Axi_SPI_wrapper_power_routed.rpt -pb Axi_SPI_wrapper_power_summary_routed.pb -rpx Axi_SPI_wrapper_power_routed.rpx
Command: report_power -file Axi_SPI_wrapper_power_routed.rpt -pb Axi_SPI_wrapper_power_summary_routed.pb -rpx Axi_SPI_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
125 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Axi_SPI_wrapper_route_status.rpt -pb Axi_SPI_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file Axi_SPI_wrapper_timing_summary_routed.rpt -pb Axi_SPI_wrapper_timing_summary_routed.pb -rpx Axi_SPI_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file Axi_SPI_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Axi_SPI_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Axi_SPI_wrapper_bus_skew_routed.rpt -pb Axi_SPI_wrapper_bus_skew_routed.pb -rpx Axi_SPI_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21298 ; free virtual = 28567
Wrote PlaceDB: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21290 ; free virtual = 28562
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21290 ; free virtual = 28562
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21291 ; free virtual = 28563
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21291 ; free virtual = 28563
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21291 ; free virtual = 28564
Write Physdb Complete: Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3166.570 ; gain = 0.000 ; free physical = 21291 ; free virtual = 28564
INFO: [Common 17-1381] The checkpoint '/home/zach/Lab_4_194BB/Lab_4_194BB.runs/impl_1/Axi_SPI_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 22:51:19 2024...
