# RISC-V
## Overview
The puspose of this project is to implement a basic 5-stage pipeline of riscv cpu.

## Features
+ support IMC isa
+ support interrupt
+ support exception
+ support machine user mode
+ support misalign access
+ support debug mode
+ support hardware breakpoint

## First Stage

+ TODO: implement csr control regsiter prepare for interrupt
+ 2021.7.23 Refactor the CPU Pipeline
+ base cpu, support IM isa



