Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 04:47:35 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_srg/NonUniformILP/fir_srg_NonUniformILP_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 Delay1No9_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Subt_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.122ns  (logic 1.145ns (36.675%)  route 1.977ns (63.325%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.935ns = ( 6.935 - 4.000 ) 
    Source Clock Delay      (SCD):    3.524ns
    Clock Pessimism Removal (CPR):    0.472ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.483ns (routing 0.880ns, distribution 1.603ns)
  Clock Net Delay (Destination): 2.188ns (routing 0.798ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    BC9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.665     0.665 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.665    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.665 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.348     1.013    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.041 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3267, routed)        2.483     3.524    Delay1No9_instance/clk_IBUF_BUFG
    SLICE_X120Y463       FDCE                                         r  Delay1No9_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y463       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.603 r  Delay1No9_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.271     3.874    Delay1No8_instance/Y_reg[33]_0[2]
    SLICE_X123Y465       LUT4 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.148     4.022 r  Delay1No8_instance/geqOp_carry_i_15__0/O
                         net (fo=1, routed)           0.009     4.031    Subt_0_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X123Y465       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.217 r  Subt_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.243    Subt_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X123Y466       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.258 r  Subt_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.284    Subt_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X123Y467       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.336 r  Subt_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.155     4.491    Delay1No8_instance/CO[0]
    SLICE_X123Y469       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.133     4.624 r  Delay1No8_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.169     4.793    Delay1No8_instance/Subt_0_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X123Y469       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     4.917 r  Delay1No8_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.092     5.009    Delay1No8_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X123Y468       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     5.106 r  Delay1No8_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.511     5.617    Delay1No9_instance/shiftVal__5[0]
    SLICE_X128Y465       LUT6 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     5.705 r  Delay1No9_instance/shiftedFracY_d1[40]_i_2__0/O
                         net (fo=4, routed)           0.349     6.054    Delay1No9_instance/shiftedFracY_d1_reg[38][9]
    SLICE_X126Y463       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     6.179 r  Delay1No9_instance/shiftedFracY_d1[28]_i_3__0/O
                         net (fo=2, routed)           0.303     6.482    Delay1No8_instance/Y_reg[26]_0[5]
    SLICE_X128Y463       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.098     6.580 r  Delay1No8_instance/shiftedFracY_d1[28]_i_1__0/O
                         net (fo=1, routed)           0.066     6.646    Subt_0_impl_instance/FPAddSubOp_instance/D[17]
    SLICE_X128Y463       FDRE                                         r  Subt_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    BC9                                               0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    BC9                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.414     4.414 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.414    clk_IBUF_inst/OUT
    BC9                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.414 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.309     4.723    clk_IBUF
    BUFGCE_X0Y158        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.747 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3267, routed)        2.188     6.935    Subt_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y463       FDRE                                         r  Subt_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]/C
                         clock pessimism              0.472     7.407    
                         clock uncertainty           -0.035     7.371    
    SLICE_X128Y463       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.396    Subt_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.396    
                         arrival time                          -6.646    
  -------------------------------------------------------------------
                         slack                                  0.750    




