$date
	Mon Mar  7 13:43:54 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module cpu_tb $end
$var reg 1 ! clk $end
$var reg 1 " reset $end
$var integer 32 # idx [31:0] $end
$scope module cpumono $end
$var wire 1 ! clk $end
$var wire 16 $ datos [15:0] $end
$var wire 16 % direcciones [15:0] $end
$var wire 1 " reset $end
$var wire 1 & z $end
$var wire 1 ' wez $end
$var wire 1 ( we3 $end
$var wire 1 ) s_inm $end
$var wire 1 * s_inc $end
$var wire 1 + s_datos $end
$var wire 6 , opcode [5:0] $end
$var wire 3 - op_alu [2:0] $end
$scope module camino_datos $end
$var wire 1 ! clk $end
$var wire 16 . datos [15:0] $end
$var wire 16 / direcciones [15:0] $end
$var wire 1 " reset $end
$var wire 1 0 zalu $end
$var wire 1 & z $end
$var wire 1 ' wez $end
$var wire 1 ( we3 $end
$var wire 16 1 wd [15:0] $end
$var wire 10 2 sal_sum [9:0] $end
$var wire 16 3 sal_muxINM [15:0] $end
$var wire 10 4 sal_muxINC [9:0] $end
$var wire 10 5 sal_PC [9:0] $end
$var wire 16 6 sal_ALU [15:0] $end
$var wire 1 ) s_inm $end
$var wire 1 * s_inc $end
$var wire 1 + s_datos $end
$var wire 16 7 rd2 [15:0] $end
$var wire 16 8 rd1 [15:0] $end
$var wire 6 9 opcode [5:0] $end
$var wire 3 : op_alu [2:0] $end
$var wire 32 ; instruccion [31:0] $end
$scope module ALU $end
$var wire 16 < y [15:0] $end
$var wire 1 0 zero $end
$var wire 3 = op_alu [2:0] $end
$var wire 16 > b [15:0] $end
$var wire 16 ? a [15:0] $end
$var reg 16 @ s [15:0] $end
$upscope $end
$scope module PC $end
$var wire 1 ! clk $end
$var wire 1 " reset $end
$var wire 10 A d [9:0] $end
$var reg 10 B q [9:0] $end
$upscope $end
$scope module banco_registros $end
$var wire 1 ! clk $end
$var wire 4 C ra1 [3:0] $end
$var wire 4 D ra2 [3:0] $end
$var wire 4 E wa3 [3:0] $end
$var wire 1 ( we3 $end
$var wire 16 F wd3 [15:0] $end
$var wire 16 G rd2 [15:0] $end
$var wire 16 H rd1 [15:0] $end
$upscope $end
$scope module ffz $end
$var wire 1 ! clk $end
$var wire 1 0 d $end
$var wire 1 " reset $end
$var wire 1 ' carga $end
$var reg 1 & q $end
$upscope $end
$scope module memoria $end
$var wire 10 I a [9:0] $end
$var wire 1 ! clk $end
$var wire 32 J rd [31:0] $end
$upscope $end
$scope module muxDATOS $end
$var wire 16 K d0 [15:0] $end
$var wire 16 L d1 [15:0] $end
$var wire 16 M y [15:0] $end
$var wire 1 + s $end
$upscope $end
$scope module muxINC $end
$var wire 10 N d0 [9:0] $end
$var wire 10 O y [9:0] $end
$var wire 1 * s $end
$var wire 10 P d1 [9:0] $end
$upscope $end
$scope module muxINM $end
$var wire 16 Q d0 [15:0] $end
$var wire 16 R d1 [15:0] $end
$var wire 16 S y [15:0] $end
$var wire 1 ) s $end
$upscope $end
$scope module sumINC $end
$var wire 10 T a [9:0] $end
$var wire 10 U b [9:0] $end
$var wire 10 V y [9:0] $end
$upscope $end
$upscope $end
$scope module unidad_control $end
$var wire 6 W opcode [5:0] $end
$var wire 1 & z $end
$var reg 3 X op_alu [2:0] $end
$var reg 1 + s_datos $end
$var reg 1 * s_inc $end
$var reg 1 ) s_inm $end
$var reg 1 ( we3 $end
$var reg 1 ' wez $end
$upscope $end
$upscope $end
$upscope $end
$scope module pila $end
$var wire 1 Y clk $end
$var wire 10 Z pc_addr [9:0] $end
$var wire 1 [ pop $end
$var wire 1 \ push $end
$var wire 1 ] reset $end
$var wire 1 ^ underflow $end
$var wire 1 _ overflow $end
$var reg 17 ` position [16:0] $end
$var reg 10 a sp [9:0] $end
$upscope $end
$scope module cpu_tb $end
$scope module cpumono $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 16 b \regb[1] [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpumono $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 16 c \regb[2] [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$scope module cpu_tb $end
$scope module cpumono $end
$scope module camino_datos $end
$scope module banco_registros $end
$var reg 16 d \regb[3] [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 d
b0 c
b0 b
bx a
bx `
x_
x^
z]
z\
z[
bz Z
zY
b0 X
b0 W
b1 V
b0 U
b1 T
b11 S
b11 R
b0 Q
b1 P
b1 O
b1 N
b11 M
bz L
b11 K
b11000000000001 J
b0 I
b0 H
b0 G
b11 F
b1 E
b0 D
b0 C
b0 B
b1 A
b11 @
b11 ?
b0 >
b0 =
b11 <
b11000000000001 ;
b0 :
b0 9
b0 8
b0 7
b11 6
b0 5
b1 4
b11 3
b1 2
b11 1
00
bz /
bz .
b0 -
b0 ,
0+
1*
1)
1(
1'
0&
bz %
bz $
b100 #
1"
1!
$end
#1000
0"
#3000
0!
#6000
b111 1
b111 F
b111 M
b111 6
b111 <
b111 @
b111 K
b111 3
b111 ?
b111 S
b111 R
b10 E
b10 N
b10 4
b10 A
b10 O
b111000000000010 ;
b111000000000010 J
b10 2
b10 P
b10 V
b1 5
b1 B
b1 I
b1 U
b11 b
1!
#9000
0!
#12000
b100000111 1
b100000111 F
b100000111 M
b100000111 6
b100000111 <
b100000111 @
b100000111 K
b10 -
b10 :
b10 =
b10 X
b100000000 3
b100000000 ?
b100000000 S
b111 7
b111 >
b111 G
b11 8
b11 H
b11 Q
b1000 ,
b1000 9
b1000 W
b100000000 R
b11 E
b10 D
b1 C
b100100011 N
b11 4
b11 A
b11 O
b100000000100000000000100100011 ;
b100000000100000000000100100011 J
b11 2
b11 P
b11 V
b10 5
b10 B
b10 I
b10 U
b111 c
1!
#15000
0!
#18000
10
b0 1
b0 F
b0 M
b0 6
b0 <
b0 @
b0 K
b0 -
b0 :
b0 =
b0 X
b0 3
b0 ?
b0 S
b0 7
b0 >
b0 G
b0 8
b0 H
b0 Q
b0 ,
b0 9
b0 W
b0 R
b0 E
b0 D
b0 C
b0 N
b100 4
b100 A
b100 O
b0 ;
b0 J
b100 2
b100 P
b100 V
b11 5
b11 B
b11 I
b11 U
b100000111 d
1!
#21000
0!
#24000
b101 4
b101 A
b101 O
b101 2
b101 P
b101 V
b100 5
b100 B
b100 I
b100 U
1&
1!
#27000
0!
#30000
b110 4
b110 A
b110 O
b110 2
b110 P
b110 V
b101 5
b101 B
b101 I
b101 U
1!
#33000
0!
#36000
b111 4
b111 A
b111 O
b111 2
b111 P
b111 V
b110 5
b110 B
b110 I
b110 U
1!
#39000
0!
#42000
b1000 4
b1000 A
b1000 O
b1000 2
b1000 P
b1000 V
b111 5
b111 B
b111 I
b111 U
1!
#45000
0!
#48000
b1001 4
b1001 A
b1001 O
b1001 2
b1001 P
b1001 V
b1000 5
b1000 B
b1000 I
b1000 U
1!
#51000
0!
#54000
b1010 4
b1010 A
b1010 O
b1010 2
b1010 P
b1010 V
b1001 5
b1001 B
b1001 I
b1001 U
1!
#57000
0!
#60000
b1011 4
b1011 A
b1011 O
b1011 2
b1011 P
b1011 V
b1010 5
b1010 B
b1010 I
b1010 U
1!
#63000
0!
#66000
b1100 4
b1100 A
b1100 O
b1100 2
b1100 P
b1100 V
b1011 5
b1011 B
b1011 I
b1011 U
1!
#69000
0!
#72000
b1101 4
b1101 A
b1101 O
b1101 2
b1101 P
b1101 V
b1100 5
b1100 B
b1100 I
b1100 U
1!
