-- Project:   Skateboard Remote
-- Generated: 06/09/2012 16:48:14
-- 

ENTITY \Skateboard Remote\ IS
    PORT(
        PinDebug(0)_PAD : OUT std_ulogic;
        PinLedAlarm(0)_PAD : OUT std_ulogic;
        PinLedBoardBattLevelHigh(0)_PAD : OUT std_ulogic;
        PinLedBoardBattLevelLow(0)_PAD : OUT std_ulogic;
        PinLedBoardBattLevelMed(0)_PAD : OUT std_ulogic;
        PinLedInRange(0)_PAD : OUT std_ulogic;
        PinLedMotorOn(0)_PAD : OUT std_ulogic;
        PinLedRemoteBattLevelHigh(0)_PAD : OUT std_ulogic;
        PinLedRemoteBattLevelLow(0)_PAD : OUT std_ulogic;
        PinLedRemoteBattLevelMed(0)_PAD : OUT std_ulogic;
        PinUartDebugTx(0)_PAD : OUT std_ulogic;
        PinUartXbeeRx(0)_PAD : IN std_ulogic;
        PinUartXbeeTx(0)_PAD : OUT std_ulogic;
        PinXbeeIsSleep(0)_PAD : OUT std_ulogic;
        PinXbeeSleep(0)_PAD : OUT std_ulogic);
END \Skateboard Remote\;

ARCHITECTURE __DEFAULT__ OF \Skateboard Remote\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_1k__SYNC_OUT : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL \ClockBlock_XTAL 32kHz\ : bit;
    SIGNAL MODIN1_0 : bit;
    SIGNAL MODIN1_1 : bit;
    SIGNAL MODIN3_3 : bit;
    SIGNAL MODIN3_4 : bit;
    SIGNAL MODIN3_5 : bit;
    SIGNAL MODIN3_6 : bit;
    SIGNAL Net_114 : bit;
    SIGNAL Net_133 : bit;
    SIGNAL Net_144 : bit;
    SIGNAL Net_145 : bit;
    SIGNAL Net_157 : bit;
    SIGNAL Net_16 : bit;
    SIGNAL Net_21 : bit;
    SIGNAL Net_245 : bit;
    SIGNAL \AdcSar:Net_207_0\ : bit;
    SIGNAL \AdcSar:Net_207_10\ : bit;
    SIGNAL \AdcSar:Net_207_11\ : bit;
    SIGNAL \AdcSar:Net_207_1\ : bit;
    SIGNAL \AdcSar:Net_207_2\ : bit;
    SIGNAL \AdcSar:Net_207_3\ : bit;
    SIGNAL \AdcSar:Net_207_4\ : bit;
    SIGNAL \AdcSar:Net_207_5\ : bit;
    SIGNAL \AdcSar:Net_207_6\ : bit;
    SIGNAL \AdcSar:Net_207_7\ : bit;
    SIGNAL \AdcSar:Net_207_8\ : bit;
    SIGNAL \AdcSar:Net_207_9\ : bit;
    SIGNAL \AdcSar:Net_221\ : bit;
    ATTRIBUTE global_signal OF \AdcSar:Net_221\ : SIGNAL IS true;
    SIGNAL \AdcSar:Net_221_adig\ : bit;
    SIGNAL \AdcSar:Net_221_adig_local\ : bit;
    SIGNAL \AdcSar:Net_221_local\ : bit;
    SIGNAL \AdcSar:Net_252\ : bit;
    SIGNAL \CapSense:ClockGen:clock_detect_reg\ : bit;
    SIGNAL \CapSense:ClockGen:cmsb_reg\ : bit;
    SIGNAL \CapSense:ClockGen:control_0\ : bit;
    SIGNAL \CapSense:ClockGen:control_1\ : bit;
    SIGNAL \CapSense:ClockGen:control_2\ : bit;
    SIGNAL \CapSense:ClockGen:control_3\ : bit;
    SIGNAL \CapSense:ClockGen:control_4\ : bit;
    SIGNAL \CapSense:ClockGen:control_5\ : bit;
    SIGNAL \CapSense:ClockGen:control_6\ : bit;
    SIGNAL \CapSense:ClockGen:control_7\ : bit;
    SIGNAL \CapSense:ClockGen:cs_addr_1\ : bit;
    SIGNAL \CapSense:ClockGen:cstate_2\ : bit;
    SIGNAL \CapSense:ClockGen:inter_reset\ : bit;
    SIGNAL \CapSense:ClockGen:ppulse_equal\ : bit;
    SIGNAL \CapSense:ClockGen:ppulse_less\ : bit;
    SIGNAL \CapSense:ClockGen:tmp_ppulse_dly\ : bit;
    SIGNAL \CapSense:ClockGen:tmp_ppulse_reg\ : bit;
    SIGNAL \CapSense:Cmp_CH0\ : bit;
    SIGNAL \CapSense:DigitalClk\ : bit;
    SIGNAL \CapSense:Ioff_CH0\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_0\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_1\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_cnt_2\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_0\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_1\ : bit;
    SIGNAL \CapSense:MeasureCH0:cs_addr_win_2\ : bit;
    SIGNAL \CapSense:MeasureCH0:wndState_0\ : bit;
    SIGNAL \CapSense:MeasureCH0:wndState_1\ : bit;
    SIGNAL \CapSense:MeasureCH0:wndState_2\ : bit;
    SIGNAL \CapSense:MeasureCH0:zc0\ : bit;
    SIGNAL \CapSense:MeasureCH0:zc1\ : bit;
    SIGNAL \CapSense:MeasureCH0:zw0\ : bit;
    SIGNAL \CapSense:MeasureCH0:zw1\ : bit;
    SIGNAL \CapSense:Net_1603\ : bit;
    SIGNAL \CapSense:PreChargeClk\ : bit;
    SIGNAL \CapSense:clk\ : bit;
    ATTRIBUTE global_signal OF \CapSense:clk\ : SIGNAL IS true;
    SIGNAL \CapSense:clk_local\ : bit;
    SIGNAL \CapSense:mrst\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_0\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_1\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_2\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_3\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_4\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_5\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_6\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:control_7\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:per_zero\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:status_2\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:status_3\ : bit;
    SIGNAL \TimerMainTick:TimerUDB:status_tc\ : bit;
    SIGNAL \UartDebug:BUART:counter_load_not\ : bit;
    SIGNAL \UartDebug:BUART:tx_bitclk\ : bit;
    SIGNAL \UartDebug:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \UartDebug:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UartDebug:BUART:tx_counter_dp\ : bit;
    SIGNAL \UartDebug:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UartDebug:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UartDebug:BUART:tx_shift_out\ : bit;
    SIGNAL \UartDebug:BUART:tx_state_0\ : bit;
    SIGNAL \UartDebug:BUART:tx_state_1\ : bit;
    SIGNAL \UartDebug:BUART:tx_state_2\ : bit;
    SIGNAL \UartDebug:BUART:tx_status_0\ : bit;
    SIGNAL \UartDebug:BUART:tx_status_2\ : bit;
    SIGNAL \UartDebug:BUART:txn\ : bit;
    SIGNAL \UartDebug:Net_9\ : bit;
    ATTRIBUTE global_signal OF \UartDebug:Net_9\ : SIGNAL IS true;
    SIGNAL \UartDebug:Net_9_local\ : bit;
    SIGNAL \UartXbee:BUART:counter_load_not\ : bit;
    SIGNAL \UartXbee:BUART:rx_address_detected\ : bit;
    SIGNAL \UartXbee:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UartXbee:BUART:rx_count7_tc\ : bit;
    SIGNAL \UartXbee:BUART:rx_count_0\ : bit;
    SIGNAL \UartXbee:BUART:rx_count_1\ : bit;
    SIGNAL \UartXbee:BUART:rx_count_2\ : bit;
    SIGNAL \UartXbee:BUART:rx_counter_load\ : bit;
    SIGNAL \UartXbee:BUART:rx_fifofull\ : bit;
    SIGNAL \UartXbee:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UartXbee:BUART:rx_last\ : bit;
    SIGNAL \UartXbee:BUART:rx_load_fifo\ : bit;
    SIGNAL \UartXbee:BUART:rx_state_0\ : bit;
    SIGNAL \UartXbee:BUART:rx_state_2\ : bit;
    SIGNAL \UartXbee:BUART:rx_state_3\ : bit;
    SIGNAL \UartXbee:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UartXbee:BUART:rx_status_3\ : bit;
    SIGNAL \UartXbee:BUART:rx_status_4\ : bit;
    SIGNAL \UartXbee:BUART:rx_status_5\ : bit;
    SIGNAL \UartXbee:BUART:tx_bitclk\ : bit;
    SIGNAL \UartXbee:BUART:tx_bitclk_dp\ : bit;
    SIGNAL \UartXbee:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UartXbee:BUART:tx_counter_dp\ : bit;
    SIGNAL \UartXbee:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UartXbee:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UartXbee:BUART:tx_shift_out\ : bit;
    SIGNAL \UartXbee:BUART:tx_state_0\ : bit;
    SIGNAL \UartXbee:BUART:tx_state_1\ : bit;
    SIGNAL \UartXbee:BUART:tx_state_2\ : bit;
    SIGNAL \UartXbee:BUART:tx_status_0\ : bit;
    SIGNAL \UartXbee:BUART:tx_status_2\ : bit;
    SIGNAL \UartXbee:BUART:txn\ : bit;
    SIGNAL \UartXbee:Net_9\ : bit;
    ATTRIBUTE global_signal OF \UartXbee:Net_9\ : SIGNAL IS true;
    SIGNAL \UartXbee:Net_9_local\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__PinLedAlarm_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__PinLedAlarm_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\ : bit;
    SIGNAL \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE Location OF CapSense : LABEL IS "F(CapSense,0)";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE Location OF ClockBlock_1k__SYNC : LABEL IS "U(2,2)";
    ATTRIBUTE Location OF IsrMainTick : LABEL IS "[IntrHod=(0)][IntrId=(16)]";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF Net_114 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF Net_114 : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF Net_16 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF Net_16 : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF Net_245 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF Net_245 : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF PinBattVolt(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF PinBattVolt(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF PinDebug(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF PinDebug(0) : LABEL IS "P4[3]";
    ATTRIBUTE lib_model OF PinLedAlarm(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF PinLedAlarm(0) : LABEL IS "P2[7]";
    ATTRIBUTE lib_model OF PinLedBoardBattLevelHigh(0) : LABEL IS "iocell4";
    ATTRIBUTE Location OF PinLedBoardBattLevelHigh(0) : LABEL IS "P5[4]";
    ATTRIBUTE lib_model OF PinLedBoardBattLevelLow(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF PinLedBoardBattLevelLow(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF PinLedBoardBattLevelMed(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF PinLedBoardBattLevelMed(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF PinLedInRange(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF PinLedInRange(0) : LABEL IS "P12[5]";
    ATTRIBUTE lib_model OF PinLedMotorOn(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF PinLedMotorOn(0) : LABEL IS "P12[4]";
    ATTRIBUTE lib_model OF PinLedRemoteBattLevelHigh(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF PinLedRemoteBattLevelHigh(0) : LABEL IS "P5[5]";
    ATTRIBUTE lib_model OF PinLedRemoteBattLevelLow(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF PinLedRemoteBattLevelLow(0) : LABEL IS "P5[7]";
    ATTRIBUTE lib_model OF PinLedRemoteBattLevelMed(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF PinLedRemoteBattLevelMed(0) : LABEL IS "P5[6]";
    ATTRIBUTE lib_model OF PinThrottleVolt(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF PinThrottleVolt(0) : LABEL IS "P2[3]";
    ATTRIBUTE lib_model OF PinUartDebugTx(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF PinUartDebugTx(0) : LABEL IS "P4[2]";
    ATTRIBUTE lib_model OF PinUartXbeeRx(0) : LABEL IS "iocell14";
    ATTRIBUTE Location OF PinUartXbeeRx(0) : LABEL IS "P3[5]";
    ATTRIBUTE lib_model OF PinUartXbeeTx(0) : LABEL IS "iocell15";
    ATTRIBUTE Location OF PinUartXbeeTx(0) : LABEL IS "P3[4]";
    ATTRIBUTE lib_model OF PinXbeeIsSleep(0) : LABEL IS "iocell16";
    ATTRIBUTE Location OF PinXbeeIsSleep(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF PinXbeeSleep(0) : LABEL IS "iocell17";
    ATTRIBUTE Location OF PinXbeeSleep(0) : LABEL IS "P4[4]";
    ATTRIBUTE Location OF \AdcSar:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE Location OF \AdcSar:IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(10)]";
    ATTRIBUTE Location OF \CapSense:BufCH0\ : LABEL IS "F(CsAbuf,0)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:AsyncCtrl:CtrlReg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \CapSense:ClockGen:AsyncCtrl:CtrlReg\ : LABEL IS "U(1,3)";
    ATTRIBUTE Location OF \CapSense:ClockGen:ScanSpeed\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:UDB:PrescalerDp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \CapSense:ClockGen:UDB:PrescalerDp:u0\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:clock_detect_reg\ : LABEL IS "macrocell6";
    ATTRIBUTE Location OF \CapSense:ClockGen:clock_detect_reg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:cstate_2\ : LABEL IS "macrocell7";
    ATTRIBUTE Location OF \CapSense:ClockGen:cstate_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:inter_reset\ : LABEL IS "macrocell8";
    ATTRIBUTE Location OF \CapSense:ClockGen:inter_reset\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:sC16:PRSdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \CapSense:ClockGen:sC16:PRSdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:sC16:PRSdp:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \CapSense:ClockGen:sC16:PRSdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_dly\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_dly\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CapSense:ClockGen:tmp_ppulse_reg\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \CapSense:ClockGen:tmp_ppulse_reg\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \CapSense:CmodCH0(0)\ : LABEL IS "iocell18";
    ATTRIBUTE Location OF \CapSense:CmodCH0(0)\ : LABEL IS "P4[5]";
    ATTRIBUTE Location OF \CapSense:CompCH0:ctComp\ : LABEL IS "F(Comparator,0)";
    ATTRIBUTE Location OF \CapSense:IdacCH0\ : LABEL IS "F(VIDAC,0)";
    ATTRIBUTE Location OF \CapSense:IsrCH0\ : LABEL IS "[IntrHod=(0)][IntrId=(13)]";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:UDB:Counter:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:UDB:Counter:u0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:UDB:Window:u0\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:UDB:Window:u0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_cnt_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_0\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_0\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_1\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_1\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:cs_addr_win_2\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:cs_addr_win_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:genblk1:SyncCMPR\ : LABEL IS "U(1,5)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_0\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_0\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_1\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:MeasureCH0:wndState_2\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \CapSense:MeasureCH0:wndState_2\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:Net_1603\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \CapSense:Net_1603\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(0)\ : LABEL IS "iocell19";
    ATTRIBUTE Location OF \CapSense:PortCH0(0)\ : LABEL IS "P5[2]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(1)\ : LABEL IS "iocell20";
    ATTRIBUTE Location OF \CapSense:PortCH0(1)\ : LABEL IS "P3[7]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(2)\ : LABEL IS "iocell21";
    ATTRIBUTE Location OF \CapSense:PortCH0(2)\ : LABEL IS "P2[5]";
    ATTRIBUTE lib_model OF \CapSense:PortCH0(3)\ : LABEL IS "iocell22";
    ATTRIBUTE Location OF \CapSense:PortCH0(3)\ : LABEL IS "P0[7]";
    ATTRIBUTE lib_model OF \CapSense:PreChargeClk\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \CapSense:PreChargeClk\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \CapSense:mrst\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \CapSense:mrst\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TimerMainTick:TimerUDB:nrstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \TimerMainTick:TimerUDB:nrstSts:stsreg\ : LABEL IS "U(2,1)";
    ATTRIBUTE lib_model OF \TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \TimerMainTick:TimerUDB:sT8:timerdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE Location OF \TimerMainTick:TimerUDB:sT8:timerdp:u0\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \TimerMainTick:TimerUDB:status_tc\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \TimerMainTick:TimerUDB:status_tc\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:counter_load_not\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \UartDebug:BUART:counter_load_not\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell7";
    ATTRIBUTE Location OF \UartDebug:BUART:sTX:TxShifter:u0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:sTX:TxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \UartDebug:BUART:sTX:TxSts\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell8";
    ATTRIBUTE Location OF \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_bitclk\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_bitclk\ : LABEL IS "U(2,5)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_state_0\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_state_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_state_1\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_state_1\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_state_2\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_status_0\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_status_0\ : LABEL IS "U(2,3)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:tx_status_2\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \UartDebug:BUART:tx_status_2\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UartDebug:BUART:txn\ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF \UartDebug:BUART:txn\ : LABEL IS "U(2,3)";
    ATTRIBUTE Location OF \UartDebug:TXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(12)]";
    ATTRIBUTE lib_model OF \UartXbee:BUART:counter_load_not\ : LABEL IS "macrocell33";
    ATTRIBUTE Location OF \UartXbee:BUART:counter_load_not\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_address_detected\ : LABEL IS "macrocell34";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_address_detected\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_bitclk_enable\ : LABEL IS "macrocell35";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_bitclk_enable\ : LABEL IS "U(2,2)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_counter_load\ : LABEL IS "macrocell36";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_counter_load\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_last\ : LABEL IS "macrocell37";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_last\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_load_fifo\ : LABEL IS "macrocell38";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_load_fifo\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_state_0\ : LABEL IS "macrocell39";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_state_0\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_state_2\ : LABEL IS "macrocell40";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_state_2\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_state_3\ : LABEL IS "macrocell41";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_state_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell42";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_state_stop1_reg\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_status_3\ : LABEL IS "macrocell43";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_status_3\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_status_4\ : LABEL IS "macrocell44";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_status_4\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:rx_status_5\ : LABEL IS "macrocell45";
    ATTRIBUTE Location OF \UartXbee:BUART:rx_status_5\ : LABEL IS "U(3,2)";
    ATTRIBUTE Location OF \UartXbee:BUART:sRX:RxBitCounter\ : LABEL IS "U(3,3)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell9";
    ATTRIBUTE Location OF \UartXbee:BUART:sRX:RxShifter:u0\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:sRX:RxSts\ : LABEL IS "statusicell3";
    ATTRIBUTE Location OF \UartXbee:BUART:sRX:RxSts\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE Location OF \UartXbee:BUART:sTX:TxShifter:u0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:sTX:TxSts\ : LABEL IS "statusicell4";
    ATTRIBUTE Location OF \UartXbee:BUART:sTX:TxSts\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell11";
    ATTRIBUTE Location OF \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_bitclk\ : LABEL IS "macrocell46";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_bitclk\ : LABEL IS "U(3,5)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_bitclk_enable_pre\ : LABEL IS "macrocell47";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_bitclk_enable_pre\ : LABEL IS "U(3,2)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_state_0\ : LABEL IS "macrocell48";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_state_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_state_1\ : LABEL IS "macrocell49";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_state_1\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_state_2\ : LABEL IS "macrocell50";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_state_2\ : LABEL IS "U(2,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_status_0\ : LABEL IS "macrocell51";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_status_0\ : LABEL IS "U(3,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:tx_status_2\ : LABEL IS "macrocell52";
    ATTRIBUTE Location OF \UartXbee:BUART:tx_status_2\ : LABEL IS "U(1,4)";
    ATTRIBUTE lib_model OF \UartXbee:BUART:txn\ : LABEL IS "macrocell53";
    ATTRIBUTE Location OF \UartXbee:BUART:txn\ : LABEL IS "U(3,4)";
    ATTRIBUTE Location OF \UartXbee:RXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(20)]";
    ATTRIBUTE Location OF \UartXbee:TXInternalInterrupt\ : LABEL IS "[IntrHod=(0)][IntrId=(7)]";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell54";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,3)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT carrycell
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            clock : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8fsscell
        PORT (
            ss_clock : IN std_ulogic;
            ss_0 : IN std_ulogic;
            ss_1 : IN std_ulogic;
            ss_2 : IN std_ulogic;
            ss_3 : IN std_ulogic;
            ss_4 : IN std_ulogic;
            ss_updn : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8pmcell
        PORT (
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8spcifcell
        PORT (
            spcif_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8wdtcell
        PORT (
            wdt_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT ssccell
        PORT (
            rst_n : IN std_ulogic;
            scli : IN std_ulogic;
            sdai : IN std_ulogic;
            csel : IN std_ulogic;
            sclo : OUT std_ulogic;
            sdao : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT stayawakecell
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT terminalreservecell
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    CapSense:capsensecell
        PORT MAP(
            rt => \CapSense:PreChargeClk\,
            lft => \CapSense:PreChargeClk\);

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => \ClockBlock_XTAL 32kHz\,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => \CapSense:clk\,
            dclk_0 => \CapSense:clk_local\,
            aclk_glb_0 => \AdcSar:Net_221\,
            aclk_0 => \AdcSar:Net_221_local\,
            clk_a_dig_glb_0 => \AdcSar:Net_221_adig\,
            clk_a_dig_0 => \AdcSar:Net_221_adig_local\,
            dclk_glb_1 => \UartDebug:Net_9\,
            dclk_1 => \UartDebug:Net_9_local\,
            dclk_glb_2 => \UartXbee:Net_9\,
            dclk_2 => \UartXbee:Net_9_local\);

    ClockBlock_1k__SYNC:synccell
        PORT MAP(
            in => ClockBlock_1k,
            out => ClockBlock_1k__SYNC_OUT,
            clock => ClockBlock_BUS_CLK,
            clk_en => open);

    IsrMainTick:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_245,
            clock => ClockBlock_BUS_CLK);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_3 * main_4) + (!main_0 * !main_1 * main_3 * !main_4) + (!main_0 * !main_2 * !main_3 * main_4) + (!main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => MODIN1_0,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_count_2\,
            main_1 => \UartXbee:BUART:rx_count_1\,
            main_2 => \UartXbee:BUART:rx_count_0\,
            main_3 => Net_21,
            main_4 => MODIN1_0);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_5) + (!main_0 * !main_2 * main_3 * main_5) + (main_0 * main_4) + (main_1 * main_2 * main_4)")
        PORT MAP(
            q => MODIN1_1,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_count_2\,
            main_1 => \UartXbee:BUART:rx_count_1\,
            main_2 => \UartXbee:BUART:rx_count_0\,
            main_3 => Net_21,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0);

    Net_114:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_114,
            main_0 => \UartDebug:BUART:txn\);

    Net_16:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => Net_16,
            main_0 => \UartXbee:BUART:txn\);

    Net_245:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_245,
            clock_0 => ClockBlock_BUS_CLK,
            clk_en => ClockBlock_1k__SYNC_OUT,
            main_0 => \TimerMainTick:TimerUDB:control_7\,
            main_1 => \TimerMainTick:TimerUDB:per_zero\);

    PinBattVolt:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "497348a5-3fde-474f-9d1c-8e1cdb0fc570",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinBattVolt(0):iocell
        PORT MAP(
            oe => open);

    PinDebug:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c497fbeb-8d03-4adc-9f4c-7c26fa317668",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinDebug(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinDebug(0)_PAD);

    PinLedAlarm:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedAlarm(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedAlarm(0)_PAD);

    PinLedBoardBattLevelHigh:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5c6ce117-1800-4e8d-95cb-87c75c123902",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedBoardBattLevelHigh(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedBoardBattLevelHigh(0)_PAD);

    PinLedBoardBattLevelLow:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "886b88bb-6ae6-4dde-bc51-9708b14ab37d",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedBoardBattLevelLow(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedBoardBattLevelLow(0)_PAD);

    PinLedBoardBattLevelMed:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "d9a095e5-ec06-4806-ad4e-873125497aac",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedBoardBattLevelMed(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedBoardBattLevelMed(0)_PAD);

    PinLedInRange:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "48d29ccb-c9a1-43e7-b603-360d40b125b9",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedInRange(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedInRange(0)_PAD);

    PinLedMotorOn:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a7a3245c-7018-459d-853d-e09d3c1f689d",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedMotorOn(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedMotorOn(0)_PAD);

    PinLedRemoteBattLevelHigh:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "df217deb-5c7b-4fac-a5ff-c14604051f57",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedRemoteBattLevelHigh(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedRemoteBattLevelHigh(0)_PAD);

    PinLedRemoteBattLevelLow:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "f08fc079-8ed1-412c-a26f-17c6a42d6a87",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedRemoteBattLevelLow(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedRemoteBattLevelLow(0)_PAD);

    PinLedRemoteBattLevelMed:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5028f894-b8ad-4c4c-89ba-011b1b55b5f5",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinLedRemoteBattLevelMed(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinLedRemoteBattLevelMed(0)_PAD);

    PinThrottleVolt:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0c1a724a-af5a-437d-a08d-d300a1e3c993",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinThrottleVolt(0):iocell
        PORT MAP(
            oe => open);

    PinUartDebugTx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "356bab90-5c8e-415b-83d9-bd1d196e6cec",
            init_dr_st => "1",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinUartDebugTx(0):iocell
        PORT MAP(
            oe => open,
            pin_input => Net_114,
            pad_out => PinUartDebugTx(0)_PAD,
            pad_in => PinUartDebugTx(0)_PAD);

    PinUartXbeeRx:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    PinUartXbeeRx(0):iocell
        PORT MAP(
            oe => open,
            fb => Net_21,
            pad_in => PinUartXbeeRx(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    PinUartXbeeTx:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "46f24aff-545f-461a-b0b3-794e7ddf425b",
            init_dr_st => "1",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinUartXbeeTx(0):iocell
        PORT MAP(
            oe => open,
            pin_input => Net_16,
            pad_out => PinUartXbeeTx(0)_PAD,
            pad_in => PinUartXbeeTx(0)_PAD);

    PinXbeeIsSleep:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "43732a27-2728-466d-8bc0-34ee2becdb07",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinXbeeIsSleep(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinXbeeIsSleep(0)_PAD);

    PinXbeeSleep:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "539e19e1-c4d7-4d69-8e3f-80f819fda337",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    PinXbeeSleep(0):iocell
        PORT MAP(
            oe => open,
            pad_in => PinXbeeSleep(0)_PAD);

    \AdcSar:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \AdcSar:Net_221\,
            pump_clock => \AdcSar:Net_221\,
            sof_udb => __ONE__,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \AdcSar:Net_252\,
            data_out_udb_11 => \AdcSar:Net_207_11\,
            data_out_udb_10 => \AdcSar:Net_207_10\,
            data_out_udb_9 => \AdcSar:Net_207_9\,
            data_out_udb_8 => \AdcSar:Net_207_8\,
            data_out_udb_7 => \AdcSar:Net_207_7\,
            data_out_udb_6 => \AdcSar:Net_207_6\,
            data_out_udb_5 => \AdcSar:Net_207_5\,
            data_out_udb_4 => \AdcSar:Net_207_4\,
            data_out_udb_3 => \AdcSar:Net_207_3\,
            data_out_udb_2 => \AdcSar:Net_207_2\,
            data_out_udb_1 => \AdcSar:Net_207_1\,
            data_out_udb_0 => \AdcSar:Net_207_0\,
            eof_udb => Net_157);

    \AdcSar:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_157,
            clock => ClockBlock_BUS_CLK);

    \CapSense:BufCH0\:csabufcell
        GENERIC MAP(
            cy_registers => "");

    \CapSense:ClockGen:AsyncCtrl:CtrlReg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \CapSense:ClockGen:control_7\,
            control_6 => \CapSense:ClockGen:control_6\,
            control_5 => \CapSense:ClockGen:control_5\,
            control_4 => \CapSense:ClockGen:control_4\,
            control_3 => \CapSense:ClockGen:control_3\,
            control_2 => \CapSense:ClockGen:control_2\,
            control_1 => \CapSense:ClockGen:control_1\,
            control_0 => \CapSense:ClockGen:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:ScanSpeed\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "0011111",
            cy_route_en => 0,
            cy_route_ld => 0)
        PORT MAP(
            clock => \CapSense:clk\,
            reset => \CapSense:ClockGen:inter_reset\,
            load => open,
            enable => open,
            tc => \CapSense:DigitalClk\);

    \CapSense:ClockGen:UDB:PrescalerDp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0100000001000000000000001000000000000000100000000000000010000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111001000000000001000000101000000000001000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_1 => \CapSense:ClockGen:cs_addr_1\,
            cs_addr_0 => \CapSense:ClockGen:inter_reset\,
            z0_comb => \CapSense:ClockGen:cs_addr_1\,
            ce1_comb => \CapSense:ClockGen:ppulse_equal\,
            cl1_comb => \CapSense:ClockGen:ppulse_less\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:ClockGen:clock_detect_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)")
        PORT MAP(
            q => \CapSense:ClockGen:clock_detect_reg\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_reg\,
            main_1 => \CapSense:ClockGen:tmp_ppulse_dly\);

    \CapSense:ClockGen:cstate_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3 * main_4) + (main_0 * main_1 * !main_3 * !main_4)")
        PORT MAP(
            q => \CapSense:ClockGen:cstate_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_1\,
            main_2 => \CapSense:ClockGen:control_0\,
            main_3 => \CapSense:ClockGen:inter_reset\,
            main_4 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:inter_reset\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \CapSense:ClockGen:inter_reset\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_0\,
            main_2 => \CapSense:ClockGen:inter_reset\,
            main_3 => \CapSense:ClockGen:cstate_2\);

    \CapSense:ClockGen:sC16:PRSdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001000000000111110000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\,
            cl0 => \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\,
            z0 => \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\,
            ff0 => \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\,
            ce1 => \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\,
            cl1 => \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\,
            z1 => \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\,
            ff1 => \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\,
            co_msb => \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\,
            sol_msb => \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\,
            cfbo => \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\,
            sil => \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\,
            cmsbi => \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\);

    \CapSense:ClockGen:sC16:PRSdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000101000010100100000000000000000000000000000000000000000001111000000000000111100000000000011110000000000001111000011111111000000001111111111111111000011000000001100000000111101000000000000000000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:ClockGen:inter_reset\,
            cs_addr_0 => \CapSense:ClockGen:clock_detect_reg\,
            cmsb_reg => \CapSense:ClockGen:cmsb_reg\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \CapSense:ClockGen:sC16:PRSdp:u0.ce0__sig\,
            cl0i => \CapSense:ClockGen:sC16:PRSdp:u0.cl0__sig\,
            z0i => \CapSense:ClockGen:sC16:PRSdp:u0.z0__sig\,
            ff0i => \CapSense:ClockGen:sC16:PRSdp:u0.ff0__sig\,
            ce1i => \CapSense:ClockGen:sC16:PRSdp:u0.ce1__sig\,
            cl1i => \CapSense:ClockGen:sC16:PRSdp:u0.cl1__sig\,
            z1i => \CapSense:ClockGen:sC16:PRSdp:u0.z1__sig\,
            ff1i => \CapSense:ClockGen:sC16:PRSdp:u0.ff1__sig\,
            ci => \CapSense:ClockGen:sC16:PRSdp:u0.co_msb__sig\,
            sir => \CapSense:ClockGen:sC16:PRSdp:u0.sol_msb__sig\,
            cfbi => \CapSense:ClockGen:sC16:PRSdp:u0.cfbo__sig\,
            sor => \CapSense:ClockGen:sC16:PRSdp:u1.sor__sig\,
            cmsbo => \CapSense:ClockGen:sC16:PRSdp:u1.cmsbo__sig\);

    \CapSense:ClockGen:tmp_ppulse_dly\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_dly\,
            main_0 => \CapSense:ClockGen:tmp_ppulse_reg\,
            clock_0 => \CapSense:clk\);

    \CapSense:ClockGen:tmp_ppulse_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => \CapSense:ClockGen:tmp_ppulse_reg\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:ClockGen:ppulse_equal\,
            main_1 => \CapSense:ClockGen:ppulse_less\);

    \CapSense:CmodCH0(0)\:iocell
        PORT MAP(
            oe => open);

    \CapSense:CmodCH0\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "4aa4deb4-87ae-4bcd-8cea-665e32cafcf8/232398c5-3876-4e07-8f5b-7cd7657055e2",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "Cmod_CH0",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    \CapSense:CompCH0:ctComp\:comparatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            out => \CapSense:Cmp_CH0\);

    \CapSense:IdacCH0\:vidaccell
        GENERIC MAP(
            cy_registers => "",
            is_all_if_any => 0,
            reg_data => 1)
        PORT MAP(
            reset => open,
            idir => open,
            ioff => \CapSense:Ioff_CH0\,
            data_7 => open,
            data_6 => open,
            data_5 => open,
            data_4 => open,
            data_3 => open,
            data_2 => open,
            data_1 => open,
            data_0 => open);

    \CapSense:IsrCH0\:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => \CapSense:Net_1603\,
            clock => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:UDB:Counter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_cnt_2\,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_cnt_1\,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_cnt_0\,
            z0_comb => \CapSense:MeasureCH0:zc0\,
            z1_comb => \CapSense:MeasureCH0:zc1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:UDB:Window:u0\:datapathcell
        GENERIC MAP(
            a0_init => "11111111",
            a1_init => "11111111",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000110000000000000011001111000000001100000000000000110000000000010011000100000001001100010000000101100010010000000011000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
            d0_init => "11111111",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \CapSense:clk\,
            cs_addr_2 => \CapSense:MeasureCH0:cs_addr_win_2\,
            cs_addr_1 => \CapSense:MeasureCH0:cs_addr_win_1\,
            cs_addr_0 => \CapSense:MeasureCH0:cs_addr_win_0\,
            z0_comb => \CapSense:MeasureCH0:zw0\,
            z1_comb => \CapSense:MeasureCH0:zw1\,
            busclk => ClockBlock_BUS_CLK);

    \CapSense:MeasureCH0:cs_addr_cnt_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4) + (!main_0 * !main_2 * main_3 * main_4) + (main_5)")
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_0\,
            main_0 => \CapSense:Ioff_CH0\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:zc1\,
            main_4 => \CapSense:MeasureCH0:wndState_2\,
            main_5 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_cnt_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * main_4 * !main_5) + (!main_0 * !main_2 * main_3 * main_4 * !main_5)")
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_1\,
            main_0 => \CapSense:Ioff_CH0\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:zc0\,
            main_4 => \CapSense:MeasureCH0:wndState_2\,
            main_5 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_cnt_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3 * !main_4) + (!main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_cnt_2\,
            main_0 => \CapSense:Ioff_CH0\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:MeasureCH0:wndState_2\,
            main_4 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_win_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2) + (main_3)")
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_0\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_win_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_1\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:cs_addr_win_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (!main_1 * main_2 * !main_3)")
        PORT MAP(
            q => \CapSense:MeasureCH0:cs_addr_win_2\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_0\);

    \CapSense:MeasureCH0:genblk1:SyncCMPR\:synccell
        PORT MAP(
            clock => \CapSense:clk\,
            in => \CapSense:Cmp_CH0\,
            out => \CapSense:Ioff_CH0\,
            clk_en => \CapSense:DigitalClk\);

    \CapSense:MeasureCH0:wndState_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_0\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:MeasureCH0:wndState_2\,
            main_2 => \CapSense:MeasureCH0:wndState_1\,
            main_3 => \CapSense:MeasureCH0:wndState_0\,
            main_4 => \CapSense:Net_1603\,
            main_5 => \CapSense:ClockGen:control_2\,
            main_6 => \CapSense:ClockGen:cstate_2\);

    \CapSense:MeasureCH0:wndState_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_3 * !main_4 * main_5 * !main_6 * !main_7) + (!main_1 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_2 * !main_3 * main_4 * !main_5 * !main_6 * !main_7) + (!main_3 * !main_4 * !main_5 * main_6 * !main_7)")
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_1\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:MeasureCH0:zw0\,
            main_2 => \CapSense:MeasureCH0:zw1\,
            main_3 => \CapSense:mrst\,
            main_4 => \CapSense:MeasureCH0:wndState_2\,
            main_5 => \CapSense:MeasureCH0:wndState_1\,
            main_6 => \CapSense:MeasureCH0:wndState_0\,
            main_7 => \CapSense:Net_1603\);

    \CapSense:MeasureCH0:wndState_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * !main_2 * main_3 * !main_4 * !main_5)")
        PORT MAP(
            q => \CapSense:MeasureCH0:wndState_2\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:DigitalClk\,
            main_1 => \CapSense:mrst\,
            main_2 => \CapSense:MeasureCH0:wndState_2\,
            main_3 => \CapSense:MeasureCH0:wndState_1\,
            main_4 => \CapSense:MeasureCH0:wndState_0\,
            main_5 => \CapSense:Net_1603\);

    \CapSense:Net_1603\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_2 * main_3 * !main_4 * !main_5 * !main_6) + (!main_2 * !main_3 * !main_4 * !main_5 * main_6 * main_7 * main_8)")
        PORT MAP(
            q => \CapSense:Net_1603\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:MeasureCH0:zw0\,
            main_1 => \CapSense:MeasureCH0:zw1\,
            main_2 => \CapSense:mrst\,
            main_3 => \CapSense:MeasureCH0:wndState_2\,
            main_4 => \CapSense:MeasureCH0:wndState_1\,
            main_5 => \CapSense:MeasureCH0:wndState_0\,
            main_6 => \CapSense:Net_1603\,
            main_7 => \CapSense:ClockGen:control_2\,
            main_8 => \CapSense:ClockGen:cstate_2\);

    \CapSense:PortCH0(0)\:iocell
        PORT MAP(
            pin_input => open,
            oe => open);

    \CapSense:PortCH0(1)\:iocell
        PORT MAP(
            pin_input => open,
            oe => open);

    \CapSense:PortCH0(2)\:iocell
        PORT MAP(
            pin_input => open,
            oe => open);

    \CapSense:PortCH0(3)\:iocell
        PORT MAP(
            pin_input => open,
            oe => open);

    \CapSense:PortCH0\:logicalport
        GENERIC MAP(
            access_mode => "HW_ONLY",
            cs_mode => "11",
            drive_mode => "100100100100",
            emif_mode => "",
            enable_shielding => "0000",
            id => "4aa4deb4-87ae-4bcd-8cea-665e32cafcf8/dd9c1af8-be5a-4b9e-b10c-b2d9f11dc9fc",
            intr_mode => "00000000",
            layout_mode => "NONCONTIGUOUS",
            lcd_com_seg => "",
            lcd_sw_drive => 0,
            pin_aliases => "ButtonMotorOnOff__BTN,ButtonLightsOnOff__BTN,ButtonAlarmOnOff__BTN,ButtonLightMode__BTN",
            por_state => 0,
            port_alias_group => "",
            port_alias_required => 0,
            port_mode => "ANALOG",
            sio_hifreq => "",
            sio_hyst => "",
            sio_ibuf => "",
            sio_obuf => "",
            sio_refsel => "",
            sio_vtrip => "",
            siorefwidth => 2,
            slew_rate => "",
            vtrip => 0,
            width => 4)
        PORT MAP(
            precharge => open);

    \CapSense:PreChargeClk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2) + (main_0 * main_1)")
        PORT MAP(
            q => \CapSense:PreChargeClk\,
            main_0 => \CapSense:ClockGen:control_4\,
            main_1 => \CapSense:ClockGen:cmsb_reg\,
            main_2 => \CapSense:ClockGen:tmp_ppulse_reg\);

    \CapSense:mrst\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_2 * !main_3) + (main_0 * !main_1 * !main_2 * !main_3)")
        PORT MAP(
            q => \CapSense:mrst\,
            clock_0 => \CapSense:clk\,
            main_0 => \CapSense:mrst\,
            main_1 => \CapSense:ClockGen:control_1\,
            main_2 => \CapSense:ClockGen:inter_reset\,
            main_3 => \CapSense:ClockGen:cstate_2\);

    \TimerMainTick:TimerUDB:nrstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \TimerMainTick:TimerUDB:status_3\,
            status_2 => \TimerMainTick:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \TimerMainTick:TimerUDB:status_tc\,
            clk_en => ClockBlock_1k__SYNC_OUT);

    \TimerMainTick:TimerUDB:sCTRLReg:AsyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000000",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            control_7 => \TimerMainTick:TimerUDB:control_7\,
            control_6 => \TimerMainTick:TimerUDB:control_6\,
            control_5 => \TimerMainTick:TimerUDB:control_5\,
            control_4 => \TimerMainTick:TimerUDB:control_4\,
            control_3 => \TimerMainTick:TimerUDB:control_3\,
            control_2 => \TimerMainTick:TimerUDB:control_2\,
            control_1 => \TimerMainTick:TimerUDB:control_1\,
            control_0 => \TimerMainTick:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \TimerMainTick:TimerUDB:sT8:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => ClockBlock_BUS_CLK,
            cs_addr_1 => \TimerMainTick:TimerUDB:control_7\,
            cs_addr_0 => \TimerMainTick:TimerUDB:per_zero\,
            z0_comb => \TimerMainTick:TimerUDB:per_zero\,
            f0_bus_stat_comb => \TimerMainTick:TimerUDB:status_3\,
            f0_blk_stat_comb => \TimerMainTick:TimerUDB:status_2\,
            clk_en => ClockBlock_1k__SYNC_OUT,
            busclk => ClockBlock_BUS_CLK);

    \TimerMainTick:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \TimerMainTick:TimerUDB:status_tc\,
            main_0 => \TimerMainTick:TimerUDB:control_7\,
            main_1 => \TimerMainTick:TimerUDB:per_zero\);

    \UartDebug:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \UartDebug:BUART:counter_load_not\,
            main_0 => \UartDebug:BUART:tx_state_1\,
            main_1 => \UartDebug:BUART:tx_state_0\,
            main_2 => \UartDebug:BUART:tx_state_2\,
            main_3 => \UartDebug:BUART:tx_bitclk\);

    \UartDebug:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \UartDebug:Net_9\,
            cs_addr_2 => \UartDebug:BUART:tx_state_1\,
            cs_addr_1 => \UartDebug:BUART:tx_state_0\,
            cs_addr_0 => \UartDebug:BUART:tx_bitclk_enable_pre\,
            so_comb => \UartDebug:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UartDebug:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UartDebug:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UartDebug:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            clock => \UartDebug:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UartDebug:BUART:tx_fifo_notfull\,
            status_2 => \UartDebug:BUART:tx_status_2\,
            status_1 => \UartDebug:BUART:tx_fifo_empty\,
            status_0 => \UartDebug:BUART:tx_status_0\,
            interrupt => Net_133);

    \UartDebug:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \UartDebug:Net_9\,
            cs_addr_0 => \UartDebug:BUART:counter_load_not\,
            cl0_comb => \UartDebug:BUART:tx_bitclk_dp\,
            cl1_comb => \UartDebug:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UartDebug:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UartDebug:BUART:tx_bitclk\,
            clock_0 => \UartDebug:Net_9\,
            main_0 => \UartDebug:BUART:tx_bitclk_dp\);

    \UartDebug:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UartDebug:BUART:tx_bitclk_enable_pre\,
            main_0 => \UartDebug:BUART:tx_bitclk_dp\);

    \UartDebug:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)")
        PORT MAP(
            q => \UartDebug:BUART:tx_state_0\,
            clock_0 => \UartDebug:Net_9\,
            main_0 => \UartDebug:BUART:tx_state_1\,
            main_1 => \UartDebug:BUART:tx_state_0\,
            main_2 => \UartDebug:BUART:tx_fifo_empty\,
            main_3 => \UartDebug:BUART:tx_state_2\,
            main_4 => \UartDebug:BUART:tx_bitclk\);

    \UartDebug:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \UartDebug:BUART:tx_state_1\,
            clock_0 => \UartDebug:Net_9\,
            main_0 => \UartDebug:BUART:tx_state_1\,
            main_1 => \UartDebug:BUART:tx_state_0\,
            main_2 => \UartDebug:BUART:tx_state_2\,
            main_3 => \UartDebug:BUART:tx_bitclk\,
            main_4 => \UartDebug:BUART:tx_counter_dp\);

    \UartDebug:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \UartDebug:BUART:tx_state_2\,
            clock_0 => \UartDebug:Net_9\,
            main_0 => \UartDebug:BUART:tx_state_1\,
            main_1 => \UartDebug:BUART:tx_state_0\,
            main_2 => \UartDebug:BUART:tx_state_2\,
            main_3 => \UartDebug:BUART:tx_bitclk\,
            main_4 => \UartDebug:BUART:tx_counter_dp\);

    \UartDebug:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \UartDebug:BUART:tx_status_0\,
            main_0 => \UartDebug:BUART:tx_state_1\,
            main_1 => \UartDebug:BUART:tx_state_0\,
            main_2 => \UartDebug:BUART:tx_fifo_empty\,
            main_3 => \UartDebug:BUART:tx_state_2\,
            main_4 => \UartDebug:BUART:tx_bitclk\);

    \UartDebug:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UartDebug:BUART:tx_status_2\,
            main_0 => \UartDebug:BUART:tx_fifo_notfull\);

    \UartDebug:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UartDebug:BUART:txn\,
            clock_0 => \UartDebug:Net_9\,
            main_0 => \UartDebug:BUART:txn\,
            main_1 => \UartDebug:BUART:tx_state_1\,
            main_2 => \UartDebug:BUART:tx_state_0\,
            main_3 => \UartDebug:BUART:tx_shift_out\,
            main_4 => \UartDebug:BUART:tx_state_2\,
            main_5 => \UartDebug:BUART:tx_bitclk\,
            main_6 => \UartDebug:BUART:tx_counter_dp\);

    \UartDebug:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_133,
            clock => ClockBlock_BUS_CLK);

    \UartXbee:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2) + (!main_0 * !main_1 * main_3)")
        PORT MAP(
            q => \UartXbee:BUART:counter_load_not\,
            main_0 => \UartXbee:BUART:tx_state_1\,
            main_1 => \UartXbee:BUART:tx_state_0\,
            main_2 => \UartXbee:BUART:tx_state_2\,
            main_3 => \UartXbee:BUART:tx_bitclk\);

    \UartXbee:BUART:rx_address_detected\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => \UartXbee:BUART:rx_address_detected\,
            clock_0 => \UartXbee:Net_9\);

    \UartXbee:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)")
        PORT MAP(
            q => \UartXbee:BUART:rx_bitclk_enable\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_count_2\,
            main_1 => \UartXbee:BUART:rx_count_1\,
            main_2 => \UartXbee:BUART:rx_count_0\);

    \UartXbee:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * !main_2 * !main_3 * !main_0)")
        PORT MAP(
            q => \UartXbee:BUART:rx_counter_load\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_state_3\,
            main_3 => \UartXbee:BUART:rx_state_2\);

    \UartXbee:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \UartXbee:BUART:rx_last\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => Net_21);

    \UartXbee:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \UartXbee:BUART:rx_load_fifo\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_bitclk_enable\,
            main_3 => \UartXbee:BUART:rx_state_3\,
            main_4 => \UartXbee:BUART:rx_state_2\,
            main_5 => MODIN3_6,
            main_6 => MODIN3_5,
            main_7 => MODIN3_4);

    \UartXbee:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * !main_3 * main_4 * !main_5 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_6 * !main_7) + (main_1 * !main_3 * !main_4 * !main_0 * !main_6 * !main_8)")
        PORT MAP(
            q => \UartXbee:BUART:rx_state_0\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_bitclk_enable\,
            main_3 => \UartXbee:BUART:rx_state_3\,
            main_4 => \UartXbee:BUART:rx_state_2\,
            main_5 => MODIN1_1,
            main_6 => MODIN3_6,
            main_7 => MODIN3_5,
            main_8 => MODIN3_4);

    \UartXbee:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0) + (!main_1 * main_2 * main_4 * !main_0) + (!main_1 * !main_3 * !main_4 * !main_5 * !main_0 * main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_8) + (main_1 * !main_3 * !main_4 * !main_0 * !main_7 * !main_9)")
        PORT MAP(
            q => \UartXbee:BUART:rx_state_2\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_bitclk_enable\,
            main_3 => \UartXbee:BUART:rx_state_3\,
            main_4 => \UartXbee:BUART:rx_state_2\,
            main_5 => Net_21,
            main_6 => \UartXbee:BUART:rx_last\,
            main_7 => MODIN3_6,
            main_8 => MODIN3_5,
            main_9 => MODIN3_4);

    \UartXbee:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_0) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_6) + (main_1 * !main_3 * !main_4 * !main_0 * !main_5 * !main_7)")
        PORT MAP(
            q => \UartXbee:BUART:rx_state_3\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_bitclk_enable\,
            main_3 => \UartXbee:BUART:rx_state_3\,
            main_4 => \UartXbee:BUART:rx_state_2\,
            main_5 => MODIN3_6,
            main_6 => MODIN3_5,
            main_7 => MODIN3_4);

    \UartXbee:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * !main_0)")
        PORT MAP(
            q => \UartXbee:BUART:rx_state_stop1_reg\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_state_3\,
            main_3 => \UartXbee:BUART:rx_state_2\);

    \UartXbee:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_1 * main_2 * main_3 * main_4 * !main_5 * !main_0)")
        PORT MAP(
            q => \UartXbee:BUART:rx_status_3\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:rx_address_detected\,
            main_1 => \UartXbee:BUART:rx_state_0\,
            main_2 => \UartXbee:BUART:rx_bitclk_enable\,
            main_3 => \UartXbee:BUART:rx_state_3\,
            main_4 => \UartXbee:BUART:rx_state_2\,
            main_5 => MODIN1_1);

    \UartXbee:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UartXbee:BUART:rx_status_4\,
            main_0 => \UartXbee:BUART:rx_load_fifo\,
            main_1 => \UartXbee:BUART:rx_fifofull\);

    \UartXbee:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => \UartXbee:BUART:rx_status_5\,
            main_0 => \UartXbee:BUART:rx_fifonotempty\,
            main_1 => \UartXbee:BUART:rx_state_stop1_reg\);

    \UartXbee:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110100",
            cy_route_en => 1,
            cy_route_ld => 1)
        PORT MAP(
            clock => \UartXbee:Net_9\,
            reset => open,
            load => \UartXbee:BUART:rx_counter_load\,
            enable => open,
            count_6 => MODIN3_6,
            count_5 => MODIN3_5,
            count_4 => MODIN3_4,
            count_3 => MODIN3_3,
            count_2 => \UartXbee:BUART:rx_count_2\,
            count_1 => \UartXbee:BUART:rx_count_1\,
            count_0 => \UartXbee:BUART:rx_count_0\,
            tc => \UartXbee:BUART:rx_count7_tc\);

    \UartXbee:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \UartXbee:Net_9\,
            cs_addr_2 => \UartXbee:BUART:rx_address_detected\,
            cs_addr_1 => \UartXbee:BUART:rx_state_0\,
            cs_addr_0 => \UartXbee:BUART:rx_bitclk_enable\,
            route_si => MODIN1_1,
            f0_load => \UartXbee:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UartXbee:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UartXbee:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UartXbee:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111")
        PORT MAP(
            clock => \UartXbee:Net_9\,
            status_6 => open,
            status_5 => \UartXbee:BUART:rx_status_5\,
            status_4 => \UartXbee:BUART:rx_status_4\,
            status_3 => \UartXbee:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open,
            interrupt => Net_145);

    \UartXbee:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \UartXbee:Net_9\,
            cs_addr_2 => \UartXbee:BUART:tx_state_1\,
            cs_addr_1 => \UartXbee:BUART:tx_state_0\,
            cs_addr_0 => \UartXbee:BUART:tx_bitclk_enable_pre\,
            so_comb => \UartXbee:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UartXbee:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UartXbee:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UartXbee:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001")
        PORT MAP(
            clock => \UartXbee:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UartXbee:BUART:tx_fifo_notfull\,
            status_2 => \UartXbee:BUART:tx_status_2\,
            status_1 => \UartXbee:BUART:tx_fifo_empty\,
            status_0 => \UartXbee:BUART:tx_status_0\,
            interrupt => Net_144);

    \UartXbee:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1)
        PORT MAP(
            clock => \UartXbee:Net_9\,
            cs_addr_0 => \UartXbee:BUART:counter_load_not\,
            cl0_comb => \UartXbee:BUART:tx_bitclk_dp\,
            cl1_comb => \UartXbee:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UartXbee:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UartXbee:BUART:tx_bitclk\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:tx_bitclk_dp\);

    \UartXbee:BUART:tx_bitclk_enable_pre\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UartXbee:BUART:tx_bitclk_enable_pre\,
            main_0 => \UartXbee:BUART:tx_bitclk_dp\);

    \UartXbee:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3) + (!main_0 * !main_1 * !main_2 * main_4) + (main_0 * main_1 * main_2 * main_4) + (main_1 * !main_3 * main_4)")
        PORT MAP(
            q => \UartXbee:BUART:tx_state_0\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:tx_state_1\,
            main_1 => \UartXbee:BUART:tx_state_0\,
            main_2 => \UartXbee:BUART:tx_fifo_empty\,
            main_3 => \UartXbee:BUART:tx_state_2\,
            main_4 => \UartXbee:BUART:tx_bitclk\);

    \UartXbee:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4) + (main_1 * !main_2 * main_3)")
        PORT MAP(
            q => \UartXbee:BUART:tx_state_1\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:tx_state_1\,
            main_1 => \UartXbee:BUART:tx_state_0\,
            main_2 => \UartXbee:BUART:tx_state_2\,
            main_3 => \UartXbee:BUART:tx_bitclk\,
            main_4 => \UartXbee:BUART:tx_counter_dp\);

    \UartXbee:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_3) + (main_0 * !main_2 * main_3 * !main_4)")
        PORT MAP(
            q => \UartXbee:BUART:tx_state_2\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:tx_state_1\,
            main_1 => \UartXbee:BUART:tx_state_0\,
            main_2 => \UartXbee:BUART:tx_state_2\,
            main_3 => \UartXbee:BUART:tx_bitclk\,
            main_4 => \UartXbee:BUART:tx_counter_dp\);

    \UartXbee:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)")
        PORT MAP(
            q => \UartXbee:BUART:tx_status_0\,
            main_0 => \UartXbee:BUART:tx_state_1\,
            main_1 => \UartXbee:BUART:tx_state_0\,
            main_2 => \UartXbee:BUART:tx_fifo_empty\,
            main_3 => \UartXbee:BUART:tx_state_2\,
            main_4 => \UartXbee:BUART:tx_bitclk\);

    \UartXbee:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)")
        PORT MAP(
            q => \UartXbee:BUART:tx_status_2\,
            main_0 => \UartXbee:BUART:tx_fifo_notfull\);

    \UartXbee:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_5) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_5) + (main_1 * !main_2 * !main_3 * !main_4 * main_5 * main_6)")
        PORT MAP(
            q => \UartXbee:BUART:txn\,
            clock_0 => \UartXbee:Net_9\,
            main_0 => \UartXbee:BUART:txn\,
            main_1 => \UartXbee:BUART:tx_state_1\,
            main_2 => \UartXbee:BUART:tx_state_0\,
            main_3 => \UartXbee:BUART:tx_shift_out\,
            main_4 => \UartXbee:BUART:tx_state_2\,
            main_5 => \UartXbee:BUART:tx_bitclk\,
            main_6 => \UartXbee:BUART:tx_counter_dp\);

    \UartXbee:RXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_145,
            clock => ClockBlock_BUS_CLK);

    \UartXbee:TXInternalInterrupt\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_144,
            clock => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

END __DEFAULT__;
