library ieee;
use ieee.std_logic_1164.all;

entity example and is
  port(
     input_1    : in std_logic;
	 input_2    : in std_logic;
	 and result : out std_logic
	 );
end example_and;

architecture rtl of example and is
  
  signal and_gate  : std_logic;

begin
 and_gate  <= input_1 and input_2;
 and result <= and gate;
end architecture; 