# vsim -gui -l msim_transcript -do "Lab3_1_run_msim_gate_vhdl.do" 
# Start time: 15:40:10 on Oct 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_pc(tb)
# Loading altera_mf.altera_mf_components
# Loading work.pc_tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_data(syn)
# WARNING: No extended dataflow license exists
# Lab3_1_run_msim_gate_vhdl.do
# invalid command name "Lab3_1_run_msim_gate_vhdl.do"
vsim -do Lab3_1_run_msim_gate_vhdl.do -l msim_transcript -gui work.tb_pc
# vsim 
# Start time: 15:41:19 on Oct 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_pc(tb)
# Loading altera_mf.altera_mf_components
# Loading work.pc_tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_data(syn)
# WARNING: No extended dataflow license exists
# Lab3_1_run_msim_gate_vhdl.do
# invalid command name "Lab3_1_run_msim_gate_vhdl.do"
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 8320
# 
#           Attempting to use alternate WLF file "./wlftrnd32g".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftrnd32g
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_MEM_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_REGFILE/U_DECODER
#  Trace back: bad window path name ""
#     while executing
# "winfo parent $child"
#     (object "::.windowmgr" method "::mtiwidgets::WindowMgr::IsChildOf" body line 3)
#     invoked from within
# "$::vsimPriv(windowmgr) IsChildOf [$wo GetData wave] [focus]"
#     (object "::.main_pane.dataflow.interior.cs.body.pw.df.c" method "::vsimwidgets::Dataflow::ActivePane" body line 9)
#     invoked from within
# "ActivePane"
#     (object "::.main_pane.dataflow.interior.cs.body.pw.df.c" method "::vsimwidgets::Dataflow::Activate" body line 21)
#     invoked from within
# ".main_pane.dataflow.interior.cs.body.pw.df.c Activate .main_pane.dataflow"
#     (in namespace inscope "::" script line 1)
#     invoked from within
# "namespace inscope :: {.main_pane.dataflow.interior.cs.body.pw.df.c Activate} .main_pane.dataflow"
#     ("eval" body line 1)
#     invoked from within
# "eval $itk_option(-activatecommand) $frame_name"
#     (object "::.main_pane.dataflow" method "::mtiwidgets::WindowObj::Activate" body line 16)
#     invoked from within
# "$windowobj Activate """
#     (object "::.vcop" method "::vsimwidgets::Vcop::ActualActivate" body line 36)
#     invoked from within
# "::.vcop ActualActivate"
#     (in namespace inscope "::vsimwidgets::Vcop" script line 1)
#     invoked from within
# "namespace inscope ::vsimwidgets::Vcop {::.vcop ActualActivate}"
#     ("after" script)
#    <2:C:/altera/15.0/modelsim_ase/win32aloem/tk8.5/bgerror.tcl:92: ::tkerror {bad window path name ""}
#    <1:eval:1: ::tk::dialog::error::bgerror {bad window path name ""}
vsim -do Lab3_1_run_msim_gate_vhdl.do -l msim_transcript -gui work.tb_pc(tb)
# vsim 
# Start time: 15:55:12 on Oct 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_pc(tb)
# Loading altera_mf.altera_mf_components
# Loading work.pc_tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_data(syn)
# WARNING: No extended dataflow license exists
# Lab3_1_run_msim_gate_vhdl.do
# invalid command name "Lab3_1_run_msim_gate_vhdl.do"
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 8320
# 
#           Attempting to use alternate WLF file "./wlftjh1eyj".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftjh1eyj
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_MEM_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_REGFILE/U_DECODER
vsim -do Lab3_1_run_msim_gate_vhdl.do -l msim_transcript -gui work.tb_pc
# vsim 
# Start time: 16:35:39 on Oct 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_pc(tb)
# Loading altera_mf.altera_mf_components
# Loading work.pc_tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_data(syn)
# WARNING: No extended dataflow license exists
# Lab3_1_run_msim_gate_vhdl.do
# invalid command name "Lab3_1_run_msim_gate_vhdl.do"
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 8320
# 
#           Attempting to use alternate WLF file "./wlft7g93m6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7g93m6
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_MEM_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_REGFILE/U_DECODER
# Compile of TB_pc.vhd was successful.
vsim -do Lab3_1_run_msim_gate_vhdl.do -l msim_transcript -gui work.tb_pc
# vsim 
# Start time: 16:43:07 on Oct 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_pc(tb)
# Loading altera_mf.altera_mf_components
# Loading work.pc_tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_data(syn)
# WARNING: No extended dataflow license exists
# Lab3_1_run_msim_gate_vhdl.do
# invalid command name "Lab3_1_run_msim_gate_vhdl.do"
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 8320
# 
#           Attempting to use alternate WLF file "./wlft8wrdxe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8wrdxe
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_MEM_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_REGFILE/U_DECODER
# Compile of TB_pc.vhd was successful.
vsim -do Lab3_1_run_msim_gate_vhdl.do -l msim_transcript -gui work.tb_pc
# vsim 
# Start time: 16:44:55 on Oct 22,2015
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mipslib
# Loading ieee.numeric_std(body)
# Loading work.tb_pc(tb)
# Loading altera_mf.altera_mf_components
# Loading work.pc_tplvl(str)
# Loading work.control(bhv)
# Loading work.alu_ctrl(str)
# Loading work.alu32control(bhv)
# Loading work.alu32(bhv)
# Loading work.registerfile(str)
# Loading work.reg_gen(bhv)
# Loading work.mux32_1(bhv)
# Loading work.decoder(bhv)
# Loading work.pcreg(bhv)
# Loading work.extender(str)
# Loading work.zeroext(bhv)
# Loading work.signext(bhv)
# Loading work.mux2_1(bhv)
# Loading work.mux2_1bit(bhv)
# Loading work.sll2(bhv)
# Loading work.adder(bhv)
# Loading work.rom_instr(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.ram_data(syn)
# WARNING: No extended dataflow license exists
# Lab3_1_run_msim_gate_vhdl.do
# invalid command name "Lab3_1_run_msim_gate_vhdl.do"
do C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/wave.do
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: slichtenheld  Hostname: DESKTOP-HUPE3FV  ProcessID: 8320
# 
#           Attempting to use alternate WLF file "./wlft7is8az".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft7is8az
# 
run -all
# ** Warning: Warning: READ_DURING_WRITE_MODE_MIXED_PORTS is assumed as OLD_DATA
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_MEM_data/altsyncram_component
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_pc/UUT/U_REGFILE/U_DECODER
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/slichtenheld/Documents/UF/Fall15/CompArch/Lab3/PC_rOP/wave.do
