# System-Verilog-Example
Example code for string declaration
