Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Fri Jun 24 16:18:56 2016
| Host         : desktop4480 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file dot_prod_timing_summary_routed.rpt -rpx dot_prod_timing_summary_routed.rpx
| Design       : dot_prod
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 307 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 293 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.105       -0.125                      2                 1821        0.138        0.000                      0                 1821        4.175        0.000                       0                   918  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
sysClk  {0.000 4.675}        9.350           106.952         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk             -0.105       -0.125                      2                 1821        0.138        0.000                      0                 1821        4.175        0.000                       0                   918  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            2  Failing Endpoints,  Worst Slack       -0.105ns,  Total Violation       -0.125ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.175ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.105ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[512]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.402ns  (logic 4.793ns (50.976%)  route 4.609ns (49.024%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841     6.881 r  outputMAC1/P[21]
                         net (fo=4, routed)           1.035     7.916    outputMAC1_n_84
    SLICE_X93Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.040 r  outputMAC[468]_i_2/O
                         net (fo=5, routed)           0.861     8.901    outputMAC[468]_i_2_n_0
    SLICE_X94Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  outputMAC[576]_i_2/O
                         net (fo=6, routed)           1.227    10.251    outputMAC[576]_i_2_n_0
    SLICE_X67Y58         LUT3 (Prop_lut3_I2_O)        0.124    10.375 r  outputMAC[512]_i_1/O
                         net (fo=1, routed)           0.000    10.375    p_8_in[512]
    SLICE_X67Y58         FDRE                                         r  outputMAC_reg[512]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X67Y58         FDRE                                         r  outputMAC_reg[512]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X67Y58         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[512]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.375    
  -------------------------------------------------------------------
                         slack                                 -0.105    

Slack (VIOLATED) :        -0.019ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[441]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.316ns  (logic 4.917ns (52.780%)  route 4.399ns (47.220%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.881 r  outputMAC1/P[11]
                         net (fo=5, routed)           1.332     8.213    outputMAC1_n_94
    SLICE_X95Y60         LUT6 (Prop_lut6_I1_O)        0.124     8.337 r  outputMAC[493]_i_2_replica/O
                         net (fo=1, routed)           0.571     8.908    outputMAC[493]_i_2_n_0_repN
    SLICE_X95Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.032 r  outputMAC[537]_i_2/O
                         net (fo=4, routed)           0.466     9.498    outputMAC[537]_i_2_n_0
    SLICE_X93Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.622 r  outputMAC[569]_i_2/O
                         net (fo=2, routed)           0.543    10.165    outputMAC[569]_i_2_n_0
    SLICE_X89Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.289 r  outputMAC[441]_i_1/O
                         net (fo=1, routed)           0.000    10.289    outputMAC010_out[441]
    SLICE_X89Y61         FDRE                                         r  outputMAC_reg[441]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X89Y61         FDRE                                         r  outputMAC_reg[441]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X89Y61         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[441]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                 -0.019    

Slack (MET) :             0.002ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[571]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 4.917ns (52.912%)  route 4.376ns (47.088%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[25])
                                                      3.841     6.881 r  outputMAC1/P[25]
                         net (fo=5, routed)           0.967     7.848    outputMAC1_n_80
    SLICE_X92Y57         LUT6 (Prop_lut6_I1_O)        0.124     7.972 r  outputMAC[471]_i_2/O
                         net (fo=5, routed)           1.022     8.994    outputMAC[471]_i_2_n_0
    SLICE_X84Y59         LUT6 (Prop_lut6_I4_O)        0.124     9.118 r  outputMAC[539]_i_2/O
                         net (fo=4, routed)           0.443     9.561    outputMAC[539]_i_2_n_0
    SLICE_X85Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.685 r  outputMAC[571]_i_2/O
                         net (fo=2, routed)           0.457    10.142    outputMAC[571]_i_2_n_0
    SLICE_X85Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.266 r  outputMAC[571]_i_1/O
                         net (fo=1, routed)           0.000    10.266    outputMAC[571]_i_1_n_0
    SLICE_X85Y59         FDRE                                         r  outputMAC_reg[571]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X85Y59         FDRE                                         r  outputMAC_reg[571]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X85Y59         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[571]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  0.002    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[442]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.293ns  (logic 4.917ns (52.909%)  route 4.376ns (47.091%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.881 r  outputMAC1/P[11]
                         net (fo=5, routed)           1.048     7.929    outputMAC1_n_94
    SLICE_X97Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.053 r  outputMAC[494]_i_2/O
                         net (fo=5, routed)           0.650     8.703    outputMAC[494]_i_2_n_0
    SLICE_X96Y59         LUT6 (Prop_lut6_I1_O)        0.124     8.827 r  outputMAC[538]_i_2/O
                         net (fo=4, routed)           0.427     9.254    outputMAC[538]_i_2_n_0
    SLICE_X97Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.378 r  outputMAC[570]_i_2/O
                         net (fo=2, routed)           0.764    10.142    outputMAC[570]_i_2_n_0
    SLICE_X84Y61         LUT5 (Prop_lut5_I4_O)        0.124    10.266 r  outputMAC[442]_i_1/O
                         net (fo=1, routed)           0.000    10.266    outputMAC010_out[442]
    SLICE_X84Y61         FDRE                                         r  outputMAC_reg[442]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X84Y61         FDRE                                         r  outputMAC_reg[442]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X84Y61         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[442]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.266    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.012ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.283ns  (logic 4.917ns (52.969%)  route 4.366ns (47.031%))
  Logic Levels:           6  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.881 r  outputMAC1/P[11]
                         net (fo=5, routed)           1.077     7.958    outputMAC1_n_94
    SLICE_X92Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.082 r  outputMAC[492]_i_2/O
                         net (fo=5, routed)           1.036     9.118    outputMAC[492]_i_2_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.242 r  outputMAC[536]_i_2/O
                         net (fo=4, routed)           0.434     9.676    outputMAC[536]_i_2_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.800 r  outputMAC[568]_i_2/O
                         net (fo=2, routed)           0.331    10.132    outputMAC[568]_i_2_n_0
    SLICE_X84Y59         LUT2 (Prop_lut2_I0_O)        0.124    10.256 r  outputMAC[568]_i_1/O
                         net (fo=1, routed)           0.000    10.256    outputMAC[568]_i_1_n_0
    SLICE_X84Y59         FDRE                                         r  outputMAC_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X84Y59         FDRE                                         r  outputMAC_reg[568]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X84Y59         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[568]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.256    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.021ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[420]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.274ns  (logic 4.917ns (53.018%)  route 4.357ns (46.982%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841     6.881 r  outputMAC1/P[21]
                         net (fo=4, routed)           1.035     7.916    outputMAC1_n_84
    SLICE_X93Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.040 r  outputMAC[468]_i_2/O
                         net (fo=5, routed)           0.820     8.860    outputMAC[468]_i_2_n_0
    SLICE_X92Y54         LUT6 (Prop_lut6_I1_O)        0.124     8.984 r  outputMAC[580]_i_2/O
                         net (fo=3, routed)           0.317     9.301    outputMAC[580]_i_2_n_0
    SLICE_X93Y56         LUT4 (Prop_lut4_I0_O)        0.124     9.425 r  outputMAC[548]_i_2/O
                         net (fo=3, routed)           0.698    10.123    outputMAC[548]_i_2_n_0
    SLICE_X87Y58         LUT6 (Prop_lut6_I5_O)        0.124    10.247 r  outputMAC[420]_i_1/O
                         net (fo=1, routed)           0.000    10.247    outputMAC010_out[420]
    SLICE_X87Y58         FDRE                                         r  outputMAC_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X87Y58         FDRE                                         r  outputMAC_reg[420]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X87Y58         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[420]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[128]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.290ns  (logic 4.917ns (52.926%)  route 4.373ns (47.074%))
  Logic Levels:           6  (DSP48E1=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[21])
                                                      3.841     6.881 r  outputMAC1/P[21]
                         net (fo=4, routed)           1.035     7.916    outputMAC1_n_84
    SLICE_X93Y56         LUT6 (Prop_lut6_I0_O)        0.124     8.040 r  outputMAC[468]_i_2/O
                         net (fo=5, routed)           0.861     8.901    outputMAC[468]_i_2_n_0
    SLICE_X94Y58         LUT6 (Prop_lut6_I0_O)        0.124     9.025 r  outputMAC[576]_i_2/O
                         net (fo=6, routed)           0.684     9.709    outputMAC[576]_i_2_n_0
    SLICE_X90Y61         LUT3 (Prop_lut3_I2_O)        0.124     9.833 f  outputMAC[128]_i_2/O
                         net (fo=1, routed)           0.306    10.139    outputMAC[128]_i_2_n_0
    SLICE_X90Y62         LUT5 (Prop_lut5_I3_O)        0.124    10.263 r  outputMAC[128]_i_1/O
                         net (fo=1, routed)           0.000    10.263    outputMAC010_out[128]
    SLICE_X90Y62         FDRE                                         r  outputMAC_reg[128]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X90Y62         FDRE                                         r  outputMAC_reg[128]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X90Y62         FDRE (Setup_fdre_C_D)        0.077    10.316    outputMAC_reg[128]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                         -10.263    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.061ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[440]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.282ns  (logic 4.917ns (52.976%)  route 4.365ns (47.024%))
  Logic Levels:           6  (DSP48E1=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[11])
                                                      3.841     6.881 r  outputMAC1/P[11]
                         net (fo=5, routed)           1.077     7.958    outputMAC1_n_94
    SLICE_X92Y57         LUT6 (Prop_lut6_I3_O)        0.124     8.082 r  outputMAC[492]_i_2/O
                         net (fo=5, routed)           1.036     9.118    outputMAC[492]_i_2_n_0
    SLICE_X89Y61         LUT6 (Prop_lut6_I1_O)        0.124     9.242 r  outputMAC[536]_i_2/O
                         net (fo=4, routed)           0.434     9.676    outputMAC[536]_i_2_n_0
    SLICE_X87Y60         LUT4 (Prop_lut4_I2_O)        0.124     9.800 r  outputMAC[568]_i_2/O
                         net (fo=2, routed)           0.330    10.131    outputMAC[568]_i_2_n_0
    SLICE_X82Y60         LUT5 (Prop_lut5_I4_O)        0.124    10.255 r  outputMAC[440]_i_1/O
                         net (fo=1, routed)           0.000    10.255    outputMAC010_out[440]
    SLICE_X82Y60         FDRE                                         r  outputMAC_reg[440]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X82Y60         FDRE                                         r  outputMAC_reg[440]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X82Y60         FDRE (Setup_fdre_C_D)        0.077    10.316    outputMAC_reg[440]
  -------------------------------------------------------------------
                         required time                         10.316    
                         arrival time                         -10.255    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[396]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.232ns  (logic 4.793ns (51.916%)  route 4.439ns (48.084%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[5])
                                                      3.841     6.881 r  outputMAC1/P[5]
                         net (fo=4, routed)           1.006     7.886    outputMAC1_n_100
    SLICE_X91Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.010 r  outputMAC[488]_i_2/O
                         net (fo=6, routed)           0.715     8.725    outputMAC[488]_i_2_n_0
    SLICE_X94Y61         LUT3 (Prop_lut3_I0_O)        0.124     8.849 f  outputMAC[524]_i_2/O
                         net (fo=3, routed)           1.232    10.081    outputMAC[524]_i_2_n_0
    SLICE_X59Y60         LUT6 (Prop_lut6_I5_O)        0.124    10.205 r  outputMAC[396]_i_1/O
                         net (fo=1, routed)           0.000    10.205    outputMAC010_out[396]
    SLICE_X59Y60         FDRE                                         r  outputMAC_reg[396]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X59Y60         FDRE                                         r  outputMAC_reg[396]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)        0.029    10.268    outputMAC_reg[396]
  -------------------------------------------------------------------
                         required time                         10.268    
                         arrival time                         -10.205    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 rowMux_reg[0]_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputMAC_reg[581]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.350ns  (sysClk rise@9.350ns - sysClk rise@0.000ns)
  Data Path Delay:        9.234ns  (logic 4.793ns (51.908%)  route 4.441ns (48.092%))
  Logic Levels:           5  (DSP48E1=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.274 - 9.350 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.973     0.973    clk
    SLICE_X93Y57         FDRE                                         r  rowMux_reg[0]_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y57         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rowMux_reg[0]_replica_2/Q
                         net (fo=15, routed)          1.109     2.538    rowMux[0]_repN_2
    SLICE_X93Y55         LUT6 (Prop_lut6_I2_O)        0.124     2.662 r  outputMAC1_i_11/O
                         net (fo=1, routed)           0.378     3.040    outputMAC1_i_11_n_0
    DSP48_X3Y22          DSP48E1 (Prop_dsp48e1_A[7]_P[27])
                                                      3.841     6.881 r  outputMAC1/P[27]
                         net (fo=4, routed)           1.175     8.056    outputMAC1_n_78
    SLICE_X90Y58         LUT6 (Prop_lut6_I1_O)        0.124     8.180 r  outputMAC[585]_i_3/O
                         net (fo=5, routed)           1.113     9.293    outputMAC[585]_i_3_n_0
    SLICE_X87Y55         LUT6 (Prop_lut6_I0_O)        0.124     9.417 r  outputMAC[581]_i_2/O
                         net (fo=4, routed)           0.665    10.083    outputMAC[581]_i_2_n_0
    SLICE_X91Y55         LUT3 (Prop_lut3_I2_O)        0.124    10.207 r  outputMAC[581]_i_1/O
                         net (fo=1, routed)           0.000    10.207    outputMAC[581]_i_1_n_0
    SLICE_X91Y55         FDRE                                         r  outputMAC_reg[581]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     9.350     9.350 r  
                                                      0.000     9.350 r  clk (IN)
                         net (fo=917, unset)          0.924    10.274    clk
    SLICE_X91Y55         FDRE                                         r  outputMAC_reg[581]/C
                         clock pessimism              0.000    10.274    
                         clock uncertainty           -0.035    10.239    
    SLICE_X91Y55         FDRE (Setup_fdre_C_D)        0.031    10.270    outputMAC_reg[581]
  -------------------------------------------------------------------
                         required time                         10.270    
                         arrival time                         -10.207    
  -------------------------------------------------------------------
                         slack                                  0.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 outputMAC_reg[208]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.417%)  route 0.065ns (31.583%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X40Y47         FDRE                                         r  outputMAC_reg[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[208]/Q
                         net (fo=2, routed)           0.065     0.616    p_15_out[102]
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[102]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.047     0.479    outputVector_reg[102]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.616    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 outputMAC_reg[198]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X39Y54         FDRE                                         r  outputMAC_reg[198]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[198]/Q
                         net (fo=2, routed)           0.112     0.663    p_15_out[92]
    SLICE_X39Y53         FDRE                                         r  outputVector_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X39Y53         FDRE                                         r  outputVector_reg[92]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y53         FDRE (Hold_fdre_C_D)         0.071     0.503    outputVector_reg[92]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 outputMAC_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X65Y49         FDRE                                         r  outputMAC_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[95]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[46]
    SLICE_X65Y48         FDRE                                         r  outputVector_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X65Y48         FDRE                                         r  outputVector_reg[46]/C
                         clock pessimism              0.000     0.432    
    SLICE_X65Y48         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 outputMAC_reg[578]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[282]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.833%)  route 0.116ns (45.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X83Y59         FDRE                                         r  outputMAC_reg[578]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[578]/Q
                         net (fo=2, routed)           0.116     0.667    p_15_out[282]
    SLICE_X84Y58         FDRE                                         r  outputVector_reg[282]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X84Y58         FDRE                                         r  outputVector_reg[282]/C
                         clock pessimism              0.000     0.432    
    SLICE_X84Y58         FDRE (Hold_fdre_C_D)         0.072     0.504    outputVector_reg[282]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           0.667    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 outputMAC_reg[285]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[141]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.029%)  route 0.125ns (46.971%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X40Y49         FDRE                                         r  outputMAC_reg[285]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[285]/Q
                         net (fo=2, routed)           0.125     0.676    p_15_out[141]
    SLICE_X41Y48         FDRE                                         r  outputVector_reg[141]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X41Y48         FDRE                                         r  outputVector_reg[141]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y48         FDRE (Hold_fdre_C_D)         0.078     0.510    outputVector_reg[141]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 outputMAC_reg[169]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.626%)  route 0.122ns (46.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X41Y46         FDRE                                         r  outputMAC_reg[169]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[169]/Q
                         net (fo=2, routed)           0.122     0.673    p_15_out[82]
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X41Y47         FDRE                                         r  outputVector_reg[82]/C
                         clock pessimism              0.000     0.432    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.075     0.507    outputVector_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.673    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 outputMAC_reg[546]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[269]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.701%)  route 0.112ns (44.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X89Y62         FDRE                                         r  outputMAC_reg[546]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y62         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[546]/Q
                         net (fo=2, routed)           0.112     0.663    p_15_out[269]
    SLICE_X86Y61         FDRE                                         r  outputVector_reg[269]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X86Y61         FDRE                                         r  outputVector_reg[269]/C
                         clock pessimism              0.000     0.432    
    SLICE_X86Y61         FDRE (Hold_fdre_C_D)         0.064     0.496    outputVector_reg[269]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 outputMAC_reg[389]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.222%)  route 0.119ns (45.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X57Y64         FDRE                                         r  outputMAC_reg[389]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y64         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[389]/Q
                         net (fo=2, routed)           0.119     0.670    p_15_out[188]
    SLICE_X56Y64         FDRE                                         r  outputVector_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X56Y64         FDRE                                         r  outputVector_reg[188]/C
                         clock pessimism              0.000     0.432    
    SLICE_X56Y64         FDRE (Hold_fdre_C_D)         0.070     0.502    outputVector_reg[188]
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           0.670    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outputMAC_reg[197]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[91]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.468%)  route 0.113ns (44.532%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X37Y53         FDRE                                         r  outputMAC_reg[197]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[197]/Q
                         net (fo=2, routed)           0.113     0.664    p_15_out[91]
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[91]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[91]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.064     0.496    outputVector_reg[91]
  -------------------------------------------------------------------
                         required time                         -0.496    
                         arrival time                           0.664    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 outputMAC_reg[271]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Destination:            outputVector_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@4.675ns period=9.350ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.903%)  route 0.126ns (47.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.410     0.410    clk
    SLICE_X41Y52         FDRE                                         r  outputMAC_reg[271]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  outputMAC_reg[271]/Q
                         net (fo=2, routed)           0.126     0.677    p_15_out[127]
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=917, unset)          0.432     0.432    clk
    SLICE_X38Y52         FDRE                                         r  outputVector_reg[127]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.076     0.508    outputVector_reg[127]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 4.675 }
Period(ns):         9.350
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDSE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X47Y56  FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X45Y56  colAddress_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  colAddress_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y56  colAddress_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         9.350       8.350      SLICE_X46Y57  colAddress_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X45Y56  colAddress_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  colAddress_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  colAddress_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y57  colAddress_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X46Y56  FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.675       4.175      SLICE_X47Y56  FSM_onehot_state_reg[4]/C



