$version Generated by VerilatedVcd $end
$date Sun Oct 18 00:58:49 2020
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  8 ' bits [7:0] $end
  $var wire  1 % clk $end
  $var wire  1 # enable $end
  $var wire  1 $ reset $end
  $var wire  8 & signals [7:0] $end
  $scope module register $end
   $var wire  8 ' bits [7:0] $end
   $var wire  1 % clk $end
   $var wire  1 # enable $end
   $var wire  1 $ reset $end
   $var wire  8 & signals [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0$
0%
b00000000 &
b00000000 '
#1
1#
#2
1%
b11111111 &
b11111111 '
#3
0%
