block/RTC:
  description: Real-time clock
  items:
  - name: TR
    description: Time register
    byte_offset: 0
    fieldset: TR
  - name: DR
    description: Date register
    byte_offset: 4
    fieldset: DR
  - name: SSR
    description: Sub second register
    byte_offset: 8
    access: Read
    fieldset: SSR
  - name: ICSR
    description: Initialization control and status register
    byte_offset: 12
    fieldset: ICSR
  - name: PRER
    description: Prescaler register
    byte_offset: 16
    fieldset: PRER
  - name: WUTR
    description: Wakeup timer register
    byte_offset: 20
    fieldset: WUTR
  - name: CR
    description: Control register
    byte_offset: 24
    fieldset: CR
  - name: PRIVCFGR
    description: Privilege mode control register
    byte_offset: 28
    fieldset: PRIVCFGR
  - name: WPR
    description: Write protection register
    byte_offset: 36
    access: Write
    fieldset: WPR
  - name: CALR
    description: Calibration register
    byte_offset: 40
    fieldset: CALR
  - name: SHIFTR
    description: Shift control register
    byte_offset: 44
    access: Write
    fieldset: SHIFTR
  - name: TSTR
    description: Timestamp time register
    byte_offset: 48
    access: Read
    fieldset: TSTR
  - name: TSDR
    description: Timestamp date register
    byte_offset: 52
    access: Read
    fieldset: TSDR
  - name: TSSSR
    description: Timestamp sub second register
    byte_offset: 56
    access: Read
    fieldset: TSSSR
  - name: ALRMR
    description: Alarm register
    array:
      len: 2
      stride: 8
    byte_offset: 64
    fieldset: ALRMR
  - name: ALRMSSR
    description: Alarm sub second register
    array:
      len: 2
      stride: 8
    byte_offset: 68
    fieldset: ALRMSSR
  - name: SR
    description: Status register
    byte_offset: 80
    access: Read
    fieldset: SR
  - name: MISR
    description: Masked interrupt status register
    byte_offset: 84
    access: Read
    fieldset: MISR
  - name: SCR
    description: Status clear register
    byte_offset: 92
    access: Write
    fieldset: SCR
  - name: ALRBINR
    description: Alarm binary mode register
    array:
      len: 2
      stride: 4
    byte_offset: 112
    fieldset: ALRBINR
fieldset/ALRBINR:
  description: RTC alarm binary mode register
  fields:
  - name: SS
    description: 'Synchronous counter alarm value in Binary mode. This value is compared with the contents of the synchronous counter to determine if Alarm is to be activated. Only bits 0 up MASKSS-1 are compared. SS[14:0] is the mirror of SS[14:0] in the ALRMSSR, and so can also be read or written through ALRMSSR.'
    bit_offset: 0
    bit_size: 32
fieldset/ALRMR:
  description: Alarm register
  fields:
  - name: SU
    description: Second units in BCD format
    bit_offset: 0
    bit_size: 4
  - name: ST
    description: Second tens in BCD format
    bit_offset: 4
    bit_size: 3
  - name: MSK1
    description: Alarm seconds mask
    bit_offset: 7
    bit_size: 1
    enum: ALRMR_MSK
  - name: MNU
    description: Minute units in BCD format
    bit_offset: 8
    bit_size: 4
  - name: MNT
    description: Minute tens in BCD format
    bit_offset: 12
    bit_size: 3
  - name: MSK2
    description: Alarm minutes mask
    bit_offset: 15
    bit_size: 1
    enum: ALRMR_MSK
  - name: HU
    description: Hour units in BCD format
    bit_offset: 16
    bit_size: 4
  - name: HT
    description: Hour tens in BCD format
    bit_offset: 20
    bit_size: 2
  - name: PM
    description: AM/PM notation
    bit_offset: 22
    bit_size: 1
    enum: ALRMR_PM
  - name: MSK3
    description: Alarm hours mask
    bit_offset: 23
    bit_size: 1
    enum: ALRMR_MSK
  - name: DU
    description: Date units or day in BCD format
    bit_offset: 24
    bit_size: 4
  - name: DT
    description: Date tens in BCD format
    bit_offset: 28
    bit_size: 2
  - name: WDSEL
    description: Week day selection
    bit_offset: 30
    bit_size: 1
    enum: ALRMR_WDSEL
  - name: MSK4
    description: Alarm date mask
    bit_offset: 31
    bit_size: 1
    enum: ALRMR_MSK
fieldset/ALRMSSR:
  description: Alarm sub second register
  fields:
  - name: SS
    description: 'Subseconds value. This value is compared with the contents of the synchronous prescaler counter to determine if alarm is to be activated. Only bits 0 up MASKSS-1 are compared. This field is the mirror of SS[14:0] in the ALRBINR, and so can also be read or written through ALRBINR.'
    bit_offset: 0
    bit_size: 15
  - name: MASKSS
    description: 'Mask the most-significant bits starting at this bit ... From 32 to 63: All 32 SS bits are compared and must match to activate alarm. Note: In BCD mode (BIN=00) the overflow bits of the synchronous counter (bits 31:15) are never compared. These bits can be different from 0 only after a shift operation.'
    bit_offset: 24
    bit_size: 6
  - name: SSCLR
    description: Clear synchronous counter on alarm (Binary mode only)
    bit_offset: 31
    bit_size: 1
    enum: ALRMSSR_SSCLR
fieldset/CALR:
  description: Calibration register
  fields:
  - name: CALM
    description: 'Calibration minus. The frequency of the calendar is reduced by masking CALM out of 2<sup>20</sup> RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm. To increase the frequency of the calendar, this feature should be used in conjunction with CALP.'
    bit_offset: 0
    bit_size: 9
  - name: LPCAL
    description: Calibration low-power mode
    bit_offset: 12
    bit_size: 1
    enum: LPCAL
  - name: CALW16
    description: 'Use a 16-second calibration cycle period. When CALW16 is set to 1, the 16-second calibration cycle period is selected. This bit must not be set to 1 if CALW8 = 1. Note: CALM[0] is stuck at 0 when CALW16 = 1.'
    bit_offset: 13
    bit_size: 1
    enum: CALW16
  - name: CALW8
    description: 'Use an 8-second calibration cycle period. When CALW8 is set to 1, the 8-second calibration cycle period is selected. Note: CALM[1:0] are stuck at 00 when CALW8 = 1.'
    bit_offset: 14
    bit_size: 1
    enum: CALW8
  - name: CALP
    description: Increase frequency of RTC by 488.5 ppm
    bit_offset: 15
    bit_size: 1
    enum: CALP
fieldset/CR:
  description: Control register
  fields:
  - name: WUCKSEL
    description: 'Wakeup clock selection. 10x: ck_spre (usually 1 Hz) clock is selected in BCD mode. In binary or mixed mode, this is the clock selected by BCDU. 11x: ck_spre (usually 1 Hz) clock is selected in BCD mode. In binary or mixed mode, this is the clock selected by BCDU. Furthermore, 2<sup>16</sup> is added to the WUT counter value.'
    bit_offset: 0
    bit_size: 3
    enum: WUCKSEL
  - name: TSEDGE
    description: 'Timestamp event active edge TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.'
    bit_offset: 3
    bit_size: 1
    enum: TSEDGE
  - name: REFCKON
    description: 'REFIN reference clock detection enable (50 or 60 Hz) Note: BIN must be 0x00 and PREDIV_S must be 0x00FF.'
    bit_offset: 4
    bit_size: 1
  - name: BYPSHAD
    description: 'Bypass the shadow registers. Note: If the frequency of the APB clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1.'
    bit_offset: 5
    bit_size: 1
  - name: FMT
    description: Hour format
    bit_offset: 6
    bit_size: 1
    enum: FMT
  - name: SSRUIE
    description: SSR underflow interrupt enable
    bit_offset: 7
    bit_size: 1
  - name: ALRE
    description: Alarm enable
    bit_offset: 8
    bit_size: 1
    array:
      len: 2
      stride: 1
  - name: WUTE
    description: Wakeup timer enable
    bit_offset: 10
    bit_size: 1
  - name: TSE
    description: Timestamp enable
    bit_offset: 11
    bit_size: 1
  - name: ALRIE
    description: Alarm interrupt enable
    bit_offset: 12
    bit_size: 1
    array:
      len: 2
      stride: 1
  - name: WUTIE
    description: Wakeup timer interrupt enable
    bit_offset: 14
    bit_size: 1
  - name: TSIE
    description: Timestamp interrupt enable
    bit_offset: 15
    bit_size: 1
  - name: ADD1H
    description: 'Add 1 hour (summer time change). When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.'
    bit_offset: 16
    bit_size: 1
  - name: SUB1H
    description: 'Subtract 1 hour (winter time change). When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0. Setting this bit has no effect when current hour is 0.'
    bit_offset: 17
    bit_size: 1
  - name: BKP
    description: 'Backup This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.'
    bit_offset: 18
    bit_size: 1
  - name: COSEL
    description: 'Calibration output selection When COE = 1, this bit selects which signal is output on CALIB. These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A = 127 and PREDIV_S = 255). Refer to Section 45.3.17: Calibration clock output.'
    bit_offset: 19
    bit_size: 1
    enum: COSEL
  - name: POL
    description: 'Output polarity. This bit is used to configure the polarity of TAMPALRM output.'
    bit_offset: 20
    bit_size: 1
    enum: POL
  - name: OSEL
    description: 'Output selection. These bits are used to select the flag to be routed to TAMPALRM output.'
    bit_offset: 21
    bit_size: 2
    enum: OSEL
  - name: COE
    description: 'Calibration output enable. This bit enables the CALIB output.'
    bit_offset: 23
    bit_size: 1
  - name: ITSE
    description: Timestamp on internal event enable
    bit_offset: 24
    bit_size: 1
  - name: TAMPTS
    description: 'Activate timestamp on tamper detection event. TAMPTS is valid even if TSE = 0 in the CR register. Timestamp flag is set up to 3 ck_apre cycles after the tamper flags.'
    bit_offset: 25
    bit_size: 1
  - name: TAMPOE
    description: Tamper detection output enable on TAMPALRM
    bit_offset: 26
    bit_size: 1
  - name: ALRFCLR
    description: Alarm flag automatic clear.
    bit_offset: 27
    bit_size: 1
    array:
      len: 2
      stride: 1
    enum: ALRFCLR
  - name: TAMPALRM_PU
    description: TAMPALRM pull-up enable
    bit_offset: 29
    bit_size: 1
  - name: TAMPALRM_TYPE
    description: TAMPALRM output type
    bit_offset: 30
    bit_size: 1
    enum: TAMPALRM_TYPE
  - name: OUT2EN
    description: 'OUT2 output enable With this bit set, the RTC outputs can be remapped on OUT2 as follows: OUT2EN = 0: RTC output 2 disable If OSEL different from 00 or TAMPOE = 1: TAMPALRM is output on OUT1 If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on OUT1 OUT2EN = 1: RTC output 2 enable If (OSEL different from 00 or TAMPOE = 1) and COE = 0: TAMPALRM is output on OUT2 If OSEL = 00 and TAMPOE = 0 and COE = 1: CALIB is output on OUT2 If (OSEL different from 00 or TAMPOE = 1) and COE = 1: CALIB is output on OUT2 and TAMPALRM is output on OUT1.'
    bit_offset: 31
    bit_size: 1
fieldset/DR:
  description: Date register
  fields:
  - name: DU
    description: Date units in BCD format
    bit_offset: 0
    bit_size: 4
  - name: DT
    description: Date tens in BCD format
    bit_offset: 4
    bit_size: 2
  - name: MU
    description: Month units in BCD format
    bit_offset: 8
    bit_size: 4
  - name: MT
    description: Month tens in BCD format
    bit_offset: 12
    bit_size: 1
  - name: WDU
    description: Week day units
    bit_offset: 13
    bit_size: 3
  - name: YU
    description: Year units in BCD format
    bit_offset: 16
    bit_size: 4
  - name: YT
    description: Year tens in BCD format
    bit_offset: 20
    bit_size: 4
fieldset/ICSR:
  description: Initialization control and status register
  fields:
  - name: WUTWF
    description: 'Wakeup timer write flag. This bit is set by hardware when WUT value can be changed, after the WUTE bit has been set to 0 in CR. It is cleared by hardware in initialization mode.'
    bit_offset: 2
    bit_size: 1
  - name: SHPF
    description: 'Shift operation pending. This flag is set by hardware as soon as a shift operation is initiated by a write to the SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.'
    bit_offset: 3
    bit_size: 1
  - name: INITS
    description: 'Initialization status flag. This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state).'
    bit_offset: 4
    bit_size: 1
  - name: RSF
    description: 'Registers synchronization flag. This bit is set by hardware each time the calendar registers are copied into the shadow registers (SSR, TR and DR). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF = 1), or when in bypass shadow register mode (BYPSHAD = 1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode.'
    bit_offset: 5
    bit_size: 1
  - name: INITF
    description: 'Initialization flag. When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.'
    bit_offset: 6
    bit_size: 1
  - name: INIT
    description: 'Initialization mode'
    bit_offset: 7
    bit_size: 1
  - name: BIN
    description: 'Binary mode'
    bit_offset: 8
    bit_size: 2
    enum: BIN
  - name: BCDU
    description: 'BCD update (BIN = 10 or 11) In mixed mode when both BCD calendar and binary extended counter are used (BIN = 10 or 11), the calendar second is incremented using the SSR Least Significant Bits.'
    bit_offset: 10
    bit_size: 3
    enum: BCDU
  - name: RECALPF
    description: Recalibration pending Flag
    bit_offset: 16
    bit_size: 1
    enum: RECALPF
fieldset/MISR:
  description: Masked interrupt status register
  fields:
  - name: ALRMF
    description: Alarm masked flag
    bit_offset: 0
    bit_size: 1
    array:
      len: 2
      stride: 1
    enum: ALRMF
  - name: WUTMF
    description: Wakeup timer masked flag
    bit_offset: 2
    bit_size: 1
    enum: WUTMF
  - name: TSMF
    description: Timestamp masked flag
    bit_offset: 3
    bit_size: 1
    enum: TSMF
  - name: TSOVMF
    description: Timestamp overflow masked flag
    bit_offset: 4
    bit_size: 1
    enum: TSOVMF
  - name: ITSMF
    description: Internal timestamp masked flag
    bit_offset: 5
    bit_size: 1
    enum: ITSMF
  - name: SSRUMF
    description: SSR underflow masked flag
    bit_offset: 6
    bit_size: 1
    enum: SSRUMF
fieldset/PRER:
  description: Prescaler register
  fields:
  - name: PREDIV_S
    description: 'Synchronous prescaler factor. This is the synchronous division factor: ck_spre frequency = ck_apre frequency/(PREDIV_S+1).'
    bit_offset: 0
    bit_size: 15
  - name: PREDIV_A
    description: 'Asynchronous prescaler factor. This is the asynchronous division factor: ck_apre frequency = RTCCLK frequency/(PREDIV_A+1).'
    bit_offset: 16
    bit_size: 7
fieldset/PRIVCFGR:
  description: Privilege mode control register
  fields:
  - name: ALRPRIV
    description: Alarm and SSR underflow privilege protection
    bit_offset: 0
    bit_size: 1
    array:
      len: 2
      stride: 1
    enum: PRIV
  - name: WUTPRIV
    description: Wakeup timer privilege protection.
    bit_offset: 2
    bit_size: 1
    enum: PRIV
  - name: TSPRIV
    description: Timestamp privilege protection.
    bit_offset: 3
    bit_size: 1
    enum: PRIV
  - name: CALPRIV
    description: Shift register, Delight saving, calibration and reference clock privilege protection.
    bit_offset: 13
    bit_size: 1
    enum: PRIV
  - name: INITPRIV
    description: Initialization privilege protection.
    bit_offset: 14
    bit_size: 1
    enum: PRIV
  - name: PRIV
    description: RTC privilege protection.
    bit_offset: 15
    bit_size: 1
    enum: PRIV
fieldset/SCR:
  description: Status clear register
  fields:
  - name: CALRF
    description: Clear alarm x flag
    bit_offset: 0
    bit_size: 1
    array:
      len: 2
      stride: 1
    enum: CALRF
  - name: CWUTF
    description: Clear wakeup timer flag
    bit_offset: 2
    bit_size: 1
    enum: CALRF
  - name: CTSF
    description: Clear timestamp flag
    bit_offset: 3
    bit_size: 1
    enum: CALRF
  - name: CTSOVF
    description: Clear timestamp overflow flag
    bit_offset: 4
    bit_size: 1
    enum: CALRF
  - name: CITSF
    description: Clear internal timestamp flag
    bit_offset: 5
    bit_size: 1
    enum: CALRF
  - name: CSSRUF
    description: Clear SSR underflow flag
    bit_offset: 6
    bit_size: 1
    enum: CALRF
fieldset/SHIFTR:
  description: Shift control register
  fields:
  - name: SUBFS
    description: 'Subtract a fraction of a second. These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in ICSR). The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by: Delay (seconds) = SUBFS / (PREDIV_S + 1) A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by: Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))). In mixed BCD-binary mode (BIN=10 or 11), the SUBFS[14:BCDU+8] must be written with 0. Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF = 1 to be sure that the shadow registers have been updated with the shifted time.'
    bit_offset: 0
    bit_size: 15
  - name: ADD1S
    description: 'Add one second. This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF = 1, in ICSR). This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.'
    bit_offset: 31
    bit_size: 1
fieldset/SR:
  description: Status register
  fields:
  - name: ALRF
    description: Alarm flag
    bit_offset: 0
    bit_size: 1
    array:
      len: 2
      stride: 1
    enum: ALRF
  - name: WUTF
    description: Wakeup timer flag
    bit_offset: 2
    bit_size: 1
    enum: WUTF
  - name: TSF
    description: Timestamp flag
    bit_offset: 3
    bit_size: 1
    enum: TSF
  - name: TSOVF
    description: Timestamp overflow flag
    bit_offset: 4
    bit_size: 1
    enum: TSOVF
  - name: ITSF
    description: Internal timestamp flag
    bit_offset: 5
    bit_size: 1
    enum: ITSF
  - name: SSRUF
    description: SSR underflow flag
    bit_offset: 6
    bit_size: 1
    enum: SSRUF
fieldset/SSR:
  description: Sub second register
  fields:
  - name: SS
    description: 'Synchronous binary counter. SS[31:16]: Synchronous binary counter MSB values When Binary or Mixed mode is selected (BIN = 01 or 10 or 11): SS[31:16] are the 16 MSB of the SS[31:0] free-running down-counter. When BCD mode is selected (BIN=00): SS[31:16] are forced by hardware to 0x0000. SS[15:0]: Subsecond value/synchronous binary counter LSB values When Binary mode is selected (BIN = 01 or 10 or 11): SS[15:0] are the 16 LSB of the SS[31:0] free-running down-counter. When BCD mode is selected (BIN=00): SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below: Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1) SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by TR/DR.'
    bit_offset: 0
    bit_size: 32
fieldset/TR:
  description: Time register
  fields:
  - name: SU
    description: Second units in BCD format
    bit_offset: 0
    bit_size: 4
  - name: ST
    description: Second tens in BCD format
    bit_offset: 4
    bit_size: 3
  - name: MNU
    description: Minute units in BCD format
    bit_offset: 8
    bit_size: 4
  - name: MNT
    description: Minute tens in BCD format
    bit_offset: 12
    bit_size: 3
  - name: HU
    description: Hour units in BCD format
    bit_offset: 16
    bit_size: 4
  - name: HT
    description: Hour tens in BCD format
    bit_offset: 20
    bit_size: 2
  - name: PM
    description: AM/PM notation
    bit_offset: 22
    bit_size: 1
    enum: AMPM
fieldset/TSDR:
  description: Timestamp date register
  fields:
  - name: DU
    description: Date units in BCD format
    bit_offset: 0
    bit_size: 4
  - name: DT
    description: Date tens in BCD format
    bit_offset: 4
    bit_size: 2
  - name: MU
    description: Month units in BCD format
    bit_offset: 8
    bit_size: 4
  - name: MT
    description: Month tens in BCD format
    bit_offset: 12
    bit_size: 1
  - name: WDU
    description: Week day units
    bit_offset: 13
    bit_size: 3
fieldset/TSSSR:
  description: Timestamp sub second register
  fields:
  - name: SS
    description: 'Subsecond value. Synchronous binary counter values SS[31:0] is the value of the synchronous prescaler counter when the timestamp event occurred.'
    bit_offset: 0
    bit_size: 32
fieldset/TSTR:
  description: Timestamp time register
  fields:
  - name: SU
    description: Second units in BCD format
    bit_offset: 0
    bit_size: 4
  - name: ST
    description: Second tens in BCD format
    bit_offset: 4
    bit_size: 3
  - name: MNU
    description: Minute units in BCD format
    bit_offset: 8
    bit_size: 4
  - name: MNT
    description: Minute tens in BCD format
    bit_offset: 12
    bit_size: 3
  - name: HU
    description: Hour units in BCD format
    bit_offset: 16
    bit_size: 4
  - name: HT
    description: Hour tens in BCD format
    bit_offset: 20
    bit_size: 2
  - name: PM
    description: AM/PM notation
    bit_offset: 22
    bit_size: 1
fieldset/WPR:
  description: Write protection register
  fields:
  - name: KEY
    description: 'Write protection key. This byte is written by software. Reading this byte always returns 0x00. Refer to RTC register write protection for a description of how to unlock RTC register write protection.'
    bit_offset: 0
    bit_size: 8
    enum: KEY
fieldset/WUTR:
  description: Wakeup timer register
  fields:
  - name: WUT
    description: 'Wakeup auto-reload value bits. When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the CR register. When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer. The first assertion of WUTF occurs between WUT and (WUT + 2) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] = 011 (RTCCLK/2) is forbidden.'
    bit_offset: 0
    bit_size: 16
  - name: WUTOCLR
    description: 'Wakeup auto-reload output clear value. When WUTOCLR[15:0] is different from 0x0000, WUTF is set by hardware when the auto-reload down-counter reaches 0 and is cleared by hardware when the auto-reload downcounter reaches WUTOCLR[15:0]. When WUTOCLR[15:0] = 0x0000, WUTF is set by hardware when the WUT down-counter reaches 0 and is cleared by software.'
    bit_offset: 16
    bit_size: 16
enum/ALRF:
  bit_size: 1
  variants:
  - name: Match
    description: 'This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm register (RTC_ALRMR)'
    value: 1
enum/ALRFCLR:
  bit_size: 1
  variants:
  - name: Manual
    description: Alarm x event generates a trigger event and ALRxF must be cleared by software to allow next alarm event.
    value: 0
  - name: Automatic
    description: Alarm x event generates a trigger event. ALRxF is automatically cleared by hardware after 1 ck_apre cycle.
    value: 1
enum/ALRMF:
  bit_size: 1
  variants:
  - name: Match
    description: 'This flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm register (RTC_ALRMR)'
    value: 1
enum/ALRMR_MSK:
  bit_size: 1
  variants:
  - name: ToMatch
    description: Alarm set if the date/day match
    value: 0
  - name: NotMatch
    description: Date/day dont care in Alarm comparison
    value: 1
enum/ALRMR_PM:
  bit_size: 1
  variants:
  - name: AM
    description: AM or 24-hour format
    value: 0
  - name: PM
    description: PM
    value: 1
enum/ALRMR_WDSEL:
  bit_size: 1
  variants:
  - name: DateUnits
    description: DU[3:0] represents the date units
    value: 0
  - name: WeekDay
    description: 'DU[3:0] represents the week day. DT[1:0] is dont care.'
    value: 1
enum/ALRMSSR_SSCLR:
  bit_size: 1
  variants:
  - name: FreeRunning
    description: The synchronous binary counter (SS[31:0] in RTC_SSR) is free-running
    value: 0
  - name: ALRMBINR
    description: 'The synchronous binary counter (SS[31:0] in RTC_SSR) is running from 0xFFFF FFFF to RTC_ALRBINR → SS[31:0] value and is automatically reloaded with 0xFFFF FFFF when reaching RTC_ALRBINR → SS[31:0]'
    value: 1
enum/AMPM:
  bit_size: 1
  variants:
  - name: AM
    description: AM or 24-hour format
    value: 0
  - name: PM
    description: PM
    value: 1
enum/BCDU:
  bit_size: 3
  variants:
  - name: Bit7
    description: 1s calendar increment is generated each time SS[7:0] = 0
    value: 0
  - name: Bit8
    description: 1s calendar increment is generated each time SS[8:0] = 0
    value: 1
  - name: Bit9
    description: 1s calendar increment is generated each time SS[9:0] = 0
    value: 2
  - name: Bit10
    description: 1s calendar increment is generated each time SS[10:0] = 0
    value: 3
  - name: Bit11
    description: 1s calendar increment is generated each time SS[11:0] = 0
    value: 4
  - name: Bit12
    description: 1s calendar increment is generated each time SS[12:0] = 0
    value: 5
  - name: Bit13
    description: 1s calendar increment is generated each time SS[13:0] = 0
    value: 6
  - name: Bit14
    description: 1s calendar increment is generated each time SS[14:0] = 0
    value: 7
enum/BIN:
  bit_size: 2
  variants:
  - name: BCD
    description: Free running BCD calendar mode (Binary mode disabled)
    value: 0
  - name: Binary
    description: Free running Binary mode (BCD mode disabled)
    value: 1
  - name: BinBCD
    description: Free running BCD calendar and Binary modes
    value: 2
  - name: BinBCD2
    description: Free running BCD calendar and Binary modes
    value: 3
enum/CALP:
  bit_size: 1
  variants:
  - name: NoChange
    description: No RTCCLK pulses are added
    value: 0
  - name: IncreaseFreq
    description: One RTCCLK pulse is effectively inserted every 2^11 pulses (frequency increased by 488.5 ppm)
    value: 1
enum/CALRF:
  bit_size: 1
  variants:
  - name: Clear
    description: Clear interrupt flag by writing 1
    value: 1
enum/CALW16:
  bit_size: 1
  variants:
  - name: SixteenSeconds
    description: When CALW16 is set to ‘1’, the 16-second calibration cycle period is selected.This bit must not be set to ‘1’ if CALW8=1
    value: 1
enum/CALW8:
  bit_size: 1
  variants:
  - name: EightSeconds
    description: When CALW8 is set to ‘1’, the 8-second calibration cycle period is selected
    value: 1
enum/COSEL:
  bit_size: 1
  variants:
  - name: CalFreq_512Hz
    description: Calibration output is 512 Hz (with default prescaler setting)
    value: 0
  - name: CalFreq_1Hz
    description: Calibration output is 1 Hz (with default prescaler setting)
    value: 1
enum/FMT:
  bit_size: 1
  variants:
  - name: TwentyFourHour
    description: 24 hour/day format
    value: 0
  - name: AmPm
    description: AM/PM hour format
    value: 1
enum/ITSF:
  bit_size: 1
  variants:
  - name: TimestampEvent
    description: This flag is set by hardware when a timestamp on the internal event occurs
    value: 1
enum/ITSMF:
  bit_size: 1
  variants:
  - name: TimestampEvent
    description: This flag is set by hardware when a timestamp on the internal event occurs
    value: 1
enum/KEY:
  bit_size: 8
  variants:
  - name: Activate
    description: Activate write protection (any value that is not the keys)
    value: 0
  - name: Deactivate2
    description: Key 2
    value: 83
  - name: Deactivate1
    description: Key 1
    value: 202
enum/LPCAL:
  bit_size: 1
  variants:
  - name: RTCCLK
    description: Calibration window is 220 RTCCLK, which is a high-consumption mode. This mode should be set only when less than 32s calibration window is required
    value: 0
  - name: CkApre
    description: Calibration window is 220 ck_apre, which is the required configuration for ultra-low consumption mode
    value: 1
enum/OSEL:
  bit_size: 2
  variants:
  - name: Disabled
    description: Output disabled
    value: 0
  - name: AlarmA
    description: Alarm A output enabled
    value: 1
  - name: AlarmB
    description: Alarm B output enabled
    value: 2
  - name: Wakeup
    description: Wakeup output enabled
    value: 3
enum/POL:
  bit_size: 1
  variants:
  - name: High
    description: The pin is high when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1).
    value: 0
  - name: Low
    description: The pin is low when ALRAF/ALRBF/WUTF is asserted (depending on OSEL[1:0]), or when a TAMPxF/ITAMPxF is asserted (if TAMPOE = 1).
    value: 1
enum/PRIV:
  bit_size: 1
  variants:
  - name: Anytime
    description: Alarm and SSR underflow configuration and interrupt clear can be written when the APB access is privileged or non-privileged.
    value: 0
  - name: Privileged
    description: Alarm and SSR underflow configuration and interrupt clear can be written only when the APB access is privileged.
    value: 1
enum/RECALPF:
  bit_size: 1
  variants:
  - name: Pending
    description: The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0
    value: 1
enum/SSRUF:
  bit_size: 1
  variants:
  - name: Underflow
    description: This flag is set by hardware when the SSR rolls under 0. SSRUF is not set when SSCLR=1
    value: 1
enum/SSRUMF:
  bit_size: 1
  variants:
  - name: Underflow
    description: This flag is set by hardware when the SSR rolls under 0. SSRUF is not set when SSCLR=1
    value: 1
enum/TAMPALRM_TYPE:
  bit_size: 1
  variants:
  - name: PushPull
    description: TAMPALRM is push-pull output
    value: 0
  - name: OpenDrain
    description: TAMPALRM is open-drain output
    value: 1
enum/TSEDGE:
  bit_size: 1
  variants:
  - name: RisingEdge
    description: RTC_TS input rising edge generates a time-stamp event
    value: 0
  - name: FallingEdge
    description: RTC_TS input falling edge generates a time-stamp event
    value: 1
enum/TSF:
  bit_size: 1
  variants:
  - name: TimestampEvent
    description: This flag is set by hardware when a time-stamp event occurs
    value: 1
enum/TSMF:
  bit_size: 1
  variants:
  - name: TimestampEvent
    description: This flag is set by hardware when a time-stamp event occurs
    value: 1
enum/TSOVF:
  bit_size: 1
  variants:
  - name: Overflow
    description: This flag is set by hardware when a time-stamp event occurs while TSF is already set
    value: 1
enum/TSOVMF:
  bit_size: 1
  variants:
  - name: Overflow
    description: This flag is set by hardware when a time-stamp event occurs while TSF is already set
    value: 1
enum/WUCKSEL:
  bit_size: 3
  variants:
  - name: Div16
    description: RTC/16 clock is selected
    value: 0
  - name: Div8
    description: RTC/8 clock is selected
    value: 1
  - name: Div4
    description: RTC/4 clock is selected
    value: 2
  - name: Div2
    description: RTC/2 clock is selected
    value: 3
  - name: ClockSpare
    description: ck_spre (usually 1 Hz) clock is selected
    value: 4
  - name: ClockSpareWithOffset
    description: ck_spre (usually 1 Hz) clock is selected and 2^16 is added to the WUT counter value
    value: 6
enum/WUTF:
  bit_size: 1
  variants:
  - name: Zero
    description: This flag is set by hardware when the wakeup auto-reload counter reaches 0
    value: 1
enum/WUTMF:
  bit_size: 1
  variants:
  - name: Zero
    description: This flag is set by hardware when the wakeup auto-reload counter reaches 0
    value: 1
