{
	"author": "Zhengfeng Huang",
	"booktitle": "DATE",
	"crossref": "conf/date/2014",
	"dblpkey": "conf/date/Huang14",
	"doi": "10.7873/DATE.2014.175",
	"ee": "http://dx.doi.org/10.7873/DATE.2014.175",
	"pages": "1-5",
	"publisher": "IEEE",
	"stemmed": ["a", "high", "perform", "seu", "toler", "latch", "for", "nanoscal", "cmos", "technolog"],
	"tag": ["performance"],
	"title": "A high performance SEU-tolerant latch for nanoscale CMOS technology",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2014
}