

================================================================
== Vitis HLS Report for 'InputLayer'
================================================================
* Date:           Sat May 14 16:02:10 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        input_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 2  |        0|        9|        10|          1|          1|  0 ~ 1|       yes|
        |- Loop 3  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 4  |        ?|        ?|         3|          1|          1|      ?|       yes|
        |- Loop 5  |        0|        7|         8|          1|          1|  0 ~ 1|       yes|
        |- Loop 6  |        ?|        ?|         3|          1|          1|      ?|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1035|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        2|    -|     694|    911|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    687|    -|
|Register         |        -|    -|    1089|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|    1783|   2729|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|       1|      5|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------+------------+---------+----+-----+-----+-----+
    |   Instance   |   Module   | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------+------------+---------+----+-----+-----+-----+
    |CTRL_s_axi_U  |CTRL_s_axi  |        0|   0|  157|  234|    0|
    |gmem_m_axi_U  |gmem_m_axi  |        2|   0|  537|  677|    0|
    +--------------+------------+---------+----+-----+-----+-----+
    |Total         |            |        2|   0|  694|  911|    0|
    +--------------+------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |empty_40_fu_775_p2                  |         +|   0|  0|  70|          63|           1|
    |empty_43_fu_854_p2                  |         +|   0|  0|  12|          11|          11|
    |empty_44_fu_814_p2                  |         +|   0|  0|  32|          32|          32|
    |empty_53_fu_952_p2                  |         +|   0|  0|  70|          63|           1|
    |empty_56_fu_500_p2                  |         +|   0|  0|  70|          63|           1|
    |empty_59_fu_535_p2                  |         +|   0|  0|  12|          11|          11|
    |empty_63_fu_564_p2                  |         +|   0|  0|  32|          32|          32|
    |empty_71_fu_679_p2                  |         +|   0|  0|  70|          63|           1|
    |grp_fu_421_p2                       |         +|   0|  0|  39|          32|          32|
    |tmp4_fu_559_p2                      |         +|   0|  0|  32|          32|          32|
    |tmp_fu_809_p2                       |         +|   0|  0|  32|          32|          32|
    |empty_36_fu_461_p2                  |         -|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp2_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp3_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp5_stage0_11001           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state13_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state18_pp1_stage0_iter7   |       and|   0|  0|   2|           1|           1|
    |ap_block_state19_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state22_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state42_pp3_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_block_state46_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state53_pp4_stage0_iter8   |       and|   0|  0|   2|           1|           1|
    |ap_block_state55_io                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state63_pp5_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op114_writereq_state2  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op121_readreq_state2   |       and|   0|  0|   2|           1|           1|
    |empty_38_fu_449_p2                  |      icmp|   0|  0|  17|          31|           1|
    |exitcond2011_fu_958_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond2213_fu_781_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond2415_fu_685_p2              |      icmp|   0|  0|  28|          63|          63|
    |exitcond2617_fu_506_p2              |      icmp|   0|  0|  28|          63|          63|
    |empty_46_fu_881_p2                  |      lshr|   0|  0|  35|          16|          16|
    |empty_61_fu_612_p2                  |      lshr|   0|  0|  35|          16|          16|
    |empty_76_fu_728_p2                  |      lshr|   0|  0|  35|          16|          16|
    |empty_92_fu_1001_p2                 |      lshr|   0|  0|  35|          16|          16|
    |ap_block_pp1_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp4_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                  |        or|   0|  0|   2|           1|           1|
    |empty_49_fu_897_p2                  |       shl|   0|  0|   6|           1|           2|
    |empty_50_fu_915_p2                  |       shl|   0|  0|  35|          16|          16|
    |empty_65_fu_640_p2                  |       shl|   0|  0|   6|           1|           2|
    |empty_66_fu_658_p2                  |       shl|   0|  0|  35|          16|          16|
    |empty_80_fu_751_p2                  |       shl|   0|  0|   6|           1|           2|
    |empty_81_fu_769_p2                  |       shl|   0|  0|  35|          16|          16|
    |empty_94_fu_1017_p2                 |       shl|   0|  0|   6|           1|           2|
    |empty_95_fu_1035_p2                 |       shl|   0|  0|  35|          16|          16|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp2                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp3                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp4                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp5                       |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp4_iter1             |       xor|   0|  0|   2|           2|           1|
    |ap_enable_reg_pp5_iter1             |       xor|   0|  0|   2|           2|           1|
    |empty_45_fu_864_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_48_fu_845_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_51_fu_839_p2                  |       xor|   0|  0|   2|           1|           2|
    |empty_60_fu_595_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_64_fu_631_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_69_fu_589_p2                  |       xor|   0|  0|   2|           1|           2|
    |empty_79_fu_742_p2                  |       xor|   0|  0|   2|           1|           1|
    |empty_91_fu_984_p2                  |       xor|   0|  0|   2|           1|           1|
    |exitcond18tmp_fu_526_p2             |       xor|   0|  0|   2|           1|           1|
    |exitcondtmp_fu_800_p2               |       xor|   0|  0|   2|           1|           1|
    |tmp1_fu_859_p2                      |       xor|   0|  0|   2|           1|           1|
    |tmp5_fu_626_p2                      |       xor|   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|1035|         933|         661|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+-----+-----------+-----+-----------+
    |                      Name                      | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  221|         51|    1|         51|
    |ap_enable_reg_pp0_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter7                         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp3_iter2                         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp4_iter9                         |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter1                         |    9|          2|    1|          2|
    |ap_enable_reg_pp5_iter2                         |    9|          2|    1|          2|
    |ap_phi_mux_residual_loop_index18_phi_fu_375_p4  |    9|          2|    1|          2|
    |ap_phi_mux_residual_loop_index6_phi_fu_341_p4   |    9|          2|    1|          2|
    |bram_dx_Addr_A_orig                             |   25|          5|   32|        160|
    |bram_dx_Din_A                                   |   14|          3|   16|         48|
    |bram_dx_WEN_A                                   |   14|          3|    2|          6|
    |bram_x_Addr_A_orig                              |   25|          5|   32|        160|
    |bram_x_Din_A                                    |   14|          3|   16|         48|
    |bram_x_WEN_A                                    |   14|          3|    2|          6|
    |gmem_ARADDR                                     |   25|          5|   32|        160|
    |gmem_ARLEN                                      |   20|          4|   32|        128|
    |gmem_AWADDR                                     |   25|          5|   32|        160|
    |gmem_AWLEN                                      |   20|          4|   32|        128|
    |gmem_WDATA                                      |   25|          5|   16|         80|
    |gmem_WSTRB                                      |   20|          4|    2|          8|
    |gmem_blk_n_AR                                   |    9|          2|    1|          2|
    |gmem_blk_n_AW                                   |    9|          2|    1|          2|
    |gmem_blk_n_B                                    |    9|          2|    1|          2|
    |gmem_blk_n_R                                    |    9|          2|    1|          2|
    |gmem_blk_n_W                                    |    9|          2|    1|          2|
    |loop_index15_reg_360                            |    9|          2|   63|        126|
    |loop_index3_reg_326                             |    9|          2|   63|        126|
    |loop_index9_reg_383                             |    9|          2|   63|        126|
    |loop_index_reg_349                              |    9|          2|   63|        126|
    |residual_loop_index18_reg_371                   |    9|          2|    1|          2|
    |residual_loop_index6_reg_337                    |    9|          2|    1|          2|
    +------------------------------------------------+-----+-----------+-----+-----------+
    |Total                                           |  687|        150|  520|       1689|
    +------------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  50|   0|   50|          0|
    |ap_enable_reg_pp0_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter3              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter4              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter5              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter6              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter7              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter8              |   1|   0|    1|          0|
    |ap_enable_reg_pp4_iter9              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter0              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp5_iter2              |   1|   0|    1|          0|
    |bram_dx_load_reg_1215                |  16|   0|   16|          0|
    |bram_x_load_reg_1147                 |  16|   0|   16|          0|
    |ddrtobram_read_reg_1046              |   1|   0|    1|          0|
    |dim_read_reg_1050                    |  32|   0|   32|          0|
    |dx_read_reg_1055                     |  32|   0|   32|          0|
    |empty_36_reg_1100                    |  32|   0|   32|          0|
    |empty_37_reg_1110                    |  11|   0|   11|          0|
    |empty_38_reg_1088                    |   1|   0|    1|          0|
    |empty_41_reg_1250                    |  10|   0|   10|          0|
    |empty_41_reg_1250_pp3_iter1_reg      |  10|   0|   10|          0|
    |empty_48_reg_1294                    |   1|   0|    1|          0|
    |empty_51_reg_1284                    |   1|   0|    1|          0|
    |empty_54_reg_1320                    |  10|   0|   10|          0|
    |empty_54_reg_1320_pp5_iter1_reg      |  10|   0|   10|          0|
    |empty_65_reg_1185                    |   2|   0|    2|          0|
    |empty_66_reg_1190                    |  16|   0|   16|          0|
    |empty_69_reg_1180                    |   1|   0|    1|          0|
    |empty_80_reg_1231                    |   2|   0|    2|          0|
    |empty_81_reg_1236                    |  16|   0|   16|          0|
    |empty_86_reg_1152                    |   1|   0|    1|          0|
    |empty_87_reg_1160                    |   1|   0|    1|          0|
    |empty_97_reg_1260                    |   1|   0|    1|          0|
    |empty_98_reg_1269                    |   1|   0|    1|          0|
    |empty_reg_1072                       |   1|   0|    1|          0|
    |exitcond18tmp_reg_1165               |   1|   0|    1|          0|
    |exitcond2011_reg_1316                |   1|   0|    1|          0|
    |exitcond2011_reg_1316_pp5_iter1_reg  |   1|   0|    1|          0|
    |exitcond2213_reg_1246                |   1|   0|    1|          0|
    |exitcond2213_reg_1246_pp3_iter1_reg  |   1|   0|    1|          0|
    |exitcond2415_reg_1206                |   1|   0|    1|          0|
    |exitcond2415_reg_1206_pp2_iter1_reg  |   1|   0|    1|          0|
    |exitcond2617_reg_1138                |   1|   0|    1|          0|
    |exitcond2617_reg_1138_pp0_iter1_reg  |   1|   0|    1|          0|
    |exitcondtmp_reg_1274                 |   1|   0|    1|          0|
    |gmem_addr_2_read_reg_1289            |  16|   0|   16|          0|
    |gmem_addr_2_reg_1278                 |  32|   0|   32|          0|
    |gmem_addr_3_reg_1174                 |  32|   0|   32|          0|
    |gmem_addr_4_read_reg_1325            |  16|   0|   16|          0|
    |gmem_addr_6_read_reg_1341            |  16|   0|   16|          0|
    |gmem_addr_6_reg_1330                 |  32|   0|   32|          0|
    |gmem_addr_7_reg_1225                 |  32|   0|   32|          0|
    |gmem_addr_read_reg_1255              |  16|   0|   16|          0|
    |loop_index15_reg_360                 |  63|   0|   63|          0|
    |loop_index3_reg_326                  |  63|   0|   63|          0|
    |loop_index9_reg_383                  |  63|   0|   63|          0|
    |loop_index_reg_349                   |  63|   0|   63|          0|
    |p_cast_cast_reg_1092                 |  63|   0|   63|          0|
    |p_cast_reg_1079                      |  31|   0|   31|          0|
    |residual_loop_index18_reg_371        |   1|   0|    1|          0|
    |residual_loop_index6_reg_337         |   1|   0|    1|          0|
    |tmp_s_reg_1336                       |  10|   0|   10|          0|
    |x_read_reg_1063                      |  32|   0|   32|          0|
    |exitcond18tmp_reg_1165               |  64|  32|    1|          0|
    |exitcondtmp_reg_1274                 |  64|  32|    1|          0|
    |residual_loop_index18_reg_371        |  64|  32|    1|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                |1089|  96|  900|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|s_axi_CTRL_AWVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_AWADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WVALID    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WREADY    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WDATA     |   in|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_WSTRB     |   in|    4|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARVALID   |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARREADY   |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_ARADDR    |   in|    6|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RDATA     |  out|   32|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_RRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BVALID    |  out|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BREADY    |   in|    1|       s_axi|          CTRL|        scalar|
|s_axi_CTRL_BRESP     |  out|    2|       s_axi|          CTRL|        scalar|
|ap_clk               |   in|    1|  ap_ctrl_hs|    InputLayer|  return value|
|ap_rst_n             |   in|    1|  ap_ctrl_hs|    InputLayer|  return value|
|interrupt            |  out|    1|  ap_ctrl_hs|    InputLayer|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|          gmem|       pointer|
|bram_x_Addr_A        |  out|   32|        bram|        bram_x|         array|
|bram_x_EN_A          |  out|    1|        bram|        bram_x|         array|
|bram_x_WEN_A         |  out|    2|        bram|        bram_x|         array|
|bram_x_Din_A         |  out|   16|        bram|        bram_x|         array|
|bram_x_Dout_A        |   in|   16|        bram|        bram_x|         array|
|bram_x_Clk_A         |  out|    1|        bram|        bram_x|         array|
|bram_x_Rst_A         |  out|    1|        bram|        bram_x|         array|
|bram_dx_Addr_A       |  out|   32|        bram|       bram_dx|         array|
|bram_dx_EN_A         |  out|    1|        bram|       bram_dx|         array|
|bram_dx_WEN_A        |  out|    2|        bram|       bram_dx|         array|
|bram_dx_Din_A        |  out|   16|        bram|       bram_dx|         array|
|bram_dx_Dout_A       |   in|   16|        bram|       bram_dx|         array|
|bram_dx_Clk_A        |  out|    1|        bram|       bram_dx|         array|
|bram_dx_Rst_A        |  out|    1|        bram|       bram_dx|         array|
+---------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 8
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 10
  * Pipeline-5: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 74
* Pipeline : 6
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
  Pipeline-1 : II = 1, D = 8, States = { 11 12 13 14 15 16 17 18 }
  Pipeline-2 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-3 : II = 1, D = 3, States = { 41 42 43 }
  Pipeline-4 : II = 1, D = 10, States = { 45 46 47 48 49 50 51 52 53 54 }
  Pipeline-5 : II = 1, D = 3, States = { 62 63 64 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 10 3 35 44 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 19 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 11 
19 --> 27 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 74 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 74 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 44 42 
42 --> 43 
43 --> 41 
44 --> 45 
45 --> 55 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 45 
55 --> 56 65 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 65 63 
63 --> 64 
64 --> 62 
65 --> 66 74 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.47>
ST_1 : Operation 75 [1/1] (1.00ns)   --->   "%ddrtobram_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %ddrtobram" [input_layer/main.cpp:6]   --->   Operation 75 'read' 'ddrtobram_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 76 [1/1] (1.00ns)   --->   "%dim_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dim" [input_layer/main.cpp:6]   --->   Operation 76 'read' 'dim_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%dx_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %dx" [input_layer/main.cpp:6]   --->   Operation 77 'read' 'dx_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 78 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %x" [input_layer/main.cpp:6]   --->   Operation 78 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%empty = trunc i32 %dim_read" [input_layer/main.cpp:6]   --->   Operation 79 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%p_cast = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dim_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 80 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (2.47ns)   --->   "%empty_38 = icmp_ne  i31 %p_cast, i31 0" [input_layer/main.cpp:6]   --->   Operation 81 'icmp' 'empty_38' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6"   --->   Operation 82 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem, void @empty_9, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_11, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %gmem"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_8, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_12, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dx, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_2"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_x, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_x, i64 666, i64 207, i64 4294967295"   --->   Operation 90 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_x"   --->   Operation 91 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %bram_dx, void @empty_3, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 92 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %bram_dx, i64 666, i64 207, i64 4294967295"   --->   Operation 93 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %bram_dx"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %dim"   --->   Operation 95 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 96 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dim, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %ddrtobram"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %ddrtobram, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 100 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_0, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_1, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_x"   --->   Operation 102 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i16 %bram_dx"   --->   Operation 103 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 104 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%p_cast8 = zext i1 %empty" [input_layer/main.cpp:6]   --->   Operation 105 'zext' 'p_cast8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (2.55ns)   --->   "%empty_36 = sub i32 %dim_read, i32 %p_cast8" [input_layer/main.cpp:6]   --->   Operation 106 'sub' 'empty_36' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%empty_37 = trunc i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 107 'trunc' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %ddrtobram_read, void, void" [input_layer/main.cpp:22]   --->   Operation 108 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %empty_38, void %loop-memcpy-residual-header5, void %loop-memcpy-expansion2.preheader" [input_layer/main.cpp:32]   --->   Operation 109 'br' 'br_ln32' <Predicate = (!ddrtobram_read)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%p_cast2 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 110 'partselect' 'p_cast2' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%p_cast11_cast = sext i31 %p_cast2" [input_layer/main.cpp:6]   --->   Operation 111 'sext' 'p_cast11_cast' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i16 %gmem, i32 %p_cast11_cast" [input_layer/main.cpp:6]   --->   Operation 112 'getelementptr' 'gmem_addr_1' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_cast_cast39 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 113 'sext' 'p_cast_cast39' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (7.30ns)   --->   "%empty_55 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_1, i32 %p_cast_cast39" [input_layer/main.cpp:6]   --->   Operation 114 'writereq' 'empty_55' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 115 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 115 'br' 'br_ln0' <Predicate = (!ddrtobram_read & empty_38)> <Delay = 1.58>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %empty_38, void %loop-memcpy-residual-header17, void %loop-memcpy-expansion14.preheader" [input_layer/main.cpp:27]   --->   Operation 116 'br' 'br_ln27' <Predicate = (ddrtobram_read)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%p_cast9 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %x_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 117 'partselect' 'p_cast9' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%p_cast9_cast = sext i31 %p_cast9" [input_layer/main.cpp:6]   --->   Operation 118 'sext' 'p_cast9_cast' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i16 %gmem, i32 %p_cast9_cast" [input_layer/main.cpp:6]   --->   Operation 119 'getelementptr' 'gmem_addr' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%p_cast_cast38 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 120 'sext' 'p_cast_cast38' <Predicate = (ddrtobram_read & empty_38)> <Delay = 0.00>
ST_2 : Operation 121 [7/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 121 'readreq' 'empty_39' <Predicate = (ddrtobram_read & empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 3.49>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%loop_index3 = phi i63 %empty_56, void %loop-memcpy-expansion2.split, i63 0, void %loop-memcpy-expansion2.preheader"   --->   Operation 122 'phi' 'loop_index3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (3.49ns)   --->   "%empty_56 = add i63 %loop_index3, i63 1"   --->   Operation 123 'add' 'empty_56' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (2.78ns)   --->   "%exitcond2617 = icmp_eq  i63 %loop_index3, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 125 'icmp' 'exitcond2617' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2617, void %loop-memcpy-expansion2.split, void %loop-memcpy-residual-header5.loopexit" [input_layer/main.cpp:6]   --->   Operation 126 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%empty_57 = trunc i63 %loop_index3"   --->   Operation 127 'trunc' 'empty_57' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%loop_index3_cast_cast = zext i10 %empty_57"   --->   Operation 128 'zext' 'loop_index3_cast_cast' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%bram_x_addr_1 = getelementptr i16 %bram_x, i32 0, i32 %loop_index3_cast_cast"   --->   Operation 129 'getelementptr' 'bram_x_addr_1' <Predicate = (!exitcond2617)> <Delay = 0.00>
ST_3 : Operation 130 [2/2] (3.25ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1"   --->   Operation 130 'load' 'bram_x_load' <Predicate = (!exitcond2617)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 131 [1/2] (3.25ns)   --->   "%bram_x_load = load i10 %bram_x_addr_1"   --->   Operation 131 'load' 'bram_x_load' <Predicate = (!exitcond2617)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 132 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_1, i16 %bram_x_load, i2 3" [input_layer/main.cpp:6]   --->   Operation 132 'write' 'write_ln6' <Predicate = (!exitcond2617)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion2"   --->   Operation 133 'br' 'br_ln0' <Predicate = (!exitcond2617)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.30>
ST_6 : Operation 134 [5/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 134 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 135 [4/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 135 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 136 [3/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 136 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 137 [2/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 137 'writeresp' 'empty_85' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 138 [1/5] (7.30ns)   --->   "%empty_85 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_1" [input_layer/main.cpp:6]   --->   Operation 138 'writeresp' 'empty_85' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header5"   --->   Operation 139 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (0.00ns)   --->   "%empty_86 = trunc i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 140 'trunc' 'empty_86' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 141 [1/1] (0.00ns)   --->   "%empty_87 = trunc i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 141 'trunc' 'empty_87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 142 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-residual4"   --->   Operation 142 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 11 <SV = 8> <Delay = 4.89>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%residual_loop_index6 = phi i1 %empty_69, void %loop-memcpy-residual4.split, i1 0, void %loop-memcpy-residual-header5"   --->   Operation 143 'phi' 'residual_loop_index6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 144 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.97ns)   --->   "%exitcond18tmp = xor i1 %residual_loop_index6, i1 %empty" [input_layer/main.cpp:6]   --->   Operation 145 'xor' 'exitcond18tmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0"   --->   Operation 146 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond18tmp, void %post-loop-memcpy-expansion1.loopexit, void %loop-memcpy-residual4.split" [input_layer/main.cpp:6]   --->   Operation 147 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%residual_loop_index6_cast = zext i1 %residual_loop_index6"   --->   Operation 148 'zext' 'residual_loop_index6_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (1.63ns)   --->   "%empty_59 = add i11 %residual_loop_index6_cast, i11 %empty_37" [input_layer/main.cpp:6]   --->   Operation 149 'add' 'empty_59' <Predicate = (exitcond18tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_59, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 150 'partselect' 'tmp_4' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%p_cast20_cast = zext i10 %tmp_4" [input_layer/main.cpp:6]   --->   Operation 151 'zext' 'p_cast20_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%bram_x_addr_3 = getelementptr i16 %bram_x, i32 0, i32 %p_cast20_cast" [input_layer/main.cpp:6]   --->   Operation 152 'getelementptr' 'bram_x_addr_3' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 153 [2/2] (3.25ns)   --->   "%bram_x_load_1 = load i10 %bram_x_addr_3" [input_layer/main.cpp:6]   --->   Operation 153 'load' 'bram_x_load_1' <Predicate = (exitcond18tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%residual_loop_index6_cast45 = zext i1 %residual_loop_index6"   --->   Operation 154 'zext' 'residual_loop_index6_cast45' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i32 %residual_loop_index6_cast45, i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 155 'add' 'tmp4' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 156 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%empty_63 = add i32 %tmp4, i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 156 'add' 'empty_63' <Predicate = (exitcond18tmp)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%p_cast1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_63, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 157 'partselect' 'p_cast1' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%p_cast24_cast = sext i31 %p_cast1" [input_layer/main.cpp:6]   --->   Operation 158 'sext' 'p_cast24_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i16 %gmem, i32 %p_cast24_cast" [input_layer/main.cpp:6]   --->   Operation 159 'getelementptr' 'gmem_addr_3' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.97ns)   --->   "%empty_69 = xor i1 %residual_loop_index6, i1 1"   --->   Operation 160 'xor' 'empty_69' <Predicate = (exitcond18tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 7.30>
ST_12 : Operation 161 [1/2] (3.25ns)   --->   "%bram_x_load_1 = load i10 %bram_x_addr_3" [input_layer/main.cpp:6]   --->   Operation 161 'load' 'bram_x_load_1' <Predicate = (exitcond18tmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_60 = xor i1 %residual_loop_index6, i1 %empty_86" [input_layer/main.cpp:6]   --->   Operation 162 'xor' 'empty_60' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%tmp_5 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_60, i3 0" [input_layer/main.cpp:6]   --->   Operation 163 'bitconcatenate' 'tmp_5' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%p_cast44 = zext i4 %tmp_5" [input_layer/main.cpp:6]   --->   Operation 164 'zext' 'p_cast44' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_61 = lshr i16 %bram_x_load_1, i16 %p_cast44" [input_layer/main.cpp:6]   --->   Operation 165 'lshr' 'empty_61' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%empty_62 = trunc i16 %empty_61" [input_layer/main.cpp:6]   --->   Operation 166 'trunc' 'empty_62' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%p_cast22_cast = zext i8 %empty_62" [input_layer/main.cpp:6]   --->   Operation 167 'zext' 'p_cast22_cast' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node empty_64)   --->   "%tmp5 = xor i1 %empty_87, i1 %residual_loop_index6" [input_layer/main.cpp:6]   --->   Operation 168 'xor' 'tmp5' <Predicate = (exitcond18tmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 169 [1/1] (0.97ns) (out node of the LUT)   --->   "%empty_64 = xor i1 %tmp5, i1 %empty_86" [input_layer/main.cpp:6]   --->   Operation 169 'xor' 'empty_64' <Predicate = (exitcond18tmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%p_cast46 = zext i1 %empty_64" [input_layer/main.cpp:6]   --->   Operation 170 'zext' 'p_cast46' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (1.85ns)   --->   "%empty_65 = shl i2 1, i2 %p_cast46" [input_layer/main.cpp:6]   --->   Operation 171 'shl' 'empty_65' <Predicate = (exitcond18tmp)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_64, i3 0" [input_layer/main.cpp:6]   --->   Operation 172 'bitconcatenate' 'tmp_6' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node empty_66)   --->   "%p_cast47 = zext i4 %tmp_6" [input_layer/main.cpp:6]   --->   Operation 173 'zext' 'p_cast47' <Predicate = (exitcond18tmp)> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_66 = shl i16 %p_cast22_cast, i16 %p_cast47" [input_layer/main.cpp:6]   --->   Operation 174 'shl' 'empty_66' <Predicate = (exitcond18tmp)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 175 [1/1] (7.30ns)   --->   "%empty_67 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_3, i32 1" [input_layer/main.cpp:6]   --->   Operation 175 'writereq' 'empty_67' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 7.30>
ST_13 : Operation 176 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_3, i16 %empty_66, i2 %empty_65" [input_layer/main.cpp:6]   --->   Operation 176 'write' 'write_ln6' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 7.30>
ST_14 : Operation 177 [5/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 177 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 7.30>
ST_15 : Operation 178 [4/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 178 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 7.30>
ST_16 : Operation 179 [3/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 179 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 7.30>
ST_17 : Operation 180 [2/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 180 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 7.30>
ST_18 : Operation 181 [1/5] (7.30ns)   --->   "%empty_68 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_3" [input_layer/main.cpp:6]   --->   Operation 181 'writeresp' 'empty_68' <Predicate = (exitcond18tmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual4"   --->   Operation 182 'br' 'br_ln0' <Predicate = (exitcond18tmp)> <Delay = 0.00>

State 19 <SV = 9> <Delay = 7.30>
ST_19 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %empty_38, void %loop-memcpy-residual-header, void %loop-memcpy-expansion.preheader" [input_layer/main.cpp:33]   --->   Operation 183 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 184 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 184 'partselect' 'p_cast4' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 185 [1/1] (0.00ns)   --->   "%p_cast26_cast = sext i31 %p_cast4" [input_layer/main.cpp:6]   --->   Operation 185 'sext' 'p_cast26_cast' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 186 [1/1] (0.00ns)   --->   "%gmem_addr_5 = getelementptr i16 %gmem, i32 %p_cast26_cast" [input_layer/main.cpp:6]   --->   Operation 186 'getelementptr' 'gmem_addr_5' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 187 [1/1] (0.00ns)   --->   "%p_cast_cast49 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 187 'sext' 'p_cast_cast49' <Predicate = (empty_38)> <Delay = 0.00>
ST_19 : Operation 188 [1/1] (7.30ns)   --->   "%empty_70 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_5, i32 %p_cast_cast49" [input_layer/main.cpp:6]   --->   Operation 188 'writereq' 'empty_70' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 189 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 189 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 1.58>

State 20 <SV = 10> <Delay = 3.49>
ST_20 : Operation 190 [1/1] (0.00ns)   --->   "%loop_index = phi i63 %empty_71, void %loop-memcpy-expansion.split, i63 0, void %loop-memcpy-expansion.preheader"   --->   Operation 190 'phi' 'loop_index' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 191 [1/1] (3.49ns)   --->   "%empty_71 = add i63 %loop_index, i63 1"   --->   Operation 191 'add' 'empty_71' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 192 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 192 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 193 [1/1] (2.78ns)   --->   "%exitcond2415 = icmp_eq  i63 %loop_index, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 193 'icmp' 'exitcond2415' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2415, void %loop-memcpy-expansion.split, void %loop-memcpy-residual-header.loopexit" [input_layer/main.cpp:6]   --->   Operation 194 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 195 [1/1] (0.00ns)   --->   "%empty_72 = trunc i63 %loop_index"   --->   Operation 195 'trunc' 'empty_72' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_20 : Operation 196 [1/1] (0.00ns)   --->   "%loop_index_cast_cast = zext i10 %empty_72"   --->   Operation 196 'zext' 'loop_index_cast_cast' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_20 : Operation 197 [1/1] (0.00ns)   --->   "%bram_dx_addr_1 = getelementptr i16 %bram_dx, i32 0, i32 %loop_index_cast_cast"   --->   Operation 197 'getelementptr' 'bram_dx_addr_1' <Predicate = (!exitcond2415)> <Delay = 0.00>
ST_20 : Operation 198 [2/2] (3.25ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1"   --->   Operation 198 'load' 'bram_dx_load' <Predicate = (!exitcond2415)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 21 <SV = 11> <Delay = 3.25>
ST_21 : Operation 199 [1/2] (3.25ns)   --->   "%bram_dx_load = load i10 %bram_dx_addr_1"   --->   Operation 199 'load' 'bram_dx_load' <Predicate = (!exitcond2415)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>

State 22 <SV = 12> <Delay = 7.30>
ST_22 : Operation 200 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_5, i16 %bram_dx_load, i2 3" [input_layer/main.cpp:6]   --->   Operation 200 'write' 'write_ln6' <Predicate = (!exitcond2415)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!exitcond2415)> <Delay = 0.00>

State 23 <SV = 11> <Delay = 7.30>
ST_23 : Operation 202 [5/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 202 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 7.30>
ST_24 : Operation 203 [4/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 203 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 13> <Delay = 7.30>
ST_25 : Operation 204 [3/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 204 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 14> <Delay = 7.30>
ST_26 : Operation 205 [2/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 205 'writeresp' 'empty_73' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 15> <Delay = 7.30>
ST_27 : Operation 206 [1/5] (7.30ns)   --->   "%empty_73 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_5" [input_layer/main.cpp:6]   --->   Operation 206 'writeresp' 'empty_73' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header"   --->   Operation 207 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_27 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual.preheader" [input_layer/main.cpp:6]   --->   Operation 208 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 209 'partselect' 'tmp_8' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 210 [1/1] (0.00ns)   --->   "%p_cast33_cast = zext i10 %tmp_8" [input_layer/main.cpp:6]   --->   Operation 210 'zext' 'p_cast33_cast' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 211 [1/1] (0.00ns)   --->   "%bram_dx_addr_3 = getelementptr i16 %bram_dx, i32 0, i32 %p_cast33_cast" [input_layer/main.cpp:6]   --->   Operation 211 'getelementptr' 'bram_dx_addr_3' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 212 [2/2] (3.25ns)   --->   "%bram_dx_load_1 = load i10 %bram_dx_addr_3" [input_layer/main.cpp:6]   --->   Operation 212 'load' 'bram_dx_load_1' <Predicate = (empty)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_27 : Operation 213 [1/1] (2.55ns)   --->   "%empty_78 = add i32 %empty_36, i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 213 'add' 'empty_78' <Predicate = (empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 214 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_78, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 214 'partselect' 'p_cast7' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 215 [1/1] (0.00ns)   --->   "%p_cast37_cast = sext i31 %p_cast7" [input_layer/main.cpp:6]   --->   Operation 215 'sext' 'p_cast37_cast' <Predicate = (empty)> <Delay = 0.00>
ST_27 : Operation 216 [1/1] (0.00ns)   --->   "%gmem_addr_7 = getelementptr i16 %gmem, i32 %p_cast37_cast" [input_layer/main.cpp:6]   --->   Operation 216 'getelementptr' 'gmem_addr_7' <Predicate = (empty)> <Delay = 0.00>

State 28 <SV = 16> <Delay = 7.30>
ST_28 : Operation 217 [1/1] (0.00ns)   --->   "%empty_74 = trunc i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 217 'trunc' 'empty_74' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 218 [1/2] (3.25ns)   --->   "%bram_dx_load_1 = load i10 %bram_dx_addr_3" [input_layer/main.cpp:6]   --->   Operation 218 'load' 'bram_dx_load_1' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_28 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%tmp_10 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_86, i3 0" [input_layer/main.cpp:6]   --->   Operation 219 'bitconcatenate' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%p_cast54 = zext i4 %tmp_10" [input_layer/main.cpp:6]   --->   Operation 220 'zext' 'p_cast54' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%empty_76 = lshr i16 %bram_dx_load_1, i16 %p_cast54" [input_layer/main.cpp:6]   --->   Operation 221 'lshr' 'empty_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%empty_77 = trunc i16 %empty_76" [input_layer/main.cpp:6]   --->   Operation 222 'trunc' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%p_cast35_cast = zext i8 %empty_77" [input_layer/main.cpp:6]   --->   Operation 223 'zext' 'p_cast35_cast' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 224 [1/1] (0.97ns)   --->   "%empty_79 = xor i1 %empty_74, i1 %empty_86" [input_layer/main.cpp:6]   --->   Operation 224 'xor' 'empty_79' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast56 = zext i1 %empty_79" [input_layer/main.cpp:6]   --->   Operation 225 'zext' 'p_cast56' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 226 [1/1] (1.85ns)   --->   "%empty_80 = shl i2 1, i2 %p_cast56" [input_layer/main.cpp:6]   --->   Operation 226 'shl' 'empty_80' <Predicate = true> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%tmp_11 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_79, i3 0" [input_layer/main.cpp:6]   --->   Operation 227 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node empty_81)   --->   "%p_cast57 = zext i4 %tmp_11" [input_layer/main.cpp:6]   --->   Operation 228 'zext' 'p_cast57' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 229 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_81 = shl i16 %p_cast35_cast, i16 %p_cast57" [input_layer/main.cpp:6]   --->   Operation 229 'shl' 'empty_81' <Predicate = true> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 230 [1/1] (7.30ns)   --->   "%empty_82 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i32 %gmem_addr_7, i32 1" [input_layer/main.cpp:6]   --->   Operation 230 'writereq' 'empty_82' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 17> <Delay = 7.30>
ST_29 : Operation 231 [1/1] (7.30ns)   --->   "%write_ln6 = write void @_ssdm_op_Write.m_axi.p1i16, i32 %gmem_addr_7, i16 %empty_81, i2 %empty_80" [input_layer/main.cpp:6]   --->   Operation 231 'write' 'write_ln6' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 18> <Delay = 7.30>
ST_30 : Operation 232 [5/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 232 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 19> <Delay = 7.30>
ST_31 : Operation 233 [4/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 233 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 20> <Delay = 7.30>
ST_32 : Operation 234 [3/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 234 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 21> <Delay = 7.30>
ST_33 : Operation 235 [2/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 235 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 22> <Delay = 7.30>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 236 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%empty_75 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 237 'speclooptripcount' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/5] (7.30ns)   --->   "%empty_83 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i32 %gmem_addr_7" [input_layer/main.cpp:6]   --->   Operation 238 'writeresp' 'empty_83' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 239 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (0.00ns)   --->   "%empty_84 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 240 'speclooptripcount' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 241 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 35 <SV = 2> <Delay = 7.30>
ST_35 : Operation 242 [6/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 242 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 3> <Delay = 7.30>
ST_36 : Operation 243 [5/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 243 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 4> <Delay = 7.30>
ST_37 : Operation 244 [4/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 244 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 5> <Delay = 7.30>
ST_38 : Operation 245 [3/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 245 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 6> <Delay = 7.30>
ST_39 : Operation 246 [2/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 246 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 7> <Delay = 7.30>
ST_40 : Operation 247 [1/7] (7.30ns)   --->   "%empty_39 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr, i32 %p_cast_cast38" [input_layer/main.cpp:6]   --->   Operation 247 'readreq' 'empty_39' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 248 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion14"   --->   Operation 248 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 41 <SV = 8> <Delay = 3.49>
ST_41 : Operation 249 [1/1] (0.00ns)   --->   "%loop_index15 = phi i63 %empty_40, void %loop-memcpy-expansion14.split, i63 0, void %loop-memcpy-expansion14.preheader"   --->   Operation 249 'phi' 'loop_index15' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 250 [1/1] (3.49ns)   --->   "%empty_40 = add i63 %loop_index15, i63 1"   --->   Operation 250 'add' 'empty_40' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 251 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 251 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 252 [1/1] (2.78ns)   --->   "%exitcond2213 = icmp_eq  i63 %loop_index15, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 252 'icmp' 'exitcond2213' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2213, void %loop-memcpy-expansion14.split, void %loop-memcpy-residual-header17.loopexit" [input_layer/main.cpp:6]   --->   Operation 253 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_41 : Operation 254 [1/1] (0.00ns)   --->   "%empty_41 = trunc i63 %loop_index15"   --->   Operation 254 'trunc' 'empty_41' <Predicate = (!exitcond2213)> <Delay = 0.00>

State 42 <SV = 9> <Delay = 7.30>
ST_42 : Operation 255 [1/1] (7.30ns)   --->   "%gmem_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr" [input_layer/main.cpp:6]   --->   Operation 255 'read' 'gmem_addr_read' <Predicate = (!exitcond2213)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 10> <Delay = 3.25>
ST_43 : Operation 256 [1/1] (0.00ns)   --->   "%loop_index15_cast_cast = zext i10 %empty_41"   --->   Operation 256 'zext' 'loop_index15_cast_cast' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 257 [1/1] (0.00ns)   --->   "%bram_x_addr = getelementptr i16 %bram_x, i32 0, i32 %loop_index15_cast_cast"   --->   Operation 257 'getelementptr' 'bram_x_addr' <Predicate = (!exitcond2213)> <Delay = 0.00>
ST_43 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_x_addr, i16 %gmem_addr_read, i2 3" [input_layer/main.cpp:6]   --->   Operation 258 'store' 'store_ln6' <Predicate = (!exitcond2213)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_43 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion14"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!exitcond2213)> <Delay = 0.00>

State 44 <SV = 9> <Delay = 1.58>
ST_44 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header17"   --->   Operation 260 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_44 : Operation 261 [1/1] (0.00ns)   --->   "%empty_97 = trunc i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 261 'trunc' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 262 [1/1] (0.00ns)   --->   "%empty_98 = trunc i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 262 'trunc' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 263 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-residual16"   --->   Operation 263 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 45 <SV = 10> <Delay = 4.37>
ST_45 : Operation 264 [1/1] (0.00ns)   --->   "%residual_loop_index18 = phi i1 %empty_51, void %loop-memcpy-residual16.split, i1 0, void %loop-memcpy-residual-header17"   --->   Operation 264 'phi' 'residual_loop_index18' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 265 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 265 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 266 [1/1] (0.97ns)   --->   "%exitcondtmp = xor i1 %residual_loop_index18, i1 %empty" [input_layer/main.cpp:6]   --->   Operation 266 'xor' 'exitcondtmp' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 267 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 1, i64 0"   --->   Operation 267 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcondtmp, void %post-loop-memcpy-expansion13.loopexit, void %loop-memcpy-residual16.split" [input_layer/main.cpp:6]   --->   Operation 268 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 269 [1/1] (0.00ns)   --->   "%residual_loop_index18_cast40 = zext i1 %residual_loop_index18"   --->   Operation 269 'zext' 'residual_loop_index18_cast40' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 270 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i32 %residual_loop_index18_cast40, i32 %x_read" [input_layer/main.cpp:6]   --->   Operation 270 'add' 'tmp' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 271 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%empty_44 = add i32 %tmp, i32 %empty_36" [input_layer/main.cpp:6]   --->   Operation 271 'add' 'empty_44' <Predicate = (exitcondtmp)> <Delay = 4.37> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_45 : Operation 272 [1/1] (0.00ns)   --->   "%p_cast5 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_44, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 272 'partselect' 'p_cast5' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 273 [1/1] (0.00ns)   --->   "%p_cast15_cast = sext i31 %p_cast5" [input_layer/main.cpp:6]   --->   Operation 273 'sext' 'p_cast15_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 274 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i16 %gmem, i32 %p_cast15_cast" [input_layer/main.cpp:6]   --->   Operation 274 'getelementptr' 'gmem_addr_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_45 : Operation 275 [1/1] (0.97ns)   --->   "%empty_51 = xor i1 %residual_loop_index18, i1 1"   --->   Operation 275 'xor' 'empty_51' <Predicate = (exitcondtmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 11> <Delay = 7.30>
ST_46 : Operation 276 [7/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 276 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 12> <Delay = 7.30>
ST_47 : Operation 277 [6/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 277 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 13> <Delay = 7.30>
ST_48 : Operation 278 [5/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 278 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 14> <Delay = 7.30>
ST_49 : Operation 279 [4/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 279 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 15> <Delay = 7.30>
ST_50 : Operation 280 [3/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 280 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 16> <Delay = 7.30>
ST_51 : Operation 281 [2/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 281 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 17> <Delay = 7.30>
ST_52 : Operation 282 [1/7] (7.30ns)   --->   "%gmem_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_2, i32 1" [input_layer/main.cpp:6]   --->   Operation 282 'readreq' 'gmem_load_req' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 18> <Delay = 7.30>
ST_53 : Operation 283 [1/1] (7.30ns)   --->   "%gmem_addr_2_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i32 %gmem_addr_2" [input_layer/main.cpp:6]   --->   Operation 283 'read' 'gmem_addr_2_read' <Predicate = (exitcondtmp)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_53 : Operation 284 [1/1] (0.97ns)   --->   "%empty_48 = xor i1 %residual_loop_index18, i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 284 'xor' 'empty_48' <Predicate = (exitcondtmp)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 19> <Delay = 7.24>
ST_54 : Operation 285 [1/1] (0.00ns)   --->   "%residual_loop_index18_cast = zext i1 %residual_loop_index18"   --->   Operation 285 'zext' 'residual_loop_index18_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 286 [1/1] (1.63ns)   --->   "%empty_43 = add i11 %residual_loop_index18_cast, i11 %empty_37" [input_layer/main.cpp:6]   --->   Operation 286 'add' 'empty_43' <Predicate = (exitcondtmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 287 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp1 = xor i1 %empty_98, i1 %residual_loop_index18" [input_layer/main.cpp:6]   --->   Operation 287 'xor' 'tmp1' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_45 = xor i1 %tmp1, i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 288 'xor' 'empty_45' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_45, i3 0" [input_layer/main.cpp:6]   --->   Operation 289 'bitconcatenate' 'tmp_1' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast41 = zext i4 %tmp_1" [input_layer/main.cpp:6]   --->   Operation 290 'zext' 'p_cast41' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_46 = lshr i16 %gmem_addr_2_read, i16 %p_cast41" [input_layer/main.cpp:6]   --->   Operation 291 'lshr' 'empty_46' <Predicate = (exitcondtmp)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%empty_47 = trunc i16 %empty_46" [input_layer/main.cpp:6]   --->   Operation 292 'trunc' 'empty_47' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast17_cast = zext i8 %empty_47" [input_layer/main.cpp:6]   --->   Operation 293 'zext' 'p_cast17_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 294 [1/1] (0.00ns)   --->   "%p_cast42 = zext i1 %empty_48" [input_layer/main.cpp:6]   --->   Operation 294 'zext' 'p_cast42' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 295 [1/1] (1.85ns)   --->   "%empty_49 = shl i2 1, i2 %p_cast42" [input_layer/main.cpp:6]   --->   Operation 295 'shl' 'empty_49' <Predicate = (exitcondtmp)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%tmp_2 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_48, i3 0" [input_layer/main.cpp:6]   --->   Operation 296 'bitconcatenate' 'tmp_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node empty_50)   --->   "%p_cast43 = zext i4 %tmp_2" [input_layer/main.cpp:6]   --->   Operation 297 'zext' 'p_cast43' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 298 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_50 = shl i16 %p_cast17_cast, i16 %p_cast43" [input_layer/main.cpp:6]   --->   Operation 298 'shl' 'empty_50' <Predicate = (exitcondtmp)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i11.i32.i32, i11 %empty_43, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 299 'partselect' 'tmp_3' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 300 [1/1] (0.00ns)   --->   "%p_cast19_cast = zext i10 %tmp_3" [input_layer/main.cpp:6]   --->   Operation 300 'zext' 'p_cast19_cast' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 301 [1/1] (0.00ns)   --->   "%bram_x_addr_2 = getelementptr i16 %bram_x, i32 0, i32 %p_cast19_cast" [input_layer/main.cpp:6]   --->   Operation 301 'getelementptr' 'bram_x_addr_2' <Predicate = (exitcondtmp)> <Delay = 0.00>
ST_54 : Operation 302 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_x_addr_2, i16 %empty_50, i2 %empty_49" [input_layer/main.cpp:6]   --->   Operation 302 'store' 'store_ln6' <Predicate = (exitcondtmp)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_54 : Operation 303 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual16"   --->   Operation 303 'br' 'br_ln0' <Predicate = (exitcondtmp)> <Delay = 0.00>

State 55 <SV = 11> <Delay = 7.30>
ST_55 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %empty_38, void %loop-memcpy-residual-header11, void %loop-memcpy-expansion8.preheader" [input_layer/main.cpp:28]   --->   Operation 304 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 305 [1/1] (0.00ns)   --->   "%p_cast3 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %dx_read, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 305 'partselect' 'p_cast3' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 306 [1/1] (0.00ns)   --->   "%p_cast25_cast = sext i31 %p_cast3" [input_layer/main.cpp:6]   --->   Operation 306 'sext' 'p_cast25_cast' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 307 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i16 %gmem, i32 %p_cast25_cast" [input_layer/main.cpp:6]   --->   Operation 307 'getelementptr' 'gmem_addr_4' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 308 [1/1] (0.00ns)   --->   "%p_cast_cast48 = sext i31 %p_cast" [input_layer/main.cpp:6]   --->   Operation 308 'sext' 'p_cast_cast48' <Predicate = (empty_38)> <Delay = 0.00>
ST_55 : Operation 309 [7/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 309 'readreq' 'empty_52' <Predicate = (empty_38)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 12> <Delay = 7.30>
ST_56 : Operation 310 [6/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 310 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 13> <Delay = 7.30>
ST_57 : Operation 311 [5/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 311 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 14> <Delay = 7.30>
ST_58 : Operation 312 [4/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 312 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 15> <Delay = 7.30>
ST_59 : Operation 313 [3/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 313 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 16> <Delay = 7.30>
ST_60 : Operation 314 [2/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 314 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 17> <Delay = 7.30>
ST_61 : Operation 315 [1/7] (7.30ns)   --->   "%empty_52 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i16, i32 %gmem_addr_4, i32 %p_cast_cast48" [input_layer/main.cpp:6]   --->   Operation 315 'readreq' 'empty_52' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_61 : Operation 316 [1/1] (1.58ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion8"   --->   Operation 316 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 62 <SV = 18> <Delay = 3.49>
ST_62 : Operation 317 [1/1] (0.00ns)   --->   "%loop_index9 = phi i63 %empty_53, void %loop-memcpy-expansion8.split, i63 0, void %loop-memcpy-expansion8.preheader"   --->   Operation 317 'phi' 'loop_index9' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 318 [1/1] (3.49ns)   --->   "%empty_53 = add i63 %loop_index9, i63 1"   --->   Operation 318 'add' 'empty_53' <Predicate = true> <Delay = 3.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 319 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 319 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 320 [1/1] (2.78ns)   --->   "%exitcond2011 = icmp_eq  i63 %loop_index9, i63 %p_cast_cast" [input_layer/main.cpp:6]   --->   Operation 320 'icmp' 'exitcond2011' <Predicate = true> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %exitcond2011, void %loop-memcpy-expansion8.split, void %loop-memcpy-residual-header11.loopexit" [input_layer/main.cpp:6]   --->   Operation 321 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 322 [1/1] (0.00ns)   --->   "%empty_54 = trunc i63 %loop_index9"   --->   Operation 322 'trunc' 'empty_54' <Predicate = (!exitcond2011)> <Delay = 0.00>

State 63 <SV = 19> <Delay = 7.30>
ST_63 : Operation 323 [1/1] (7.30ns)   --->   "%gmem_addr_4_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i32 %gmem_addr_4" [input_layer/main.cpp:6]   --->   Operation 323 'read' 'gmem_addr_4_read' <Predicate = (!exitcond2011)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 20> <Delay = 3.25>
ST_64 : Operation 324 [1/1] (0.00ns)   --->   "%loop_index9_cast_cast = zext i10 %empty_54"   --->   Operation 324 'zext' 'loop_index9_cast_cast' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_64 : Operation 325 [1/1] (0.00ns)   --->   "%bram_dx_addr = getelementptr i16 %bram_dx, i32 0, i32 %loop_index9_cast_cast"   --->   Operation 325 'getelementptr' 'bram_dx_addr' <Predicate = (!exitcond2011)> <Delay = 0.00>
ST_64 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.i16, i10 %bram_dx_addr, i16 %gmem_addr_4_read, i2 3" [input_layer/main.cpp:6]   --->   Operation 326 'store' 'store_ln6' <Predicate = (!exitcond2011)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_64 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-expansion8"   --->   Operation 327 'br' 'br_ln0' <Predicate = (!exitcond2011)> <Delay = 0.00>

State 65 <SV = 19> <Delay = 2.55>
ST_65 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %loop-memcpy-residual-header11"   --->   Operation 328 'br' 'br_ln0' <Predicate = (empty_38)> <Delay = 0.00>
ST_65 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln6 = br i1 %empty, void %post-loop-memcpy-expansion7, void %loop-memcpy-residual10.preheader" [input_layer/main.cpp:6]   --->   Operation 329 'br' 'br_ln6' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 330 [1/1] (2.55ns)   --->   "%empty_90 = add i32 %empty_36, i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 330 'add' 'empty_90' <Predicate = (empty)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 331 [1/1] (0.00ns)   --->   "%p_cast6 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %empty_90, i32 1, i32 31" [input_layer/main.cpp:6]   --->   Operation 331 'partselect' 'p_cast6' <Predicate = (empty)> <Delay = 0.00>
ST_65 : Operation 332 [1/1] (0.00ns)   --->   "%p_cast28_cast = sext i31 %p_cast6" [input_layer/main.cpp:6]   --->   Operation 332 'sext' 'p_cast28_cast' <Predicate = (empty)> <Delay = 0.00>
ST_65 : Operation 333 [1/1] (0.00ns)   --->   "%gmem_addr_6 = getelementptr i16 %gmem, i32 %p_cast28_cast" [input_layer/main.cpp:6]   --->   Operation 333 'getelementptr' 'gmem_addr_6' <Predicate = (empty)> <Delay = 0.00>
ST_65 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %empty_36, i32 1, i32 10" [input_layer/main.cpp:6]   --->   Operation 334 'partselect' 'tmp_s' <Predicate = (empty)> <Delay = 0.00>

State 66 <SV = 20> <Delay = 7.30>
ST_66 : Operation 335 [7/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 335 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 21> <Delay = 7.30>
ST_67 : Operation 336 [6/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 336 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 22> <Delay = 7.30>
ST_68 : Operation 337 [5/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 337 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 23> <Delay = 7.30>
ST_69 : Operation 338 [4/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 338 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 24> <Delay = 7.30>
ST_70 : Operation 339 [3/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 339 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 25> <Delay = 7.30>
ST_71 : Operation 340 [2/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 340 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 26> <Delay = 7.30>
ST_72 : Operation 341 [1/7] (7.30ns)   --->   "%gmem_load_1_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i16P1A, i32 %gmem_addr_6, i32 1" [input_layer/main.cpp:6]   --->   Operation 341 'readreq' 'gmem_load_1_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 27> <Delay = 7.30>
ST_73 : Operation 342 [1/1] (7.30ns)   --->   "%gmem_addr_6_read = read i16 @_ssdm_op_Read.m_axi.i16P1A, i32 %gmem_addr_6" [input_layer/main.cpp:6]   --->   Operation 342 'read' 'gmem_addr_6_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 74 <SV = 28> <Delay = 7.24>
ST_74 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_88 = trunc i32 %dx_read" [input_layer/main.cpp:6]   --->   Operation 343 'trunc' 'empty_88' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 344 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 344 'specpipeline' 'specpipeline_ln0' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 345 [1/1] (0.00ns)   --->   "%empty_89 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 345 'speclooptripcount' 'empty_89' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_91 = xor i1 %empty_88, i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 346 'xor' 'empty_91' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%tmp_7 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_91, i3 0" [input_layer/main.cpp:6]   --->   Operation 347 'bitconcatenate' 'tmp_7' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%p_cast51 = zext i4 %tmp_7" [input_layer/main.cpp:6]   --->   Operation 348 'zext' 'p_cast51' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_92 = lshr i16 %gmem_addr_6_read, i16 %p_cast51" [input_layer/main.cpp:6]   --->   Operation 349 'lshr' 'empty_92' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%empty_93 = trunc i16 %empty_92" [input_layer/main.cpp:6]   --->   Operation 350 'trunc' 'empty_93' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%p_cast30_cast = zext i8 %empty_93" [input_layer/main.cpp:6]   --->   Operation 351 'zext' 'p_cast30_cast' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 352 [1/1] (0.00ns)   --->   "%p_cast52 = zext i1 %empty_97" [input_layer/main.cpp:6]   --->   Operation 352 'zext' 'p_cast52' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 353 [1/1] (1.85ns)   --->   "%empty_94 = shl i2 1, i2 %p_cast52" [input_layer/main.cpp:6]   --->   Operation 353 'shl' 'empty_94' <Predicate = (ddrtobram_read & empty)> <Delay = 1.85> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%tmp_9 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %empty_97, i3 0" [input_layer/main.cpp:6]   --->   Operation 354 'bitconcatenate' 'tmp_9' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node empty_95)   --->   "%p_cast53 = zext i4 %tmp_9" [input_layer/main.cpp:6]   --->   Operation 355 'zext' 'p_cast53' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 356 [1/1] (3.98ns) (out node of the LUT)   --->   "%empty_95 = shl i16 %p_cast30_cast, i16 %p_cast53" [input_layer/main.cpp:6]   --->   Operation 356 'shl' 'empty_95' <Predicate = (ddrtobram_read & empty)> <Delay = 3.98> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.98> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 357 [1/1] (0.00ns)   --->   "%p_cast32_cast = zext i10 %tmp_s" [input_layer/main.cpp:6]   --->   Operation 357 'zext' 'p_cast32_cast' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 358 [1/1] (0.00ns)   --->   "%bram_dx_addr_2 = getelementptr i16 %bram_dx, i32 0, i32 %p_cast32_cast" [input_layer/main.cpp:6]   --->   Operation 358 'getelementptr' 'bram_dx_addr_2' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 359 [1/1] (3.25ns)   --->   "%store_ln6 = store void @_ssdm_op_Write.bram.p0i16, i10 %bram_dx_addr_2, i16 %empty_95, i2 %empty_94" [input_layer/main.cpp:6]   --->   Operation 359 'store' 'store_ln6' <Predicate = (ddrtobram_read & empty)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1000> <RAM>
ST_74 : Operation 360 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 360 'specpipeline' 'specpipeline_ln0' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 361 [1/1] (0.00ns)   --->   "%empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 1, i64 0"   --->   Operation 361 'speclooptripcount' 'empty_96' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln0 = br void %post-loop-memcpy-expansion7"   --->   Operation 362 'br' 'br_ln0' <Predicate = (ddrtobram_read & empty)> <Delay = 0.00>
ST_74 : Operation 363 [1/1] (0.00ns)   --->   "%ret_ln41 = ret" [input_layer/main.cpp:41]   --->   Operation 363 'ret' 'ret_ln41' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dx]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ bram_x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ bram_dx]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=bram:ce=0
Port [ dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddrtobram]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddrtobram_read               (read                  ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
dim_read                     (read                  ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000]
dx_read                      (read                  ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
x_read                       (read                  ) [ 001111111111111111100000000000000001111111111111111111100000000000000000000]
empty                        (trunc                 ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111]
p_cast                       (partselect            ) [ 001111111111111111110000000000000001111111111111111111110000000000000000000]
empty_38                     (icmp                  ) [ 001111111111111111111111111100000001111111111111111111111111111111000000000]
spectopmodule_ln0            (spectopmodule         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0              (specmemcore           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specmemcore_ln0              (specmemcore           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0              (specbitsmap           ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0            (specinterface         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0   (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specbramwithbyteenable_ln0   (specbramwithbyteenable) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast                  (sext                  ) [ 000111111111111111111110000000000001111111111111111111111111111110000000000]
p_cast8                      (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_36                     (sub                   ) [ 000111111111111111111111111100000001111111111111111111111111111111000000000]
empty_37                     (trunc                 ) [ 000111111111111111100000000000000001111111111111111111100000000000000000000]
br_ln22                      (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln32                      (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast2                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast11_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_1                  (getelementptr         ) [ 000111111110000000000000000000000000000000000000000000000000000000000000000]
p_cast_cast39                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_55                     (writereq              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln27                      (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast9                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast9_cast                 (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr                    (getelementptr         ) [ 000000000000000000000000000000000001111111110000000000000000000000000000000]
p_cast_cast38                (sext                  ) [ 000000000000000000000000000000000001111110000000000000000000000000000000000]
loop_index3                  (phi                   ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000]
empty_56                     (add                   ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2617                 (icmp                  ) [ 000111000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_57                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
loop_index3_cast_cast        (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_x_addr_1                (getelementptr         ) [ 000110000000000000000000000000000000000000000000000000000000000000000000000]
bram_x_load                  (load                  ) [ 000101000000000000000000000000000000000000000000000000000000000000000000000]
write_ln6                    (write                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 001111000000000000000000000000000000000000000000000000000000000000000000000]
empty_85                     (writeresp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_86                     (trunc                 ) [ 000000000001111111111111111110000000000000000000000000000000000000000000000]
empty_87                     (trunc                 ) [ 000000000001111111100000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000]
residual_loop_index6         (phi                   ) [ 000000000001100000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond18tmp                (xor                   ) [ 000000000001111111100000000000000000000000000000000000000000000000000000000]
empty_58                     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
residual_loop_index6_cast    (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_59                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                        (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast20_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_x_addr_3                (getelementptr         ) [ 000000000001100000000000000000000000000000000000000000000000000000000000000]
residual_loop_index6_cast45  (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp4                         (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_63                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast1                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast24_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_3                  (getelementptr         ) [ 000000000001111111100000000000000000000000000000000000000000000000000000000]
empty_69                     (xor                   ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000]
bram_x_load_1                (load                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_60                     (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                        (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast44                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_61                     (lshr                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_62                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast22_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp5                         (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_64                     (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast46                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_65                     (shl                   ) [ 000000000001010000000000000000000000000000000000000000000000000000000000000]
tmp_6                        (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast47                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_66                     (shl                   ) [ 000000000001010000000000000000000000000000000000000000000000000000000000000]
empty_67                     (writereq              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln6                    (write                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_68                     (writeresp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000011111111100000000000000000000000000000000000000000000000000000000]
br_ln33                      (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast4                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast26_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_5                  (getelementptr         ) [ 000000000000000000001111111100000000000000000000000000000000000000000000000]
p_cast_cast49                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_70                     (writereq              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000011110000000000000000000000000000000000000000000000000000]
loop_index                   (phi                   ) [ 000000000000000000001000000000000000000000000000000000000000000000000000000]
empty_71                     (add                   ) [ 000000000000000000011110000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2415                 (icmp                  ) [ 000000000000000000001110000000000000000000000000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_72                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
loop_index_cast_cast         (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_dx_addr_1               (getelementptr         ) [ 000000000000000000001100000000000000000000000000000000000000000000000000000]
bram_dx_load                 (load                  ) [ 000000000000000000001010000000000000000000000000000000000000000000000000000]
write_ln6                    (write                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000011110000000000000000000000000000000000000000000000000000]
empty_73                     (writeresp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_8                        (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast33_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_dx_addr_3               (getelementptr         ) [ 000000000000000000000000000010000000000000000000000000000000000000000000000]
empty_78                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast7                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast37_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_7                  (getelementptr         ) [ 000000000000000000000000000011111110000000000000000000000000000000000000000]
empty_74                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_dx_load_1               (load                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_10                       (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast54                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_76                     (lshr                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_77                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast35_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_79                     (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast56                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_80                     (shl                   ) [ 000000000000000000000000000001000000000000000000000000000000000000000000000]
tmp_11                       (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast57                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_81                     (shl                   ) [ 000000000000000000000000000001000000000000000000000000000000000000000000000]
empty_82                     (writereq              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
write_ln6                    (write                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_75                     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_83                     (writeresp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_84                     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_39                     (readreq               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000011110000000000000000000000000000000]
loop_index15                 (phi                   ) [ 000000000000000000000000000000000000000001000000000000000000000000000000000]
empty_40                     (add                   ) [ 000000000000000000000000000000000000000011110000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2213                 (icmp                  ) [ 000000000000000000000000000000000000000001110000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_41                     (trunc                 ) [ 000000000000000000000000000000000000000001110000000000000000000000000000000]
gmem_addr_read               (read                  ) [ 000000000000000000000000000000000000000001010000000000000000000000000000000]
loop_index15_cast_cast       (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_x_addr                  (getelementptr         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6                    (store                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000011110000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_97                     (trunc                 ) [ 000000000000000000000000000000000000000000000111111111111111111111111111111]
empty_98                     (trunc                 ) [ 000000000000000000000000000000000000000000000111111111100000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000001111111111100000000000000000000]
residual_loop_index18        (phi                   ) [ 000000000000000000000000000000000000000000000111111111100000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcondtmp                  (xor                   ) [ 000000000000000000000000000000000000000000000111111111100000000000000000000]
empty_42                     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
residual_loop_index18_cast40 (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                          (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_44                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast5                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast15_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2                  (getelementptr         ) [ 000000000000000000000000000000000000000000000111111111000000000000000000000]
empty_51                     (xor                   ) [ 000000000000000000000000000000000000000000001111111111100000000000000000000]
gmem_load_req                (readreq               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_2_read             (read                  ) [ 000000000000000000000000000000000000000000000100000000100000000000000000000]
empty_48                     (xor                   ) [ 000000000000000000000000000000000000000000000100000000100000000000000000000]
residual_loop_index18_cast   (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_43                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp1                         (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_45                     (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                        (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast41                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_46                     (lshr                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_47                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast17_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast42                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_49                     (shl                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_2                        (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast43                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_50                     (shl                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                        (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast19_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_x_addr_2                (getelementptr         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6                    (store                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000001111111111100000000000000000000]
br_ln28                      (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast3                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast25_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_4                  (getelementptr         ) [ 000000000000000000000000000000000000000000000000000000001111111110000000000]
p_cast_cast48                (sext                  ) [ 000000000000000000000000000000000000000000000000000000001111110000000000000]
empty_52                     (readreq               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000011110000000000]
loop_index9                  (phi                   ) [ 000000000000000000000000000000000000000000000000000000000000001000000000000]
empty_53                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000011110000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
exitcond2011                 (icmp                  ) [ 000000000000000000000000000000000000000000000000000000000000001110000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_54                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000001110000000000]
gmem_addr_4_read             (read                  ) [ 000000000000000000000000000000000000000000000000000000000000001010000000000]
loop_index9_cast_cast        (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_dx_addr                 (getelementptr         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6                    (store                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000011110000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln6                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_90                     (add                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast6                      (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast28_cast                (sext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6                  (getelementptr         ) [ 000000000000000000000000000000000000000000000000000000000000000000111111110]
tmp_s                        (partselect            ) [ 000000000000000000000000000000000000000000000000000000000000000000111111111]
gmem_load_1_req              (readreq               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
gmem_addr_6_read             (read                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001]
empty_88                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_89                     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_91                     (xor                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                        (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast51                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_92                     (lshr                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_93                     (trunc                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast30_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast52                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_94                     (shl                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_9                        (bitconcatenate        ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast53                     (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_95                     (shl                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
p_cast32_cast                (zext                  ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
bram_dx_addr_2               (getelementptr         ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln6                    (store                 ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
specpipeline_ln0             (specpipeline          ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
empty_96                     (speclooptripcount     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln0                       (br                    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln41                     (ret                   ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dx">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dx"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="bram_x">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_x"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="bram_dx">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bram_dx"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dim">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dim"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="ddrtobram">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddrtobram"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i31.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i16"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.i16"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i16P1A"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.bram.p0i16"/></StgValue>
</bind>
</comp>

<comp id="126" class="1004" name="ddrtobram_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddrtobram_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="dim_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dim_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="dx_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="9"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dx_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="x_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_writeresp_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="0" index="2" bw="31" slack="0"/>
<pin id="154" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_55/2 empty_85/6 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_readreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="0" index="2" bw="31" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_39/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="write_ln6_write_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="3"/>
<pin id="165" dir="0" index="2" bw="16" slack="1"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/5 "/>
</bind>
</comp>

<comp id="171" class="1004" name="grp_writeresp_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="1"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_67/12 empty_68/14 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln6_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="16" slack="2"/>
<pin id="181" dir="0" index="2" bw="16" slack="1"/>
<pin id="182" dir="0" index="3" bw="2" slack="1"/>
<pin id="183" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/13 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_writeresp_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="0" index="2" bw="31" slack="0"/>
<pin id="190" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_70/19 empty_73/23 "/>
</bind>
</comp>

<comp id="192" class="1004" name="write_ln6_write_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="0" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="3"/>
<pin id="195" dir="0" index="2" bw="16" slack="1"/>
<pin id="196" dir="0" index="3" bw="1" slack="0"/>
<pin id="197" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/22 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_writeresp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="16" slack="1"/>
<pin id="204" dir="0" index="2" bw="1" slack="0"/>
<pin id="205" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_82/28 empty_83/30 "/>
</bind>
</comp>

<comp id="208" class="1004" name="write_ln6_write_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="16" slack="2"/>
<pin id="211" dir="0" index="2" bw="16" slack="1"/>
<pin id="212" dir="0" index="3" bw="2" slack="1"/>
<pin id="213" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln6/29 "/>
</bind>
</comp>

<comp id="216" class="1004" name="gmem_addr_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="8"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/42 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_readreq_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="1"/>
<pin id="224" dir="0" index="2" bw="1" slack="0"/>
<pin id="225" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_req/46 "/>
</bind>
</comp>

<comp id="228" class="1004" name="gmem_addr_2_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="16" slack="0"/>
<pin id="230" dir="0" index="1" bw="16" slack="8"/>
<pin id="231" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/53 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_readreq_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="31" slack="0"/>
<pin id="237" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_52/55 "/>
</bind>
</comp>

<comp id="239" class="1004" name="gmem_addr_4_read_read_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="0" index="1" bw="16" slack="8"/>
<pin id="242" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/63 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_readreq_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="1"/>
<pin id="247" dir="0" index="2" bw="1" slack="0"/>
<pin id="248" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_1_req/66 "/>
</bind>
</comp>

<comp id="251" class="1004" name="gmem_addr_6_read_read_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="16" slack="8"/>
<pin id="254" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_6_read/73 "/>
</bind>
</comp>

<comp id="256" class="1004" name="bram_x_addr_1_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="10" slack="0"/>
<pin id="260" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_x_addr_1/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="grp_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="10" slack="0"/>
<pin id="265" dir="0" index="1" bw="16" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="0"/>
<pin id="267" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bram_x_load/3 bram_x_load_1/11 store_ln6/43 store_ln6/54 "/>
</bind>
</comp>

<comp id="269" class="1004" name="bram_x_addr_3_gep_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="1" slack="0"/>
<pin id="272" dir="0" index="2" bw="10" slack="0"/>
<pin id="273" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_x_addr_3/11 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bram_dx_addr_1_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="10" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dx_addr_1/20 "/>
</bind>
</comp>

<comp id="284" class="1004" name="grp_access_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="10" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="0" index="2" bw="0" slack="0"/>
<pin id="288" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="bram_dx_load/20 bram_dx_load_1/27 store_ln6/64 store_ln6/74 "/>
</bind>
</comp>

<comp id="290" class="1004" name="bram_dx_addr_3_gep_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="0" index="2" bw="10" slack="0"/>
<pin id="294" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dx_addr_3/27 "/>
</bind>
</comp>

<comp id="298" class="1004" name="bram_x_addr_gep_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="0" index="2" bw="10" slack="0"/>
<pin id="302" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_x_addr/43 "/>
</bind>
</comp>

<comp id="305" class="1004" name="bram_x_addr_2_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="10" slack="0"/>
<pin id="309" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_x_addr_2/54 "/>
</bind>
</comp>

<comp id="312" class="1004" name="bram_dx_addr_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="10" slack="0"/>
<pin id="316" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dx_addr/64 "/>
</bind>
</comp>

<comp id="319" class="1004" name="bram_dx_addr_2_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="10" slack="0"/>
<pin id="323" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bram_dx_addr_2/74 "/>
</bind>
</comp>

<comp id="326" class="1005" name="loop_index3_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="63" slack="1"/>
<pin id="328" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index3 (phireg) "/>
</bind>
</comp>

<comp id="330" class="1004" name="loop_index3_phi_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="63" slack="0"/>
<pin id="332" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="1" slack="1"/>
<pin id="334" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index3/3 "/>
</bind>
</comp>

<comp id="337" class="1005" name="residual_loop_index6_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="1"/>
<pin id="339" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="residual_loop_index6 (phireg) "/>
</bind>
</comp>

<comp id="341" class="1004" name="residual_loop_index6_phi_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="344" dir="0" index="2" bw="1" slack="1"/>
<pin id="345" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="residual_loop_index6/11 "/>
</bind>
</comp>

<comp id="349" class="1005" name="loop_index_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="63" slack="1"/>
<pin id="351" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index (phireg) "/>
</bind>
</comp>

<comp id="353" class="1004" name="loop_index_phi_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="63" slack="0"/>
<pin id="355" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="356" dir="0" index="2" bw="1" slack="1"/>
<pin id="357" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index/20 "/>
</bind>
</comp>

<comp id="360" class="1005" name="loop_index15_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="63" slack="1"/>
<pin id="362" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index15 (phireg) "/>
</bind>
</comp>

<comp id="364" class="1004" name="loop_index15_phi_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="63" slack="0"/>
<pin id="366" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="1" slack="1"/>
<pin id="368" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="369" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index15/41 "/>
</bind>
</comp>

<comp id="371" class="1005" name="residual_loop_index18_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="1" slack="1"/>
<pin id="373" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="residual_loop_index18 (phireg) "/>
</bind>
</comp>

<comp id="375" class="1004" name="residual_loop_index18_phi_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="378" dir="0" index="2" bw="1" slack="1"/>
<pin id="379" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="380" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="residual_loop_index18/45 "/>
</bind>
</comp>

<comp id="383" class="1005" name="loop_index9_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="63" slack="1"/>
<pin id="385" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="loop_index9 (phireg) "/>
</bind>
</comp>

<comp id="387" class="1004" name="loop_index9_phi_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="63" slack="0"/>
<pin id="389" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="390" dir="0" index="2" bw="1" slack="1"/>
<pin id="391" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="392" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="loop_index9/62 "/>
</bind>
</comp>

<comp id="394" class="1004" name="grp_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="31" slack="0"/>
<pin id="396" dir="0" index="1" bw="32" slack="1"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="0" index="3" bw="6" slack="0"/>
<pin id="399" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast2/2 p_cast9/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="31" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="9"/>
<pin id="406" dir="0" index="2" bw="1" slack="0"/>
<pin id="407" dir="0" index="3" bw="6" slack="0"/>
<pin id="408" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/19 p_cast3/55 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="14"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="0" index="3" bw="5" slack="0"/>
<pin id="417" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/27 tmp_s/65 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="14"/>
<pin id="423" dir="0" index="1" bw="32" slack="15"/>
<pin id="424" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_78/27 empty_90/65 "/>
</bind>
</comp>

<comp id="425" class="1004" name="grp_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="31" slack="0"/>
<pin id="427" dir="0" index="1" bw="32" slack="0"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="0" index="3" bw="6" slack="0"/>
<pin id="430" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast7/27 p_cast6/65 "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="p_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="31" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="0" index="3" bw="6" slack="0"/>
<pin id="444" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="empty_38_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="31" slack="0"/>
<pin id="451" dir="0" index="1" bw="31" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="empty_38/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="p_cast_cast_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="31" slack="1"/>
<pin id="457" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="p_cast8_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="1"/>
<pin id="460" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast8/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="empty_36_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="1"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_36/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="empty_37_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_37/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="p_cast11_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="31" slack="0"/>
<pin id="472" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast11_cast/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="gmem_addr_1_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="32" slack="0"/>
<pin id="477" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="p_cast_cast39_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="31" slack="1"/>
<pin id="483" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast39/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="p_cast9_cast_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="31" slack="0"/>
<pin id="487" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast9_cast/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="gmem_addr_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="0"/>
<pin id="492" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="p_cast_cast38_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="31" slack="1"/>
<pin id="498" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast38/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="empty_56_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="63" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_56/3 "/>
</bind>
</comp>

<comp id="506" class="1004" name="exitcond2617_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="63" slack="0"/>
<pin id="508" dir="0" index="1" bw="63" slack="1"/>
<pin id="509" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2617/3 "/>
</bind>
</comp>

<comp id="511" class="1004" name="empty_57_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="63" slack="0"/>
<pin id="513" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_57/3 "/>
</bind>
</comp>

<comp id="515" class="1004" name="loop_index3_cast_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="10" slack="0"/>
<pin id="517" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index3_cast_cast/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="empty_86_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="6"/>
<pin id="522" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_86/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="empty_87_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="7"/>
<pin id="525" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_87/10 "/>
</bind>
</comp>

<comp id="526" class="1004" name="exitcond18tmp_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="8"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcond18tmp/11 "/>
</bind>
</comp>

<comp id="531" class="1004" name="residual_loop_index6_cast_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="residual_loop_index6_cast/11 "/>
</bind>
</comp>

<comp id="535" class="1004" name="empty_59_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="11" slack="7"/>
<pin id="538" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_59/11 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="10" slack="0"/>
<pin id="542" dir="0" index="1" bw="11" slack="0"/>
<pin id="543" dir="0" index="2" bw="1" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/11 "/>
</bind>
</comp>

<comp id="550" class="1004" name="p_cast20_cast_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="10" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast20_cast/11 "/>
</bind>
</comp>

<comp id="555" class="1004" name="residual_loop_index6_cast45_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="residual_loop_index6_cast45/11 "/>
</bind>
</comp>

<comp id="559" class="1004" name="tmp4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="8"/>
<pin id="562" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/11 "/>
</bind>
</comp>

<comp id="564" class="1004" name="empty_63_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="0"/>
<pin id="566" dir="0" index="1" bw="32" slack="7"/>
<pin id="567" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/11 "/>
</bind>
</comp>

<comp id="569" class="1004" name="p_cast1_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="31" slack="0"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="0" index="2" bw="1" slack="0"/>
<pin id="573" dir="0" index="3" bw="6" slack="0"/>
<pin id="574" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast1/11 "/>
</bind>
</comp>

<comp id="579" class="1004" name="p_cast24_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="31" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast24_cast/11 "/>
</bind>
</comp>

<comp id="583" class="1004" name="gmem_addr_3_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="empty_69_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="1" slack="0"/>
<pin id="591" dir="0" index="1" bw="1" slack="0"/>
<pin id="592" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_69/11 "/>
</bind>
</comp>

<comp id="595" class="1004" name="empty_60_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="1" slack="2"/>
<pin id="598" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_60/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="tmp_5_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="0" index="1" bw="1" slack="0"/>
<pin id="603" dir="0" index="2" bw="1" slack="0"/>
<pin id="604" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="608" class="1004" name="p_cast44_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="4" slack="0"/>
<pin id="610" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast44/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="empty_61_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="0"/>
<pin id="615" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_61/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="empty_62_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="0"/>
<pin id="620" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_62/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="p_cast22_cast_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="8" slack="0"/>
<pin id="624" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast22_cast/12 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp5_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="2"/>
<pin id="628" dir="0" index="1" bw="1" slack="1"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp5/12 "/>
</bind>
</comp>

<comp id="631" class="1004" name="empty_64_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="0"/>
<pin id="633" dir="0" index="1" bw="1" slack="2"/>
<pin id="634" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_64/12 "/>
</bind>
</comp>

<comp id="636" class="1004" name="p_cast46_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="1" slack="0"/>
<pin id="638" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast46/12 "/>
</bind>
</comp>

<comp id="640" class="1004" name="empty_65_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="1" slack="0"/>
<pin id="642" dir="0" index="1" bw="1" slack="0"/>
<pin id="643" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_65/12 "/>
</bind>
</comp>

<comp id="646" class="1004" name="tmp_6_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="4" slack="0"/>
<pin id="648" dir="0" index="1" bw="1" slack="0"/>
<pin id="649" dir="0" index="2" bw="1" slack="0"/>
<pin id="650" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/12 "/>
</bind>
</comp>

<comp id="654" class="1004" name="p_cast47_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="4" slack="0"/>
<pin id="656" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast47/12 "/>
</bind>
</comp>

<comp id="658" class="1004" name="empty_66_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="8" slack="0"/>
<pin id="660" dir="0" index="1" bw="4" slack="0"/>
<pin id="661" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_66/12 "/>
</bind>
</comp>

<comp id="664" class="1004" name="p_cast26_cast_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="31" slack="0"/>
<pin id="666" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast26_cast/19 "/>
</bind>
</comp>

<comp id="668" class="1004" name="gmem_addr_5_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_5/19 "/>
</bind>
</comp>

<comp id="675" class="1004" name="p_cast_cast49_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="31" slack="9"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast49/19 "/>
</bind>
</comp>

<comp id="679" class="1004" name="empty_71_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="63" slack="0"/>
<pin id="681" dir="0" index="1" bw="1" slack="0"/>
<pin id="682" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_71/20 "/>
</bind>
</comp>

<comp id="685" class="1004" name="exitcond2415_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="63" slack="0"/>
<pin id="687" dir="0" index="1" bw="63" slack="9"/>
<pin id="688" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2415/20 "/>
</bind>
</comp>

<comp id="690" class="1004" name="empty_72_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="63" slack="0"/>
<pin id="692" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_72/20 "/>
</bind>
</comp>

<comp id="694" class="1004" name="loop_index_cast_cast_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="0"/>
<pin id="696" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index_cast_cast/20 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_cast33_cast_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="0"/>
<pin id="701" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast33_cast/27 "/>
</bind>
</comp>

<comp id="704" class="1004" name="p_cast37_cast_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="31" slack="0"/>
<pin id="706" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast37_cast/27 "/>
</bind>
</comp>

<comp id="708" class="1004" name="gmem_addr_7_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="0"/>
<pin id="710" dir="0" index="1" bw="32" slack="0"/>
<pin id="711" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_7/27 "/>
</bind>
</comp>

<comp id="714" class="1004" name="empty_74_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="16"/>
<pin id="716" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_74/28 "/>
</bind>
</comp>

<comp id="717" class="1004" name="tmp_10_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="0" index="1" bw="1" slack="9"/>
<pin id="720" dir="0" index="2" bw="1" slack="0"/>
<pin id="721" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/28 "/>
</bind>
</comp>

<comp id="724" class="1004" name="p_cast54_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="4" slack="0"/>
<pin id="726" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast54/28 "/>
</bind>
</comp>

<comp id="728" class="1004" name="empty_76_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="0"/>
<pin id="730" dir="0" index="1" bw="4" slack="0"/>
<pin id="731" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_76/28 "/>
</bind>
</comp>

<comp id="734" class="1004" name="empty_77_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="16" slack="0"/>
<pin id="736" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_77/28 "/>
</bind>
</comp>

<comp id="738" class="1004" name="p_cast35_cast_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="8" slack="0"/>
<pin id="740" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast35_cast/28 "/>
</bind>
</comp>

<comp id="742" class="1004" name="empty_79_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="9"/>
<pin id="745" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_79/28 "/>
</bind>
</comp>

<comp id="747" class="1004" name="p_cast56_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast56/28 "/>
</bind>
</comp>

<comp id="751" class="1004" name="empty_80_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="1" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_80/28 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_11_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="4" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="0" index="2" bw="1" slack="0"/>
<pin id="761" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/28 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_cast57_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="4" slack="0"/>
<pin id="767" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast57/28 "/>
</bind>
</comp>

<comp id="769" class="1004" name="empty_81_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="8" slack="0"/>
<pin id="771" dir="0" index="1" bw="4" slack="0"/>
<pin id="772" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_81/28 "/>
</bind>
</comp>

<comp id="775" class="1004" name="empty_40_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="63" slack="0"/>
<pin id="777" dir="0" index="1" bw="1" slack="0"/>
<pin id="778" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_40/41 "/>
</bind>
</comp>

<comp id="781" class="1004" name="exitcond2213_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="63" slack="0"/>
<pin id="783" dir="0" index="1" bw="63" slack="7"/>
<pin id="784" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2213/41 "/>
</bind>
</comp>

<comp id="786" class="1004" name="empty_41_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="63" slack="0"/>
<pin id="788" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_41/41 "/>
</bind>
</comp>

<comp id="790" class="1004" name="loop_index15_cast_cast_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="10" slack="2"/>
<pin id="792" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index15_cast_cast/43 "/>
</bind>
</comp>

<comp id="794" class="1004" name="empty_97_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="8"/>
<pin id="796" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_97/44 "/>
</bind>
</comp>

<comp id="797" class="1004" name="empty_98_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="9"/>
<pin id="799" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_98/44 "/>
</bind>
</comp>

<comp id="800" class="1004" name="exitcondtmp_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="1" slack="0"/>
<pin id="802" dir="0" index="1" bw="1" slack="10"/>
<pin id="803" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="exitcondtmp/45 "/>
</bind>
</comp>

<comp id="805" class="1004" name="residual_loop_index18_cast40_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="1" slack="0"/>
<pin id="807" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="residual_loop_index18_cast40/45 "/>
</bind>
</comp>

<comp id="809" class="1004" name="tmp_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="0"/>
<pin id="811" dir="0" index="1" bw="32" slack="10"/>
<pin id="812" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/45 "/>
</bind>
</comp>

<comp id="814" class="1004" name="empty_44_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="9"/>
<pin id="817" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_44/45 "/>
</bind>
</comp>

<comp id="819" class="1004" name="p_cast5_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="31" slack="0"/>
<pin id="821" dir="0" index="1" bw="32" slack="0"/>
<pin id="822" dir="0" index="2" bw="1" slack="0"/>
<pin id="823" dir="0" index="3" bw="6" slack="0"/>
<pin id="824" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast5/45 "/>
</bind>
</comp>

<comp id="829" class="1004" name="p_cast15_cast_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="31" slack="0"/>
<pin id="831" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast15_cast/45 "/>
</bind>
</comp>

<comp id="833" class="1004" name="gmem_addr_2_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/45 "/>
</bind>
</comp>

<comp id="839" class="1004" name="empty_51_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="0"/>
<pin id="841" dir="0" index="1" bw="1" slack="0"/>
<pin id="842" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_51/45 "/>
</bind>
</comp>

<comp id="845" class="1004" name="empty_48_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="8"/>
<pin id="847" dir="0" index="1" bw="1" slack="9"/>
<pin id="848" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_48/53 "/>
</bind>
</comp>

<comp id="850" class="1004" name="residual_loop_index18_cast_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="9"/>
<pin id="852" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="residual_loop_index18_cast/54 "/>
</bind>
</comp>

<comp id="854" class="1004" name="empty_43_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="0"/>
<pin id="856" dir="0" index="1" bw="11" slack="18"/>
<pin id="857" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_43/54 "/>
</bind>
</comp>

<comp id="859" class="1004" name="tmp1_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="1" slack="10"/>
<pin id="861" dir="0" index="1" bw="1" slack="9"/>
<pin id="862" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/54 "/>
</bind>
</comp>

<comp id="864" class="1004" name="empty_45_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="1" slack="0"/>
<pin id="866" dir="0" index="1" bw="1" slack="10"/>
<pin id="867" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_45/54 "/>
</bind>
</comp>

<comp id="869" class="1004" name="tmp_1_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="0" index="2" bw="1" slack="0"/>
<pin id="873" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/54 "/>
</bind>
</comp>

<comp id="877" class="1004" name="p_cast41_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="4" slack="0"/>
<pin id="879" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast41/54 "/>
</bind>
</comp>

<comp id="881" class="1004" name="empty_46_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="16" slack="1"/>
<pin id="883" dir="0" index="1" bw="4" slack="0"/>
<pin id="884" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_46/54 "/>
</bind>
</comp>

<comp id="886" class="1004" name="empty_47_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="16" slack="0"/>
<pin id="888" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_47/54 "/>
</bind>
</comp>

<comp id="890" class="1004" name="p_cast17_cast_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="8" slack="0"/>
<pin id="892" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast17_cast/54 "/>
</bind>
</comp>

<comp id="894" class="1004" name="p_cast42_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="1" slack="1"/>
<pin id="896" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast42/54 "/>
</bind>
</comp>

<comp id="897" class="1004" name="empty_49_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="1" slack="0"/>
<pin id="899" dir="0" index="1" bw="1" slack="0"/>
<pin id="900" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_49/54 "/>
</bind>
</comp>

<comp id="904" class="1004" name="tmp_2_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="4" slack="0"/>
<pin id="906" dir="0" index="1" bw="1" slack="1"/>
<pin id="907" dir="0" index="2" bw="1" slack="0"/>
<pin id="908" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/54 "/>
</bind>
</comp>

<comp id="911" class="1004" name="p_cast43_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="4" slack="0"/>
<pin id="913" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast43/54 "/>
</bind>
</comp>

<comp id="915" class="1004" name="empty_50_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="8" slack="0"/>
<pin id="917" dir="0" index="1" bw="4" slack="0"/>
<pin id="918" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_50/54 "/>
</bind>
</comp>

<comp id="922" class="1004" name="tmp_3_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="10" slack="0"/>
<pin id="924" dir="0" index="1" bw="11" slack="0"/>
<pin id="925" dir="0" index="2" bw="1" slack="0"/>
<pin id="926" dir="0" index="3" bw="5" slack="0"/>
<pin id="927" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/54 "/>
</bind>
</comp>

<comp id="932" class="1004" name="p_cast19_cast_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="10" slack="0"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast19_cast/54 "/>
</bind>
</comp>

<comp id="937" class="1004" name="p_cast25_cast_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="31" slack="0"/>
<pin id="939" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast25_cast/55 "/>
</bind>
</comp>

<comp id="941" class="1004" name="gmem_addr_4_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="0" index="1" bw="32" slack="0"/>
<pin id="944" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/55 "/>
</bind>
</comp>

<comp id="948" class="1004" name="p_cast_cast48_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="31" slack="11"/>
<pin id="950" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast_cast48/55 "/>
</bind>
</comp>

<comp id="952" class="1004" name="empty_53_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="63" slack="0"/>
<pin id="954" dir="0" index="1" bw="1" slack="0"/>
<pin id="955" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_53/62 "/>
</bind>
</comp>

<comp id="958" class="1004" name="exitcond2011_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="63" slack="0"/>
<pin id="960" dir="0" index="1" bw="63" slack="17"/>
<pin id="961" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2011/62 "/>
</bind>
</comp>

<comp id="963" class="1004" name="empty_54_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="63" slack="0"/>
<pin id="965" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_54/62 "/>
</bind>
</comp>

<comp id="967" class="1004" name="loop_index9_cast_cast_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="10" slack="2"/>
<pin id="969" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index9_cast_cast/64 "/>
</bind>
</comp>

<comp id="971" class="1004" name="p_cast28_cast_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="31" slack="0"/>
<pin id="973" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast28_cast/65 "/>
</bind>
</comp>

<comp id="975" class="1004" name="gmem_addr_6_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="32" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_6/65 "/>
</bind>
</comp>

<comp id="981" class="1004" name="empty_88_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="28"/>
<pin id="983" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_88/74 "/>
</bind>
</comp>

<comp id="984" class="1004" name="empty_91_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="1" slack="0"/>
<pin id="986" dir="0" index="1" bw="1" slack="19"/>
<pin id="987" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="empty_91/74 "/>
</bind>
</comp>

<comp id="989" class="1004" name="tmp_7_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="4" slack="0"/>
<pin id="991" dir="0" index="1" bw="1" slack="0"/>
<pin id="992" dir="0" index="2" bw="1" slack="0"/>
<pin id="993" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/74 "/>
</bind>
</comp>

<comp id="997" class="1004" name="p_cast51_fu_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="4" slack="0"/>
<pin id="999" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast51/74 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="empty_92_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="16" slack="1"/>
<pin id="1003" dir="0" index="1" bw="4" slack="0"/>
<pin id="1004" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="empty_92/74 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="empty_93_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="16" slack="0"/>
<pin id="1008" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/74 "/>
</bind>
</comp>

<comp id="1010" class="1004" name="p_cast30_cast_fu_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="0"/>
<pin id="1012" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast30_cast/74 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="p_cast52_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="1" slack="19"/>
<pin id="1016" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast52/74 "/>
</bind>
</comp>

<comp id="1017" class="1004" name="empty_94_fu_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="1" slack="0"/>
<pin id="1019" dir="0" index="1" bw="1" slack="0"/>
<pin id="1020" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_94/74 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="tmp_9_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="0"/>
<pin id="1026" dir="0" index="1" bw="1" slack="19"/>
<pin id="1027" dir="0" index="2" bw="1" slack="0"/>
<pin id="1028" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/74 "/>
</bind>
</comp>

<comp id="1031" class="1004" name="p_cast53_fu_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="4" slack="0"/>
<pin id="1033" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast53/74 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="empty_95_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="0"/>
<pin id="1037" dir="0" index="1" bw="4" slack="0"/>
<pin id="1038" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="empty_95/74 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="p_cast32_cast_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="10" slack="9"/>
<pin id="1044" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast32_cast/74 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="ddrtobram_read_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="1" slack="1"/>
<pin id="1048" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="ddrtobram_read "/>
</bind>
</comp>

<comp id="1050" class="1005" name="dim_read_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="32" slack="1"/>
<pin id="1052" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dim_read "/>
</bind>
</comp>

<comp id="1055" class="1005" name="dx_read_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="9"/>
<pin id="1057" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="dx_read "/>
</bind>
</comp>

<comp id="1063" class="1005" name="x_read_reg_1063">
<pin_list>
<pin id="1064" dir="0" index="0" bw="32" slack="1"/>
<pin id="1065" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_read "/>
</bind>
</comp>

<comp id="1072" class="1005" name="empty_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="1" slack="1"/>
<pin id="1074" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="1079" class="1005" name="p_cast_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="31" slack="1"/>
<pin id="1081" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_cast "/>
</bind>
</comp>

<comp id="1088" class="1005" name="empty_38_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="1" slack="1"/>
<pin id="1090" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_38 "/>
</bind>
</comp>

<comp id="1092" class="1005" name="p_cast_cast_reg_1092">
<pin_list>
<pin id="1093" dir="0" index="0" bw="63" slack="1"/>
<pin id="1094" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast "/>
</bind>
</comp>

<comp id="1100" class="1005" name="empty_36_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="6"/>
<pin id="1102" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="empty_36 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="empty_37_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="11" slack="7"/>
<pin id="1112" dir="1" index="1" bw="11" slack="7"/>
</pin_list>
<bind>
<opset="empty_37 "/>
</bind>
</comp>

<comp id="1116" class="1005" name="gmem_addr_1_reg_1116">
<pin_list>
<pin id="1117" dir="0" index="0" bw="16" slack="2"/>
<pin id="1118" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="1122" class="1005" name="gmem_addr_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="16" slack="1"/>
<pin id="1124" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="1128" class="1005" name="p_cast_cast38_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="1"/>
<pin id="1130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast38 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="empty_56_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="63" slack="0"/>
<pin id="1135" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_56 "/>
</bind>
</comp>

<comp id="1138" class="1005" name="exitcond2617_reg_1138">
<pin_list>
<pin id="1139" dir="0" index="0" bw="1" slack="1"/>
<pin id="1140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2617 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="bram_x_addr_1_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="10" slack="1"/>
<pin id="1144" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_x_addr_1 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="bram_x_load_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="16" slack="1"/>
<pin id="1149" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bram_x_load "/>
</bind>
</comp>

<comp id="1152" class="1005" name="empty_86_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="1" slack="2"/>
<pin id="1154" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_86 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="empty_87_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="2"/>
<pin id="1162" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="empty_87 "/>
</bind>
</comp>

<comp id="1165" class="1005" name="exitcond18tmp_reg_1165">
<pin_list>
<pin id="1166" dir="0" index="0" bw="1" slack="1"/>
<pin id="1167" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond18tmp "/>
</bind>
</comp>

<comp id="1169" class="1005" name="bram_x_addr_3_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="10" slack="1"/>
<pin id="1171" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_x_addr_3 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="gmem_addr_3_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="16" slack="1"/>
<pin id="1176" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="empty_69_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="1" slack="0"/>
<pin id="1182" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_69 "/>
</bind>
</comp>

<comp id="1185" class="1005" name="empty_65_reg_1185">
<pin_list>
<pin id="1186" dir="0" index="0" bw="2" slack="1"/>
<pin id="1187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_65 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="empty_66_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="16" slack="1"/>
<pin id="1192" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_66 "/>
</bind>
</comp>

<comp id="1195" class="1005" name="gmem_addr_5_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="16" slack="2"/>
<pin id="1197" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_5 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="empty_71_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="63" slack="0"/>
<pin id="1203" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_71 "/>
</bind>
</comp>

<comp id="1206" class="1005" name="exitcond2415_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="1" slack="1"/>
<pin id="1208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2415 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="bram_dx_addr_1_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="10" slack="1"/>
<pin id="1212" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_dx_addr_1 "/>
</bind>
</comp>

<comp id="1215" class="1005" name="bram_dx_load_reg_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="16" slack="1"/>
<pin id="1217" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="bram_dx_load "/>
</bind>
</comp>

<comp id="1220" class="1005" name="bram_dx_addr_3_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="10" slack="1"/>
<pin id="1222" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="bram_dx_addr_3 "/>
</bind>
</comp>

<comp id="1225" class="1005" name="gmem_addr_7_reg_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="16" slack="1"/>
<pin id="1227" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_7 "/>
</bind>
</comp>

<comp id="1231" class="1005" name="empty_80_reg_1231">
<pin_list>
<pin id="1232" dir="0" index="0" bw="2" slack="1"/>
<pin id="1233" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_80 "/>
</bind>
</comp>

<comp id="1236" class="1005" name="empty_81_reg_1236">
<pin_list>
<pin id="1237" dir="0" index="0" bw="16" slack="1"/>
<pin id="1238" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_81 "/>
</bind>
</comp>

<comp id="1241" class="1005" name="empty_40_reg_1241">
<pin_list>
<pin id="1242" dir="0" index="0" bw="63" slack="0"/>
<pin id="1243" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_40 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="exitcond2213_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="1" slack="1"/>
<pin id="1248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2213 "/>
</bind>
</comp>

<comp id="1250" class="1005" name="empty_41_reg_1250">
<pin_list>
<pin id="1251" dir="0" index="0" bw="10" slack="2"/>
<pin id="1252" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_41 "/>
</bind>
</comp>

<comp id="1255" class="1005" name="gmem_addr_read_reg_1255">
<pin_list>
<pin id="1256" dir="0" index="0" bw="16" slack="1"/>
<pin id="1257" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="1260" class="1005" name="empty_97_reg_1260">
<pin_list>
<pin id="1261" dir="0" index="0" bw="1" slack="9"/>
<pin id="1262" dir="1" index="1" bw="1" slack="9"/>
</pin_list>
<bind>
<opset="empty_97 "/>
</bind>
</comp>

<comp id="1269" class="1005" name="empty_98_reg_1269">
<pin_list>
<pin id="1270" dir="0" index="0" bw="1" slack="10"/>
<pin id="1271" dir="1" index="1" bw="1" slack="10"/>
</pin_list>
<bind>
<opset="empty_98 "/>
</bind>
</comp>

<comp id="1274" class="1005" name="exitcondtmp_reg_1274">
<pin_list>
<pin id="1275" dir="0" index="0" bw="1" slack="1"/>
<pin id="1276" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcondtmp "/>
</bind>
</comp>

<comp id="1278" class="1005" name="gmem_addr_2_reg_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="16" slack="1"/>
<pin id="1280" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="1284" class="1005" name="empty_51_reg_1284">
<pin_list>
<pin id="1285" dir="0" index="0" bw="1" slack="0"/>
<pin id="1286" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="1289" class="1005" name="gmem_addr_2_read_reg_1289">
<pin_list>
<pin id="1290" dir="0" index="0" bw="16" slack="1"/>
<pin id="1291" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_2_read "/>
</bind>
</comp>

<comp id="1294" class="1005" name="empty_48_reg_1294">
<pin_list>
<pin id="1295" dir="0" index="0" bw="1" slack="1"/>
<pin id="1296" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="empty_48 "/>
</bind>
</comp>

<comp id="1300" class="1005" name="gmem_addr_4_reg_1300">
<pin_list>
<pin id="1301" dir="0" index="0" bw="16" slack="1"/>
<pin id="1302" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="1306" class="1005" name="p_cast_cast48_reg_1306">
<pin_list>
<pin id="1307" dir="0" index="0" bw="32" slack="1"/>
<pin id="1308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_cast_cast48 "/>
</bind>
</comp>

<comp id="1311" class="1005" name="empty_53_reg_1311">
<pin_list>
<pin id="1312" dir="0" index="0" bw="63" slack="0"/>
<pin id="1313" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opset="empty_53 "/>
</bind>
</comp>

<comp id="1316" class="1005" name="exitcond2011_reg_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="1" slack="1"/>
<pin id="1318" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2011 "/>
</bind>
</comp>

<comp id="1320" class="1005" name="empty_54_reg_1320">
<pin_list>
<pin id="1321" dir="0" index="0" bw="10" slack="2"/>
<pin id="1322" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="empty_54 "/>
</bind>
</comp>

<comp id="1325" class="1005" name="gmem_addr_4_read_reg_1325">
<pin_list>
<pin id="1326" dir="0" index="0" bw="16" slack="1"/>
<pin id="1327" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="1330" class="1005" name="gmem_addr_6_reg_1330">
<pin_list>
<pin id="1331" dir="0" index="0" bw="16" slack="1"/>
<pin id="1332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6 "/>
</bind>
</comp>

<comp id="1336" class="1005" name="tmp_s_reg_1336">
<pin_list>
<pin id="1337" dir="0" index="0" bw="10" slack="9"/>
<pin id="1338" dir="1" index="1" bw="10" slack="9"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1341" class="1005" name="gmem_addr_6_read_reg_1341">
<pin_list>
<pin id="1342" dir="0" index="0" bw="16" slack="1"/>
<pin id="1343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_6_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="130"><net_src comp="14" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="10" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="16" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="16" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="76" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="78" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="168"><net_src comp="88" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="90" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="170"><net_src comp="92" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="176"><net_src comp="76" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="184"><net_src comp="88" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="92" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="191"><net_src comp="76" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="198"><net_src comp="88" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="90" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="200"><net_src comp="92" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="206"><net_src comp="76" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="214"><net_src comp="88" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="215"><net_src comp="92" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="220"><net_src comp="116" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="120" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="20" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="232"><net_src comp="122" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="78" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="116" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="120" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="255"><net_src comp="122" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="6" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="34" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="269" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="282"><net_src comp="8" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="34" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="277" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="296"><net_src comp="34" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="297"><net_src comp="290" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="303"><net_src comp="6" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="304"><net_src comp="34" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="310"><net_src comp="6" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="8" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="8" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="80" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="336"><net_src comp="326" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="340"><net_src comp="94" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="347"><net_src comp="337" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="348"><net_src comp="341" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="352"><net_src comp="80" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="359"><net_src comp="349" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="370"><net_src comp="360" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="374"><net_src comp="94" pin="0"/><net_sink comp="371" pin=0"/></net>

<net id="381"><net_src comp="371" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="382"><net_src comp="375" pin="4"/><net_sink comp="371" pin=0"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="383" pin="1"/><net_sink comp="387" pin=2"/></net>

<net id="400"><net_src comp="18" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="401"><net_src comp="20" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="402"><net_src comp="22" pin="0"/><net_sink comp="394" pin=3"/></net>

<net id="409"><net_src comp="18" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="20" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="411"><net_src comp="22" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="418"><net_src comp="114" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="20" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="420"><net_src comp="104" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="431"><net_src comp="18" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="20" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="434"><net_src comp="22" pin="0"/><net_sink comp="425" pin=3"/></net>

<net id="438"><net_src comp="132" pin="2"/><net_sink comp="435" pin=0"/></net>

<net id="445"><net_src comp="18" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="446"><net_src comp="132" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="447"><net_src comp="20" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="448"><net_src comp="22" pin="0"/><net_sink comp="439" pin=3"/></net>

<net id="453"><net_src comp="439" pin="4"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="469"><net_src comp="461" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="394" pin="4"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="0" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="470" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="480"><net_src comp="474" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="484"><net_src comp="481" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="488"><net_src comp="394" pin="4"/><net_sink comp="485" pin=0"/></net>

<net id="493"><net_src comp="0" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="485" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="495"><net_src comp="489" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="499"><net_src comp="496" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="504"><net_src comp="330" pin="4"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="82" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="330" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="514"><net_src comp="330" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="518"><net_src comp="511" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="530"><net_src comp="341" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="534"><net_src comp="341" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="531" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="546"><net_src comp="102" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="535" pin="2"/><net_sink comp="540" pin=1"/></net>

<net id="548"><net_src comp="20" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="549"><net_src comp="104" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="553"><net_src comp="540" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="558"><net_src comp="341" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="559" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="575"><net_src comp="18" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="576"><net_src comp="564" pin="2"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="20" pin="0"/><net_sink comp="569" pin=2"/></net>

<net id="578"><net_src comp="22" pin="0"/><net_sink comp="569" pin=3"/></net>

<net id="582"><net_src comp="569" pin="4"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="0" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="588"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="593"><net_src comp="341" pin="4"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="106" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="599"><net_src comp="337" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="605"><net_src comp="108" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="606"><net_src comp="595" pin="2"/><net_sink comp="600" pin=1"/></net>

<net id="607"><net_src comp="110" pin="0"/><net_sink comp="600" pin=2"/></net>

<net id="611"><net_src comp="600" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="616"><net_src comp="263" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="608" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="621"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="625"><net_src comp="618" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="630"><net_src comp="337" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="644"><net_src comp="112" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="636" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="108" pin="0"/><net_sink comp="646" pin=0"/></net>

<net id="652"><net_src comp="631" pin="2"/><net_sink comp="646" pin=1"/></net>

<net id="653"><net_src comp="110" pin="0"/><net_sink comp="646" pin=2"/></net>

<net id="657"><net_src comp="646" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="662"><net_src comp="622" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="654" pin="1"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="403" pin="4"/><net_sink comp="664" pin=0"/></net>

<net id="672"><net_src comp="0" pin="0"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="1"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="668" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="683"><net_src comp="353" pin="4"/><net_sink comp="679" pin=0"/></net>

<net id="684"><net_src comp="82" pin="0"/><net_sink comp="679" pin=1"/></net>

<net id="689"><net_src comp="353" pin="4"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="353" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="690" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="702"><net_src comp="412" pin="4"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="707"><net_src comp="425" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="0" pin="0"/><net_sink comp="708" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="708" pin=1"/></net>

<net id="722"><net_src comp="108" pin="0"/><net_sink comp="717" pin=0"/></net>

<net id="723"><net_src comp="110" pin="0"/><net_sink comp="717" pin=2"/></net>

<net id="727"><net_src comp="717" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="284" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="737"><net_src comp="728" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="741"><net_src comp="734" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="746"><net_src comp="714" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="750"><net_src comp="742" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="112" pin="0"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="108" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="742" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="110" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="738" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="765" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="364" pin="4"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="82" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="785"><net_src comp="364" pin="4"/><net_sink comp="781" pin=0"/></net>

<net id="789"><net_src comp="364" pin="4"/><net_sink comp="786" pin=0"/></net>

<net id="793"><net_src comp="790" pin="1"/><net_sink comp="298" pin=2"/></net>

<net id="804"><net_src comp="375" pin="4"/><net_sink comp="800" pin=0"/></net>

<net id="808"><net_src comp="375" pin="4"/><net_sink comp="805" pin=0"/></net>

<net id="813"><net_src comp="805" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="818"><net_src comp="809" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="825"><net_src comp="18" pin="0"/><net_sink comp="819" pin=0"/></net>

<net id="826"><net_src comp="814" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="827"><net_src comp="20" pin="0"/><net_sink comp="819" pin=2"/></net>

<net id="828"><net_src comp="22" pin="0"/><net_sink comp="819" pin=3"/></net>

<net id="832"><net_src comp="819" pin="4"/><net_sink comp="829" pin=0"/></net>

<net id="837"><net_src comp="0" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="829" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="375" pin="4"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="106" pin="0"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="371" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="853"><net_src comp="371" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="858"><net_src comp="850" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="863"><net_src comp="371" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="868"><net_src comp="859" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="874"><net_src comp="108" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="875"><net_src comp="864" pin="2"/><net_sink comp="869" pin=1"/></net>

<net id="876"><net_src comp="110" pin="0"/><net_sink comp="869" pin=2"/></net>

<net id="880"><net_src comp="869" pin="3"/><net_sink comp="877" pin=0"/></net>

<net id="885"><net_src comp="877" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="889"><net_src comp="881" pin="2"/><net_sink comp="886" pin=0"/></net>

<net id="893"><net_src comp="886" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="901"><net_src comp="112" pin="0"/><net_sink comp="897" pin=0"/></net>

<net id="902"><net_src comp="894" pin="1"/><net_sink comp="897" pin=1"/></net>

<net id="903"><net_src comp="897" pin="2"/><net_sink comp="263" pin=2"/></net>

<net id="909"><net_src comp="108" pin="0"/><net_sink comp="904" pin=0"/></net>

<net id="910"><net_src comp="110" pin="0"/><net_sink comp="904" pin=2"/></net>

<net id="914"><net_src comp="904" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="919"><net_src comp="890" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="920"><net_src comp="911" pin="1"/><net_sink comp="915" pin=1"/></net>

<net id="921"><net_src comp="915" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="928"><net_src comp="102" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="854" pin="2"/><net_sink comp="922" pin=1"/></net>

<net id="930"><net_src comp="20" pin="0"/><net_sink comp="922" pin=2"/></net>

<net id="931"><net_src comp="104" pin="0"/><net_sink comp="922" pin=3"/></net>

<net id="935"><net_src comp="922" pin="4"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="940"><net_src comp="403" pin="4"/><net_sink comp="937" pin=0"/></net>

<net id="945"><net_src comp="0" pin="0"/><net_sink comp="941" pin=0"/></net>

<net id="946"><net_src comp="937" pin="1"/><net_sink comp="941" pin=1"/></net>

<net id="947"><net_src comp="941" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="951"><net_src comp="948" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="956"><net_src comp="387" pin="4"/><net_sink comp="952" pin=0"/></net>

<net id="957"><net_src comp="82" pin="0"/><net_sink comp="952" pin=1"/></net>

<net id="962"><net_src comp="387" pin="4"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="387" pin="4"/><net_sink comp="963" pin=0"/></net>

<net id="970"><net_src comp="967" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="974"><net_src comp="425" pin="4"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="0" pin="0"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="971" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="988"><net_src comp="981" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="994"><net_src comp="108" pin="0"/><net_sink comp="989" pin=0"/></net>

<net id="995"><net_src comp="984" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="996"><net_src comp="110" pin="0"/><net_sink comp="989" pin=2"/></net>

<net id="1000"><net_src comp="989" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1005"><net_src comp="997" pin="1"/><net_sink comp="1001" pin=1"/></net>

<net id="1009"><net_src comp="1001" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1013"><net_src comp="1006" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1021"><net_src comp="112" pin="0"/><net_sink comp="1017" pin=0"/></net>

<net id="1022"><net_src comp="1014" pin="1"/><net_sink comp="1017" pin=1"/></net>

<net id="1023"><net_src comp="1017" pin="2"/><net_sink comp="284" pin=2"/></net>

<net id="1029"><net_src comp="108" pin="0"/><net_sink comp="1024" pin=0"/></net>

<net id="1030"><net_src comp="110" pin="0"/><net_sink comp="1024" pin=2"/></net>

<net id="1034"><net_src comp="1024" pin="3"/><net_sink comp="1031" pin=0"/></net>

<net id="1039"><net_src comp="1010" pin="1"/><net_sink comp="1035" pin=0"/></net>

<net id="1040"><net_src comp="1031" pin="1"/><net_sink comp="1035" pin=1"/></net>

<net id="1041"><net_src comp="1035" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="1045"><net_src comp="1042" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1049"><net_src comp="126" pin="2"/><net_sink comp="1046" pin=0"/></net>

<net id="1053"><net_src comp="132" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="1058"><net_src comp="138" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="1061"><net_src comp="1055" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="1062"><net_src comp="1055" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1066"><net_src comp="144" pin="2"/><net_sink comp="1063" pin=0"/></net>

<net id="1067"><net_src comp="1063" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="1068"><net_src comp="1063" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1069"><net_src comp="1063" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="1070"><net_src comp="1063" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1071"><net_src comp="1063" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1075"><net_src comp="435" pin="1"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="1078"><net_src comp="1072" pin="1"/><net_sink comp="800" pin=1"/></net>

<net id="1082"><net_src comp="439" pin="4"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1085"><net_src comp="1079" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="1086"><net_src comp="1079" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1087"><net_src comp="1079" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="1091"><net_src comp="449" pin="2"/><net_sink comp="1088" pin=0"/></net>

<net id="1095"><net_src comp="455" pin="1"/><net_sink comp="1092" pin=0"/></net>

<net id="1096"><net_src comp="1092" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="1097"><net_src comp="1092" pin="1"/><net_sink comp="685" pin=1"/></net>

<net id="1098"><net_src comp="1092" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1099"><net_src comp="1092" pin="1"/><net_sink comp="958" pin=1"/></net>

<net id="1103"><net_src comp="461" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="1108"><net_src comp="1100" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1109"><net_src comp="1100" pin="1"/><net_sink comp="814" pin=1"/></net>

<net id="1113"><net_src comp="466" pin="1"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="1115"><net_src comp="1110" pin="1"/><net_sink comp="854" pin=1"/></net>

<net id="1119"><net_src comp="474" pin="2"/><net_sink comp="1116" pin=0"/></net>

<net id="1120"><net_src comp="1116" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="1121"><net_src comp="1116" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="1125"><net_src comp="489" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="1127"><net_src comp="1122" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="1131"><net_src comp="496" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1136"><net_src comp="500" pin="2"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1141"><net_src comp="506" pin="2"/><net_sink comp="1138" pin=0"/></net>

<net id="1145"><net_src comp="256" pin="3"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1150"><net_src comp="263" pin="3"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="1155"><net_src comp="520" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="717" pin=1"/></net>

<net id="1159"><net_src comp="1152" pin="1"/><net_sink comp="742" pin=1"/></net>

<net id="1163"><net_src comp="523" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1168"><net_src comp="526" pin="2"/><net_sink comp="1165" pin=0"/></net>

<net id="1172"><net_src comp="269" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="1177"><net_src comp="583" pin="2"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="1179"><net_src comp="1174" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="1183"><net_src comp="589" pin="2"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="1188"><net_src comp="640" pin="2"/><net_sink comp="1185" pin=0"/></net>

<net id="1189"><net_src comp="1185" pin="1"/><net_sink comp="178" pin=3"/></net>

<net id="1193"><net_src comp="658" pin="2"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="1198"><net_src comp="668" pin="2"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="1204"><net_src comp="679" pin="2"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="1209"><net_src comp="685" pin="2"/><net_sink comp="1206" pin=0"/></net>

<net id="1213"><net_src comp="277" pin="3"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1218"><net_src comp="284" pin="3"/><net_sink comp="1215" pin=0"/></net>

<net id="1219"><net_src comp="1215" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="1223"><net_src comp="290" pin="3"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="1228"><net_src comp="708" pin="2"/><net_sink comp="1225" pin=0"/></net>

<net id="1229"><net_src comp="1225" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="1230"><net_src comp="1225" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="1234"><net_src comp="751" pin="2"/><net_sink comp="1231" pin=0"/></net>

<net id="1235"><net_src comp="1231" pin="1"/><net_sink comp="208" pin=3"/></net>

<net id="1239"><net_src comp="769" pin="2"/><net_sink comp="1236" pin=0"/></net>

<net id="1240"><net_src comp="1236" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="1244"><net_src comp="775" pin="2"/><net_sink comp="1241" pin=0"/></net>

<net id="1245"><net_src comp="1241" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1249"><net_src comp="781" pin="2"/><net_sink comp="1246" pin=0"/></net>

<net id="1253"><net_src comp="786" pin="1"/><net_sink comp="1250" pin=0"/></net>

<net id="1254"><net_src comp="1250" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1258"><net_src comp="216" pin="2"/><net_sink comp="1255" pin=0"/></net>

<net id="1259"><net_src comp="1255" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="1263"><net_src comp="794" pin="1"/><net_sink comp="1260" pin=0"/></net>

<net id="1264"><net_src comp="1260" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="1265"><net_src comp="1260" pin="1"/><net_sink comp="864" pin=1"/></net>

<net id="1266"><net_src comp="1260" pin="1"/><net_sink comp="984" pin=1"/></net>

<net id="1267"><net_src comp="1260" pin="1"/><net_sink comp="1014" pin=0"/></net>

<net id="1268"><net_src comp="1260" pin="1"/><net_sink comp="1024" pin=1"/></net>

<net id="1272"><net_src comp="797" pin="1"/><net_sink comp="1269" pin=0"/></net>

<net id="1273"><net_src comp="1269" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1277"><net_src comp="800" pin="2"/><net_sink comp="1274" pin=0"/></net>

<net id="1281"><net_src comp="833" pin="2"/><net_sink comp="1278" pin=0"/></net>

<net id="1282"><net_src comp="1278" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="1283"><net_src comp="1278" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="1287"><net_src comp="839" pin="2"/><net_sink comp="1284" pin=0"/></net>

<net id="1288"><net_src comp="1284" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="1292"><net_src comp="228" pin="2"/><net_sink comp="1289" pin=0"/></net>

<net id="1293"><net_src comp="1289" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="1297"><net_src comp="845" pin="2"/><net_sink comp="1294" pin=0"/></net>

<net id="1298"><net_src comp="1294" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1299"><net_src comp="1294" pin="1"/><net_sink comp="904" pin=1"/></net>

<net id="1303"><net_src comp="941" pin="2"/><net_sink comp="1300" pin=0"/></net>

<net id="1304"><net_src comp="1300" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="1305"><net_src comp="1300" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="1309"><net_src comp="948" pin="1"/><net_sink comp="1306" pin=0"/></net>

<net id="1310"><net_src comp="1306" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="1314"><net_src comp="952" pin="2"/><net_sink comp="1311" pin=0"/></net>

<net id="1315"><net_src comp="1311" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="1319"><net_src comp="958" pin="2"/><net_sink comp="1316" pin=0"/></net>

<net id="1323"><net_src comp="963" pin="1"/><net_sink comp="1320" pin=0"/></net>

<net id="1324"><net_src comp="1320" pin="1"/><net_sink comp="967" pin=0"/></net>

<net id="1328"><net_src comp="239" pin="2"/><net_sink comp="1325" pin=0"/></net>

<net id="1329"><net_src comp="1325" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="1333"><net_src comp="975" pin="2"/><net_sink comp="1330" pin=0"/></net>

<net id="1334"><net_src comp="1330" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="1335"><net_src comp="1330" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="1339"><net_src comp="412" pin="4"/><net_sink comp="1336" pin=0"/></net>

<net id="1340"><net_src comp="1336" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1344"><net_src comp="251" pin="2"/><net_sink comp="1341" pin=0"/></net>

<net id="1345"><net_src comp="1341" pin="1"/><net_sink comp="1001" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {2 5 6 7 8 9 10 12 13 14 15 16 17 18 19 22 23 24 25 26 27 28 29 30 31 32 33 34 }
	Port: bram_x | {43 54 }
	Port: bram_dx | {64 74 }
 - Input state : 
	Port: InputLayer : gmem | {2 35 36 37 38 39 40 42 46 47 48 49 50 51 52 53 55 56 57 58 59 60 61 63 66 67 68 69 70 71 72 73 }
	Port: InputLayer : x | {1 }
	Port: InputLayer : dx | {1 }
	Port: InputLayer : bram_x | {3 4 11 12 }
	Port: InputLayer : bram_dx | {20 21 27 28 }
	Port: InputLayer : dim | {1 }
	Port: InputLayer : ddrtobram | {1 }
  - Chain level:
	State 1
		empty_38 : 1
	State 2
		empty_36 : 1
		empty_37 : 2
		p_cast11_cast : 1
		gmem_addr_1 : 2
		empty_55 : 3
		p_cast9_cast : 1
		gmem_addr : 2
		empty_39 : 3
	State 3
		empty_56 : 1
		exitcond2617 : 1
		br_ln6 : 2
		empty_57 : 1
		loop_index3_cast_cast : 2
		bram_x_addr_1 : 3
		bram_x_load : 4
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond18tmp : 1
		br_ln6 : 1
		residual_loop_index6_cast : 1
		empty_59 : 2
		tmp_4 : 3
		p_cast20_cast : 4
		bram_x_addr_3 : 5
		bram_x_load_1 : 6
		residual_loop_index6_cast45 : 1
		tmp4 : 2
		empty_63 : 3
		p_cast1 : 4
		p_cast24_cast : 5
		gmem_addr_3 : 6
		empty_69 : 1
	State 12
		p_cast44 : 1
		empty_61 : 2
		empty_62 : 3
		p_cast22_cast : 4
		empty_65 : 1
		p_cast47 : 1
		empty_66 : 5
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
		p_cast26_cast : 1
		gmem_addr_5 : 2
		empty_70 : 3
	State 20
		empty_71 : 1
		exitcond2415 : 1
		br_ln6 : 2
		empty_72 : 1
		loop_index_cast_cast : 2
		bram_dx_addr_1 : 3
		bram_dx_load : 4
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
		p_cast33_cast : 1
		bram_dx_addr_3 : 2
		bram_dx_load_1 : 3
		p_cast7 : 1
		p_cast37_cast : 2
		gmem_addr_7 : 3
	State 28
		p_cast54 : 1
		empty_76 : 2
		empty_77 : 3
		p_cast35_cast : 4
		empty_79 : 1
		p_cast56 : 1
		empty_80 : 2
		tmp_11 : 1
		p_cast57 : 2
		empty_81 : 5
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
		empty_40 : 1
		exitcond2213 : 1
		br_ln6 : 2
		empty_41 : 1
	State 42
	State 43
		bram_x_addr : 1
		store_ln6 : 2
	State 44
	State 45
		exitcondtmp : 1
		br_ln6 : 1
		residual_loop_index18_cast40 : 1
		tmp : 2
		empty_44 : 3
		p_cast5 : 4
		p_cast15_cast : 5
		gmem_addr_2 : 6
		empty_51 : 1
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
		empty_43 : 1
		p_cast41 : 1
		empty_46 : 2
		empty_47 : 3
		p_cast17_cast : 4
		empty_49 : 1
		p_cast43 : 1
		empty_50 : 5
		tmp_3 : 2
		p_cast19_cast : 3
		bram_x_addr_2 : 4
		store_ln6 : 6
	State 55
		p_cast25_cast : 1
		gmem_addr_4 : 2
		empty_52 : 3
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
		empty_53 : 1
		exitcond2011 : 1
		br_ln6 : 2
		empty_54 : 1
	State 63
	State 64
		bram_dx_addr : 1
		store_ln6 : 2
	State 65
		p_cast6 : 1
		p_cast28_cast : 2
		gmem_addr_6 : 3
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
		empty_91 : 1
		tmp_7 : 1
		p_cast51 : 2
		empty_92 : 3
		empty_93 : 4
		p_cast30_cast : 5
		empty_94 : 1
		p_cast53 : 1
		empty_95 : 6
		bram_dx_addr_2 : 1
		store_ln6 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_421             |    0    |    39   |
|          |           empty_56_fu_500           |    0    |    70   |
|          |           empty_59_fu_535           |    0    |    12   |
|          |             tmp4_fu_559             |    0    |    32   |
|          |           empty_63_fu_564           |    0    |    32   |
|    add   |           empty_71_fu_679           |    0    |    70   |
|          |           empty_40_fu_775           |    0    |    70   |
|          |              tmp_fu_809             |    0    |    32   |
|          |           empty_44_fu_814           |    0    |    32   |
|          |           empty_43_fu_854           |    0    |    12   |
|          |           empty_53_fu_952           |    0    |    70   |
|----------|-------------------------------------|---------|---------|
|          |           empty_61_fu_612           |    0    |    35   |
|   lshr   |           empty_76_fu_728           |    0    |    35   |
|          |           empty_46_fu_881           |    0    |    35   |
|          |           empty_92_fu_1001          |    0    |    35   |
|----------|-------------------------------------|---------|---------|
|          |           empty_38_fu_449           |    0    |    17   |
|          |         exitcond2617_fu_506         |    0    |    28   |
|   icmp   |         exitcond2415_fu_685         |    0    |    28   |
|          |         exitcond2213_fu_781         |    0    |    28   |
|          |         exitcond2011_fu_958         |    0    |    28   |
|----------|-------------------------------------|---------|---------|
|          |           empty_65_fu_640           |    0    |    6    |
|          |           empty_66_fu_658           |    0    |    17   |
|          |           empty_80_fu_751           |    0    |    6    |
|    shl   |           empty_81_fu_769           |    0    |    17   |
|          |           empty_49_fu_897           |    0    |    6    |
|          |           empty_50_fu_915           |    0    |    17   |
|          |           empty_94_fu_1017          |    0    |    6    |
|          |           empty_95_fu_1035          |    0    |    17   |
|----------|-------------------------------------|---------|---------|
|    sub   |           empty_36_fu_461           |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|          |         exitcond18tmp_fu_526        |    0    |    2    |
|          |           empty_69_fu_589           |    0    |    2    |
|          |           empty_60_fu_595           |    0    |    2    |
|          |             tmp5_fu_626             |    0    |    2    |
|          |           empty_64_fu_631           |    0    |    2    |
|    xor   |           empty_79_fu_742           |    0    |    2    |
|          |          exitcondtmp_fu_800         |    0    |    2    |
|          |           empty_51_fu_839           |    0    |    2    |
|          |           empty_48_fu_845           |    0    |    2    |
|          |             tmp1_fu_859             |    0    |    2    |
|          |           empty_45_fu_864           |    0    |    2    |
|          |           empty_91_fu_984           |    0    |    2    |
|----------|-------------------------------------|---------|---------|
|          |      ddrtobram_read_read_fu_126     |    0    |    0    |
|          |         dim_read_read_fu_132        |    0    |    0    |
|          |         dx_read_read_fu_138         |    0    |    0    |
|   read   |          x_read_read_fu_144         |    0    |    0    |
|          |      gmem_addr_read_read_fu_216     |    0    |    0    |
|          |     gmem_addr_2_read_read_fu_228    |    0    |    0    |
|          |     gmem_addr_4_read_read_fu_239    |    0    |    0    |
|          |     gmem_addr_6_read_read_fu_251    |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |         grp_writeresp_fu_150        |    0    |    0    |
| writeresp|         grp_writeresp_fu_171        |    0    |    0    |
|          |         grp_writeresp_fu_186        |    0    |    0    |
|          |         grp_writeresp_fu_201        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          grp_readreq_fu_156         |    0    |    0    |
|  readreq |          grp_readreq_fu_221         |    0    |    0    |
|          |          grp_readreq_fu_233         |    0    |    0    |
|          |          grp_readreq_fu_244         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |        write_ln6_write_fu_162       |    0    |    0    |
|   write  |        write_ln6_write_fu_178       |    0    |    0    |
|          |        write_ln6_write_fu_192       |    0    |    0    |
|          |        write_ln6_write_fu_208       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |              grp_fu_394             |    0    |    0    |
|          |              grp_fu_403             |    0    |    0    |
|          |              grp_fu_412             |    0    |    0    |
|          |              grp_fu_425             |    0    |    0    |
|partselect|            p_cast_fu_439            |    0    |    0    |
|          |             tmp_4_fu_540            |    0    |    0    |
|          |            p_cast1_fu_569           |    0    |    0    |
|          |            p_cast5_fu_819           |    0    |    0    |
|          |             tmp_3_fu_922            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |             empty_fu_435            |    0    |    0    |
|          |           empty_37_fu_466           |    0    |    0    |
|          |           empty_57_fu_511           |    0    |    0    |
|          |           empty_86_fu_520           |    0    |    0    |
|          |           empty_87_fu_523           |    0    |    0    |
|          |           empty_62_fu_618           |    0    |    0    |
|          |           empty_72_fu_690           |    0    |    0    |
|   trunc  |           empty_74_fu_714           |    0    |    0    |
|          |           empty_77_fu_734           |    0    |    0    |
|          |           empty_41_fu_786           |    0    |    0    |
|          |           empty_97_fu_794           |    0    |    0    |
|          |           empty_98_fu_797           |    0    |    0    |
|          |           empty_47_fu_886           |    0    |    0    |
|          |           empty_54_fu_963           |    0    |    0    |
|          |           empty_88_fu_981           |    0    |    0    |
|          |           empty_93_fu_1006          |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          p_cast_cast_fu_455         |    0    |    0    |
|          |         p_cast11_cast_fu_470        |    0    |    0    |
|          |         p_cast_cast39_fu_481        |    0    |    0    |
|          |         p_cast9_cast_fu_485         |    0    |    0    |
|          |         p_cast_cast38_fu_496        |    0    |    0    |
|          |         p_cast24_cast_fu_579        |    0    |    0    |
|   sext   |         p_cast26_cast_fu_664        |    0    |    0    |
|          |         p_cast_cast49_fu_675        |    0    |    0    |
|          |         p_cast37_cast_fu_704        |    0    |    0    |
|          |         p_cast15_cast_fu_829        |    0    |    0    |
|          |         p_cast25_cast_fu_937        |    0    |    0    |
|          |         p_cast_cast48_fu_948        |    0    |    0    |
|          |         p_cast28_cast_fu_971        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |            p_cast8_fu_458           |    0    |    0    |
|          |     loop_index3_cast_cast_fu_515    |    0    |    0    |
|          |   residual_loop_index6_cast_fu_531  |    0    |    0    |
|          |         p_cast20_cast_fu_550        |    0    |    0    |
|          |  residual_loop_index6_cast45_fu_555 |    0    |    0    |
|          |           p_cast44_fu_608           |    0    |    0    |
|          |         p_cast22_cast_fu_622        |    0    |    0    |
|          |           p_cast46_fu_636           |    0    |    0    |
|          |           p_cast47_fu_654           |    0    |    0    |
|          |     loop_index_cast_cast_fu_694     |    0    |    0    |
|          |         p_cast33_cast_fu_699        |    0    |    0    |
|          |           p_cast54_fu_724           |    0    |    0    |
|          |         p_cast35_cast_fu_738        |    0    |    0    |
|          |           p_cast56_fu_747           |    0    |    0    |
|   zext   |           p_cast57_fu_765           |    0    |    0    |
|          |    loop_index15_cast_cast_fu_790    |    0    |    0    |
|          | residual_loop_index18_cast40_fu_805 |    0    |    0    |
|          |  residual_loop_index18_cast_fu_850  |    0    |    0    |
|          |           p_cast41_fu_877           |    0    |    0    |
|          |         p_cast17_cast_fu_890        |    0    |    0    |
|          |           p_cast42_fu_894           |    0    |    0    |
|          |           p_cast43_fu_911           |    0    |    0    |
|          |         p_cast19_cast_fu_932        |    0    |    0    |
|          |     loop_index9_cast_cast_fu_967    |    0    |    0    |
|          |           p_cast51_fu_997           |    0    |    0    |
|          |        p_cast30_cast_fu_1010        |    0    |    0    |
|          |           p_cast52_fu_1014          |    0    |    0    |
|          |           p_cast53_fu_1031          |    0    |    0    |
|          |        p_cast32_cast_fu_1042        |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |             tmp_5_fu_600            |    0    |    0    |
|          |             tmp_6_fu_646            |    0    |    0    |
|          |            tmp_10_fu_717            |    0    |    0    |
|bitconcatenate|            tmp_11_fu_757            |    0    |    0    |
|          |             tmp_1_fu_869            |    0    |    0    |
|          |             tmp_2_fu_904            |    0    |    0    |
|          |             tmp_7_fu_989            |    0    |    0    |
|          |            tmp_9_fu_1024            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   895   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|   bram_dx_addr_1_reg_1210   |   10   |
|   bram_dx_addr_3_reg_1220   |   10   |
|    bram_dx_load_reg_1215    |   16   |
|    bram_x_addr_1_reg_1142   |   10   |
|    bram_x_addr_3_reg_1169   |   10   |
|     bram_x_load_reg_1147    |   16   |
|   ddrtobram_read_reg_1046   |    1   |
|      dim_read_reg_1050      |   32   |
|       dx_read_reg_1055      |   32   |
|      empty_36_reg_1100      |   32   |
|      empty_37_reg_1110      |   11   |
|      empty_38_reg_1088      |    1   |
|      empty_40_reg_1241      |   63   |
|      empty_41_reg_1250      |   10   |
|      empty_48_reg_1294      |    1   |
|      empty_51_reg_1284      |    1   |
|      empty_53_reg_1311      |   63   |
|      empty_54_reg_1320      |   10   |
|      empty_56_reg_1133      |   63   |
|      empty_65_reg_1185      |    2   |
|      empty_66_reg_1190      |   16   |
|      empty_69_reg_1180      |    1   |
|      empty_71_reg_1201      |   63   |
|      empty_80_reg_1231      |    2   |
|      empty_81_reg_1236      |   16   |
|      empty_86_reg_1152      |    1   |
|      empty_87_reg_1160      |    1   |
|      empty_97_reg_1260      |    1   |
|      empty_98_reg_1269      |    1   |
|        empty_reg_1072       |    1   |
|    exitcond18tmp_reg_1165   |    1   |
|    exitcond2011_reg_1316    |    1   |
|    exitcond2213_reg_1246    |    1   |
|    exitcond2415_reg_1206    |    1   |
|    exitcond2617_reg_1138    |    1   |
|     exitcondtmp_reg_1274    |    1   |
|     gmem_addr_1_reg_1116    |   16   |
|  gmem_addr_2_read_reg_1289  |   16   |
|     gmem_addr_2_reg_1278    |   16   |
|     gmem_addr_3_reg_1174    |   16   |
|  gmem_addr_4_read_reg_1325  |   16   |
|     gmem_addr_4_reg_1300    |   16   |
|     gmem_addr_5_reg_1195    |   16   |
|  gmem_addr_6_read_reg_1341  |   16   |
|     gmem_addr_6_reg_1330    |   16   |
|     gmem_addr_7_reg_1225    |   16   |
|   gmem_addr_read_reg_1255   |   16   |
|      gmem_addr_reg_1122     |   16   |
|     loop_index15_reg_360    |   63   |
|     loop_index3_reg_326     |   63   |
|     loop_index9_reg_383     |   63   |
|      loop_index_reg_349     |   63   |
|    p_cast_cast38_reg_1128   |   32   |
|    p_cast_cast48_reg_1306   |   32   |
|     p_cast_cast_reg_1092    |   63   |
|       p_cast_reg_1079       |   31   |
|residual_loop_index18_reg_371|    1   |
| residual_loop_index6_reg_337|    1   |
|        tmp_s_reg_1336       |   10   |
|       x_read_reg_1063       |   32   |
+-----------------------------+--------+
|            Total            |  1149  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|      grp_writeresp_fu_150     |  p0  |   2  |   1  |    2   |
|      grp_writeresp_fu_150     |  p1  |   2  |  16  |   32   ||    9    |
|       grp_readreq_fu_156      |  p1  |   2  |  16  |   32   ||    9    |
|       grp_readreq_fu_156      |  p2  |   2  |  31  |   62   ||    9    |
|      grp_writeresp_fu_171     |  p0  |   2  |   1  |    2   |
|      grp_writeresp_fu_186     |  p0  |   2  |   1  |    2   |
|      grp_writeresp_fu_186     |  p1  |   2  |  16  |   32   ||    9    |
|      grp_writeresp_fu_201     |  p0  |   2  |   1  |    2   |
|       grp_readreq_fu_233      |  p1  |   2  |  16  |   32   ||    9    |
|       grp_readreq_fu_233      |  p2  |   2  |  31  |   62   ||    9    |
|       grp_access_fu_263       |  p0  |   4  |  10  |   40   ||    20   |
|       grp_access_fu_263       |  p1  |   2  |  16  |   32   ||    9    |
|       grp_access_fu_284       |  p0  |   4  |  10  |   40   ||    20   |
|       grp_access_fu_284       |  p1  |   2  |  16  |   32   ||    9    |
|  residual_loop_index6_reg_337 |  p0  |   2  |   1  |    2   ||    9    |
| residual_loop_index18_reg_371 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   408  || 25.8852 ||   130   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   895  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    -   |   130  |
|  Register |    -   |  1149  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |  1149  |  1025  |
+-----------+--------+--------+--------+
