Classic Timing Analyzer report for CPU
Tue Mar 23 12:35:53 2021
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                   ; To                                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 16.847 ns                        ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; AluResult[29]                           ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 47.38 MHz ( period = 21.108 ns ) ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0] ; Controle:Controle|RegDest[1]            ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:B|Saida[14]                ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; 131          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                        ;                                         ;            ;          ; 131          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------------------+-----------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 6      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                    ; To                                            ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 47.38 MHz ( period = 21.108 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.657 ns                ;
; N/A                                     ; 47.40 MHz ( period = 21.096 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.652 ns                ;
; N/A                                     ; 47.86 MHz ( period = 20.896 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.292 ns                ;
; N/A                                     ; 48.39 MHz ( period = 20.666 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.439 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.654 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.434 ns                ;
; N/A                                     ; 48.42 MHz ( period = 20.652 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.430 ns                ;
; N/A                                     ; 48.45 MHz ( period = 20.640 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.425 ns                ;
; N/A                                     ; 48.56 MHz ( period = 20.594 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.396 ns                ;
; N/A                                     ; 48.59 MHz ( period = 20.582 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.391 ns                ;
; N/A                                     ; 48.72 MHz ( period = 20.524 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 6.113 ns                ;
; N/A                                     ; 48.77 MHz ( period = 20.504 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 6.120 ns                ;
; N/A                                     ; 48.89 MHz ( period = 20.454 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.074 ns                ;
; N/A                                     ; 48.92 MHz ( period = 20.440 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.065 ns                ;
; N/A                                     ; 49.06 MHz ( period = 20.382 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.031 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.378 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.294 ns                ;
; N/A                                     ; 49.09 MHz ( period = 20.372 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 6.028 ns                ;
; N/A                                     ; 49.10 MHz ( period = 20.366 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.289 ns                ;
; N/A                                     ; 49.15 MHz ( period = 20.346 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.271 ns                ;
; N/A                                     ; 49.18 MHz ( period = 20.334 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.266 ns                ;
; N/A                                     ; 49.56 MHz ( period = 20.176 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.945 ns                ;
; N/A                                     ; 49.59 MHz ( period = 20.166 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 49.67 MHz ( period = 20.134 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 49.73 MHz ( period = 20.110 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.157 ns                ;
; N/A                                     ; 49.75 MHz ( period = 20.102 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.908 ns                ;
; N/A                                     ; 49.76 MHz ( period = 20.098 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.152 ns                ;
; N/A                                     ; 49.80 MHz ( period = 20.082 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.887 ns                ;
; N/A                                     ; 49.80 MHz ( period = 20.082 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 49.83 MHz ( period = 20.068 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.886 ns                ;
; N/A                                     ; 49.85 MHz ( period = 20.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 49.87 MHz ( period = 20.052 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.870 ns                ;
; N/A                                     ; 49.88 MHz ( period = 20.048 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 49.90 MHz ( period = 20.042 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 49.96 MHz ( period = 20.018 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 49.98 MHz ( period = 20.010 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.852 ns                ;
; N/A                                     ; 49.99 MHz ( period = 20.006 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 6.094 ns                ;
; N/A                                     ; 50.03 MHz ( period = 19.990 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.859 ns                ;
; N/A                                     ; 50.11 MHz ( period = 19.956 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.833 ns                ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.810 ns                ;
; N/A                                     ; 50.21 MHz ( period = 19.916 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.801 ns                ;
; N/A                                     ; 50.25 MHz ( period = 19.900 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.805 ns                ;
; N/A                                     ; 50.26 MHz ( period = 19.898 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.792 ns                ;
; N/A                                     ; 50.27 MHz ( period = 19.894 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.802 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.858 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.767 ns                ;
; N/A                                     ; 50.39 MHz ( period = 19.844 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 50.39 MHz ( period = 19.844 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.766 ns                ;
; N/A                                     ; 50.49 MHz ( period = 19.806 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 50.49 MHz ( period = 19.804 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 50.51 MHz ( period = 19.798 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 50.52 MHz ( period = 19.796 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.755 ns                ;
; N/A                                     ; 50.52 MHz ( period = 19.794 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.792 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.751 ns                ;
; N/A                                     ; 50.57 MHz ( period = 19.774 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.757 ns                ;
; N/A                                     ; 50.60 MHz ( period = 19.762 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 50.60 MHz ( period = 19.762 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 5.729 ns                ;
; N/A                                     ; 50.61 MHz ( period = 19.758 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 50.65 MHz ( period = 19.742 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.734 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.727 ns                ;
; N/A                                     ; 50.71 MHz ( period = 19.720 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.718 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.662 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.684 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.660 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.690 ns                ;
; N/A                                     ; 50.87 MHz ( period = 19.658 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.932 ns                ;
; N/A                                     ; 50.90 MHz ( period = 19.648 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.929 ns                ;
; N/A                                     ; 50.90 MHz ( period = 19.646 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.681 ns                ;
; N/A                                     ; 50.91 MHz ( period = 19.642 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.665 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.640 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.669 ns                ;
; N/A                                     ; 50.93 MHz ( period = 19.636 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.924 ns                ;
; N/A                                     ; 50.95 MHz ( period = 19.626 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.660 ns                ;
; N/A                                     ; 50.99 MHz ( period = 19.610 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.652 ns                ;
; N/A                                     ; 50.99 MHz ( period = 19.610 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.642 ns                ;
; N/A                                     ; 51.02 MHz ( period = 19.600 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 51.03 MHz ( period = 19.596 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 51.05 MHz ( period = 19.590 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 51.05 MHz ( period = 19.590 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.643 ns                ;
; N/A                                     ; 51.05 MHz ( period = 19.588 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.647 ns                ;
; N/A                                     ; 51.06 MHz ( period = 19.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 5.641 ns                ;
; N/A                                     ; 51.06 MHz ( period = 19.586 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.638 ns                ;
; N/A                                     ; 51.10 MHz ( period = 19.568 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.626 ns                ;
; N/A                                     ; 51.18 MHz ( period = 19.538 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.609 ns                ;
; N/A                                     ; 51.21 MHz ( period = 19.528 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.604 ns                ;
; N/A                                     ; 51.21 MHz ( period = 19.526 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.613 ns                ;
; N/A                                     ; 51.25 MHz ( period = 19.514 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.615 ns                ;
; N/A                                     ; 51.27 MHz ( period = 19.506 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.620 ns                ;
; N/A                                     ; 51.28 MHz ( period = 19.500 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.606 ns                ;
; N/A                                     ; 51.39 MHz ( period = 19.458 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.587 ns                ;
; N/A                                     ; 51.41 MHz ( period = 19.452 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.584 ns                ;
; N/A                                     ; 51.42 MHz ( period = 19.446 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.582 ns                ;
; N/A                                     ; 51.43 MHz ( period = 19.444 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.578 ns                ;
; N/A                                     ; 51.44 MHz ( period = 19.442 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.572 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.438 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.575 ns                ;
; N/A                                     ; 51.45 MHz ( period = 19.436 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.564 ns                ;
; N/A                                     ; 51.46 MHz ( period = 19.434 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.555 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.426 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 5.561 ns                ;
; N/A                                     ; 51.48 MHz ( period = 19.424 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.560 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.559 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.414 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.562 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.548 ns                ;
; N/A                                     ; 51.54 MHz ( period = 19.402 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.548 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.388 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.388 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 51.58 MHz ( period = 19.386 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.544 ns                ;
; N/A                                     ; 51.60 MHz ( period = 19.380 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.541 ns                ;
; N/A                                     ; 51.62 MHz ( period = 19.374 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 51.62 MHz ( period = 19.372 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.545 ns                ;
; N/A                                     ; 51.65 MHz ( period = 19.362 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.539 ns                ;
; N/A                                     ; 51.66 MHz ( period = 19.356 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.538 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.354 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 51.67 MHz ( period = 19.352 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.350 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.533 ns                ;
; N/A                                     ; 51.68 MHz ( period = 19.348 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.530 ns                ;
; N/A                                     ; 51.70 MHz ( period = 19.342 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.529 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.340 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.528 ns                ;
; N/A                                     ; 51.71 MHz ( period = 19.340 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.522 ns                ;
; N/A                                     ; 51.72 MHz ( period = 19.336 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.524 ns                ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 51.73 MHz ( period = 19.330 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.505 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.507 ns                ;
; N/A                                     ; 51.75 MHz ( period = 19.322 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][24]  ; clock      ; clock    ; None                        ; None                      ; 5.509 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.320 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.501 ns                ;
; N/A                                     ; 51.76 MHz ( period = 19.320 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 5.511 ns                ;
; N/A                                     ; 51.77 MHz ( period = 19.316 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 5.509 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.312 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 51.80 MHz ( period = 19.306 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 51.81 MHz ( period = 19.302 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 5.500 ns                ;
; N/A                                     ; 51.84 MHz ( period = 19.290 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 51.84 MHz ( period = 19.290 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.484 ns                ;
; N/A                                     ; 51.85 MHz ( period = 19.286 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Controle:Controle|estado[1]                   ; clock      ; clock    ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.284 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.495 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.282 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.494 ns                ;
; N/A                                     ; 51.86 MHz ( period = 19.282 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.280 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.479 ns                ;
; N/A                                     ; 51.87 MHz ( period = 19.278 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.490 ns                ;
; N/A                                     ; 51.88 MHz ( period = 19.276 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.726 ns                ;
; N/A                                     ; 51.91 MHz ( period = 19.264 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.721 ns                ;
; N/A                                     ; 51.92 MHz ( period = 19.260 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][24] ; clock      ; clock    ; None                        ; None                      ; 5.491 ns                ;
; N/A                                     ; 51.95 MHz ( period = 19.248 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 5.468 ns                ;
; N/A                                     ; 51.96 MHz ( period = 19.244 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 5.466 ns                ;
; N/A                                     ; 52.01 MHz ( period = 19.226 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.470 ns                ;
; N/A                                     ; 52.04 MHz ( period = 19.216 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 52.08 MHz ( period = 19.202 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.705 ns                ;
; N/A                                     ; 52.10 MHz ( period = 19.194 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.447 ns                ;
; N/A                                     ; 52.14 MHz ( period = 19.178 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.445 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.170 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.442 ns                ;
; N/A                                     ; 52.18 MHz ( period = 19.164 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.439 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.150 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][29]  ; clock      ; clock    ; None                        ; None                      ; 5.430 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.148 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 52.22 MHz ( period = 19.148 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.425 ns                ;
; N/A                                     ; 52.24 MHz ( period = 19.144 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 5.423 ns                ;
; N/A                                     ; 52.24 MHz ( period = 19.144 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.671 ns                ;
; N/A                                     ; 52.25 MHz ( period = 19.138 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[29][29] ; clock      ; clock    ; None                        ; None                      ; 5.419 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 52.26 MHz ( period = 19.134 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 52.27 MHz ( period = 19.132 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][29]  ; clock      ; clock    ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 52.27 MHz ( period = 19.130 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 5.414 ns                ;
; N/A                                     ; 52.32 MHz ( period = 19.114 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.403 ns                ;
; N/A                                     ; 52.32 MHz ( period = 19.114 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.403 ns                ;
; N/A                                     ; 52.35 MHz ( period = 19.104 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.408 ns                ;
; N/A                                     ; 52.37 MHz ( period = 19.094 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][30]  ; clock      ; clock    ; None                        ; None                      ; 5.391 ns                ;
; N/A                                     ; 52.38 MHz ( period = 19.090 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][31] ; clock      ; clock    ; None                        ; None                      ; 5.389 ns                ;
; N/A                                     ; 52.39 MHz ( period = 19.086 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|estado[0]                   ; clock      ; clock    ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 52.40 MHz ( period = 19.084 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.387 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.082 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][31]  ; clock      ; clock    ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 52.41 MHz ( period = 19.082 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][31]  ; clock      ; clock    ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 52.42 MHz ( period = 19.076 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[2][26]  ; clock      ; clock    ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 52.42 MHz ( period = 19.076 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[0][27]  ; clock      ; clock    ; None                        ; None                      ; 5.382 ns                ;
; N/A                                     ; 52.43 MHz ( period = 19.074 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.394 ns                ;
; N/A                                     ; 52.43 MHz ( period = 19.072 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; Banco_reg:banco_registradores|Cluster[31][26] ; clock      ; clock    ; None                        ; None                      ; 5.380 ns                ;
; N/A                                     ; 52.44 MHz ( period = 19.068 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.393 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.066 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.064 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Banco_reg:banco_registradores|Cluster[31][31] ; clock      ; clock    ; None                        ; None                      ; 5.385 ns                ;
; N/A                                     ; 52.45 MHz ( period = 19.064 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; Controle:Controle|RegData[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 52.46 MHz ( period = 19.062 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.388 ns                ;
; N/A                                     ; 52.48 MHz ( period = 19.054 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 52.50 MHz ( period = 19.046 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.628 ns                ;
; N/A                                     ; 52.51 MHz ( period = 19.044 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Banco_reg:banco_registradores|Cluster[31][29] ; clock      ; clock    ; None                        ; None                      ; 5.392 ns                ;
; N/A                                     ; 52.51 MHz ( period = 19.044 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.365 ns                ;
; N/A                                     ; 52.52 MHz ( period = 19.042 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][28]  ; clock      ; clock    ; None                        ; None                      ; 5.371 ns                ;
; N/A                                     ; 52.53 MHz ( period = 19.036 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[3]                   ; clock      ; clock    ; None                        ; None                      ; 5.370 ns                ;
; N/A                                     ; 52.54 MHz ( period = 19.034 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Controle:Controle|estado[2]                   ; clock      ; clock    ; None                        ; None                      ; 5.369 ns                ;
; N/A                                     ; 52.54 MHz ( period = 19.034 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[29][28] ; clock      ; clock    ; None                        ; None                      ; 5.372 ns                ;
; N/A                                     ; 52.54 MHz ( period = 19.034 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.623 ns                ;
; N/A                                     ; 52.54 MHz ( period = 19.032 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 5.366 ns                ;
; N/A                                     ; 52.55 MHz ( period = 19.030 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[31][28] ; clock      ; clock    ; None                        ; None                      ; 5.365 ns                ;
; N/A                                     ; 52.55 MHz ( period = 19.028 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 5.364 ns                ;
; N/A                                     ; 52.60 MHz ( period = 19.012 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Controle:Controle|estado[4]                   ; clock      ; clock    ; None                        ; None                      ; 5.350 ns                ;
; N/A                                     ; 52.60 MHz ( period = 19.012 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegDest[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.610 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.000 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[2][22]  ; clock      ; clock    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 52.63 MHz ( period = 19.000 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; Controle:Controle|RegDest[0]                  ; clock      ; clock    ; None                        ; None                      ; 5.605 ns                ;
; N/A                                     ; 52.64 MHz ( period = 18.996 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; Banco_reg:banco_registradores|Cluster[0][22]  ; clock      ; clock    ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 52.65 MHz ( period = 18.992 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[0][26]  ; clock      ; clock    ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 52.68 MHz ( period = 18.984 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 5.343 ns                ;
; N/A                                     ; 52.68 MHz ( period = 18.982 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 52.71 MHz ( period = 18.970 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[2][27]  ; clock      ; clock    ; None                        ; None                      ; 5.334 ns                ;
; N/A                                     ; 52.72 MHz ( period = 18.968 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; Banco_reg:banco_registradores|Cluster[31][27] ; clock      ; clock    ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 52.74 MHz ( period = 18.962 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[29][30] ; clock      ; clock    ; None                        ; None                      ; 5.312 ns                ;
; N/A                                     ; 52.75 MHz ( period = 18.958 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; Banco_reg:banco_registradores|Cluster[0][28]  ; clock      ; clock    ; None                        ; None                      ; 5.333 ns                ;
; N/A                                     ; 52.76 MHz ( period = 18.952 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; Banco_reg:banco_registradores|Cluster[0][30]  ; clock      ; clock    ; None                        ; None                      ; 5.307 ns                ;
; N/A                                     ; 52.83 MHz ( period = 18.928 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; Controle:Controle|RegData[1]                  ; clock      ; clock    ; None                        ; None                      ; 5.569 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.916 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[0][25]  ; clock      ; clock    ; None                        ; None                      ; 5.306 ns                ;
; N/A                                     ; 52.87 MHz ( period = 18.914 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; Banco_reg:banco_registradores|Cluster[2][25]  ; clock      ; clock    ; None                        ; None                      ; 5.305 ns                ;
; N/A                                     ; 52.88 MHz ( period = 18.912 ns )                    ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; Banco_reg:banco_registradores|Cluster[31][30] ; clock      ; clock    ; None                        ; None                      ; 5.300 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                         ;                                               ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-----------------------------------------+-----------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                            ;
+------------------------------------------+------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                         ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[14]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 0.866 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[13]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 0.863 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[20]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[7]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 0.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[29]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 0.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[21]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 0.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[22]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.002 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[17]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.033 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1] ; MuxRegDest:MuxRegDest|MuxRegDestOut[0]  ; clock      ; clock    ; None                       ; None                       ; 0.656 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[18]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[24]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.047 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[23]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[9]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[8]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[2]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.110 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[28]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.120 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[10]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.129 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[15]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.146 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[16]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.152 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[30]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[11]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.170 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[4]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[12]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[0]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.227 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[19]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.260 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[1]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.287 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[26]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.303 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[5]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[25]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[0] ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.025 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|RegDest[1] ; MuxRegDest:MuxRegDest|MuxRegDestOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.096 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[27]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.325 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[3]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.573 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.391 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.359 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[6]       ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:B|Saida[31]      ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.644 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.540 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 1.524 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.555 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.558 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.588 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.599 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.647 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.673 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.625 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.848 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; clock      ; clock    ; None                       ; None                       ; 1.705 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.709 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 1.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; clock      ; clock    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 1.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.753 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; clock      ; clock    ; None                       ; None                       ; 1.768 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.926 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; clock      ; clock    ; None                       ; None                       ; 1.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 1.740 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.752 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31] ; clock      ; clock    ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24] ; clock      ; clock    ; None                       ; None                       ; 1.799 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 1.750 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25] ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28] ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29] ; clock      ; clock    ; None                       ; None                       ; 1.790 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; clock      ; clock    ; None                       ; None                       ; 1.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 1.797 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 1.804 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 1.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 1.817 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 1.837 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 2.031 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; clock      ; clock    ; None                       ; None                       ; 2.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 1.823 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 1.880 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 2.041 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; clock      ; clock    ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; clock      ; clock    ; None                       ; None                       ; 2.063 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; clock      ; clock    ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; clock      ; clock    ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26] ; clock      ; clock    ; None                       ; None                       ; 2.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[0] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; clock      ; clock    ; None                       ; None                       ; 2.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; clock      ; clock    ; None                       ; None                       ; 1.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 1.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 1.949 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.104 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30] ; clock      ; clock    ; None                       ; None                       ; 2.143 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; clock      ; clock    ; None                       ; None                       ; 2.010 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; clock      ; clock    ; None                       ; None                       ; 2.027 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23] ; clock      ; clock    ; None                       ; None                       ; 2.023 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; clock      ; clock    ; None                       ; None                       ; 2.203 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; clock      ; clock    ; None                       ; None                       ; 2.209 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; clock      ; clock    ; None                       ; None                       ; 2.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.239 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; clock      ; clock    ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; clock      ; clock    ; None                       ; None                       ; 2.113 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27] ; clock      ; clock    ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[2] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; clock      ; clock    ; None                       ; None                       ; 2.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Controle:Controle|ALUSrcB[1] ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; clock      ; clock    ; None                       ; None                       ; 2.383 ns                 ;
+------------------------------------------+------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                    ; To            ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+
; N/A                                     ; None                                                ; 16.847 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.626 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.619 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.590 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.482 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.466 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.348 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.303 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.302 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.117 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 16.082 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.075 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 16.046 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.967 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.938 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.931 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.922 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.816 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.804 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.799 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.775 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.758 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.746 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.739 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.710 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.701 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.602 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.586 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.573 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.554 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.547 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.518 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.512 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.501 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.468 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.449 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.422 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.394 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.387 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.321 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.291 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.284 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.276 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.272 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.255 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.255 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.237 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.230 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.228 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.221 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.192 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.157 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 15.147 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.131 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 15.100 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.093 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.090 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 15.084 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.068 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 15.064 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 15.051 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 15.045 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 15.022 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 15.013 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.995 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.967 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.957 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.956 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.950 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.940 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.936 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.924 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.919 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.904 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.867 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.859 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.822 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.821 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.801 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.794 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.782 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.776 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.765 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.758 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.744 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.727 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.719 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.703 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.696 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.667 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.657 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.641 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.639 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.638 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.629 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.621 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.596 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.591 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.570 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.559 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.546 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.543 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.533 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.523 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.517 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.481 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.477 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.467 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.464 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.451 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.429 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.425 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.418 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.417 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.410 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.405 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.401 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.381 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.379 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.366 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.349 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.342 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.323 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.313 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.303 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.292 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.290 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.273 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.257 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.246 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.239 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.214 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.210 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.210 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.205 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.194 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.189 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.175 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 14.166 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 14.139 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.127 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 14.115 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 14.115 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 14.106 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 14.103 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 14.102 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.096 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 14.095 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 14.093 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 14.086 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 14.071 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.025 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 14.018 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 14.008 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 14.004 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.991 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.987 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.975 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12] ; AluResult[25] ; clock      ;
; N/A                                     ; None                                                ; 13.974 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.973 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19] ; AluResult[28] ; clock      ;
; N/A                                     ; None                                                ; 13.968 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.967 ns  ; Registrador:A|Saida[5]                  ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.965 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.923 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.922 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.922 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.908 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.906 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.899 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.894 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.893 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.887 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.878 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.876 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[20] ; clock      ;
; N/A                                     ; None                                                ; 13.870 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.858 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.840 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[27] ; clock      ;
; N/A                                     ; None                                                ; 13.822 ns  ; Controle:Controle|ALUSrcA               ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.795 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16] ; AluResult[31] ; clock      ;
; N/A                                     ; None                                                ; 13.783 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.778 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11] ; AluResult[22] ; clock      ;
; N/A                                     ; None                                                ; 13.776 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.762 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.759 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18] ; AluResult[24] ; clock      ;
; N/A                                     ; None                                                ; 13.755 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[30] ; clock      ;
; N/A                                     ; None                                                ; 13.755 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]  ; AluResult[16] ; clock      ;
; N/A                                     ; None                                                ; 13.750 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.747 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]  ; AluResult[14] ; clock      ;
; N/A                                     ; None                                                ; 13.746 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[18] ; clock      ;
; N/A                                     ; None                                                ; 13.739 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22] ; AluResult[29] ; clock      ;
; N/A                                     ; None                                                ; 13.737 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]  ; AluResult[21] ; clock      ;
; N/A                                     ; None                                                ; 13.734 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]  ; AluResult[19] ; clock      ;
; N/A                                     ; None                                                ; 13.722 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]  ; AluResult[23] ; clock      ;
; N/A                                     ; None                                                ; 13.701 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.694 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]  ; AluResult[15] ; clock      ;
; N/A                                     ; None                                                ; 13.692 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14] ; AluResult[26] ; clock      ;
; N/A                                     ; None                                                ; 13.686 ns  ; MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17] ; AluResult[31] ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                         ;               ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------+---------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Mar 23 12:35:52 2021
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[28]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[29]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[30]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[31]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[27]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[26]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[24]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[25]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[22]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[23]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[21]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[20]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[1]" is a latch
    Warning: Node "MuxRegDest:MuxRegDest|MuxRegDestOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[18]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[19]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[16]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[17]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[15]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[12]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[13]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[10]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[11]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[9]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[8]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[6]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[7]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[4]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[5]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[3]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[2]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is a latch
    Warning: Node "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxRegDest:MuxRegDest|Mux5~0" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegDest[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|RegData[1]" as buffer
    Info: Detected gated clock "MuxALUSrcB:MuxALUSrcB|Mux32~0" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[0]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[1]" as buffer
    Info: Detected ripple clock "Controle:Controle|ALUSrcB[2]" as buffer
Info: Clock "clock" has Internal fmax of 47.38 MHz between source register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" and destination register "Controle:Controle|RegDest[1]" (period= 21.108 ns)
    Info: + Longest register to register delay is 6.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.266 ns) + CELL(0.228 ns) = 0.494 ns; Loc. = LCCOMB_X19_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.313 ns) + CELL(0.053 ns) = 0.860 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~1'
        Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.130 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[5]~2'
        Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 1.411 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[7]~3DUPLICATE'
        Info: 6: + IC(0.206 ns) + CELL(0.053 ns) = 1.670 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~4'
        Info: 7: + IC(0.231 ns) + CELL(0.053 ns) = 1.954 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[11]~5'
        Info: 8: + IC(0.242 ns) + CELL(0.053 ns) = 2.249 ns; Loc. = LCCOMB_X18_Y16_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~6'
        Info: 9: + IC(0.238 ns) + CELL(0.053 ns) = 2.540 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~7DUPLICATE'
        Info: 10: + IC(0.233 ns) + CELL(0.053 ns) = 2.826 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[17]~8'
        Info: 11: + IC(0.599 ns) + CELL(0.053 ns) = 3.478 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[19]~9'
        Info: 12: + IC(0.213 ns) + CELL(0.053 ns) = 3.744 ns; Loc. = LCCOMB_X18_Y18_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~10DUPLICATE'
        Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.019 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~11DUPLICATE'
        Info: 14: + IC(0.220 ns) + CELL(0.053 ns) = 4.292 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 4.560 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[27]~13'
        Info: 16: + IC(0.335 ns) + CELL(0.053 ns) = 4.948 ns; Loc. = LCCOMB_X17_Y18_N20; Fanout = 7; COMB Node = 'Ula32:Alu|carry_temp[30]~15'
        Info: 17: + IC(0.316 ns) + CELL(0.053 ns) = 5.317 ns; Loc. = LCCOMB_X18_Y18_N30; Fanout = 3; COMB Node = 'Controle:Controle|RegDest[0]~2'
        Info: 18: + IC(0.594 ns) + CELL(0.746 ns) = 6.657 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 3; REG Node = 'Controle:Controle|RegDest[1]'
        Info: Total cell delay = 1.769 ns ( 26.57 % )
        Info: Total interconnect delay = 4.888 ns ( 73.43 % )
    Info: - Smallest clock skew is -3.807 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.711 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.239 ns) + CELL(0.618 ns) = 2.711 ns; Loc. = LCFF_X17_Y14_N3; Fanout = 3; REG Node = 'Controle:Controle|RegDest[1]'
            Info: Total cell delay = 1.472 ns ( 54.30 % )
            Info: Total interconnect delay = 1.239 ns ( 45.70 % )
        Info: - Longest clock path from clock "clock" to source register is 6.518 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.046 ns) + CELL(0.712 ns) = 2.612 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(1.129 ns) + CELL(0.225 ns) = 3.966 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.610 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.889 ns) + CELL(0.053 ns) = 6.518 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
            Info: Total cell delay = 1.844 ns ( 28.29 % )
            Info: Total interconnect delay = 4.674 ns ( 71.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 131 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:B|Saida[14]" and destination pin or register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]" for clock "clock" (Hold time is 3.098 ns)
    Info: + Largest clock skew is 4.058 ns
        Info: + Longest clock path from clock "clock" to destination register is 6.515 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.046 ns) + CELL(0.712 ns) = 2.612 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
            Info: 3: + IC(1.129 ns) + CELL(0.225 ns) = 3.966 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
            Info: 4: + IC(1.610 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
            Info: 5: + IC(0.886 ns) + CELL(0.053 ns) = 6.515 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 7; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]'
            Info: Total cell delay = 1.844 ns ( 28.30 % )
            Info: Total interconnect delay = 4.671 ns ( 71.70 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.457 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 319; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(0.642 ns) + CELL(0.618 ns) = 2.457 ns; Loc. = LCFF_X15_Y16_N23; Fanout = 1; REG Node = 'Registrador:B|Saida[14]'
            Info: Total cell delay = 1.472 ns ( 59.91 % )
            Info: Total interconnect delay = 0.985 ns ( 40.09 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 0.866 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y16_N23; Fanout = 1; REG Node = 'Registrador:B|Saida[14]'
        Info: 2: + IC(0.210 ns) + CELL(0.225 ns) = 0.435 ns; Loc. = LCCOMB_X15_Y16_N12; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux14~0'
        Info: 3: + IC(0.206 ns) + CELL(0.225 ns) = 0.866 ns; Loc. = LCCOMB_X15_Y16_N14; Fanout = 7; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[14]'
        Info: Total cell delay = 0.450 ns ( 51.96 % )
        Info: Total interconnect delay = 0.416 ns ( 48.04 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clock" to destination pin "AluResult[29]" through register "MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]" is 16.847 ns
    Info: + Longest clock path from clock "clock" to source register is 6.518 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(1.046 ns) + CELL(0.712 ns) = 2.612 ns; Loc. = LCFF_X13_Y10_N1; Fanout = 33; REG Node = 'Controle:Controle|ALUSrcB[1]'
        Info: 3: + IC(1.129 ns) + CELL(0.225 ns) = 3.966 ns; Loc. = LCCOMB_X17_Y15_N16; Fanout = 1; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0'
        Info: 4: + IC(1.610 ns) + CELL(0.000 ns) = 5.576 ns; Loc. = CLKCTRL_G2; Fanout = 32; COMB Node = 'MuxALUSrcB:MuxALUSrcB|Mux32~0clkctrl'
        Info: 5: + IC(0.889 ns) + CELL(0.053 ns) = 6.518 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: Total cell delay = 1.844 ns ( 28.29 % )
        Info: Total interconnect delay = 4.674 ns ( 71.71 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 10.329 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 4; REG Node = 'MuxALUSrcB:MuxALUSrcB|MuxALUSrcBOut[0]'
        Info: 2: + IC(0.266 ns) + CELL(0.228 ns) = 0.494 ns; Loc. = LCCOMB_X19_Y16_N4; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[1]~0'
        Info: 3: + IC(0.313 ns) + CELL(0.053 ns) = 0.860 ns; Loc. = LCCOMB_X18_Y16_N0; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[3]~1'
        Info: 4: + IC(0.217 ns) + CELL(0.053 ns) = 1.130 ns; Loc. = LCCOMB_X18_Y16_N20; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[5]~2'
        Info: 5: + IC(0.228 ns) + CELL(0.053 ns) = 1.411 ns; Loc. = LCCOMB_X18_Y16_N10; Fanout = 1; COMB Node = 'Ula32:Alu|carry_temp[7]~3DUPLICATE'
        Info: 6: + IC(0.206 ns) + CELL(0.053 ns) = 1.670 ns; Loc. = LCCOMB_X18_Y16_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[9]~4'
        Info: 7: + IC(0.231 ns) + CELL(0.053 ns) = 1.954 ns; Loc. = LCCOMB_X18_Y16_N16; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[11]~5'
        Info: 8: + IC(0.242 ns) + CELL(0.053 ns) = 2.249 ns; Loc. = LCCOMB_X18_Y16_N4; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[13]~6'
        Info: 9: + IC(0.238 ns) + CELL(0.053 ns) = 2.540 ns; Loc. = LCCOMB_X18_Y16_N26; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[15]~7DUPLICATE'
        Info: 10: + IC(0.233 ns) + CELL(0.053 ns) = 2.826 ns; Loc. = LCCOMB_X18_Y16_N28; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[17]~8'
        Info: 11: + IC(0.599 ns) + CELL(0.053 ns) = 3.478 ns; Loc. = LCCOMB_X18_Y18_N20; Fanout = 2; COMB Node = 'Ula32:Alu|carry_temp[19]~9'
        Info: 12: + IC(0.213 ns) + CELL(0.053 ns) = 3.744 ns; Loc. = LCCOMB_X18_Y18_N10; Fanout = 4; COMB Node = 'Ula32:Alu|carry_temp[21]~10DUPLICATE'
        Info: 13: + IC(0.222 ns) + CELL(0.053 ns) = 4.019 ns; Loc. = LCCOMB_X18_Y18_N14; Fanout = 5; COMB Node = 'Ula32:Alu|carry_temp[23]~11DUPLICATE'
        Info: 14: + IC(0.220 ns) + CELL(0.053 ns) = 4.292 ns; Loc. = LCCOMB_X18_Y18_N0; Fanout = 6; COMB Node = 'Ula32:Alu|carry_temp[25]~12'
        Info: 15: + IC(0.215 ns) + CELL(0.053 ns) = 4.560 ns; Loc. = LCCOMB_X18_Y18_N4; Fanout = 8; COMB Node = 'Ula32:Alu|carry_temp[27]~13'
        Info: 16: + IC(1.151 ns) + CELL(0.366 ns) = 6.077 ns; Loc. = LCCOMB_X17_Y15_N8; Fanout = 1; COMB Node = 'Ula32:Alu|soma_temp[29]'
        Info: 17: + IC(2.138 ns) + CELL(2.114 ns) = 10.329 ns; Loc. = PIN_N8; Fanout = 0; PIN Node = 'AluResult[29]'
        Info: Total cell delay = 3.397 ns ( 32.89 % )
        Info: Total interconnect delay = 6.932 ns ( 67.11 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 38 warnings
    Info: Peak virtual memory: 177 megabytes
    Info: Processing ended: Tue Mar 23 12:35:53 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


