# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc" --include "C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_jtag_axi_0_1/sim/lab20_2_bd_jtag_axi_0_1.v" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/sim/bd_fbbb.v" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_0/sim/bd_fbbb_one_0.v" \

sv xil_defaultlib  --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc" --include "C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_2/sim/bd_fbbb_s00mmu_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_3/sim/bd_fbbb_s00tr_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_4/sim/bd_fbbb_s00sic_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_5/sim/bd_fbbb_s00a2s_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_6/sim/bd_fbbb_sarn_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_7/sim/bd_fbbb_srn_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_8/sim/bd_fbbb_sawn_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_9/sim/bd_fbbb_swn_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_10/sim/bd_fbbb_sbn_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_11/sim/bd_fbbb_m00s2a_0.sv" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/bd_0/ip/ip_12/sim/bd_fbbb_m00e_0.sv" \

verilog xil_defaultlib  --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/f0b6/hdl/verilog" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/0127/hdl/verilog" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/ec67/hdl" --include "../../../../lab20_axi_2.gen/sources_1/bd/lab20_2_bd/ipshared/3cbc" --include "C:/Xilinx/Downloads/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_axi_smc_3/sim/lab20_2_bd_axi_smc_3.v" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2_clk_wiz.v" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_clk_wiz_2/lab20_2_bd_clk_wiz_2.v" \
"../../../../lab20_axi_2.ip_user_files/bd/lab20_2_bd/ip/lab20_2_bd_reset_inv_0_0/sim/lab20_2_bd_reset_inv_0_0.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
