#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:44 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Sat Sep 30 15:12:20 2017
# Process ID: 14024
# Current directory: C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Xilinx/SDx/2016.3/Vivado/scripts/init.tcl'
176 Beta devices matching pattern found, 24 enabled.
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/SDx/2016.3/Vivado/data/ip'.
add_files: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 629.957 ; gain = 410.004
Command: synth_design -top design_1_wrapper -part xczu3eg-sfva625-1-i-es1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg-es1'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg-es1'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23248 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 700.859 ; gain = 490.699
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:17]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5685' bound to instance 'design_1_i' of component 'design_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:21]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5692]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:5' bound to instance 'axi_bram_ctrl_0' of component 'design_1_axi_bram_ctrl_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6622]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_bram_ctrl_0_0_stub.vhdl:51]
INFO: [Synth 8-3491] module 'design_1_axi_bram_ctrl_0_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_bram_ctrl_0_1_stub.vhdl:5' bound to instance 'axi_bram_ctrl_1' of component 'design_1_axi_bram_ctrl_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6665]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_bram_ctrl_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_bram_ctrl_0_1_stub.vhdl:51]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3542]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1R706YB' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:93]
INFO: [Synth 8-3491] module 'design_1_auto_ds_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:323]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1R706YB' (1#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:93]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_3HM21E' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:865]
INFO: [Synth 8-3491] module 'design_1_auto_ds_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1160]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1239]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_0_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_3HM21E' (2#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:865]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_7HNO1D' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3318]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_7HNO1D' (3#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3318]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4164]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_0' (4#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3542]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4430]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1W8JXFU' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:486]
INFO: [Synth 8-3491] module 'design_1_auto_ds_2' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_2_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_2' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:716]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_2' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_2_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1W8JXFU' (5#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:486]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_7F27SB' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1368]
INFO: [Synth 8-3491] module 'design_1_auto_ds_3' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_3_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_3' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1663]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_3' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_3_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_1_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_1_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_7F27SB' (6#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1368]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_1UNKX3D' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1870]
INFO: [Synth 8-3491] module 'design_1_auto_ds_4' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_4_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_4' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2164]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_4' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_4_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_2' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_2_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_2' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2243]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_2' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_2_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_1UNKX3D' (7#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1870]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_8PPM5K' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2372]
INFO: [Synth 8-3491] module 'design_1_auto_ds_5' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_5_stub.vhdl:5' bound to instance 'auto_ds' of component 'design_1_auto_ds_5' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2667]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_5' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_ds_5_stub.vhdl:87]
INFO: [Synth 8-3491] module 'design_1_auto_pc_3' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_3_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_3' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2746]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_3' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_pc_3_stub.vhdl:67]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_8PPM5K' (8#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2372]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_3JZIO8' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3107]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_3JZIO8' (9#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:3107]
INFO: [Synth 8-3491] module 'design_1_xbar_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_xbar_1_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5309]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_xbar_1_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1' (10#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4430]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_mem_intercon_1_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5561]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1FI55ZU' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2853]
INFO: [Synth 8-3491] module 'design_1_auto_us_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_us_0_stub.vhdl:5' bound to instance 'auto_us' of component 'design_1_auto_us_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2972]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_auto_us_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1FI55ZU' (11#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2853]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_mem_intercon_1_0' (12#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5561]
INFO: [Synth 8-3491] module 'design_1_axi_perf_mon_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_perf_mon_0_0_stub.vhdl:5' bound to instance 'axi_perf_mon_0' of component 'design_1_axi_perf_mon_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6984]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_perf_mon_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_perf_mon_0_0_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_1_axi_perf_mon_0_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_perf_mon_0_1_stub.vhdl:5' bound to instance 'axi_perf_mon_1' of component 'design_1_axi_perf_mon_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7048]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_perf_mon_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_perf_mon_0_1_stub.vhdl:72]
INFO: [Synth 8-3491] module 'design_1_axi_vdma_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'design_1_axi_vdma_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7112]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_axi_vdma_0_0_stub.vhdl:55]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'design_1_blk_mem_gen_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7159]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_blk_mem_gen_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_blk_mem_gen_0_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:5' bound to instance 'blk_mem_gen_1' of component 'design_1_blk_mem_gen_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7170]
INFO: [Synth 8-638] synthesizing module 'design_1_blk_mem_gen_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_blk_mem_gen_0_1_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7181]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_ila_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_ila_0_1' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_ila_0_1_stub.vhdl:5' bound to instance 'ila_1' of component 'design_1_ila_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7194]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_ila_0_1_stub.vhdl:56]
INFO: [Synth 8-3491] module 'design_1_ila_1_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_ila_1_0_stub.vhdl:5' bound to instance 'ila_2' of component 'design_1_ila_1_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7242]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_1_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_ila_1_0_stub.vhdl:56]
INFO: [Synth 8-3491] module 'design_1_rst_ps8_0_100M_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_rst_ps8_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps8_0_100M' of component 'design_1_rst_ps8_0_100M_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7291]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_rst_ps8_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_v_tpg_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_0_stub.vhdl:5' bound to instance 'v_tpg_0' of component 'design_1_v_tpg_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7304]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_v_tpg_0_0_stub.vhdl:40]
INFO: [Synth 8-3491] module 'design_1_xlconcat_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'design_1_xlconcat_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7336]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconcat_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_zynq_ultra_ps_e_0_0' declared at 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'design_1_zynq_ultra_ps_e_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7342]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/realtime/design_1_zynq_ultra_ps_e_0_0_stub.vhdl:172]
INFO: [Synth 8-256] done synthesizing module 'design_1' (13#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5692]
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (14#1) [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:17]
WARNING: [Synth 8-3331] design s00_couplers_imp_1FI55ZU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1FI55ZU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_mem_intercon_1_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_3JZIO8 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_8PPM5K has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_8PPM5K has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_1UNKX3D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_1UNKX3D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m01_couplers_imp_7F27SB has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[39]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[38]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[37]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[36]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[35]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[34]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[33]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[32]
WARNING: [Synth 8-3331] design m00_couplers_imp_1W8JXFU has unconnected port S_AXI_awaddr[31]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 749.621 ; gain = 539.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 749.621 ; gain = 539.461
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_0' instantiated as 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:323]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_1' instantiated as 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1160]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_2' instantiated as 'design_1_i/axi_mem_intercon1/m00_couplers/auto_ds' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:716]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_3' instantiated as 'design_1_i/axi_mem_intercon1/m01_couplers/auto_ds' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1663]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_4' instantiated as 'design_1_i/axi_mem_intercon1/m02_couplers/auto_ds' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2164]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_5' instantiated as 'design_1_i/axi_mem_intercon1/m03_couplers/auto_ds' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2667]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1239]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/axi_mem_intercon1/m01_couplers/auto_pc' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:1742]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_2' instantiated as 'design_1_i/axi_mem_intercon1/m02_couplers/auto_pc' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2243]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_3' instantiated as 'design_1_i/axi_mem_intercon1/m03_couplers/auto_pc' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2746]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_us_0' instantiated as 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:2972]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_0' instantiated as 'design_1_i/axi_bram_ctrl_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6622]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_bram_ctrl_0_1' instantiated as 'design_1_i/axi_bram_ctrl_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6665]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_perf_mon_0_0' instantiated as 'design_1_i/axi_perf_mon_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:6984]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_perf_mon_0_1' instantiated as 'design_1_i/axi_perf_mon_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7048]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_vdma_0_0' instantiated as 'design_1_i/axi_vdma_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7112]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_blk_mem_gen_0_0' instantiated as 'design_1_i/blk_mem_gen_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7159]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_blk_mem_gen_0_1' instantiated as 'design_1_i/blk_mem_gen_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7170]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ila_0_0' instantiated as 'design_1_i/ila_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7181]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ila_0_1' instantiated as 'design_1_i/ila_1' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7194]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ila_1_0' instantiated as 'design_1_i/ila_2' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7242]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_ps8_0_100M_0' instantiated as 'design_1_i/rst_ps8_0_100M' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7291]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tpg_0_0' instantiated as 'design_1_i/v_tpg_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7304]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/axi_mem_intercon/xbar' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:4164]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_1' instantiated as 'design_1_i/axi_mem_intercon1/xbar' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:5309]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconcat_0_0' instantiated as 'design_1_i/xlconcat_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7336]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_zynq_ultra_ps_e_0_0' instantiated as 'design_1_i/zynq_ultra_ps_e_0' [C:/hdl_projects/mpsoc_int/mpsoc_int.srcs/sources_1/bd/design_1/hdl/design_1.vhd:7342]
INFO: [Device 21-403] Loading part xczu3eg-sfva625-1-i-es1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_2/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_2/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_3/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_3/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_4/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_4/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_5/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_5/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/xbar'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_6/design_1_axi_perf_mon_0_0_in_context.xdc] for cell 'design_1_i/axi_perf_mon_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_6/design_1_axi_perf_mon_0_0_in_context.xdc] for cell 'design_1_i/axi_perf_mon_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_7/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_7/design_1_xlconcat_0_0_in_context.xdc] for cell 'design_1_i/xlconcat_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_8/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_8/design_1_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_1'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_9/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_9/design_1_blk_mem_gen_0_0_in_context.xdc] for cell 'design_1_i/blk_mem_gen_1'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_10/design_1_axi_perf_mon_0_1_in_context.xdc] for cell 'design_1_i/axi_perf_mon_1'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_10/design_1_axi_perf_mon_0_1_in_context.xdc] for cell 'design_1_i/axi_perf_mon_1'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_11/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/xbar'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_11/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/xbar'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_12/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_12/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_13/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_13/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_14/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_14/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_15/design_1_ila_0_1_in_context.xdc] for cell 'design_1_i/ila_1'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_15/design_1_ila_0_1_in_context.xdc] for cell 'design_1_i/ila_1'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_16/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_2'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_16/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_2'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_17/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_17/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_ds'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_18/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_18/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_ds'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_19/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_19/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon/m01_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_20/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m00_couplers/auto_ds'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_20/design_1_auto_ds_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m00_couplers/auto_ds'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_21/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m01_couplers/auto_ds'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_21/design_1_auto_ds_3_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m01_couplers/auto_ds'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_22/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m01_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_22/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m01_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_23/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m02_couplers/auto_ds'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_23/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m02_couplers/auto_ds'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_24/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m02_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_24/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m02_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_25/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m03_couplers/auto_ds'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_25/design_1_auto_ds_4_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m03_couplers/auto_ds'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_26/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m03_couplers/auto_pc'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_26/design_1_auto_pc_2_in_context.xdc] for cell 'design_1_i/axi_mem_intercon1/m03_couplers/auto_pc'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_27/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us'
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/.Xil/Vivado-14024-DESKTOP-HQKVQ13/dcp_27/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_mem_intercon_1/s00_couplers/auto_us'
Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1366.320 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/blk_mem_gen_1' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1368.168 ; gain = 1158.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sfva625-1-i-es1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1368.168 ; gain = 1158.008
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m02_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m03_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_mem_intercon_1/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_perf_mon_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_perf_mon_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blk_mem_gen_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1368.168 ; gain = 1158.008
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'design_1_i' in module 'design_1_wrapper' to reference 'design_1' which has no pins
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 1368.168 ; gain = 1158.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:01:02 . Memory (MB): peak = 1368.168 ; gain = 1158.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk1' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/axi_bram_ctrl_1/bram_clk_a' to pin 'design_1_i/axi_bram_ctrl_1/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 4 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 1901.598 ; gain = 1691.438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 1901.605 ; gain = 1691.445
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:14 ; elapsed = 00:01:27 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:27 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_axi_bram_ctrl_0_0   |         1|
|2     |design_1_axi_bram_ctrl_0_1   |         1|
|3     |design_1_xbar_0              |         1|
|4     |design_1_auto_ds_0           |         1|
|5     |design_1_auto_ds_1           |         1|
|6     |design_1_auto_pc_0           |         1|
|7     |design_1_xbar_1              |         1|
|8     |design_1_auto_ds_2           |         1|
|9     |design_1_auto_ds_3           |         1|
|10    |design_1_auto_pc_1           |         1|
|11    |design_1_auto_ds_4           |         1|
|12    |design_1_auto_pc_2           |         1|
|13    |design_1_auto_ds_5           |         1|
|14    |design_1_auto_pc_3           |         1|
|15    |design_1_auto_us_0           |         1|
|16    |design_1_axi_perf_mon_0_0    |         1|
|17    |design_1_axi_perf_mon_0_1    |         1|
|18    |design_1_axi_vdma_0_0        |         1|
|19    |design_1_blk_mem_gen_0_0     |         1|
|20    |design_1_blk_mem_gen_0_1     |         1|
|21    |design_1_ila_0_0             |         1|
|22    |design_1_ila_0_1             |         1|
|23    |design_1_ila_1_0             |         1|
|24    |design_1_rst_ps8_0_100M_0    |         1|
|25    |design_1_v_tpg_0_0           |         1|
|26    |design_1_xlconcat_0_0        |         1|
|27    |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+----------------------------------+------+
|      |Cell                              |Count |
+------+----------------------------------+------+
|1     |design_1_auto_ds_0_bbox           |     1|
|2     |design_1_auto_ds_1_bbox           |     1|
|3     |design_1_auto_ds_2_bbox           |     1|
|4     |design_1_auto_ds_3_bbox           |     1|
|5     |design_1_auto_ds_4_bbox           |     1|
|6     |design_1_auto_ds_5_bbox           |     1|
|7     |design_1_auto_pc_0_bbox           |     1|
|8     |design_1_auto_pc_1_bbox           |     1|
|9     |design_1_auto_pc_2_bbox           |     1|
|10    |design_1_auto_pc_3_bbox           |     1|
|11    |design_1_auto_us_0_bbox           |     1|
|12    |design_1_axi_bram_ctrl_0_0_bbox   |     1|
|13    |design_1_axi_bram_ctrl_0_1_bbox   |     1|
|14    |design_1_axi_perf_mon_0_0_bbox    |     1|
|15    |design_1_axi_perf_mon_0_1_bbox    |     1|
|16    |design_1_axi_vdma_0_0_bbox        |     1|
|17    |design_1_blk_mem_gen_0_0_bbox     |     1|
|18    |design_1_blk_mem_gen_0_1_bbox     |     1|
|19    |design_1_ila_0_0_bbox             |     1|
|20    |design_1_ila_0_1_bbox             |     1|
|21    |design_1_ila_1_0_bbox             |     1|
|22    |design_1_rst_ps8_0_100M_0_bbox    |     1|
|23    |design_1_v_tpg_0_0_bbox           |     1|
|24    |design_1_xbar_0_bbox              |     1|
|25    |design_1_xbar_1_bbox              |     1|
|26    |design_1_xlconcat_0_0_bbox        |     1|
|27    |design_1_zynq_ultra_ps_e_0_0_bbox |     1|
|28    |LUT1                              |   349|
+------+----------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  6563|
|2     |  design_1_i           |design_1                      |  6563|
|3     |    axi_mem_intercon   |design_1_axi_mem_intercon_0   |  1257|
|4     |      m00_couplers     |m00_couplers_imp_1R706YB      |   232|
|5     |      m01_couplers     |m01_couplers_imp_3HM21E       |   359|
|6     |    axi_mem_intercon1  |design_1_axi_mem_intercon_1   |  3335|
|7     |      m00_couplers     |m00_couplers_imp_1W8JXFU      |   296|
|8     |      m01_couplers     |m01_couplers_imp_7F27SB       |   423|
|9     |      m02_couplers     |m02_couplers_imp_1UNKX3D      |   519|
|10    |      m03_couplers     |m03_couplers_imp_8PPM5K       |   519|
|11    |    axi_mem_intercon_1 |design_1_axi_mem_intercon_1_0 |   214|
|12    |      s00_couplers     |s00_couplers_imp_1FI55ZU      |   214|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1913.664 ; gain = 1703.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 21 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 1913.664 ; gain = 665.160
Synthesis Optimization Complete : Time (s): cpu = 00:01:15 ; elapsed = 00:01:28 . Memory (MB): peak = 1913.664 ; gain = 1703.504
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
103 Infos, 131 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 1942.242 ; gain = 1312.285
INFO: [Common 17-1381] The checkpoint 'C:/hdl_projects/mpsoc_int/mpsoc_int.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1942.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Sep 30 15:13:51 2017...
