{
  "name_file": "win-dlx.s",
  "date": "2021-08-28 12:25:00",
  "steps": 4,
  "runner": [
    {
      "step": 0,
      "instruction": "ADDI R28, R0, #4",
      "stage": "IF",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "ADDI R28, R0, #4",
        "ID": "",
        "intEX": "",
        "faddEX": "",
        "fmultEX": "",
        "fdivEX": "",
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": 0
        }
      ],
      "memory": []
    },
    {
      "step": 1,
      "instruction": "ADDI R29, R0, #1",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "ADDI R29, R0, #1",
        "ID": "ADDI R28, R0, #4",
        "intEX": "",
        "faddEX": "",
        "fmultEX": "",
        "fdivEX": "",
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "PC",
          "value": 1
        }
      ],
      "memory": []
    },
    {
      "step": 2,
      "instruction": "ADDI R17, R0, #3",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "ADDI R17, R0, #3",
        "ID": "ADDI R29, R0, #1",
        "intEX": "ADDI R28, R0, #4",
        "faddEX": "",
        "fmultEX": "",
        "fdivEX": "",
        "MEM": "",
        "WB": ""
      },
      "registers": [
        {
          "register": "R28",
          "value": 4
        },
        {
          "register": "PC",
          "value": 2
        }
      ],
      "memory": []
    },
    {
      "step": 3,
      "instruction": "ADDI R18, R0, 0",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "ADDI R18, R0, 0",
        "ID": "ADDI R17, R0, #3",
        "intEX": "ADDI R29, R0, #1",
        "faddEX": "",
        "fmultEX": "",
        "fdivEX": "",
        "MEM": "ADDI R28, R0, #4",
        "WB": ""
      },
      "registers": [
        {
          "register": "R29",
          "value": 1
        },
        {
          "register": "PC",
          "value": 3
        }
      ],
      "memory": []
    },
    {
      "step": 4,
      "instruction": "trap",
      "IF": 1,
      "IF_stall": 0,
      "ID": 1,
      "ID_stall": 0,
      "intEX": 1,
      "intEX_stall": 0,
      "MEM": 1,
      "MEM_stall": 0,
      "WB": 1,
      "WB_stall": 0,
      "pipeline": {
        "IF": "trap",
        "ID": "ADDI R18, R0, 0",
        "intEX": "ADDI R17, R0, #3",
        "faddEX": "",
        "fmultEX": "",
        "fdivEX": "",
        "MEM": "ADDI R29, R0, #1",
        "WB": "ADDI R28, R0, #4"
      },
      "registers": [
        {
          "register": "R17",
          "value": 3
        },
        {
          "register": "PC",
          "value": 4
        }
      ],
      "memory": []
    }
  ]
}
