// Seed: 3823140889
module module_0 ();
  supply1 id_1;
  wire id_2;
  supply0 id_3;
  assign id_3 = 1 != ~id_1;
  wire id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
  module_0();
  wire id_5;
  xnor (id_1, id_2, id_3, id_4);
  wand id_6 = 1, id_7;
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  wire id_3, id_4;
  module_0();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41
);
  input wire id_41;
  inout wire id_40;
  inout wire id_39;
  inout wire id_38;
  output wire id_37;
  output wire id_36;
  inout wire id_35;
  output wire id_34;
  inout wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  input wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  inout wire id_25;
  input wire id_24;
  inout wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_11[1'b0] = 1;
  wire id_42;
  wire id_43;
  tri id_44, id_45;
  assign id_34#(.id_26(id_8)) = id_3;
  wire id_46;
  module_0();
  wire id_47;
  assign id_44 = (1'b0);
  wire id_48, id_49;
  assign id_3 = 1'b0;
  tri0 id_50 = id_45;
endmodule
