// Seed: 2406491255
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  logic [-1  -  -1 : 1] id_14;
  ;
  wire id_15;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    output logic id_2,
    input supply0 id_3,
    input tri id_4,
    output tri1 id_5,
    input tri1 id_6,
    output tri id_7,
    input supply0 id_8,
    output tri1 id_9,
    input wor id_10,
    output uwire id_11,
    input tri0 id_12,
    input tri id_13,
    input tri id_14
    , id_33,
    output tri0 id_15,
    output uwire id_16,
    input uwire id_17,
    output supply0 id_18,
    input supply0 id_19,
    input supply1 id_20,
    output supply1 id_21,
    input wor id_22,
    input tri0 id_23,
    output supply1 id_24,
    input supply1 id_25,
    input uwire id_26,
    input wire id_27,
    input supply0 id_28,
    input wire id_29,
    output uwire id_30,
    input wand id_31
);
  always @(1) id_2 = id_19;
  parameter id_34 = -1 & 1'b0;
  module_0 modCall_1 (
      id_33,
      id_33,
      id_33,
      id_33,
      id_34,
      id_33,
      id_33,
      id_34,
      id_33,
      id_34,
      id_34,
      id_34,
      id_33
  );
endmodule
