// Seed: 3216323150
module module_0 (
    input uwire id_0,
    input wire id_1,
    input wand id_2,
    input tri0 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor id_6,
    output wire id_7,
    output supply1 id_8
);
  logic id_10;
  logic [-1 'b0 : 1] id_11;
  assign id_11 = id_2;
  assign id_7 = -1;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    input wor id_2,
    input wor id_3,
    input tri1 id_4,
    input uwire id_5,
    output wor id_6,
    output tri0 id_7,
    input supply0 id_8,
    input tri0 id_9,
    input uwire id_10,
    output tri id_11
    , id_17,
    input tri0 id_12,
    input wand id_13,
    input wire id_14,
    input uwire id_15
);
  always_comb disable id_18;
  module_0 modCall_1 (
      id_4,
      id_2,
      id_4,
      id_2,
      id_2,
      id_7,
      id_4,
      id_7,
      id_11
  );
endmodule
