{
  "module_name": "tpc5_qm_regs.h",
  "hash_id": "38afe7f8d548be4777d51478e04f5933dec6257d19ff4de2d44120bf087be576",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/tpc5_qm_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC5_QM_REGS_H_\n#define ASIC_REG_TPC5_QM_REGS_H_\n\n \n\n#define mmTPC5_QM_GLBL_CFG0                                          0xF48000\n\n#define mmTPC5_QM_GLBL_CFG1                                          0xF48004\n\n#define mmTPC5_QM_GLBL_PROT                                          0xF48008\n\n#define mmTPC5_QM_GLBL_ERR_CFG                                       0xF4800C\n\n#define mmTPC5_QM_GLBL_SECURE_PROPS_0                                0xF48010\n\n#define mmTPC5_QM_GLBL_SECURE_PROPS_1                                0xF48014\n\n#define mmTPC5_QM_GLBL_SECURE_PROPS_2                                0xF48018\n\n#define mmTPC5_QM_GLBL_SECURE_PROPS_3                                0xF4801C\n\n#define mmTPC5_QM_GLBL_SECURE_PROPS_4                                0xF48020\n\n#define mmTPC5_QM_GLBL_NON_SECURE_PROPS_0                            0xF48024\n\n#define mmTPC5_QM_GLBL_NON_SECURE_PROPS_1                            0xF48028\n\n#define mmTPC5_QM_GLBL_NON_SECURE_PROPS_2                            0xF4802C\n\n#define mmTPC5_QM_GLBL_NON_SECURE_PROPS_3                            0xF48030\n\n#define mmTPC5_QM_GLBL_NON_SECURE_PROPS_4                            0xF48034\n\n#define mmTPC5_QM_GLBL_STS0                                          0xF48038\n\n#define mmTPC5_QM_GLBL_STS1_0                                        0xF48040\n\n#define mmTPC5_QM_GLBL_STS1_1                                        0xF48044\n\n#define mmTPC5_QM_GLBL_STS1_2                                        0xF48048\n\n#define mmTPC5_QM_GLBL_STS1_3                                        0xF4804C\n\n#define mmTPC5_QM_GLBL_STS1_4                                        0xF48050\n\n#define mmTPC5_QM_GLBL_MSG_EN_0                                      0xF48054\n\n#define mmTPC5_QM_GLBL_MSG_EN_1                                      0xF48058\n\n#define mmTPC5_QM_GLBL_MSG_EN_2                                      0xF4805C\n\n#define mmTPC5_QM_GLBL_MSG_EN_3                                      0xF48060\n\n#define mmTPC5_QM_GLBL_MSG_EN_4                                      0xF48068\n\n#define mmTPC5_QM_PQ_BASE_LO_0                                       0xF48070\n\n#define mmTPC5_QM_PQ_BASE_LO_1                                       0xF48074\n\n#define mmTPC5_QM_PQ_BASE_LO_2                                       0xF48078\n\n#define mmTPC5_QM_PQ_BASE_LO_3                                       0xF4807C\n\n#define mmTPC5_QM_PQ_BASE_HI_0                                       0xF48080\n\n#define mmTPC5_QM_PQ_BASE_HI_1                                       0xF48084\n\n#define mmTPC5_QM_PQ_BASE_HI_2                                       0xF48088\n\n#define mmTPC5_QM_PQ_BASE_HI_3                                       0xF4808C\n\n#define mmTPC5_QM_PQ_SIZE_0                                          0xF48090\n\n#define mmTPC5_QM_PQ_SIZE_1                                          0xF48094\n\n#define mmTPC5_QM_PQ_SIZE_2                                          0xF48098\n\n#define mmTPC5_QM_PQ_SIZE_3                                          0xF4809C\n\n#define mmTPC5_QM_PQ_PI_0                                            0xF480A0\n\n#define mmTPC5_QM_PQ_PI_1                                            0xF480A4\n\n#define mmTPC5_QM_PQ_PI_2                                            0xF480A8\n\n#define mmTPC5_QM_PQ_PI_3                                            0xF480AC\n\n#define mmTPC5_QM_PQ_CI_0                                            0xF480B0\n\n#define mmTPC5_QM_PQ_CI_1                                            0xF480B4\n\n#define mmTPC5_QM_PQ_CI_2                                            0xF480B8\n\n#define mmTPC5_QM_PQ_CI_3                                            0xF480BC\n\n#define mmTPC5_QM_PQ_CFG0_0                                          0xF480C0\n\n#define mmTPC5_QM_PQ_CFG0_1                                          0xF480C4\n\n#define mmTPC5_QM_PQ_CFG0_2                                          0xF480C8\n\n#define mmTPC5_QM_PQ_CFG0_3                                          0xF480CC\n\n#define mmTPC5_QM_PQ_CFG1_0                                          0xF480D0\n\n#define mmTPC5_QM_PQ_CFG1_1                                          0xF480D4\n\n#define mmTPC5_QM_PQ_CFG1_2                                          0xF480D8\n\n#define mmTPC5_QM_PQ_CFG1_3                                          0xF480DC\n\n#define mmTPC5_QM_PQ_ARUSER_31_11_0                                  0xF480E0\n\n#define mmTPC5_QM_PQ_ARUSER_31_11_1                                  0xF480E4\n\n#define mmTPC5_QM_PQ_ARUSER_31_11_2                                  0xF480E8\n\n#define mmTPC5_QM_PQ_ARUSER_31_11_3                                  0xF480EC\n\n#define mmTPC5_QM_PQ_STS0_0                                          0xF480F0\n\n#define mmTPC5_QM_PQ_STS0_1                                          0xF480F4\n\n#define mmTPC5_QM_PQ_STS0_2                                          0xF480F8\n\n#define mmTPC5_QM_PQ_STS0_3                                          0xF480FC\n\n#define mmTPC5_QM_PQ_STS1_0                                          0xF48100\n\n#define mmTPC5_QM_PQ_STS1_1                                          0xF48104\n\n#define mmTPC5_QM_PQ_STS1_2                                          0xF48108\n\n#define mmTPC5_QM_PQ_STS1_3                                          0xF4810C\n\n#define mmTPC5_QM_CQ_CFG0_0                                          0xF48110\n\n#define mmTPC5_QM_CQ_CFG0_1                                          0xF48114\n\n#define mmTPC5_QM_CQ_CFG0_2                                          0xF48118\n\n#define mmTPC5_QM_CQ_CFG0_3                                          0xF4811C\n\n#define mmTPC5_QM_CQ_CFG0_4                                          0xF48120\n\n#define mmTPC5_QM_CQ_CFG1_0                                          0xF48124\n\n#define mmTPC5_QM_CQ_CFG1_1                                          0xF48128\n\n#define mmTPC5_QM_CQ_CFG1_2                                          0xF4812C\n\n#define mmTPC5_QM_CQ_CFG1_3                                          0xF48130\n\n#define mmTPC5_QM_CQ_CFG1_4                                          0xF48134\n\n#define mmTPC5_QM_CQ_ARUSER_31_11_0                                  0xF48138\n\n#define mmTPC5_QM_CQ_ARUSER_31_11_1                                  0xF4813C\n\n#define mmTPC5_QM_CQ_ARUSER_31_11_2                                  0xF48140\n\n#define mmTPC5_QM_CQ_ARUSER_31_11_3                                  0xF48144\n\n#define mmTPC5_QM_CQ_ARUSER_31_11_4                                  0xF48148\n\n#define mmTPC5_QM_CQ_STS0_0                                          0xF4814C\n\n#define mmTPC5_QM_CQ_STS0_1                                          0xF48150\n\n#define mmTPC5_QM_CQ_STS0_2                                          0xF48154\n\n#define mmTPC5_QM_CQ_STS0_3                                          0xF48158\n\n#define mmTPC5_QM_CQ_STS0_4                                          0xF4815C\n\n#define mmTPC5_QM_CQ_STS1_0                                          0xF48160\n\n#define mmTPC5_QM_CQ_STS1_1                                          0xF48164\n\n#define mmTPC5_QM_CQ_STS1_2                                          0xF48168\n\n#define mmTPC5_QM_CQ_STS1_3                                          0xF4816C\n\n#define mmTPC5_QM_CQ_STS1_4                                          0xF48170\n\n#define mmTPC5_QM_CQ_PTR_LO_0                                        0xF48174\n\n#define mmTPC5_QM_CQ_PTR_HI_0                                        0xF48178\n\n#define mmTPC5_QM_CQ_TSIZE_0                                         0xF4817C\n\n#define mmTPC5_QM_CQ_CTL_0                                           0xF48180\n\n#define mmTPC5_QM_CQ_PTR_LO_1                                        0xF48184\n\n#define mmTPC5_QM_CQ_PTR_HI_1                                        0xF48188\n\n#define mmTPC5_QM_CQ_TSIZE_1                                         0xF4818C\n\n#define mmTPC5_QM_CQ_CTL_1                                           0xF48190\n\n#define mmTPC5_QM_CQ_PTR_LO_2                                        0xF48194\n\n#define mmTPC5_QM_CQ_PTR_HI_2                                        0xF48198\n\n#define mmTPC5_QM_CQ_TSIZE_2                                         0xF4819C\n\n#define mmTPC5_QM_CQ_CTL_2                                           0xF481A0\n\n#define mmTPC5_QM_CQ_PTR_LO_3                                        0xF481A4\n\n#define mmTPC5_QM_CQ_PTR_HI_3                                        0xF481A8\n\n#define mmTPC5_QM_CQ_TSIZE_3                                         0xF481AC\n\n#define mmTPC5_QM_CQ_CTL_3                                           0xF481B0\n\n#define mmTPC5_QM_CQ_PTR_LO_4                                        0xF481B4\n\n#define mmTPC5_QM_CQ_PTR_HI_4                                        0xF481B8\n\n#define mmTPC5_QM_CQ_TSIZE_4                                         0xF481BC\n\n#define mmTPC5_QM_CQ_CTL_4                                           0xF481C0\n\n#define mmTPC5_QM_CQ_PTR_LO_STS_0                                    0xF481C4\n\n#define mmTPC5_QM_CQ_PTR_LO_STS_1                                    0xF481C8\n\n#define mmTPC5_QM_CQ_PTR_LO_STS_2                                    0xF481CC\n\n#define mmTPC5_QM_CQ_PTR_LO_STS_3                                    0xF481D0\n\n#define mmTPC5_QM_CQ_PTR_LO_STS_4                                    0xF481D4\n\n#define mmTPC5_QM_CQ_PTR_HI_STS_0                                    0xF481D8\n\n#define mmTPC5_QM_CQ_PTR_HI_STS_1                                    0xF481DC\n\n#define mmTPC5_QM_CQ_PTR_HI_STS_2                                    0xF481E0\n\n#define mmTPC5_QM_CQ_PTR_HI_STS_3                                    0xF481E4\n\n#define mmTPC5_QM_CQ_PTR_HI_STS_4                                    0xF481E8\n\n#define mmTPC5_QM_CQ_TSIZE_STS_0                                     0xF481EC\n\n#define mmTPC5_QM_CQ_TSIZE_STS_1                                     0xF481F0\n\n#define mmTPC5_QM_CQ_TSIZE_STS_2                                     0xF481F4\n\n#define mmTPC5_QM_CQ_TSIZE_STS_3                                     0xF481F8\n\n#define mmTPC5_QM_CQ_TSIZE_STS_4                                     0xF481FC\n\n#define mmTPC5_QM_CQ_CTL_STS_0                                       0xF48200\n\n#define mmTPC5_QM_CQ_CTL_STS_1                                       0xF48204\n\n#define mmTPC5_QM_CQ_CTL_STS_2                                       0xF48208\n\n#define mmTPC5_QM_CQ_CTL_STS_3                                       0xF4820C\n\n#define mmTPC5_QM_CQ_CTL_STS_4                                       0xF48210\n\n#define mmTPC5_QM_CQ_IFIFO_CNT_0                                     0xF48214\n\n#define mmTPC5_QM_CQ_IFIFO_CNT_1                                     0xF48218\n\n#define mmTPC5_QM_CQ_IFIFO_CNT_2                                     0xF4821C\n\n#define mmTPC5_QM_CQ_IFIFO_CNT_3                                     0xF48220\n\n#define mmTPC5_QM_CQ_IFIFO_CNT_4                                     0xF48224\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_LO_0                             0xF48228\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_LO_1                             0xF4822C\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_LO_2                             0xF48230\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_LO_3                             0xF48234\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_LO_4                             0xF48238\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_HI_0                             0xF4823C\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_HI_1                             0xF48240\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_HI_2                             0xF48244\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_HI_3                             0xF48248\n\n#define mmTPC5_QM_CP_MSG_BASE0_ADDR_HI_4                             0xF4824C\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_LO_0                             0xF48250\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_LO_1                             0xF48254\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_LO_2                             0xF48258\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_LO_3                             0xF4825C\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_LO_4                             0xF48260\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_HI_0                             0xF48264\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_HI_1                             0xF48268\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_HI_2                             0xF4826C\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_HI_3                             0xF48270\n\n#define mmTPC5_QM_CP_MSG_BASE1_ADDR_HI_4                             0xF48274\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_LO_0                             0xF48278\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_LO_1                             0xF4827C\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_LO_2                             0xF48280\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_LO_3                             0xF48284\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_LO_4                             0xF48288\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_HI_0                             0xF4828C\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_HI_1                             0xF48290\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_HI_2                             0xF48294\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_HI_3                             0xF48298\n\n#define mmTPC5_QM_CP_MSG_BASE2_ADDR_HI_4                             0xF4829C\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_LO_0                             0xF482A0\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_LO_1                             0xF482A4\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_LO_2                             0xF482A8\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_LO_3                             0xF482AC\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_LO_4                             0xF482B0\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_HI_0                             0xF482B4\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_HI_1                             0xF482B8\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_HI_2                             0xF482BC\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_HI_3                             0xF482C0\n\n#define mmTPC5_QM_CP_MSG_BASE3_ADDR_HI_4                             0xF482C4\n\n#define mmTPC5_QM_CP_LDMA_TSIZE_OFFSET_0                             0xF482C8\n\n#define mmTPC5_QM_CP_LDMA_TSIZE_OFFSET_1                             0xF482CC\n\n#define mmTPC5_QM_CP_LDMA_TSIZE_OFFSET_2                             0xF482D0\n\n#define mmTPC5_QM_CP_LDMA_TSIZE_OFFSET_3                             0xF482D4\n\n#define mmTPC5_QM_CP_LDMA_TSIZE_OFFSET_4                             0xF482D8\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_0                       0xF482E0\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_1                       0xF482E4\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_2                       0xF482E8\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_3                       0xF482EC\n\n#define mmTPC5_QM_CP_LDMA_SRC_BASE_LO_OFFSET_4                       0xF482F0\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_LO_OFFSET_0                       0xF482F4\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_LO_OFFSET_1                       0xF482F8\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_LO_OFFSET_2                       0xF482FC\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_LO_OFFSET_3                       0xF48300\n\n#define mmTPC5_QM_CP_LDMA_DST_BASE_LO_OFFSET_4                       0xF48304\n\n#define mmTPC5_QM_CP_FENCE0_RDATA_0                                  0xF48308\n\n#define mmTPC5_QM_CP_FENCE0_RDATA_1                                  0xF4830C\n\n#define mmTPC5_QM_CP_FENCE0_RDATA_2                                  0xF48310\n\n#define mmTPC5_QM_CP_FENCE0_RDATA_3                                  0xF48314\n\n#define mmTPC5_QM_CP_FENCE0_RDATA_4                                  0xF48318\n\n#define mmTPC5_QM_CP_FENCE1_RDATA_0                                  0xF4831C\n\n#define mmTPC5_QM_CP_FENCE1_RDATA_1                                  0xF48320\n\n#define mmTPC5_QM_CP_FENCE1_RDATA_2                                  0xF48324\n\n#define mmTPC5_QM_CP_FENCE1_RDATA_3                                  0xF48328\n\n#define mmTPC5_QM_CP_FENCE1_RDATA_4                                  0xF4832C\n\n#define mmTPC5_QM_CP_FENCE2_RDATA_0                                  0xF48330\n\n#define mmTPC5_QM_CP_FENCE2_RDATA_1                                  0xF48334\n\n#define mmTPC5_QM_CP_FENCE2_RDATA_2                                  0xF48338\n\n#define mmTPC5_QM_CP_FENCE2_RDATA_3                                  0xF4833C\n\n#define mmTPC5_QM_CP_FENCE2_RDATA_4                                  0xF48340\n\n#define mmTPC5_QM_CP_FENCE3_RDATA_0                                  0xF48344\n\n#define mmTPC5_QM_CP_FENCE3_RDATA_1                                  0xF48348\n\n#define mmTPC5_QM_CP_FENCE3_RDATA_2                                  0xF4834C\n\n#define mmTPC5_QM_CP_FENCE3_RDATA_3                                  0xF48350\n\n#define mmTPC5_QM_CP_FENCE3_RDATA_4                                  0xF48354\n\n#define mmTPC5_QM_CP_FENCE0_CNT_0                                    0xF48358\n\n#define mmTPC5_QM_CP_FENCE0_CNT_1                                    0xF4835C\n\n#define mmTPC5_QM_CP_FENCE0_CNT_2                                    0xF48360\n\n#define mmTPC5_QM_CP_FENCE0_CNT_3                                    0xF48364\n\n#define mmTPC5_QM_CP_FENCE0_CNT_4                                    0xF48368\n\n#define mmTPC5_QM_CP_FENCE1_CNT_0                                    0xF4836C\n\n#define mmTPC5_QM_CP_FENCE1_CNT_1                                    0xF48370\n\n#define mmTPC5_QM_CP_FENCE1_CNT_2                                    0xF48374\n\n#define mmTPC5_QM_CP_FENCE1_CNT_3                                    0xF48378\n\n#define mmTPC5_QM_CP_FENCE1_CNT_4                                    0xF4837C\n\n#define mmTPC5_QM_CP_FENCE2_CNT_0                                    0xF48380\n\n#define mmTPC5_QM_CP_FENCE2_CNT_1                                    0xF48384\n\n#define mmTPC5_QM_CP_FENCE2_CNT_2                                    0xF48388\n\n#define mmTPC5_QM_CP_FENCE2_CNT_3                                    0xF4838C\n\n#define mmTPC5_QM_CP_FENCE2_CNT_4                                    0xF48390\n\n#define mmTPC5_QM_CP_FENCE3_CNT_0                                    0xF48394\n\n#define mmTPC5_QM_CP_FENCE3_CNT_1                                    0xF48398\n\n#define mmTPC5_QM_CP_FENCE3_CNT_2                                    0xF4839C\n\n#define mmTPC5_QM_CP_FENCE3_CNT_3                                    0xF483A0\n\n#define mmTPC5_QM_CP_FENCE3_CNT_4                                    0xF483A4\n\n#define mmTPC5_QM_CP_STS_0                                           0xF483A8\n\n#define mmTPC5_QM_CP_STS_1                                           0xF483AC\n\n#define mmTPC5_QM_CP_STS_2                                           0xF483B0\n\n#define mmTPC5_QM_CP_STS_3                                           0xF483B4\n\n#define mmTPC5_QM_CP_STS_4                                           0xF483B8\n\n#define mmTPC5_QM_CP_CURRENT_INST_LO_0                               0xF483BC\n\n#define mmTPC5_QM_CP_CURRENT_INST_LO_1                               0xF483C0\n\n#define mmTPC5_QM_CP_CURRENT_INST_LO_2                               0xF483C4\n\n#define mmTPC5_QM_CP_CURRENT_INST_LO_3                               0xF483C8\n\n#define mmTPC5_QM_CP_CURRENT_INST_LO_4                               0xF483CC\n\n#define mmTPC5_QM_CP_CURRENT_INST_HI_0                               0xF483D0\n\n#define mmTPC5_QM_CP_CURRENT_INST_HI_1                               0xF483D4\n\n#define mmTPC5_QM_CP_CURRENT_INST_HI_2                               0xF483D8\n\n#define mmTPC5_QM_CP_CURRENT_INST_HI_3                               0xF483DC\n\n#define mmTPC5_QM_CP_CURRENT_INST_HI_4                               0xF483E0\n\n#define mmTPC5_QM_CP_BARRIER_CFG_0                                   0xF483F4\n\n#define mmTPC5_QM_CP_BARRIER_CFG_1                                   0xF483F8\n\n#define mmTPC5_QM_CP_BARRIER_CFG_2                                   0xF483FC\n\n#define mmTPC5_QM_CP_BARRIER_CFG_3                                   0xF48400\n\n#define mmTPC5_QM_CP_BARRIER_CFG_4                                   0xF48404\n\n#define mmTPC5_QM_CP_DBG_0_0                                         0xF48408\n\n#define mmTPC5_QM_CP_DBG_0_1                                         0xF4840C\n\n#define mmTPC5_QM_CP_DBG_0_2                                         0xF48410\n\n#define mmTPC5_QM_CP_DBG_0_3                                         0xF48414\n\n#define mmTPC5_QM_CP_DBG_0_4                                         0xF48418\n\n#define mmTPC5_QM_CP_ARUSER_31_11_0                                  0xF4841C\n\n#define mmTPC5_QM_CP_ARUSER_31_11_1                                  0xF48420\n\n#define mmTPC5_QM_CP_ARUSER_31_11_2                                  0xF48424\n\n#define mmTPC5_QM_CP_ARUSER_31_11_3                                  0xF48428\n\n#define mmTPC5_QM_CP_ARUSER_31_11_4                                  0xF4842C\n\n#define mmTPC5_QM_CP_AWUSER_31_11_0                                  0xF48430\n\n#define mmTPC5_QM_CP_AWUSER_31_11_1                                  0xF48434\n\n#define mmTPC5_QM_CP_AWUSER_31_11_2                                  0xF48438\n\n#define mmTPC5_QM_CP_AWUSER_31_11_3                                  0xF4843C\n\n#define mmTPC5_QM_CP_AWUSER_31_11_4                                  0xF48440\n\n#define mmTPC5_QM_ARB_CFG_0                                          0xF48A00\n\n#define mmTPC5_QM_ARB_CHOISE_Q_PUSH                                  0xF48A04\n\n#define mmTPC5_QM_ARB_WRR_WEIGHT_0                                   0xF48A08\n\n#define mmTPC5_QM_ARB_WRR_WEIGHT_1                                   0xF48A0C\n\n#define mmTPC5_QM_ARB_WRR_WEIGHT_2                                   0xF48A10\n\n#define mmTPC5_QM_ARB_WRR_WEIGHT_3                                   0xF48A14\n\n#define mmTPC5_QM_ARB_CFG_1                                          0xF48A18\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_0                               0xF48A20\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_1                               0xF48A24\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_2                               0xF48A28\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_3                               0xF48A2C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_4                               0xF48A30\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_5                               0xF48A34\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_6                               0xF48A38\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_7                               0xF48A3C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_8                               0xF48A40\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_9                               0xF48A44\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_10                              0xF48A48\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_11                              0xF48A4C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_12                              0xF48A50\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_13                              0xF48A54\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_14                              0xF48A58\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_15                              0xF48A5C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_16                              0xF48A60\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_17                              0xF48A64\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_18                              0xF48A68\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_19                              0xF48A6C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_20                              0xF48A70\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_21                              0xF48A74\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_22                              0xF48A78\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_23                              0xF48A7C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_24                              0xF48A80\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_25                              0xF48A84\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_26                              0xF48A88\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_27                              0xF48A8C\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_28                              0xF48A90\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_29                              0xF48A94\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_30                              0xF48A98\n\n#define mmTPC5_QM_ARB_MST_AVAIL_CRED_31                              0xF48A9C\n\n#define mmTPC5_QM_ARB_MST_CRED_INC                                   0xF48AA0\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_0                         0xF48AA4\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_1                         0xF48AA8\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_2                         0xF48AAC\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_3                         0xF48AB0\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_4                         0xF48AB4\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_5                         0xF48AB8\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_6                         0xF48ABC\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_7                         0xF48AC0\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_8                         0xF48AC4\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_9                         0xF48AC8\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_10                        0xF48ACC\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_11                        0xF48AD0\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_12                        0xF48AD4\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_13                        0xF48AD8\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_14                        0xF48ADC\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_15                        0xF48AE0\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_16                        0xF48AE4\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_17                        0xF48AE8\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_18                        0xF48AEC\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_19                        0xF48AF0\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_20                        0xF48AF4\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_21                        0xF48AF8\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_22                        0xF48AFC\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_23                        0xF48B00\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_24                        0xF48B04\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_25                        0xF48B08\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_26                        0xF48B0C\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_27                        0xF48B10\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_28                        0xF48B14\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_29                        0xF48B18\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_30                        0xF48B1C\n\n#define mmTPC5_QM_ARB_MST_CHOISE_PUSH_OFST_31                        0xF48B20\n\n#define mmTPC5_QM_ARB_SLV_MASTER_INC_CRED_OFST                       0xF48B28\n\n#define mmTPC5_QM_ARB_MST_SLAVE_EN                                   0xF48B2C\n\n#define mmTPC5_QM_ARB_MST_QUIET_PER                                  0xF48B34\n\n#define mmTPC5_QM_ARB_SLV_CHOISE_WDT                                 0xF48B38\n\n#define mmTPC5_QM_ARB_SLV_ID                                         0xF48B3C\n\n#define mmTPC5_QM_ARB_MSG_MAX_INFLIGHT                               0xF48B44\n\n#define mmTPC5_QM_ARB_MSG_AWUSER_31_11                               0xF48B48\n\n#define mmTPC5_QM_ARB_MSG_AWUSER_SEC_PROP                            0xF48B4C\n\n#define mmTPC5_QM_ARB_MSG_AWUSER_NON_SEC_PROP                        0xF48B50\n\n#define mmTPC5_QM_ARB_BASE_LO                                        0xF48B54\n\n#define mmTPC5_QM_ARB_BASE_HI                                        0xF48B58\n\n#define mmTPC5_QM_ARB_STATE_STS                                      0xF48B80\n\n#define mmTPC5_QM_ARB_CHOISE_FULLNESS_STS                            0xF48B84\n\n#define mmTPC5_QM_ARB_MSG_STS                                        0xF48B88\n\n#define mmTPC5_QM_ARB_SLV_CHOISE_Q_HEAD                              0xF48B8C\n\n#define mmTPC5_QM_ARB_ERR_CAUSE                                      0xF48B9C\n\n#define mmTPC5_QM_ARB_ERR_MSG_EN                                     0xF48BA0\n\n#define mmTPC5_QM_ARB_ERR_STS_DRP                                    0xF48BA8\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_0                                 0xF48BB0\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_1                                 0xF48BB4\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_2                                 0xF48BB8\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_3                                 0xF48BBC\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_4                                 0xF48BC0\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_5                                 0xF48BC4\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_6                                 0xF48BC8\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_7                                 0xF48BCC\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_8                                 0xF48BD0\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_9                                 0xF48BD4\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_10                                0xF48BD8\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_11                                0xF48BDC\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_12                                0xF48BE0\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_13                                0xF48BE4\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_14                                0xF48BE8\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_15                                0xF48BEC\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_16                                0xF48BF0\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_17                                0xF48BF4\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_18                                0xF48BF8\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_19                                0xF48BFC\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_20                                0xF48C00\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_21                                0xF48C04\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_22                                0xF48C08\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_23                                0xF48C0C\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_24                                0xF48C10\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_25                                0xF48C14\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_26                                0xF48C18\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_27                                0xF48C1C\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_28                                0xF48C20\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_29                                0xF48C24\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_30                                0xF48C28\n\n#define mmTPC5_QM_ARB_MST_CRED_STS_31                                0xF48C2C\n\n#define mmTPC5_QM_CGM_CFG                                            0xF48C70\n\n#define mmTPC5_QM_CGM_STS                                            0xF48C74\n\n#define mmTPC5_QM_CGM_CFG1                                           0xF48C78\n\n#define mmTPC5_QM_LOCAL_RANGE_BASE                                   0xF48C80\n\n#define mmTPC5_QM_LOCAL_RANGE_SIZE                                   0xF48C84\n\n#define mmTPC5_QM_CSMR_STRICT_PRIO_CFG                               0xF48C90\n\n#define mmTPC5_QM_HBW_RD_RATE_LIM_CFG_1                              0xF48C94\n\n#define mmTPC5_QM_LBW_WR_RATE_LIM_CFG_0                              0xF48C98\n\n#define mmTPC5_QM_LBW_WR_RATE_LIM_CFG_1                              0xF48C9C\n\n#define mmTPC5_QM_HBW_RD_RATE_LIM_CFG_0                              0xF48CA0\n\n#define mmTPC5_QM_GLBL_AXCACHE                                       0xF48CA4\n\n#define mmTPC5_QM_IND_GW_APB_CFG                                     0xF48CB0\n\n#define mmTPC5_QM_IND_GW_APB_WDATA                                   0xF48CB4\n\n#define mmTPC5_QM_IND_GW_APB_RDATA                                   0xF48CB8\n\n#define mmTPC5_QM_IND_GW_APB_STATUS                                  0xF48CBC\n\n#define mmTPC5_QM_GLBL_ERR_ADDR_LO                                   0xF48CD0\n\n#define mmTPC5_QM_GLBL_ERR_ADDR_HI                                   0xF48CD4\n\n#define mmTPC5_QM_GLBL_ERR_WDATA                                     0xF48CD8\n\n#define mmTPC5_QM_GLBL_MEM_INIT_BUSY                                 0xF48D00\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}