{
    "PrevCompiledModules": {
        "testprogram": {
            "arjKm_d": {
                "out": "arjKm_d.o",
                "bytes": 12153,
                "mod": "testprogram",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_544334_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "bytes": 32889,
                "mod": "std",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_prev_archive_1.a"
            }
        },
        "top_system": {
            "zkDLe_d": {
                "out": "zkDLe_d.o",
                "bytes": 54039,
                "mod": "top_system",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_544334_archive_1.a"
            }
        },
        "vcs_paramclassrepository": {
            "hEeZs_d": {
                "out": "hEeZs_d.o",
                "bytes": 206598,
                "mod": "vcs_paramclassrepository",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_544334_archive_1.a"
            }
        },
        "register_0000": {
            "N3bug_d": {
                "out": "N3bug_d.o",
                "bytes": 11670,
                "mod": "register_0000",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_544334_archive_1.a"
            }
        },
        "intf": {
            "k6LTY_d": {
                "out": "k6LTY_d.o",
                "bytes": 45070,
                "mod": "intf",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_544334_archive_1.a"
            }
        },
        "tbench_top": {
            "Mk7In_d": {
                "out": "Mk7In_d.o",
                "bytes": 14109,
                "mod": "tbench_top",
                "mode": 4,
                "checksum": 0,
                "archive": "archive.3/_544334_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "bytes": 8049,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0
            }
        }
    },
    "MlibObjs": {},
    "NameTable": {
        "testprogram": [
            "testprogram",
            "arjKm",
            "module",
            7
        ],
        "vcs_paramclassrepository": [
            "vcs_paramclassrepository",
            "hEeZs",
            "module",
            1
        ],
        "top_system": [
            "top_system",
            "zkDLe",
            "module",
            5
        ],
        "std": [
            "std",
            "reYIK",
            "module",
            3
        ],
        "multiplier": [
            "multiplier",
            "m6KP2",
            "module",
            12
        ],
        "_vcs_unit__3113707226": [
            "_vcs_unit__3113707226",
            "rCz2v",
            "module",
            10
        ],
        "adder": [
            "adder",
            "Qq4Ev",
            "module",
            11
        ],
        "register": [
            "register",
            "DAC4W",
            "module",
            13
        ],
        "register_0000": [
            "register_0000",
            "N3bug",
            "module",
            4
        ],
        "intf": [
            "intf",
            "k6LTY",
            "module",
            6
        ],
        "tbench_top": [
            "tbench_top",
            "Mk7In",
            "module",
            8
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            9
        ]
    },
    "CompileStrategy": "fullobj",
    "stat": {
        "outputSizePerQuad": 77.471711976487882,
        "ru_childs_cgstart": {
            "ru_utime_sec": 0.0,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 0,
            "ru_minflt": 0,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 0
        },
        "totalObjSize": 527195,
        "ru_self_end": {
            "ru_utime_sec": 0.21404000000000001,
            "ru_stime_sec": 0.019442999999999998,
            "ru_maxrss_kb": 124888,
            "ru_minflt": 10401,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 393
        },
        "CodeGen(%)": 42.974677630349476,
        "ru_self_cgstart": {
            "ru_utime_sec": 0.122057,
            "ru_stime_sec": 0.014470999999999999,
            "ru_maxrss_kb": 115688,
            "ru_minflt": 7733,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 263
        },
        "nMops": 18278,
        "nQuads": 6805,
        "ru_childs_end": {
            "ru_utime_sec": 0.0021719999999999999,
            "ru_stime_sec": 0.0,
            "ru_maxrss_kb": 31824,
            "ru_minflt": 241,
            "ru_majflt": 0,
            "ru_nivcsw": 0,
            "ru_nvcsw": 4
        },
        "mopSpeed": 198710.6313123077,
        "quadSpeed": 73981.061717926132,
        "mop/quad": 2.6859662013225569,
        "Frontend(%)": 57.025322369650532,
        "peak_mem_kb": 302404
    },
    "CurCompileUdps": {},
    "SIMBData": {
        "bytes": 77622,
        "out": "amcQwB.o",
        "archive": "archive.3/_544334_archive_1.a"
    },
    "CurCompileModules": [
        "...MASTER...",
        "...MASTER...",
        "vcs_paramclassrepository",
        "vcs_paramclassrepository",
        "_vcs_unit__3113707226",
        "_vcs_unit__3113707226",
        "std",
        "adder",
        "adder",
        "multiplier",
        "multiplier",
        "register",
        "register",
        "register_0000",
        "register_0000",
        "top_system",
        "top_system",
        "intf",
        "intf",
        "testprogram",
        "testprogram",
        "tbench_top",
        "tbench_top"
    ],
    "CompileProcesses": [
        "cgproc.544334.json"
    ],
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "Misc": {
        "csrc": "../csrc",
        "cwd": "/users/students/r0666113/Documents/CPAED/sync1/src",
        "archive_dir": "archive.3",
        "daidir": "/users/students/r0666113/Documents/CPAED/sync1/src/../out/simv.daidir",
        "csrc_abs": "/users/students/r0666113/Documents/CPAED/sync1/csrc",
        "daidir_abs": "/users/students/r0666113/Documents/CPAED/sync1/out/simv.daidir",
        "default_output_dir": "../csrc"
    },
    "CompileStatus": "Successful"
}