
nucleo_fram_dev.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000017f8  0800018c  0800018c  0000118c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08001984  08001984  00002984  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080019c4  080019c4  0000300c  2**0
                  CONTENTS
  4 .ARM          00000000  080019c4  080019c4  0000300c  2**0
                  CONTENTS
  5 .preinit_array 00000000  080019c4  080019c4  0000300c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080019c4  080019c4  000029c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080019c8  080019c8  000029c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080019cc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  2000000c  080019d8  0000300c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000090  080019d8  00003090  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000300c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000062e0  00000000  00000000  0000303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000013de  00000000  00000000  0000931c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000758  00000000  00000000  0000a700  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000578  00000000  00000000  0000ae58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018131  00000000  00000000  0000b3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007a3f  00000000  00000000  00023501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00097a80  00000000  00000000  0002af40  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000c29c0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001c84  00000000  00000000  000c2a04  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000079  00000000  00000000  000c4688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800018c <__do_global_dtors_aux>:
 800018c:	b510      	push	{r4, lr}
 800018e:	4c05      	ldr	r4, [pc, #20]	@ (80001a4 <__do_global_dtors_aux+0x18>)
 8000190:	7823      	ldrb	r3, [r4, #0]
 8000192:	b933      	cbnz	r3, 80001a2 <__do_global_dtors_aux+0x16>
 8000194:	4b04      	ldr	r3, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x1c>)
 8000196:	b113      	cbz	r3, 800019e <__do_global_dtors_aux+0x12>
 8000198:	4804      	ldr	r0, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x20>)
 800019a:	f3af 8000 	nop.w
 800019e:	2301      	movs	r3, #1
 80001a0:	7023      	strb	r3, [r4, #0]
 80001a2:	bd10      	pop	{r4, pc}
 80001a4:	2000000c 	.word	0x2000000c
 80001a8:	00000000 	.word	0x00000000
 80001ac:	0800196c 	.word	0x0800196c

080001b0 <frame_dummy>:
 80001b0:	b508      	push	{r3, lr}
 80001b2:	4b03      	ldr	r3, [pc, #12]	@ (80001c0 <frame_dummy+0x10>)
 80001b4:	b11b      	cbz	r3, 80001be <frame_dummy+0xe>
 80001b6:	4903      	ldr	r1, [pc, #12]	@ (80001c4 <frame_dummy+0x14>)
 80001b8:	4803      	ldr	r0, [pc, #12]	@ (80001c8 <frame_dummy+0x18>)
 80001ba:	f3af 8000 	nop.w
 80001be:	bd08      	pop	{r3, pc}
 80001c0:	00000000 	.word	0x00000000
 80001c4:	20000010 	.word	0x20000010
 80001c8:	0800196c 	.word	0x0800196c

080001cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001cc:	b580      	push	{r7, lr}
 80001ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001d0:	f000 f97d 	bl	80004ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001d4:	f000 f806 	bl	80001e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001d8:	f000 f888 	bl	80002ec <MX_GPIO_Init>
  MX_SPI2_Init();
 80001dc:	f000 f848 	bl	8000270 <MX_SPI2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80001e0:	bf00      	nop
 80001e2:	e7fd      	b.n	80001e0 <main+0x14>

080001e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001e4:	b580      	push	{r7, lr}
 80001e6:	b096      	sub	sp, #88	@ 0x58
 80001e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001ea:	f107 0314 	add.w	r3, r7, #20
 80001ee:	2244      	movs	r2, #68	@ 0x44
 80001f0:	2100      	movs	r1, #0
 80001f2:	4618      	mov	r0, r3
 80001f4:	f001 fb8d 	bl	8001912 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001f8:	463b      	mov	r3, r7
 80001fa:	2200      	movs	r2, #0
 80001fc:	601a      	str	r2, [r3, #0]
 80001fe:	605a      	str	r2, [r3, #4]
 8000200:	609a      	str	r2, [r3, #8]
 8000202:	60da      	str	r2, [r3, #12]
 8000204:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000206:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800020a:	f000 fc3b 	bl	8000a84 <HAL_PWREx_ControlVoltageScaling>
 800020e:	4603      	mov	r3, r0
 8000210:	2b00      	cmp	r3, #0
 8000212:	d001      	beq.n	8000218 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000214:	f000 f882 	bl	800031c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000218:	2310      	movs	r3, #16
 800021a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800021c:	2301      	movs	r3, #1
 800021e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000220:	2300      	movs	r3, #0
 8000222:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000224:	2360      	movs	r3, #96	@ 0x60
 8000226:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000228:	2300      	movs	r3, #0
 800022a:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800022c:	f107 0314 	add.w	r3, r7, #20
 8000230:	4618      	mov	r0, r3
 8000232:	f000 fc7d 	bl	8000b30 <HAL_RCC_OscConfig>
 8000236:	4603      	mov	r3, r0
 8000238:	2b00      	cmp	r3, #0
 800023a:	d001      	beq.n	8000240 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 800023c:	f000 f86e 	bl	800031c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000240:	230f      	movs	r3, #15
 8000242:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000244:	2300      	movs	r3, #0
 8000246:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000248:	2300      	movs	r3, #0
 800024a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800024c:	2300      	movs	r3, #0
 800024e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000250:	2300      	movs	r3, #0
 8000252:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000254:	463b      	mov	r3, r7
 8000256:	2100      	movs	r1, #0
 8000258:	4618      	mov	r0, r3
 800025a:	f001 f8cb 	bl	80013f4 <HAL_RCC_ClockConfig>
 800025e:	4603      	mov	r3, r0
 8000260:	2b00      	cmp	r3, #0
 8000262:	d001      	beq.n	8000268 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000264:	f000 f85a 	bl	800031c <Error_Handler>
  }
}
 8000268:	bf00      	nop
 800026a:	3758      	adds	r7, #88	@ 0x58
 800026c:	46bd      	mov	sp, r7
 800026e:	bd80      	pop	{r7, pc}

08000270 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000274:	4b1b      	ldr	r3, [pc, #108]	@ (80002e4 <MX_SPI2_Init+0x74>)
 8000276:	4a1c      	ldr	r2, [pc, #112]	@ (80002e8 <MX_SPI2_Init+0x78>)
 8000278:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 800027a:	4b1a      	ldr	r3, [pc, #104]	@ (80002e4 <MX_SPI2_Init+0x74>)
 800027c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000280:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000282:	4b18      	ldr	r3, [pc, #96]	@ (80002e4 <MX_SPI2_Init+0x74>)
 8000284:	2200      	movs	r2, #0
 8000286:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000288:	4b16      	ldr	r3, [pc, #88]	@ (80002e4 <MX_SPI2_Init+0x74>)
 800028a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800028e:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000290:	4b14      	ldr	r3, [pc, #80]	@ (80002e4 <MX_SPI2_Init+0x74>)
 8000292:	2200      	movs	r2, #0
 8000294:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000296:	4b13      	ldr	r3, [pc, #76]	@ (80002e4 <MX_SPI2_Init+0x74>)
 8000298:	2200      	movs	r2, #0
 800029a:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 800029c:	4b11      	ldr	r3, [pc, #68]	@ (80002e4 <MX_SPI2_Init+0x74>)
 800029e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80002a2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80002a4:	4b0f      	ldr	r3, [pc, #60]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002a6:	2208      	movs	r2, #8
 80002a8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80002aa:	4b0e      	ldr	r3, [pc, #56]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002ac:	2200      	movs	r2, #0
 80002ae:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80002b0:	4b0c      	ldr	r3, [pc, #48]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002b2:	2200      	movs	r2, #0
 80002b4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80002b6:	4b0b      	ldr	r3, [pc, #44]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80002bc:	4b09      	ldr	r3, [pc, #36]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002be:	2207      	movs	r2, #7
 80002c0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80002c2:	4b08      	ldr	r3, [pc, #32]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80002c8:	4b06      	ldr	r3, [pc, #24]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002ca:	2208      	movs	r2, #8
 80002cc:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80002ce:	4805      	ldr	r0, [pc, #20]	@ (80002e4 <MX_SPI2_Init+0x74>)
 80002d0:	f001 fa7c 	bl	80017cc <HAL_SPI_Init>
 80002d4:	4603      	mov	r3, r0
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	d001      	beq.n	80002de <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80002da:	f000 f81f 	bl	800031c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80002de:	bf00      	nop
 80002e0:	bd80      	pop	{r7, pc}
 80002e2:	bf00      	nop
 80002e4:	20000028 	.word	0x20000028
 80002e8:	40003800 	.word	0x40003800

080002ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002ec:	b480      	push	{r7}
 80002ee:	b083      	sub	sp, #12
 80002f0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002f2:	4b09      	ldr	r3, [pc, #36]	@ (8000318 <MX_GPIO_Init+0x2c>)
 80002f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80002f6:	4a08      	ldr	r2, [pc, #32]	@ (8000318 <MX_GPIO_Init+0x2c>)
 80002f8:	f043 0302 	orr.w	r3, r3, #2
 80002fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80002fe:	4b06      	ldr	r3, [pc, #24]	@ (8000318 <MX_GPIO_Init+0x2c>)
 8000300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000302:	f003 0302 	and.w	r3, r3, #2
 8000306:	607b      	str	r3, [r7, #4]
 8000308:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800030a:	bf00      	nop
 800030c:	370c      	adds	r7, #12
 800030e:	46bd      	mov	sp, r7
 8000310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000314:	4770      	bx	lr
 8000316:	bf00      	nop
 8000318:	40021000 	.word	0x40021000

0800031c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800031c:	b480      	push	{r7}
 800031e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000320:	b672      	cpsid	i
}
 8000322:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000324:	bf00      	nop
 8000326:	e7fd      	b.n	8000324 <Error_Handler+0x8>

08000328 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000328:	b480      	push	{r7}
 800032a:	b083      	sub	sp, #12
 800032c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800032e:	4b0f      	ldr	r3, [pc, #60]	@ (800036c <HAL_MspInit+0x44>)
 8000330:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000332:	4a0e      	ldr	r2, [pc, #56]	@ (800036c <HAL_MspInit+0x44>)
 8000334:	f043 0301 	orr.w	r3, r3, #1
 8000338:	6613      	str	r3, [r2, #96]	@ 0x60
 800033a:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <HAL_MspInit+0x44>)
 800033c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800033e:	f003 0301 	and.w	r3, r3, #1
 8000342:	607b      	str	r3, [r7, #4]
 8000344:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000346:	4b09      	ldr	r3, [pc, #36]	@ (800036c <HAL_MspInit+0x44>)
 8000348:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800034a:	4a08      	ldr	r2, [pc, #32]	@ (800036c <HAL_MspInit+0x44>)
 800034c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000350:	6593      	str	r3, [r2, #88]	@ 0x58
 8000352:	4b06      	ldr	r3, [pc, #24]	@ (800036c <HAL_MspInit+0x44>)
 8000354:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000356:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800035a:	603b      	str	r3, [r7, #0]
 800035c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800035e:	bf00      	nop
 8000360:	370c      	adds	r7, #12
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr
 800036a:	bf00      	nop
 800036c:	40021000 	.word	0x40021000

08000370 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b08a      	sub	sp, #40	@ 0x28
 8000374:	af00      	add	r7, sp, #0
 8000376:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000378:	f107 0314 	add.w	r3, r7, #20
 800037c:	2200      	movs	r2, #0
 800037e:	601a      	str	r2, [r3, #0]
 8000380:	605a      	str	r2, [r3, #4]
 8000382:	609a      	str	r2, [r3, #8]
 8000384:	60da      	str	r2, [r3, #12]
 8000386:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	4a17      	ldr	r2, [pc, #92]	@ (80003ec <HAL_SPI_MspInit+0x7c>)
 800038e:	4293      	cmp	r3, r2
 8000390:	d128      	bne.n	80003e4 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000392:	4b17      	ldr	r3, [pc, #92]	@ (80003f0 <HAL_SPI_MspInit+0x80>)
 8000394:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000396:	4a16      	ldr	r2, [pc, #88]	@ (80003f0 <HAL_SPI_MspInit+0x80>)
 8000398:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800039c:	6593      	str	r3, [r2, #88]	@ 0x58
 800039e:	4b14      	ldr	r3, [pc, #80]	@ (80003f0 <HAL_SPI_MspInit+0x80>)
 80003a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80003a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80003a6:	613b      	str	r3, [r7, #16]
 80003a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80003aa:	4b11      	ldr	r3, [pc, #68]	@ (80003f0 <HAL_SPI_MspInit+0x80>)
 80003ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ae:	4a10      	ldr	r2, [pc, #64]	@ (80003f0 <HAL_SPI_MspInit+0x80>)
 80003b0:	f043 0302 	orr.w	r3, r3, #2
 80003b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80003b6:	4b0e      	ldr	r3, [pc, #56]	@ (80003f0 <HAL_SPI_MspInit+0x80>)
 80003b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80003ba:	f003 0302 	and.w	r3, r3, #2
 80003be:	60fb      	str	r3, [r7, #12]
 80003c0:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80003c2:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80003c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80003c8:	2302      	movs	r3, #2
 80003ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003cc:	2300      	movs	r3, #0
 80003ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80003d0:	2303      	movs	r3, #3
 80003d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80003d4:	2305      	movs	r3, #5
 80003d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80003d8:	f107 0314 	add.w	r3, r7, #20
 80003dc:	4619      	mov	r1, r3
 80003de:	4805      	ldr	r0, [pc, #20]	@ (80003f4 <HAL_SPI_MspInit+0x84>)
 80003e0:	f000 f9d0 	bl	8000784 <HAL_GPIO_Init>

  /* USER CODE END SPI2_MspInit 1 */

  }

}
 80003e4:	bf00      	nop
 80003e6:	3728      	adds	r7, #40	@ 0x28
 80003e8:	46bd      	mov	sp, r7
 80003ea:	bd80      	pop	{r7, pc}
 80003ec:	40003800 	.word	0x40003800
 80003f0:	40021000 	.word	0x40021000
 80003f4:	48000400 	.word	0x48000400

080003f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80003fc:	bf00      	nop
 80003fe:	e7fd      	b.n	80003fc <NMI_Handler+0x4>

08000400 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000400:	b480      	push	{r7}
 8000402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000404:	bf00      	nop
 8000406:	e7fd      	b.n	8000404 <HardFault_Handler+0x4>

08000408 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000408:	b480      	push	{r7}
 800040a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800040c:	bf00      	nop
 800040e:	e7fd      	b.n	800040c <MemManage_Handler+0x4>

08000410 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000410:	b480      	push	{r7}
 8000412:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000414:	bf00      	nop
 8000416:	e7fd      	b.n	8000414 <BusFault_Handler+0x4>

08000418 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000418:	b480      	push	{r7}
 800041a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800041c:	bf00      	nop
 800041e:	e7fd      	b.n	800041c <UsageFault_Handler+0x4>

08000420 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000420:	b480      	push	{r7}
 8000422:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000424:	bf00      	nop
 8000426:	46bd      	mov	sp, r7
 8000428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800042c:	4770      	bx	lr

0800042e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800042e:	b480      	push	{r7}
 8000430:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000432:	bf00      	nop
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr

0800043c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800043c:	b480      	push	{r7}
 800043e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000440:	bf00      	nop
 8000442:	46bd      	mov	sp, r7
 8000444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000448:	4770      	bx	lr

0800044a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800044a:	b580      	push	{r7, lr}
 800044c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800044e:	f000 f893 	bl	8000578 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000452:	bf00      	nop
 8000454:	bd80      	pop	{r7, pc}
	...

08000458 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000458:	b480      	push	{r7}
 800045a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800045c:	4b06      	ldr	r3, [pc, #24]	@ (8000478 <SystemInit+0x20>)
 800045e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000462:	4a05      	ldr	r2, [pc, #20]	@ (8000478 <SystemInit+0x20>)
 8000464:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000468:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800046c:	bf00      	nop
 800046e:	46bd      	mov	sp, r7
 8000470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000474:	4770      	bx	lr
 8000476:	bf00      	nop
 8000478:	e000ed00 	.word	0xe000ed00

0800047c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800047c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80004b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000480:	f7ff ffea 	bl	8000458 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000484:	480c      	ldr	r0, [pc, #48]	@ (80004b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000486:	490d      	ldr	r1, [pc, #52]	@ (80004bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000488:	4a0d      	ldr	r2, [pc, #52]	@ (80004c0 <LoopForever+0xe>)
  movs r3, #0
 800048a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800048c:	e002      	b.n	8000494 <LoopCopyDataInit>

0800048e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800048e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000490:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000492:	3304      	adds	r3, #4

08000494 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000494:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000496:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000498:	d3f9      	bcc.n	800048e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800049a:	4a0a      	ldr	r2, [pc, #40]	@ (80004c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800049c:	4c0a      	ldr	r4, [pc, #40]	@ (80004c8 <LoopForever+0x16>)
  movs r3, #0
 800049e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80004a0:	e001      	b.n	80004a6 <LoopFillZerobss>

080004a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80004a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80004a4:	3204      	adds	r2, #4

080004a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80004a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80004a8:	d3fb      	bcc.n	80004a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80004aa:	f001 fa3b 	bl	8001924 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80004ae:	f7ff fe8d 	bl	80001cc <main>

080004b2 <LoopForever>:

LoopForever:
    b LoopForever
 80004b2:	e7fe      	b.n	80004b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80004b4:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80004b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004c0:	080019cc 	.word	0x080019cc
  ldr r2, =_sbss
 80004c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004c8:	20000090 	.word	0x20000090

080004cc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004cc:	e7fe      	b.n	80004cc <ADC1_2_IRQHandler>

080004ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004ce:	b580      	push	{r7, lr}
 80004d0:	b082      	sub	sp, #8
 80004d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80004d4:	2300      	movs	r3, #0
 80004d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004d8:	2003      	movs	r0, #3
 80004da:	f000 f91f 	bl	800071c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80004de:	200f      	movs	r0, #15
 80004e0:	f000 f80e 	bl	8000500 <HAL_InitTick>
 80004e4:	4603      	mov	r3, r0
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d002      	beq.n	80004f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80004ea:	2301      	movs	r3, #1
 80004ec:	71fb      	strb	r3, [r7, #7]
 80004ee:	e001      	b.n	80004f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80004f0:	f7ff ff1a 	bl	8000328 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80004f4:	79fb      	ldrb	r3, [r7, #7]
}
 80004f6:	4618      	mov	r0, r3
 80004f8:	3708      	adds	r7, #8
 80004fa:	46bd      	mov	sp, r7
 80004fc:	bd80      	pop	{r7, pc}
	...

08000500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000500:	b580      	push	{r7, lr}
 8000502:	b084      	sub	sp, #16
 8000504:	af00      	add	r7, sp, #0
 8000506:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000508:	2300      	movs	r3, #0
 800050a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800050c:	4b17      	ldr	r3, [pc, #92]	@ (800056c <HAL_InitTick+0x6c>)
 800050e:	781b      	ldrb	r3, [r3, #0]
 8000510:	2b00      	cmp	r3, #0
 8000512:	d023      	beq.n	800055c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000514:	4b16      	ldr	r3, [pc, #88]	@ (8000570 <HAL_InitTick+0x70>)
 8000516:	681a      	ldr	r2, [r3, #0]
 8000518:	4b14      	ldr	r3, [pc, #80]	@ (800056c <HAL_InitTick+0x6c>)
 800051a:	781b      	ldrb	r3, [r3, #0]
 800051c:	4619      	mov	r1, r3
 800051e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000522:	fbb3 f3f1 	udiv	r3, r3, r1
 8000526:	fbb2 f3f3 	udiv	r3, r2, r3
 800052a:	4618      	mov	r0, r3
 800052c:	f000 f91d 	bl	800076a <HAL_SYSTICK_Config>
 8000530:	4603      	mov	r3, r0
 8000532:	2b00      	cmp	r3, #0
 8000534:	d10f      	bne.n	8000556 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000536:	687b      	ldr	r3, [r7, #4]
 8000538:	2b0f      	cmp	r3, #15
 800053a:	d809      	bhi.n	8000550 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800053c:	2200      	movs	r2, #0
 800053e:	6879      	ldr	r1, [r7, #4]
 8000540:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000544:	f000 f8f5 	bl	8000732 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000548:	4a0a      	ldr	r2, [pc, #40]	@ (8000574 <HAL_InitTick+0x74>)
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	6013      	str	r3, [r2, #0]
 800054e:	e007      	b.n	8000560 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000550:	2301      	movs	r3, #1
 8000552:	73fb      	strb	r3, [r7, #15]
 8000554:	e004      	b.n	8000560 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000556:	2301      	movs	r3, #1
 8000558:	73fb      	strb	r3, [r7, #15]
 800055a:	e001      	b.n	8000560 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800055c:	2301      	movs	r3, #1
 800055e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000560:	7bfb      	ldrb	r3, [r7, #15]
}
 8000562:	4618      	mov	r0, r3
 8000564:	3710      	adds	r7, #16
 8000566:	46bd      	mov	sp, r7
 8000568:	bd80      	pop	{r7, pc}
 800056a:	bf00      	nop
 800056c:	20000008 	.word	0x20000008
 8000570:	20000000 	.word	0x20000000
 8000574:	20000004 	.word	0x20000004

08000578 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000578:	b480      	push	{r7}
 800057a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800057c:	4b06      	ldr	r3, [pc, #24]	@ (8000598 <HAL_IncTick+0x20>)
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	461a      	mov	r2, r3
 8000582:	4b06      	ldr	r3, [pc, #24]	@ (800059c <HAL_IncTick+0x24>)
 8000584:	681b      	ldr	r3, [r3, #0]
 8000586:	4413      	add	r3, r2
 8000588:	4a04      	ldr	r2, [pc, #16]	@ (800059c <HAL_IncTick+0x24>)
 800058a:	6013      	str	r3, [r2, #0]
}
 800058c:	bf00      	nop
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000008 	.word	0x20000008
 800059c:	2000008c 	.word	0x2000008c

080005a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80005a0:	b480      	push	{r7}
 80005a2:	af00      	add	r7, sp, #0
  return uwTick;
 80005a4:	4b03      	ldr	r3, [pc, #12]	@ (80005b4 <HAL_GetTick+0x14>)
 80005a6:	681b      	ldr	r3, [r3, #0]
}
 80005a8:	4618      	mov	r0, r3
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr
 80005b2:	bf00      	nop
 80005b4:	2000008c 	.word	0x2000008c

080005b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005b8:	b480      	push	{r7}
 80005ba:	b085      	sub	sp, #20
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	f003 0307 	and.w	r3, r3, #7
 80005c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c8:	4b0c      	ldr	r3, [pc, #48]	@ (80005fc <__NVIC_SetPriorityGrouping+0x44>)
 80005ca:	68db      	ldr	r3, [r3, #12]
 80005cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005ce:	68ba      	ldr	r2, [r7, #8]
 80005d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80005d4:	4013      	ands	r3, r2
 80005d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005d8:	68fb      	ldr	r3, [r7, #12]
 80005da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005dc:	68bb      	ldr	r3, [r7, #8]
 80005de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80005e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80005e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005ea:	4a04      	ldr	r2, [pc, #16]	@ (80005fc <__NVIC_SetPriorityGrouping+0x44>)
 80005ec:	68bb      	ldr	r3, [r7, #8]
 80005ee:	60d3      	str	r3, [r2, #12]
}
 80005f0:	bf00      	nop
 80005f2:	3714      	adds	r7, #20
 80005f4:	46bd      	mov	sp, r7
 80005f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fa:	4770      	bx	lr
 80005fc:	e000ed00 	.word	0xe000ed00

08000600 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000600:	b480      	push	{r7}
 8000602:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000604:	4b04      	ldr	r3, [pc, #16]	@ (8000618 <__NVIC_GetPriorityGrouping+0x18>)
 8000606:	68db      	ldr	r3, [r3, #12]
 8000608:	0a1b      	lsrs	r3, r3, #8
 800060a:	f003 0307 	and.w	r3, r3, #7
}
 800060e:	4618      	mov	r0, r3
 8000610:	46bd      	mov	sp, r7
 8000612:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000616:	4770      	bx	lr
 8000618:	e000ed00 	.word	0xe000ed00

0800061c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800061c:	b480      	push	{r7}
 800061e:	b083      	sub	sp, #12
 8000620:	af00      	add	r7, sp, #0
 8000622:	4603      	mov	r3, r0
 8000624:	6039      	str	r1, [r7, #0]
 8000626:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000628:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800062c:	2b00      	cmp	r3, #0
 800062e:	db0a      	blt.n	8000646 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	b2da      	uxtb	r2, r3
 8000634:	490c      	ldr	r1, [pc, #48]	@ (8000668 <__NVIC_SetPriority+0x4c>)
 8000636:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063a:	0112      	lsls	r2, r2, #4
 800063c:	b2d2      	uxtb	r2, r2
 800063e:	440b      	add	r3, r1
 8000640:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000644:	e00a      	b.n	800065c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000646:	683b      	ldr	r3, [r7, #0]
 8000648:	b2da      	uxtb	r2, r3
 800064a:	4908      	ldr	r1, [pc, #32]	@ (800066c <__NVIC_SetPriority+0x50>)
 800064c:	79fb      	ldrb	r3, [r7, #7]
 800064e:	f003 030f 	and.w	r3, r3, #15
 8000652:	3b04      	subs	r3, #4
 8000654:	0112      	lsls	r2, r2, #4
 8000656:	b2d2      	uxtb	r2, r2
 8000658:	440b      	add	r3, r1
 800065a:	761a      	strb	r2, [r3, #24]
}
 800065c:	bf00      	nop
 800065e:	370c      	adds	r7, #12
 8000660:	46bd      	mov	sp, r7
 8000662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000666:	4770      	bx	lr
 8000668:	e000e100 	.word	0xe000e100
 800066c:	e000ed00 	.word	0xe000ed00

08000670 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000670:	b480      	push	{r7}
 8000672:	b089      	sub	sp, #36	@ 0x24
 8000674:	af00      	add	r7, sp, #0
 8000676:	60f8      	str	r0, [r7, #12]
 8000678:	60b9      	str	r1, [r7, #8]
 800067a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	f003 0307 	and.w	r3, r3, #7
 8000682:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000684:	69fb      	ldr	r3, [r7, #28]
 8000686:	f1c3 0307 	rsb	r3, r3, #7
 800068a:	2b04      	cmp	r3, #4
 800068c:	bf28      	it	cs
 800068e:	2304      	movcs	r3, #4
 8000690:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000692:	69fb      	ldr	r3, [r7, #28]
 8000694:	3304      	adds	r3, #4
 8000696:	2b06      	cmp	r3, #6
 8000698:	d902      	bls.n	80006a0 <NVIC_EncodePriority+0x30>
 800069a:	69fb      	ldr	r3, [r7, #28]
 800069c:	3b03      	subs	r3, #3
 800069e:	e000      	b.n	80006a2 <NVIC_EncodePriority+0x32>
 80006a0:	2300      	movs	r3, #0
 80006a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80006a8:	69bb      	ldr	r3, [r7, #24]
 80006aa:	fa02 f303 	lsl.w	r3, r2, r3
 80006ae:	43da      	mvns	r2, r3
 80006b0:	68bb      	ldr	r3, [r7, #8]
 80006b2:	401a      	ands	r2, r3
 80006b4:	697b      	ldr	r3, [r7, #20]
 80006b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006b8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 80006bc:	697b      	ldr	r3, [r7, #20]
 80006be:	fa01 f303 	lsl.w	r3, r1, r3
 80006c2:	43d9      	mvns	r1, r3
 80006c4:	687b      	ldr	r3, [r7, #4]
 80006c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006c8:	4313      	orrs	r3, r2
         );
}
 80006ca:	4618      	mov	r0, r3
 80006cc:	3724      	adds	r7, #36	@ 0x24
 80006ce:	46bd      	mov	sp, r7
 80006d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006d4:	4770      	bx	lr
	...

080006d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b082      	sub	sp, #8
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	3b01      	subs	r3, #1
 80006e4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80006e8:	d301      	bcc.n	80006ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80006ea:	2301      	movs	r3, #1
 80006ec:	e00f      	b.n	800070e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ee:	4a0a      	ldr	r2, [pc, #40]	@ (8000718 <SysTick_Config+0x40>)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	3b01      	subs	r3, #1
 80006f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80006f6:	210f      	movs	r1, #15
 80006f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80006fc:	f7ff ff8e 	bl	800061c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000700:	4b05      	ldr	r3, [pc, #20]	@ (8000718 <SysTick_Config+0x40>)
 8000702:	2200      	movs	r2, #0
 8000704:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000706:	4b04      	ldr	r3, [pc, #16]	@ (8000718 <SysTick_Config+0x40>)
 8000708:	2207      	movs	r2, #7
 800070a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800070c:	2300      	movs	r3, #0
}
 800070e:	4618      	mov	r0, r3
 8000710:	3708      	adds	r7, #8
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	e000e010 	.word	0xe000e010

0800071c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b082      	sub	sp, #8
 8000720:	af00      	add	r7, sp, #0
 8000722:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000724:	6878      	ldr	r0, [r7, #4]
 8000726:	f7ff ff47 	bl	80005b8 <__NVIC_SetPriorityGrouping>
}
 800072a:	bf00      	nop
 800072c:	3708      	adds	r7, #8
 800072e:	46bd      	mov	sp, r7
 8000730:	bd80      	pop	{r7, pc}

08000732 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000732:	b580      	push	{r7, lr}
 8000734:	b086      	sub	sp, #24
 8000736:	af00      	add	r7, sp, #0
 8000738:	4603      	mov	r3, r0
 800073a:	60b9      	str	r1, [r7, #8]
 800073c:	607a      	str	r2, [r7, #4]
 800073e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000740:	2300      	movs	r3, #0
 8000742:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000744:	f7ff ff5c 	bl	8000600 <__NVIC_GetPriorityGrouping>
 8000748:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800074a:	687a      	ldr	r2, [r7, #4]
 800074c:	68b9      	ldr	r1, [r7, #8]
 800074e:	6978      	ldr	r0, [r7, #20]
 8000750:	f7ff ff8e 	bl	8000670 <NVIC_EncodePriority>
 8000754:	4602      	mov	r2, r0
 8000756:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800075a:	4611      	mov	r1, r2
 800075c:	4618      	mov	r0, r3
 800075e:	f7ff ff5d 	bl	800061c <__NVIC_SetPriority>
}
 8000762:	bf00      	nop
 8000764:	3718      	adds	r7, #24
 8000766:	46bd      	mov	sp, r7
 8000768:	bd80      	pop	{r7, pc}

0800076a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800076a:	b580      	push	{r7, lr}
 800076c:	b082      	sub	sp, #8
 800076e:	af00      	add	r7, sp, #0
 8000770:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000772:	6878      	ldr	r0, [r7, #4]
 8000774:	f7ff ffb0 	bl	80006d8 <SysTick_Config>
 8000778:	4603      	mov	r3, r0
}
 800077a:	4618      	mov	r0, r3
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000784:	b480      	push	{r7}
 8000786:	b087      	sub	sp, #28
 8000788:	af00      	add	r7, sp, #0
 800078a:	6078      	str	r0, [r7, #4]
 800078c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800078e:	2300      	movs	r3, #0
 8000790:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000792:	e14e      	b.n	8000a32 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000794:	683b      	ldr	r3, [r7, #0]
 8000796:	681a      	ldr	r2, [r3, #0]
 8000798:	2101      	movs	r1, #1
 800079a:	697b      	ldr	r3, [r7, #20]
 800079c:	fa01 f303 	lsl.w	r3, r1, r3
 80007a0:	4013      	ands	r3, r2
 80007a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80007a4:	68fb      	ldr	r3, [r7, #12]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	f000 8140 	beq.w	8000a2c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80007ac:	683b      	ldr	r3, [r7, #0]
 80007ae:	685b      	ldr	r3, [r3, #4]
 80007b0:	f003 0303 	and.w	r3, r3, #3
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d005      	beq.n	80007c4 <HAL_GPIO_Init+0x40>
 80007b8:	683b      	ldr	r3, [r7, #0]
 80007ba:	685b      	ldr	r3, [r3, #4]
 80007bc:	f003 0303 	and.w	r3, r3, #3
 80007c0:	2b02      	cmp	r3, #2
 80007c2:	d130      	bne.n	8000826 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	689b      	ldr	r3, [r3, #8]
 80007c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80007ca:	697b      	ldr	r3, [r7, #20]
 80007cc:	005b      	lsls	r3, r3, #1
 80007ce:	2203      	movs	r2, #3
 80007d0:	fa02 f303 	lsl.w	r3, r2, r3
 80007d4:	43db      	mvns	r3, r3
 80007d6:	693a      	ldr	r2, [r7, #16]
 80007d8:	4013      	ands	r3, r2
 80007da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80007dc:	683b      	ldr	r3, [r7, #0]
 80007de:	68da      	ldr	r2, [r3, #12]
 80007e0:	697b      	ldr	r3, [r7, #20]
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	fa02 f303 	lsl.w	r3, r2, r3
 80007e8:	693a      	ldr	r2, [r7, #16]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	693a      	ldr	r2, [r7, #16]
 80007f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80007f4:	687b      	ldr	r3, [r7, #4]
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80007fa:	2201      	movs	r2, #1
 80007fc:	697b      	ldr	r3, [r7, #20]
 80007fe:	fa02 f303 	lsl.w	r3, r2, r3
 8000802:	43db      	mvns	r3, r3
 8000804:	693a      	ldr	r2, [r7, #16]
 8000806:	4013      	ands	r3, r2
 8000808:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800080a:	683b      	ldr	r3, [r7, #0]
 800080c:	685b      	ldr	r3, [r3, #4]
 800080e:	091b      	lsrs	r3, r3, #4
 8000810:	f003 0201 	and.w	r2, r3, #1
 8000814:	697b      	ldr	r3, [r7, #20]
 8000816:	fa02 f303 	lsl.w	r3, r2, r3
 800081a:	693a      	ldr	r2, [r7, #16]
 800081c:	4313      	orrs	r3, r2
 800081e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	693a      	ldr	r2, [r7, #16]
 8000824:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000826:	683b      	ldr	r3, [r7, #0]
 8000828:	685b      	ldr	r3, [r3, #4]
 800082a:	f003 0303 	and.w	r3, r3, #3
 800082e:	2b03      	cmp	r3, #3
 8000830:	d017      	beq.n	8000862 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8000832:	687b      	ldr	r3, [r7, #4]
 8000834:	68db      	ldr	r3, [r3, #12]
 8000836:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8000838:	697b      	ldr	r3, [r7, #20]
 800083a:	005b      	lsls	r3, r3, #1
 800083c:	2203      	movs	r2, #3
 800083e:	fa02 f303 	lsl.w	r3, r2, r3
 8000842:	43db      	mvns	r3, r3
 8000844:	693a      	ldr	r2, [r7, #16]
 8000846:	4013      	ands	r3, r2
 8000848:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800084a:	683b      	ldr	r3, [r7, #0]
 800084c:	689a      	ldr	r2, [r3, #8]
 800084e:	697b      	ldr	r3, [r7, #20]
 8000850:	005b      	lsls	r3, r3, #1
 8000852:	fa02 f303 	lsl.w	r3, r2, r3
 8000856:	693a      	ldr	r2, [r7, #16]
 8000858:	4313      	orrs	r3, r2
 800085a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	693a      	ldr	r2, [r7, #16]
 8000860:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	685b      	ldr	r3, [r3, #4]
 8000866:	f003 0303 	and.w	r3, r3, #3
 800086a:	2b02      	cmp	r3, #2
 800086c:	d123      	bne.n	80008b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800086e:	697b      	ldr	r3, [r7, #20]
 8000870:	08da      	lsrs	r2, r3, #3
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	3208      	adds	r2, #8
 8000876:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800087a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800087c:	697b      	ldr	r3, [r7, #20]
 800087e:	f003 0307 	and.w	r3, r3, #7
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	220f      	movs	r2, #15
 8000886:	fa02 f303 	lsl.w	r3, r2, r3
 800088a:	43db      	mvns	r3, r3
 800088c:	693a      	ldr	r2, [r7, #16]
 800088e:	4013      	ands	r3, r2
 8000890:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000892:	683b      	ldr	r3, [r7, #0]
 8000894:	691a      	ldr	r2, [r3, #16]
 8000896:	697b      	ldr	r3, [r7, #20]
 8000898:	f003 0307 	and.w	r3, r3, #7
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	fa02 f303 	lsl.w	r3, r2, r3
 80008a2:	693a      	ldr	r2, [r7, #16]
 80008a4:	4313      	orrs	r3, r2
 80008a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80008a8:	697b      	ldr	r3, [r7, #20]
 80008aa:	08da      	lsrs	r2, r3, #3
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	3208      	adds	r2, #8
 80008b0:	6939      	ldr	r1, [r7, #16]
 80008b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80008b6:	687b      	ldr	r3, [r7, #4]
 80008b8:	681b      	ldr	r3, [r3, #0]
 80008ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80008bc:	697b      	ldr	r3, [r7, #20]
 80008be:	005b      	lsls	r3, r3, #1
 80008c0:	2203      	movs	r2, #3
 80008c2:	fa02 f303 	lsl.w	r3, r2, r3
 80008c6:	43db      	mvns	r3, r3
 80008c8:	693a      	ldr	r2, [r7, #16]
 80008ca:	4013      	ands	r3, r2
 80008cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	f003 0203 	and.w	r2, r3, #3
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	fa02 f303 	lsl.w	r3, r2, r3
 80008de:	693a      	ldr	r2, [r7, #16]
 80008e0:	4313      	orrs	r3, r2
 80008e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	693a      	ldr	r2, [r7, #16]
 80008e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80008ea:	683b      	ldr	r3, [r7, #0]
 80008ec:	685b      	ldr	r3, [r3, #4]
 80008ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	f000 809a 	beq.w	8000a2c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008f8:	4b55      	ldr	r3, [pc, #340]	@ (8000a50 <HAL_GPIO_Init+0x2cc>)
 80008fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80008fc:	4a54      	ldr	r2, [pc, #336]	@ (8000a50 <HAL_GPIO_Init+0x2cc>)
 80008fe:	f043 0301 	orr.w	r3, r3, #1
 8000902:	6613      	str	r3, [r2, #96]	@ 0x60
 8000904:	4b52      	ldr	r3, [pc, #328]	@ (8000a50 <HAL_GPIO_Init+0x2cc>)
 8000906:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000908:	f003 0301 	and.w	r3, r3, #1
 800090c:	60bb      	str	r3, [r7, #8]
 800090e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000910:	4a50      	ldr	r2, [pc, #320]	@ (8000a54 <HAL_GPIO_Init+0x2d0>)
 8000912:	697b      	ldr	r3, [r7, #20]
 8000914:	089b      	lsrs	r3, r3, #2
 8000916:	3302      	adds	r3, #2
 8000918:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800091c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800091e:	697b      	ldr	r3, [r7, #20]
 8000920:	f003 0303 	and.w	r3, r3, #3
 8000924:	009b      	lsls	r3, r3, #2
 8000926:	220f      	movs	r2, #15
 8000928:	fa02 f303 	lsl.w	r3, r2, r3
 800092c:	43db      	mvns	r3, r3
 800092e:	693a      	ldr	r2, [r7, #16]
 8000930:	4013      	ands	r3, r2
 8000932:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800093a:	d013      	beq.n	8000964 <HAL_GPIO_Init+0x1e0>
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	4a46      	ldr	r2, [pc, #280]	@ (8000a58 <HAL_GPIO_Init+0x2d4>)
 8000940:	4293      	cmp	r3, r2
 8000942:	d00d      	beq.n	8000960 <HAL_GPIO_Init+0x1dc>
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	4a45      	ldr	r2, [pc, #276]	@ (8000a5c <HAL_GPIO_Init+0x2d8>)
 8000948:	4293      	cmp	r3, r2
 800094a:	d007      	beq.n	800095c <HAL_GPIO_Init+0x1d8>
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	4a44      	ldr	r2, [pc, #272]	@ (8000a60 <HAL_GPIO_Init+0x2dc>)
 8000950:	4293      	cmp	r3, r2
 8000952:	d101      	bne.n	8000958 <HAL_GPIO_Init+0x1d4>
 8000954:	2303      	movs	r3, #3
 8000956:	e006      	b.n	8000966 <HAL_GPIO_Init+0x1e2>
 8000958:	2307      	movs	r3, #7
 800095a:	e004      	b.n	8000966 <HAL_GPIO_Init+0x1e2>
 800095c:	2302      	movs	r3, #2
 800095e:	e002      	b.n	8000966 <HAL_GPIO_Init+0x1e2>
 8000960:	2301      	movs	r3, #1
 8000962:	e000      	b.n	8000966 <HAL_GPIO_Init+0x1e2>
 8000964:	2300      	movs	r3, #0
 8000966:	697a      	ldr	r2, [r7, #20]
 8000968:	f002 0203 	and.w	r2, r2, #3
 800096c:	0092      	lsls	r2, r2, #2
 800096e:	4093      	lsls	r3, r2
 8000970:	693a      	ldr	r2, [r7, #16]
 8000972:	4313      	orrs	r3, r2
 8000974:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000976:	4937      	ldr	r1, [pc, #220]	@ (8000a54 <HAL_GPIO_Init+0x2d0>)
 8000978:	697b      	ldr	r3, [r7, #20]
 800097a:	089b      	lsrs	r3, r3, #2
 800097c:	3302      	adds	r3, #2
 800097e:	693a      	ldr	r2, [r7, #16]
 8000980:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8000984:	4b37      	ldr	r3, [pc, #220]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 8000986:	689b      	ldr	r3, [r3, #8]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800098a:	68fb      	ldr	r3, [r7, #12]
 800098c:	43db      	mvns	r3, r3
 800098e:	693a      	ldr	r2, [r7, #16]
 8000990:	4013      	ands	r3, r2
 8000992:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000994:	683b      	ldr	r3, [r7, #0]
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800099c:	2b00      	cmp	r3, #0
 800099e:	d003      	beq.n	80009a8 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80009a0:	693a      	ldr	r2, [r7, #16]
 80009a2:	68fb      	ldr	r3, [r7, #12]
 80009a4:	4313      	orrs	r3, r2
 80009a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80009a8:	4a2e      	ldr	r2, [pc, #184]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 80009aa:	693b      	ldr	r3, [r7, #16]
 80009ac:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80009ae:	4b2d      	ldr	r3, [pc, #180]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 80009b0:	68db      	ldr	r3, [r3, #12]
 80009b2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009b4:	68fb      	ldr	r3, [r7, #12]
 80009b6:	43db      	mvns	r3, r3
 80009b8:	693a      	ldr	r2, [r7, #16]
 80009ba:	4013      	ands	r3, r2
 80009bc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80009be:	683b      	ldr	r3, [r7, #0]
 80009c0:	685b      	ldr	r3, [r3, #4]
 80009c2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d003      	beq.n	80009d2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80009ca:	693a      	ldr	r2, [r7, #16]
 80009cc:	68fb      	ldr	r3, [r7, #12]
 80009ce:	4313      	orrs	r3, r2
 80009d0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80009d2:	4a24      	ldr	r2, [pc, #144]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 80009d4:	693b      	ldr	r3, [r7, #16]
 80009d6:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80009d8:	4b22      	ldr	r3, [pc, #136]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	43db      	mvns	r3, r3
 80009e2:	693a      	ldr	r2, [r7, #16]
 80009e4:	4013      	ands	r3, r2
 80009e6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80009e8:	683b      	ldr	r3, [r7, #0]
 80009ea:	685b      	ldr	r3, [r3, #4]
 80009ec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d003      	beq.n	80009fc <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80009f4:	693a      	ldr	r2, [r7, #16]
 80009f6:	68fb      	ldr	r3, [r7, #12]
 80009f8:	4313      	orrs	r3, r2
 80009fa:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80009fc:	4a19      	ldr	r2, [pc, #100]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 80009fe:	693b      	ldr	r3, [r7, #16]
 8000a00:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8000a02:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a08:	68fb      	ldr	r3, [r7, #12]
 8000a0a:	43db      	mvns	r3, r3
 8000a0c:	693a      	ldr	r2, [r7, #16]
 8000a0e:	4013      	ands	r3, r2
 8000a10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000a12:	683b      	ldr	r3, [r7, #0]
 8000a14:	685b      	ldr	r3, [r3, #4]
 8000a16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d003      	beq.n	8000a26 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8000a26:	4a0f      	ldr	r2, [pc, #60]	@ (8000a64 <HAL_GPIO_Init+0x2e0>)
 8000a28:	693b      	ldr	r3, [r7, #16]
 8000a2a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	3301      	adds	r3, #1
 8000a30:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000a32:	683b      	ldr	r3, [r7, #0]
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	697b      	ldr	r3, [r7, #20]
 8000a38:	fa22 f303 	lsr.w	r3, r2, r3
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f47f aea9 	bne.w	8000794 <HAL_GPIO_Init+0x10>
  }
}
 8000a42:	bf00      	nop
 8000a44:	bf00      	nop
 8000a46:	371c      	adds	r7, #28
 8000a48:	46bd      	mov	sp, r7
 8000a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4e:	4770      	bx	lr
 8000a50:	40021000 	.word	0x40021000
 8000a54:	40010000 	.word	0x40010000
 8000a58:	48000400 	.word	0x48000400
 8000a5c:	48000800 	.word	0x48000800
 8000a60:	48000c00 	.word	0x48000c00
 8000a64:	40010400 	.word	0x40010400

08000a68 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000a68:	b480      	push	{r7}
 8000a6a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000a6c:	4b04      	ldr	r3, [pc, #16]	@ (8000a80 <HAL_PWREx_GetVoltageRange+0x18>)
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000a74:	4618      	mov	r0, r3
 8000a76:	46bd      	mov	sp, r7
 8000a78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop
 8000a80:	40007000 	.word	0x40007000

08000a84 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000a84:	b480      	push	{r7}
 8000a86:	b085      	sub	sp, #20
 8000a88:	af00      	add	r7, sp, #0
 8000a8a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000a92:	d130      	bne.n	8000af6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000a94:	4b23      	ldr	r3, [pc, #140]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000a9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000aa0:	d038      	beq.n	8000b14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000aa2:	4b20      	ldr	r3, [pc, #128]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000aa4:	681b      	ldr	r3, [r3, #0]
 8000aa6:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000aaa:	4a1e      	ldr	r2, [pc, #120]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000aac:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ab0:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8000b28 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	2232      	movs	r2, #50	@ 0x32
 8000ab8:	fb02 f303 	mul.w	r3, r2, r3
 8000abc:	4a1b      	ldr	r2, [pc, #108]	@ (8000b2c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000abe:	fba2 2303 	umull	r2, r3, r2, r3
 8000ac2:	0c9b      	lsrs	r3, r3, #18
 8000ac4:	3301      	adds	r3, #1
 8000ac6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ac8:	e002      	b.n	8000ad0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	3b01      	subs	r3, #1
 8000ace:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ad0:	4b14      	ldr	r3, [pc, #80]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ad2:	695b      	ldr	r3, [r3, #20]
 8000ad4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ad8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000adc:	d102      	bne.n	8000ae4 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000ade:	68fb      	ldr	r3, [r7, #12]
 8000ae0:	2b00      	cmp	r3, #0
 8000ae2:	d1f2      	bne.n	8000aca <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000ae4:	4b0f      	ldr	r3, [pc, #60]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000ae6:	695b      	ldr	r3, [r3, #20]
 8000ae8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000aec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000af0:	d110      	bne.n	8000b14 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000af2:	2303      	movs	r3, #3
 8000af4:	e00f      	b.n	8000b16 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000af6:	4b0b      	ldr	r3, [pc, #44]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000afe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000b02:	d007      	beq.n	8000b14 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000b04:	4b07      	ldr	r3, [pc, #28]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b06:	681b      	ldr	r3, [r3, #0]
 8000b08:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000b0c:	4a05      	ldr	r2, [pc, #20]	@ (8000b24 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000b0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b12:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000b14:	2300      	movs	r3, #0
}
 8000b16:	4618      	mov	r0, r3
 8000b18:	3714      	adds	r7, #20
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b20:	4770      	bx	lr
 8000b22:	bf00      	nop
 8000b24:	40007000 	.word	0x40007000
 8000b28:	20000000 	.word	0x20000000
 8000b2c:	431bde83 	.word	0x431bde83

08000b30 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b08a      	sub	sp, #40	@ 0x28
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d102      	bne.n	8000b44 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	f000 bc4f 	b.w	80013e2 <HAL_RCC_OscConfig+0x8b2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000b44:	4b97      	ldr	r3, [pc, #604]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000b46:	689b      	ldr	r3, [r3, #8]
 8000b48:	f003 030c 	and.w	r3, r3, #12
 8000b4c:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000b4e:	4b95      	ldr	r3, [pc, #596]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000b50:	68db      	ldr	r3, [r3, #12]
 8000b52:	f003 0303 	and.w	r3, r3, #3
 8000b56:	61fb      	str	r3, [r7, #28]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f003 0310 	and.w	r3, r3, #16
 8000b60:	2b00      	cmp	r3, #0
 8000b62:	f000 80e6 	beq.w	8000d32 <HAL_RCC_OscConfig+0x202>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000b66:	6a3b      	ldr	r3, [r7, #32]
 8000b68:	2b00      	cmp	r3, #0
 8000b6a:	d007      	beq.n	8000b7c <HAL_RCC_OscConfig+0x4c>
 8000b6c:	6a3b      	ldr	r3, [r7, #32]
 8000b6e:	2b0c      	cmp	r3, #12
 8000b70:	f040 808d 	bne.w	8000c8e <HAL_RCC_OscConfig+0x15e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000b74:	69fb      	ldr	r3, [r7, #28]
 8000b76:	2b01      	cmp	r3, #1
 8000b78:	f040 8089 	bne.w	8000c8e <HAL_RCC_OscConfig+0x15e>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000b7c:	4b89      	ldr	r3, [pc, #548]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	f003 0302 	and.w	r3, r3, #2
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d006      	beq.n	8000b96 <HAL_RCC_OscConfig+0x66>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	69db      	ldr	r3, [r3, #28]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d102      	bne.n	8000b96 <HAL_RCC_OscConfig+0x66>
      {
        return HAL_ERROR;
 8000b90:	2301      	movs	r3, #1
 8000b92:	f000 bc26 	b.w	80013e2 <HAL_RCC_OscConfig+0x8b2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000b9a:	4b82      	ldr	r3, [pc, #520]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000b9c:	681b      	ldr	r3, [r3, #0]
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d004      	beq.n	8000bb0 <HAL_RCC_OscConfig+0x80>
 8000ba6:	4b7f      	ldr	r3, [pc, #508]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000ba8:	681b      	ldr	r3, [r3, #0]
 8000baa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000bae:	e005      	b.n	8000bbc <HAL_RCC_OscConfig+0x8c>
 8000bb0:	4b7c      	ldr	r3, [pc, #496]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000bb2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000bb6:	091b      	lsrs	r3, r3, #4
 8000bb8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000bbc:	4293      	cmp	r3, r2
 8000bbe:	d224      	bcs.n	8000c0a <HAL_RCC_OscConfig+0xda>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bc4:	4618      	mov	r0, r3
 8000bc6:	f000 fda1 	bl	800170c <RCC_SetFlashLatencyFromMSIRange>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d002      	beq.n	8000bd6 <HAL_RCC_OscConfig+0xa6>
          {
            return HAL_ERROR;
 8000bd0:	2301      	movs	r3, #1
 8000bd2:	f000 bc06 	b.w	80013e2 <HAL_RCC_OscConfig+0x8b2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000bd6:	4b73      	ldr	r3, [pc, #460]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	4a72      	ldr	r2, [pc, #456]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000bdc:	f043 0308 	orr.w	r3, r3, #8
 8000be0:	6013      	str	r3, [r2, #0]
 8000be2:	4b70      	ldr	r3, [pc, #448]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000bea:	687b      	ldr	r3, [r7, #4]
 8000bec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000bee:	496d      	ldr	r1, [pc, #436]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000bf0:	4313      	orrs	r3, r2
 8000bf2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000bf4:	4b6b      	ldr	r3, [pc, #428]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000bf6:	685b      	ldr	r3, [r3, #4]
 8000bf8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	6a1b      	ldr	r3, [r3, #32]
 8000c00:	021b      	lsls	r3, r3, #8
 8000c02:	4968      	ldr	r1, [pc, #416]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c04:	4313      	orrs	r3, r2
 8000c06:	604b      	str	r3, [r1, #4]
 8000c08:	e025      	b.n	8000c56 <HAL_RCC_OscConfig+0x126>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000c0a:	4b66      	ldr	r3, [pc, #408]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	4a65      	ldr	r2, [pc, #404]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c10:	f043 0308 	orr.w	r3, r3, #8
 8000c14:	6013      	str	r3, [r2, #0]
 8000c16:	4b63      	ldr	r3, [pc, #396]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c22:	4960      	ldr	r1, [pc, #384]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c24:	4313      	orrs	r3, r2
 8000c26:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000c28:	4b5e      	ldr	r3, [pc, #376]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c2a:	685b      	ldr	r3, [r3, #4]
 8000c2c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	6a1b      	ldr	r3, [r3, #32]
 8000c34:	021b      	lsls	r3, r3, #8
 8000c36:	495b      	ldr	r1, [pc, #364]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c38:	4313      	orrs	r3, r2
 8000c3a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000c3c:	6a3b      	ldr	r3, [r7, #32]
 8000c3e:	2b00      	cmp	r3, #0
 8000c40:	d109      	bne.n	8000c56 <HAL_RCC_OscConfig+0x126>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000c46:	4618      	mov	r0, r3
 8000c48:	f000 fd60 	bl	800170c <RCC_SetFlashLatencyFromMSIRange>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b00      	cmp	r3, #0
 8000c50:	d001      	beq.n	8000c56 <HAL_RCC_OscConfig+0x126>
            {
              return HAL_ERROR;
 8000c52:	2301      	movs	r3, #1
 8000c54:	e3c5      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000c56:	f000 fccd 	bl	80015f4 <HAL_RCC_GetSysClockFreq>
 8000c5a:	4602      	mov	r2, r0
 8000c5c:	4b51      	ldr	r3, [pc, #324]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c5e:	689b      	ldr	r3, [r3, #8]
 8000c60:	091b      	lsrs	r3, r3, #4
 8000c62:	f003 030f 	and.w	r3, r3, #15
 8000c66:	4950      	ldr	r1, [pc, #320]	@ (8000da8 <HAL_RCC_OscConfig+0x278>)
 8000c68:	5ccb      	ldrb	r3, [r1, r3]
 8000c6a:	f003 031f 	and.w	r3, r3, #31
 8000c6e:	fa22 f303 	lsr.w	r3, r2, r3
 8000c72:	4a4e      	ldr	r2, [pc, #312]	@ (8000dac <HAL_RCC_OscConfig+0x27c>)
 8000c74:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000c76:	4b4e      	ldr	r3, [pc, #312]	@ (8000db0 <HAL_RCC_OscConfig+0x280>)
 8000c78:	681b      	ldr	r3, [r3, #0]
 8000c7a:	4618      	mov	r0, r3
 8000c7c:	f7ff fc40 	bl	8000500 <HAL_InitTick>
 8000c80:	4603      	mov	r3, r0
 8000c82:	75fb      	strb	r3, [r7, #23]
        if(status != HAL_OK)
 8000c84:	7dfb      	ldrb	r3, [r7, #23]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d052      	beq.n	8000d30 <HAL_RCC_OscConfig+0x200>
        {
          return status;
 8000c8a:	7dfb      	ldrb	r3, [r7, #23]
 8000c8c:	e3a9      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	69db      	ldr	r3, [r3, #28]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d032      	beq.n	8000cfc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000c96:	4b43      	ldr	r3, [pc, #268]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	4a42      	ldr	r2, [pc, #264]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000ca2:	f7ff fc7d 	bl	80005a0 <HAL_GetTick>
 8000ca6:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000ca8:	e008      	b.n	8000cbc <HAL_RCC_OscConfig+0x18c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000caa:	f7ff fc79 	bl	80005a0 <HAL_GetTick>
 8000cae:	4602      	mov	r2, r0
 8000cb0:	69bb      	ldr	r3, [r7, #24]
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d901      	bls.n	8000cbc <HAL_RCC_OscConfig+0x18c>
          {
            return HAL_TIMEOUT;
 8000cb8:	2303      	movs	r3, #3
 8000cba:	e392      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000cbc:	4b39      	ldr	r3, [pc, #228]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	2b00      	cmp	r3, #0
 8000cc6:	d0f0      	beq.n	8000caa <HAL_RCC_OscConfig+0x17a>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000cc8:	4b36      	ldr	r3, [pc, #216]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000cca:	681b      	ldr	r3, [r3, #0]
 8000ccc:	4a35      	ldr	r2, [pc, #212]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000cce:	f043 0308 	orr.w	r3, r3, #8
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	4b33      	ldr	r3, [pc, #204]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000ce0:	4930      	ldr	r1, [pc, #192]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000ce2:	4313      	orrs	r3, r2
 8000ce4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000ce6:	4b2f      	ldr	r3, [pc, #188]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	6a1b      	ldr	r3, [r3, #32]
 8000cf2:	021b      	lsls	r3, r3, #8
 8000cf4:	492b      	ldr	r1, [pc, #172]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000cf6:	4313      	orrs	r3, r2
 8000cf8:	604b      	str	r3, [r1, #4]
 8000cfa:	e01a      	b.n	8000d32 <HAL_RCC_OscConfig+0x202>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000cfc:	4b29      	ldr	r3, [pc, #164]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000cfe:	681b      	ldr	r3, [r3, #0]
 8000d00:	4a28      	ldr	r2, [pc, #160]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d02:	f023 0301 	bic.w	r3, r3, #1
 8000d06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000d08:	f7ff fc4a 	bl	80005a0 <HAL_GetTick>
 8000d0c:	61b8      	str	r0, [r7, #24]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d0e:	e008      	b.n	8000d22 <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000d10:	f7ff fc46 	bl	80005a0 <HAL_GetTick>
 8000d14:	4602      	mov	r2, r0
 8000d16:	69bb      	ldr	r3, [r7, #24]
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	2b02      	cmp	r3, #2
 8000d1c:	d901      	bls.n	8000d22 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e35f      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000d22:	4b20      	ldr	r3, [pc, #128]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f003 0302 	and.w	r3, r3, #2
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f0      	bne.n	8000d10 <HAL_RCC_OscConfig+0x1e0>
 8000d2e:	e000      	b.n	8000d32 <HAL_RCC_OscConfig+0x202>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d30:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0301 	and.w	r3, r3, #1
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d073      	beq.n	8000e26 <HAL_RCC_OscConfig+0x2f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000d3e:	6a3b      	ldr	r3, [r7, #32]
 8000d40:	2b08      	cmp	r3, #8
 8000d42:	d005      	beq.n	8000d50 <HAL_RCC_OscConfig+0x220>
 8000d44:	6a3b      	ldr	r3, [r7, #32]
 8000d46:	2b0c      	cmp	r3, #12
 8000d48:	d10e      	bne.n	8000d68 <HAL_RCC_OscConfig+0x238>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	2b03      	cmp	r3, #3
 8000d4e:	d10b      	bne.n	8000d68 <HAL_RCC_OscConfig+0x238>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d50:	4b14      	ldr	r3, [pc, #80]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d58:	2b00      	cmp	r3, #0
 8000d5a:	d063      	beq.n	8000e24 <HAL_RCC_OscConfig+0x2f4>
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	685b      	ldr	r3, [r3, #4]
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d15f      	bne.n	8000e24 <HAL_RCC_OscConfig+0x2f4>
      {
        return HAL_ERROR;
 8000d64:	2301      	movs	r3, #1
 8000d66:	e33c      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	685b      	ldr	r3, [r3, #4]
 8000d6c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000d70:	d106      	bne.n	8000d80 <HAL_RCC_OscConfig+0x250>
 8000d72:	4b0c      	ldr	r3, [pc, #48]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	4a0b      	ldr	r2, [pc, #44]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000d7c:	6013      	str	r3, [r2, #0]
 8000d7e:	e025      	b.n	8000dcc <HAL_RCC_OscConfig+0x29c>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000d88:	d114      	bne.n	8000db4 <HAL_RCC_OscConfig+0x284>
 8000d8a:	4b06      	ldr	r3, [pc, #24]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	4a05      	ldr	r2, [pc, #20]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000d94:	6013      	str	r3, [r2, #0]
 8000d96:	4b03      	ldr	r3, [pc, #12]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d98:	681b      	ldr	r3, [r3, #0]
 8000d9a:	4a02      	ldr	r2, [pc, #8]	@ (8000da4 <HAL_RCC_OscConfig+0x274>)
 8000d9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000da0:	6013      	str	r3, [r2, #0]
 8000da2:	e013      	b.n	8000dcc <HAL_RCC_OscConfig+0x29c>
 8000da4:	40021000 	.word	0x40021000
 8000da8:	08001984 	.word	0x08001984
 8000dac:	20000000 	.word	0x20000000
 8000db0:	20000004 	.word	0x20000004
 8000db4:	4b8f      	ldr	r3, [pc, #572]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	4a8e      	ldr	r2, [pc, #568]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000dba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000dbe:	6013      	str	r3, [r2, #0]
 8000dc0:	4b8c      	ldr	r3, [pc, #560]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	4a8b      	ldr	r2, [pc, #556]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000dc6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000dca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	685b      	ldr	r3, [r3, #4]
 8000dd0:	2b00      	cmp	r3, #0
 8000dd2:	d013      	beq.n	8000dfc <HAL_RCC_OscConfig+0x2cc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dd4:	f7ff fbe4 	bl	80005a0 <HAL_GetTick>
 8000dd8:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000dda:	e008      	b.n	8000dee <HAL_RCC_OscConfig+0x2be>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ddc:	f7ff fbe0 	bl	80005a0 <HAL_GetTick>
 8000de0:	4602      	mov	r2, r0
 8000de2:	69bb      	ldr	r3, [r7, #24]
 8000de4:	1ad3      	subs	r3, r2, r3
 8000de6:	2b64      	cmp	r3, #100	@ 0x64
 8000de8:	d901      	bls.n	8000dee <HAL_RCC_OscConfig+0x2be>
          {
            return HAL_TIMEOUT;
 8000dea:	2303      	movs	r3, #3
 8000dec:	e2f9      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000dee:	4b81      	ldr	r3, [pc, #516]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d0f0      	beq.n	8000ddc <HAL_RCC_OscConfig+0x2ac>
 8000dfa:	e014      	b.n	8000e26 <HAL_RCC_OscConfig+0x2f6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000dfc:	f7ff fbd0 	bl	80005a0 <HAL_GetTick>
 8000e00:	61b8      	str	r0, [r7, #24]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e02:	e008      	b.n	8000e16 <HAL_RCC_OscConfig+0x2e6>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000e04:	f7ff fbcc 	bl	80005a0 <HAL_GetTick>
 8000e08:	4602      	mov	r2, r0
 8000e0a:	69bb      	ldr	r3, [r7, #24]
 8000e0c:	1ad3      	subs	r3, r2, r3
 8000e0e:	2b64      	cmp	r3, #100	@ 0x64
 8000e10:	d901      	bls.n	8000e16 <HAL_RCC_OscConfig+0x2e6>
          {
            return HAL_TIMEOUT;
 8000e12:	2303      	movs	r3, #3
 8000e14:	e2e5      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000e16:	4b77      	ldr	r3, [pc, #476]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e1e:	2b00      	cmp	r3, #0
 8000e20:	d1f0      	bne.n	8000e04 <HAL_RCC_OscConfig+0x2d4>
 8000e22:	e000      	b.n	8000e26 <HAL_RCC_OscConfig+0x2f6>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e24:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000e26:	687b      	ldr	r3, [r7, #4]
 8000e28:	681b      	ldr	r3, [r3, #0]
 8000e2a:	f003 0302 	and.w	r3, r3, #2
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d060      	beq.n	8000ef4 <HAL_RCC_OscConfig+0x3c4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000e32:	6a3b      	ldr	r3, [r7, #32]
 8000e34:	2b04      	cmp	r3, #4
 8000e36:	d005      	beq.n	8000e44 <HAL_RCC_OscConfig+0x314>
 8000e38:	6a3b      	ldr	r3, [r7, #32]
 8000e3a:	2b0c      	cmp	r3, #12
 8000e3c:	d119      	bne.n	8000e72 <HAL_RCC_OscConfig+0x342>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000e3e:	69fb      	ldr	r3, [r7, #28]
 8000e40:	2b02      	cmp	r3, #2
 8000e42:	d116      	bne.n	8000e72 <HAL_RCC_OscConfig+0x342>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e44:	4b6b      	ldr	r3, [pc, #428]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e4c:	2b00      	cmp	r3, #0
 8000e4e:	d005      	beq.n	8000e5c <HAL_RCC_OscConfig+0x32c>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d101      	bne.n	8000e5c <HAL_RCC_OscConfig+0x32c>
      {
        return HAL_ERROR;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	e2c2      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000e5c:	4b65      	ldr	r3, [pc, #404]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000e5e:	685b      	ldr	r3, [r3, #4]
 8000e60:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	691b      	ldr	r3, [r3, #16]
 8000e68:	061b      	lsls	r3, r3, #24
 8000e6a:	4962      	ldr	r1, [pc, #392]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000e6c:	4313      	orrs	r3, r2
 8000e6e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000e70:	e040      	b.n	8000ef4 <HAL_RCC_OscConfig+0x3c4>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	68db      	ldr	r3, [r3, #12]
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d023      	beq.n	8000ec2 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000e7a:	4b5e      	ldr	r3, [pc, #376]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a5d      	ldr	r2, [pc, #372]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000e80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e84:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000e86:	f7ff fb8b 	bl	80005a0 <HAL_GetTick>
 8000e8a:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000e8c:	e008      	b.n	8000ea0 <HAL_RCC_OscConfig+0x370>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000e8e:	f7ff fb87 	bl	80005a0 <HAL_GetTick>
 8000e92:	4602      	mov	r2, r0
 8000e94:	69bb      	ldr	r3, [r7, #24]
 8000e96:	1ad3      	subs	r3, r2, r3
 8000e98:	2b02      	cmp	r3, #2
 8000e9a:	d901      	bls.n	8000ea0 <HAL_RCC_OscConfig+0x370>
          {
            return HAL_TIMEOUT;
 8000e9c:	2303      	movs	r3, #3
 8000e9e:	e2a0      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000ea0:	4b54      	ldr	r3, [pc, #336]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d0f0      	beq.n	8000e8e <HAL_RCC_OscConfig+0x35e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000eac:	4b51      	ldr	r3, [pc, #324]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000eae:	685b      	ldr	r3, [r3, #4]
 8000eb0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	691b      	ldr	r3, [r3, #16]
 8000eb8:	061b      	lsls	r3, r3, #24
 8000eba:	494e      	ldr	r1, [pc, #312]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000ebc:	4313      	orrs	r3, r2
 8000ebe:	604b      	str	r3, [r1, #4]
 8000ec0:	e018      	b.n	8000ef4 <HAL_RCC_OscConfig+0x3c4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ec2:	4b4c      	ldr	r3, [pc, #304]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	4a4b      	ldr	r2, [pc, #300]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000ec8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ecc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ece:	f7ff fb67 	bl	80005a0 <HAL_GetTick>
 8000ed2:	61b8      	str	r0, [r7, #24]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ed4:	e008      	b.n	8000ee8 <HAL_RCC_OscConfig+0x3b8>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000ed6:	f7ff fb63 	bl	80005a0 <HAL_GetTick>
 8000eda:	4602      	mov	r2, r0
 8000edc:	69bb      	ldr	r3, [r7, #24]
 8000ede:	1ad3      	subs	r3, r2, r3
 8000ee0:	2b02      	cmp	r3, #2
 8000ee2:	d901      	bls.n	8000ee8 <HAL_RCC_OscConfig+0x3b8>
          {
            return HAL_TIMEOUT;
 8000ee4:	2303      	movs	r3, #3
 8000ee6:	e27c      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000ee8:	4b42      	ldr	r3, [pc, #264]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d1f0      	bne.n	8000ed6 <HAL_RCC_OscConfig+0x3a6>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000ef4:	687b      	ldr	r3, [r7, #4]
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f003 0308 	and.w	r3, r3, #8
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	f000 8082 	beq.w	8001006 <HAL_RCC_OscConfig+0x4d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	695b      	ldr	r3, [r3, #20]
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d05f      	beq.n	8000fca <HAL_RCC_OscConfig+0x49a>
    {
#if defined(RCC_CSR_LSIPREDIV)
      uint32_t csr_temp = RCC->CSR;
 8000f0a:	4b3a      	ldr	r3, [pc, #232]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f10:	613b      	str	r3, [r7, #16]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPREDIV))
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	699a      	ldr	r2, [r3, #24]
 8000f16:	693b      	ldr	r3, [r7, #16]
 8000f18:	f003 0310 	and.w	r3, r3, #16
 8000f1c:	429a      	cmp	r2, r3
 8000f1e:	d037      	beq.n	8000f90 <HAL_RCC_OscConfig+0x460>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8000f20:	693b      	ldr	r3, [r7, #16]
 8000f22:	f003 0302 	and.w	r3, r3, #2
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d006      	beq.n	8000f38 <HAL_RCC_OscConfig+0x408>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8000f2a:	693b      	ldr	r3, [r7, #16]
 8000f2c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d101      	bne.n	8000f38 <HAL_RCC_OscConfig+0x408>
        {
           /* If LSIRDY is set while LSION is not enabled,
              LSIPREDIV can't be updated  */
          return HAL_ERROR;
 8000f34:	2301      	movs	r3, #1
 8000f36:	e254      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPREDIV */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8000f38:	693b      	ldr	r3, [r7, #16]
 8000f3a:	f003 0301 	and.w	r3, r3, #1
 8000f3e:	2b00      	cmp	r3, #0
 8000f40:	d01b      	beq.n	8000f7a <HAL_RCC_OscConfig+0x44a>
        {
          __HAL_RCC_LSI_DISABLE();
 8000f42:	4b2c      	ldr	r3, [pc, #176]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f44:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f48:	4a2a      	ldr	r2, [pc, #168]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f4a:	f023 0301 	bic.w	r3, r3, #1
 8000f4e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8000f52:	f7ff fb25 	bl	80005a0 <HAL_GetTick>
 8000f56:	61b8      	str	r0, [r7, #24]

          /* Wait till LSI is disabled */
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f58:	e008      	b.n	8000f6c <HAL_RCC_OscConfig+0x43c>
          {
            if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000f5a:	f7ff fb21 	bl	80005a0 <HAL_GetTick>
 8000f5e:	4602      	mov	r2, r0
 8000f60:	69bb      	ldr	r3, [r7, #24]
 8000f62:	1ad3      	subs	r3, r2, r3
 8000f64:	2b11      	cmp	r3, #17
 8000f66:	d901      	bls.n	8000f6c <HAL_RCC_OscConfig+0x43c>
            {
              return HAL_TIMEOUT;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	e23a      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000f6c:	4b21      	ldr	r3, [pc, #132]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f6e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f72:	f003 0302 	and.w	r3, r3, #2
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1ef      	bne.n	8000f5a <HAL_RCC_OscConfig+0x42a>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
 8000f7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f7c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f80:	f023 0210 	bic.w	r2, r3, #16
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	699b      	ldr	r3, [r3, #24]
 8000f88:	491a      	ldr	r1, [pc, #104]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f8a:	4313      	orrs	r3, r2
 8000f8c:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000f90:	4b18      	ldr	r3, [pc, #96]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000f96:	4a17      	ldr	r2, [pc, #92]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fa0:	f7ff fafe 	bl	80005a0 <HAL_GetTick>
 8000fa4:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fa6:	e008      	b.n	8000fba <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fa8:	f7ff fafa 	bl	80005a0 <HAL_GetTick>
 8000fac:	4602      	mov	r2, r0
 8000fae:	69bb      	ldr	r3, [r7, #24]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	2b11      	cmp	r3, #17
 8000fb4:	d901      	bls.n	8000fba <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8000fb6:	2303      	movs	r3, #3
 8000fb8:	e213      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000fba:	4b0e      	ldr	r3, [pc, #56]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000fbc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fc0:	f003 0302 	and.w	r3, r3, #2
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d0ef      	beq.n	8000fa8 <HAL_RCC_OscConfig+0x478>
 8000fc8:	e01d      	b.n	8001006 <HAL_RCC_OscConfig+0x4d6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000fca:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000fd0:	4a08      	ldr	r2, [pc, #32]	@ (8000ff4 <HAL_RCC_OscConfig+0x4c4>)
 8000fd2:	f023 0301 	bic.w	r3, r3, #1
 8000fd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fda:	f7ff fae1 	bl	80005a0 <HAL_GetTick>
 8000fde:	61b8      	str	r0, [r7, #24]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000fe0:	e00a      	b.n	8000ff8 <HAL_RCC_OscConfig+0x4c8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000fe2:	f7ff fadd 	bl	80005a0 <HAL_GetTick>
 8000fe6:	4602      	mov	r2, r0
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	1ad3      	subs	r3, r2, r3
 8000fec:	2b11      	cmp	r3, #17
 8000fee:	d903      	bls.n	8000ff8 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_TIMEOUT;
 8000ff0:	2303      	movs	r3, #3
 8000ff2:	e1f6      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
 8000ff4:	40021000 	.word	0x40021000
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000ff8:	4ba9      	ldr	r3, [pc, #676]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8000ffa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ffe:	f003 0302 	and.w	r3, r3, #2
 8001002:	2b00      	cmp	r3, #0
 8001004:	d1ed      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x4b2>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f003 0304 	and.w	r3, r3, #4
 800100e:	2b00      	cmp	r3, #0
 8001010:	f000 80bd 	beq.w	800118e <HAL_RCC_OscConfig+0x65e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001014:	2300      	movs	r3, #0
 8001016:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800101a:	4ba1      	ldr	r3, [pc, #644]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 800101c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800101e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001022:	2b00      	cmp	r3, #0
 8001024:	d10e      	bne.n	8001044 <HAL_RCC_OscConfig+0x514>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001026:	4b9e      	ldr	r3, [pc, #632]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001028:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800102a:	4a9d      	ldr	r2, [pc, #628]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 800102c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001030:	6593      	str	r3, [r2, #88]	@ 0x58
 8001032:	4b9b      	ldr	r3, [pc, #620]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001034:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001036:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800103a:	60fb      	str	r3, [r7, #12]
 800103c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800103e:	2301      	movs	r3, #1
 8001040:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001044:	4b97      	ldr	r3, [pc, #604]	@ (80012a4 <HAL_RCC_OscConfig+0x774>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800104c:	2b00      	cmp	r3, #0
 800104e:	d118      	bne.n	8001082 <HAL_RCC_OscConfig+0x552>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001050:	4b94      	ldr	r3, [pc, #592]	@ (80012a4 <HAL_RCC_OscConfig+0x774>)
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	4a93      	ldr	r2, [pc, #588]	@ (80012a4 <HAL_RCC_OscConfig+0x774>)
 8001056:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800105a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800105c:	f7ff faa0 	bl	80005a0 <HAL_GetTick>
 8001060:	61b8      	str	r0, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001062:	e008      	b.n	8001076 <HAL_RCC_OscConfig+0x546>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001064:	f7ff fa9c 	bl	80005a0 <HAL_GetTick>
 8001068:	4602      	mov	r2, r0
 800106a:	69bb      	ldr	r3, [r7, #24]
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	2b02      	cmp	r3, #2
 8001070:	d901      	bls.n	8001076 <HAL_RCC_OscConfig+0x546>
        {
          return HAL_TIMEOUT;
 8001072:	2303      	movs	r3, #3
 8001074:	e1b5      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001076:	4b8b      	ldr	r3, [pc, #556]	@ (80012a4 <HAL_RCC_OscConfig+0x774>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800107e:	2b00      	cmp	r3, #0
 8001080:	d0f0      	beq.n	8001064 <HAL_RCC_OscConfig+0x534>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
#if defined(RCC_BDCR_LSESYSDIS)
    if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	689b      	ldr	r3, [r3, #8]
 8001086:	f003 0301 	and.w	r3, r3, #1
 800108a:	2b00      	cmp	r3, #0
 800108c:	d02c      	beq.n	80010e8 <HAL_RCC_OscConfig+0x5b8>
    {
      /* Set LSESYSDIS bit according to LSE propagation option (enabled or disabled) */
      MODIFY_REG(RCC->BDCR, RCC_BDCR_LSESYSDIS, (RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSDIS));
 800108e:	4b84      	ldr	r3, [pc, #528]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001090:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001094:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	689b      	ldr	r3, [r3, #8]
 800109c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80010a0:	497f      	ldr	r1, [pc, #508]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010a2:	4313      	orrs	r3, r2
 80010a4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

      if((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	689b      	ldr	r3, [r3, #8]
 80010ac:	f003 0304 	and.w	r3, r3, #4
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d010      	beq.n	80010d6 <HAL_RCC_OscConfig+0x5a6>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80010b4:	4b7a      	ldr	r3, [pc, #488]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ba:	4a79      	ldr	r2, [pc, #484]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010bc:	f043 0304 	orr.w	r3, r3, #4
 80010c0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80010c4:	4b76      	ldr	r3, [pc, #472]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ca:	4a75      	ldr	r2, [pc, #468]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010cc:	f043 0301 	orr.w	r3, r3, #1
 80010d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010d4:	e018      	b.n	8001108 <HAL_RCC_OscConfig+0x5d8>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80010d6:	4b72      	ldr	r3, [pc, #456]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010dc:	4a70      	ldr	r2, [pc, #448]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010de:	f043 0301 	orr.w	r3, r3, #1
 80010e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80010e6:	e00f      	b.n	8001108 <HAL_RCC_OscConfig+0x5d8>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80010e8:	4b6d      	ldr	r3, [pc, #436]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010ee:	4a6c      	ldr	r2, [pc, #432]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010f0:	f023 0301 	bic.w	r3, r3, #1
 80010f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80010f8:	4b69      	ldr	r3, [pc, #420]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80010fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80010fe:	4a68      	ldr	r2, [pc, #416]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001100:	f023 0304 	bic.w	r3, r3, #4
 8001104:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	689b      	ldr	r3, [r3, #8]
 800110c:	2b00      	cmp	r3, #0
 800110e:	d016      	beq.n	800113e <HAL_RCC_OscConfig+0x60e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001110:	f7ff fa46 	bl	80005a0 <HAL_GetTick>
 8001114:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001116:	e00a      	b.n	800112e <HAL_RCC_OscConfig+0x5fe>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001118:	f7ff fa42 	bl	80005a0 <HAL_GetTick>
 800111c:	4602      	mov	r2, r0
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	1ad3      	subs	r3, r2, r3
 8001122:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001126:	4293      	cmp	r3, r2
 8001128:	d901      	bls.n	800112e <HAL_RCC_OscConfig+0x5fe>
        {
          return HAL_TIMEOUT;
 800112a:	2303      	movs	r3, #3
 800112c:	e159      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800112e:	4b5c      	ldr	r3, [pc, #368]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001134:	f003 0302 	and.w	r3, r3, #2
 8001138:	2b00      	cmp	r3, #0
 800113a:	d0ed      	beq.n	8001118 <HAL_RCC_OscConfig+0x5e8>
 800113c:	e01d      	b.n	800117a <HAL_RCC_OscConfig+0x64a>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800113e:	f7ff fa2f 	bl	80005a0 <HAL_GetTick>
 8001142:	61b8      	str	r0, [r7, #24]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001144:	e00a      	b.n	800115c <HAL_RCC_OscConfig+0x62c>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001146:	f7ff fa2b 	bl	80005a0 <HAL_GetTick>
 800114a:	4602      	mov	r2, r0
 800114c:	69bb      	ldr	r3, [r7, #24]
 800114e:	1ad3      	subs	r3, r2, r3
 8001150:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001154:	4293      	cmp	r3, r2
 8001156:	d901      	bls.n	800115c <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_TIMEOUT;
 8001158:	2303      	movs	r3, #3
 800115a:	e142      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800115c:	4b50      	ldr	r3, [pc, #320]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 800115e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001162:	f003 0302 	and.w	r3, r3, #2
 8001166:	2b00      	cmp	r3, #0
 8001168:	d1ed      	bne.n	8001146 <HAL_RCC_OscConfig+0x616>
        }
      }

#if defined(RCC_BDCR_LSESYSDIS)
      /* By default, stop disabling LSE propagation */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
 800116a:	4b4d      	ldr	r3, [pc, #308]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 800116c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001170:	4a4b      	ldr	r2, [pc, #300]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001172:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001176:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800117a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800117e:	2b01      	cmp	r3, #1
 8001180:	d105      	bne.n	800118e <HAL_RCC_OscConfig+0x65e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001182:	4b47      	ldr	r3, [pc, #284]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001186:	4a46      	ldr	r2, [pc, #280]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001188:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800118c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f003 0320 	and.w	r3, r3, #32
 8001196:	2b00      	cmp	r3, #0
 8001198:	d03c      	beq.n	8001214 <HAL_RCC_OscConfig+0x6e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d01c      	beq.n	80011dc <HAL_RCC_OscConfig+0x6ac>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80011a2:	4b3f      	ldr	r3, [pc, #252]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80011a4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011a8:	4a3d      	ldr	r2, [pc, #244]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80011aa:	f043 0301 	orr.w	r3, r3, #1
 80011ae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011b2:	f7ff f9f5 	bl	80005a0 <HAL_GetTick>
 80011b6:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80011b8:	e008      	b.n	80011cc <HAL_RCC_OscConfig+0x69c>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011ba:	f7ff f9f1 	bl	80005a0 <HAL_GetTick>
 80011be:	4602      	mov	r2, r0
 80011c0:	69bb      	ldr	r3, [r7, #24]
 80011c2:	1ad3      	subs	r3, r2, r3
 80011c4:	2b02      	cmp	r3, #2
 80011c6:	d901      	bls.n	80011cc <HAL_RCC_OscConfig+0x69c>
        {
          return HAL_TIMEOUT;
 80011c8:	2303      	movs	r3, #3
 80011ca:	e10a      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80011cc:	4b34      	ldr	r3, [pc, #208]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80011ce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011d2:	f003 0302 	and.w	r3, r3, #2
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d0ef      	beq.n	80011ba <HAL_RCC_OscConfig+0x68a>
 80011da:	e01b      	b.n	8001214 <HAL_RCC_OscConfig+0x6e4>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80011dc:	4b30      	ldr	r3, [pc, #192]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80011de:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80011e2:	4a2f      	ldr	r2, [pc, #188]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 80011e4:	f023 0301 	bic.w	r3, r3, #1
 80011e8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011ec:	f7ff f9d8 	bl	80005a0 <HAL_GetTick>
 80011f0:	61b8      	str	r0, [r7, #24]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x6d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80011f4:	f7ff f9d4 	bl	80005a0 <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b02      	cmp	r3, #2
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x6d6>
        {
          return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e0ed      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001206:	4b26      	ldr	r3, [pc, #152]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001208:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800120c:	f003 0302 	and.w	r3, r3, #2
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1ef      	bne.n	80011f4 <HAL_RCC_OscConfig+0x6c4>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001218:	2b00      	cmp	r3, #0
 800121a:	f000 80e1 	beq.w	80013e0 <HAL_RCC_OscConfig+0x8b0>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001222:	2b02      	cmp	r3, #2
 8001224:	f040 80b5 	bne.w	8001392 <HAL_RCC_OscConfig+0x862>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001228:	4b1d      	ldr	r3, [pc, #116]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 800122a:	68db      	ldr	r3, [r3, #12]
 800122c:	61fb      	str	r3, [r7, #28]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800122e:	69fb      	ldr	r3, [r7, #28]
 8001230:	f003 0203 	and.w	r2, r3, #3
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001238:	429a      	cmp	r2, r3
 800123a:	d124      	bne.n	8001286 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001246:	3b01      	subs	r3, #1
 8001248:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800124a:	429a      	cmp	r2, r3
 800124c:	d11b      	bne.n	8001286 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001258:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800125a:	429a      	cmp	r2, r3
 800125c:	d113      	bne.n	8001286 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800125e:	69fb      	ldr	r3, [r7, #28]
 8001260:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001268:	085b      	lsrs	r3, r3, #1
 800126a:	3b01      	subs	r3, #1
 800126c:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800126e:	429a      	cmp	r2, r3
 8001270:	d109      	bne.n	8001286 <HAL_RCC_OscConfig+0x756>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001272:	69fb      	ldr	r3, [r7, #28]
 8001274:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800127c:	085b      	lsrs	r3, r3, #1
 800127e:	3b01      	subs	r3, #1
 8001280:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001282:	429a      	cmp	r2, r3
 8001284:	d05f      	beq.n	8001346 <HAL_RCC_OscConfig+0x816>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001286:	6a3b      	ldr	r3, [r7, #32]
 8001288:	2b0c      	cmp	r3, #12
 800128a:	d05a      	beq.n	8001342 <HAL_RCC_OscConfig+0x812>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800128c:	4b04      	ldr	r3, [pc, #16]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	4a03      	ldr	r2, [pc, #12]	@ (80012a0 <HAL_RCC_OscConfig+0x770>)
 8001292:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001296:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001298:	f7ff f982 	bl	80005a0 <HAL_GetTick>
 800129c:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800129e:	e00c      	b.n	80012ba <HAL_RCC_OscConfig+0x78a>
 80012a0:	40021000 	.word	0x40021000
 80012a4:	40007000 	.word	0x40007000
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012a8:	f7ff f97a 	bl	80005a0 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	69bb      	ldr	r3, [r7, #24]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_OscConfig+0x78a>
              {
                return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e093      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012ba:	4b4c      	ldr	r3, [pc, #304]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d1f0      	bne.n	80012a8 <HAL_RCC_OscConfig+0x778>
                                 RCC_OscInitStruct->PLL.PLLN,
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#else
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012c6:	4b49      	ldr	r3, [pc, #292]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 80012c8:	68da      	ldr	r2, [r3, #12]
 80012ca:	4b49      	ldr	r3, [pc, #292]	@ (80013f0 <HAL_RCC_OscConfig+0x8c0>)
 80012cc:	4013      	ands	r3, r2
 80012ce:	687a      	ldr	r2, [r7, #4]
 80012d0:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80012d2:	687a      	ldr	r2, [r7, #4]
 80012d4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80012d6:	3a01      	subs	r2, #1
 80012d8:	0112      	lsls	r2, r2, #4
 80012da:	4311      	orrs	r1, r2
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012e0:	0212      	lsls	r2, r2, #8
 80012e2:	4311      	orrs	r1, r2
 80012e4:	687a      	ldr	r2, [r7, #4]
 80012e6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80012e8:	0852      	lsrs	r2, r2, #1
 80012ea:	3a01      	subs	r2, #1
 80012ec:	0552      	lsls	r2, r2, #21
 80012ee:	4311      	orrs	r1, r2
 80012f0:	687a      	ldr	r2, [r7, #4]
 80012f2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80012f4:	0852      	lsrs	r2, r2, #1
 80012f6:	3a01      	subs	r2, #1
 80012f8:	0652      	lsls	r2, r2, #25
 80012fa:	430a      	orrs	r2, r1
 80012fc:	493b      	ldr	r1, [pc, #236]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 80012fe:	4313      	orrs	r3, r2
 8001300:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001302:	4b3a      	ldr	r3, [pc, #232]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	4a39      	ldr	r2, [pc, #228]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001308:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800130c:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800130e:	4b37      	ldr	r3, [pc, #220]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001310:	68db      	ldr	r3, [r3, #12]
 8001312:	4a36      	ldr	r2, [pc, #216]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001314:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001318:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800131a:	f7ff f941 	bl	80005a0 <HAL_GetTick>
 800131e:	61b8      	str	r0, [r7, #24]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001320:	e008      	b.n	8001334 <HAL_RCC_OscConfig+0x804>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001322:	f7ff f93d 	bl	80005a0 <HAL_GetTick>
 8001326:	4602      	mov	r2, r0
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	2b02      	cmp	r3, #2
 800132e:	d901      	bls.n	8001334 <HAL_RCC_OscConfig+0x804>
              {
                return HAL_TIMEOUT;
 8001330:	2303      	movs	r3, #3
 8001332:	e056      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001334:	4b2d      	ldr	r3, [pc, #180]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f0      	beq.n	8001322 <HAL_RCC_OscConfig+0x7f2>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001340:	e04e      	b.n	80013e0 <HAL_RCC_OscConfig+0x8b0>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001342:	2301      	movs	r3, #1
 8001344:	e04d      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001346:	4b29      	ldr	r3, [pc, #164]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800134e:	2b00      	cmp	r3, #0
 8001350:	d146      	bne.n	80013e0 <HAL_RCC_OscConfig+0x8b0>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001352:	4b26      	ldr	r3, [pc, #152]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	4a25      	ldr	r2, [pc, #148]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001358:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800135c:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800135e:	4b23      	ldr	r3, [pc, #140]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001360:	68db      	ldr	r3, [r3, #12]
 8001362:	4a22      	ldr	r2, [pc, #136]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001364:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001368:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800136a:	f7ff f919 	bl	80005a0 <HAL_GetTick>
 800136e:	61b8      	str	r0, [r7, #24]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x854>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001372:	f7ff f915 	bl	80005a0 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b02      	cmp	r3, #2
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x854>
            {
              return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e02e      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001384:	4b19      	ldr	r3, [pc, #100]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0f0      	beq.n	8001372 <HAL_RCC_OscConfig+0x842>
 8001390:	e026      	b.n	80013e0 <HAL_RCC_OscConfig+0x8b0>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001392:	6a3b      	ldr	r3, [r7, #32]
 8001394:	2b0c      	cmp	r3, #12
 8001396:	d021      	beq.n	80013dc <HAL_RCC_OscConfig+0x8ac>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001398:	4b14      	ldr	r3, [pc, #80]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 800139a:	681b      	ldr	r3, [r3, #0]
 800139c:	4a13      	ldr	r2, [pc, #76]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 800139e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80013a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013a4:	f7ff f8fc 	bl	80005a0 <HAL_GetTick>
 80013a8:	61b8      	str	r0, [r7, #24]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013aa:	e008      	b.n	80013be <HAL_RCC_OscConfig+0x88e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013ac:	f7ff f8f8 	bl	80005a0 <HAL_GetTick>
 80013b0:	4602      	mov	r2, r0
 80013b2:	69bb      	ldr	r3, [r7, #24]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	2b02      	cmp	r3, #2
 80013b8:	d901      	bls.n	80013be <HAL_RCC_OscConfig+0x88e>
          {
            return HAL_TIMEOUT;
 80013ba:	2303      	movs	r3, #3
 80013bc:	e011      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013be:	4b0b      	ldr	r3, [pc, #44]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d1f0      	bne.n	80013ac <HAL_RCC_OscConfig+0x87c>
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
 80013ca:	4b08      	ldr	r3, [pc, #32]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 80013cc:	68db      	ldr	r3, [r3, #12]
 80013ce:	4a07      	ldr	r2, [pc, #28]	@ (80013ec <HAL_RCC_OscConfig+0x8bc>)
 80013d0:	f023 7388 	bic.w	r3, r3, #17825792	@ 0x1100000
 80013d4:	f023 0303 	bic.w	r3, r3, #3
 80013d8:	60d3      	str	r3, [r2, #12]
 80013da:	e001      	b.n	80013e0 <HAL_RCC_OscConfig+0x8b0>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80013dc:	2301      	movs	r3, #1
 80013de:	e000      	b.n	80013e2 <HAL_RCC_OscConfig+0x8b2>
      }
    }
  }
  return HAL_OK;
 80013e0:	2300      	movs	r3, #0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3728      	adds	r7, #40	@ 0x28
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40021000 	.word	0x40021000
 80013f0:	f99f808c 	.word	0xf99f808c

080013f4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d101      	bne.n	8001408 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e0e7      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001408:	4b75      	ldr	r3, [pc, #468]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 800140a:	681b      	ldr	r3, [r3, #0]
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	683a      	ldr	r2, [r7, #0]
 8001412:	429a      	cmp	r2, r3
 8001414:	d910      	bls.n	8001438 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001416:	4b72      	ldr	r3, [pc, #456]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	f023 0207 	bic.w	r2, r3, #7
 800141e:	4970      	ldr	r1, [pc, #448]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001420:	683b      	ldr	r3, [r7, #0]
 8001422:	4313      	orrs	r3, r2
 8001424:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001426:	4b6e      	ldr	r3, [pc, #440]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0307 	and.w	r3, r3, #7
 800142e:	683a      	ldr	r2, [r7, #0]
 8001430:	429a      	cmp	r2, r3
 8001432:	d001      	beq.n	8001438 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8001434:	2301      	movs	r3, #1
 8001436:	e0cf      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	f003 0302 	and.w	r3, r3, #2
 8001440:	2b00      	cmp	r3, #0
 8001442:	d010      	beq.n	8001466 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	689a      	ldr	r2, [r3, #8]
 8001448:	4b66      	ldr	r3, [pc, #408]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 800144a:	689b      	ldr	r3, [r3, #8]
 800144c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001450:	429a      	cmp	r2, r3
 8001452:	d908      	bls.n	8001466 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001454:	4b63      	ldr	r3, [pc, #396]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001456:	689b      	ldr	r3, [r3, #8]
 8001458:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	4960      	ldr	r1, [pc, #384]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001462:	4313      	orrs	r3, r2
 8001464:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 0301 	and.w	r3, r3, #1
 800146e:	2b00      	cmp	r3, #0
 8001470:	d04c      	beq.n	800150c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	2b03      	cmp	r3, #3
 8001478:	d107      	bne.n	800148a <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800147a:	4b5a      	ldr	r3, [pc, #360]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d121      	bne.n	80014ca <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001486:	2301      	movs	r3, #1
 8001488:	e0a6      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	2b02      	cmp	r3, #2
 8001490:	d107      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001492:	4b54      	ldr	r3, [pc, #336]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800149a:	2b00      	cmp	r3, #0
 800149c:	d115      	bne.n	80014ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800149e:	2301      	movs	r3, #1
 80014a0:	e09a      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	685b      	ldr	r3, [r3, #4]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d107      	bne.n	80014ba <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014aa:	4b4e      	ldr	r3, [pc, #312]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80014ac:	681b      	ldr	r3, [r3, #0]
 80014ae:	f003 0302 	and.w	r3, r3, #2
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d109      	bne.n	80014ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014b6:	2301      	movs	r3, #1
 80014b8:	e08e      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014ba:	4b4a      	ldr	r3, [pc, #296]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d101      	bne.n	80014ca <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e086      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014ca:	4b46      	ldr	r3, [pc, #280]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80014cc:	689b      	ldr	r3, [r3, #8]
 80014ce:	f023 0203 	bic.w	r2, r3, #3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	4943      	ldr	r1, [pc, #268]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80014d8:	4313      	orrs	r3, r2
 80014da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80014dc:	f7ff f860 	bl	80005a0 <HAL_GetTick>
 80014e0:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014e2:	e00a      	b.n	80014fa <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80014e4:	f7ff f85c 	bl	80005a0 <HAL_GetTick>
 80014e8:	4602      	mov	r2, r0
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	1ad3      	subs	r3, r2, r3
 80014ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014f2:	4293      	cmp	r3, r2
 80014f4:	d901      	bls.n	80014fa <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80014f6:	2303      	movs	r3, #3
 80014f8:	e06e      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80014fa:	4b3a      	ldr	r3, [pc, #232]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	f003 020c 	and.w	r2, r3, #12
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	685b      	ldr	r3, [r3, #4]
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	429a      	cmp	r2, r3
 800150a:	d1eb      	bne.n	80014e4 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	681b      	ldr	r3, [r3, #0]
 8001510:	f003 0302 	and.w	r3, r3, #2
 8001514:	2b00      	cmp	r3, #0
 8001516:	d010      	beq.n	800153a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	689a      	ldr	r2, [r3, #8]
 800151c:	4b31      	ldr	r3, [pc, #196]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 800151e:	689b      	ldr	r3, [r3, #8]
 8001520:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001524:	429a      	cmp	r2, r3
 8001526:	d208      	bcs.n	800153a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001528:	4b2e      	ldr	r3, [pc, #184]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 800152a:	689b      	ldr	r3, [r3, #8]
 800152c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	492b      	ldr	r1, [pc, #172]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001536:	4313      	orrs	r3, r2
 8001538:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800153a:	4b29      	ldr	r3, [pc, #164]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	f003 0307 	and.w	r3, r3, #7
 8001542:	683a      	ldr	r2, [r7, #0]
 8001544:	429a      	cmp	r2, r3
 8001546:	d210      	bcs.n	800156a <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001548:	4b25      	ldr	r3, [pc, #148]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f023 0207 	bic.w	r2, r3, #7
 8001550:	4923      	ldr	r1, [pc, #140]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	4313      	orrs	r3, r2
 8001556:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001558:	4b21      	ldr	r3, [pc, #132]	@ (80015e0 <HAL_RCC_ClockConfig+0x1ec>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	f003 0307 	and.w	r3, r3, #7
 8001560:	683a      	ldr	r2, [r7, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d001      	beq.n	800156a <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001566:	2301      	movs	r3, #1
 8001568:	e036      	b.n	80015d8 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	f003 0304 	and.w	r3, r3, #4
 8001572:	2b00      	cmp	r3, #0
 8001574:	d008      	beq.n	8001588 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001576:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	68db      	ldr	r3, [r3, #12]
 8001582:	4918      	ldr	r1, [pc, #96]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001584:	4313      	orrs	r3, r2
 8001586:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f003 0308 	and.w	r3, r3, #8
 8001590:	2b00      	cmp	r3, #0
 8001592:	d009      	beq.n	80015a8 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001594:	4b13      	ldr	r3, [pc, #76]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 8001596:	689b      	ldr	r3, [r3, #8]
 8001598:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	00db      	lsls	r3, r3, #3
 80015a2:	4910      	ldr	r1, [pc, #64]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80015a4:	4313      	orrs	r3, r2
 80015a6:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015a8:	f000 f824 	bl	80015f4 <HAL_RCC_GetSysClockFreq>
 80015ac:	4602      	mov	r2, r0
 80015ae:	4b0d      	ldr	r3, [pc, #52]	@ (80015e4 <HAL_RCC_ClockConfig+0x1f0>)
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	091b      	lsrs	r3, r3, #4
 80015b4:	f003 030f 	and.w	r3, r3, #15
 80015b8:	490b      	ldr	r1, [pc, #44]	@ (80015e8 <HAL_RCC_ClockConfig+0x1f4>)
 80015ba:	5ccb      	ldrb	r3, [r1, r3]
 80015bc:	f003 031f 	and.w	r3, r3, #31
 80015c0:	fa22 f303 	lsr.w	r3, r2, r3
 80015c4:	4a09      	ldr	r2, [pc, #36]	@ (80015ec <HAL_RCC_ClockConfig+0x1f8>)
 80015c6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015c8:	4b09      	ldr	r3, [pc, #36]	@ (80015f0 <HAL_RCC_ClockConfig+0x1fc>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	4618      	mov	r0, r3
 80015ce:	f7fe ff97 	bl	8000500 <HAL_InitTick>
 80015d2:	4603      	mov	r3, r0
 80015d4:	72fb      	strb	r3, [r7, #11]

  return status;
 80015d6:	7afb      	ldrb	r3, [r7, #11]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	40022000 	.word	0x40022000
 80015e4:	40021000 	.word	0x40021000
 80015e8:	08001984 	.word	0x08001984
 80015ec:	20000000 	.word	0x20000000
 80015f0:	20000004 	.word	0x20000004

080015f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b089      	sub	sp, #36	@ 0x24
 80015f8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80015fa:	2300      	movs	r3, #0
 80015fc:	61fb      	str	r3, [r7, #28]
 80015fe:	2300      	movs	r3, #0
 8001600:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001602:	4b3e      	ldr	r3, [pc, #248]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
 800160a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800160c:	4b3b      	ldr	r3, [pc, #236]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 800160e:	68db      	ldr	r3, [r3, #12]
 8001610:	f003 0303 	and.w	r3, r3, #3
 8001614:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001616:	693b      	ldr	r3, [r7, #16]
 8001618:	2b00      	cmp	r3, #0
 800161a:	d005      	beq.n	8001628 <HAL_RCC_GetSysClockFreq+0x34>
 800161c:	693b      	ldr	r3, [r7, #16]
 800161e:	2b0c      	cmp	r3, #12
 8001620:	d121      	bne.n	8001666 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2b01      	cmp	r3, #1
 8001626:	d11e      	bne.n	8001666 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001628:	4b34      	ldr	r3, [pc, #208]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f003 0308 	and.w	r3, r3, #8
 8001630:	2b00      	cmp	r3, #0
 8001632:	d107      	bne.n	8001644 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8001634:	4b31      	ldr	r3, [pc, #196]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 8001636:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800163a:	0a1b      	lsrs	r3, r3, #8
 800163c:	f003 030f 	and.w	r3, r3, #15
 8001640:	61fb      	str	r3, [r7, #28]
 8001642:	e005      	b.n	8001650 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001644:	4b2d      	ldr	r3, [pc, #180]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	091b      	lsrs	r3, r3, #4
 800164a:	f003 030f 	and.w	r3, r3, #15
 800164e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001650:	4a2b      	ldr	r2, [pc, #172]	@ (8001700 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001658:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800165a:	693b      	ldr	r3, [r7, #16]
 800165c:	2b00      	cmp	r3, #0
 800165e:	d10d      	bne.n	800167c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001660:	69fb      	ldr	r3, [r7, #28]
 8001662:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001664:	e00a      	b.n	800167c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001666:	693b      	ldr	r3, [r7, #16]
 8001668:	2b04      	cmp	r3, #4
 800166a:	d102      	bne.n	8001672 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800166c:	4b25      	ldr	r3, [pc, #148]	@ (8001704 <HAL_RCC_GetSysClockFreq+0x110>)
 800166e:	61bb      	str	r3, [r7, #24]
 8001670:	e004      	b.n	800167c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001672:	693b      	ldr	r3, [r7, #16]
 8001674:	2b08      	cmp	r3, #8
 8001676:	d101      	bne.n	800167c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001678:	4b23      	ldr	r3, [pc, #140]	@ (8001708 <HAL_RCC_GetSysClockFreq+0x114>)
 800167a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800167c:	693b      	ldr	r3, [r7, #16]
 800167e:	2b0c      	cmp	r3, #12
 8001680:	d134      	bne.n	80016ec <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 8001684:	68db      	ldr	r3, [r3, #12]
 8001686:	f003 0303 	and.w	r3, r3, #3
 800168a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	2b02      	cmp	r3, #2
 8001690:	d003      	beq.n	800169a <HAL_RCC_GetSysClockFreq+0xa6>
 8001692:	68bb      	ldr	r3, [r7, #8]
 8001694:	2b03      	cmp	r3, #3
 8001696:	d003      	beq.n	80016a0 <HAL_RCC_GetSysClockFreq+0xac>
 8001698:	e005      	b.n	80016a6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800169a:	4b1a      	ldr	r3, [pc, #104]	@ (8001704 <HAL_RCC_GetSysClockFreq+0x110>)
 800169c:	617b      	str	r3, [r7, #20]
      break;
 800169e:	e005      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016a0:	4b19      	ldr	r3, [pc, #100]	@ (8001708 <HAL_RCC_GetSysClockFreq+0x114>)
 80016a2:	617b      	str	r3, [r7, #20]
      break;
 80016a4:	e002      	b.n	80016ac <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016a6:	69fb      	ldr	r3, [r7, #28]
 80016a8:	617b      	str	r3, [r7, #20]
      break;
 80016aa:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 80016ae:	68db      	ldr	r3, [r3, #12]
 80016b0:	091b      	lsrs	r3, r3, #4
 80016b2:	f003 0307 	and.w	r3, r3, #7
 80016b6:	3301      	adds	r3, #1
 80016b8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016ba:	4b10      	ldr	r3, [pc, #64]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 80016bc:	68db      	ldr	r3, [r3, #12]
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80016c4:	697a      	ldr	r2, [r7, #20]
 80016c6:	fb03 f202 	mul.w	r2, r3, r2
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	fbb2 f3f3 	udiv	r3, r2, r3
 80016d0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016d2:	4b0a      	ldr	r3, [pc, #40]	@ (80016fc <HAL_RCC_GetSysClockFreq+0x108>)
 80016d4:	68db      	ldr	r3, [r3, #12]
 80016d6:	0e5b      	lsrs	r3, r3, #25
 80016d8:	f003 0303 	and.w	r3, r3, #3
 80016dc:	3301      	adds	r3, #1
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80016e2:	697a      	ldr	r2, [r7, #20]
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80016ea:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80016ec:	69bb      	ldr	r3, [r7, #24]
}
 80016ee:	4618      	mov	r0, r3
 80016f0:	3724      	adds	r7, #36	@ 0x24
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr
 80016fa:	bf00      	nop
 80016fc:	40021000 	.word	0x40021000
 8001700:	08001994 	.word	0x08001994
 8001704:	00f42400 	.word	0x00f42400
 8001708:	007a1200 	.word	0x007a1200

0800170c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	b086      	sub	sp, #24
 8001710:	af00      	add	r7, sp, #0
 8001712:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001714:	2300      	movs	r3, #0
 8001716:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001718:	4b2a      	ldr	r3, [pc, #168]	@ (80017c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800171a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800171c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001720:	2b00      	cmp	r3, #0
 8001722:	d003      	beq.n	800172c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8001724:	f7ff f9a0 	bl	8000a68 <HAL_PWREx_GetVoltageRange>
 8001728:	6178      	str	r0, [r7, #20]
 800172a:	e014      	b.n	8001756 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800172c:	4b25      	ldr	r3, [pc, #148]	@ (80017c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800172e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001730:	4a24      	ldr	r2, [pc, #144]	@ (80017c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001732:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001736:	6593      	str	r3, [r2, #88]	@ 0x58
 8001738:	4b22      	ldr	r3, [pc, #136]	@ (80017c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800173a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800173c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001744:	f7ff f990 	bl	8000a68 <HAL_PWREx_GetVoltageRange>
 8001748:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800174a:	4b1e      	ldr	r3, [pc, #120]	@ (80017c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800174c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800174e:	4a1d      	ldr	r2, [pc, #116]	@ (80017c4 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001750:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001754:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001756:	697b      	ldr	r3, [r7, #20]
 8001758:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800175c:	d10b      	bne.n	8001776 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	2b80      	cmp	r3, #128	@ 0x80
 8001762:	d919      	bls.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	2ba0      	cmp	r3, #160	@ 0xa0
 8001768:	d902      	bls.n	8001770 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800176a:	2302      	movs	r3, #2
 800176c:	613b      	str	r3, [r7, #16]
 800176e:	e013      	b.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001770:	2301      	movs	r3, #1
 8001772:	613b      	str	r3, [r7, #16]
 8001774:	e010      	b.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b80      	cmp	r3, #128	@ 0x80
 800177a:	d902      	bls.n	8001782 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800177c:	2303      	movs	r3, #3
 800177e:	613b      	str	r3, [r7, #16]
 8001780:	e00a      	b.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	2b80      	cmp	r3, #128	@ 0x80
 8001786:	d102      	bne.n	800178e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001788:	2302      	movs	r3, #2
 800178a:	613b      	str	r3, [r7, #16]
 800178c:	e004      	b.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	2b70      	cmp	r3, #112	@ 0x70
 8001792:	d101      	bne.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001794:	2301      	movs	r3, #1
 8001796:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001798:	4b0b      	ldr	r3, [pc, #44]	@ (80017c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	f023 0207 	bic.w	r2, r3, #7
 80017a0:	4909      	ldr	r1, [pc, #36]	@ (80017c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017a2:	693b      	ldr	r3, [r7, #16]
 80017a4:	4313      	orrs	r3, r2
 80017a6:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017a8:	4b07      	ldr	r3, [pc, #28]	@ (80017c8 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0307 	and.w	r3, r3, #7
 80017b0:	693a      	ldr	r2, [r7, #16]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d001      	beq.n	80017ba <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
 80017b8:	e000      	b.n	80017bc <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80017ba:	2300      	movs	r3, #0
}
 80017bc:	4618      	mov	r0, r3
 80017be:	3718      	adds	r7, #24
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	40021000 	.word	0x40021000
 80017c8:	40022000 	.word	0x40022000

080017cc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d101      	bne.n	80017de <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	e095      	b.n	800190a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d108      	bne.n	80017f8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80017ee:	d009      	beq.n	8001804 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	2200      	movs	r2, #0
 80017f4:	61da      	str	r2, [r3, #28]
 80017f6:	e005      	b.n	8001804 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2200      	movs	r2, #0
 80017fc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	2200      	movs	r2, #0
 8001802:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2200      	movs	r2, #0
 8001808:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8001810:	b2db      	uxtb	r3, r3
 8001812:	2b00      	cmp	r3, #0
 8001814:	d106      	bne.n	8001824 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	2200      	movs	r2, #0
 800181a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f7fe fda6 	bl	8000370 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	2202      	movs	r2, #2
 8001828:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	681a      	ldr	r2, [r3, #0]
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800183a:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	68db      	ldr	r3, [r3, #12]
 8001840:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001844:	d902      	bls.n	800184c <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001846:	2300      	movs	r3, #0
 8001848:	60fb      	str	r3, [r7, #12]
 800184a:	e002      	b.n	8001852 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800184c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001850:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	68db      	ldr	r3, [r3, #12]
 8001856:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800185a:	d007      	beq.n	800186c <HAL_SPI_Init+0xa0>
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	68db      	ldr	r3, [r3, #12]
 8001860:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8001864:	d002      	beq.n	800186c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	2200      	movs	r2, #0
 800186a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800187c:	431a      	orrs	r2, r3
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	691b      	ldr	r3, [r3, #16]
 8001882:	f003 0302 	and.w	r3, r3, #2
 8001886:	431a      	orrs	r2, r3
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	695b      	ldr	r3, [r3, #20]
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	431a      	orrs	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	699b      	ldr	r3, [r3, #24]
 8001896:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800189a:	431a      	orrs	r2, r3
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	69db      	ldr	r3, [r3, #28]
 80018a0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80018a4:	431a      	orrs	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	6a1b      	ldr	r3, [r3, #32]
 80018aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018ae:	ea42 0103 	orr.w	r1, r2, r3
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018b6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	430a      	orrs	r2, r1
 80018c0:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	699b      	ldr	r3, [r3, #24]
 80018c6:	0c1b      	lsrs	r3, r3, #16
 80018c8:	f003 0204 	and.w	r2, r3, #4
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018d0:	f003 0310 	and.w	r3, r3, #16
 80018d4:	431a      	orrs	r2, r3
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80018da:	f003 0308 	and.w	r3, r3, #8
 80018de:	431a      	orrs	r2, r3
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	68db      	ldr	r3, [r3, #12]
 80018e4:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80018e8:	ea42 0103 	orr.w	r1, r2, r3
 80018ec:	68fb      	ldr	r3, [r7, #12]
 80018ee:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	2200      	movs	r2, #0
 80018fe:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	2201      	movs	r2, #1
 8001904:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8001908:	2300      	movs	r3, #0
}
 800190a:	4618      	mov	r0, r3
 800190c:	3710      	adds	r7, #16
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}

08001912 <memset>:
 8001912:	4402      	add	r2, r0
 8001914:	4603      	mov	r3, r0
 8001916:	4293      	cmp	r3, r2
 8001918:	d100      	bne.n	800191c <memset+0xa>
 800191a:	4770      	bx	lr
 800191c:	f803 1b01 	strb.w	r1, [r3], #1
 8001920:	e7f9      	b.n	8001916 <memset+0x4>
	...

08001924 <__libc_init_array>:
 8001924:	b570      	push	{r4, r5, r6, lr}
 8001926:	4d0d      	ldr	r5, [pc, #52]	@ (800195c <__libc_init_array+0x38>)
 8001928:	4c0d      	ldr	r4, [pc, #52]	@ (8001960 <__libc_init_array+0x3c>)
 800192a:	1b64      	subs	r4, r4, r5
 800192c:	10a4      	asrs	r4, r4, #2
 800192e:	2600      	movs	r6, #0
 8001930:	42a6      	cmp	r6, r4
 8001932:	d109      	bne.n	8001948 <__libc_init_array+0x24>
 8001934:	4d0b      	ldr	r5, [pc, #44]	@ (8001964 <__libc_init_array+0x40>)
 8001936:	4c0c      	ldr	r4, [pc, #48]	@ (8001968 <__libc_init_array+0x44>)
 8001938:	f000 f818 	bl	800196c <_init>
 800193c:	1b64      	subs	r4, r4, r5
 800193e:	10a4      	asrs	r4, r4, #2
 8001940:	2600      	movs	r6, #0
 8001942:	42a6      	cmp	r6, r4
 8001944:	d105      	bne.n	8001952 <__libc_init_array+0x2e>
 8001946:	bd70      	pop	{r4, r5, r6, pc}
 8001948:	f855 3b04 	ldr.w	r3, [r5], #4
 800194c:	4798      	blx	r3
 800194e:	3601      	adds	r6, #1
 8001950:	e7ee      	b.n	8001930 <__libc_init_array+0xc>
 8001952:	f855 3b04 	ldr.w	r3, [r5], #4
 8001956:	4798      	blx	r3
 8001958:	3601      	adds	r6, #1
 800195a:	e7f2      	b.n	8001942 <__libc_init_array+0x1e>
 800195c:	080019c4 	.word	0x080019c4
 8001960:	080019c4 	.word	0x080019c4
 8001964:	080019c4 	.word	0x080019c4
 8001968:	080019c8 	.word	0x080019c8

0800196c <_init>:
 800196c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800196e:	bf00      	nop
 8001970:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001972:	bc08      	pop	{r3}
 8001974:	469e      	mov	lr, r3
 8001976:	4770      	bx	lr

08001978 <_fini>:
 8001978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800197a:	bf00      	nop
 800197c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800197e:	bc08      	pop	{r3}
 8001980:	469e      	mov	lr, r3
 8001982:	4770      	bx	lr
