S_STATUS
0xb000
Idle status of two register groups
S_POINTER
0xb004
Pointer for CSB master and data path to access groups
S_LUT_ACCESS_CFG
0xb008
LUT access address and type
S_LUT_ACCESS_DATA
0xb00c
Data register of read or write LUT
S_LUT_CFG
0xb010
LUT’s type: exponent or linear. And the selection between LE and LO tables.
S_LUT_INFO
0xb014
LE and LO LUT index offset and selection
S_LUT_LE_START
0xb018
Start of LE LUT’s range
S_LUT_LE_END
0xb01c
End of LE LUT’s range
S_LUT_LO_START
0xb020
Start of LO LUT’s range
S_LUT_LO_END
0xb024
End of LO LUT’s range
S_LUT_LE_SLOPE_SCALE
0xb028
Slope scale parameter for LE LUT underflow and overflow, signed value
S_LUT_LE_SLOPE_SHIFT
0xb02c
Slope shift parameter for LE_LUT underflow and overflow, signed value
S_LUT_LO_SLOPE_SCALE
0xb030
Slope scale parameter for LO LUT underflow and overflow, signed value
S_LUT_LO_SLOPE_SHIFT
0xb034
Slope shift parameter for LO_LUT underflow and overflow, signed value
D_OP_ENABLE
0xb038
Set it to 1 to kick off operation for current register group
D_DATA_CUBE_WIDTH
0xb03c
Input cube’s width
D_DATA_CUBE_HEIGHT
0xb040
Input cube’s height
D_DATA_CUBE_CHANNEL
0xb044
Input cube’s channel
D_DST_BASE_ADDR_LOW
0xb048
Lower 32bits of output data address
D_DST_BASE_ADDR_HIGH
0xb04c
Higher 32bits of output data address when axi awaddr is 64bits
D_DST_LINE_STRIDE
0xb050
Line stride of output data cube
D_DST_SURFACE_STRIDE
0xb054
Surface stride of output data cube
D_DP_BS_CFG
0xb058
Configurations of BS module: bypass, algorithm, etc.
D_DP_BS_ALU_CFG
0xb05c
Source type and shifter value of BS ALU
D_DP_BS_ALU_SRC_VALUE
0xb060
Operand value of BS ALU
D_DP_BS_MUL_CFG
0xb064
Source type and shifter value of BS MUL
D_DP_BS_MUL_SRC_VALUE
0xb068
Operand value of BS MUL
D_DP_BN_CFG
0xb06c
Configurations of BN module: bypass, algorithm, etc.
D_DP_BN_ALU_CFG
0xb070
Source type and shifter value of BN ALU
D_DP_BN_ALU_SRC_VALUE
0xb074
Operand value of BN ALU
D_DP_BN_MUL_CFG
0xb078
Source type and shifter value of BN MUL
D_DP_BN_MUL_SRC_VALUE
0xb07c
Operand value of BN MUL
D_DP_EW_CFG
0xb080
Configurations of EW module: bypass, algorithm, etc.
D_DP_EW_ALU_CFG
0xb084
Source type and bypass control of EW ALU
D_DP_EW_ALU_SRC_VALUE
0xb088
Operand value of EW ALU
D_DP_EW_ALU_CVT_OFFSET_VALUE
0xb08c
Converter offset of EW ALU
D_DP_EW_ALU_CVT_SCALE_VALUE
0xb090
Converter scale of EW ALU
D_DP_EW_ALU_CVT_TRUNCATE_VALUE
0xb094
Converter truncate of EW ALU
D_DP_EW_MUL_CFG
0xb098
Source type and bypass control of EW MUL
D_DP_EW_MUL_SRC_VALUE
0xb09c
Operand value of EW MUL
D_DP_EW_MUL_CVT_OFFSET_VALUE
0xb0a0
Converter offset of EW MUL
D_DP_EW_MUL_CVT_SCALE_VALUE
0xb0a4
Converter scale of EW MUL
D_DP_EW_MUL_CVT_TRUNCATE_VALUE
0xb0a8
Converter truncate of EW MUL
D_DP_EW_TRUNCATE_VALUE
0xb0ac
Truncate of EW
D_FEATURE_MODE_CFG
0xb0b0
Operation configuration: flying mode, output destination, Direct or Winograd mode, flush NaN to zero, batch number.
D_DST_DMA_CFG
0xb0b4
Destination RAM type
D_DST_BATCH_STRIDE
0xb0b8
Stride of output cubes in batch mode
D_DATA_FORMAT
0xb0bc
Data precision
D_CVT_OFFSET
0xb0c0
Output converter offset
D_CVT_SCALE
0xb0c4
Output converter scale
D_CVT_SHIFT
0xb0c8
Output converter shifter value
D_STATUS
0xb0cc
Output of equal mode
D_STATUS_NAN_INPUT_NUM
0xb0d0
Input NaN element number
D_STATUS_INF_INPUT_NUM
0xb0d4
Input Infinity element number
D_STATUS_NAN_OUTPUT_NUM
0xb0d8
Output NaN element number
D_PERF_ENABLE
0xb0dc
Enable/Disable performance counting
D_PERF_WDMA_WRITE_STALL
0xb0e0
Count stall cycles of write DMA for one layer
D_PERF_LUT_UFLOW
0xb0e4
Element number of both table underflow
D_PERF_LUT_OFLOW
0xb0e8
Element number of both table overflow
D_PERF_OUT_SATURATION
0xb0ec
Element number of both table saturation
D_PERF_LUT_HYBRID
0xb0f0
Element number of both hit, or both miss situation that element underflow one table and at the same time overflow the other.
D_PERF_LUT_LE_HIT
0xb0f4
Element number of only LE table hit
D_PERF_LUT_LO_HIT
0xb0f8
Element number of only LO table hit
