# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../Lab 5.srcs/sources_1/imports/Downloads/Circuit_SA1.v"
verilog xil_defaultlib  "../../../Lab 5.srcs/sources_1/new/Circuit_SA1_expected.v"
verilog xil_defaultlib  "../../../Lab 5.srcs/sim_1/new/Circuit_SA1_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
