// Seed: 1101805559
module module_0;
  initial begin
    #1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_6;
  module_0();
endmodule
module module_2 (
    input wor id_0,
    output uwire id_1,
    output wor id_2,
    output tri1 id_3,
    output tri1 id_4,
    input supply1 id_5
);
  assign id_2 = 1;
  assign #id_7 id_3 = 1;
  module_0();
endmodule
