m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task
valtera_avalon_sc_fifo
Z1 !s110 1711447769
!i10b 1
!s100 o<4[h9[aF_<eG3j;6n1=<2
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IKZ:^=fhe098Y<kS3GZ?zP0
Z3 VDg1SIo80bB@j0V0VzS_@n1
R0
Z4 w1711446242
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_sc_fifo.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_sc_fifo.v
!i122 0
L0 21 895
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1711447769.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_sc_fifo.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_sc_fifo.v|
!i113 1
Z7 o-work work
Z8 tCvgOpt 0
valtera_avalon_st_pipeline_base
R1
!i10b 1
!s100 Z;Oe1P`>0e?LFYzdc9MSh2
R2
I>AI5km@3gY03C=akAn3PP2
R3
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_base.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_base.v
!i122 1
L0 22 118
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_base.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_base.v|
!i113 1
R7
R8
valtera_avalon_st_pipeline_stage
Z9 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
R1
!i10b 1
!s100 P0Tn6inUZG>=8TYCUDfMb0
R2
IBPc==M[Ro5WJL8XT2TL6N2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_stage.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_stage.sv
!i122 2
L0 22 143
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_avalon_st_pipeline_stage.sv|
!i113 1
R7
R8
valtera_default_burst_converter
R9
R1
!i10b 1
!s100 <4WHm<O`l=dbZ71Vk8h2_0
R2
Ia>KYggiXf=;[dR4>XACTJ1
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_default_burst_converter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_default_burst_converter.sv
!i122 3
L0 30 160
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_default_burst_converter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_default_burst_converter.sv|
!i113 1
R7
R8
valtera_incr_burst_converter
R9
R1
!i10b 1
!s100 9XnYLVoZ9NiheHSi;S@6Q2
R2
I;PU5LHL_^Y`>9EFN4zM<A3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_incr_burst_converter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_incr_burst_converter.sv
!i122 4
L0 28 283
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_incr_burst_converter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_incr_burst_converter.sv|
!i113 1
R7
R8
valtera_merlin_address_alignment
R9
R1
!i10b 1
!s100 d[l4mS4WfF?SDFFCfRDR=1
R2
Io5T5znk;bg1blEEDho:UC0
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_address_alignment.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_address_alignment.sv
!i122 5
L0 26 238
R5
r1
!s85 0
31
R6
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_address_alignment.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_address_alignment.sv|
!i113 1
R7
R8
valtera_merlin_arb_adder
R9
Z10 !s110 1711447770
!i10b 1
!s100 i`gEcf6CXTclhiOMi9mRD2
R2
Ifcb^?]o6;_la@`HGdZjMe3
R3
S1
R0
R4
Z11 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_arbitrator.sv
Z12 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_arbitrator.sv
!i122 6
L0 228 45
R5
r1
!s85 0
31
Z13 !s108 1711447770.000000
Z14 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_arbitrator.sv|
Z15 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_arbitrator.sv|
!i113 1
R7
R8
valtera_merlin_arbitrator
R9
R10
!i10b 1
!s100 ]2njmcIAE=WRz[E876GaK3
R2
IAGhmI1jo6IBCeEFbYVig33
R3
S1
R0
R4
R11
R12
!i122 6
L0 103 121
R5
r1
!s85 0
31
R13
R14
R15
!i113 1
R7
R8
valtera_merlin_burst_adapter
R9
R10
!i10b 1
!s100 P3@hR?F[9FNQkMic4Yn=32
R2
IReF[C6;09;0BV<=YJmHo72
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter.sv
!i122 7
L0 21 241
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_13_1
R9
R10
!i10b 1
!s100 fj_HL1:4BRiR9cm7cX;=d3
R2
I3F7[M0]`HfnMI8Tih^U0Y0
R3
S1
R0
R4
Z16 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
Z17 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_13_1.sv
!i122 8
L0 264 909
R5
r1
!s85 0
31
R13
Z18 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
Z19 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_13_1.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_adder
R9
R10
!i10b 1
!s100 5B1`Ck[i_zliOnETSWE@V2
R2
I@0XTWBGm2DkNCNO@JEB0j3
R3
S1
R0
R4
R16
R17
!i122 8
L0 55 20
R5
r1
!s85 0
31
R13
R18
R19
!i113 1
R7
R8
valtera_merlin_burst_adapter_burstwrap_increment
R9
R10
!i10b 1
!s100 EB<J0_k`UPfeS]nWPRZbJ1
R2
IMfQ>OEmdG]<]MNG_@mFV62
R3
S1
R0
R4
R16
R17
!i122 8
L0 40 14
R5
r1
!s85 0
31
R13
R18
R19
!i113 1
R7
R8
valtera_merlin_burst_adapter_min
R9
R10
!i10b 1
!s100 _aBNXo[b80ezR39L^F9MP0
R2
I7lz;7<_U^nC2UOzoBWMXg1
R3
S1
R0
R4
R16
R17
!i122 8
L0 98 164
R5
r1
!s85 0
31
R13
R18
R19
!i113 1
R7
R8
valtera_merlin_burst_adapter_new
R9
R10
!i10b 1
!s100 P1DJd<dH7_cNnVj7ncP;l3
R2
IPdU1=kKoTe^W4WZI1:4Gg2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_new.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_new.sv
!i122 9
L0 25 1865
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_new.sv|
!i113 1
R7
R8
valtera_merlin_burst_adapter_subtractor
R9
R10
!i10b 1
!s100 ;5O<IebR[R5^CNMc94J[g0
R2
I1kL4cWoDedkAT19Bmbkkb3
R3
S1
R0
R4
R16
R17
!i122 8
L0 77 13
R5
r1
!s85 0
31
R13
R18
R19
!i113 1
R7
R8
valtera_merlin_burst_adapter_uncompressed_only
R9
R10
!i10b 1
!s100 8`CF0X];9[bDChnXF0SNf0
R2
IOGRPO1Hz5EBoKI_T?9YZL2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv
!i122 10
L0 39 53
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_adapter_uncmpr.sv|
!i113 1
R7
R8
valtera_merlin_burst_uncompressor
R9
R10
!i10b 1
!s100 f5?g@0D[3mRE6h_kkF_Tg3
R2
IiIVl0_@319b7VC=9IT8]z3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_uncompressor.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_uncompressor.sv
!i122 11
L0 40 256
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_burst_uncompressor.sv|
!i113 1
R7
R8
valtera_merlin_master_agent
R9
R10
!i10b 1
!s100 0Oa@3`81E13?iQ<2;9MB33
R2
I[O30h5bJeCoPUVPGSibFI1
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_agent.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_agent.sv
!i122 12
L0 28 276
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_agent.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_agent.sv|
!i113 1
R7
R8
valtera_merlin_master_translator
R9
R10
!i10b 1
!s100 fR3Ff6Pe4h_lQXBchi=m63
R2
I2==m<jD]D;1BlaOhURd1?3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_translator.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_translator.sv
!i122 13
L0 32 525
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_translator.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_master_translator.sv|
!i113 1
R7
R8
valtera_merlin_slave_agent
R9
R10
!i10b 1
!s100 ik7ACS8g5]^IS7Xe5iU]P3
R2
Ii72X;kKgR<Yg<9ScYLhED3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_agent.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_agent.sv
!i122 14
L0 34 588
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_agent.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_agent.sv|
!i113 1
R7
R8
valtera_merlin_slave_translator
R9
R10
!i10b 1
!s100 n?8_4jLIz<NL:?<dYjeFI3
R2
IAemAi9^_:_DCo924@O=P31
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_translator.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_translator.sv
!i122 15
L0 35 448
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_translator.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_slave_translator.sv|
!i113 1
R7
R8
valtera_merlin_width_adapter
R9
Z20 !s110 1711447771
!i10b 1
!s100 ?6@hQbS6a@_3`IeY:n5E>3
R2
I>Zk38Jfhl:QF>>9YPLdYN0
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_width_adapter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_width_adapter.sv
!i122 16
L0 25 1181
R5
r1
!s85 0
31
R13
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_width_adapter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_merlin_width_adapter.sv|
!i113 1
R7
R8
valtera_wrap_burst_converter
R9
R20
!i10b 1
!s100 >5Z0MlJWBMhMHg^LJmTLn1
R2
IN[QRbPIkAElOb>f^g^g6h0
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_wrap_burst_converter.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_wrap_burst_converter.sv
!i122 17
L0 27 309
R5
r1
!s85 0
31
Z21 !s108 1711447771.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_wrap_burst_converter.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/altera_wrap_burst_converter.sv|
!i113 1
R7
R8
vlab_PD3_extra_task
!s110 1711447787
!i10b 1
!s100 W_b8TK6:S@8YTK4^HMoGd3
R2
IMAl^aaJi4[1>MX1hFE]l32
R3
R0
Z22 w1711446239
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/lab_PD3_extra_task.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/lab_PD3_extra_task.v
!i122 33
L0 6 66
R5
r1
!s85 0
31
!s108 1711447787.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/lab_PD3_extra_task.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/lab_PD3_extra_task.v|
!i113 1
R7
R8
nlab_@p@d3_extra_task
vlab_PD3_extra_task_mm_interconnect_0
R20
!i10b 1
!s100 PP;0A3G;`;h:6eNO>iaaX1
R2
Ie=U2oC[m3BdN[n[AUY^DQ0
R3
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0.v
!i122 18
L0 9 1098
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0.v|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0
vlab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter
R20
!i10b 1
!s100 BaNoN2TXPb4Q2LR43LjI12
R2
IP3f8n3TN;nWRj1S49e21F3
R3
R0
w1711446243
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v
!i122 19
Z23 L0 9 194
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter.v|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_avalon_st_adapter
vlab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001
R20
!i10b 1
!s100 RF2`:PdM1g0mW=I8Qm;_01
R2
IND;]FGDN>Mi@lBdVV^Ak_3
R3
R0
Z24 w1711446244
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v
!i122 20
R23
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001.v|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_avalon_st_adapter_001
vlab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
R9
R20
!i10b 1
!s100 o2oF`DbYJ[lP0;f`o=If81
R2
IcVB5_blH>QfM`]VFE_IIG1
R3
S1
R0
R24
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv
!i122 21
Z25 L0 66 41
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
vlab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0
R9
R20
!i10b 1
!s100 :9oIS4fVeZePPiNHYCQWd0
R2
ISzNBXl9G]VS6@CDQzZJGG0
R3
S1
R0
R24
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
!i122 22
R25
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_avalon_st_adapter_error_adapter_0
vlab_PD3_extra_task_mm_interconnect_0_cmd_demux
R9
R20
!i10b 1
!s100 T>9KSn;OH]1N]`4;BFJVV2
R2
I2kE>_?O;aKgi>o_i<f4_50
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv
!i122 23
L0 43 72
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_demux.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_cmd_demux
vlab_PD3_extra_task_mm_interconnect_0_cmd_mux
R9
R20
!i10b 1
!s100 ?VbfAI0j<Q>lHeVA7c:Jk2
R2
Ig<;de]MUY31AcYWQ7V6H@2
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv
!i122 24
L0 51 44
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_cmd_mux.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_cmd_mux
vlab_PD3_extra_task_mm_interconnect_0_router
R9
R20
!i10b 1
!s100 95YBBEhSE2N58Lk=:5ZUD3
R2
I[0^<WQD?IRc<@zcZl4W=e2
R3
S1
R0
R4
Z26 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv
Z27 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv
!i122 25
L0 84 147
R5
r1
!s85 0
31
R21
Z28 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv|
Z29 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_router
vlab_PD3_extra_task_mm_interconnect_0_router_001
R9
R20
!i10b 1
!s100 R<ldBLf170kz[92K`E=zU2
R2
I75`3RUfJ@[PL;b7=649bB2
R3
S1
R0
R4
Z30 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv
Z31 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv
!i122 26
Z32 L0 84 135
R5
r1
!s85 0
31
R21
Z33 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv|
Z34 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_001.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_router_001
vlab_PD3_extra_task_mm_interconnect_0_router_001_default_decode
R9
R20
!i10b 1
!s100 ij33BBS0;V4izfFoZ]iaU2
R2
IiF>@`aQN=We0Q1o:2jMfC1
R3
S1
R0
R4
R30
R31
!i122 26
Z35 L0 45 37
R5
r1
!s85 0
31
R21
R33
R34
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_router_001_default_decode
vlab_PD3_extra_task_mm_interconnect_0_router_002
R9
R20
!i10b 1
!s100 >ngldJOM`^OjYNXG76LkJ0
R2
IJS8MYe793aKD4_iYB]d5j3
R3
S1
R0
R4
Z36 8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv
Z37 FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv
!i122 27
R32
R5
r1
!s85 0
31
R21
Z38 !s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv|
Z39 !s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_router_002.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_router_002
vlab_PD3_extra_task_mm_interconnect_0_router_002_default_decode
R9
R20
!i10b 1
!s100 9ze7]YAd`<I6WTbf;GEZ`3
R2
IVollAdDYaC`8;8maj4B5A2
R3
S1
R0
R4
R36
R37
!i122 27
R35
R5
r1
!s85 0
31
R21
R38
R39
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_router_002_default_decode
vlab_PD3_extra_task_mm_interconnect_0_router_default_decode
R9
R20
!i10b 1
!s100 iLjkEJX`TZ]ZI4jOMlTaW3
R2
In>a`Qa03f1H3H;X^b[EZe1
R3
S1
R0
R4
R26
R27
!i122 25
R35
R5
r1
!s85 0
31
R21
R28
R29
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_router_default_decode
vlab_PD3_extra_task_mm_interconnect_0_rsp_demux
R9
R20
!i10b 1
!s100 o6cbHW:FE;?]zWUPgH7?:1
R2
Id240P[zdgaQ_H`W;MFHQz3
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv
!i122 28
L0 43 57
R5
r1
!s85 0
31
R21
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_demux.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_rsp_demux
vlab_PD3_extra_task_mm_interconnect_0_rsp_mux
R9
Z40 !s110 1711447772
!i10b 1
!s100 a<YQUbLfDULbN0Ba6:^TJ2
R2
IjbHkFl1LcAMEKQFbK9Knf1
R3
S1
R0
R4
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv
!i122 29
L0 51 293
R5
r1
!s85 0
31
Z41 !s108 1711447772.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/lab_PD3_extra_task_mm_interconnect_0_rsp_mux.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_mm_interconnect_0_rsp_mux
vlab_PD3_extra_task_top
R9
Z42 !s110 1711447817
!i10b 1
!s100 ECRJ`HPLHD2QTX4h:CjJi1
R2
IZXGGmWPf;YB>`A`E^6ci02
R3
S1
R0
w1711446515
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv
!i122 36
L0 2 13
R5
r1
!s85 0
31
!s108 1711447816.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task_top.sv|
!i113 1
R7
R8
nlab_@p@d3_extra_task_top
vmy_master
R9
R40
!i10b 1
!s100 Zm;FUQ@6jGZ<PfhiWJSY=3
R2
IzA<_Q3Y;N=EThO:SJc]:V2
R3
S1
R0
R22
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_master.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_master.sv
!i122 30
L0 2 53
R5
r1
!s85 0
31
R41
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_master.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_master.sv|
!i113 1
R7
R8
vmy_slave
R9
R40
!i10b 1
!s100 7`QZ;db0M<;Vo]VX187@M3
R2
IjW11TnzIQ8I=_8V=mk:Kz1
R3
S1
R0
R22
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slave.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slave.sv
!i122 31
L0 2 18
R5
r1
!s85 0
31
R41
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slave.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slave.sv|
!i113 1
R7
R8
vmy_slaveWS
R9
R40
!i10b 1
!s100 g8FCEG2na8G0f1ga83ez91
R2
IQcBKcR60z4O5DFAhQeJ>J1
R3
S1
R0
R22
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slaveWS.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slaveWS.sv
!i122 32
L0 2 20
R5
r1
!s85 0
31
R41
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slaveWS.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/lab_PD3_extra_task/simulation/submodules/my_slaveWS.sv|
!i113 1
R7
R8
nmy_slave@w@s
vtb_lab_PD3_extra_task_top
R9
R42
!i10b 1
!s100 K3LbmcB37?NCgVPm:[A5M0
R2
IW<LDQ6iPKPgPk0F8Qd:Mn2
R3
S1
R0
w1711447447
8D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/tb_lab_PD3_extra_task_top.sv
FD:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/tb_lab_PD3_extra_task_top.sv
!i122 37
L0 2 21
R5
r1
!s85 0
31
!s108 1711447817.000000
!s107 D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/tb_lab_PD3_extra_task_top.sv|
!s90 -reportprogress|300|-work|work|D:/Users/Legion/Quartus and Verilog/Verilog/Third year/6th semester/labs/lab10 - lab_PD3/lab_PD3_extra_task/tb_lab_PD3_extra_task_top.sv|
!i113 1
R7
R8
ntb_lab_@p@d3_extra_task_top
