Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.25 secs
 
--> Reading design: main_fpga_aes_256.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main_fpga_aes_256.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main_fpga_aes_256"
Output Format                      : NGC
Target Device                      : xc6slx75-3-csg484

---- Source Options
Top Module Name                    : main_fpga_aes_256
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\aes_256_package.vhd" into library work
Parsing package <aes_256_package>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\mix_column_aux.vhd" into library work
Parsing entity <mix_column_aux>.
Parsing architecture <behavioral> of entity <mix_column_aux>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\key_scheduler_256.vhd" into library work
Parsing entity <key_scheduler_256>.
Parsing architecture <behavioral> of entity <key_scheduler_256>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\top_key_scheduler_256.vhd" into library work
Parsing entity <top_key_scheduler_256>.
Parsing architecture <behavioral> of entity <top_key_scheduler_256>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\sub_byte.vhd" into library work
Parsing entity <sub_byte>.
Parsing architecture <behavioral> of entity <sub_byte>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\shift_rows.vhd" into library work
Parsing entity <shift_rows>.
Parsing architecture <behavioral> of entity <shift_rows>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\mix_column.vhd" into library work
Parsing entity <mix_column>.
Parsing architecture <behavioral> of entity <mix_column>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\add_round_key.vhd" into library work
Parsing entity <add_round_key>.
Parsing architecture <behavioral> of entity <add_round_key>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\controller_fpga_if.vhd" into library work
Parsing entity <controller_fpga_if>.
Parsing architecture <behavioral> of entity <controller_fpga_if>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\aes_256_encrypt.vhd" into library work
Parsing entity <aes_256_encrypt>.
Parsing architecture <Behavioral> of entity <aes_256_encrypt>.
Parsing VHDL file "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\main_fpga_aes_256.vhd" into library work
Parsing entity <main_fpga_aes_256>.
Parsing architecture <behavioral> of entity <main_fpga_aes_256>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <main_fpga_aes_256> (architecture <behavioral>) from library <work>.

Elaborating entity <aes_256_encrypt> (architecture <Behavioral>) from library <work>.

Elaborating entity <add_round_key> (architecture <behavioral>) from library <work>.

Elaborating entity <sub_byte> (architecture <behavioral>) from library <work>.

Elaborating entity <shift_rows> (architecture <behavioral>) from library <work>.

Elaborating entity <mix_column> (architecture <behavioral>) from library <work>.

Elaborating entity <mix_column_aux> (architecture <behavioral>) from library <work>.

Elaborating entity <top_key_scheduler_256> (architecture <behavioral>) from library <work>.

Elaborating entity <key_scheduler_256> (architecture <behavioral>) from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\top_key_scheduler_256.vhd" Line 76. Case statement is complete. others clause is never selected
INFO:HDLCompiler:679 - "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\aes_256_encrypt.vhd" Line 242. Case statement is complete. others clause is never selected

Elaborating entity <controller_fpga_if> (architecture <behavioral>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\controller_fpga_if.vhd" Line 44: Assignment to header ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\main_fpga_aes_256.vhd" Line 124: Assignment to new_key ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main_fpga_aes_256>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\main_fpga_aes_256.vhd".
    Found 256-bit register for signal <key_Mask>.
    Found 128-bit register for signal <plaintext>.
    Found 1-bit register for signal <start_buff>.
    Found 5-bit register for signal <cnt>.
    Found 1-bit register for signal <en2>.
    Found 1-bit register for signal <trigger>.
    Found 6-bit register for signal <cnt2>.
    Found 1-bit register for signal <en3>.
    Found 1-bit register for signal <start>.
    Found 10-bit register for signal <led>.
    Found 1-bit register for signal <key_ok>.
    Found 1-bit register for signal <pt_ok>.
    Found 1-bit register for signal <ct_ok>.
    Found 256-bit register for signal <key>.
    Found 5-bit adder for signal <cnt[4]_GND_5_o_add_23_OUT> created at line 168.
    Found 6-bit adder for signal <cnt2[5]_GND_5_o_add_29_OUT> created at line 191.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 669 D-type flip-flop(s).
	inferred 257 Multiplexer(s).
Unit <main_fpga_aes_256> synthesized.

Synthesizing Unit <aes_256_encrypt>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\aes_256_encrypt.vhd".
    Found 128-bit register for signal <ciphertext>.
    Found 4-bit register for signal <count_round>.
    Found 2-bit register for signal <count_op>.
    Found 1-bit register for signal <done>.
    Found 4-bit register for signal <en_block>.
    Found 2-bit register for signal <sel_ark_in>.
    Found 2-bit register for signal <cstate>.
    Found finite state machine <FSM_0> for signal <cstate>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <count_round[3]_GND_7_o_add_12_OUT> created at line 220.
    Found 2-bit adder for signal <count_op[1]_GND_7_o_add_20_OUT> created at line 228.
    Found 256-bit 8-to-1 multiplexer for signal <n0069> created at line 166.
    Found 128-bit 4-to-1 multiplexer for signal <ark_in> created at line 169.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 141 D-type flip-flop(s).
	inferred  14 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <aes_256_encrypt> synthesized.

Synthesizing Unit <add_round_key>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\add_round_key.vhd".
    Found 128-bit register for signal <result>.
    Summary:
	inferred 128 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <add_round_key> synthesized.

Synthesizing Unit <sub_byte>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\sub_byte.vhd".
    Found 128-bit register for signal <result>.
    Found 256x8-bit Read Only RAM for signal <state[127]_GND_9_o_wide_mux_0_OUT>
    Found 256x8-bit Read Only RAM for signal <state[119]_GND_9_o_wide_mux_1_OUT>
    Found 256x8-bit Read Only RAM for signal <state[111]_GND_9_o_wide_mux_2_OUT>
    Found 256x8-bit Read Only RAM for signal <state[103]_GND_9_o_wide_mux_3_OUT>
    Found 256x8-bit Read Only RAM for signal <state[95]_GND_9_o_wide_mux_4_OUT>
    Found 256x8-bit Read Only RAM for signal <state[87]_GND_9_o_wide_mux_5_OUT>
    Found 256x8-bit Read Only RAM for signal <state[79]_GND_9_o_wide_mux_6_OUT>
    Found 256x8-bit Read Only RAM for signal <state[71]_GND_9_o_wide_mux_7_OUT>
    Found 256x8-bit Read Only RAM for signal <state[63]_GND_9_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <state[55]_GND_9_o_wide_mux_9_OUT>
    Found 256x8-bit Read Only RAM for signal <state[47]_GND_9_o_wide_mux_10_OUT>
    Found 256x8-bit Read Only RAM for signal <state[39]_GND_9_o_wide_mux_11_OUT>
    Found 256x8-bit Read Only RAM for signal <state[31]_GND_9_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <state[23]_GND_9_o_wide_mux_13_OUT>
    Found 256x8-bit Read Only RAM for signal <state[15]_GND_9_o_wide_mux_14_OUT>
    Found 256x8-bit Read Only RAM for signal <state[7]_GND_9_o_wide_mux_15_OUT>
    Summary:
	inferred  16 RAM(s).
	inferred 128 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <sub_byte> synthesized.

Synthesizing Unit <shift_rows>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\shift_rows.vhd".
    Found 128-bit register for signal <result>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <shift_rows> synthesized.

Synthesizing Unit <mix_column>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\mix_column.vhd".
    Summary:
	no macro.
Unit <mix_column> synthesized.

Synthesizing Unit <mix_column_aux>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\mix_column_aux.vhd".
    Found 32-bit register for signal <result>.
    Found 256x16-bit Read Only RAM for signal <_n0313>
    Found 256x16-bit Read Only RAM for signal <_n0570>
    Found 256x16-bit Read Only RAM for signal <_n0827>
    Found 256x16-bit Read Only RAM for signal <_n1084>
    Summary:
	inferred   4 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <mix_column_aux> synthesized.

Synthesizing Unit <top_key_scheduler_256>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\top_key_scheduler_256.vhd".
    Found 1-bit register for signal <cr_state>.
    Found 1-bit register for signal <done>.
    Found 256-bit register for signal <round_key_in>.
    Found 256-bit register for signal <keyExpanded<0>>.
    Found 256-bit register for signal <keyExpanded<1>>.
    Found 256-bit register for signal <keyExpanded<2>>.
    Found 256-bit register for signal <keyExpanded<3>>.
    Found 256-bit register for signal <keyExpanded<4>>.
    Found 256-bit register for signal <keyExpanded<5>>.
    Found 256-bit register for signal <keyExpanded<6>>.
    Found 256-bit register for signal <keyExpanded<7>>.
    Found 3-bit register for signal <counter>.
    Found 3-bit adder for signal <counter[2]_GND_13_o_add_16_OUT> created at line 74.
    Found 3-bit comparator greater for signal <counter[2]_PWR_13_o_LessThan_16_o> created at line 72
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 2309 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <top_key_scheduler_256> synthesized.

Synthesizing Unit <key_scheduler_256>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\key_scheduler_256.vhd".
    Found 256x8-bit Read Only RAM for signal <w7[23]_GND_14_o_wide_mux_8_OUT>
    Found 256x8-bit Read Only RAM for signal <w7[15]_GND_14_o_wide_mux_12_OUT>
    Found 256x8-bit Read Only RAM for signal <w7[7]_GND_14_o_wide_mux_14_OUT>
    Found 256x8-bit Read Only RAM for signal <w7[31]_GND_14_o_wide_mux_16_OUT>
    Found 256x8-bit Read Only RAM for signal <tmp[159]_GND_14_o_wide_mux_21_OUT>
    Found 256x8-bit Read Only RAM for signal <tmp[151]_GND_14_o_wide_mux_23_OUT>
    Found 256x8-bit Read Only RAM for signal <tmp[143]_GND_14_o_wide_mux_25_OUT>
    Found 256x8-bit Read Only RAM for signal <tmp[135]_GND_14_o_wide_mux_27_OUT>
    Summary:
	inferred   8 RAM(s).
Unit <key_scheduler_256> synthesized.

Synthesizing Unit <controller_fpga_if>.
    Related source file is "C:\Users\Anizetho\Documents\ISE\AES_256_Faking\controller_fpga_if.vhd".
    Found 1-bit register for signal <HWE_delayed>.
    Found 136-bit register for signal <packet>.
    Found 1-bit register for signal <packet_received_in>.
    Found 4-bit register for signal <index_read>.
    Found 8-bit register for signal <HDOUT>.
    Found 1-bit register for signal <empty>.
    Found 3-bit register for signal <cw_state>.
    Found 1-bit register for signal <WRDYn>.
    Found 1-bit register for signal <packet_received>.
    Found 3-bit register for signal <cr_state>.
    Found 1-bit register for signal <RRDYn>.
    Found 5-bit register for signal <index_write>.
INFO:Xst:1799 - State read1 is never reached in FSM <cr_state>.
INFO:Xst:1799 - State s_start is never reached in FSM <cr_state>.
INFO:Xst:1799 - State s_wait is never reached in FSM <cr_state>.
INFO:Xst:1799 - State processing is never reached in FSM <cr_state>.
    Found finite state machine <FSM_1> for signal <cr_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 4                                              |
    | Inputs             | 2                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rstn_INV_34_o (positive)                       |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit adder for signal <index_write[4]_GND_15_o_add_0_OUT> created at line 56.
    Found 4-bit adder for signal <index_read[3]_GND_15_o_add_31_OUT> created at line 99.
    Found 8-bit 16-to-1 multiplexer for signal <HDOUT[7]_out_text[127]_mux_63_OUT> created at line 100.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 162 D-type flip-flop(s).
	inferred 235 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <controller_fpga_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 40
 256x16-bit single-port Read Only RAM                  : 16
 256x8-bit single-port Read Only RAM                   : 24
# Adders/Subtractors                                   : 7
 2-bit adder                                           : 1
 3-bit adder                                           : 1
 4-bit adder                                           : 2
 5-bit adder                                           : 2
 6-bit adder                                           : 1
# Registers                                            : 50
 1-bit register                                        : 17
 10-bit register                                       : 1
 128-bit register                                      : 5
 136-bit register                                      : 1
 2-bit register                                        : 2
 256-bit register                                      : 11
 3-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 3
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 510
 1-bit 2-to-1 multiplexer                              : 491
 128-bit 2-to-1 multiplexer                            : 3
 128-bit 4-to-1 multiplexer                            : 1
 2-bit 2-to-1 multiplexer                              : 6
 256-bit 8-to-1 multiplexer                            : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 5
 5-bit 2-to-1 multiplexer                              : 1
 8-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 2
# Xors                                                 : 33
 128-bit xor2                                          : 1
 256-bit xor2                                          : 1
 32-bit xor2                                           : 6
 8-bit xor2                                            : 9
 8-bit xor4                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <cw_state_0> in Unit <controller_fpga_if_instance> is equivalent to the following FF/Latch, which will be removed : <cw_state_2> 
WARNING:Xst:1293 - FF/Latch <cw_state_0> has a constant value of 0 in block <controller_fpga_if_instance>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_5> (without init value) has a constant value of 0 in block <main_fpga_aes_256>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_6> (without init value) has a constant value of 0 in block <main_fpga_aes_256>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <packet_133> of sequential type is unconnected in block <controller_fpga_if_instance>.
WARNING:Xst:2677 - Node <packet_134> of sequential type is unconnected in block <controller_fpga_if_instance>.
WARNING:Xst:2677 - Node <packet_135> of sequential type is unconnected in block <controller_fpga_if_instance>.

Synthesizing (advanced) Unit <aes_256_encrypt>.
The following registers are absorbed into counter <count_round>: 1 register on signal <count_round>.
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[15]_GND_9_o_wide_mux_14_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[7]_GND_9_o_wide_mux_15_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<7:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[23]_GND_9_o_wide_mux_13_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[39]_GND_9_o_wide_mux_11_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<39:32>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[31]_GND_9_o_wide_mux_12_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[47]_GND_9_o_wide_mux_10_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<47:40>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[55]_GND_9_o_wide_mux_9_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<55:48>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[63]_GND_9_o_wide_mux_8_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<63:56>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[79]_GND_9_o_wide_mux_6_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<79:72>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[71]_GND_9_o_wide_mux_7_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<71:64>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[87]_GND_9_o_wide_mux_5_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<87:80>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[103]_GND_9_o_wide_mux_3_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<103:96>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[95]_GND_9_o_wide_mux_4_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<95:88>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[111]_GND_9_o_wide_mux_2_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<111:104>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[127]_GND_9_o_wide_mux_0_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<127:120>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <sub_byte_instance/Mram_state[119]_GND_9_o_wide_mux_1_OUT> will be implemented as a BLOCK RAM, absorbing the following register(s): <add_round_key_instance/result>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <add_round_key_instance/GND_8_o_state[127]_mux_1_OUT<119:112>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <aes_256_encrypt> synthesized (advanced).

Synthesizing (advanced) Unit <controller_fpga_if>.
The following registers are absorbed into counter <index_write>: 1 register on signal <index_write>.
The following registers are absorbed into counter <index_read>: 1 register on signal <index_read>.
Unit <controller_fpga_if> synthesized (advanced).

Synthesizing (advanced) Unit <key_scheduler_256>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_w7[23]_GND_14_o_wide_mux_8_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_256<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_w7[15]_GND_14_o_wide_mux_12_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_256<15:8>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_w7[7]_GND_14_o_wide_mux_14_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_256<7:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_w7[31]_GND_14_o_wide_mux_16_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <key_256<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp[159]_GND_14_o_wide_mux_21_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmp<159:152>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp[151]_GND_14_o_wide_mux_23_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmp<151:144>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp[143]_GND_14_o_wide_mux_25_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmp<143:136>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_tmp[135]_GND_14_o_wide_mux_27_OUT> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <tmp<135:128>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <key_scheduler_256> synthesized (advanced).

Synthesizing (advanced) Unit <main_fpga_aes_256>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
The following registers are absorbed into counter <cnt2>: 1 register on signal <cnt2>.
Unit <main_fpga_aes_256> synthesized (advanced).

Synthesizing (advanced) Unit <mix_column_aux>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0313> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <column<31:24>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0570> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <column<23:16>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0827> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <column<15:8>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n1084> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <column<7:0>>   |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mix_column_aux> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 40
 256x16-bit single-port distributed Read Only RAM      : 16
 256x8-bit single-port block Read Only RAM             : 16
 256x8-bit single-port distributed Read Only RAM       : 8
# Adders/Subtractors                                   : 2
 2-bit adder                                           : 1
 3-bit adder                                           : 1
# Counters                                             : 5
 4-bit up counter                                      : 2
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 3769
 Flip-Flops                                            : 3769
# Comparators                                          : 1
 3-bit comparator greater                              : 1
# Multiplexers                                         : 634
 1-bit 2-to-1 multiplexer                              : 490
 1-bit 4-to-1 multiplexer                              : 128
 128-bit 2-to-1 multiplexer                            : 3
 2-bit 2-to-1 multiplexer                              : 6
 256-bit 8-to-1 multiplexer                            : 1
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 16-to-1 multiplexer                             : 1
# FSMs                                                 : 2
# Xors                                                 : 33
 128-bit xor2                                          : 1
 256-bit xor2                                          : 1
 32-bit xor2                                           : 6
 8-bit xor2                                            : 9
 8-bit xor4                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <cw_state_0> has a constant value of 0 in block <controller_fpga_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <cw_state_2> has a constant value of 0 in block <controller_fpga_if>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <led_5> (without init value) has a constant value of 0 in block <main_fpga_aes_256>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <led_6> (without init value) has a constant value of 0 in block <main_fpga_aes_256>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <en2> in Unit <main_fpga_aes_256> is equivalent to the following FF/Latch, which will be removed : <trigger_buff> 
INFO:Xst:2261 - The FF/Latch <led_0> in Unit <main_fpga_aes_256> is equivalent to the following 4 FFs/Latches, which will be removed : <led_1> <led_2> <led_3> <led_4> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <controller_fpga_if_instance/FSM_1> on signal <cr_state[1:2]> with one-hot encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 01
 read1      | unreached
 s_start    | unreached
 s_wait     | unreached
 processing | unreached
 write1     | 10
------------------------
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[15]_GND_9_o_wide_mux_14_OUT>, <sub_byte_instance/Mram_state[7]_GND_9_o_wide_mux_15_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[15]_GND_9_o_wide_mux_14_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[23]_GND_9_o_wide_mux_13_OUT>, <sub_byte_instance/Mram_state[39]_GND_9_o_wide_mux_11_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[23]_GND_9_o_wide_mux_13_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[31]_GND_9_o_wide_mux_12_OUT>, <sub_byte_instance/Mram_state[47]_GND_9_o_wide_mux_10_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[31]_GND_9_o_wide_mux_12_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[55]_GND_9_o_wide_mux_9_OUT>, <sub_byte_instance/Mram_state[63]_GND_9_o_wide_mux_8_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[55]_GND_9_o_wide_mux_9_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[79]_GND_9_o_wide_mux_6_OUT>, <sub_byte_instance/Mram_state[71]_GND_9_o_wide_mux_7_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[79]_GND_9_o_wide_mux_6_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[87]_GND_9_o_wide_mux_5_OUT>, <sub_byte_instance/Mram_state[103]_GND_9_o_wide_mux_3_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[87]_GND_9_o_wide_mux_5_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[95]_GND_9_o_wide_mux_4_OUT>, <sub_byte_instance/Mram_state[111]_GND_9_o_wide_mux_2_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[95]_GND_9_o_wide_mux_4_OUT1>
INFO:Xst:2697 - Unit <MTP_> : the RAMs <sub_byte_instance/Mram_state[127]_GND_9_o_wide_mux_0_OUT>, <sub_byte_instance/Mram_state[119]_GND_9_o_wide_mux_1_OUT> are packed into the single block RAM <sub_byte_instance/Mram_state[127]_GND_9_o_wide_mux_0_OUT1>
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <aes_256_encrypt_inst/FSM_0> on signal <cstate[1:2]> with gray encoding.
----------------------
 State    | Encoding
----------------------
 idle     | 00
 store_rk | 01
 mrounds  | 11
 lround   | 10
----------------------

Optimizing unit <main_fpga_aes_256> ...

Optimizing unit <controller_fpga_if> ...

Optimizing unit <aes_256_encrypt> ...

Optimizing unit <top_key_scheduler_256> ...

Optimizing unit <key_scheduler_256> ...

Optimizing unit <mix_column_aux> ...
WARNING:Xst:2677 - Node <controller_fpga_if_instance/packet_135> of sequential type is unconnected in block <main_fpga_aes_256>.
WARNING:Xst:2677 - Node <controller_fpga_if_instance/packet_134> of sequential type is unconnected in block <main_fpga_aes_256>.
WARNING:Xst:2677 - Node <controller_fpga_if_instance/packet_133> of sequential type is unconnected in block <main_fpga_aes_256>.
INFO:Xst:3203 - The FF/Latch <controller_fpga_if_instance/cr_state_FSM_FFd1> in Unit <main_fpga_aes_256> is the opposite to the following FF/Latch, which will be removed : <controller_fpga_if_instance/RRDYn> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main_fpga_aes_256, actual ratio is 14.
FlipFlop led_0 has been replicated 4 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3787
 Flip-Flops                                            : 3787

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main_fpga_aes_256.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3910
#      GND                         : 1
#      INV                         : 5
#      LUT2                        : 380
#      LUT3                        : 231
#      LUT4                        : 458
#      LUT5                        : 959
#      LUT6                        : 1315
#      MUXCY                       : 87
#      MUXF7                       : 401
#      MUXF8                       : 72
#      VCC                         : 1
# FlipFlops/Latches                : 3787
#      FD                          : 3
#      FDR                         : 273
#      FDRE                        : 3502
#      FDS                         : 7
#      FDSE                        : 2
# RAMS                             : 8
#      RAMB8BWER                   : 8
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 33
#      IBUF                        : 11
#      OBUF                        : 22

Device utilization summary:
---------------------------

Selected Device : 6slx75csg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3782  out of  93296     4%  
 Number of Slice LUTs:                 3348  out of  46648     7%  
    Number used as Logic:              3348  out of  46648     7%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   4985
   Number with an unused Flip Flop:    1203  out of   4985    24%  
   Number with an unused LUT:          1637  out of   4985    32%  
   Number of fully used LUT-FF pairs:  2145  out of   4985    43%  
   Number of unique control sets:        29

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  35  out of    328    10%  
    IOB Flip Flops/Latches:               5

Specific Feature Utilization:
 Number of Block RAM/FIFO:                4  out of    172     2%  
    Number using Block RAM only:          4
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 3638  |
lbus_clk                           | BUFGP                  | 157   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.114ns (Maximum Frequency: 140.561MHz)
   Minimum input arrival time before clock: 6.454ns
   Maximum output required time after clock: 4.419ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.114ns (frequency: 140.561MHz)
  Total number of paths / destination ports: 1051375 / 8141
-------------------------------------------------------------------------
Delay:               7.114ns (Levels of Logic = 8)
  Source:            aes_256_encrypt_inst/top_key_scheduler_256_instance/round_key_in_11 (FF)
  Destination:       aes_256_encrypt_inst/top_key_scheduler_256_instance/keyExpanded_7_119 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: aes_256_encrypt_inst/top_key_scheduler_256_instance/round_key_in_11 to aes_256_encrypt_inst/top_key_scheduler_256_instance/keyExpanded_7_119
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            35   0.447   1.699  aes_256_encrypt_inst/top_key_scheduler_256_instance/round_key_in_11 (aes_256_encrypt_inst/top_key_scheduler_256_instance/round_key_in_11)
     LUT6:I0->O            1   0.203   0.000  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_w7[15]_GND_14_o_wide_mux_12_OUT8 (aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_w7[15]_GND_14_o_wide_mux_12_OUT8)
     MUXF7:I1->O           1   0.140   0.000  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_w7[15]_GND_14_o_wide_mux_12_OUT8_f7 (aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_w7[15]_GND_14_o_wide_mux_12_OUT8_f7)
     MUXF8:I1->O           7   0.152   0.774  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_w7[15]_GND_14_o_wide_mux_12_OUT8_f8 (aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance/w7[15]_GND_14_o_wide_mux_12_OUT<4>)
     LUT5:I4->O           41   0.205   1.784  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance/tmp<148>1 (aes_256_encrypt_inst/top_key_scheduler_256_instance/round_key_out<148>)
     LUT6:I0->O            1   0.203   0.000  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_tmp[151]_GND_14_o_wide_mux_23_OUT6 (aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_tmp[151]_GND_14_o_wide_mux_23_OUT6)
     MUXF7:I1->O           1   0.140   0.000  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_tmp[151]_GND_14_o_wide_mux_23_OUT6_f7 (aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_tmp[151]_GND_14_o_wide_mux_23_OUT6_f7)
     MUXF8:I1->O          12   0.152   0.909  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance_Mram_tmp[151]_GND_14_o_wide_mux_23_OUT6_f8 (aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance/tmp[151]_GND_14_o_wide_mux_23_OUT<3>)
     LUT2:I1->O            7   0.205   0.000  aes_256_encrypt_inst/top_key_scheduler_256_instance/key_scheduler_256_instance/tmp<115>1 (aes_256_encrypt_inst/top_key_scheduler_256_instance/round_key_out<115>)
     FDRE:D                    0.102          aes_256_encrypt_inst/top_key_scheduler_256_instance/keyExpanded_1_115
    ----------------------------------------
    Total                      7.114ns (1.949ns logic, 5.165ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'lbus_clk'
  Clock period: 4.878ns (frequency: 205.019MHz)
  Total number of paths / destination ports: 1447 / 298
-------------------------------------------------------------------------
Delay:               4.878ns (Levels of Logic = 2)
  Source:            controller_fpga_if_instance/index_write_4 (FF)
  Destination:       controller_fpga_if_instance/packet_132 (FF)
  Source Clock:      lbus_clk rising
  Destination Clock: lbus_clk rising

  Data Path: controller_fpga_if_instance/index_write_4 to controller_fpga_if_instance/packet_132
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            76   0.447   1.966  controller_fpga_if_instance/index_write_4 (controller_fpga_if_instance/index_write_4)
     LUT5:I1->O           77   0.203   1.954  controller_fpga_if_instance/GND_15_o_GND_15_o_equal_2_o<4>1 (controller_fpga_if_instance/GND_15_o_GND_15_o_equal_2_o)
     LUT4:I1->O            1   0.205   0.000  controller_fpga_if_instance/packet[135]_HDIN[7]_mux_18_OUT<120>1 (controller_fpga_if_instance/packet[135]_HDIN[7]_mux_18_OUT<120>)
     FDRE:D                    0.102          controller_fpga_if_instance/packet_120
    ----------------------------------------
    Total                      4.878ns (0.957ns logic, 3.921ns route)
                                       (19.6% logic, 80.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 3758 / 3758
-------------------------------------------------------------------------
Offset:              6.454ns (Levels of Logic = 2)
  Source:            lbus_rstn (PAD)
  Destination:       aes_256_encrypt_inst/top_key_scheduler_256_instance/keyExpanded_7_255 (FF)
  Destination Clock: clk rising

  Data Path: lbus_rstn to aes_256_encrypt_inst/top_key_scheduler_256_instance/keyExpanded_7_255
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           136   1.222   2.200  lbus_rstn_IBUF (lbus_rstn_IBUF)
     LUT3:I0->O         1792   0.205   2.397  aes_256_encrypt_inst/top_key_scheduler_256_instance/Reset_OR_DriverANDClockEnable153611 (aes_256_encrypt_inst/top_key_scheduler_256_instance/Reset_OR_DriverANDClockEnable1536)
     FDRE:R                    0.430          aes_256_encrypt_inst/top_key_scheduler_256_instance/keyExpanded_7_1
    ----------------------------------------
    Total                      6.454ns (1.857ns logic, 4.597ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'lbus_clk'
  Total number of paths / destination ports: 308 / 304
-------------------------------------------------------------------------
Offset:              6.270ns (Levels of Logic = 2)
  Source:            lbus_rstn (PAD)
  Destination:       controller_fpga_if_instance/index_write_4 (FF)
  Destination Clock: lbus_clk rising

  Data Path: lbus_rstn to controller_fpga_if_instance/index_write_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           136   1.222   1.971  lbus_rstn_IBUF (lbus_rstn_IBUF)
     INV:I->O           1977   0.206   2.441  lbus_rstn_inv1_INV_0 (controller_fpga_if_instance/rstn_inv)
     FDR:R                     0.430          controller_fpga_if_instance/HWE_delayed
    ----------------------------------------
    Total                      6.270ns (1.858ns logic, 4.412ns route)
                                       (29.6% logic, 70.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'lbus_clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.419ns (Levels of Logic = 2)
  Source:            controller_fpga_if_instance/cr_state_FSM_FFd1 (FF)
  Destination:       lbus_emp (PAD)
  Source Clock:      lbus_clk rising

  Data Path: controller_fpga_if_instance/cr_state_FSM_FFd1 to lbus_emp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  controller_fpga_if_instance/cr_state_FSM_FFd1 (controller_fpga_if_instance/cr_state_FSM_FFd1)
     INV:I->O              1   0.206   0.579  controller_fpga_if_instance/cr_state<0>_inv1_INV_0 (lbus_emp_OBUF)
     OBUF:I->O                 2.571          lbus_emp_OBUF (lbus_emp)
    ----------------------------------------
    Total                      4.419ns (3.224ns logic, 1.195ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.820ns (Levels of Logic = 1)
  Source:            en2 (FF)
  Destination:       trigger (PAD)
  Source Clock:      clk rising

  Data Path: en2 to trigger
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.447   0.802  en2 (en2)
     OBUF:I->O                 2.571          trigger_OBUF (trigger)
    ----------------------------------------
    Total                      3.820ns (3.018ns logic, 0.802ns route)
                                       (79.0% logic, 21.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.114|         |         |         |
lbus_clk       |    5.336|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock lbus_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.908|         |         |         |
lbus_clk       |    4.878|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 30.00 secs
Total CPU time to Xst completion: 30.42 secs
 
--> 

Total memory usage is 4594340 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :   44 (   0 filtered)

