
---------- Begin Simulation Statistics ----------
final_tick                               1223848485500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61468                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702236                       # Number of bytes of host memory used
host_op_rate                                    61648                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23371.39                       # Real time elapsed on the host
host_tick_rate                               52365253                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436592894                       # Number of instructions simulated
sim_ops                                    1440796655                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.223848                       # Number of seconds simulated
sim_ticks                                1223848485500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.016452                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183727788                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           213596102                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17653665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        283010155                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          27887589                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       28883910                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          996321                       # Number of indirect misses.
system.cpu0.branchPred.lookups              364301212                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187844                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100289                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10884503                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546754                       # Number of branches committed
system.cpu0.commit.bw_lim_events             43777460                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309777                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      123013186                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560300                       # Number of instructions committed
system.cpu0.commit.committedOps            1318663881                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2263698116                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.582526                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.402474                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1662830585     73.46%     73.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    346051736     15.29%     88.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     83298533      3.68%     92.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     81815614      3.61%     96.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     30743128      1.36%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6592314      0.29%     97.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5706747      0.25%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2881999      0.13%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     43777460      1.93%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2263698116                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143364                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932126                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171057                       # Number of loads committed
system.cpu0.commit.membars                    4203741                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203747      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742070687     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11833032      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271338     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185192     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318663881                       # Class of committed instruction
system.cpu0.commit.refs                     558456558                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560300                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318663881                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.852854                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.852854                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            502322206                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6820483                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           179491542                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1472532164                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               768697810                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                996980594                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10895049                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             19776866                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7898453                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  364301212                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                254754278                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1515596602                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              6378204                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1518769014                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  22                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               35328452                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.149341                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         753533106                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         211615377                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.622601                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2286794112                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.665068                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.913978                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1227191603     53.66%     53.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               775749147     33.92%     87.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               143393320      6.27%     93.86% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               115331743      5.04%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                19959006      0.87%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2721029      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  342479      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     411      0.00%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 2105374      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2286794112                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      152599995                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            11018187                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               345562279                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.586727                       # Inst execution rate
system.cpu0.iew.exec_refs                   627494512                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 171173747                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              381701254                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            453179330                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106219                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          8619027                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           172601161                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1441604332                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            456320765                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6654967                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1431258172                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1948086                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             11345388                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10895049                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15704140                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       329914                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        28882990                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        64260                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         9499                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      8476246                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     48008273                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     19315660                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          9499                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       757151                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10261036                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                666944618                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1418957634                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.835442                       # average fanout of values written-back
system.cpu0.iew.wb_producers                557193304                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.581684                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1419118505                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1754635179                       # number of integer regfile reads
system.cpu0.int_regfile_writes              913972882                       # number of integer regfile writes
system.cpu0.ipc                              0.539708                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.539708                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205626      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            790903790     55.00%     55.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11848502      0.82%     56.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100484      0.15%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.27% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           459593146     31.96%     88.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          169261540     11.77%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1437913139                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3466932                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002411                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 669790     19.32%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     4      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.32% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2120315     61.16%     80.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               676819     19.52%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1437174390                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5166334015                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1418957583                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1564553778                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1435294206                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1437913139                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310126                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      122940448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           246799                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           349                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     23049966                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2286794112                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.628790                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.881053                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1299567195     56.83%     56.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          664925942     29.08%     85.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          222848901      9.75%     95.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           78291595      3.42%     99.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           16913006      0.74%     99.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1766665      0.08%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1772369      0.08%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             372465      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             335974      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2286794112                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.589455                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19939281                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3778853                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           453179330                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          172601161                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1897                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2439394107                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8302866                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              413562148                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845205180                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14847845                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               783100577                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              28088393                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                28864                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1795118169                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1462665323                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          949215558                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                989375906                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              46429102                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10895049                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             89699934                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               104010374                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1795118125                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        160498                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5830                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 31488247                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5816                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3661573517                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2906481551                       # The number of ROB writes
system.cpu0.timesIdled                       23450458                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.605188                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21795484                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            24055448                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          3062953                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         33186099                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1080712                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1109696                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           28984                       # Number of indirect misses.
system.cpu1.branchPred.lookups               37913465                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        52934                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2168256                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28112869                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3871542                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300685                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22455096                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120032594                       # Number of instructions committed
system.cpu1.commit.committedOps             122132774                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    490205282                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249146                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.001749                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    440254571     89.81%     89.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     25142603      5.13%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8808550      1.80%     96.74% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6832401      1.39%     98.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1762137      0.36%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       900057      0.18%     98.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2079248      0.42%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       554173      0.11%     99.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3871542      0.79%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    490205282                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797097                       # Number of function calls committed.
system.cpu1.commit.int_insts                116570468                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30170595                       # Number of loads committed
system.cpu1.commit.membars                    4200122                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200122      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76645713     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32270597     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9016198      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122132774                       # Class of committed instruction
system.cpu1.commit.refs                      41286807                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120032594                       # Number of Instructions Simulated
system.cpu1.committedOps                    122132774                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.127552                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.127552                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            388727041                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               941195                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20265228                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             152646251                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                28119827                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 70095733                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2169888                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2178888                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5395486                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   37913465                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 27337634                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    461129064                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               486199                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     166579747                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                6129170                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.076525                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          30314325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22876196                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.336225                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         494507975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.342923                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.770124                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               386476001     78.15%     78.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                68327371     13.82%     91.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                23173814      4.69%     96.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12860430      2.60%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2622069      0.53%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  456762      0.09%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  591279      0.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     239      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           494507975                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         932815                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2265518                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31057339                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.271901                       # Inst execution rate
system.cpu1.iew.exec_refs                    45819792                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11547831                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              316376813                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             36579453                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2451551                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2353662                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12722952                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          144546244                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34271961                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2056062                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134710810                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2177594                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              6996640                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2169888                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11808466                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       165553                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1167798                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        50484                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2167                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        14307                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6408858                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1606740                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2167                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       548182                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1717336                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79579964                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132930334                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818967                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65173335                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.268307                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133010253                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170923708                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89331766                       # number of integer regfile writes
system.cpu1.ipc                              0.242274                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242274                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200232      3.07%      3.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86157406     63.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36873227     26.96%     93.03% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9535858      6.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136766872                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3082270                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022537                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 652226     21.16%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.16% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1887467     61.24%     82.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               542573     17.60%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135648894                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         771354263                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132930322                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        166961350                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 137192770                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136766872                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            7353474                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22413469                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           230302                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       1052789                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     12003592                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    494507975                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.276572                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.764049                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          410612750     83.03%     83.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54405636     11.00%     94.04% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17107605      3.46%     97.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5974152      1.21%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3942777      0.80%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1024661      0.21%     99.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             962590      0.19%     99.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             268815      0.05%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             208989      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      494507975                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.276051                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         15724563                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1804119                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            36579453                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12722952                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    110                       # number of misc regfile reads
system.cpu1.numCycles                       495440790                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1952237963                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              341304407                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81667738                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13634669                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                31931036                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4412947                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                32641                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            190014296                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             149648256                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          100735904                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70215792                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              29865257                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2169888                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             48862681                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                19068166                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       190014284                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         24171                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               643                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28502403                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           643                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   630921324                       # The number of ROB reads
system.cpu1.rob.rob_writes                  293486736                       # The number of ROB writes
system.cpu1.timesIdled                          76260                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          8677700                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1579541                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            10888725                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              39164                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2075853                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     11593979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      23128957                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       323121                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        61330                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61854140                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5818186                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    123708160                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5879516                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            8099346                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3854068                       # Transaction distribution
system.membus.trans_dist::CleanEvict          7680759                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              337                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            261                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3493810                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3493803                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       8099346                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     34722102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               34722102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    988621888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               988621888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              546                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          11594126                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                11594126    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            11594126                       # Request fanout histogram
system.membus.respLayer1.occupancy        60524864785                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         40970957555                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1037858750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   872854836.435160                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       750500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2130107500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1219697050500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4151435000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    225098194                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       225098194                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    225098194                       # number of overall hits
system.cpu0.icache.overall_hits::total      225098194                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     29656084                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      29656084                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     29656084                       # number of overall misses
system.cpu0.icache.overall_misses::total     29656084                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 381388390498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 381388390498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 381388390498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 381388390498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    254754278                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    254754278                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    254754278                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    254754278                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.116411                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.116411                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.116411                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.116411                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12860.375986                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12860.375986                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12860.375986                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12860.375986                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3119                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               61                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.131148                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26505442                       # number of writebacks
system.cpu0.icache.writebacks::total         26505442                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      3150609                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      3150609                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      3150609                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      3150609                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26505475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26505475                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26505475                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26505475                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 328376649498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 328376649498                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 328376649498                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 328376649498                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.104043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.104043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.104043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.104043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12389.012063                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12389.012063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12389.012063                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12389.012063                       # average overall mshr miss latency
system.cpu0.icache.replacements              26505442                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    225098194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      225098194                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     29656084                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     29656084                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 381388390498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 381388390498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    254754278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    254754278                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.116411                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.116411                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12860.375986                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12860.375986                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      3150609                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      3150609                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26505475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26505475                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 328376649498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 328376649498                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.104043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.104043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12389.012063                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12389.012063                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          251602217                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26505442                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             9.492474                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        536014030                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       536014030                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    516461784                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       516461784                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    516461784                       # number of overall hits
system.cpu0.dcache.overall_hits::total      516461784                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     52697051                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      52697051                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     52697051                       # number of overall misses
system.cpu0.dcache.overall_misses::total     52697051                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2039113243558                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2039113243558                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2039113243558                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2039113243558                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    569158835                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    569158835                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    569158835                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    569158835                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.092588                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.092588                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.092588                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.092588                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 38695.016227                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38695.016227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 38695.016227                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38695.016227                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     22591503                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       656297                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           364714                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6997                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    61.943065                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    93.796913                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32639893                       # number of writebacks
system.cpu0.dcache.writebacks::total         32639893                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     20966009                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     20966009                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     20966009                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     20966009                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31731042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31731042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31731042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31731042                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 740097655022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 740097655022                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 740097655022                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 740097655022                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.055751                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.055751                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.055751                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.055751                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23324.089232                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23324.089232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23324.089232                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23324.089232                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32639893                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    377265449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      377265449                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     40712052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     40712052                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1231347611500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1231347611500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    417977501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    417977501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.097402                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.097402                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 30245.284897                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30245.284897                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     12839511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     12839511                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27872541                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27872541                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 565428444500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 565428444500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.066684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.066684                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20286.218056                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20286.218056                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139196335                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139196335                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11984999                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11984999                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 807765632058                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 807765632058                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181334                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181334                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.079276                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.079276                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 67398.055858                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 67398.055858                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8126498                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8126498                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3858501                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3858501                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 174669210522                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 174669210522                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025522                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025522                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45268.670533                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45268.670533                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2199                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1737                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     11519000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     11519000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3936                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.441311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.441311                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6631.548647                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6631.548647                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1724                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       806000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003303                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003303                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        62000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        62000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3733                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          144                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       664000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       664000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3877                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.037142                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.037142                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4611.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4611.111111                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          144                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       520000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.037142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.037142                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3611.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3611.111111                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1190622                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1190622                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       909667                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       909667                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92379259500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92379259500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100289                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.433115                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.433115                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101552.831421                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101552.831421                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       909667                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       909667                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91469592500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91469592500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.433115                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.433115                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100552.831421                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100552.831421                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          550299190                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32640473                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.859412                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1175174379                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1175174379                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26412538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            29206786                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               85602                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              314482                       # number of demand (read+write) hits
system.l2.demand_hits::total                 56019408                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26412538                       # number of overall hits
system.l2.overall_hits::.cpu0.data           29206786                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              85602                       # number of overall hits
system.l2.overall_hits::.cpu1.data             314482                       # number of overall hits
system.l2.overall_hits::total                56019408                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             92937                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3432361                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4145                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2302009                       # number of demand (read+write) misses
system.l2.demand_misses::total                5831452                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            92937                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3432361                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4145                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2302009                       # number of overall misses
system.l2.overall_misses::total               5831452                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7988800998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 372843502411                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    385847000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 256469326033                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     637687476442                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7988800998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 372843502411                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    385847000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 256469326033                       # number of overall miss cycles
system.l2.overall_miss_latency::total    637687476442                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26505475                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32639147                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           89747                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2616491                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61850860                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26505475                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32639147                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          89747                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2616491                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61850860                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003506                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.105161                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.046185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.879808                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.094282                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003506                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.105161                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.046185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.879808                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.094282                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85959.316505                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 108625.958170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93087.334138                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 111411.087460                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109353.121048                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85959.316505                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 108625.958170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93087.334138                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 111411.087460                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109353.121048                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             228357                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      7112                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      32.108690                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   5583947                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3854068                       # number of writebacks
system.l2.writebacks::total                   3854068                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         133397                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          11614                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              145107                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        133397                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         11614                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             145107                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        92899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3298964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2290395                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5686345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        92899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3298964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2290395                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      5943703                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         11630048                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7057478998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 330281745748                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    342394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 232675321080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 570356939826                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7057478998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 330281745748                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    342394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 232675321080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 582766216885                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1153123156711                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.101074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.045539                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.875369                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091936                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.101074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.045539                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.875369                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.188034                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75969.375322                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 100116.808109                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83776.364081                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 101587.420982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 100302.908076                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75969.375322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 100116.808109                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83776.364081                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 101587.420982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98047.667739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99150.335124                       # average overall mshr miss latency
system.l2.replacements                       17338015                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8701183                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8701183                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8701183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8701183                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     52831155                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         52831155                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     52831155                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     52831155                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      5943703                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        5943703                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 582766216885                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 582766216885                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98047.667739                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98047.667739                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        91000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           31                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.903226                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.720000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.821429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data         3250                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1978.260870                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       573500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       356500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       930000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.903226                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.720000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.821429                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20482.142857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19805.555556                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20217.391304                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       119000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       178500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2644859                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           114855                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2759714                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2122285                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1460483                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3582768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 228548575994                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 162616552302                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  391165128296                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4767144                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1575338                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6342482                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.445190                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.927092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.564884                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 107689.860690                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 111344.365050                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109179.586369                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        80681                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9692                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            90373                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2041604                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1450791                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3492395                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 201492693632                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 147337169329                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 348829862961                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.428266                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.920940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.550635                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 98693.328203                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 101556.440127                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99882.705983                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26412538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         85602                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26498140                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        92937                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4145                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            97082                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7988800998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    385847000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8374647998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26505475                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        89747                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26595222                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003506                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.046185                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003650                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85959.316505                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93087.334138                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86263.653386                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            96                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        92899                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        96986                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7057478998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    342394000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7399872998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.045539                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003647                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75969.375322                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83776.364081                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76298.362630                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     26561927                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       199627                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26761554                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1310076                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       841526                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2151602                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 144294926417                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  93852773731                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 238147700148                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27872003                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1041153                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28913156                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.047003                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.808264                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.074416                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 110142.408850                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 111526.885362                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110683.899786                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        52716                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         1922                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        54638                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1257360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       839604                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2096964                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 128789052116                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  85338151751                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 214127203867                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.045112                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.806418                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.072526                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 102428.144776                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 101640.954249                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102112.961342                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           55                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           21                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                76                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          312                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          109                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             421                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2506475                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       261996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2768471                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          367                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          130                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           497                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.850136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.838462                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.847082                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  8033.573718                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  2403.633028                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6575.940618                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           43                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           49                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          269                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          103                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          372                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5520950                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2186466                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      7707416                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.732970                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.792308                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.748491                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20523.977695                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21227.825243                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20718.860215                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   129144827                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  17338140                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.448598                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.137706                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.112426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.489800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.042574                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.325370                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    13.892045                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.502152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.064257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.036334                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.217063                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            50                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           50                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.781250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.218750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1004408284                       # Number of tag accesses
system.l2.tags.data_accesses               1004408284                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5945472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     211216704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        261568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     146598272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    377939520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          741961536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5945472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       261568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6207040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246660352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246660352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          92898                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3300261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2290598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      5905305                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            11593149                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3854068                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3854068                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4858013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        172584030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           213726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        119784658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    308812344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             606252771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4858013                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       213726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5071739                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      201544844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            201544844                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      201544844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4858013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       172584030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          213726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       119784658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    308812344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            807797615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3732147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     92898.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3159908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2275512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   5904835.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006257244752                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       229263                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       229263                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            20827646                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3512342                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    11593149                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3854068                       # Number of write requests accepted
system.mem_ctrls.readBursts                  11593149                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3854068                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 155909                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                121921                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            599698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            604994                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            684644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2224876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            599554                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            629974                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            615463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            601906                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            597834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            598091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           655636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           603458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           611348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           598834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           597200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           613730                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232867                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            229886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229662                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            230485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232269                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            230361                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            230911                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           241635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           246037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233243                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.44                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.20                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 516119134675                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                57186200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            730567384675                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45126.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63876.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  7628625                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1717777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 66.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              11593149                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3854068                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2956928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1836221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  896807                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  802482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  645893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  526258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  466005                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  435526                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  397176                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  368670                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 394226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 666228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 355654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 237311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 187721                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 136093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  86847                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  38129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  23628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 182577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 212701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 225552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 226553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 225517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 226788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 228672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 230532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 235147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 233460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 231344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 225967                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 224924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 225928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  20224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  16277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11661                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   9573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   9623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  10659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  11810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  11711                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  10962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  10333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  10106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   9848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   9618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   9197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   8191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   7917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   7664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   7578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      7                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5822954                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.725966                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    97.964203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.109439                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4144239     71.17%     71.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       950065     16.32%     87.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        92416      1.59%     89.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        58207      1.00%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        60047      1.03%     91.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        56251      0.97%     92.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        54130      0.93%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        61318      1.05%     94.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       346281      5.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5822954                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       229263                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      49.886925                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.303970                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    487.574162                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       229258    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::90112-98303            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        229263                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       229263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.278785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.260243                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.815901                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           201648     87.95%     87.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2821      1.23%     89.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16892      7.37%     96.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5505      2.40%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1621      0.71%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              492      0.21%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               67      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        229263                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              731983360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9978176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238855872                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               741961536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246660352                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       598.10                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       195.17                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    606.25                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    201.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.67                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1223848459500                       # Total gap between requests
system.mem_ctrls.avgGap                      79227.76                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5945472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    202234112                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       261568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    145632768                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    377909440                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238855872                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4858013.120448478498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 165244402.714914321899                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 213725.802743578242                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 118995749.658097684383                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 308787766.196079492569                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 195167845.390939921141                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        92898                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3300261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2290598                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      5905305                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3854068                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3212601626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194543658333                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    171172365                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137760845995                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 394879106356                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29688619327456                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34582.03                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     58947.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41882.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60141.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     66868.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7703190.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          20283597600                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10780980210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         34815575340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9819665640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96609115200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     253408285230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     256561368000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       682278587220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.486156                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 663491270896                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40866800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 519490414604                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21292343940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11317130220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46846318260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9662016420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96609115200.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     416409355530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     119297308800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       721433588370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        589.479496                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 304324975348                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40866800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 878656710152                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11088450687.500000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55801922890.966873                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           84     95.45%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        69000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 461986163000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   248064825000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 975783660500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     27241293                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        27241293                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     27241293                       # number of overall hits
system.cpu1.icache.overall_hits::total       27241293                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        96341                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         96341                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        96341                       # number of overall misses
system.cpu1.icache.overall_misses::total        96341                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1640803000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1640803000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1640803000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1640803000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     27337634                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     27337634                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     27337634                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     27337634                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003524                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003524                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003524                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003524                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17031.201669                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17031.201669                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17031.201669                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17031.201669                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        89715                       # number of writebacks
system.cpu1.icache.writebacks::total            89715                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         6594                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         6594                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         6594                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         6594                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        89747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        89747                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        89747                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        89747                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1482638000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1482638000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1482638000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1482638000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003283                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003283                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003283                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003283                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16520.195661                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16520.195661                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16520.195661                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16520.195661                       # average overall mshr miss latency
system.cpu1.icache.replacements                 89715                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     27241293                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       27241293                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        96341                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        96341                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1640803000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1640803000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     27337634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     27337634                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003524                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17031.201669                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17031.201669                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         6594                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         6594                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        89747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        89747                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1482638000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1482638000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003283                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16520.195661                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16520.195661                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.990952                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           26930116                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            89715                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           300.174062                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        344575500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.990952                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999717                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999717                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         54765015                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        54765015                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31601331                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31601331                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31601331                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31601331                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9870584                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9870584                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9870584                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9870584                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 986156130083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 986156130083                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 986156130083                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 986156130083                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41471915                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41471915                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41471915                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41471915                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.238006                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.238006                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.238006                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.238006                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 99908.590017                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 99908.590017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 99908.590017                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 99908.590017                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     13558608                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       529670                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           171434                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           6225                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    79.089376                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    85.087550                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2616498                       # number of writebacks
system.cpu1.dcache.writebacks::total          2616498                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8024859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8024859                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8024859                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8024859                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1845725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1845725                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1845725                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1845725                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 188907888459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 188907888459                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 188907888459                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 188907888459                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.044505                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.044505                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.044505                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.044505                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 102348.881041                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102348.881041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 102348.881041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102348.881041                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2616498                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26750776                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26750776                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5705380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5705380                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 464498771500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 464498771500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32456156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32456156                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.175787                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.175787                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81414.168995                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81414.168995                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4663767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4663767                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1041613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1041613                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  98136743500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  98136743500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032093                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032093                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94216.127775                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94216.127775                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4850555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4850555                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4165204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4165204                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 521657358583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 521657358583                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9015759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9015759                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.461991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.461991                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 125241.730917                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 125241.730917                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3361092                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3361092                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       804112                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       804112                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  90771144959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  90771144959                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.089190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.089190                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112883.708935                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112883.708935                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          324                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6006000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6006000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.338776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.338776                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 36180.722892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 36180.722892                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          117                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2393000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.100000                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 48836.734694                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48836.734694                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          330                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          118                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       639500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          448                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.263393                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.263393                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5419.491525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5419.491525                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          118                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       522500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       522500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.263393                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.263393                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4427.966102                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4427.966102                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1328186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1328186                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       771816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       771816                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76810135000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76810135000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.367531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.367531                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99518.713009                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99518.713009                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       771816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       771816                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  76038319000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  76038319000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.367531                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.367531                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98518.713009                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98518.713009                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.815723                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35546840                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2617436                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.580787                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        344587000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.815723                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.900491                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.900491                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89763175                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89763175                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1223848485500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          55509374                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12555251                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     53150365                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        13483947                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         11014814                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             343                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            604                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6343319                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6343319                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26595222                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28914153                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          497                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79516391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     97920307                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       269209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      7850858                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             185556765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3392698624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4177858560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     11485568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    334911296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7916954048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        28355203                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246777792                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         90208335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.069454                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.256886                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               84004297     93.12%     93.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6142708      6.81%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  61330      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           90208335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       123706984026                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48962743637                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39762904094                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        3927417531                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         134725788                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1302688725000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 590844                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706324                       # Number of bytes of host memory used
host_op_rate                                   592508                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2604.23                       # Real time elapsed on the host
host_tick_rate                               30273918                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1538692122                       # Number of instructions simulated
sim_ops                                    1543026478                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.078840                       # Number of seconds simulated
sim_ticks                                 78840239500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.049221                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               29732730                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            30018136                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          3203184                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         36836289                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             25044                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          37121                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           12077                       # Number of indirect misses.
system.cpu0.branchPred.lookups               36964367                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6208                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          2023                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          3170399                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  14219031                       # Number of branches committed
system.cpu0.commit.bw_lim_events               667407                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         128653                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       49739165                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            51807733                       # Number of instructions committed
system.cpu0.commit.committedOps              51869681                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    140575289                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.368982                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.965625                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    110756326     78.79%     78.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19400505     13.80%     92.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5831767      4.15%     96.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1623857      1.16%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1200390      0.85%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       816186      0.58%     99.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       239632      0.17%     99.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        39219      0.03%     99.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       667407      0.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    140575289                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2131                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               41958                       # Number of function calls committed.
system.cpu0.commit.int_insts                 51752302                       # Number of committed integer instructions.
system.cpu0.commit.loads                     10948330                       # Number of loads committed
system.cpu0.commit.membars                      92996                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        93419      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        35686244     68.80%     68.98% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           4331      0.01%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1300      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           282      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           847      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           141      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          223      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     68.99% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       10949953     21.11%     90.10% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5132303      9.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          400      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          222      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         51869681                       # Class of committed instruction
system.cpu0.commit.refs                      16082878                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   51807733                       # Number of Instructions Simulated
system.cpu0.committedOps                     51869681                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.013558                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.013558                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             49598024                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                33654                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            26135111                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             112096508                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12765953                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 81727482                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               3171582                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                62002                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1154766                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   36964367                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  9048841                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    134349352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                65981                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          609                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     127661873                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 204                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                6408734                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.236760                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10863275                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          29757774                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.817687                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         148417807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.864435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.780111                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                48468808     32.66%     32.66% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77167950     51.99%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                18382519     12.39%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3991397      2.69%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   82433      0.06%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   13801      0.01%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  239651      0.16%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   16266      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   54982      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           148417807                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     1838                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1345                       # number of floating regfile writes
system.cpu0.idleCycles                        7707776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             3650852                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                23427419                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.558163                       # Inst execution rate
system.cpu0.iew.exec_refs                    29360322                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   8364793                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               35760171                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             20962466                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             78288                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2004682                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10673459                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          101579329                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             20995529                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2250061                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             87143541                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 65040                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2942519                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               3171582                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3229159                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        89904                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads            5303                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          109                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          245                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            9                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10014136                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5538911                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           245                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1632343                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       2018509                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 43626285                       # num instructions consuming a value
system.cpu0.iew.wb_count                     81117070                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.741263                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 32338553                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519563                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      82931757                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               126711360                       # number of integer regfile reads
system.cpu0.int_regfile_writes               51104828                       # number of integer regfile writes
system.cpu0.ipc                              0.331834                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.331834                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            94402      0.11%      0.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             59300707     66.34%     66.44% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                5425      0.01%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1375      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                282      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                849      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                141      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               223      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     66.45% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            21199171     23.71%     90.17% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            8790374      9.83%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            407      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           230      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              89393602                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2218                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4402                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2141                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2257                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     659841                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.007381                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 565845     85.75%     85.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    19      0.00%     85.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    147      0.02%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     85.78% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 65904      9.99%     95.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                27856      4.22%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               54      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              89956823                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         328288330                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     81114929                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        151286936                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 101348960                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 89393602                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             230369                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       49709650                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           427880                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        101716                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     29257471                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    148417807                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.602310                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.908685                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           85612072     57.68%     57.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           45979944     30.98%     88.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11504361      7.75%     96.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2580504      1.74%     98.15% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1858991      1.25%     99.41% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             232007      0.16%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             505572      0.34%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             120855      0.08%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              23501      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      148417807                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.572575                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            86612                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            3240                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            20962466                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10673459                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3214                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1509                       # number of misc regfile writes
system.cpu0.numCycles                       156125583                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     1554902                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               40223854                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             32478919                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                409539                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15957198                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               1388655                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                16056                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            161475135                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             107698801                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           65430934                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 78886129                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                922792                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               3171582                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              3656811                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                32952019                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             1864                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       161473271                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6522233                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             78085                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2529687                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         78168                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   241504534                       # The number of ROB reads
system.cpu0.rob.rob_writes                  211060559                       # The number of ROB writes
system.cpu0.timesIdled                          76414                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  983                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.833173                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               28623834                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            28671666                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2355714                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32229376                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             13058                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16422                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3364                       # Number of indirect misses.
system.cpu1.branchPred.lookups               32320954                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          859                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1581                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2307241                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  14059971                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1048977                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         140590                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       42401864                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            50291495                       # Number of instructions committed
system.cpu1.commit.committedOps              50360142                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    128810298                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.390964                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.075369                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    101912307     79.12%     79.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     17502525     13.59%     92.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      4339342      3.37%     96.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1968741      1.53%     97.60% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       647441      0.50%     98.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1105706      0.86%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       234213      0.18%     99.15% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        51046      0.04%     99.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1048977      0.81%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    128810298                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               11213                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50240773                       # Number of committed integer instructions.
system.cpu1.commit.loads                     10817103                       # Number of loads committed
system.cpu1.commit.membars                     103137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       103137      0.20%      0.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        35214050     69.92%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            140      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             280      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10818684     21.48%     91.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4223851      8.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         50360142                       # Class of committed instruction
system.cpu1.commit.refs                      15042535                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   50291495                       # Number of Instructions Simulated
system.cpu1.committedOps                     50360142                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.723243                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.723243                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             46976384                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                48865                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25438730                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             100782150                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                12227337                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 72723637                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2307789                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               117308                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1099067                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   32320954                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 11075143                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    121398852                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                63028                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     113917260                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                4712524                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.235995                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          11579100                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          28636892                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.831780                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         135334214                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.845302                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764100                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                45919563     33.93%     33.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                68129457     50.34%     84.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                18450789     13.63%     97.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 2547719      1.88%     99.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                   57805      0.04%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                    9293      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  148707      0.11%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12890      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   57991      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           135334214                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1621772                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2677459                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                21787981                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.589870                       # Inst execution rate
system.cpu1.iew.exec_refs                    26662943                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6908039                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               33925197                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             19484117                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             75985                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1246024                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             8296743                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           92734525                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             19754904                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1692801                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             80786279                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 89477                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              2455822                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2307789                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              2761594                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       109988                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              64                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      8667014                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4071311                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             4                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       954457                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1723002                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 41282227                       # num instructions consuming a value
system.cpu1.iew.wb_count                     75560597                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.732030                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30219849                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.551714                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      77018429                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               117280273                       # number of integer regfile reads
system.cpu1.int_regfile_writes               48266484                       # number of integer regfile writes
system.cpu1.ipc                              0.367209                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.367209                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           103683      0.13%      0.13% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             55394419     67.16%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 651      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  280      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     67.29% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19923326     24.16%     91.44% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            7056721      8.56%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              82479080                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     779202                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.009447                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 680986     87.40%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     87.40% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 96125     12.34%     99.73% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 2091      0.27%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              83154599                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         301473490                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     75560597                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        135108910                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  92495583                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 82479080                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             238942                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       42374383                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           401914                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         98352                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     24268297                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    135334214                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.609447                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.946023                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           78717537     58.17%     58.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           41048232     30.33%     88.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           10394669      7.68%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2039086      1.51%     97.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2131323      1.57%     99.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             207204      0.15%     99.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             633191      0.47%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             139982      0.10%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              22990      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      135334214                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.602231                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads            98694                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            4653                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            19484117                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            8296743                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    546                       # number of misc regfile reads
system.cpu1.numCycles                       136955986                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    20633103                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               37465875                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             32014617                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                337923                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                14582190                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1396639                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 5408                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            145044605                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              97220681                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           60863456                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 70759836                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                126421                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2307789                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2734875                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                28848839                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       145044605                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       7483649                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             76236                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2265099                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         76343                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   220520415                       # The number of ROB reads
system.cpu1.rob.rob_writes                  192048217                       # The number of ROB writes
system.cpu1.timesIdled                          15836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1382485                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               567543                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2305442                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              14536                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                234662                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2791316                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5555539                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39080                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        24865                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2125307                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1854749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      4250984                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1879614                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2372200                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       925072                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1839252                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1856                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1548                       # Transaction distribution
system.membus.trans_dist::ReadExReq            414362                       # Transaction distribution
system.membus.trans_dist::ReadExResp           414337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2372201                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1248                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8342076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8342076                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    237542976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               237542976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             2806                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2791215                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2791215    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2791215                       # Request fanout histogram
system.membus.respLayer1.occupancy        14606781672                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             18.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          9836835897                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    78840239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    78840239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 88                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    17669840.909091                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27348477.886469                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           44    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        26000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     90141500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             44                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    78062766500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    777473000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      8972303                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         8972303                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      8972303                       # number of overall hits
system.cpu0.icache.overall_hits::total        8972303                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        76537                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         76537                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        76537                       # number of overall misses
system.cpu0.icache.overall_misses::total        76537                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5741280996                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5741280996                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5741280996                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5741280996                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      9048840                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      9048840                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      9048840                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      9048840                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.008458                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.008458                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.008458                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.008458                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 75013.143917                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 75013.143917                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 75013.143917                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 75013.143917                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        15281                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              221                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    69.144796                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        70998                       # number of writebacks
system.cpu0.icache.writebacks::total            70998                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5538                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5538                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5538                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5538                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        70999                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        70999                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        70999                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        70999                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5331330997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5331330997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5331330997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5331330997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.007846                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.007846                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.007846                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.007846                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 75090.226581                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 75090.226581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 75090.226581                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 75090.226581                       # average overall mshr miss latency
system.cpu0.icache.replacements                 70998                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      8972303                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        8972303                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        76537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        76537                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5741280996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5741280996                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      9048840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      9048840                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.008458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.008458                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 75013.143917                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 75013.143917                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5538                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5538                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        70999                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        70999                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5331330997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5331330997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.007846                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.007846                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 75090.226581                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 75090.226581                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            9044752                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            71030                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           127.337069                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         18168678                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        18168678                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     14752278                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        14752278                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     14752278                       # number of overall hits
system.cpu0.dcache.overall_hits::total       14752278                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     10848990                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      10848990                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     10848990                       # number of overall misses
system.cpu0.dcache.overall_misses::total     10848990                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 813150640190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 813150640190                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 813150640190                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 813150640190                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     25601268                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25601268                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     25601268                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25601268                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.423768                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.423768                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.423768                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.423768                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74951.736539                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74951.736539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74951.736539                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74951.736539                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3473899                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3627314                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            55414                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          46324                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.689916                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    78.303126                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1042988                       # number of writebacks
system.cpu0.dcache.writebacks::total          1042988                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9803987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9803987                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9803987                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9803987                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1045003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1045003                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1045003                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1045003                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  97063614397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  97063614397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  97063614397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  97063614397                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.040818                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.040818                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.040818                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.040818                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 92883.574877                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 92883.574877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 92883.574877                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 92883.574877                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1042988                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     11969165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11969165                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      8531805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8531805                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 654092550500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 654092550500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20500970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20500970                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.416166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.416166                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 76665.201619                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 76665.201619                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      7743099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      7743099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       788706                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       788706                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  74536526500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  74536526500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.038472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.038472                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 94504.830063                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94504.830063                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2783113                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2783113                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2317185                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2317185                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 159058089690                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 159058089690                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      5100298                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      5100298                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.454323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.454323                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68642.810000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68642.810000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2060888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2060888                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       256297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       256297                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  22527087897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  22527087897                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.050251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.050251                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87894.465784                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87894.465784                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        31850                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        31850                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          762                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     27745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     27745000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        32612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        32612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.023366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.023366                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 36410.761155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 36410.761155                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          670                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          670                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           92                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           92                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1642000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002821                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002821                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 17847.826087                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17847.826087                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        31300                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        31300                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          924                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          924                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9713500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9713500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        32224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        32224                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028674                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028674                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10512.445887                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10512.445887                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          918                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          918                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8797500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8797500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028488                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028488                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9583.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9583.333333                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        69000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        69000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        67000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         1374                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           1374                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data          649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total          649                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data      9022500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total      9022500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         2023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         2023                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.320811                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.320811                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 13902.157165                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 13902.157165                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data          649                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total          649                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data      8373500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total      8373500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.320811                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.320811                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 12902.157165                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 12902.157165                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.972030                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           15864062                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1044687                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.185469                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.972030                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999126                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         52380909                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        52380909                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8238                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               86622                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2443                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               87333                       # number of demand (read+write) hits
system.l2.demand_hits::total                   184636                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8238                       # number of overall hits
system.l2.overall_hits::.cpu0.data              86622                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2443                       # number of overall hits
system.l2.overall_hits::.cpu1.data              87333                       # number of overall hits
system.l2.overall_hits::total                  184636                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             62760                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            952481                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             12579                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            905433                       # number of demand (read+write) misses
system.l2.demand_misses::total                1933253                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            62760                       # number of overall misses
system.l2.overall_misses::.cpu0.data           952481                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            12579                       # number of overall misses
system.l2.overall_misses::.cpu1.data           905433                       # number of overall misses
system.l2.overall_misses::total               1933253                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5126915488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  94365832333                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1077485488                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  88658960364                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     189229193673                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5126915488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  94365832333                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1077485488                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  88658960364                       # number of overall miss cycles
system.l2.overall_miss_latency::total    189229193673                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           70998                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1039103                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15022                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          992766                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2117889                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          70998                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1039103                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15022                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         992766                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2117889                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.883969                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.916638                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.837372                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.912031                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.912821                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.883969                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.916638                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.837372                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.912031                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.912821                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81690.814022                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99073.716256                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85657.483743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 97918.852487                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97881.236275                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81690.814022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99073.716256                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85657.483743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 97918.852487                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97881.236275                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs              53334                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      1564                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      34.101023                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    752807                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              925072                       # number of writebacks
system.l2.writebacks::total                    925072                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            147                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          24697                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            214                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          14056                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39114                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           147                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         24697                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           214                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         14056                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39114                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        62613                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       927784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        12365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       891377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1894139                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        62613                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       927784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        12365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       891377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       892995                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2787134                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4491581490                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  83540105853                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    942648988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  78929074884                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 167903411215                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4491581490                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  83540105853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    942648988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  78929074884                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  80967262489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 248870673704                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.881898                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.892870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.823126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.897872                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.894352                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.881898                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.892870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.823126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.897872                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.315996                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71735.605865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 90042.623987                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76235.259846                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88547.354132                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 88643.658789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71735.605865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 90042.623987                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76235.259846                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88547.354132                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90669.334642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89292.683346                       # average overall mshr miss latency
system.l2.replacements                        4640741                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       934479                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           934479                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       934479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       934479                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1154427                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1154427                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1154427                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1154427                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       892995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         892995                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  80967262489                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  80967262489                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90669.334642                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90669.334642                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             104                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  137                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           114                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           158                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                272                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       628000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       706000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1334000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          147                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          262                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              409                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.775510                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.603053                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.665037                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5508.771930                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4468.354430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4904.411765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data          114                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          158                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           272                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      2291500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      3146500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5438000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.775510                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.603053                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.665037                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20100.877193                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19914.556962                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19992.647059                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            32                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             6                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 38                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          199                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           95                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              294                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       301000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       146500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       447500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          231                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          101                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            332                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.861472                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.940594                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.885542                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  1512.562814                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1542.105263                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1522.108844                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          198                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           95                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          293                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      4024000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1863500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5887500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.857143                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.940594                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.882530                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20323.232323                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19615.789474                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20093.856655                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            28028                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            20591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 48619                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         224527                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         200125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              424652                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  21724268456                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  19088250455                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   40812518911                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       252555                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       220716                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            473271                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.889022                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.906708                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.897270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96755.706245                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 95381.638751                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96108.151877                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         9515                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1087                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            10602                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       215012                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       199038                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         414050                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  18811718968                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  17032172965                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  35843891933                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.851347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.901783                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.874869                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87491.484047                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 85572.468398                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86568.993921                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8238                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2443                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              10681                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        62760                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        12579                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            75339                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5126915488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1077485488                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6204400976                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        70998                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          86020                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.883969                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.837372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81690.814022                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85657.483743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82353.110288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          147                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           361                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        62613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        12365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        74978                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4491581490                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    942648988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5434230478                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.881898                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.823126                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.871635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71735.605865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76235.259846                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72477.666489                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        58594                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        66742                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            125336                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       727954                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       705308                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1433262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  72641563877                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  69570709909                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 142212273786                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       786548                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       772050                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1558598                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.925505                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.913552                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.919584                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99788.673291                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98638.764779                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99222.803497                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        15182                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12969                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        28151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       712772                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       692339                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1405111                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  64728386885                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  61896901919                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 126625288804                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.906203                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.896754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.901522                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 90812.190834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 89402.593121                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90117.641100                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1149                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           35                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              1184                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         1890                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           91                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1981                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     57173998                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       341999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     57515997                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3039                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          126                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3165                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.621915                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.722222                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.625908                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 30250.792593                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  3758.230769                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29033.819788                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          753                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            5                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          758                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1137                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1223                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     22411975                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1660999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     24072974                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.374136                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.682540                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.386414                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19711.499560                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19313.941860                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19683.543745                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999176                       # Cycle average of tags in use
system.l2.tags.total_refs                     5061718                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4642722                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.090248                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.641733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.664350                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        7.283522                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.224159                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.067719                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.117694                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.322527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010380                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.113805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003502                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.110433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.439339                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999987                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  38328266                       # Number of tag accesses
system.l2.tags.data_accesses                 38328266                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4007232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      59396352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        791360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      57049408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     57094016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          178338368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4007232                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       791360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4798592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     59204608                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        59204608                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          62613                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         928068                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          12365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         891397                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       892094                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2786537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       925072                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             925072                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         50827243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        753376098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         10037514                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        723607746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    724173548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2262022149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     50827243                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     10037514                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60864757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      750944040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            750944040                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      750944040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        50827243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       753376098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        10037514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       723607746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    724173548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3012966190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    923115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     62614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    923458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     12365.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    889227.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    891995.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000118375250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        54978                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        54978                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5495472                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             871461                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2786538                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     925072                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2786538                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   925072                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   6879                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1957                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            165737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            183275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            176121                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            169202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            186575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            176016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181149                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            168292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            178711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179894                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           191716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           169003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           167715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           164980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           158648                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             55558                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             55831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             54676                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             55595                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             59621                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             60718                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             58997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             58073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             58830                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             57530                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            59901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            61408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            56487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            56698                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            56613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            56573                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.82                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  90094492909                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13898295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            142213099159                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32412.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51162.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2000699                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  827461                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.98                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2786538                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               925072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  781846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  677295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  347899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  196472                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  145258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  122736                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  107753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   92084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   74996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57591                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  48189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  51892                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28703                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  16455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  11848                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   8699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   6192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   3220                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    150                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  11136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  12434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  31654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  45530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  51157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  54496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  57452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  57460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  58417                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  58719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  60340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  66849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  57563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  57291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  56858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  56513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  56447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       874608                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.953149                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   142.429070                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   353.889159                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       413701     47.30%     47.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       259040     29.62%     76.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17286      1.98%     78.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12360      1.41%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10373      1.19%     81.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         8696      0.99%     82.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         6415      0.73%     83.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5199      0.59%     83.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       141538     16.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       874608                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        54978                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.558023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     41.685460                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     34.789244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          20467     37.23%     37.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         18392     33.45%     70.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         11708     21.30%     91.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127         2964      5.39%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159          809      1.47%     98.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191          238      0.43%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223          139      0.25%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255           85      0.15%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287           75      0.14%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319           40      0.07%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351           25      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383           22      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            9      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         54978                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        54978                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.790516                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.724269                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.586020                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            41179     74.90%     74.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1218      2.22%     77.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4331      7.88%     84.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3813      6.94%     91.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2324      4.23%     96.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1064      1.94%     98.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              435      0.79%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              266      0.48%     99.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              193      0.35%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               95      0.17%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               34      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               12      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                6      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         54978                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              177898176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  440256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                59078976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               178338432                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             59204608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2256.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       749.35                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2262.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    750.94                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        23.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.85                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78840243000                       # Total gap between requests
system.mem_ctrls.avgGap                      21241.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4007296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     59101312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       791360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     56910528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     57087680                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     59078976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 50828054.625582404435                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 749633846.558773994446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 10037513.901768397540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 721846209.003461956978                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 724093183.405410528183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 749350539.453904032707                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        62614                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       928068                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        12365                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       891397                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       892094                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       925072                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1903263510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45180014054                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    429770003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  42087823902                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  52612227690                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1967031995857                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30396.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48681.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34756.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47215.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     58976.10                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2126355.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    76.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3096725100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1645948425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9805304880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2422288800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6223844640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      33597726030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1981829760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        58773667635                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        745.478045                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4668401773                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2632760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  71539077727                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3147976020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           1673188935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         10041460380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2396340180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6223844640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32852577570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2609323200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        58944710925                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        747.647538                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   6032568334                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2632760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  70174911166                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                644                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          323                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    32081756.965944                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   62738084.540501                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          323    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    377493500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            323                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    68477832000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  10362407500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11059257                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11059257                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11059257                       # number of overall hits
system.cpu1.icache.overall_hits::total       11059257                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        15886                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         15886                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        15886                       # number of overall misses
system.cpu1.icache.overall_misses::total        15886                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1204057000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1204057000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1204057000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1204057000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     11075143                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11075143                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     11075143                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11075143                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001434                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001434                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001434                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001434                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 75793.591842                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 75793.591842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 75793.591842                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 75793.591842                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          116                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        15022                       # number of writebacks
system.cpu1.icache.writebacks::total            15022                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          864                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          864                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          864                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          864                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15022                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15022                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15022                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15022                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1128785000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1128785000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1128785000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1128785000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001356                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001356                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001356                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001356                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75142.124884                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75142.124884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75142.124884                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75142.124884                       # average overall mshr miss latency
system.cpu1.icache.replacements                 15022                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11059257                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11059257                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        15886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        15886                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1204057000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1204057000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     11075143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11075143                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001434                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 75793.591842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 75793.591842                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          864                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          864                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15022                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15022                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1128785000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1128785000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001356                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001356                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75142.124884                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75142.124884                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           11475203                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            15054                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           762.269364                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         22165308                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        22165308                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     12420251                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        12420251                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     12420251                       # number of overall hits
system.cpu1.dcache.overall_hits::total       12420251                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10847808                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10847808                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10847808                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10847808                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 792355831445                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 792355831445                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 792355831445                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 792355831445                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     23268059                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     23268059                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     23268059                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     23268059                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.466210                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.466210                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.466210                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.466210                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 73042.943924                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 73042.943924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 73042.943924                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 73042.943924                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      2678981                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      5776426                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            38800                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          76836                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.045902                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    75.178640                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       992336                       # number of writebacks
system.cpu1.dcache.writebacks::total           992336                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9852965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9852965                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9852965                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9852965                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       994843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       994843                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       994843                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       994843                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  91176108956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  91176108956                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  91176108956                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  91176108956                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.042756                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042756                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.042756                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042756                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91648.741516                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91648.741516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91648.741516                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91648.741516                       # average overall mshr miss latency
system.cpu1.dcache.replacements                992336                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     10339760                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10339760                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8739774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8739774                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 647911838500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 647911838500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     19079534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     19079534                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.458071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.458071                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74133.706261                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74133.706261                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7966195                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7966195                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       773579                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       773579                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  71524219500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  71524219500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.040545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.040545                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 92458.843247                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 92458.843247                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2080491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2080491                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2108034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2108034                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 144443992945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 144443992945                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4188525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4188525                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.503288                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.503288                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68520.713112                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68520.713112                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1886770                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1886770                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       221264                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       221264                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19651889456                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19651889456                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052826                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052826                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 88816.479210                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 88816.479210                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        35030                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        35030                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          448                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          448                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     25672000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     25672000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        35478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        35478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.012628                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.012628                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 57303.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 57303.571429                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          220                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          228                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          228                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     13768500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     13768500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.006427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.006427                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60388.157895                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60388.157895                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        34641                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        34641                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          670                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          670                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      5419000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      5419000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        35311                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        35311                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.018974                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.018974                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8088.059701                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8088.059701                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          670                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          670                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      4749000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      4749000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.018974                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.018974                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7088.059701                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7088.059701                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          915                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            915                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data          666                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total          666                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data      6765500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total      6765500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1581                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1581                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421252                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421252                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 10158.408408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 10158.408408                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data          666                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total          666                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data      6099500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total      6099500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421252                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421252                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  9158.408408                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  9158.408408                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.735250                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           13488432                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           994932                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            13.557140                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.735250                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.991727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.991727                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47675761                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47675761                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  78840239500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1648625                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1859551                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1186865                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3715669                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1639466                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1936                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          1586                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           3522                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           473786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          473786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         86020                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1562605                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3165                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3165                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       212994                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3132177                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        45066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      2982005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               6372242                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9087744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    133253952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1922816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    127046592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              271311104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6287515                       # Total snoops (count)
system.tol2bus.snoopTraffic                  59494336                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8409617                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.231505                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.428747                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6487617     77.15%     77.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1897135     22.56%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  24865      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8409617                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         4247100969                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1565202497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         106583326                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1493148671                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22652760                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4503                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
