5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd race4.vcd -o race4.cdd -v race4.v
3 0 $root "$root" NA 0 0 1
3 0 main "main" race4.v 1 24 1
2 1 19 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 3 30004 1 0 0 0 1 33 2
1 b 3 30007 1 0 0 0 1 33 2
1 clock 3 83000a 1 0 0 0 1 33 1102
4 1 0 0
7 4 7 7
3 1 main.$u0 "main.$u0" race4.v 0 17 1
3 1 main.$u1 "main.$u1" race4.v 0 22 1
2 2 20 9000c 1 0 20004 0 0 1 36 0
2 3 20 10005 0 1 400 0 0 clock
2 4 20 1000c 1 37 11006 2 3
2 5 21 a000a 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 6 21 9000a 15 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 21 150019 a 1 1c 0 0 clock
2 8 21 140014 a 1b 2002c 7 0 1 2 1102
2 9 21 c0010 0 1 400 0 0 clock
2 10 21 c0019 a 37 602e 8 9
4 10 6 6
4 6 10 0
4 4 6 6
