{
	"DESIGN_NAME":"counter",
	"VERILOG_FILES":"dir::counter.v",
	"CLOCK_PORT":"clk",
	"CLOCK_PERIOD":4.3,
	"FALLBACK_SDC_FILE":"dir::counter.sdc"

}
