set ::env(PROJECT_NAME) rv_dm
set ::env(DESIGN_TOP) rv_dm_rom_reg_top
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/opentitan/ip/rv_dm/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/opentitan/ip/rv_dm/rtl/rv_dm_rom_reg_top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) digital_design
