<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab1_32_Bit_ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_32_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DIV_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DIV_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DIV_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Data_Memory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Data_Memory.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Data_Memory.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Data_Memory.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_Memory_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IR_reg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Unit_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Instruction_Unit_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Instruction_Unit_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Instruction_Unit_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Interger_DataPath.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Interger_DataPath_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Interger_DataPath_2.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Interger_DataPath_2.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Interger_DataPath_2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Interger_DataPath_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Interger_DataPath_2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Interger_DataPath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Interger_DataPath_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIPS_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIPS_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIPS_32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MPY_32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MPY_32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MPY_32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RegFile32_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Integer_DataPath_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Integer_DataPath_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_Integer_Datapath_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_Integer_Datapath_2_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TB_RegFile32_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TB_RegFile32_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_Level_ALU_32.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_Level_ALU_32.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_Level_ALU_32.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_Level_ALU_32.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Level_ALU_32.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Level_ALU_32.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_Level_ALU_32.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_Level_ALU_32.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_Level_ALU_32_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_Level_ALU_32_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Level_Integer_DataPath_2.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_Level_Integer_DataPath_2.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Top_Level_Integer_DataPath_2.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_Level_Integer_DataPath_2_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_Level_Integer_DataPath_2_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register32_ld_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register32_ld_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1508223007" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508223007" xil_pn:in_ck="-4001594717599578204" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="ALU_32_TB.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="IDP_MB_TB.v"/>
      <outfile xil_pn:name="IR_reg.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="Instruction_Unit.v"/>
      <outfile xil_pn:name="Instruction_Unit_TB.v"/>
      <outfile xil_pn:name="Intege_DataPath_2.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="PC_reg.v"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="TB_RegFile32.v"/>
      <outfile xil_pn:name="Top_Level_ALU_32.v"/>
      <outfile xil_pn:name="register32_ld.v"/>
    </transform>
    <transform xil_pn:end_ts="1508223007" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4643984004040690637" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508223007" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3400629509368898165" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508223007" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3479091890436885029" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1508223007" xil_pn:in_ck="-4001594717599578204" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU_32.v"/>
      <outfile xil_pn:name="ALU_32_TB.v"/>
      <outfile xil_pn:name="DIV_32.v"/>
      <outfile xil_pn:name="Data_Memory.v"/>
      <outfile xil_pn:name="IDP_MB_TB.v"/>
      <outfile xil_pn:name="IR_reg.v"/>
      <outfile xil_pn:name="Instruction_Memory.v"/>
      <outfile xil_pn:name="Instruction_Unit.v"/>
      <outfile xil_pn:name="Instruction_Unit_TB.v"/>
      <outfile xil_pn:name="Intege_DataPath_2.v"/>
      <outfile xil_pn:name="MIPS_32.v"/>
      <outfile xil_pn:name="MPY_32.v"/>
      <outfile xil_pn:name="PC_reg.v"/>
      <outfile xil_pn:name="RegFile32.v"/>
      <outfile xil_pn:name="TB_RegFile32.v"/>
      <outfile xil_pn:name="Top_Level_ALU_32.v"/>
      <outfile xil_pn:name="register32_ld.v"/>
    </transform>
    <transform xil_pn:end_ts="1508223010" xil_pn:in_ck="-4001594717599578204" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="1222001737438079513" xil_pn:start_ts="1508223007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Instruction_Unit_TB_beh.prj"/>
      <outfile xil_pn:name="Instruction_Unit_TB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1508223010" xil_pn:in_ck="-8848390809527263439" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-8077745202681429380" xil_pn:start_ts="1508223010">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Instruction_Unit_TB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1506711176" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1506711176">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
