// Seed: 773370676
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output tri id_2;
  input wire id_1;
  logic [7:0]["" : 1 'b0] id_4;
  assign id_2 = 1;
  assign id_4[1+:-1] = id_1 ? 1 : -1;
  genvar id_5;
  initial begin : LABEL_0
    id_5 <= id_1;
    assert (id_1);
  end
endmodule
module module_1 #(
    parameter id_4 = 32'd62
) (
    input  supply0 id_0
    , id_3,
    output supply1 id_1
);
  wire  _id_4 = id_4;
  logic id_5;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  assign modCall_1.id_5 = 0;
  assign id_5[id_4] = id_4;
  wire id_6;
endmodule
