{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.805669",
   "Default View_TopLeft":"108,50",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1960 -y 100 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1960 -y 120 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1710 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 114 115 112 116 113} -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir S_AXI_HP0_FIFO_CTRL right -pinY S_AXI_HP0_FIFO_CTRL 60R -pinDir M_AXI_GP0 left -pinY M_AXI_GP0 0L -pinDir S_AXI_HP0 left -pinY S_AXI_HP0 80L -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 140L -pinDir S_AXI_HP0_ACLK left -pinY S_AXI_HP0_ACLK 160L -pinBusDir IRQ_F2P left -pinBusY IRQ_F2P 100L -pinDir FCLK_CLK0 left -pinY FCLK_CLK0 420L -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 120L
preplace inst axi_dma_0 -pg 1 -lvl 3 -x 900 -y 180 -swap {84 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 0 79 80 81 82 83 78 85 86 87 88 89 92 93 90 91 94 95 96 97 98} -defaultsOSRD -pinDir S_AXI_LITE left -pinY S_AXI_LITE 140L -pinDir M_AXI_SG right -pinY M_AXI_SG 0R -pinDir M_AXI_MM2S right -pinY M_AXI_MM2S 20R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 40R -pinDir M_AXIS_MM2S left -pinY M_AXIS_MM2S 0L -pinDir S_AXIS_S2MM left -pinY S_AXIS_S2MM 20L -pinDir s_axi_lite_aclk left -pinY s_axi_lite_aclk 200L -pinDir m_axi_sg_aclk left -pinY m_axi_sg_aclk 220L -pinDir m_axi_mm2s_aclk left -pinY m_axi_mm2s_aclk 160L -pinDir m_axi_s2mm_aclk left -pinY m_axi_s2mm_aclk 180L -pinDir axi_resetn left -pinY axi_resetn 240L -pinDir mm2s_prmry_reset_out_n right -pinY mm2s_prmry_reset_out_n 60R -pinDir s2mm_prmry_reset_out_n right -pinY s2mm_prmry_reset_out_n 80R -pinDir mm2s_introut right -pinY mm2s_introut 340R -pinDir s2mm_introut right -pinY s2mm_introut 360R
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 530 -y 300 -swap {59 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 0 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 99 96 100 97 101 98 102} -defaultsOSRD -pinDir S00_AXI right -pinY S00_AXI 40R -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir ACLK left -pinY ACLK 0L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 20L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 40L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L -pinDir M01_ACLK left -pinY M01_ACLK 60L -pinDir M01_ARESETN left -pinY M01_ARESETN 140L
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 180 -y 60 -swap {5 0 2 3 4 1 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk right -pinY slowest_sync_clk 60R -pinDir ext_reset_in right -pinY ext_reset_in 0R -pinDir aux_reset_in left -pinY aux_reset_in 0L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 20L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 40R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 80R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 100R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 120R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 140R
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1290 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 117 113 118 114 119 115 120 116 121} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir S01_AXI left -pinY S01_AXI 20L -pinDir S02_AXI left -pinY S02_AXI 40L -pinDir ACLK left -pinY ACLK 60L -pinDir ARESETN left -pinY ARESETN 160L -pinDir S00_ACLK left -pinY S00_ACLK 80L -pinDir S00_ARESETN left -pinY S00_ARESETN 180L -pinDir M00_ACLK left -pinY M00_ACLK 100L -pinDir M00_ARESETN left -pinY M00_ARESETN 200L -pinDir S01_ACLK left -pinY S01_ACLK 120L -pinDir S01_ARESETN left -pinY S01_ARESETN 220L -pinDir S02_ACLK left -pinY S02_ACLK 140L -pinDir S02_ARESETN left -pinY S02_ARESETN 240L
preplace inst axis_data_fifo_0 -pg 1 -lvl 2 -x 530 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 13 12} -defaultsOSRD -pinDir S_AXIS right -pinY S_AXIS 0R -pinDir M_AXIS right -pinY M_AXIS 20R -pinDir s_axis_aresetn left -pinY s_axis_aresetn 20L -pinDir s_axis_aclk left -pinY s_axis_aclk 0L
preplace inst xlconcat_0 -pg 1 -lvl 4 -x 1290 -y 520 -swap {0 2 1} -defaultsOSRD -pinBusDir In0 left -pinBusY In0 0L -pinBusDir In1 left -pinBusY In1 40L -pinBusDir dout left -pinBusY dout 20L
preplace inst axi_intc_0 -pg 1 -lvl 4 -x 1290 -y -120 -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinDir interrupt right -pinY interrupt 0R -pinDir interrupt.irq right -pinY interrupt.irq 20R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L -pinBusDir intr left -pinBusY intr 60L
preplace netloc processing_system7_0_FCLK_CLK0 1 1 4 380 120 720 120 1120 120 1440
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 4 NJ 60 NJ 60 NJ 60 1460J
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 360 500 700 600 1100
preplace netloc axi_dma_0_mm2s_introut 1 3 1 N 520
preplace netloc axi_dma_0_s2mm_introut 1 3 1 1080 540n
preplace netloc xlconcat_0_dout 1 3 1 1140J -60n
preplace netloc axi_intc_0_irq 1 4 1 1480 -100n
preplace netloc axi_dma_0_M_AXIS_MM2S 1 2 1 NJ 180
preplace netloc axis_data_fifo_0_M_AXIS 1 2 1 N 200
preplace netloc processing_system7_0_DDR 1 5 1 NJ 100
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 N 320
preplace netloc processing_system7_0_M_AXI_GP0 1 2 3 700J 100 NJ 100 NJ
preplace netloc axi_dma_0_M_AXI_MM2S 1 3 1 N 200
preplace netloc axi_dma_0_M_AXI_SG 1 3 1 N 180
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 N 180
preplace netloc axi_dma_0_M_AXI_S2MM 1 3 1 N 220
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 120
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 2 680 -120 NJ
levelinfo -pg 1 -20 180 530 900 1290 1710 1960
pagesize -pg 1 -db -bbox -sgen -20 -220 2080 740
",
   "No Loops_ScaleFactor":"0.909265",
   "No Loops_TopLeft":"-20,-310",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 6 -x 1860 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 6 -x 1860 -y 80 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 5 -x 1600 -y 110 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 2 -x 560 -y 380 -defaultsOSRD
preplace inst rst_ps7_0_100M -pg 1 -lvl 1 -x 210 -y 550 -defaultsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 4 -x 1220 -y 380 -defaultsOSRD
preplace inst hier_0 -pg 1 -lvl 3 -x 900 -y 150 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 0 6 20 440 400 220 750 240 1050 530 1380 220 1820
preplace netloc processing_system7_0_FCLK_RESET0_N 1 0 6 30 450 400J 540 NJ 540 NJ 540 NJ 540 1830
preplace netloc rst_ps7_0_100M_interconnect_aresetn 1 1 3 390 240 720J 350 NJ
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 1 3 410 550 740 390 1070
preplace netloc processing_system7_0_M_AXI_GP0 1 1 5 410 230 NJ 230 NJ 230 NJ 230 1840
preplace netloc axi_mem_intercon_M00_AXI 1 4 1 1370 100n
preplace netloc processing_system7_0_FIXED_IO 1 5 1 NJ 80
preplace netloc ps7_0_axi_periph_M00_AXI 1 2 1 710 120n
preplace netloc processing_system7_0_DDR 1 5 1 NJ 60
preplace netloc axi_dma_0_M_AXI 1 3 1 1070 140n
preplace netloc S01_AXI_1 1 3 1 1060 160n
preplace netloc ps7_0_axi_periph_M01_AXI 1 2 1 730 140n
levelinfo -pg 1 0 210 560 900 1220 1600 1860
pagesize -pg 1 -db -bbox -sgen 0 0 1980 650
"
}
{
   "da_axi4_cnt":"13",
   "da_ps7_cnt":"2"
}
