Analysis & Elaboration report for DigitalWatch
Sat Jan 23 22:14:49 2016
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parameter Settings for User Entity Instance: clk_div:fdiv
  4. Parameter Settings for User Entity Instance: key_Control:Control
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "ram_1port:ram"
  7. Port Connectivity Checks: "watch_cnt:cnt|Six_counter:bit_6"
  8. Port Connectivity Checks: "watch_cnt:cnt|decimal_counter:bit_0"
  9. Port Connectivity Checks: "watch_cnt:cnt"
 10. Analysis & Elaboration Messages
 11. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                           ;
+-------------------------------+------------------------------------------+
; Analysis & Elaboration Status ; Successful - Sat Jan 23 22:14:49 2016    ;
; Quartus II Version            ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                 ; DigitalWatch                             ;
; Top-level Entity Name         ; DigitalWatch                             ;
; Family                        ; ACEX1K                                   ;
+-------------------------------+------------------------------------------+


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: clk_div:fdiv ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; clk_div        ; 25000 ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: key_Control:Control ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; START          ; 00    ; Unsigned Binary                         ;
; STOP           ; 01    ; Unsigned Binary                         ;
; RESET          ; 10    ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                ;
+----------------------------------------------------------------+---------------+---------------+
; Option                                                         ; Setting       ; Default Value ;
+----------------------------------------------------------------+---------------+---------------+
; Device                                                         ; EP1K30TC144-3 ;               ;
; Top-level entity name                                          ; DigitalWatch  ; DigitalWatch  ;
; Family name                                                    ; ACEX1K        ; Stratix II    ;
; Use Generated Physical Constraints File                        ; Off           ;               ;
; Use smart compilation                                          ; Off           ; Off           ;
; Create Debugging Nodes for IP Cores                            ; Off           ; Off           ;
; Preserve fewer node names                                      ; On            ; On            ;
; Disable OpenCore Plus hardware evaluation                      ; Off           ; Off           ;
; Verilog Version                                                ; Verilog_2001  ; Verilog_2001  ;
; VHDL Version                                                   ; VHDL93        ; VHDL93        ;
; State Machine Processing                                       ; Auto          ; Auto          ;
; Safe State Machine                                             ; Off           ; Off           ;
; Extract Verilog State Machines                                 ; On            ; On            ;
; Extract VHDL State Machines                                    ; On            ; On            ;
; Ignore Verilog initial constructs                              ; Off           ; Off           ;
; Iteration limit for constant Verilog loops                     ; 5000          ; 5000          ;
; Iteration limit for non-constant Verilog loops                 ; 250           ; 250           ;
; Add Pass-Through Logic to Inferred RAMs                        ; On            ; On            ;
; Parallel Synthesis                                             ; Off           ; Off           ;
; NOT Gate Push-Back                                             ; On            ; On            ;
; Power-Up Don't Care                                            ; On            ; On            ;
; Remove Redundant Logic Cells                                   ; Off           ; Off           ;
; Remove Duplicate Registers                                     ; On            ; On            ;
; Ignore CARRY Buffers                                           ; Off           ; Off           ;
; Ignore CASCADE Buffers                                         ; Off           ; Off           ;
; Ignore GLOBAL Buffers                                          ; Off           ; Off           ;
; Ignore ROW GLOBAL Buffers                                      ; Off           ; Off           ;
; Ignore LCELL Buffers                                           ; Off           ; Off           ;
; Ignore SOFT Buffers                                            ; On            ; On            ;
; Limit AHDL Integers to 32 Bits                                 ; Off           ; Off           ;
; Auto Implement in ROM                                          ; Off           ; Off           ;
; Optimization Technique                                         ; Area          ; Area          ;
; Carry Chain Length                                             ; 32            ; 32            ;
; Cascade Chain Length                                           ; 2             ; 2             ;
; Auto Carry Chains                                              ; On            ; On            ;
; Auto Open-Drain Pins                                           ; On            ; On            ;
; Auto ROM Replacement                                           ; On            ; On            ;
; Auto RAM Replacement                                           ; On            ; On            ;
; Auto Clock Enable Replacement                                  ; On            ; On            ;
; Strict RAM Replacement                                         ; Off           ; Off           ;
; Auto Resource Sharing                                          ; Off           ; Off           ;
; Allow Any RAM Size For Recognition                             ; Off           ; Off           ;
; Allow Any ROM Size For Recognition                             ; Off           ; Off           ;
; Use LogicLock Constraints during Resource Balancing            ; On            ; On            ;
; Ignore translate_off and synthesis_off directives              ; Off           ; Off           ;
; Show Parameter Settings Tables in Synthesis Report             ; On            ; On            ;
; HDL message level                                              ; Level2        ; Level2        ;
; Suppress Register Optimization Related Messages                ; Off           ; Off           ;
; Number of Removed Registers Reported in Synthesis Report       ; 100           ; 100           ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100           ; 100           ;
; Block Design Naming                                            ; Auto          ; Auto          ;
; Synthesis Effort                                               ; Auto          ; Auto          ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On            ; On            ;
; Analysis & Synthesis Message Level                             ; Medium        ; Medium        ;
+----------------------------------------------------------------+---------------+---------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ram_1port:ram"                                                                      ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; q    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "watch_cnt:cnt|Six_counter:bit_6"                                                    ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; cout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "watch_cnt:cnt|decimal_counter:bit_0"                                                  ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; preset ; Input  ; Info     ; Stuck at GND                                                                        ;
; out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "watch_cnt:cnt"                                                                                                                                    ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                          ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; preset ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (24 bits) it drives.  Extra input bit(s) "preset[23..1]" will be connected to GND. ;
+--------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Elaboration
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Jan 23 22:14:48 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigitalWatch -c DigitalWatch --analysis_and_elaboration
Info: Found 1 design units, including 1 entities, in source file ram_1port.v
    Info: Found entity 1: ram_1port
Info: Found 1 design units, including 1 entities, in source file clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file decimal_counter.v
    Info: Found entity 1: decimal_counter
Info: Found 1 design units, including 1 entities, in source file DigitalWatch.v
    Info: Found entity 1: DigitalWatch
Info: Found 1 design units, including 1 entities, in source file key_Control.v
    Info: Found entity 1: key_Control
Info: Found 1 design units, including 1 entities, in source file Six_counter.v
    Info: Found entity 1: Six_counter
Info: Found 1 design units, including 1 entities, in source file smg_disp.v
    Info: Found entity 1: smg_disp
Info: Found 1 design units, including 1 entities, in source file watch_cnt.v
    Info: Found entity 1: watch_cnt
Warning (10236): Verilog HDL Implicit Net warning at DigitalWatch.v(45): created implicit net for "preset"
Info: Elaborating entity "DigitalWatch" for the top level hierarchy
Info: Elaborating entity "clk_div" for hierarchy "clk_div:fdiv"
Info: Elaborating entity "key_Control" for hierarchy "key_Control:Control"
Info: Elaborating entity "watch_cnt" for hierarchy "watch_cnt:cnt"
Info: Elaborating entity "decimal_counter" for hierarchy "watch_cnt:cnt|decimal_counter:bit_0"
Info: Elaborating entity "Six_counter" for hierarchy "watch_cnt:cnt|Six_counter:bit_4"
Info: Elaborating entity "smg_disp" for hierarchy "smg_disp:disp"
Info: Elaborating entity "ram_1port" for hierarchy "ram_1port:ram"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Generated suppressed messages file C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.map.smsg
Info: Quartus II Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 237 megabytes
    Info: Processing ended: Sat Jan 23 22:14:49 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/yangs/Documents/DigitalWatch/DigitalWatch/DigitalWatch.map.smsg.


