Return-Path: <linux-fbdev+bounces-6456-lists+linux-fbdev=lfdr.de@vger.kernel.org>
Delivered-To: lists+linux-fbdev@lfdr.de
Received: from mail.lfdr.de
	by lfdr with LMTP
	id GLkfACtup2ndhQAAu9opvQ
	(envelope-from <linux-fbdev+bounces-6456-lists+linux-fbdev=lfdr.de@vger.kernel.org>)
	for <lists+linux-fbdev@lfdr.de>; Wed, 04 Mar 2026 00:26:35 +0100
X-Original-To: lists+linux-fbdev@lfdr.de
Received: from sea.lore.kernel.org (sea.lore.kernel.org [172.234.253.10])
	by mail.lfdr.de (Postfix) with ESMTPS id 8C8DE1F8588
	for <lists+linux-fbdev@lfdr.de>; Wed, 04 Mar 2026 00:26:29 +0100 (CET)
Received: from smtp.subspace.kernel.org (conduit.subspace.kernel.org [100.90.174.1])
	by sea.lore.kernel.org (Postfix) with ESMTP id 5EFD8310C54E
	for <lists+linux-fbdev@lfdr.de>; Tue,  3 Mar 2026 23:26:00 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 11609351C2F;
	Tue,  3 Mar 2026 23:25:59 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b="P7uyK10v"
X-Original-To: linux-fbdev@vger.kernel.org
Received: from mail-wm1-f48.google.com (mail-wm1-f48.google.com [209.85.128.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 5AF44348463
	for <linux-fbdev@vger.kernel.org>; Tue,  3 Mar 2026 23:25:57 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.128.48
ARC-Seal:i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1772580359; cv=none; b=dB+zZpQinyyeouZjJMXwJSZLpzLfmL/V965HsDQslcDFd7/7p662oyESesdG5QB4dpxZ3RnBrPQkV9q14UNo3OzTdsCsRKsq5GiBrRFHrY7KSXiEdyZN3M3N7/HBS/Rt2JJHT7fuJUtSkGwsri7o3ixT8gYQUxl9hdnPSCyJ1LY=
ARC-Message-Signature:i=1; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1772580359; c=relaxed/simple;
	bh=DZL51npHETrQOaLm+gXQSMAWjDCRqz6RGYaVU3tGRew=;
	h=From:To:Cc:Subject:Date:Message-ID:In-Reply-To:References:
	 MIME-Version; b=tfgCQVBOCwRfrEejeFgTeVPaI32n1CmcxpaMoF8oT435xXSqyzMEZLMwUSNBZ/QSSijqLOrXDbTxYhrz7qJizPjMXmu4IYxciRGYwJuv7xkpixbZCA5/+9SgBT+tRlhofA8WdXKh/LVTeF7KvUa7iKoCqviqFI1Gbd/+6GUN7vA=
ARC-Authentication-Results:i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com; spf=pass smtp.mailfrom=gmail.com; dkim=pass (2048-bit key) header.d=gmail.com header.i=@gmail.com header.b=P7uyK10v; arc=none smtp.client-ip=209.85.128.48
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=gmail.com
Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=gmail.com
Received: by mail-wm1-f48.google.com with SMTP id 5b1f17b1804b1-48370174e18so36182335e9.2
        for <linux-fbdev@vger.kernel.org>; Tue, 03 Mar 2026 15:25:57 -0800 (PST)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=gmail.com; s=20230601; t=1772580356; x=1773185156; darn=vger.kernel.org;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:from:to:cc:subject:date
         :message-id:reply-to;
        bh=q62znnvOqEzZPobsTXXdYeKA44XpPeuRQCLKUu1n+U0=;
        b=P7uyK10v6Kt8Ig+Xxo8KO7Wgtipf72spDpNTGd6d3QEr3mNKL+69YsByIOE2mi408g
         IKLtU1JM6RwWFhhVOjv2pvANDq88AKEl+8wPvISsTf3bkvpCMzovgRybKkbEX0RFwSud
         cad/J7LPnnyRkw6wXnMPRDb09lfeQEVrl+djDbRfs9jalsCfVAlc1SaoP5GCL/JExbjY
         2D7ad/30ccShYY7VvbcFWX9Es7uQU+9LdsJ6x891G71JOUmkbzkrE5Rhsczfp07PH71F
         wb30axG051vd2Lp7Zw/9xELkqK3cw6/eEOMLzUGvh3wnYiwDyxCZfiXxvJKzK4QFEchC
         tVDQ==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20230601; t=1772580356; x=1773185156;
        h=content-transfer-encoding:mime-version:references:in-reply-to
         :message-id:date:subject:cc:to:from:x-gm-gg:x-gm-message-state:from
         :to:cc:subject:date:message-id:reply-to;
        bh=q62znnvOqEzZPobsTXXdYeKA44XpPeuRQCLKUu1n+U0=;
        b=aSCyGUPWVsCaVD5vlDbSIdxV5Q+rmksKLHk6/SRBweDekjl8NYrv5tUEn78vYf1hVW
         ABKowpbBqKaVyX3PiMehXy57VxK7fpZG/w0Fe7kiP2qctiGBu0FTpRg4jZMme4gaqi2U
         Q/l/mzzoiDphHIBiKu9MjRYPD7Q9EZZr1nmpeJW3LHdCHnI/fO60ggvoCZXsh6C5NLEP
         sp+5RZPCAl7Qxa/Hv7fbRDINEu4w7cHUhE5b58K6tn0srhH54hpp3vtViHgl2ccaErOd
         4W1u57d4TI8qCb1U/fTZjiBYmawIKuwTn13MXZ4jzSCEnD0nHP4HQSyE52biA/u70odA
         xFyQ==
X-Forwarded-Encrypted: i=1; AJvYcCV6NBPDItVnnDd9r1TKOtExq/gnU8Oqg4f8ul+64Tr4DULctok5f5llrR/zPr3suGRIAUJjPDuFkFD1lA==@vger.kernel.org
X-Gm-Message-State: AOJu0YzSzJbGJx3LcCmm2BPykm1uwdVagDvlYV1X6DZPM6Fp+8o8lGT8
	w6oWT2KXqtIteu4EGRbuP/eGJPLXAtlhCC61yBEq0ETqL7Mztvy8X1rq
X-Gm-Gg: ATEYQzy2+KKCOThqY4Av/GiJJnDqQbRWv4gtsHh/IMRBKCtrrCrfraPmiQgn47VKrZP
	WcgZ8tmiiIi/tztJhXAxsWGdVwJBSNr3UVPwhFYP9MikEYnIJdTyXQLXdc81niaN7g9NMQNWx35
	Z/YIzv211wEQ5t9TY4zLoCGxGgG7DRZHF2813uKK1a4oTZfmxOWbPyAQo5ztI+i78psiwt3Jqpl
	T7ufzrz5RFPcDKamuDX3iVNSJUSR83s9B7ZqzB+mQfGpAdMKYWHKXaeQGXEMULeaYJJq3QQx+WT
	2DgpRSqMWv8eAxKHDyyzqi1ojws8dMxpvT+LRZ2HLqBZ2s1tj5YozfV9/O98Av/tqhWwYQWptFa
	VUSqPM2XKrFRKFYUF3Z+f3Cjtoe/bUv5HAKlfDOwSryrEYF1XQJLr3cj8niQ+gBVveUENOmkDhG
	XeQm1nTf1hhbGfpsF7LmyR8nJoMkQSP1ktygRYvEmsNnW4HvRe8AWmT2VF9aQS
X-Received: by 2002:a05:600c:1d05:b0:483:badb:618f with SMTP id 5b1f17b1804b1-48519887d35mr606095e9.25.1772580355798;
        Tue, 03 Mar 2026 15:25:55 -0800 (PST)
Received: from arch ([2a02:1210:2e28:2800:36a5:7f85:ccb8:1176])
        by smtp.gmail.com with ESMTPSA id 5b1f17b1804b1-4851335648esm68036615e9.5.2026.03.03.15.25.55
        (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
        Tue, 03 Mar 2026 15:25:55 -0800 (PST)
From: Gabriel Windlin <gawindlin@gmail.com>
To: Sudip Mukherjee <sudipm.mukherjee@gmail.com>,
	Teddy Wang <teddy.wang@siliconmotion.com>,
	Greg Kroah-Hartman <gregkh@linuxfoundation.org>,
	linux-fbdev@vger.kernel.org,
	linux-staging@lists.linux.dev,
	linux-kernel@vger.kernel.org
Cc: Gabriel Windlin <gawindlin@gmail.com>
Subject: [PATCH 3/8] staging: sm750fb: remove unused ZV capture register definitions
Date: Wed,  4 Mar 2026 00:24:24 +0100
Message-ID: <20260303232434.1850583-3-gawindlin@gmail.com>
X-Mailer: git-send-email 2.53.0
In-Reply-To: <20260303232434.1850583-1-gawindlin@gmail.com>
References: <20260303232434.1850583-1-gawindlin@gmail.com>
Precedence: bulk
X-Mailing-List: linux-fbdev@vger.kernel.org
List-Id: <linux-fbdev.vger.kernel.org>
List-Subscribe: <mailto:linux-fbdev+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-fbdev+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-Rspamd-Queue-Id: 8C8DE1F8588
X-Rspamd-Server: lfdr
X-Spamd-Result: default: False [0.84 / 15.00];
	SUSPICIOUS_RECIPS(1.50)[];
	MID_CONTAINS_FROM(1.00)[];
	ARC_ALLOW(-1.00)[subspace.kernel.org:s=arc-20240116:i=1];
	R_MISSING_CHARSET(0.50)[];
	DMARC_POLICY_ALLOW(-0.50)[gmail.com,none];
	R_DKIM_ALLOW(-0.20)[gmail.com:s=20230601];
	R_SPF_ALLOW(-0.20)[+ip4:172.234.253.10:c];
	MAILLIST(-0.15)[generic];
	MIME_GOOD(-0.10)[text/plain];
	HAS_LIST_UNSUB(-0.01)[];
	FREEMAIL_TO(0.00)[gmail.com,siliconmotion.com,linuxfoundation.org,vger.kernel.org,lists.linux.dev];
	FREEMAIL_CC(0.00)[gmail.com];
	RCVD_TLS_LAST(0.00)[];
	TO_DN_SOME(0.00)[];
	FORGED_SENDER_MAILLIST(0.00)[];
	MIME_TRACE(0.00)[0:+];
	TAGGED_FROM(0.00)[bounces-6456-lists,linux-fbdev=lfdr.de];
	ASN(0.00)[asn:63949, ipnet:172.234.224.0/19, country:SG];
	FORGED_RECIPIENTS_MAILLIST(0.00)[];
	PRECEDENCE_BULK(0.00)[];
	RCVD_COUNT_FIVE(0.00)[5];
	FROM_NEQ_ENVFROM(0.00)[gawindlin@gmail.com,linux-fbdev@vger.kernel.org];
	FROM_HAS_DN(0.00)[];
	DKIM_TRACE(0.00)[gmail.com:+];
	NEURAL_HAM(-0.00)[-0.999];
	TAGGED_RCPT(0.00)[linux-fbdev];
	RCPT_COUNT_SEVEN(0.00)[7];
	FREEMAIL_FROM(0.00)[gmail.com];
	RCVD_VIA_SMTP_AUTH(0.00)[];
	DBL_BLOCKED_OPENRESOLVER(0.00)[sea.lore.kernel.org:rdns,sea.lore.kernel.org:helo]
X-Rspamd-Action: no action

The ZV0 and ZV1 video capture port register macros defined in
ddk750_reg.h are not referenced anywhere in the driver. Remove them
to reduce dead code as noted in the TODO file.

Signed-off-by: Gabriel Windlin <gawindlin@gmail.com>
---
 drivers/staging/sm750fb/ddk750_reg.h | 141 ---------------------------
 1 file changed, 141 deletions(-)

diff --git a/drivers/staging/sm750fb/ddk750_reg.h b/drivers/staging/sm750fb/ddk750_reg.h
index 13b04870ad9b..efdafa993e86 100644
--- a/drivers/staging/sm750fb/ddk750_reg.h
+++ b/drivers/staging/sm750fb/ddk750_reg.h
@@ -1168,147 +1168,6 @@
 #define I2C_DATA14                                      0x010052
 #define I2C_DATA15                                      0x010053
 
-#define ZV0_CAPTURE_CTRL                                0x090000
-#define ZV0_CAPTURE_CTRL_FIELD_INPUT                    BIT(27)
-#define ZV0_CAPTURE_CTRL_SCAN                           BIT(26)
-#define ZV0_CAPTURE_CTRL_CURRENT_BUFFER                 BIT(25)
-#define ZV0_CAPTURE_CTRL_VERTICAL_SYNC                  BIT(24)
-#define ZV0_CAPTURE_CTRL_ADJ                            BIT(19)
-#define ZV0_CAPTURE_CTRL_HA                             BIT(18)
-#define ZV0_CAPTURE_CTRL_VSK                            BIT(17)
-#define ZV0_CAPTURE_CTRL_HSK                            BIT(16)
-#define ZV0_CAPTURE_CTRL_FD                             BIT(15)
-#define ZV0_CAPTURE_CTRL_VP                             BIT(14)
-#define ZV0_CAPTURE_CTRL_HP                             BIT(13)
-#define ZV0_CAPTURE_CTRL_CP                             BIT(12)
-#define ZV0_CAPTURE_CTRL_UVS                            BIT(11)
-#define ZV0_CAPTURE_CTRL_BS                             BIT(10)
-#define ZV0_CAPTURE_CTRL_CS                             BIT(9)
-#define ZV0_CAPTURE_CTRL_CF                             BIT(8)
-#define ZV0_CAPTURE_CTRL_FS                             BIT(7)
-#define ZV0_CAPTURE_CTRL_WEAVE                          BIT(6)
-#define ZV0_CAPTURE_CTRL_BOB                            BIT(5)
-#define ZV0_CAPTURE_CTRL_DB                             BIT(4)
-#define ZV0_CAPTURE_CTRL_CC                             BIT(3)
-#define ZV0_CAPTURE_CTRL_RGB                            BIT(2)
-#define ZV0_CAPTURE_CTRL_656                            BIT(1)
-#define ZV0_CAPTURE_CTRL_CAP                            BIT(0)
-
-#define ZV0_CAPTURE_CLIP                                0x090004
-#define ZV0_CAPTURE_CLIP_EYCLIP_MASK                    (0x3ff << 16)
-#define ZV0_CAPTURE_CLIP_XCLIP_MASK                     0x3ff
-
-#define ZV0_CAPTURE_SIZE                                0x090008
-#define ZV0_CAPTURE_SIZE_HEIGHT_MASK                    (0x7ff << 16)
-#define ZV0_CAPTURE_SIZE_WIDTH_MASK                     0x7ff
-
-#define ZV0_CAPTURE_BUF0_ADDRESS                        0x09000C
-#define ZV0_CAPTURE_BUF0_ADDRESS_STATUS                 BIT(31)
-#define ZV0_CAPTURE_BUF0_ADDRESS_EXT                    BIT(27)
-#define ZV0_CAPTURE_BUF0_ADDRESS_CS                     BIT(26)
-#define ZV0_CAPTURE_BUF0_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV0_CAPTURE_BUF1_ADDRESS                        0x090010
-#define ZV0_CAPTURE_BUF1_ADDRESS_STATUS                 BIT(31)
-#define ZV0_CAPTURE_BUF1_ADDRESS_EXT                    BIT(27)
-#define ZV0_CAPTURE_BUF1_ADDRESS_CS                     BIT(26)
-#define ZV0_CAPTURE_BUF1_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV0_CAPTURE_BUF_OFFSET                          0x090014
-#ifndef VALIDATION_CHIP
-    #define ZV0_CAPTURE_BUF_OFFSET_YCLIP_ODD_FIELD      (0x3ff << 16)
-#endif
-#define ZV0_CAPTURE_BUF_OFFSET_OFFSET_MASK              0xffff
-
-#define ZV0_CAPTURE_FIFO_CTRL                           0x090018
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_MASK                 0x7
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_0                    0
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_1                    1
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_2                    2
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_3                    3
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_4                    4
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_5                    5
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_6                    6
-#define ZV0_CAPTURE_FIFO_CTRL_FIFO_7                    7
-
-#define ZV0_CAPTURE_YRGB_CONST                          0x09001C
-#define ZV0_CAPTURE_YRGB_CONST_Y_MASK                   (0xff << 24)
-#define ZV0_CAPTURE_YRGB_CONST_R_MASK                   (0xff << 16)
-#define ZV0_CAPTURE_YRGB_CONST_G_MASK                   (0xff << 8)
-#define ZV0_CAPTURE_YRGB_CONST_B_MASK                   0xff
-
-#define ZV0_CAPTURE_LINE_COMP                           0x090020
-#define ZV0_CAPTURE_LINE_COMP_LC_MASK                   0x7ff
-
-/* ZV1 */
-
-#define ZV1_CAPTURE_CTRL                                0x098000
-#define ZV1_CAPTURE_CTRL_FIELD_INPUT                    BIT(27)
-#define ZV1_CAPTURE_CTRL_SCAN                           BIT(26)
-#define ZV1_CAPTURE_CTRL_CURRENT_BUFFER                 BIT(25)
-#define ZV1_CAPTURE_CTRL_VERTICAL_SYNC                  BIT(24)
-#define ZV1_CAPTURE_CTRL_PANEL                          BIT(20)
-#define ZV1_CAPTURE_CTRL_ADJ                            BIT(19)
-#define ZV1_CAPTURE_CTRL_HA                             BIT(18)
-#define ZV1_CAPTURE_CTRL_VSK                            BIT(17)
-#define ZV1_CAPTURE_CTRL_HSK                            BIT(16)
-#define ZV1_CAPTURE_CTRL_FD                             BIT(15)
-#define ZV1_CAPTURE_CTRL_VP                             BIT(14)
-#define ZV1_CAPTURE_CTRL_HP                             BIT(13)
-#define ZV1_CAPTURE_CTRL_CP                             BIT(12)
-#define ZV1_CAPTURE_CTRL_UVS                            BIT(11)
-#define ZV1_CAPTURE_CTRL_BS                             BIT(10)
-#define ZV1_CAPTURE_CTRL_CS                             BIT(9)
-#define ZV1_CAPTURE_CTRL_CF                             BIT(8)
-#define ZV1_CAPTURE_CTRL_FS                             BIT(7)
-#define ZV1_CAPTURE_CTRL_WEAVE                          BIT(6)
-#define ZV1_CAPTURE_CTRL_BOB                            BIT(5)
-#define ZV1_CAPTURE_CTRL_DB                             BIT(4)
-#define ZV1_CAPTURE_CTRL_CC                             BIT(3)
-#define ZV1_CAPTURE_CTRL_RGB                            BIT(2)
-#define ZV1_CAPTURE_CTRL_656                            BIT(1)
-#define ZV1_CAPTURE_CTRL_CAP                            BIT(0)
-
-#define ZV1_CAPTURE_CLIP                                0x098004
-#define ZV1_CAPTURE_CLIP_YCLIP_MASK                     (0x3ff << 16)
-#define ZV1_CAPTURE_CLIP_XCLIP_MASK                     0x3ff
-
-#define ZV1_CAPTURE_SIZE                                0x098008
-#define ZV1_CAPTURE_SIZE_HEIGHT_MASK                    (0x7ff << 16)
-#define ZV1_CAPTURE_SIZE_WIDTH_MASK                     0x7ff
-
-#define ZV1_CAPTURE_BUF0_ADDRESS                        0x09800C
-#define ZV1_CAPTURE_BUF0_ADDRESS_STATUS                 BIT(31)
-#define ZV1_CAPTURE_BUF0_ADDRESS_EXT                    BIT(27)
-#define ZV1_CAPTURE_BUF0_ADDRESS_CS                     BIT(26)
-#define ZV1_CAPTURE_BUF0_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV1_CAPTURE_BUF1_ADDRESS                        0x098010
-#define ZV1_CAPTURE_BUF1_ADDRESS_STATUS                 BIT(31)
-#define ZV1_CAPTURE_BUF1_ADDRESS_EXT                    BIT(27)
-#define ZV1_CAPTURE_BUF1_ADDRESS_CS                     BIT(26)
-#define ZV1_CAPTURE_BUF1_ADDRESS_ADDRESS_MASK           0x3ffffff
-
-#define ZV1_CAPTURE_BUF_OFFSET                          0x098014
-#define ZV1_CAPTURE_BUF_OFFSET_OFFSET_MASK              0xffff
-
-#define ZV1_CAPTURE_FIFO_CTRL                           0x098018
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_MASK                 0x7
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_0                    0
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_1                    1
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_2                    2
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_3                    3
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_4                    4
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_5                    5
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_6                    6
-#define ZV1_CAPTURE_FIFO_CTRL_FIFO_7                    7
-
-#define ZV1_CAPTURE_YRGB_CONST                          0x09801C
-#define ZV1_CAPTURE_YRGB_CONST_Y_MASK                   (0xff << 24)
-#define ZV1_CAPTURE_YRGB_CONST_R_MASK                   (0xff << 16)
-#define ZV1_CAPTURE_YRGB_CONST_G_MASK                   (0xff << 8)
-#define ZV1_CAPTURE_YRGB_CONST_B_MASK                   0xff
-
 #define DMA_1_SOURCE                                    0x0D0010
 #define DMA_1_SOURCE_ADDRESS_EXT                        BIT(27)
 #define DMA_1_SOURCE_ADDRESS_CS                         BIT(26)
-- 
2.53.0


