This is a set of prototypes relating to vlsi circuit and layout design.
The following prototypes are being worked on:
* Extract layout to netlist
* Check layout for design rule violations
* Simulate extracted netlist
 
All of these functions are currently working at a base level. These prototypes will be used as the basis of future projects.
