###############################################################
#  Generated by:      Cadence Encounter 14.27-s035_1
#  OS:                Linux x86_64(Host ID s2424.it.kth.se)
#  Generated on:      Tue Aug  2 11:32:13 2016
#  Design:            vin_spc
#  Command:           timeDesign -postRoute -expandedViews -hold
###############################################################
Path 1: MET Hold Check with Pin count_reg[1]/CP 
Endpoint:   count_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.002
+ Hold                          0.024
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.177
  Slack Time                    0.050
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.050 | 
     | count_reg[0]/CP |   ^   | Clk      | DFPX3_HV   | 0.003 |   0.003 |   -0.048 | 
     | count_reg[0]/Q  |   ^   | count[0] | DFPX3_HV   | 0.152 |   0.154 |    0.104 | 
     | g141/A          |   ^   | count[0] | XNOR2X2_HV | 0.000 |   0.154 |    0.104 | 
     | g141/Q          |   v   | n_4      | XNOR2X2_HV | 0.022 |   0.177 |    0.126 | 
     | count_reg[1]/D  |   v   | n_4      | DFCX1_HV   | 0.000 |   0.177 |    0.126 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.050 | 
     | count_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.002 |   0.003 |    0.053 | 
     +-------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin out_reg[8]/CP 
Endpoint:   out_reg[8]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[9]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.127
  Arrival Time                  0.179
  Slack Time                    0.052
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.052 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.005 |   -0.048 | 
     | out_reg[9]/Q  |   v   | out[9] | DFCX1_HV | 0.174 |   0.179 |    0.127 | 
     | out_reg[8]/D  |   v   | out[9] | DFCX1_HV | 0.000 |   0.179 |    0.127 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.052 | 
     | out_reg[8]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.057 | 
     +-----------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin out_reg[19]/CP 
Endpoint:   out_reg[19]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[20]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.127
  Arrival Time                  0.181
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.054 | 
     | out_reg[20]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.049 | 
     | out_reg[20]/Q  |   v   | out[20] | DFCX1_HV | 0.176 |   0.181 |    0.127 | 
     | out_reg[19]/D  |   v   | out[20] | DFCX1_HV | 0.000 |   0.181 |    0.127 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.054 | 
     | out_reg[19]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.059 | 
     +------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin out_reg[30]/CP 
Endpoint:   out_reg[30]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[31]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.180
  Slack Time                    0.055
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.055 | 
     | out_reg[31]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.052 | 
     | out_reg[31]/Q  |   v   | out[31] | DFCX1_HV | 0.177 |   0.180 |    0.125 | 
     | out_reg[30]/D  |   v   | out[31] | DFCX1_HV | 0.000 |   0.180 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.055 | 
     | out_reg[30]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 |    0.059 | 
     +------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin out_reg[5]/CP 
Endpoint:   out_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[6]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.182
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.056 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.051 | 
     | out_reg[6]/Q  |   v   | out[6] | DFCX1_HV | 0.177 |   0.182 |    0.126 | 
     | out_reg[5]/D  |   v   | out[6] | DFCX1_HV | 0.000 |   0.182 |    0.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.056 | 
     | out_reg[5]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.061 | 
     +-----------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin count_reg[5]/CP 
Endpoint:   count_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[5]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.180
  Slack Time                    0.056
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.056 | 
     | count_reg[5]/CP |   ^   | Clk      | DFPX3_HV  | 0.005 |   0.005 |   -0.051 | 
     | count_reg[5]/Q  |   ^   | count[5] | DFPX3_HV  | 0.150 |   0.155 |    0.099 | 
     | g131/A          |   ^   | count[5] | XOR2X1_HV | 0.000 |   0.155 |    0.099 | 
     | g131/Q          |   v   | n_8      | XOR2X1_HV | 0.025 |   0.180 |    0.124 | 
     | count_reg[5]/D  |   v   | n_8      | DFPX3_HV  | 0.000 |   0.180 |    0.124 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.056 | 
     | count_reg[5]/CP |   ^   | Clk   | DFPX3_HV | 0.005 |   0.005 |    0.061 | 
     +-------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin out_reg[12]/CP 
Endpoint:   out_reg[12]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[13]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.182
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[13]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 |   -0.055 | 
     | out_reg[13]/Q  |   v   | out[13] | DFCX1_HV | 0.179 |   0.182 |    0.124 | 
     | out_reg[12]/D  |   v   | out[13] | DFCX1_HV | 0.000 |   0.182 |    0.124 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[12]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.003 |    0.061 | 
     +------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin out_reg[13]/CP 
Endpoint:   out_reg[13]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[14]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.003
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.182
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |   -0.054 | 
     | out_reg[14]/Q  |   v   | out[14] | DFCX1_HV | 0.178 |   0.182 |    0.124 | 
     | out_reg[13]/D  |   v   | out[14] | DFCX1_HV | 0.000 |   0.182 |    0.124 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[13]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.060 | 
     +------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin out_reg[26]/CP 
Endpoint:   out_reg[26]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[27]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.183
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[27]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.053 | 
     | out_reg[27]/Q  |   v   | out[27] | DFCX1_HV | 0.179 |   0.183 |    0.126 | 
     | out_reg[26]/D  |   v   | out[27] | DFCX1_HV | 0.000 |   0.183 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[26]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.062 | 
     +------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin out_reg[17]/CP 
Endpoint:   out_reg[17]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[18]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.184
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[18]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.052 | 
     | out_reg[18]/Q  |   v   | out[18] | DFCX1_HV | 0.179 |   0.184 |    0.126 | 
     | out_reg[17]/D  |   v   | out[18] | DFCX1_HV | 0.000 |   0.184 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[17]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.063 | 
     +------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin out_reg[10]/CP 
Endpoint:   out_reg[10]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[11]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.183
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[11]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |   -0.054 | 
     | out_reg[11]/Q  |   v   | out[11] | DFCX1_HV | 0.179 |   0.183 |    0.125 | 
     | out_reg[10]/D  |   v   | out[11] | DFCX1_HV | 0.000 |   0.183 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[10]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 |    0.062 | 
     +------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin out_reg[25]/CP 
Endpoint:   out_reg[25]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[26]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.184
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[26]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.053 | 
     | out_reg[26]/Q  |   v   | out[26] | DFCX1_HV | 0.179 |   0.184 |    0.126 | 
     | out_reg[25]/D  |   v   | out[26] | DFCX1_HV | 0.000 |   0.184 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[25]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.062 | 
     +------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin out_reg[11]/CP 
Endpoint:   out_reg[11]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[12]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.183
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[12]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.003 |   -0.054 | 
     | out_reg[12]/Q  |   v   | out[12] | DFCX1_HV | 0.179 |   0.183 |    0.125 | 
     | out_reg[11]/D  |   v   | out[12] | DFCX1_HV | 0.000 |   0.183 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[11]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 |    0.062 | 
     +------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin out_reg[20]/CP 
Endpoint:   out_reg[20]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[21]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.184
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[21]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.053 | 
     | out_reg[21]/Q  |   v   | out[21] | DFCX1_HV | 0.179 |   0.184 |    0.126 | 
     | out_reg[20]/D  |   v   | out[21] | DFCX1_HV | 0.000 |   0.184 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[20]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.063 | 
     +------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin out_reg[28]/CP 
Endpoint:   out_reg[28]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[29]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.184
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[29]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |   -0.054 | 
     | out_reg[29]/Q  |   v   | out[29] | DFCX1_HV | 0.179 |   0.184 |    0.126 | 
     | out_reg[28]/D  |   v   | out[29] | DFCX1_HV | 0.000 |   0.184 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[28]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.005 |    0.063 | 
     +------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin out_reg[24]/CP 
Endpoint:   out_reg[24]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[25]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.184
  Slack Time                    0.058
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.058 | 
     | out_reg[25]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.053 | 
     | out_reg[25]/Q  |   v   | out[25] | DFCX1_HV | 0.179 |   0.184 |    0.126 | 
     | out_reg[24]/D  |   v   | out[25] | DFCX1_HV | 0.000 |   0.184 |    0.126 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.058 | 
     | out_reg[24]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.063 | 
     +------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin out_reg[23]/CP 
Endpoint:   out_reg[23]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[24]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.185
  Slack Time                    0.059
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.059 | 
     | out_reg[24]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.055 | 
     | out_reg[24]/Q  |   v   | out[24] | DFCX1_HV | 0.180 |   0.185 |    0.125 | 
     | out_reg[23]/D  |   v   | out[24] | DFCX1_HV | 0.000 |   0.185 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.059 | 
     | out_reg[23]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.064 | 
     +------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin out_reg[6]/CP 
Endpoint:   out_reg[6]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[7]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.186
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.060 | 
     | out_reg[7]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.055 | 
     | out_reg[7]/Q  |   v   | out[7] | DFCX1_HV | 0.181 |   0.186 |    0.126 | 
     | out_reg[6]/D  |   v   | out[7] | DFCX1_HV | 0.000 |   0.186 |    0.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[6]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.065 | 
     +-----------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin out_reg[14]/CP 
Endpoint:   out_reg[14]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[15]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.185
  Slack Time                    0.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.060 | 
     | out_reg[15]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.055 | 
     | out_reg[15]/Q  |   v   | out[15] | DFCX1_HV | 0.180 |   0.185 |    0.125 | 
     | out_reg[14]/D  |   v   | out[15] | DFCX1_HV | 0.000 |   0.185 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.060 | 
     | out_reg[14]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 |    0.064 | 
     +------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin out_reg[9]/CP 
Endpoint:   out_reg[9]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[10]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.186
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[10]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |   -0.057 | 
     | out_reg[10]/Q  |   v   | out[10] | DFCX1_HV | 0.182 |   0.186 |    0.125 | 
     | out_reg[9]/D   |   v   | out[10] | DFCX1_HV | 0.000 |   0.186 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[9]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.005 |    0.065 | 
     +-----------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin out_reg[16]/CP 
Endpoint:   out_reg[16]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[17]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.186
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[17]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.056 | 
     | out_reg[17]/Q  |   v   | out[17] | DFCX1_HV | 0.181 |   0.186 |    0.125 | 
     | out_reg[16]/D  |   v   | out[17] | DFCX1_HV | 0.000 |   0.186 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[16]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.065 | 
     +------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin out_reg[27]/CP 
Endpoint:   out_reg[27]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[28]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.186
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[28]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.005 |   -0.056 | 
     | out_reg[28]/Q  |   v   | out[28] | DFCX1_HV | 0.181 |   0.186 |    0.125 | 
     | out_reg[27]/D  |   v   | out[28] | DFCX1_HV | 0.000 |   0.186 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[27]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.065 | 
     +------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin out_reg[21]/CP 
Endpoint:   out_reg[21]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[22]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.021
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.187
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[22]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.057 | 
     | out_reg[22]/Q  |   v   | out[22] | DFCX1_HV | 0.182 |   0.187 |    0.125 | 
     | out_reg[21]/D  |   v   | out[22] | DFCX1_HV | 0.000 |   0.187 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[21]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.066 | 
     +------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin out_reg[31]/CP 
Endpoint:   out_reg[31]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[32]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.003
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.185
  Slack Time                    0.061
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.061 | 
     | out_reg[32]/CP |   ^   | Clk     | DFCX1_HV | 0.002 |   0.002 |   -0.060 | 
     | out_reg[32]/Q  |   v   | out[32] | DFCX1_HV | 0.183 |   0.185 |    0.123 | 
     | out_reg[31]/D  |   v   | out[32] | DFCX1_HV | 0.000 |   0.185 |    0.123 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.061 | 
     | out_reg[31]/CP |   ^   | Clk   | DFCX1_HV | 0.003 |   0.003 |    0.065 | 
     +------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin out_reg[2]/CP 
Endpoint:   out_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[3]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.188
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.062 | 
     | out_reg[3]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.057 | 
     | out_reg[3]/Q  |   v   | out[3] | DFCX1_HV | 0.183 |   0.188 |    0.126 | 
     | out_reg[2]/D  |   v   | out[3] | DFCX1_HV | 0.000 |   0.188 |    0.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.062 | 
     | out_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.068 | 
     +-----------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin out_reg[22]/CP 
Endpoint:   out_reg[22]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[23]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.187
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.062 | 
     | out_reg[23]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.058 | 
     | out_reg[23]/Q  |   v   | out[23] | DFCX1_HV | 0.183 |   0.187 |    0.125 | 
     | out_reg[22]/D  |   v   | out[23] | DFCX1_HV | 0.000 |   0.187 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.062 | 
     | out_reg[22]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.067 | 
     +------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin out_reg[0]/CP 
Endpoint:   out_reg[0]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[1]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.188
  Slack Time                    0.062
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.062 | 
     | out_reg[1]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.006 |   -0.057 | 
     | out_reg[1]/Q  |   v   | out[1] | DFCX1_HV | 0.183 |   0.188 |    0.126 | 
     | out_reg[0]/D  |   v   | out[1] | DFCX1_HV | 0.000 |   0.188 |    0.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.062 | 
     | out_reg[0]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.006 |    0.068 | 
     +-----------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin out_reg[15]/CP 
Endpoint:   out_reg[15]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[16]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.188
  Slack Time                    0.063
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.063 | 
     | out_reg[16]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.058 | 
     | out_reg[16]/Q  |   v   | out[16] | DFCX1_HV | 0.183 |   0.188 |    0.125 | 
     | out_reg[15]/D  |   v   | out[16] | DFCX1_HV | 0.000 |   0.188 |    0.125 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.063 | 
     | out_reg[15]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.068 | 
     +------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin out_reg[1]/CP 
Endpoint:   out_reg[1]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[2]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.126
  Arrival Time                  0.190
  Slack Time                    0.065
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.065 | 
     | out_reg[2]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.059 | 
     | out_reg[2]/Q  |   v   | out[2] | DFCX1_HV | 0.185 |   0.190 |    0.126 | 
     | out_reg[1]/D  |   v   | out[2] | DFCX1_HV | 0.000 |   0.190 |    0.126 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.065 | 
     | out_reg[1]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.006 |    0.070 | 
     +-----------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin out_reg[4]/CP 
Endpoint:   out_reg[4]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[5]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.191
  Slack Time                    0.066
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.066 | 
     | out_reg[5]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.061 | 
     | out_reg[5]/Q  |   v   | out[5] | DFCX1_HV | 0.186 |   0.191 |    0.125 | 
     | out_reg[4]/D  |   v   | out[5] | DFCX1_HV | 0.000 |   0.191 |    0.125 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.066 | 
     | out_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.072 | 
     +-----------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin out_reg[7]/CP 
Endpoint:   out_reg[7]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[8]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.192
  Slack Time                    0.067
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.067 | 
     | out_reg[8]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.063 | 
     | out_reg[8]/Q  |   v   | out[8] | DFCX1_HV | 0.187 |   0.192 |    0.124 | 
     | out_reg[7]/D  |   v   | out[8] | DFCX1_HV | 0.000 |   0.192 |    0.124 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.067 | 
     | out_reg[7]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.072 | 
     +-----------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin out_reg[3]/CP 
Endpoint:   out_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[4]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.193
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 |   -0.068 | 
     | out_reg[4]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 |   -0.063 | 
     | out_reg[4]/Q  |   v   | out[4] | DFCX1_HV | 0.188 |   0.193 |    0.125 | 
     | out_reg[3]/D  |   v   | out[4] | DFCX1_HV | 0.000 |   0.193 |    0.125 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk   |          |       |   0.000 |    0.068 | 
     | out_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.073 | 
     +-----------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin out_reg[29]/CP 
Endpoint:   out_reg[29]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[30]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.004
+ Hold                          0.020
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.192
  Slack Time                    0.068
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.068 | 
     | out_reg[30]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 |   -0.064 | 
     | out_reg[30]/Q  |   v   | out[30] | DFCX1_HV | 0.188 |   0.192 |    0.124 | 
     | out_reg[29]/D  |   v   | out[30] | DFCX1_HV | 0.000 |   0.192 |    0.124 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.068 | 
     | out_reg[29]/CP |   ^   | Clk   | DFCX1_HV | 0.004 |   0.004 |    0.072 | 
     +------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin out_reg[18]/CP 
Endpoint:   out_reg[18]/D (v) checked with  leading edge of 'Clk'
Beginpoint: out_reg[19]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.005
+ Hold                          0.019
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.124
  Arrival Time                  0.195
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 |   -0.071 | 
     | out_reg[19]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 |   -0.066 | 
     | out_reg[19]/Q  |   v   | out[19] | DFCX1_HV | 0.190 |   0.195 |    0.124 | 
     | out_reg[18]/D  |   v   | out[19] | DFCX1_HV | 0.000 |   0.195 |    0.124 | 
     +--------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk   |          |       |   0.000 |    0.071 | 
     | out_reg[18]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.076 | 
     +------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin count_reg[0]/CP 
Endpoint:   count_reg[0]/D  (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[0]/QN (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.003
+ Hold                          0.017
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.120
  Arrival Time                  0.194
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |   -0.073 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.003 |   0.003 |   -0.071 | 
     | count_reg[0]/QN |   v   | n_0   | DFPX3_HV | 0.191 |   0.194 |    0.120 | 
     | count_reg[0]/D  |   v   | n_0   | DFPX3_HV | 0.000 |   0.194 |    0.120 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.073 | 
     | count_reg[0]/CP |   ^   | Clk   | DFPX3_HV | 0.003 |   0.003 |    0.076 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin count_reg[2]/CP 
Endpoint:   count_reg[2]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[2]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time          0.001
+ Hold                          0.022
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.123
  Arrival Time                  0.213
  Slack Time                    0.090
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.090 | 
     | count_reg[2]/CP |   ^   | Clk      | DFCX1_HV  | 0.001 |   0.001 |   -0.089 | 
     | count_reg[2]/Q  |   ^   | count[2] | DFCX1_HV  | 0.184 |   0.186 |    0.096 | 
     | g142/A          |   ^   | count[2] | XOR2X1_HV | 0.000 |   0.186 |    0.096 | 
     | g142/Q          |   v   | n_3      | XOR2X1_HV | 0.027 |   0.213 |    0.123 | 
     | count_reg[2]/D  |   v   | n_3      | DFCX1_HV  | 0.000 |   0.213 |    0.123 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.090 | 
     | count_reg[2]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.091 | 
     +-------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin count_reg[3]/CP 
Endpoint:   count_reg[3]/D (v) checked with  leading edge of 'Clk'
Beginpoint: count_reg[3]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.001
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.125
  Arrival Time                  0.232
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |    Cell    | Delay | Arrival | Required | 
     |                 |       |          |            |       |  Time   |   Time   | 
     |-----------------+-------+----------+------------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |            |       |   0.000 |   -0.107 | 
     | count_reg[3]/CP |   ^   | Clk      | DFCX1_HV   | 0.001 |   0.001 |   -0.106 | 
     | count_reg[3]/Q  |   ^   | count[3] | DFCX1_HV   | 0.202 |   0.204 |    0.097 | 
     | g140/B          |   ^   | count[3] | XNOR2X2_HV | 0.000 |   0.204 |    0.097 | 
     | g140/Q          |   v   | n_6      | XNOR2X2_HV | 0.028 |   0.232 |    0.125 | 
     | count_reg[3]/D  |   v   | n_6      | DFCX1_HV   | 0.000 |   0.232 |    0.125 | 
     +------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.107 | 
     | count_reg[3]/CP |   ^   | Clk   | DFCX1_HV | 0.001 |   0.001 |    0.108 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin count_reg[4]/CP 
Endpoint:   count_reg[4]/D (^) checked with  leading edge of 'Clk'
Beginpoint: count_reg[4]/Q (^) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: test_min
Other End Arrival Time          0.005
+ Hold                          0.010
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.114
  Arrival Time                  0.244
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net    |   Cell    | Delay | Arrival | Required | 
     |                 |       |          |           |       |  Time   |   Time   | 
     |-----------------+-------+----------+-----------+-------+---------+----------| 
     | Clk             |   ^   | Clk      |           |       |   0.000 |   -0.130 | 
     | count_reg[4]/CP |   ^   | Clk      | DFCX1_HV  | 0.005 |   0.005 |   -0.125 | 
     | count_reg[4]/Q  |   ^   | count[4] | DFCX1_HV  | 0.180 |   0.184 |    0.054 | 
     | g136/A2         |   ^   | count[4] | AO21X3_HV | 0.000 |   0.184 |    0.054 | 
     | g136/Q          |   ^   | n_7      | AO21X3_HV | 0.060 |   0.244 |    0.114 | 
     | count_reg[4]/D  |   ^   | n_7      | DFCX1_HV  | 0.000 |   0.244 |    0.114 | 
     +-----------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                 |       |       |          |       |  Time   |   Time   | 
     |-----------------+-------+-------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk   |          |       |   0.000 |    0.130 | 
     | count_reg[4]/CP |   ^   | Clk   | DFCX1_HV | 0.005 |   0.005 |    0.135 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin RE_reg/CP 
Endpoint:   RE_reg/D     (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[0]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.624
+ Hold                         -0.116
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.175
  Slack Time                  122.568
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -122.568 | 
     | out_reg[0]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.006 | -122.562 | 
     | out_reg[0]/Q  |   v   | out[0] | DFCX1_HV | 0.170 |   0.175 | -122.392 | 
     | RE_reg/D      |   v   | out[0] | DFCX6_HV | 0.000 |   0.175 | -122.392 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  247.568 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.572 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.189 | 
     | RE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 127.624 |  250.192 | 
     +--------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin CcompSel_reg[0]/CP 
Endpoint:   CcompSel_reg[0]/D (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[20]/Q     (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.626
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.391
  Arrival Time                  0.181
  Slack Time                  122.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 | -122.572 | 
     | out_reg[20]/CP    |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 | -122.567 | 
     | out_reg[20]/Q     |   v   | out[20] | DFCX1_HV | 0.176 |   0.181 | -122.391 | 
     | CcompSel_reg[0]/D |   v   | out[20] | DFCX6_HV | 0.000 |   0.181 | -122.391 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |  247.572 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.576 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.192 | 
     | CcompSel_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.626 |  250.198 | 
     +-----------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin GS_reg[2]/CP 
Endpoint:   GS_reg[2]/D  (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[9]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.624
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.393
  Arrival Time                  0.179
  Slack Time                  122.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -122.572 | 
     | out_reg[9]/CP |   ^   | Clk    | DFCX1_HV | 0.004 |   0.005 | -122.567 | 
     | out_reg[9]/Q  |   v   | out[9] | DFCX1_HV | 0.174 |   0.179 | -122.393 | 
     | GS_reg[2]/D   |   v   | out[9] | DFCX6_HV | 0.000 |   0.179 | -122.393 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  247.572 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.576 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.193 | 
     | GS_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 127.624 |  250.196 | 
     +-----------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin EnMF_reg/CP 
Endpoint:   EnMF_reg/D    (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[31]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.626
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.180
  Slack Time                  122.572
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -122.572 | 
     | out_reg[31]/CP |   ^   | Clk     | DFCX1_HV | 0.003 |   0.003 | -122.569 | 
     | out_reg[31]/Q  |   v   | out[31] | DFCX1_HV | 0.177 |   0.180 | -122.392 | 
     | EnMF_reg/D     |   v   | out[31] | DFCX6_HV | 0.000 |   0.180 | -122.392 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  247.572 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.576 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.193 | 
     | EnMF_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.626 |  250.198 | 
     +----------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin F_reg[2]/CP 
Endpoint:   F_reg[2]/D    (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[14]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.625
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.182
  Slack Time                  122.574
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -122.574 | 
     | out_reg[14]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 | -122.570 | 
     | out_reg[14]/Q  |   v   | out[14] | DFCX1_HV | 0.178 |   0.182 | -122.392 | 
     | F_reg[2]/D     |   v   | out[14] | DFCX6_HV | 0.000 |   0.182 | -122.392 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +----------------------------------------------------------------------+ 
     |     Pin     |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |             |       |       |           |       |  Time   |   Time   | 
     |-------------+-------+-------+-----------+-------+---------+----------| 
     | Clk         |   v   | Clk   |           |       | 125.000 |  247.574 | 
     | g135/A      |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.578 | 
     | g135/Q      |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.194 | 
     | F_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 127.625 |  250.199 | 
     +----------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin CE_reg/CP 
Endpoint:   CE_reg/D     (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[6]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.624
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.393
  Arrival Time                  0.182
  Slack Time                  122.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net   |   Cell   | Delay | Arrival | Required | 
     |               |       |        |          |       |  Time   |   Time   | 
     |---------------+-------+--------+----------+-------+---------+----------| 
     | Clk           |   ^   | Clk    |          |       |   0.000 | -122.575 | 
     | out_reg[6]/CP |   ^   | Clk    | DFCX1_HV | 0.005 |   0.005 | -122.570 | 
     | out_reg[6]/Q  |   v   | out[6] | DFCX1_HV | 0.177 |   0.182 | -122.393 | 
     | CE_reg/D      |   v   | out[6] | DFCX6_HV | 0.000 |   0.182 | -122.393 | 
     +------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +--------------------------------------------------------------------+ 
     |    Pin    |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |           |       |       |           |       |  Time   |   Time   | 
     |-----------+-------+-------+-----------+-------+---------+----------| 
     | Clk       |   v   | Clk   |           |       | 125.000 |  247.575 | 
     | g135/A    |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.579 | 
     | g135/Q    |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.196 | 
     | CE_reg/CP |   ^   | n_10  | DFCX6_HV  | 0.003 | 127.624 |  250.199 | 
     +--------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin DP_reg[1]/CP 
Endpoint:   DP_reg[1]/D   (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[26]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.626
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.184
  Slack Time                  122.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -122.575 | 
     | out_reg[26]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 | -122.571 | 
     | out_reg[26]/Q  |   v   | out[26] | DFCX1_HV | 0.179 |   0.184 | -122.392 | 
     | DP_reg[1]/D    |   v   | out[26] | DFCX6_HV | 0.000 |   0.184 | -122.392 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  247.575 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.579 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.196 | 
     | DP_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.626 |  250.201 | 
     +-----------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin DP_reg[0]/CP 
Endpoint:   DP_reg[0]/D   (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[25]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.626
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.184
  Slack Time                  122.575
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -122.575 | 
     | out_reg[25]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 | -122.571 | 
     | out_reg[25]/Q  |   v   | out[25] | DFCX1_HV | 0.179 |   0.184 | -122.392 | 
     | DP_reg[0]/D    |   v   | out[25] | DFCX6_HV | 0.000 |   0.184 | -122.392 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  247.576 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.580 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.196 | 
     | DP_reg[0]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.626 |  250.201 | 
     +-----------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin DP_reg[2]/CP 
Endpoint:   DP_reg[2]/D   (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[27]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.625
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.183
  Slack Time                  122.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -122.576 | 
     | out_reg[27]/CP |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 | -122.571 | 
     | out_reg[27]/Q  |   v   | out[27] | DFCX1_HV | 0.179 |   0.183 | -122.392 | 
     | DP_reg[2]/D    |   v   | out[27] | DFCX6_HV | 0.000 |   0.183 | -122.392 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  247.576 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.580 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.196 | 
     | DP_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.625 |  250.201 | 
     +-----------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin CcompSel_reg[1]/CP 
Endpoint:   CcompSel_reg[1]/D (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[21]/Q     (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.626
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.391
  Arrival Time                  0.184
  Slack Time                  122.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin        |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                   |       |         |          |       |  Time   |   Time   | 
     |-------------------+-------+---------+----------+-------+---------+----------| 
     | Clk               |   ^   | Clk     |          |       |   0.000 | -122.576 | 
     | out_reg[21]/CP    |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 | -122.571 | 
     | out_reg[21]/Q     |   v   | out[21] | DFCX1_HV | 0.179 |   0.184 | -122.391 | 
     | CcompSel_reg[1]/D |   v   | out[21] | DFCX6_HV | 0.000 |   0.184 | -122.391 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                    |       |       |           |       |  Time   |   Time   | 
     |--------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk                |   v   | Clk   |           |       | 125.000 |  247.576 | 
     | g135/A             |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.580 | 
     | g135/Q             |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.196 | 
     | CcompSel_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.626 |  250.202 | 
     +-----------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin DN_reg[1]/CP 
Endpoint:   DN_reg[1]/D   (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[29]/Q (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.625
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.184
  Slack Time                  122.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------+ 
     |      Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                |       |         |          |       |  Time   |   Time   | 
     |----------------+-------+---------+----------+-------+---------+----------| 
     | Clk            |   ^   | Clk     |          |       |   0.000 | -122.576 | 
     | out_reg[29]/CP |   ^   | Clk     | DFCX1_HV | 0.004 |   0.004 | -122.571 | 
     | out_reg[29]/Q  |   v   | out[29] | DFCX1_HV | 0.179 |   0.184 | -122.392 | 
     | DN_reg[1]/D    |   v   | out[29] | DFCX6_HV | 0.000 |   0.184 | -122.392 | 
     +--------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |     Pin      |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |              |       |       |           |       |  Time   |   Time   | 
     |--------------+-------+-------+-----------+-------+---------+----------| 
     | Clk          |   v   | Clk   |           |       | 125.000 |  247.576 | 
     | g135/A       |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.580 | 
     | g135/Q       |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.196 | 
     | DN_reg[1]/CP |   ^   | n_10  | DFCX6_HV  | 0.005 | 127.625 |  250.201 | 
     +-----------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin CapSel_reg[2]/CP 
Endpoint:   CapSel_reg[2]/D (v) checked with trailing edge of 'Clk'
Beginpoint: out_reg[18]/Q   (v) triggered by  leading edge of 'Clk'
Path Groups: {reg2reg}
Analysis View: func_min
Other End Arrival Time        127.625
+ Hold                         -0.117
+ Phase Shift                 -250.000
+ Uncertainty                   0.100
= Required Time               -122.392
  Arrival Time                  0.184
  Slack Time                  122.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------+ 
     |       Pin       |  Edge |   Net   |   Cell   | Delay | Arrival | Required | 
     |                 |       |         |          |       |  Time   |   Time   | 
     |-----------------+-------+---------+----------+-------+---------+----------| 
     | Clk             |   ^   | Clk     |          |       |   0.000 | -122.576 | 
     | out_reg[18]/CP  |   ^   | Clk     | DFCX1_HV | 0.005 |   0.005 | -122.571 | 
     | out_reg[18]/Q   |   v   | out[18] | DFCX1_HV | 0.179 |   0.184 | -122.392 | 
     | CapSel_reg[2]/D |   v   | out[18] | DFCX6_HV | 0.000 |   0.184 | -122.392 | 
     +---------------------------------------------------------------------------+ 
     Clock Fall Edge                    125.000
     = Beginpoint Arrival Time          125.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                  |       |       |           |       |  Time   |   Time   | 
     |------------------+-------+-------+-----------+-------+---------+----------| 
     | Clk              |   v   | Clk   |           |       | 125.000 |  247.576 | 
     | g135/A           |   v   | Clk   | NOR2XL_HV | 0.004 | 125.004 |  247.580 | 
     | g135/Q           |   ^   | n_10  | NOR2XL_HV | 2.617 | 127.621 |  250.197 | 
     | CapSel_reg[2]/CP |   ^   | n_10  | DFCX6_HV  | 0.004 | 127.625 |  250.201 | 
     +---------------------------------------------------------------------------+ 

