// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module DigitalTop(
  input         auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_mbus_fixedClockNode_out_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_cbus_fixedClockNode_out_clock,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_cbus_fixedClockNode_out_reset,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         resetctrl_hartIsInReset_0,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:113:25]
                debug_clock,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
                debug_reset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
                debug_systemjtag_jtag_TCK,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
                debug_systemjtag_jtag_TMS,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
                debug_systemjtag_jtag_TDI,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
  output        debug_systemjtag_jtag_TDO_data,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
  input         debug_systemjtag_reset,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
  output        debug_dmactive,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
  input         debug_dmactiveAck,	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:122:19]
                mem_axi4_0_aw_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_aw_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [3:0]  mem_axi4_0_aw_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [31:0] mem_axi4_0_aw_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [7:0]  mem_axi4_0_aw_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [2:0]  mem_axi4_0_aw_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [1:0]  mem_axi4_0_aw_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_aw_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [3:0]  mem_axi4_0_aw_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [2:0]  mem_axi4_0_aw_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [3:0]  mem_axi4_0_aw_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input         mem_axi4_0_w_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_w_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [63:0] mem_axi4_0_w_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [7:0]  mem_axi4_0_w_bits_strb,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_w_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
                mem_axi4_0_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input         mem_axi4_0_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input  [3:0]  mem_axi4_0_b_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input  [1:0]  mem_axi4_0_b_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input         mem_axi4_0_ar_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_ar_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [3:0]  mem_axi4_0_ar_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [31:0] mem_axi4_0_ar_bits_addr,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [7:0]  mem_axi4_0_ar_bits_len,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [2:0]  mem_axi4_0_ar_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [1:0]  mem_axi4_0_ar_bits_burst,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_ar_bits_lock,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [3:0]  mem_axi4_0_ar_bits_cache,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [2:0]  mem_axi4_0_ar_bits_prot,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output [3:0]  mem_axi4_0_ar_bits_qos,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  output        mem_axi4_0_r_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input         mem_axi4_0_r_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input  [3:0]  mem_axi4_0_r_bits_id,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input  [63:0] mem_axi4_0_r_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input  [1:0]  mem_axi4_0_r_bits_resp,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
  input         mem_axi4_0_r_bits_last,	// @[generators/rocket-chip/src/main/scala/diplomacy/Nodes.scala:1713:17]
                custom_boot,	// @[generators/testchipip/src/main/scala/boot/CustomBootPin.scala:73:27]
  output        serial_tl_0_in_ready,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  input         serial_tl_0_in_valid,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  input  [31:0] serial_tl_0_in_bits,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  input         serial_tl_0_out_ready,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  output        serial_tl_0_out_valid,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  output [31:0] serial_tl_0_out_bits,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  input         serial_tl_0_clock_in,	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:262:24]
  output        clock_tap,	// @[generators/chipyard/src/main/scala/clocking/CanHaveClockTap.scala:23:23]
                uart_0_txd,	// @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:51:19]
  input         uart_0_rxd	// @[generators/rocket-chip/src/main/scala/diplomacy/BundleBridge.scala:51:19]
);

  wire        _dtm_io_dmi_req_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
  wire [6:0]  _dtm_io_dmi_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
  wire [31:0] _dtm_io_dmi_req_bits_data;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
  wire [1:0]  _dtm_io_dmi_req_bits_op;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
  wire        _dtm_io_dmi_resp_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_fbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_fbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_clockTapNode_clock_tap_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_cbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_cbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_mbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_mbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_fbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_fbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_pbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_pbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_1_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_1_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_4_member_cbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_4_member_cbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_3_member_mbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_3_member_mbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_2_member_fbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_2_member_fbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_1_member_pbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_1_member_pbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_1_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_1_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
  wire        _aggregator_auto_out_5_member_clockTapNode_clockTapNode_clock_tap_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_4_member_cbus_cbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_4_member_cbus_cbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_3_member_mbus_mbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_3_member_mbus_mbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_2_member_fbus_fbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_2_member_fbus_fbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_1_member_pbus_pbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_1_member_pbus_pbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_1_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_1_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_0_clock;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _aggregator_auto_out_0_member_sbus_sbus_0_reset;	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
  wire        _chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _chipyard_prcictrl_domain_auto_xbar_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _chipyard_prcictrl_domain_auto_xbar_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [2:0]  _chipyard_prcictrl_domain_auto_xbar_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [2:0]  _chipyard_prcictrl_domain_auto_xbar_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [9:0]  _chipyard_prcictrl_domain_auto_xbar_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [63:0] _chipyard_prcictrl_domain_auto_xbar_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _intsink_auto_out_0;	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:101:29]
  wire        _uartClockDomainWrapper_auto_uart_0_int_xing_out_sync_0;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire        _uartClockDomainWrapper_auto_uart_0_control_xing_in_a_ready;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire        _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_valid;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire [2:0]  _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_opcode;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire [1:0]  _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_size;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire [13:0] _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_source;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire [63:0] _uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_data;	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
  wire        _serial_tl_domain_auto_serdesser_client_out_a_valid;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [2:0]  _serial_tl_domain_auto_serdesser_client_out_a_bits_opcode;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [2:0]  _serial_tl_domain_auto_serdesser_client_out_a_bits_param;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [3:0]  _serial_tl_domain_auto_serdesser_client_out_a_bits_size;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [7:0]  _serial_tl_domain_auto_serdesser_client_out_a_bits_source;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [31:0] _serial_tl_domain_auto_serdesser_client_out_a_bits_address;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [7:0]  _serial_tl_domain_auto_serdesser_client_out_a_bits_mask;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire [63:0] _serial_tl_domain_auto_serdesser_client_out_a_bits_data;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire        _serial_tl_domain_auto_serdesser_client_out_a_bits_corrupt;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire        _serial_tl_domain_auto_serdesser_client_out_d_ready;	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
  wire        _bank_auto_xbar_in_a_ready;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
  wire        _bank_auto_xbar_in_d_valid;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
  wire [2:0]  _bank_auto_xbar_in_d_bits_opcode;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
  wire [2:0]  _bank_auto_xbar_in_d_bits_size;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
  wire [2:0]  _bank_auto_xbar_in_d_bits_source;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
  wire [63:0] _bank_auto_xbar_in_d_bits_data;	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
  wire        _bootrom_domain_auto_bootrom_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _bootrom_domain_auto_bootrom_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [1:0]  _bootrom_domain_auto_bootrom_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [13:0] _bootrom_domain_auto_bootrom_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [63:0] _bootrom_domain_auto_bootrom_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _tlDM_auto_dmInner_dmInner_tl_in_a_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire        _tlDM_auto_dmInner_dmInner_tl_in_d_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire [2:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire [1:0]  _tlDM_auto_dmInner_dmInner_tl_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire [13:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire [63:0] _tlDM_auto_dmInner_dmInner_tl_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire        _tlDM_auto_dmOuter_int_out_sync_0;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire        _tlDM_io_dmi_dmi_req_ready;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire        _tlDM_io_dmi_dmi_resp_valid;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire [31:0] _tlDM_io_dmi_dmi_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire [1:0]  _tlDM_io_dmi_dmi_resp_bits_resp;	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
  wire        _domain_auto_plic_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _domain_auto_plic_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [2:0]  _domain_auto_plic_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [1:0]  _domain_auto_plic_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [13:0] _domain_auto_plic_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [63:0] _domain_auto_plic_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _domain_auto_int_in_clock_xing_out_sync_0;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _clint_domain_auto_clint_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _clint_domain_auto_clint_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [2:0]  _clint_domain_auto_clint_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [1:0]  _clint_domain_auto_clint_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [13:0] _clint_domain_auto_clint_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire [63:0] _clint_domain_auto_clint_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _clint_domain_auto_int_in_clock_xing_out_sync_0;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _clint_domain_auto_int_in_clock_xing_out_sync_1;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _clint_domain_clock;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _clint_domain_reset;	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
  wire        _tileHartIdNexusNode_auto_out;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:72:39]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_b_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [1:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_1_e_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_1_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [2:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [3:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [31:0] _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [7:0]  _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire [63:0] _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _tile_prci_domain_auto_tl_master_clock_xing_out_0_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
  wire        _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [31:0] _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [7:0]  _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [63:0] _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coherent_jbar_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coherent_jbar_in_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_in_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [31:0] _coh_wrapper_auto_coherent_jbar_in_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coherent_jbar_in_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coherent_jbar_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [1:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [8:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_coherent_jbar_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coherent_jbar_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [63:0] _coh_wrapper_auto_coherent_jbar_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_coherent_jbar_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_l2_ctrls_ctrl_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _coh_wrapper_auto_l2_ctrls_ctrl_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [2:0]  _coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [1:0]  _coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [13:0] _coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire [63:0] _coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
  wire        _mbus_auto_buffer_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [2:0]  _mbus_auto_buffer_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [2:0]  _mbus_auto_buffer_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [2:0]  _mbus_auto_buffer_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [27:0] _mbus_auto_buffer_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [7:0]  _mbus_auto_buffer_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [63:0] _mbus_auto_buffer_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_buffer_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_fixedClockNode_out_0_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_fixedClockNode_out_0_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [2:0]  _mbus_auto_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire [63:0] _mbus_auto_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _mbus_auto_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  wire        _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [9:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [20:0] _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_prci_ctrl_fixer_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [13:0] _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [16:0] _cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_debug_fragmenter_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [13:0] _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [11:0] _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_debug_fragmenter_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_plic_fragmenter_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [13:0] _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [27:0] _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_plic_fragmenter_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_clint_fragmenter_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [13:0] _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [25:0] _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_clint_fragmenter_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [9:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [28:0] _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [13:0] _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [25:0] _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_fixedClockNode_out_4_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_fixedClockNode_out_4_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_fixedClockNode_out_1_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_fixedClockNode_out_1_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_fixedClockNode_out_0_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_fixedClockNode_out_0_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _cbus_auto_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _cbus_auto_bus_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [3:0]  _cbus_auto_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [8:0]  _cbus_auto_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_bus_xing_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _cbus_auto_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _cbus_auto_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_a_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [1:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_valid;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [2:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [3:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [31:0] _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [7:0]  _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire [63:0] _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_d_ready;	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
  wire        _fbus_buffer_auto_in_a_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_buffer_auto_in_d_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _fbus_buffer_auto_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [1:0]  _fbus_buffer_auto_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [3:0]  _fbus_buffer_auto_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [7:0]  _fbus_buffer_auto_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _fbus_buffer_auto_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_buffer_auto_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [63:0] _fbus_buffer_auto_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_buffer_auto_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_buffer_auto_out_a_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _fbus_buffer_auto_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [2:0]  _fbus_buffer_auto_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [3:0]  _fbus_buffer_auto_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [7:0]  _fbus_buffer_auto_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [31:0] _fbus_buffer_auto_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [7:0]  _fbus_buffer_auto_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire [63:0] _fbus_buffer_auto_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_buffer_auto_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_buffer_auto_out_d_ready;	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  wire        _fbus_fixedClockNode_auto_out_1_clock;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _fbus_fixedClockNode_auto_out_1_reset;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _fbus_fixedClockNode_auto_out_0_clock;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _fbus_fixedClockNode_auto_out_0_reset;	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
  wire        _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [13:0] _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [28:0] _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [7:0]  _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_coupler_to_device_named_uart_0_control_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_fixedClockNode_out_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_fixedClockNode_out_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _pbus_auto_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [1:0]  _pbus_auto_bus_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [2:0]  _pbus_auto_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [9:0]  _pbus_auto_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_bus_xing_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire [63:0] _pbus_auto_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _pbus_auto_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [31:0] _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [3:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [63:0] _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [1:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [3:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [3:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [63:0] _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [8:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [31:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [7:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [63:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_b_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_c_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [8:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [31:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [63:0] _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_coh_widget_out_e_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_coh_widget_out_e_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [1:0]  _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [3:0]  _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [7:0]  _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [63:0] _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [2:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [3:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [8:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [28:0] _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [7:0]  _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire [63:0] _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_fixedClockNode_out_1_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_fixedClockNode_out_1_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_sbus_clock_groups_out_member_coh_0_clock;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _sbus_auto_sbus_clock_groups_out_member_coh_0_reset;	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  wire        _ibus_int_bus_auto_int_out_0;	// @[generators/rocket-chip/src/main/scala/subsystem/InterruptBus.scala:14:27]
  reg  [8:0]  int_rtc_tick_c_value;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
  wire        int_rtc_tick = int_rtc_tick_c_value == 9'h1F3;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :73:24]
  always @(posedge _clint_domain_clock) begin	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    if (_clint_domain_reset)	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
      int_rtc_tick_c_value <= 9'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    else if (int_rtc_tick)	// @[src/main/scala/chisel3/util/Counter.scala:73:24]
      int_rtc_tick_c_value <= 9'h0;	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
    else	// @[src/main/scala/chisel3/util/Counter.scala:73:24]
      int_rtc_tick_c_value <= int_rtc_tick_c_value + 9'h1;	// @[src/main/scala/chisel3/util/Counter.scala:61:40, :77:24]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:0];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM[/*Zero width*/ 1'b0] = `RANDOM;
        int_rtc_tick_c_value = _RANDOM[/*Zero width*/ 1'b0][8:0];	// @[src/main/scala/chisel3/util/Counter.scala:61:40]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  IntXbar ibus_int_bus (	// @[generators/rocket-chip/src/main/scala/subsystem/InterruptBus.scala:14:27]
    .auto_int_in_0  (_intsink_auto_out_0),	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:101:29]
    .auto_int_out_0 (_ibus_int_bus_auto_int_out_0)
  );
  SystemBus sbus (	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_ready),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_mask    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_b_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_valid),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_param),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_address (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_address),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_ready),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_valid),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_opcode  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_opcode),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_param),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_size    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_size),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_source  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_source),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_sink    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_sink),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_denied  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_denied),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_data    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_data),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_corrupt (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_corrupt),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_e_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_1_e_bits_sink    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_ready),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_mask    (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_0_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_valid),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_opcode  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_opcode),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_param),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_size    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_size),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_source  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_source),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_sink    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_sink),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_denied  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_denied),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_data    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_data),
    .auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_corrupt (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_corrupt),
    .auto_coupler_to_bus_named_coh_widget_out_a_ready                      (_coh_wrapper_auto_coherent_jbar_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_a_valid                      (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_valid),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode                (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_param                 (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_param),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_size                  (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_size),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_source                (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_source),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_address               (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_address),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_mask                  (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_mask),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_data                  (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_data),
    .auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt               (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_coh_widget_out_b_ready                      (_sbus_auto_coupler_to_bus_named_coh_widget_out_b_ready),
    .auto_coupler_to_bus_named_coh_widget_out_b_valid                      (_coh_wrapper_auto_coherent_jbar_in_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_b_bits_param                 (_coh_wrapper_auto_coherent_jbar_in_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_b_bits_address               (_coh_wrapper_auto_coherent_jbar_in_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_c_ready                      (_coh_wrapper_auto_coherent_jbar_in_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_c_valid                      (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_valid),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode                (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_param                 (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_param),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_size                  (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_size),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_source                (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_source),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_address               (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_address),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_data                  (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_data),
    .auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt               (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt),
    .auto_coupler_to_bus_named_coh_widget_out_d_ready                      (_sbus_auto_coupler_to_bus_named_coh_widget_out_d_ready),
    .auto_coupler_to_bus_named_coh_widget_out_d_valid                      (_coh_wrapper_auto_coherent_jbar_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_opcode                (_coh_wrapper_auto_coherent_jbar_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_param                 (_coh_wrapper_auto_coherent_jbar_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_size                  (_coh_wrapper_auto_coherent_jbar_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_source                (_coh_wrapper_auto_coherent_jbar_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_sink                  (_coh_wrapper_auto_coherent_jbar_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_denied                (_coh_wrapper_auto_coherent_jbar_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_data                  (_coh_wrapper_auto_coherent_jbar_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_d_bits_corrupt               (_coh_wrapper_auto_coherent_jbar_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_coh_widget_out_e_valid                      (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_valid),
    .auto_coupler_to_bus_named_coh_widget_out_e_bits_sink                  (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_bits_sink),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready                  (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_valid                  (_fbus_buffer_auto_out_a_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_opcode            (_fbus_buffer_auto_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_param             (_fbus_buffer_auto_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_size              (_fbus_buffer_auto_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_source            (_fbus_buffer_auto_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_address           (_fbus_buffer_auto_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_mask              (_fbus_buffer_auto_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_data              (_fbus_buffer_auto_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_a_bits_corrupt           (_fbus_buffer_auto_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_ready                  (_fbus_buffer_auto_out_d_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid                  (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode            (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param             (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size              (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source            (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink              (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied            (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data              (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data),
    .auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt           (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_ready                   (_cbus_auto_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid                   (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param              (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready                   (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_valid                   (_cbus_auto_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_opcode             (_cbus_auto_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_param              (_cbus_auto_bus_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_size               (_cbus_auto_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_source             (_cbus_auto_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_sink               (_cbus_auto_bus_xing_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_denied             (_cbus_auto_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_data               (_cbus_auto_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_cbus_bus_xing_out_d_bits_corrupt            (_cbus_auto_bus_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_fixedClockNode_out_1_clock                                       (_sbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset                                       (_sbus_auto_fixedClockNode_out_1_reset),
    .auto_sbus_clock_groups_in_member_sbus_1_clock                         (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_1_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_sbus_clock_groups_in_member_sbus_1_reset                         (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_1_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_sbus_clock_groups_in_member_sbus_0_clock                         (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_sbus_clock_groups_in_member_sbus_0_reset                         (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_sbus_clock_groups_out_member_coh_0_clock                         (_sbus_auto_sbus_clock_groups_out_member_coh_0_clock),
    .auto_sbus_clock_groups_out_member_coh_0_reset                         (_sbus_auto_sbus_clock_groups_out_member_coh_0_reset)
  );
  PeripheryBus pbus (	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_ready        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_a_ready),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_valid        (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_valid),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode  (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size    (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source  (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask    (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask),
    .auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data    (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data),
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_ready        (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_d_ready),
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_valid        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_valid),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_opcode  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_opcode),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_size    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_size),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_source  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_source),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_coupler_to_device_named_uart_0_control_xing_out_d_bits_data    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_data),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_fixedClockNode_out_clock                                       (_pbus_auto_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_reset                                       (_pbus_auto_fixedClockNode_out_reset),
    .auto_pbus_clock_groups_in_member_pbus_0_clock                       (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_pbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_pbus_clock_groups_in_member_pbus_0_reset                       (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_pbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_ready                                            (_pbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid                                            (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_opcode                                      (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_param                                       (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_size                                        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_source                                      (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_address                                     (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_mask                                        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_data                                        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_a_bits_corrupt                                     (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_d_ready                                            (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bus_xing_in_d_valid                                            (_pbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                      (_pbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                                       (_pbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                                        (_pbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                      (_pbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                                        (_pbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                                      (_pbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                        (_pbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                     (_pbus_auto_bus_xing_in_d_bits_corrupt)
  );
  FixedClockBroadcast_1 fbus_fixedClockNode (	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_clock    (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_fbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_in_reset    (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_fbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_out_1_clock (_fbus_fixedClockNode_auto_out_1_clock),
    .auto_out_1_reset (_fbus_fixedClockNode_auto_out_1_reset),
    .auto_out_0_clock (_fbus_fixedClockNode_auto_out_0_clock),
    .auto_out_0_reset (_fbus_fixedClockNode_auto_out_0_reset)
  );
  TLBuffer_2 fbus_buffer (	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .clock                   (_fbus_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                   (_fbus_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_in_a_ready         (_fbus_buffer_auto_in_a_ready),
    .auto_in_a_valid         (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_opcode   (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_param    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_size     (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_source   (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_address  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_mask     (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_data     (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_a_bits_corrupt  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_d_ready         (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_d_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_in_d_valid         (_fbus_buffer_auto_in_d_valid),
    .auto_in_d_bits_opcode   (_fbus_buffer_auto_in_d_bits_opcode),
    .auto_in_d_bits_param    (_fbus_buffer_auto_in_d_bits_param),
    .auto_in_d_bits_size     (_fbus_buffer_auto_in_d_bits_size),
    .auto_in_d_bits_source   (_fbus_buffer_auto_in_d_bits_source),
    .auto_in_d_bits_sink     (_fbus_buffer_auto_in_d_bits_sink),
    .auto_in_d_bits_denied   (_fbus_buffer_auto_in_d_bits_denied),
    .auto_in_d_bits_data     (_fbus_buffer_auto_in_d_bits_data),
    .auto_in_d_bits_corrupt  (_fbus_buffer_auto_in_d_bits_corrupt),
    .auto_out_a_ready        (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_a_valid        (_fbus_buffer_auto_out_a_valid),
    .auto_out_a_bits_opcode  (_fbus_buffer_auto_out_a_bits_opcode),
    .auto_out_a_bits_param   (_fbus_buffer_auto_out_a_bits_param),
    .auto_out_a_bits_size    (_fbus_buffer_auto_out_a_bits_size),
    .auto_out_a_bits_source  (_fbus_buffer_auto_out_a_bits_source),
    .auto_out_a_bits_address (_fbus_buffer_auto_out_a_bits_address),
    .auto_out_a_bits_mask    (_fbus_buffer_auto_out_a_bits_mask),
    .auto_out_a_bits_data    (_fbus_buffer_auto_out_a_bits_data),
    .auto_out_a_bits_corrupt (_fbus_buffer_auto_out_a_bits_corrupt),
    .auto_out_d_ready        (_fbus_buffer_auto_out_d_ready),
    .auto_out_d_valid        (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_opcode  (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_param   (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_size    (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_source  (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_sink    (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_denied  (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_data    (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_out_d_bits_corrupt (_sbus_auto_coupler_from_bus_named_fbus_bus_xing_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  );
  TLInterconnectCoupler_6 fbus_coupler_from_port_named_serial_tl_0_in (	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .clock                         (_fbus_fixedClockNode_auto_out_0_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .reset                         (_fbus_fixedClockNode_auto_out_0_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_buffer_in_a_ready        (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_a_ready),
    .auto_buffer_in_a_valid        (_serial_tl_domain_auto_serdesser_client_out_a_valid),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_opcode  (_serial_tl_domain_auto_serdesser_client_out_a_bits_opcode),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_param   (_serial_tl_domain_auto_serdesser_client_out_a_bits_param),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_size    (_serial_tl_domain_auto_serdesser_client_out_a_bits_size),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_source  (_serial_tl_domain_auto_serdesser_client_out_a_bits_source),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_address (_serial_tl_domain_auto_serdesser_client_out_a_bits_address),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_mask    (_serial_tl_domain_auto_serdesser_client_out_a_bits_mask),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_data    (_serial_tl_domain_auto_serdesser_client_out_a_bits_data),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_a_bits_corrupt (_serial_tl_domain_auto_serdesser_client_out_a_bits_corrupt),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_d_ready        (_serial_tl_domain_auto_serdesser_client_out_d_ready),	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_buffer_in_d_valid        (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_valid),
    .auto_buffer_in_d_bits_opcode  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_opcode),
    .auto_buffer_in_d_bits_param   (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_param),
    .auto_buffer_in_d_bits_size    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_size),
    .auto_buffer_in_d_bits_source  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_source),
    .auto_buffer_in_d_bits_sink    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_sink),
    .auto_buffer_in_d_bits_denied  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_denied),
    .auto_buffer_in_d_bits_data    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_data),
    .auto_buffer_in_d_bits_corrupt (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_corrupt),
    .auto_tl_out_a_ready           (_fbus_buffer_auto_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_a_valid           (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_valid),
    .auto_tl_out_a_bits_opcode     (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_opcode),
    .auto_tl_out_a_bits_param      (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_param),
    .auto_tl_out_a_bits_size       (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_size),
    .auto_tl_out_a_bits_source     (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_source),
    .auto_tl_out_a_bits_address    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_address),
    .auto_tl_out_a_bits_mask       (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_mask),
    .auto_tl_out_a_bits_data       (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_data),
    .auto_tl_out_a_bits_corrupt    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_a_bits_corrupt),
    .auto_tl_out_d_ready           (_fbus_coupler_from_port_named_serial_tl_0_in_auto_tl_out_d_ready),
    .auto_tl_out_d_valid           (_fbus_buffer_auto_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_opcode     (_fbus_buffer_auto_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_param      (_fbus_buffer_auto_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_size       (_fbus_buffer_auto_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_source     (_fbus_buffer_auto_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_sink       (_fbus_buffer_auto_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_denied     (_fbus_buffer_auto_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_data       (_fbus_buffer_auto_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
    .auto_tl_out_d_bits_corrupt    (_fbus_buffer_auto_in_d_bits_corrupt)	// @[generators/rocket-chip/src/main/scala/tilelink/Buffer.scala:69:28]
  );
  PeripheryBus_1 cbus (	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_prci_ctrl_fixer_out_a_ready                (_chipyard_prcictrl_domain_auto_xbar_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_prci_ctrl_fixer_out_a_valid                (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_valid),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode          (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_size            (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_size),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_source          (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_source),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_address         (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_address),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask            (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask),
    .auto_coupler_to_prci_ctrl_fixer_out_a_bits_data            (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_data),
    .auto_coupler_to_prci_ctrl_fixer_out_d_ready                (_cbus_auto_coupler_to_prci_ctrl_fixer_out_d_ready),
    .auto_coupler_to_prci_ctrl_fixer_out_d_valid                (_chipyard_prcictrl_domain_auto_xbar_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_opcode          (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_size            (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_source          (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_prci_ctrl_fixer_out_d_bits_data            (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_bootrom_fragmenter_out_a_ready             (_bootrom_domain_auto_bootrom_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_bootrom_fragmenter_out_a_valid             (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_size         (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_source       (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),
    .auto_coupler_to_bootrom_fragmenter_out_a_bits_address      (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),
    .auto_coupler_to_bootrom_fragmenter_out_d_ready             (_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),
    .auto_coupler_to_bootrom_fragmenter_out_d_valid             (_bootrom_domain_auto_bootrom_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_size         (_bootrom_domain_auto_bootrom_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_source       (_bootrom_domain_auto_bootrom_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_bootrom_fragmenter_out_d_bits_data         (_bootrom_domain_auto_bootrom_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_debug_fragmenter_out_a_ready               (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_a_valid               (_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),
    .auto_coupler_to_debug_fragmenter_out_a_bits_opcode         (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_debug_fragmenter_out_a_bits_size           (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),
    .auto_coupler_to_debug_fragmenter_out_a_bits_source         (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),
    .auto_coupler_to_debug_fragmenter_out_a_bits_address        (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),
    .auto_coupler_to_debug_fragmenter_out_a_bits_mask           (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),
    .auto_coupler_to_debug_fragmenter_out_a_bits_data           (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),
    .auto_coupler_to_debug_fragmenter_out_d_ready               (_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),
    .auto_coupler_to_debug_fragmenter_out_d_valid               (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_opcode         (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_size           (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_source         (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_coupler_to_debug_fragmenter_out_d_bits_data           (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_coupler_to_plic_fragmenter_out_a_ready                (_domain_auto_plic_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_plic_fragmenter_out_a_valid                (_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),
    .auto_coupler_to_plic_fragmenter_out_a_bits_opcode          (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_plic_fragmenter_out_a_bits_size            (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),
    .auto_coupler_to_plic_fragmenter_out_a_bits_source          (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),
    .auto_coupler_to_plic_fragmenter_out_a_bits_address         (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),
    .auto_coupler_to_plic_fragmenter_out_a_bits_mask            (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),
    .auto_coupler_to_plic_fragmenter_out_a_bits_data            (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),
    .auto_coupler_to_plic_fragmenter_out_d_ready                (_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),
    .auto_coupler_to_plic_fragmenter_out_d_valid                (_domain_auto_plic_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_plic_fragmenter_out_d_bits_opcode          (_domain_auto_plic_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_plic_fragmenter_out_d_bits_size            (_domain_auto_plic_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_plic_fragmenter_out_d_bits_source          (_domain_auto_plic_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_plic_fragmenter_out_d_bits_data            (_domain_auto_plic_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_clint_fragmenter_out_a_ready               (_clint_domain_auto_clint_in_a_ready),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_clint_fragmenter_out_a_valid               (_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),
    .auto_coupler_to_clint_fragmenter_out_a_bits_opcode         (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),
    .auto_coupler_to_clint_fragmenter_out_a_bits_size           (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),
    .auto_coupler_to_clint_fragmenter_out_a_bits_source         (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),
    .auto_coupler_to_clint_fragmenter_out_a_bits_address        (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),
    .auto_coupler_to_clint_fragmenter_out_a_bits_mask           (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),
    .auto_coupler_to_clint_fragmenter_out_a_bits_data           (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),
    .auto_coupler_to_clint_fragmenter_out_d_ready               (_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),
    .auto_coupler_to_clint_fragmenter_out_d_valid               (_clint_domain_auto_clint_in_d_valid),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_clint_fragmenter_out_d_bits_opcode         (_clint_domain_auto_clint_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_clint_fragmenter_out_d_bits_size           (_clint_domain_auto_clint_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_clint_fragmenter_out_d_bits_source         (_clint_domain_auto_clint_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_clint_fragmenter_out_d_bits_data           (_clint_domain_auto_clint_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_ready        (_pbus_auto_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param   (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_param),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size    (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source  (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask    (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data    (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_a_bits_corrupt),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready        (_cbus_auto_coupler_to_bus_named_pbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_valid        (_pbus_auto_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_opcode  (_pbus_auto_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_param   (_pbus_auto_bus_xing_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_size    (_pbus_auto_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_source  (_pbus_auto_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_sink    (_pbus_auto_bus_xing_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_denied  (_pbus_auto_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_data    (_pbus_auto_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_bus_named_pbus_bus_xing_out_d_bits_corrupt (_pbus_auto_bus_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_coupler_to_l2_ctrl_buffer_out_a_ready                 (_coh_wrapper_auto_l2_ctrls_ctrl_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_l2_ctrl_buffer_out_a_valid                 (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode           (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_size             (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_source           (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_address          (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask             (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask),
    .auto_coupler_to_l2_ctrl_buffer_out_a_bits_data             (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data),
    .auto_coupler_to_l2_ctrl_buffer_out_d_ready                 (_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready),
    .auto_coupler_to_l2_ctrl_buffer_out_d_valid                 (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_opcode           (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_size             (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_source           (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_l2_ctrl_buffer_out_d_bits_data             (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_fixedClockNode_out_5_clock                            (auto_cbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_5_reset                            (auto_cbus_fixedClockNode_out_reset),
    .auto_fixedClockNode_out_4_clock                            (_cbus_auto_fixedClockNode_out_4_clock),
    .auto_fixedClockNode_out_4_reset                            (_cbus_auto_fixedClockNode_out_4_reset),
    .auto_fixedClockNode_out_1_clock                            (_cbus_auto_fixedClockNode_out_1_clock),
    .auto_fixedClockNode_out_1_reset                            (_cbus_auto_fixedClockNode_out_1_reset),
    .auto_fixedClockNode_out_0_clock                            (_cbus_auto_fixedClockNode_out_0_clock),
    .auto_fixedClockNode_out_0_reset                            (_cbus_auto_fixedClockNode_out_0_reset),
    .auto_cbus_clock_groups_in_member_cbus_0_clock              (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_cbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_cbus_clock_groups_in_member_cbus_0_reset              (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_cbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_ready                                   (_cbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid                                   (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_opcode                             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_param                              (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_size                               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_source                             (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_address                            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_mask                               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_data                               (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_a_bits_corrupt                            (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_d_ready                                   (_sbus_auto_coupler_to_bus_named_cbus_bus_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_bus_xing_in_d_valid                                   (_cbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                             (_cbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_param                              (_cbus_auto_bus_xing_in_d_bits_param),
    .auto_bus_xing_in_d_bits_size                               (_cbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                             (_cbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_sink                               (_cbus_auto_bus_xing_in_d_bits_sink),
    .auto_bus_xing_in_d_bits_denied                             (_cbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                               (_cbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                            (_cbus_auto_bus_xing_in_d_bits_corrupt),
    .custom_boot                                                (custom_boot)
  );
  MemoryBus mbus (	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_buffer_out_a_ready                                                      (_bank_auto_xbar_in_a_ready),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_buffer_out_a_valid                                                      (_mbus_auto_buffer_out_a_valid),
    .auto_buffer_out_a_bits_opcode                                                (_mbus_auto_buffer_out_a_bits_opcode),
    .auto_buffer_out_a_bits_size                                                  (_mbus_auto_buffer_out_a_bits_size),
    .auto_buffer_out_a_bits_source                                                (_mbus_auto_buffer_out_a_bits_source),
    .auto_buffer_out_a_bits_address                                               (_mbus_auto_buffer_out_a_bits_address),
    .auto_buffer_out_a_bits_mask                                                  (_mbus_auto_buffer_out_a_bits_mask),
    .auto_buffer_out_a_bits_data                                                  (_mbus_auto_buffer_out_a_bits_data),
    .auto_buffer_out_d_ready                                                      (_mbus_auto_buffer_out_d_ready),
    .auto_buffer_out_d_valid                                                      (_bank_auto_xbar_in_d_valid),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_buffer_out_d_bits_opcode                                                (_bank_auto_xbar_in_d_bits_opcode),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_buffer_out_d_bits_size                                                  (_bank_auto_xbar_in_d_bits_size),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_buffer_out_d_bits_source                                                (_bank_auto_xbar_in_d_bits_source),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_buffer_out_d_bits_data                                                  (_bank_auto_xbar_in_d_bits_data),	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_ready      (mem_axi4_0_aw_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_valid      (mem_axi4_0_aw_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_id    (mem_axi4_0_aw_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_addr  (mem_axi4_0_aw_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_len   (mem_axi4_0_aw_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_size  (mem_axi4_0_aw_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_burst (mem_axi4_0_aw_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_lock  (mem_axi4_0_aw_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_cache (mem_axi4_0_aw_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_prot  (mem_axi4_0_aw_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_aw_bits_qos   (mem_axi4_0_aw_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_ready       (mem_axi4_0_w_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_valid       (mem_axi4_0_w_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_data   (mem_axi4_0_w_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_strb   (mem_axi4_0_w_bits_strb),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_w_bits_last   (mem_axi4_0_w_bits_last),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_ready       (mem_axi4_0_b_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_valid       (mem_axi4_0_b_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_id     (mem_axi4_0_b_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_b_bits_resp   (mem_axi4_0_b_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_ready      (mem_axi4_0_ar_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_valid      (mem_axi4_0_ar_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_id    (mem_axi4_0_ar_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_addr  (mem_axi4_0_ar_bits_addr),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_len   (mem_axi4_0_ar_bits_len),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_size  (mem_axi4_0_ar_bits_size),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_burst (mem_axi4_0_ar_bits_burst),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_lock  (mem_axi4_0_ar_bits_lock),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_cache (mem_axi4_0_ar_bits_cache),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_prot  (mem_axi4_0_ar_bits_prot),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_ar_bits_qos   (mem_axi4_0_ar_bits_qos),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_ready       (mem_axi4_0_r_ready),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_valid       (mem_axi4_0_r_valid),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_id     (mem_axi4_0_r_bits_id),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_data   (mem_axi4_0_r_bits_data),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_resp   (mem_axi4_0_r_bits_resp),
    .auto_coupler_to_memory_controller_port_named_axi4_axi4yank_out_r_bits_last   (mem_axi4_0_r_bits_last),
    .auto_fixedClockNode_out_1_clock                                              (auto_mbus_fixedClockNode_out_clock),
    .auto_fixedClockNode_out_0_clock                                              (_mbus_auto_fixedClockNode_out_0_clock),
    .auto_fixedClockNode_out_0_reset                                              (_mbus_auto_fixedClockNode_out_0_reset),
    .auto_mbus_clock_groups_in_member_mbus_0_clock                                (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_mbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_mbus_clock_groups_in_member_mbus_0_reset                                (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_mbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_bus_xing_in_a_ready                                                     (_mbus_auto_bus_xing_in_a_ready),
    .auto_bus_xing_in_a_valid                                                     (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_a_bits_opcode                                               (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_a_bits_size                                                 (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_a_bits_source                                               (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_a_bits_address                                              (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_a_bits_mask                                                 (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_a_bits_data                                                 (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_d_ready                                                     (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_bus_xing_in_d_valid                                                     (_mbus_auto_bus_xing_in_d_valid),
    .auto_bus_xing_in_d_bits_opcode                                               (_mbus_auto_bus_xing_in_d_bits_opcode),
    .auto_bus_xing_in_d_bits_size                                                 (_mbus_auto_bus_xing_in_d_bits_size),
    .auto_bus_xing_in_d_bits_source                                               (_mbus_auto_bus_xing_in_d_bits_source),
    .auto_bus_xing_in_d_bits_denied                                               (_mbus_auto_bus_xing_in_d_bits_denied),
    .auto_bus_xing_in_d_bits_data                                                 (_mbus_auto_bus_xing_in_d_bits_data),
    .auto_bus_xing_in_d_bits_corrupt                                              (_mbus_auto_bus_xing_in_d_bits_corrupt)
  );
  CoherenceManagerWrapper coh_wrapper (	// @[generators/rocket-chip/src/main/scala/subsystem/BankedCoherenceParams.scala:48:31]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_ready        (_mbus_auto_bus_xing_in_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid        (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_valid),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode  (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_opcode),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size    (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_size),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source  (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_source),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_address),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask    (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_mask),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data    (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_a_bits_data),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready        (_coh_wrapper_auto_coupler_to_bus_named_mbus_bus_xing_out_d_ready),
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_valid        (_mbus_auto_bus_xing_in_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_opcode  (_mbus_auto_bus_xing_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_size    (_mbus_auto_bus_xing_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_source  (_mbus_auto_bus_xing_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_denied  (_mbus_auto_bus_xing_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_data    (_mbus_auto_bus_xing_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coupler_to_bus_named_mbus_bus_xing_out_d_bits_corrupt (_mbus_auto_bus_xing_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_coherent_jbar_in_a_ready                              (_coh_wrapper_auto_coherent_jbar_in_a_ready),
    .auto_coherent_jbar_in_a_valid                              (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_opcode                        (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_param                         (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_size                          (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_source                        (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_address                       (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_mask                          (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_data                          (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_a_bits_corrupt                       (_sbus_auto_coupler_to_bus_named_coh_widget_out_a_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_b_ready                              (_sbus_auto_coupler_to_bus_named_coh_widget_out_b_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_b_valid                              (_coh_wrapper_auto_coherent_jbar_in_b_valid),
    .auto_coherent_jbar_in_b_bits_param                         (_coh_wrapper_auto_coherent_jbar_in_b_bits_param),
    .auto_coherent_jbar_in_b_bits_address                       (_coh_wrapper_auto_coherent_jbar_in_b_bits_address),
    .auto_coherent_jbar_in_c_ready                              (_coh_wrapper_auto_coherent_jbar_in_c_ready),
    .auto_coherent_jbar_in_c_valid                              (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_opcode                        (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_param                         (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_size                          (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_source                        (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_address                       (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_data                          (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_c_bits_corrupt                       (_sbus_auto_coupler_to_bus_named_coh_widget_out_c_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_d_ready                              (_sbus_auto_coupler_to_bus_named_coh_widget_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_d_valid                              (_coh_wrapper_auto_coherent_jbar_in_d_valid),
    .auto_coherent_jbar_in_d_bits_opcode                        (_coh_wrapper_auto_coherent_jbar_in_d_bits_opcode),
    .auto_coherent_jbar_in_d_bits_param                         (_coh_wrapper_auto_coherent_jbar_in_d_bits_param),
    .auto_coherent_jbar_in_d_bits_size                          (_coh_wrapper_auto_coherent_jbar_in_d_bits_size),
    .auto_coherent_jbar_in_d_bits_source                        (_coh_wrapper_auto_coherent_jbar_in_d_bits_source),
    .auto_coherent_jbar_in_d_bits_sink                          (_coh_wrapper_auto_coherent_jbar_in_d_bits_sink),
    .auto_coherent_jbar_in_d_bits_denied                        (_coh_wrapper_auto_coherent_jbar_in_d_bits_denied),
    .auto_coherent_jbar_in_d_bits_data                          (_coh_wrapper_auto_coherent_jbar_in_d_bits_data),
    .auto_coherent_jbar_in_d_bits_corrupt                       (_coh_wrapper_auto_coherent_jbar_in_d_bits_corrupt),
    .auto_coherent_jbar_in_e_valid                              (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coherent_jbar_in_e_bits_sink                          (_sbus_auto_coupler_to_bus_named_coh_widget_out_e_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_l2_ctrls_ctrl_in_a_ready                              (_coh_wrapper_auto_l2_ctrls_ctrl_in_a_ready),
    .auto_l2_ctrls_ctrl_in_a_valid                              (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_a_bits_opcode                        (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_a_bits_size                          (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_a_bits_source                        (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_a_bits_address                       (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_a_bits_mask                          (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_a_bits_data                          (_cbus_auto_coupler_to_l2_ctrl_buffer_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_d_ready                              (_cbus_auto_coupler_to_l2_ctrl_buffer_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_l2_ctrls_ctrl_in_d_valid                              (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_valid),
    .auto_l2_ctrls_ctrl_in_d_bits_opcode                        (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_opcode),
    .auto_l2_ctrls_ctrl_in_d_bits_size                          (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_size),
    .auto_l2_ctrls_ctrl_in_d_bits_source                        (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_source),
    .auto_l2_ctrls_ctrl_in_d_bits_data                          (_coh_wrapper_auto_l2_ctrls_ctrl_in_d_bits_data),
    .auto_coh_clock_groups_in_member_coh_0_clock                (_sbus_auto_sbus_clock_groups_out_member_coh_0_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_coh_clock_groups_in_member_coh_0_reset                (_sbus_auto_sbus_clock_groups_out_member_coh_0_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  );
  TilePRCIDomain tile_prci_domain (	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:160:38]
    .auto_intsink_in_sync_0                         (_tlDM_auto_dmOuter_int_out_sync_0),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_element_reset_domain_rockettile_hartid_in (_tileHartIdNexusNode_auto_out),	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:72:39]
    .auto_int_in_clock_xing_in_1_sync_0             (_domain_auto_int_in_clock_xing_out_sync_0),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_int_in_clock_xing_in_0_sync_0             (_clint_domain_auto_int_in_clock_xing_out_sync_0),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_int_in_clock_xing_in_0_sync_1             (_clint_domain_auto_int_in_clock_xing_out_sync_1),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_tl_master_clock_xing_out_1_a_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_a_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_valid),
    .auto_tl_master_clock_xing_out_1_a_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_opcode),
    .auto_tl_master_clock_xing_out_1_a_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_param),
    .auto_tl_master_clock_xing_out_1_a_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_size),
    .auto_tl_master_clock_xing_out_1_a_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_source),
    .auto_tl_master_clock_xing_out_1_a_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_address),
    .auto_tl_master_clock_xing_out_1_a_bits_mask    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_mask),
    .auto_tl_master_clock_xing_out_1_a_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_data),
    .auto_tl_master_clock_xing_out_1_a_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_1_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_1_b_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_b_ready),
    .auto_tl_master_clock_xing_out_1_b_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_b_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_b_bits_address (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_b_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_c_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_c_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_c_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_valid),
    .auto_tl_master_clock_xing_out_1_c_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_opcode),
    .auto_tl_master_clock_xing_out_1_c_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_param),
    .auto_tl_master_clock_xing_out_1_c_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_size),
    .auto_tl_master_clock_xing_out_1_c_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_source),
    .auto_tl_master_clock_xing_out_1_c_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_address),
    .auto_tl_master_clock_xing_out_1_c_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_data),
    .auto_tl_master_clock_xing_out_1_c_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_1_c_bits_corrupt),
    .auto_tl_master_clock_xing_out_1_d_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_d_ready),
    .auto_tl_master_clock_xing_out_1_d_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_opcode  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_size    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_source  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_sink    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_denied  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_data    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_d_bits_corrupt (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_1_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_1_e_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_1_e_valid),
    .auto_tl_master_clock_xing_out_1_e_bits_sink    (_tile_prci_domain_auto_tl_master_clock_xing_out_1_e_bits_sink),
    .auto_tl_master_clock_xing_out_0_a_ready        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_a_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_a_valid        (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_valid),
    .auto_tl_master_clock_xing_out_0_a_bits_opcode  (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_opcode),
    .auto_tl_master_clock_xing_out_0_a_bits_param   (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_param),
    .auto_tl_master_clock_xing_out_0_a_bits_size    (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_size),
    .auto_tl_master_clock_xing_out_0_a_bits_source  (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_source),
    .auto_tl_master_clock_xing_out_0_a_bits_address (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_address),
    .auto_tl_master_clock_xing_out_0_a_bits_mask    (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_mask),
    .auto_tl_master_clock_xing_out_0_a_bits_data    (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_data),
    .auto_tl_master_clock_xing_out_0_a_bits_corrupt (_tile_prci_domain_auto_tl_master_clock_xing_out_0_a_bits_corrupt),
    .auto_tl_master_clock_xing_out_0_d_ready        (_tile_prci_domain_auto_tl_master_clock_xing_out_0_d_ready),
    .auto_tl_master_clock_xing_out_0_d_valid        (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_opcode  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_param   (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_param),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_size    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_source  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_sink    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_denied  (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_data    (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tl_master_clock_xing_out_0_d_bits_corrupt (_sbus_auto_coupler_from_rockettile_tl_master_clock_xing_in_0_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tap_clock_in_clock                        (_sbus_auto_fixedClockNode_out_1_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
    .auto_tap_clock_in_reset                        (_sbus_auto_fixedClockNode_out_1_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/SystemBus.scala:24:26]
  );
  BundleBridgeNexus_11 tileHartIdNexusNode (	// @[generators/rocket-chip/src/main/scala/subsystem/HasTiles.scala:72:39]
    .auto_out (_tileHartIdNexusNode_auto_out)
  );
  ClockSinkDomain clint_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_clint_in_a_ready             (_clint_domain_auto_clint_in_a_ready),
    .auto_clint_in_a_valid             (_cbus_auto_coupler_to_clint_fragmenter_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_a_bits_opcode       (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_a_bits_size         (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_a_bits_source       (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_a_bits_address      (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_a_bits_mask         (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_a_bits_data         (_cbus_auto_coupler_to_clint_fragmenter_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_d_ready             (_cbus_auto_coupler_to_clint_fragmenter_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clint_in_d_valid             (_clint_domain_auto_clint_in_d_valid),
    .auto_clint_in_d_bits_opcode       (_clint_domain_auto_clint_in_d_bits_opcode),
    .auto_clint_in_d_bits_size         (_clint_domain_auto_clint_in_d_bits_size),
    .auto_clint_in_d_bits_source       (_clint_domain_auto_clint_in_d_bits_source),
    .auto_clint_in_d_bits_data         (_clint_domain_auto_clint_in_d_bits_data),
    .auto_int_in_clock_xing_out_sync_0 (_clint_domain_auto_int_in_clock_xing_out_sync_0),
    .auto_int_in_clock_xing_out_sync_1 (_clint_domain_auto_int_in_clock_xing_out_sync_1),
    .auto_clock_in_clock               (_cbus_auto_fixedClockNode_out_0_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clock_in_reset               (_cbus_auto_fixedClockNode_out_0_reset),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .tick                              (int_rtc_tick),	// @[src/main/scala/chisel3/util/Counter.scala:73:24]
    .clock                             (_clint_domain_clock),
    .reset                             (_clint_domain_reset)
  );
  ClockSinkDomain_1 domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_plic_int_in_0                (_ibus_int_bus_auto_int_out_0),	// @[generators/rocket-chip/src/main/scala/subsystem/InterruptBus.scala:14:27]
    .auto_plic_in_a_ready              (_domain_auto_plic_in_a_ready),
    .auto_plic_in_a_valid              (_cbus_auto_coupler_to_plic_fragmenter_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_opcode        (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_size          (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_source        (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_address       (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_mask          (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_a_bits_data          (_cbus_auto_coupler_to_plic_fragmenter_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_d_ready              (_cbus_auto_coupler_to_plic_fragmenter_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_plic_in_d_valid              (_domain_auto_plic_in_d_valid),
    .auto_plic_in_d_bits_opcode        (_domain_auto_plic_in_d_bits_opcode),
    .auto_plic_in_d_bits_size          (_domain_auto_plic_in_d_bits_size),
    .auto_plic_in_d_bits_source        (_domain_auto_plic_in_d_bits_source),
    .auto_plic_in_d_bits_data          (_domain_auto_plic_in_d_bits_data),
    .auto_int_in_clock_xing_out_sync_0 (_domain_auto_int_in_clock_xing_out_sync_0),
    .auto_clock_in_clock               (_cbus_auto_fixedClockNode_out_1_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clock_in_reset               (_cbus_auto_fixedClockNode_out_1_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  );
  TLDebugModule tlDM (	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .auto_dmInner_dmInner_tl_in_a_ready        (_tlDM_auto_dmInner_dmInner_tl_in_a_ready),
    .auto_dmInner_dmInner_tl_in_a_valid        (_cbus_auto_coupler_to_debug_fragmenter_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_opcode  (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_size    (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_source  (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_address (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_mask    (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_a_bits_data    (_cbus_auto_coupler_to_debug_fragmenter_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_d_ready        (_cbus_auto_coupler_to_debug_fragmenter_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_dmInner_dmInner_tl_in_d_valid        (_tlDM_auto_dmInner_dmInner_tl_in_d_valid),
    .auto_dmInner_dmInner_tl_in_d_bits_opcode  (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_opcode),
    .auto_dmInner_dmInner_tl_in_d_bits_size    (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_size),
    .auto_dmInner_dmInner_tl_in_d_bits_source  (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_source),
    .auto_dmInner_dmInner_tl_in_d_bits_data    (_tlDM_auto_dmInner_dmInner_tl_in_d_bits_data),
    .auto_dmOuter_int_out_sync_0               (_tlDM_auto_dmOuter_int_out_sync_0),
    .io_debug_clock                            (debug_clock),
    .io_debug_reset                            (debug_reset),
    .io_ctrl_dmactive                          (debug_dmactive),
    .io_ctrl_dmactiveAck                       (debug_dmactiveAck),
    .io_dmi_dmi_req_ready                      (_tlDM_io_dmi_dmi_req_ready),
    .io_dmi_dmi_req_valid                      (_dtm_io_dmi_req_valid),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
    .io_dmi_dmi_req_bits_addr                  (_dtm_io_dmi_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
    .io_dmi_dmi_req_bits_data                  (_dtm_io_dmi_req_bits_data),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
    .io_dmi_dmi_req_bits_op                    (_dtm_io_dmi_req_bits_op),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
    .io_dmi_dmi_resp_ready                     (_dtm_io_dmi_resp_ready),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
    .io_dmi_dmi_resp_valid                     (_tlDM_io_dmi_dmi_resp_valid),
    .io_dmi_dmi_resp_bits_data                 (_tlDM_io_dmi_dmi_resp_bits_data),
    .io_dmi_dmi_resp_bits_resp                 (_tlDM_io_dmi_dmi_resp_bits_resp),
    .io_dmi_dmiClock                           (debug_systemjtag_jtag_TCK),
    .io_dmi_dmiReset                           (debug_systemjtag_reset),
    .io_hartIsInReset_0                        (resetctrl_hartIsInReset_0)
  );
  ClockSinkDomain_2 bootrom_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_bootrom_in_a_ready        (_bootrom_domain_auto_bootrom_in_a_ready),
    .auto_bootrom_in_a_valid        (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_size    (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_source  (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bootrom_in_a_bits_address (_cbus_auto_coupler_to_bootrom_fragmenter_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bootrom_in_d_ready        (_cbus_auto_coupler_to_bootrom_fragmenter_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_bootrom_in_d_valid        (_bootrom_domain_auto_bootrom_in_d_valid),
    .auto_bootrom_in_d_bits_size    (_bootrom_domain_auto_bootrom_in_d_bits_size),
    .auto_bootrom_in_d_bits_source  (_bootrom_domain_auto_bootrom_in_d_bits_source),
    .auto_bootrom_in_d_bits_data    (_bootrom_domain_auto_bootrom_in_d_bits_data)
  );
  ScratchpadBank_4 bank (	// @[generators/testchipip/src/main/scala/soc/Scratchpad.scala:50:28]
    .auto_xbar_in_a_ready        (_bank_auto_xbar_in_a_ready),
    .auto_xbar_in_a_valid        (_mbus_auto_buffer_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_a_bits_opcode  (_mbus_auto_buffer_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_a_bits_size    (_mbus_auto_buffer_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_a_bits_source  (_mbus_auto_buffer_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_a_bits_address (_mbus_auto_buffer_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_a_bits_mask    (_mbus_auto_buffer_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_a_bits_data    (_mbus_auto_buffer_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_d_ready        (_mbus_auto_buffer_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_xbar_in_d_valid        (_bank_auto_xbar_in_d_valid),
    .auto_xbar_in_d_bits_opcode  (_bank_auto_xbar_in_d_bits_opcode),
    .auto_xbar_in_d_bits_size    (_bank_auto_xbar_in_d_bits_size),
    .auto_xbar_in_d_bits_source  (_bank_auto_xbar_in_d_bits_source),
    .auto_xbar_in_d_bits_data    (_bank_auto_xbar_in_d_bits_data),
    .auto_clock_in_clock         (_mbus_auto_fixedClockNode_out_0_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
    .auto_clock_in_reset         (_mbus_auto_fixedClockNode_out_0_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/MemoryBus.scala:25:26]
  );
  ClockSinkDomain_3 serial_tl_domain (	// @[generators/testchipip/src/main/scala/serdes/PeripheryTLSerial.scala:111:38]
    .auto_serdesser_client_out_a_ready        (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_a_ready),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_a_valid        (_serial_tl_domain_auto_serdesser_client_out_a_valid),
    .auto_serdesser_client_out_a_bits_opcode  (_serial_tl_domain_auto_serdesser_client_out_a_bits_opcode),
    .auto_serdesser_client_out_a_bits_param   (_serial_tl_domain_auto_serdesser_client_out_a_bits_param),
    .auto_serdesser_client_out_a_bits_size    (_serial_tl_domain_auto_serdesser_client_out_a_bits_size),
    .auto_serdesser_client_out_a_bits_source  (_serial_tl_domain_auto_serdesser_client_out_a_bits_source),
    .auto_serdesser_client_out_a_bits_address (_serial_tl_domain_auto_serdesser_client_out_a_bits_address),
    .auto_serdesser_client_out_a_bits_mask    (_serial_tl_domain_auto_serdesser_client_out_a_bits_mask),
    .auto_serdesser_client_out_a_bits_data    (_serial_tl_domain_auto_serdesser_client_out_a_bits_data),
    .auto_serdesser_client_out_a_bits_corrupt (_serial_tl_domain_auto_serdesser_client_out_a_bits_corrupt),
    .auto_serdesser_client_out_d_ready        (_serial_tl_domain_auto_serdesser_client_out_d_ready),
    .auto_serdesser_client_out_d_valid        (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_valid),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_opcode  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_opcode),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_param   (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_param),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_size    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_size),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_source  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_source),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_sink    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_sink),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_denied  (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_denied),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_data    (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_data),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_serdesser_client_out_d_bits_corrupt (_fbus_coupler_from_port_named_serial_tl_0_in_auto_buffer_in_d_bits_corrupt),	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:502:27]
    .auto_clock_in_clock                      (_fbus_fixedClockNode_auto_out_1_clock),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .auto_clock_in_reset                      (_fbus_fixedClockNode_auto_out_1_reset),	// @[generators/rocket-chip/src/main/scala/prci/ClockGroup.scala:110:114]
    .serial_tl_0_in_ready                     (serial_tl_0_in_ready),
    .serial_tl_0_in_valid                     (serial_tl_0_in_valid),
    .serial_tl_0_in_bits                      (serial_tl_0_in_bits),
    .serial_tl_0_out_ready                    (serial_tl_0_out_ready),
    .serial_tl_0_out_valid                    (serial_tl_0_out_valid),
    .serial_tl_0_out_bits                     (serial_tl_0_out_bits),
    .serial_tl_0_clock_in                     (serial_tl_0_clock_in)
  );
  ClockSinkDomain_4 uartClockDomainWrapper (	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_uart_0_int_xing_out_sync_0            (_uartClockDomainWrapper_auto_uart_0_int_xing_out_sync_0),
    .auto_uart_0_control_xing_in_a_ready        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_a_ready),
    .auto_uart_0_control_xing_in_a_valid        (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_opcode  (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_size    (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_source  (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_address (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_mask    (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_a_bits_data    (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_d_ready        (_pbus_auto_coupler_to_device_named_uart_0_control_xing_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_uart_0_control_xing_in_d_valid        (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_valid),
    .auto_uart_0_control_xing_in_d_bits_opcode  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_opcode),
    .auto_uart_0_control_xing_in_d_bits_size    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_size),
    .auto_uart_0_control_xing_in_d_bits_source  (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_source),
    .auto_uart_0_control_xing_in_d_bits_data    (_uartClockDomainWrapper_auto_uart_0_control_xing_in_d_bits_data),
    .auto_uart_0_io_out_txd                     (uart_0_txd),
    .auto_uart_0_io_out_rxd                     (uart_0_rxd),
    .auto_clock_in_clock                        (_pbus_auto_fixedClockNode_out_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clock_in_reset                        (_pbus_auto_fixedClockNode_out_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  );
  IntSyncSyncCrossingSink_1 intsink (	// @[generators/rocket-chip/src/main/scala/interrupts/Crossing.scala:101:29]
    .auto_in_sync_0 (_uartClockDomainWrapper_auto_uart_0_int_xing_out_sync_0),	// @[generators/rocket-chip-blocks/src/main/scala/devices/uart/UART.scala:270:44]
    .auto_out_0     (_intsink_auto_out_0)
  );
  ClockSinkDomain_5 chipyard_prcictrl_domain (	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_reset_setter_clock_in_member_allClocks_uncore_clock (auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_clock),
    .auto_reset_setter_clock_in_member_allClocks_uncore_reset (auto_chipyard_prcictrl_domain_reset_setter_clock_in_member_allClocks_uncore_reset),
    .auto_resetSynchronizer_out_member_allClocks_uncore_clock (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),
    .auto_resetSynchronizer_out_member_allClocks_uncore_reset (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),
    .auto_xbar_in_a_ready                                     (_chipyard_prcictrl_domain_auto_xbar_in_a_ready),
    .auto_xbar_in_a_valid                                     (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_valid),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_opcode                               (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_opcode),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_size                                 (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_size),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_source                               (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_source),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_address                              (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_address),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_mask                                 (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_mask),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_a_bits_data                                 (_cbus_auto_coupler_to_prci_ctrl_fixer_out_a_bits_data),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_d_ready                                     (_cbus_auto_coupler_to_prci_ctrl_fixer_out_d_ready),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_xbar_in_d_valid                                     (_chipyard_prcictrl_domain_auto_xbar_in_d_valid),
    .auto_xbar_in_d_bits_opcode                               (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_opcode),
    .auto_xbar_in_d_bits_size                                 (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_size),
    .auto_xbar_in_d_bits_source                               (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_source),
    .auto_xbar_in_d_bits_data                                 (_chipyard_prcictrl_domain_auto_xbar_in_d_bits_data),
    .auto_clock_in_clock                                      (_cbus_auto_fixedClockNode_out_4_clock),	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
    .auto_clock_in_reset                                      (_cbus_auto_fixedClockNode_out_4_reset)	// @[generators/rocket-chip/src/main/scala/subsystem/PeripheryBus.scala:31:26]
  );
  ClockGroupAggregator_6 aggregator (	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_in_member_allClocks_clockTapNode_clock_tap_clock       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_clockTapNode_clock_tap_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_cbus_0_clock                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_cbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_cbus_0_reset                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_cbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_mbus_0_clock                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_mbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_mbus_0_reset                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_mbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_fbus_0_clock                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_fbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_fbus_0_reset                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_fbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_pbus_0_clock                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_pbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_pbus_0_reset                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_pbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_sbus_1_clock                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_1_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_sbus_1_reset                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_1_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_sbus_0_clock                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_in_member_allClocks_sbus_0_reset                       (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_out_5_member_clockTapNode_clockTapNode_clock_tap_clock (_aggregator_auto_out_5_member_clockTapNode_clockTapNode_clock_tap_clock),
    .auto_out_4_member_cbus_cbus_0_clock                         (_aggregator_auto_out_4_member_cbus_cbus_0_clock),
    .auto_out_4_member_cbus_cbus_0_reset                         (_aggregator_auto_out_4_member_cbus_cbus_0_reset),
    .auto_out_3_member_mbus_mbus_0_clock                         (_aggregator_auto_out_3_member_mbus_mbus_0_clock),
    .auto_out_3_member_mbus_mbus_0_reset                         (_aggregator_auto_out_3_member_mbus_mbus_0_reset),
    .auto_out_2_member_fbus_fbus_0_clock                         (_aggregator_auto_out_2_member_fbus_fbus_0_clock),
    .auto_out_2_member_fbus_fbus_0_reset                         (_aggregator_auto_out_2_member_fbus_fbus_0_reset),
    .auto_out_1_member_pbus_pbus_0_clock                         (_aggregator_auto_out_1_member_pbus_pbus_0_clock),
    .auto_out_1_member_pbus_pbus_0_reset                         (_aggregator_auto_out_1_member_pbus_pbus_0_reset),
    .auto_out_0_member_sbus_sbus_1_clock                         (_aggregator_auto_out_0_member_sbus_sbus_1_clock),
    .auto_out_0_member_sbus_sbus_1_reset                         (_aggregator_auto_out_0_member_sbus_sbus_1_reset),
    .auto_out_0_member_sbus_sbus_0_clock                         (_aggregator_auto_out_0_member_sbus_sbus_0_clock),
    .auto_out_0_member_sbus_sbus_0_reset                         (_aggregator_auto_out_0_member_sbus_sbus_0_reset)
  );
  ClockGroupParameterModifier clockNamePrefixer (	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:45:15]
    .auto_clock_name_prefixer_in_5_member_clockTapNode_clockTapNode_clock_tap_clock (_aggregator_auto_out_5_member_clockTapNode_clockTapNode_clock_tap_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_4_member_cbus_cbus_0_clock                         (_aggregator_auto_out_4_member_cbus_cbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_4_member_cbus_cbus_0_reset                         (_aggregator_auto_out_4_member_cbus_cbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_3_member_mbus_mbus_0_clock                         (_aggregator_auto_out_3_member_mbus_mbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_3_member_mbus_mbus_0_reset                         (_aggregator_auto_out_3_member_mbus_mbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_2_member_fbus_fbus_0_clock                         (_aggregator_auto_out_2_member_fbus_fbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_2_member_fbus_fbus_0_reset                         (_aggregator_auto_out_2_member_fbus_fbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_1_member_pbus_pbus_0_clock                         (_aggregator_auto_out_1_member_pbus_pbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_1_member_pbus_pbus_0_reset                         (_aggregator_auto_out_1_member_pbus_pbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_0_member_sbus_sbus_1_clock                         (_aggregator_auto_out_0_member_sbus_sbus_1_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_0_member_sbus_sbus_1_reset                         (_aggregator_auto_out_0_member_sbus_sbus_1_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_0_member_sbus_sbus_0_clock                         (_aggregator_auto_out_0_member_sbus_sbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_in_0_member_sbus_sbus_0_reset                         (_aggregator_auto_out_0_member_sbus_sbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/HasChipyardPRCI.scala:50:30]
    .auto_clock_name_prefixer_out_5_member_clockTapNode_clock_tap_clock             (clock_tap),
    .auto_clock_name_prefixer_out_4_member_cbus_0_clock                             (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_cbus_0_clock),
    .auto_clock_name_prefixer_out_4_member_cbus_0_reset                             (_clockNamePrefixer_auto_clock_name_prefixer_out_4_member_cbus_0_reset),
    .auto_clock_name_prefixer_out_3_member_mbus_0_clock                             (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_mbus_0_clock),
    .auto_clock_name_prefixer_out_3_member_mbus_0_reset                             (_clockNamePrefixer_auto_clock_name_prefixer_out_3_member_mbus_0_reset),
    .auto_clock_name_prefixer_out_2_member_fbus_0_clock                             (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_fbus_0_clock),
    .auto_clock_name_prefixer_out_2_member_fbus_0_reset                             (_clockNamePrefixer_auto_clock_name_prefixer_out_2_member_fbus_0_reset),
    .auto_clock_name_prefixer_out_1_member_pbus_0_clock                             (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_pbus_0_clock),
    .auto_clock_name_prefixer_out_1_member_pbus_0_reset                             (_clockNamePrefixer_auto_clock_name_prefixer_out_1_member_pbus_0_reset),
    .auto_clock_name_prefixer_out_0_member_sbus_1_clock                             (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_1_clock),
    .auto_clock_name_prefixer_out_0_member_sbus_1_reset                             (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_1_reset),
    .auto_clock_name_prefixer_out_0_member_sbus_0_clock                             (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_0_clock),
    .auto_clock_name_prefixer_out_0_member_sbus_0_reset                             (_clockNamePrefixer_auto_clock_name_prefixer_out_0_member_sbus_0_reset)
  );
  ClockGroupParameterModifier_1 frequencySpecifier (	// @[generators/chipyard/src/main/scala/clocking/ClockGroupNamePrefixer.scala:81:15]
    .auto_frequency_specifier_in_member_allClocks_clockTapNode_clock_tap_clock  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_cbus_0_clock                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_cbus_0_reset                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_mbus_0_clock                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_mbus_0_reset                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_fbus_0_clock                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_fbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_fbus_0_reset                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_fbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_pbus_0_clock                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_pbus_0_reset                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_sbus_1_clock                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_sbus_1_reset                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_sbus_0_clock                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_clock),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_in_member_allClocks_sbus_0_reset                  (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_reset),	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_frequency_specifier_out_member_allClocks_clockTapNode_clock_tap_clock (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_clockTapNode_clock_tap_clock),
    .auto_frequency_specifier_out_member_allClocks_cbus_0_clock                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_cbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_cbus_0_reset                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_cbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_mbus_0_clock                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_mbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_mbus_0_reset                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_mbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_fbus_0_clock                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_fbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_fbus_0_reset                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_fbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_pbus_0_clock                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_pbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_pbus_0_reset                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_pbus_0_reset),
    .auto_frequency_specifier_out_member_allClocks_sbus_1_clock                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_1_clock),
    .auto_frequency_specifier_out_member_allClocks_sbus_1_reset                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_1_reset),
    .auto_frequency_specifier_out_member_allClocks_sbus_0_clock                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_0_clock),
    .auto_frequency_specifier_out_member_allClocks_sbus_0_reset                 (_frequencySpecifier_auto_frequency_specifier_out_member_allClocks_sbus_0_reset)
  );
  ClockGroupCombiner clockGroupCombiner (	// @[generators/chipyard/src/main/scala/clocking/ClockGroupCombiner.scala:19:15]
    .auto_clock_group_combiner_in_member_allClocks_uncore_clock                  (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_clock),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_clock_group_combiner_in_member_allClocks_uncore_reset                  (_chipyard_prcictrl_domain_auto_resetSynchronizer_out_member_allClocks_uncore_reset),	// @[generators/rocket-chip/src/main/scala/tilelink/BusWrapper.scala:76:28]
    .auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_clockTapNode_clock_tap_clock),
    .auto_clock_group_combiner_out_member_allClocks_cbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_cbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_cbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_mbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_mbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_mbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_fbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_fbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_fbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_fbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_pbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_pbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_pbus_0_reset),
    .auto_clock_group_combiner_out_member_allClocks_sbus_1_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_clock),
    .auto_clock_group_combiner_out_member_allClocks_sbus_1_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_1_reset),
    .auto_clock_group_combiner_out_member_allClocks_sbus_0_clock                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_clock),
    .auto_clock_group_combiner_out_member_allClocks_sbus_0_reset                 (_clockGroupCombiner_auto_clock_group_combiner_out_member_allClocks_sbus_0_reset)
  );
  DebugTransportModuleJTAG dtm (	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:163:21]
    .io_jtag_clock         (debug_systemjtag_jtag_TCK),
    .io_jtag_reset         (debug_systemjtag_reset),
    .io_dmi_req_ready      (_tlDM_io_dmi_dmi_req_ready),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .io_dmi_req_valid      (_dtm_io_dmi_req_valid),
    .io_dmi_req_bits_addr  (_dtm_io_dmi_req_bits_addr),
    .io_dmi_req_bits_data  (_dtm_io_dmi_req_bits_data),
    .io_dmi_req_bits_op    (_dtm_io_dmi_req_bits_op),
    .io_dmi_resp_ready     (_dtm_io_dmi_resp_ready),
    .io_dmi_resp_valid     (_tlDM_io_dmi_dmi_resp_valid),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .io_dmi_resp_bits_data (_tlDM_io_dmi_dmi_resp_bits_data),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .io_dmi_resp_bits_resp (_tlDM_io_dmi_dmi_resp_bits_resp),	// @[generators/rocket-chip/src/main/scala/devices/debug/Periphery.scala:85:26]
    .io_jtag_TMS           (debug_systemjtag_jtag_TMS),
    .io_jtag_TDI           (debug_systemjtag_jtag_TDI),
    .io_jtag_TDO_data      (debug_systemjtag_jtag_TDO_data)
  );
endmodule

