
../clases/2_clase/ciaa//psf1/out/psf1.elf:     file format elf32-littlearm
../clases/2_clase/ciaa//psf1/out/psf1.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a00038d

Program Header:
0x70000001 off    0x00011f40 vaddr 0x1a001f40 paddr 0x1a001f40 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010048 vaddr 0x10000048 paddr 0x10000048 align 2**16
         filesz 0x00000000 memsz 0x00000428 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00001f48 memsz 0x00001f48 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a001f48 align 2**16
         filesz 0x00000048 memsz 0x00000048 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001f3c  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000048  10000000  1a001f48  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020048  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
  6 .bss          00000428  10000048  10000048  00010048  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020048  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020048  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 11 .init_array   00000004  1a001f3c  1a001f3c  00011f3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a001f40  1a001f40  00011f40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  00020048  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  00020048  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  00020048  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  00020048  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  00020048  2**2
                  CONTENTS
 18 .noinit       00000000  10000470  10000470  00020048  2**2
                  CONTENTS
 19 .debug_info   0001bfad  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_abbrev 00003f13  00000000  00000000  0003bff5  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000009c8  00000000  00000000  0003ff08  2**3
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 000009c8  00000000  00000000  000408d0  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000beec  00000000  00000000  00041298  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000b444  00000000  00000000  0004d184  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    00028e05  00000000  00000000  000585c8  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      000000ae  00000000  00000000  000813cd  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000037  00000000  00000000  0008147b  2**0
                  CONTENTS, READONLY
 28 .debug_frame  00001684  00000000  00000000  000814b4  2**2
                  CONTENTS, READONLY, DEBUGGING
 29 .debug_loc    000079d8  00000000  00000000  00082b38  2**0
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000048 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a001f3c l    d  .init_array	00000000 .init_array
1a001f40 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10000470 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 psf.c
00000000 l    df *ABS*	00000000 board.c
1a000418 l     F .text	00000044 Board_LED_Init
1a00045c l     F .text	00000040 Board_TEC_Init
1a00049c l     F .text	00000040 Board_GPIO_Init
1a0004dc l     F .text	00000030 Board_ADC_Init
1a00050c l     F .text	00000038 Board_SPI_Init
1a000544 l     F .text	00000024 Board_I2C_Init
1a001c90 l     O .text	00000008 GpioButtons
1a001c98 l     O .text	0000000c GpioLeds
1a001ca4 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001cbc l     O .text	00000004 InitClkStates
1a001cc0 l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a000674 l     F .text	0000002c Chip_UART_GetIndex
1a001d34 l     O .text	00000008 UART_BClock
1a001d3c l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a00081c l     F .text	00000014 Chip_ADC_GetClockIndex
1a000830 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0009e4 l     F .text	000000a4 pll_calc_divs
1a000a88 l     F .text	0000010c pll_get_frac
1a000b94 l     F .text	0000004c Chip_Clock_FindBaseClock
1a000e08 l     F .text	00000022 Chip_Clock_GetDivRate
1000004c l     O .bss	00000008 audio_usb_pll_freq
1a001d50 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001dbc l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000000 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a001190 l     F .text	00000014 Chip_SSP_GetClockIndex
1a0011a4 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_cyclesCounter.c
10000038 l     O .data	00000004 ClockSpeed
00000000 l    df *ABS*	00000000 sapi_uart.c
1a001e04 l     O .text	00000048 lpcUarts
00000000 l    df *ABS*	00000000 sapi_tick.c
10000054 l     O .bss	00000004 callBackFuncParams
10000058 l     O .bss	00000008 tickCounter
10000060 l     O .bss	00000004 tickHookFunction
00000000 l    df *ABS*	00000000 sapi_adc.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a001550 l     F .text	00000034 gpioObtainPinInit
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10000064 l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 system.c
00000000 l    df *ABS*	00000000 
1a001f40 l       .init_array	00000000 __init_array_end
1a001f3c l       .bss_RAM5	00000000 __preinit_array_end
1a001f3c l       .init_array	00000000 __init_array_start
1a001f3c l       .bss_RAM5	00000000 __preinit_array_start
1a000c2c g     F .text	0000001c Chip_Clock_GetDividerSource
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00135a g     F .text	0000001c uartWriteByteArray
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a0008c8 g     F .text	00000016 Chip_ADC_DeInit
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a0005bc g     F .text	00000008 __stdio_init
1a00017a  w    F .text	00000002 HardFault_Handler
1a000000 g       *ABS*	00000000 __vectors_start__
1a00098e g     F .text	0000000c Chip_ADC_SetResolution
1a00140c g     F .text	00000034 SysTick_Handler
1a0006f4 g     F .text	00000040 Chip_UART_SetBaud
1a000388  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a000186  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a001f48 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
53ff7502 g       *ABS*	00000000 __valid_user_code_checksum
1a001f48 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a000eaa g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0018a8 g     F .text	00000000 .hidden __aeabi_uldivmod
10000470 g       .noinit	00000000 _noinit
10000468 g     O .bss	00000004 SystemCoreClock
1a0006a0 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a000870 g     F .text	00000018 readAdcVal
1a000180  w    F .text	00000002 UsageFault_Handler
1a000f5c g     F .text	0000004c Chip_Clock_GetRate
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0005fc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0018d8 g     F .text	000002cc .hidden __udivmoddi4
1a001c8c g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a001f40 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a000862 g     F .text	0000000e setStartMode
1a001ba8 g     F .text	00000048 __libc_init_array
1a001440 g     F .text	000000b8 adcInit
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a00058c g     F .text	00000030 Board_Init
1a000416  w    F .text	00000002 _init
1a000114 g       .text	00000000 __data_section_table
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10000470 g       .bss	00000000 _ebss
1a00099a g     F .text	00000028 Chip_ADC_EnableChannel
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a00038c g     F .text	00000088 Reset_Handler
1a001390 g     F .text	0000007c tickInit
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a001158 g     F .text	00000038 Chip_I2C_SetClockRate
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a000be0 g     F .text	0000004c Chip_Clock_EnableCrystal
1a0008de g     F .text	00000008 Chip_ADC_ReadValue
10008000 g       *ABS*	00000000 __top_RamLoc32
1a00018a g     F .text	0000001e data_init
1a00093c g     F .text	00000020 Chip_ADC_SetStartMode
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a001134 g     F .text	00000024 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a000d9c g     F .text	0000006c Chip_Clock_GetMainPLLHz
1a001e54 g     O .text	000000e6 gpioPinsInit
1a001340 g     F .text	0000001a uartWriteByte
1a0011bc g     F .text	00000012 Chip_SSP_SetClockRate
1a001802 g     F .text	00000016 gpioToggle
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a0014f8 g     F .text	00000058 adcRead
1a000e84 g     F .text	00000026 Chip_Clock_GetBaseClock
10000048 g       .bss	00000000 _bss
1a0008e6 g     F .text	00000036 Chip_ADC_ReadStatus
1a00095c g     F .text	00000032 Chip_ADC_SetSampleRate
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a0011ce g     F .text	0000003e Chip_SSP_SetBitRate
1a001110 g     F .text	00000002 Chip_GPIO_Init
1a001cb8 g     O .text	00000004 OscRateIn
1a0012c4 g     F .text	0000007c uartInit
10000470 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
10000068 g     O .bss	00000400 adc
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a001584 g     F .text	000001ac gpioInit
1a001ba4  w    F .text	00000002 .hidden __aeabi_ldiv0
1a001818 g     F .text	0000001c USB0_IRQHandler
1a000f28 g     F .text	00000034 Chip_Clock_Disable
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a000c48 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001bf0 g     F .text	00000094 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a000300 g     F .text	00000088 main
1a0001ba  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a000182  w    F .text	00000002 SVC_Handler
1a001298 g     F .text	00000018 uartTxReady
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a000eb8 g     F .text	0000003c Chip_Clock_EnableOpts
1a000c64 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000d1c g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a001244 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001730 g     F .text	0000006a gpioWrite
1a000414  w    F .text	00000002 _fini
1a000888 g     F .text	00000040 Chip_ADC_Init
1000046c g     O .bss	00000004 g_pUsbApi
1a0005c4 g     F .text	00000038 Board_SetupMuxing
1a000734 g     F .text	000000e8 Chip_UART_SetBaudFDR
10000040 g     O .data	00000008 tickRateMS
1a0009c2 g     F .text	00000022 Chip_ADC_SetBurstCmd
1a0001ba  w    F .text	00000002 ETH_IRQHandler
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0012b0 g     F .text	00000014 uartTxWrite
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
10000470 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a00120c g     F .text	00000038 Chip_SSP_Init
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a0001ba  w    F .text	00000002 DAC_IRQHandler
1a000568 g     F .text	00000024 Board_Debug_Init
1a00091c g     F .text	00000020 Chip_ADC_Int_SetChannelCmd
10000048 g       .data	00000000 _edata
1a001114 g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a000fbc g     F .text	00000154 Chip_SetupCoreClock
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a000000 g     O .text	00000040 g_pfnVectors
1a000fa8 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001ba4  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a000ef4 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a00179a g     F .text	00000068 gpioRead
1a001834 g     F .text	00000074 boardInit
10000048 g     O .bss	00000002 sample
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a001378 g     F .text	00000018 tickPowerSet
1a000e2c g     F .text	00000058 Chip_Clock_SetBaseClock
1a00127c g     F .text	0000001c cyclesCounterInit
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a000668 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 8d 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a 02 75 ff 53     }............u.S
	...
1a00002c:	83 01 00 1a 85 01 00 1a 00 00 00 00 87 01 00 1a     ................
1a00003c:	0d 14 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	bb 01 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     ................
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	19 18 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a001f48 	.word	0x1a001f48
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000048 	.word	0x00000048
1a000120:	1a001f48 	.word	0x1a001f48
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a001f48 	.word	0x1a001f48
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a001f48 	.word	0x1a001f48
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a001f48 	.word	0x1a001f48
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000048 	.word	0x10000048
1a000154:	00000428 	.word	0x00000428
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>

1a000182 <SVC_Handler>:
1a000182:	e7fe      	b.n	1a000182 <SVC_Handler>

1a000184 <DebugMon_Handler>:
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>

1a000186 <PendSV_Handler>:
1a000186:	e7fe      	b.n	1a000186 <PendSV_Handler>
1a000188:	e7fe      	b.n	1a000188 <PendSV_Handler+0x2>

1a00018a <data_init>:
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
1a000190:	b410      	push	{r4}
1a000192:	6804      	ldr	r4, [r0, #0]
1a000194:	600c      	str	r4, [r1, #0]
1a000196:	3304      	adds	r3, #4
1a000198:	3004      	adds	r0, #4
1a00019a:	3104      	adds	r1, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	e003      	b.n	1a0001b4 <bss_init+0xc>
1a0001ac:	2200      	movs	r2, #0
1a0001ae:	6002      	str	r2, [r0, #0]
1a0001b0:	3304      	adds	r3, #4
1a0001b2:	3004      	adds	r0, #4
1a0001b4:	428b      	cmp	r3, r1
1a0001b6:	d3f9      	bcc.n	1a0001ac <bss_init+0x4>
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <main>:

#define LENGTH 512
int16_t adc [ LENGTH ];
uint16_t sample = 0;

int main ( void ) {
1a000300:	b508      	push	{r3, lr}
   boardConfig       (                          );
1a000302:	f001 fa97 	bl	1a001834 <boardInit>
   uartConfig        ( UART_USB, 460800         );
1a000306:	f44f 21e1 	mov.w	r1, #460800	; 0x70800
1a00030a:	2003      	movs	r0, #3
1a00030c:	f000 ffda 	bl	1a0012c4 <uartInit>
   adcConfig         ( ADC_ENABLE               );
1a000310:	2000      	movs	r0, #0
1a000312:	f001 f895 	bl	1a001440 <adcInit>
   cyclesCounterInit ( EDU_CIAA_NXP_CLOCK_SPEED );
1a000316:	4817      	ldr	r0, [pc, #92]	; (1a000374 <main+0x74>)
1a000318:	f000 ffb0 	bl	1a00127c <cyclesCounterInit>
1a00031c:	e005      	b.n	1a00032a <main+0x2a>
      if ( ++sample==LENGTH ) { //22.7hz para 512
         sample = 0;
         uartWriteByteArray ( UART_USB ,"header" ,6 );
         gpioToggle         ( LEDR                  );
      }
   while(cyclesCounterRead()< 20400)  //clk 204000000
1a00031e:	4b16      	ldr	r3, [pc, #88]	; (1a000378 <main+0x78>)
1a000320:	681a      	ldr	r2, [r3, #0]
1a000322:	f644 73af 	movw	r3, #20399	; 0x4faf
1a000326:	429a      	cmp	r2, r3
1a000328:	d9f9      	bls.n	1a00031e <main+0x1e>
      cyclesCounterReset();
1a00032a:	2600      	movs	r6, #0
1a00032c:	4b12      	ldr	r3, [pc, #72]	; (1a000378 <main+0x78>)
1a00032e:	601e      	str	r6, [r3, #0]
      uartWriteByteArray ( UART_USB ,(uint8_t* )&adc[sample] ,sizeof(adc[0]) );
1a000330:	4c12      	ldr	r4, [pc, #72]	; (1a00037c <main+0x7c>)
1a000332:	8821      	ldrh	r1, [r4, #0]
1a000334:	4d12      	ldr	r5, [pc, #72]	; (1a000380 <main+0x80>)
1a000336:	2202      	movs	r2, #2
1a000338:	eb05 0141 	add.w	r1, r5, r1, lsl #1
1a00033c:	2003      	movs	r0, #3
1a00033e:	f001 f80c 	bl	1a00135a <uartWriteByteArray>
      adc[sample] = ((int16_t )adcRead(CH1)-512);
1a000342:	4630      	mov	r0, r6
1a000344:	f001 f8d8 	bl	1a0014f8 <adcRead>
1a000348:	8823      	ldrh	r3, [r4, #0]
1a00034a:	f5a0 7000 	sub.w	r0, r0, #512	; 0x200
1a00034e:	f825 0013 	strh.w	r0, [r5, r3, lsl #1]
      if ( ++sample==LENGTH ) { //22.7hz para 512
1a000352:	3301      	adds	r3, #1
1a000354:	b29b      	uxth	r3, r3
1a000356:	8023      	strh	r3, [r4, #0]
1a000358:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
1a00035c:	d1df      	bne.n	1a00031e <main+0x1e>
         sample = 0;
1a00035e:	4623      	mov	r3, r4
1a000360:	801e      	strh	r6, [r3, #0]
         uartWriteByteArray ( UART_USB ,"header" ,6 );
1a000362:	2206      	movs	r2, #6
1a000364:	4907      	ldr	r1, [pc, #28]	; (1a000384 <main+0x84>)
1a000366:	2003      	movs	r0, #3
1a000368:	f000 fff7 	bl	1a00135a <uartWriteByteArray>
         gpioToggle         ( LEDR                  );
1a00036c:	2028      	movs	r0, #40	; 0x28
1a00036e:	f001 fa48 	bl	1a001802 <gpioToggle>
1a000372:	e7d4      	b.n	1a00031e <main+0x1e>
1a000374:	0c28cb00 	.word	0x0c28cb00
1a000378:	e0001004 	.word	0xe0001004
1a00037c:	10000048 	.word	0x10000048
1a000380:	10000068 	.word	0x10000068
1a000384:	1a001c84 	.word	0x1a001c84

1a000388 <initialise_monitor_handles>:
1a000388:	4770      	bx	lr
1a00038a:	Address 0x000000001a00038a is out of bounds.


1a00038c <Reset_Handler>:
1a00038c:	b510      	push	{r4, lr}
1a00038e:	b672      	cpsid	i
1a000390:	4b19      	ldr	r3, [pc, #100]	; (1a0003f8 <Reset_Handler+0x6c>)
1a000392:	4a1a      	ldr	r2, [pc, #104]	; (1a0003fc <Reset_Handler+0x70>)
1a000394:	601a      	str	r2, [r3, #0]
1a000396:	3304      	adds	r3, #4
1a000398:	4a19      	ldr	r2, [pc, #100]	; (1a000400 <Reset_Handler+0x74>)
1a00039a:	601a      	str	r2, [r3, #0]
1a00039c:	2300      	movs	r3, #0
1a00039e:	e005      	b.n	1a0003ac <Reset_Handler+0x20>
1a0003a0:	4a18      	ldr	r2, [pc, #96]	; (1a000404 <Reset_Handler+0x78>)
1a0003a2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0003a6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a0003aa:	3301      	adds	r3, #1
1a0003ac:	2b07      	cmp	r3, #7
1a0003ae:	d9f7      	bls.n	1a0003a0 <Reset_Handler+0x14>
1a0003b0:	b662      	cpsie	i
1a0003b2:	4b15      	ldr	r3, [pc, #84]	; (1a000408 <Reset_Handler+0x7c>)
1a0003b4:	e007      	b.n	1a0003c6 <Reset_Handler+0x3a>
1a0003b6:	f103 040c 	add.w	r4, r3, #12
1a0003ba:	689a      	ldr	r2, [r3, #8]
1a0003bc:	6859      	ldr	r1, [r3, #4]
1a0003be:	6818      	ldr	r0, [r3, #0]
1a0003c0:	f7ff fee3 	bl	1a00018a <data_init>
1a0003c4:	4623      	mov	r3, r4
1a0003c6:	4a11      	ldr	r2, [pc, #68]	; (1a00040c <Reset_Handler+0x80>)
1a0003c8:	4293      	cmp	r3, r2
1a0003ca:	d3f4      	bcc.n	1a0003b6 <Reset_Handler+0x2a>
1a0003cc:	e006      	b.n	1a0003dc <Reset_Handler+0x50>
1a0003ce:	461c      	mov	r4, r3
1a0003d0:	6859      	ldr	r1, [r3, #4]
1a0003d2:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003d6:	f7ff fee7 	bl	1a0001a8 <bss_init>
1a0003da:	4623      	mov	r3, r4
1a0003dc:	4a0c      	ldr	r2, [pc, #48]	; (1a000410 <Reset_Handler+0x84>)
1a0003de:	4293      	cmp	r3, r2
1a0003e0:	d3f5      	bcc.n	1a0003ce <Reset_Handler+0x42>
1a0003e2:	f000 ff2f 	bl	1a001244 <SystemInit>
1a0003e6:	f001 fbdf 	bl	1a001ba8 <__libc_init_array>
1a0003ea:	f7ff ffcd 	bl	1a000388 <initialise_monitor_handles>
1a0003ee:	f7ff ff87 	bl	1a000300 <main>
1a0003f2:	bf30      	wfi
1a0003f4:	e7fd      	b.n	1a0003f2 <Reset_Handler+0x66>
1a0003f6:	bf00      	nop
1a0003f8:	40053100 	.word	0x40053100
1a0003fc:	10df1000 	.word	0x10df1000
1a000400:	01dff7ff 	.word	0x01dff7ff
1a000404:	e000e280 	.word	0xe000e280
1a000408:	1a000114 	.word	0x1a000114
1a00040c:	1a000150 	.word	0x1a000150
1a000410:	1a000178 	.word	0x1a000178

1a000414 <_fini>:
1a000414:	4770      	bx	lr

1a000416 <_init>:
1a000416:	4770      	bx	lr

1a000418 <Board_LED_Init>:
1a000418:	2200      	movs	r2, #0
1a00041a:	2a05      	cmp	r2, #5
1a00041c:	d819      	bhi.n	1a000452 <Board_LED_Init+0x3a>
1a00041e:	b470      	push	{r4, r5, r6}
1a000420:	490c      	ldr	r1, [pc, #48]	; (1a000454 <Board_LED_Init+0x3c>)
1a000422:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a000426:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a00042a:	784c      	ldrb	r4, [r1, #1]
1a00042c:	4b0a      	ldr	r3, [pc, #40]	; (1a000458 <Board_LED_Init+0x40>)
1a00042e:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a000432:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a000436:	2001      	movs	r0, #1
1a000438:	40a0      	lsls	r0, r4
1a00043a:	4301      	orrs	r1, r0
1a00043c:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
1a000440:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a000444:	2100      	movs	r1, #0
1a000446:	5519      	strb	r1, [r3, r4]
1a000448:	3201      	adds	r2, #1
1a00044a:	2a05      	cmp	r2, #5
1a00044c:	d9e8      	bls.n	1a000420 <Board_LED_Init+0x8>
1a00044e:	bc70      	pop	{r4, r5, r6}
1a000450:	4770      	bx	lr
1a000452:	4770      	bx	lr
1a000454:	1a001c98 	.word	0x1a001c98
1a000458:	400f4000 	.word	0x400f4000

1a00045c <Board_TEC_Init>:
1a00045c:	2300      	movs	r3, #0
1a00045e:	2b03      	cmp	r3, #3
1a000460:	d816      	bhi.n	1a000490 <Board_TEC_Init+0x34>
1a000462:	b430      	push	{r4, r5}
1a000464:	490b      	ldr	r1, [pc, #44]	; (1a000494 <Board_TEC_Init+0x38>)
1a000466:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a00046a:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00046e:	784d      	ldrb	r5, [r1, #1]
1a000470:	4c09      	ldr	r4, [pc, #36]	; (1a000498 <Board_TEC_Init+0x3c>)
1a000472:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a000476:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a00047a:	2001      	movs	r0, #1
1a00047c:	40a8      	lsls	r0, r5
1a00047e:	ea21 0100 	bic.w	r1, r1, r0
1a000482:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a000486:	3301      	adds	r3, #1
1a000488:	2b03      	cmp	r3, #3
1a00048a:	d9eb      	bls.n	1a000464 <Board_TEC_Init+0x8>
1a00048c:	bc30      	pop	{r4, r5}
1a00048e:	4770      	bx	lr
1a000490:	4770      	bx	lr
1a000492:	bf00      	nop
1a000494:	1a001c90 	.word	0x1a001c90
1a000498:	400f4000 	.word	0x400f4000

1a00049c <Board_GPIO_Init>:
1a00049c:	2300      	movs	r3, #0
1a00049e:	2b08      	cmp	r3, #8
1a0004a0:	d816      	bhi.n	1a0004d0 <Board_GPIO_Init+0x34>
1a0004a2:	b430      	push	{r4, r5}
1a0004a4:	490b      	ldr	r1, [pc, #44]	; (1a0004d4 <Board_GPIO_Init+0x38>)
1a0004a6:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a0004aa:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a0004ae:	784d      	ldrb	r5, [r1, #1]
1a0004b0:	4c09      	ldr	r4, [pc, #36]	; (1a0004d8 <Board_GPIO_Init+0x3c>)
1a0004b2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a0004b6:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a0004ba:	2001      	movs	r0, #1
1a0004bc:	40a8      	lsls	r0, r5
1a0004be:	ea21 0100 	bic.w	r1, r1, r0
1a0004c2:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
1a0004c6:	3301      	adds	r3, #1
1a0004c8:	2b08      	cmp	r3, #8
1a0004ca:	d9eb      	bls.n	1a0004a4 <Board_GPIO_Init+0x8>
1a0004cc:	bc30      	pop	{r4, r5}
1a0004ce:	4770      	bx	lr
1a0004d0:	4770      	bx	lr
1a0004d2:	bf00      	nop
1a0004d4:	1a001ca4 	.word	0x1a001ca4
1a0004d8:	400f4000 	.word	0x400f4000

1a0004dc <Board_ADC_Init>:
1a0004dc:	b510      	push	{r4, lr}
1a0004de:	b082      	sub	sp, #8
1a0004e0:	4c08      	ldr	r4, [pc, #32]	; (1a000504 <Board_ADC_Init+0x28>)
1a0004e2:	4669      	mov	r1, sp
1a0004e4:	4620      	mov	r0, r4
1a0004e6:	f000 f9cf 	bl	1a000888 <Chip_ADC_Init>
1a0004ea:	4a07      	ldr	r2, [pc, #28]	; (1a000508 <Board_ADC_Init+0x2c>)
1a0004ec:	4669      	mov	r1, sp
1a0004ee:	4620      	mov	r0, r4
1a0004f0:	f000 fa34 	bl	1a00095c <Chip_ADC_SetSampleRate>
1a0004f4:	2200      	movs	r2, #0
1a0004f6:	4669      	mov	r1, sp
1a0004f8:	4620      	mov	r0, r4
1a0004fa:	f000 fa48 	bl	1a00098e <Chip_ADC_SetResolution>
1a0004fe:	b002      	add	sp, #8
1a000500:	bd10      	pop	{r4, pc}
1a000502:	bf00      	nop
1a000504:	400e3000 	.word	0x400e3000
1a000508:	00061a80 	.word	0x00061a80

1a00050c <Board_SPI_Init>:
1a00050c:	b510      	push	{r4, lr}
1a00050e:	4c0b      	ldr	r4, [pc, #44]	; (1a00053c <Board_SPI_Init+0x30>)
1a000510:	4620      	mov	r0, r4
1a000512:	f000 fe7b 	bl	1a00120c <Chip_SSP_Init>
1a000516:	6863      	ldr	r3, [r4, #4]
1a000518:	f023 0304 	bic.w	r3, r3, #4
1a00051c:	6063      	str	r3, [r4, #4]
1a00051e:	6823      	ldr	r3, [r4, #0]
1a000520:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a000524:	f043 0307 	orr.w	r3, r3, #7
1a000528:	6023      	str	r3, [r4, #0]
1a00052a:	4905      	ldr	r1, [pc, #20]	; (1a000540 <Board_SPI_Init+0x34>)
1a00052c:	4620      	mov	r0, r4
1a00052e:	f000 fe4e 	bl	1a0011ce <Chip_SSP_SetBitRate>
1a000532:	6863      	ldr	r3, [r4, #4]
1a000534:	f043 0302 	orr.w	r3, r3, #2
1a000538:	6063      	str	r3, [r4, #4]
1a00053a:	bd10      	pop	{r4, pc}
1a00053c:	400c5000 	.word	0x400c5000
1a000540:	000186a0 	.word	0x000186a0

1a000544 <Board_I2C_Init>:
1a000544:	b508      	push	{r3, lr}
1a000546:	2000      	movs	r0, #0
1a000548:	f000 fdf4 	bl	1a001134 <Chip_I2C_Init>
1a00054c:	4b04      	ldr	r3, [pc, #16]	; (1a000560 <Board_I2C_Init+0x1c>)
1a00054e:	f640 0208 	movw	r2, #2056	; 0x808
1a000552:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a000556:	4903      	ldr	r1, [pc, #12]	; (1a000564 <Board_I2C_Init+0x20>)
1a000558:	2000      	movs	r0, #0
1a00055a:	f000 fdfd 	bl	1a001158 <Chip_I2C_SetClockRate>
1a00055e:	bd08      	pop	{r3, pc}
1a000560:	40086000 	.word	0x40086000
1a000564:	000f4240 	.word	0x000f4240

1a000568 <Board_Debug_Init>:
1a000568:	b510      	push	{r4, lr}
1a00056a:	4c07      	ldr	r4, [pc, #28]	; (1a000588 <Board_Debug_Init+0x20>)
1a00056c:	4620      	mov	r0, r4
1a00056e:	f000 f897 	bl	1a0006a0 <Chip_UART_Init>
1a000572:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a000576:	4620      	mov	r0, r4
1a000578:	f000 f8dc 	bl	1a000734 <Chip_UART_SetBaudFDR>
1a00057c:	2303      	movs	r3, #3
1a00057e:	60e3      	str	r3, [r4, #12]
1a000580:	2301      	movs	r3, #1
1a000582:	65e3      	str	r3, [r4, #92]	; 0x5c
1a000584:	bd10      	pop	{r4, pc}
1a000586:	bf00      	nop
1a000588:	400c1000 	.word	0x400c1000

1a00058c <Board_Init>:
1a00058c:	b508      	push	{r3, lr}
1a00058e:	f7ff ffeb 	bl	1a000568 <Board_Debug_Init>
1a000592:	4809      	ldr	r0, [pc, #36]	; (1a0005b8 <Board_Init+0x2c>)
1a000594:	f000 fdbc 	bl	1a001110 <Chip_GPIO_Init>
1a000598:	f7ff ff80 	bl	1a00049c <Board_GPIO_Init>
1a00059c:	f7ff ff9e 	bl	1a0004dc <Board_ADC_Init>
1a0005a0:	f7ff ffb4 	bl	1a00050c <Board_SPI_Init>
1a0005a4:	f7ff ffce 	bl	1a000544 <Board_I2C_Init>
1a0005a8:	f7ff ff36 	bl	1a000418 <Board_LED_Init>
1a0005ac:	f7ff ff56 	bl	1a00045c <Board_TEC_Init>
1a0005b0:	f000 fcfa 	bl	1a000fa8 <SystemCoreClockUpdate>
1a0005b4:	bd08      	pop	{r3, pc}
1a0005b6:	bf00      	nop
1a0005b8:	400f4000 	.word	0x400f4000

1a0005bc <__stdio_init>:
1a0005bc:	b508      	push	{r3, lr}
1a0005be:	f7ff ffd3 	bl	1a000568 <Board_Debug_Init>
1a0005c2:	bd08      	pop	{r3, pc}

1a0005c4 <Board_SetupMuxing>:
1a0005c4:	2300      	movs	r3, #0
1a0005c6:	2b1c      	cmp	r3, #28
1a0005c8:	d812      	bhi.n	1a0005f0 <Board_SetupMuxing+0x2c>
1a0005ca:	b410      	push	{r4}
1a0005cc:	4a09      	ldr	r2, [pc, #36]	; (1a0005f4 <Board_SetupMuxing+0x30>)
1a0005ce:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0005d2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0005d6:	784a      	ldrb	r2, [r1, #1]
1a0005d8:	8848      	ldrh	r0, [r1, #2]
1a0005da:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0005de:	4906      	ldr	r1, [pc, #24]	; (1a0005f8 <Board_SetupMuxing+0x34>)
1a0005e0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a0005e4:	3301      	adds	r3, #1
1a0005e6:	2b1c      	cmp	r3, #28
1a0005e8:	d9f0      	bls.n	1a0005cc <Board_SetupMuxing+0x8>
1a0005ea:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0005ee:	4770      	bx	lr
1a0005f0:	4770      	bx	lr
1a0005f2:	bf00      	nop
1a0005f4:	1a001cc0 	.word	0x1a001cc0
1a0005f8:	40086000 	.word	0x40086000

1a0005fc <Board_SetupClocking>:
1a0005fc:	b510      	push	{r4, lr}
1a0005fe:	4a17      	ldr	r2, [pc, #92]	; (1a00065c <Board_SetupClocking+0x60>)
1a000600:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a000604:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000608:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00060c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a000610:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a000614:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a000618:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00061c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a000620:	2201      	movs	r2, #1
1a000622:	490f      	ldr	r1, [pc, #60]	; (1a000660 <Board_SetupClocking+0x64>)
1a000624:	2006      	movs	r0, #6
1a000626:	f000 fcc9 	bl	1a000fbc <Chip_SetupCoreClock>
1a00062a:	2400      	movs	r4, #0
1a00062c:	b14c      	cbz	r4, 1a000642 <Board_SetupClocking+0x46>
1a00062e:	4b0b      	ldr	r3, [pc, #44]	; (1a00065c <Board_SetupClocking+0x60>)
1a000630:	685a      	ldr	r2, [r3, #4]
1a000632:	f022 020c 	bic.w	r2, r2, #12
1a000636:	605a      	str	r2, [r3, #4]
1a000638:	685a      	ldr	r2, [r3, #4]
1a00063a:	f042 0203 	orr.w	r2, r2, #3
1a00063e:	605a      	str	r2, [r3, #4]
1a000640:	bd10      	pop	{r4, pc}
1a000642:	4808      	ldr	r0, [pc, #32]	; (1a000664 <Board_SetupClocking+0x68>)
1a000644:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a000648:	2301      	movs	r3, #1
1a00064a:	788a      	ldrb	r2, [r1, #2]
1a00064c:	7849      	ldrb	r1, [r1, #1]
1a00064e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a000652:	f000 fbeb 	bl	1a000e2c <Chip_Clock_SetBaseClock>
1a000656:	3401      	adds	r4, #1
1a000658:	e7e8      	b.n	1a00062c <Board_SetupClocking+0x30>
1a00065a:	bf00      	nop
1a00065c:	40043000 	.word	0x40043000
1a000660:	0c28cb00 	.word	0x0c28cb00
1a000664:	1a001cbc 	.word	0x1a001cbc

1a000668 <Board_SystemInit>:
1a000668:	b508      	push	{r3, lr}
1a00066a:	f7ff ffab 	bl	1a0005c4 <Board_SetupMuxing>
1a00066e:	f7ff ffc5 	bl	1a0005fc <Board_SetupClocking>
1a000672:	bd08      	pop	{r3, pc}

1a000674 <Chip_UART_GetIndex>:
1a000674:	4b09      	ldr	r3, [pc, #36]	; (1a00069c <Chip_UART_GetIndex+0x28>)
1a000676:	4298      	cmp	r0, r3
1a000678:	d009      	beq.n	1a00068e <Chip_UART_GetIndex+0x1a>
1a00067a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00067e:	4298      	cmp	r0, r3
1a000680:	d007      	beq.n	1a000692 <Chip_UART_GetIndex+0x1e>
1a000682:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a000686:	4298      	cmp	r0, r3
1a000688:	d005      	beq.n	1a000696 <Chip_UART_GetIndex+0x22>
1a00068a:	2000      	movs	r0, #0
1a00068c:	4770      	bx	lr
1a00068e:	2002      	movs	r0, #2
1a000690:	4770      	bx	lr
1a000692:	2003      	movs	r0, #3
1a000694:	4770      	bx	lr
1a000696:	2001      	movs	r0, #1
1a000698:	4770      	bx	lr
1a00069a:	bf00      	nop
1a00069c:	400c1000 	.word	0x400c1000

1a0006a0 <Chip_UART_Init>:
1a0006a0:	b530      	push	{r4, r5, lr}
1a0006a2:	b083      	sub	sp, #12
1a0006a4:	4604      	mov	r4, r0
1a0006a6:	f7ff ffe5 	bl	1a000674 <Chip_UART_GetIndex>
1a0006aa:	2301      	movs	r3, #1
1a0006ac:	461a      	mov	r2, r3
1a0006ae:	4619      	mov	r1, r3
1a0006b0:	4d0e      	ldr	r5, [pc, #56]	; (1a0006ec <Chip_UART_Init+0x4c>)
1a0006b2:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a0006b6:	f000 fbff 	bl	1a000eb8 <Chip_Clock_EnableOpts>
1a0006ba:	2307      	movs	r3, #7
1a0006bc:	60a3      	str	r3, [r4, #8]
1a0006be:	2300      	movs	r3, #0
1a0006c0:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0006c2:	6063      	str	r3, [r4, #4]
1a0006c4:	60e3      	str	r3, [r4, #12]
1a0006c6:	6223      	str	r3, [r4, #32]
1a0006c8:	64e3      	str	r3, [r4, #76]	; 0x4c
1a0006ca:	6563      	str	r3, [r4, #84]	; 0x54
1a0006cc:	6523      	str	r3, [r4, #80]	; 0x50
1a0006ce:	4b08      	ldr	r3, [pc, #32]	; (1a0006f0 <Chip_UART_Init+0x50>)
1a0006d0:	429c      	cmp	r4, r3
1a0006d2:	d006      	beq.n	1a0006e2 <Chip_UART_Init+0x42>
1a0006d4:	2303      	movs	r3, #3
1a0006d6:	60e3      	str	r3, [r4, #12]
1a0006d8:	2310      	movs	r3, #16
1a0006da:	62a3      	str	r3, [r4, #40]	; 0x28
1a0006dc:	9b01      	ldr	r3, [sp, #4]
1a0006de:	b003      	add	sp, #12
1a0006e0:	bd30      	pop	{r4, r5, pc}
1a0006e2:	2300      	movs	r3, #0
1a0006e4:	6123      	str	r3, [r4, #16]
1a0006e6:	69a3      	ldr	r3, [r4, #24]
1a0006e8:	9301      	str	r3, [sp, #4]
1a0006ea:	e7f3      	b.n	1a0006d4 <Chip_UART_Init+0x34>
1a0006ec:	1a001d3c 	.word	0x1a001d3c
1a0006f0:	40082000 	.word	0x40082000

1a0006f4 <Chip_UART_SetBaud>:
1a0006f4:	b538      	push	{r3, r4, r5, lr}
1a0006f6:	4605      	mov	r5, r0
1a0006f8:	460c      	mov	r4, r1
1a0006fa:	f7ff ffbb 	bl	1a000674 <Chip_UART_GetIndex>
1a0006fe:	4b0c      	ldr	r3, [pc, #48]	; (1a000730 <Chip_UART_SetBaud+0x3c>)
1a000700:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000704:	f000 fc2a 	bl	1a000f5c <Chip_Clock_GetRate>
1a000708:	0123      	lsls	r3, r4, #4
1a00070a:	fbb0 f3f3 	udiv	r3, r0, r3
1a00070e:	b2d9      	uxtb	r1, r3
1a000710:	68ea      	ldr	r2, [r5, #12]
1a000712:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a000716:	60ea      	str	r2, [r5, #12]
1a000718:	6029      	str	r1, [r5, #0]
1a00071a:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00071e:	606a      	str	r2, [r5, #4]
1a000720:	68ea      	ldr	r2, [r5, #12]
1a000722:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a000726:	60ea      	str	r2, [r5, #12]
1a000728:	fbb0 f0f3 	udiv	r0, r0, r3
1a00072c:	0900      	lsrs	r0, r0, #4
1a00072e:	bd38      	pop	{r3, r4, r5, pc}
1a000730:	1a001d34 	.word	0x1a001d34

1a000734 <Chip_UART_SetBaudFDR>:
1a000734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a000738:	b083      	sub	sp, #12
1a00073a:	4683      	mov	fp, r0
1a00073c:	4688      	mov	r8, r1
1a00073e:	f7ff ff99 	bl	1a000674 <Chip_UART_GetIndex>
1a000742:	4b35      	ldr	r3, [pc, #212]	; (1a000818 <Chip_UART_SetBaudFDR+0xe4>)
1a000744:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a000748:	f000 fc08 	bl	1a000f5c <Chip_Clock_GetRate>
1a00074c:	4606      	mov	r6, r0
1a00074e:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a000752:	2401      	movs	r4, #1
1a000754:	2300      	movs	r3, #0
1a000756:	9301      	str	r3, [sp, #4]
1a000758:	46a2      	mov	sl, r4
1a00075a:	4699      	mov	r9, r3
1a00075c:	e02a      	b.n	1a0007b4 <Chip_UART_SetBaudFDR+0x80>
1a00075e:	4242      	negs	r2, r0
1a000760:	1c4b      	adds	r3, r1, #1
1a000762:	e017      	b.n	1a000794 <Chip_UART_SetBaudFDR+0x60>
1a000764:	b30a      	cbz	r2, 1a0007aa <Chip_UART_SetBaudFDR+0x76>
1a000766:	4617      	mov	r7, r2
1a000768:	9501      	str	r5, [sp, #4]
1a00076a:	46a2      	mov	sl, r4
1a00076c:	4699      	mov	r9, r3
1a00076e:	3501      	adds	r5, #1
1a000770:	42ac      	cmp	r4, r5
1a000772:	d91e      	bls.n	1a0007b2 <Chip_UART_SetBaudFDR+0x7e>
1a000774:	0933      	lsrs	r3, r6, #4
1a000776:	0730      	lsls	r0, r6, #28
1a000778:	fba4 0100 	umull	r0, r1, r4, r0
1a00077c:	fb04 1103 	mla	r1, r4, r3, r1
1a000780:	1962      	adds	r2, r4, r5
1a000782:	fb08 f202 	mul.w	r2, r8, r2
1a000786:	2300      	movs	r3, #0
1a000788:	f001 f88e 	bl	1a0018a8 <__aeabi_uldivmod>
1a00078c:	4602      	mov	r2, r0
1a00078e:	460b      	mov	r3, r1
1a000790:	2800      	cmp	r0, #0
1a000792:	dbe4      	blt.n	1a00075e <Chip_UART_SetBaudFDR+0x2a>
1a000794:	4297      	cmp	r7, r2
1a000796:	d3ea      	bcc.n	1a00076e <Chip_UART_SetBaudFDR+0x3a>
1a000798:	2b00      	cmp	r3, #0
1a00079a:	d0e8      	beq.n	1a00076e <Chip_UART_SetBaudFDR+0x3a>
1a00079c:	0c19      	lsrs	r1, r3, #16
1a00079e:	d1e6      	bne.n	1a00076e <Chip_UART_SetBaudFDR+0x3a>
1a0007a0:	2b02      	cmp	r3, #2
1a0007a2:	d8df      	bhi.n	1a000764 <Chip_UART_SetBaudFDR+0x30>
1a0007a4:	2d00      	cmp	r5, #0
1a0007a6:	d0dd      	beq.n	1a000764 <Chip_UART_SetBaudFDR+0x30>
1a0007a8:	e7e1      	b.n	1a00076e <Chip_UART_SetBaudFDR+0x3a>
1a0007aa:	4617      	mov	r7, r2
1a0007ac:	9501      	str	r5, [sp, #4]
1a0007ae:	46a2      	mov	sl, r4
1a0007b0:	4699      	mov	r9, r3
1a0007b2:	3401      	adds	r4, #1
1a0007b4:	b11f      	cbz	r7, 1a0007be <Chip_UART_SetBaudFDR+0x8a>
1a0007b6:	2c0f      	cmp	r4, #15
1a0007b8:	d801      	bhi.n	1a0007be <Chip_UART_SetBaudFDR+0x8a>
1a0007ba:	2500      	movs	r5, #0
1a0007bc:	e7d8      	b.n	1a000770 <Chip_UART_SetBaudFDR+0x3c>
1a0007be:	f1b9 0f00 	cmp.w	r9, #0
1a0007c2:	d024      	beq.n	1a00080e <Chip_UART_SetBaudFDR+0xda>
1a0007c4:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0007c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0007cc:	f8cb 300c 	str.w	r3, [fp, #12]
1a0007d0:	fa5f f389 	uxtb.w	r3, r9
1a0007d4:	f8cb 3000 	str.w	r3, [fp]
1a0007d8:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0007dc:	f8cb 3004 	str.w	r3, [fp, #4]
1a0007e0:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0007e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0007e8:	f8cb 300c 	str.w	r3, [fp, #12]
1a0007ec:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0007f0:	b2db      	uxtb	r3, r3
1a0007f2:	9901      	ldr	r1, [sp, #4]
1a0007f4:	f001 020f 	and.w	r2, r1, #15
1a0007f8:	4313      	orrs	r3, r2
1a0007fa:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28
1a0007fe:	0933      	lsrs	r3, r6, #4
1a000800:	fb0a f303 	mul.w	r3, sl, r3
1a000804:	448a      	add	sl, r1
1a000806:	fb09 f90a 	mul.w	r9, r9, sl
1a00080a:	fbb3 f9f9 	udiv	r9, r3, r9
1a00080e:	4648      	mov	r0, r9
1a000810:	b003      	add	sp, #12
1a000812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a000816:	bf00      	nop
1a000818:	1a001d34 	.word	0x1a001d34

1a00081c <Chip_ADC_GetClockIndex>:
1a00081c:	4b03      	ldr	r3, [pc, #12]	; (1a00082c <Chip_ADC_GetClockIndex+0x10>)
1a00081e:	4298      	cmp	r0, r3
1a000820:	d001      	beq.n	1a000826 <Chip_ADC_GetClockIndex+0xa>
1a000822:	2003      	movs	r0, #3
1a000824:	4770      	bx	lr
1a000826:	2004      	movs	r0, #4
1a000828:	4770      	bx	lr
1a00082a:	bf00      	nop
1a00082c:	400e4000 	.word	0x400e4000

1a000830 <getClkDiv>:
1a000830:	b570      	push	{r4, r5, r6, lr}
1a000832:	460d      	mov	r5, r1
1a000834:	4614      	mov	r4, r2
1a000836:	461e      	mov	r6, r3
1a000838:	f7ff fff0 	bl	1a00081c <Chip_ADC_GetClockIndex>
1a00083c:	f000 fb8e 	bl	1a000f5c <Chip_Clock_GetRate>
1a000840:	b965      	cbnz	r5, 1a00085c <getClkDiv+0x2c>
1a000842:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a000846:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a00084a:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a00084e:	0064      	lsls	r4, r4, #1
1a000850:	fbb0 f0f4 	udiv	r0, r0, r4
1a000854:	b2c0      	uxtb	r0, r0
1a000856:	3801      	subs	r0, #1
1a000858:	b2c0      	uxtb	r0, r0
1a00085a:	bd70      	pop	{r4, r5, r6, pc}
1a00085c:	fb04 f406 	mul.w	r4, r4, r6
1a000860:	e7f3      	b.n	1a00084a <getClkDiv+0x1a>

1a000862 <setStartMode>:
1a000862:	6803      	ldr	r3, [r0, #0]
1a000864:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a000868:	ea43 6101 	orr.w	r1, r3, r1, lsl #24
1a00086c:	6001      	str	r1, [r0, #0]
1a00086e:	4770      	bx	lr

1a000870 <readAdcVal>:
1a000870:	3104      	adds	r1, #4
1a000872:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000876:	2b00      	cmp	r3, #0
1a000878:	db01      	blt.n	1a00087e <readAdcVal+0xe>
1a00087a:	2000      	movs	r0, #0
1a00087c:	4770      	bx	lr
1a00087e:	f3c3 1389 	ubfx	r3, r3, #6, #10
1a000882:	8013      	strh	r3, [r2, #0]
1a000884:	2001      	movs	r0, #1
1a000886:	4770      	bx	lr

1a000888 <Chip_ADC_Init>:
1a000888:	b538      	push	{r3, r4, r5, lr}
1a00088a:	4605      	mov	r5, r0
1a00088c:	460c      	mov	r4, r1
1a00088e:	f7ff ffc5 	bl	1a00081c <Chip_ADC_GetClockIndex>
1a000892:	2301      	movs	r3, #1
1a000894:	461a      	mov	r2, r3
1a000896:	4619      	mov	r1, r3
1a000898:	f000 fb0e 	bl	1a000eb8 <Chip_Clock_EnableOpts>
1a00089c:	2100      	movs	r1, #0
1a00089e:	60e9      	str	r1, [r5, #12]
1a0008a0:	4a08      	ldr	r2, [pc, #32]	; (1a0008c4 <Chip_ADC_Init+0x3c>)
1a0008a2:	6022      	str	r2, [r4, #0]
1a0008a4:	7121      	strb	r1, [r4, #4]
1a0008a6:	7161      	strb	r1, [r4, #5]
1a0008a8:	230b      	movs	r3, #11
1a0008aa:	4628      	mov	r0, r5
1a0008ac:	f7ff ffc0 	bl	1a000830 <getClkDiv>
1a0008b0:	0200      	lsls	r0, r0, #8
1a0008b2:	f440 1300 	orr.w	r3, r0, #2097152	; 0x200000
1a0008b6:	7920      	ldrb	r0, [r4, #4]
1a0008b8:	0440      	lsls	r0, r0, #17
1a0008ba:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a0008be:	4318      	orrs	r0, r3
1a0008c0:	6028      	str	r0, [r5, #0]
1a0008c2:	bd38      	pop	{r3, r4, r5, pc}
1a0008c4:	00061a80 	.word	0x00061a80

1a0008c8 <Chip_ADC_DeInit>:
1a0008c8:	b508      	push	{r3, lr}
1a0008ca:	f44f 7280 	mov.w	r2, #256	; 0x100
1a0008ce:	60c2      	str	r2, [r0, #12]
1a0008d0:	2200      	movs	r2, #0
1a0008d2:	6002      	str	r2, [r0, #0]
1a0008d4:	f7ff ffa2 	bl	1a00081c <Chip_ADC_GetClockIndex>
1a0008d8:	f000 fb26 	bl	1a000f28 <Chip_Clock_Disable>
1a0008dc:	bd08      	pop	{r3, pc}

1a0008de <Chip_ADC_ReadValue>:
1a0008de:	b508      	push	{r3, lr}
1a0008e0:	f7ff ffc6 	bl	1a000870 <readAdcVal>
1a0008e4:	bd08      	pop	{r3, pc}

1a0008e6 <Chip_ADC_ReadStatus>:
1a0008e6:	2a01      	cmp	r2, #1
1a0008e8:	d00a      	beq.n	1a000900 <Chip_ADC_ReadStatus+0x1a>
1a0008ea:	b11a      	cbz	r2, 1a0008f4 <Chip_ADC_ReadStatus+0xe>
1a0008ec:	2a02      	cmp	r2, #2
1a0008ee:	d00f      	beq.n	1a000910 <Chip_ADC_ReadStatus+0x2a>
1a0008f0:	2000      	movs	r0, #0
1a0008f2:	4770      	bx	lr
1a0008f4:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0008f6:	40c8      	lsrs	r0, r1
1a0008f8:	f000 0001 	and.w	r0, r0, #1
1a0008fc:	b2c0      	uxtb	r0, r0
1a0008fe:	4770      	bx	lr
1a000900:	3108      	adds	r1, #8
1a000902:	b2c9      	uxtb	r1, r1
1a000904:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a000906:	40c8      	lsrs	r0, r1
1a000908:	f000 0001 	and.w	r0, r0, #1
1a00090c:	b2c0      	uxtb	r0, r0
1a00090e:	4770      	bx	lr
1a000910:	6b03      	ldr	r3, [r0, #48]	; 0x30
1a000912:	0c1b      	lsrs	r3, r3, #16
1a000914:	bf14      	ite	ne
1a000916:	2001      	movne	r0, #1
1a000918:	2000      	moveq	r0, #0
1a00091a:	4770      	bx	lr

1a00091c <Chip_ADC_Int_SetChannelCmd>:
1a00091c:	2a01      	cmp	r2, #1
1a00091e:	d007      	beq.n	1a000930 <Chip_ADC_Int_SetChannelCmd+0x14>
1a000920:	68c3      	ldr	r3, [r0, #12]
1a000922:	2201      	movs	r2, #1
1a000924:	fa02 f101 	lsl.w	r1, r2, r1
1a000928:	ea23 0101 	bic.w	r1, r3, r1
1a00092c:	60c1      	str	r1, [r0, #12]
1a00092e:	4770      	bx	lr
1a000930:	68c3      	ldr	r3, [r0, #12]
1a000932:	fa02 f101 	lsl.w	r1, r2, r1
1a000936:	4319      	orrs	r1, r3
1a000938:	60c1      	str	r1, [r0, #12]
1a00093a:	4770      	bx	lr

1a00093c <Chip_ADC_SetStartMode>:
1a00093c:	b508      	push	{r3, lr}
1a00093e:	2901      	cmp	r1, #1
1a000940:	d904      	bls.n	1a00094c <Chip_ADC_SetStartMode+0x10>
1a000942:	b932      	cbnz	r2, 1a000952 <Chip_ADC_SetStartMode+0x16>
1a000944:	6803      	ldr	r3, [r0, #0]
1a000946:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
1a00094a:	6003      	str	r3, [r0, #0]
1a00094c:	f7ff ff89 	bl	1a000862 <setStartMode>
1a000950:	bd08      	pop	{r3, pc}
1a000952:	6803      	ldr	r3, [r0, #0]
1a000954:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
1a000958:	6003      	str	r3, [r0, #0]
1a00095a:	e7f7      	b.n	1a00094c <Chip_ADC_SetStartMode+0x10>

1a00095c <Chip_ADC_SetSampleRate>:
1a00095c:	b570      	push	{r4, r5, r6, lr}
1a00095e:	4605      	mov	r5, r0
1a000960:	460e      	mov	r6, r1
1a000962:	6804      	ldr	r4, [r0, #0]
1a000964:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a000968:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
1a00096c:	600a      	str	r2, [r1, #0]
1a00096e:	790b      	ldrb	r3, [r1, #4]
1a000970:	f1c3 030b 	rsb	r3, r3, #11
1a000974:	b2db      	uxtb	r3, r3
1a000976:	7949      	ldrb	r1, [r1, #5]
1a000978:	f7ff ff5a 	bl	1a000830 <getClkDiv>
1a00097c:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
1a000980:	7930      	ldrb	r0, [r6, #4]
1a000982:	0440      	lsls	r0, r0, #17
1a000984:	f400 2060 	and.w	r0, r0, #917504	; 0xe0000
1a000988:	4320      	orrs	r0, r4
1a00098a:	6028      	str	r0, [r5, #0]
1a00098c:	bd70      	pop	{r4, r5, r6, pc}

1a00098e <Chip_ADC_SetResolution>:
1a00098e:	b508      	push	{r3, lr}
1a000990:	710a      	strb	r2, [r1, #4]
1a000992:	680a      	ldr	r2, [r1, #0]
1a000994:	f7ff ffe2 	bl	1a00095c <Chip_ADC_SetSampleRate>
1a000998:	bd08      	pop	{r3, pc}

1a00099a <Chip_ADC_EnableChannel>:
1a00099a:	2a01      	cmp	r2, #1
1a00099c:	d00b      	beq.n	1a0009b6 <Chip_ADC_EnableChannel+0x1c>
1a00099e:	6803      	ldr	r3, [r0, #0]
1a0009a0:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
1a0009a4:	6003      	str	r3, [r0, #0]
1a0009a6:	6803      	ldr	r3, [r0, #0]
1a0009a8:	2201      	movs	r2, #1
1a0009aa:	fa02 f101 	lsl.w	r1, r2, r1
1a0009ae:	ea23 0101 	bic.w	r1, r3, r1
1a0009b2:	6001      	str	r1, [r0, #0]
1a0009b4:	4770      	bx	lr
1a0009b6:	6803      	ldr	r3, [r0, #0]
1a0009b8:	fa02 f101 	lsl.w	r1, r2, r1
1a0009bc:	4319      	orrs	r1, r3
1a0009be:	6001      	str	r1, [r0, #0]
1a0009c0:	4770      	bx	lr

1a0009c2 <Chip_ADC_SetBurstCmd>:
1a0009c2:	b538      	push	{r3, r4, r5, lr}
1a0009c4:	4604      	mov	r4, r0
1a0009c6:	460d      	mov	r5, r1
1a0009c8:	2100      	movs	r1, #0
1a0009ca:	f7ff ff4a 	bl	1a000862 <setStartMode>
1a0009ce:	b125      	cbz	r5, 1a0009da <Chip_ADC_SetBurstCmd+0x18>
1a0009d0:	6823      	ldr	r3, [r4, #0]
1a0009d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
1a0009d6:	6023      	str	r3, [r4, #0]
1a0009d8:	bd38      	pop	{r3, r4, r5, pc}
1a0009da:	6823      	ldr	r3, [r4, #0]
1a0009dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
1a0009e0:	6023      	str	r3, [r4, #0]
1a0009e2:	e7f9      	b.n	1a0009d8 <Chip_ADC_SetBurstCmd+0x16>

1a0009e4 <pll_calc_divs>:
1a0009e4:	b4f0      	push	{r4, r5, r6, r7}
1a0009e6:	680b      	ldr	r3, [r1, #0]
1a0009e8:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0009ec:	d002      	beq.n	1a0009f4 <pll_calc_divs+0x10>
1a0009ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0009f2:	600b      	str	r3, [r1, #0]
1a0009f4:	4607      	mov	r7, r0
1a0009f6:	2501      	movs	r5, #1
1a0009f8:	e03b      	b.n	1a000a72 <pll_calc_divs+0x8e>
1a0009fa:	694b      	ldr	r3, [r1, #20]
1a0009fc:	fb03 f302 	mul.w	r3, r3, r2
1a000a00:	fbb3 f3f5 	udiv	r3, r3, r5
1a000a04:	e014      	b.n	1a000a30 <pll_calc_divs+0x4c>
1a000a06:	461c      	mov	r4, r3
1a000a08:	e020      	b.n	1a000a4c <pll_calc_divs+0x68>
1a000a0a:	f1cc 0c00 	rsb	ip, ip, #0
1a000a0e:	e020      	b.n	1a000a52 <pll_calc_divs+0x6e>
1a000a10:	3201      	adds	r2, #1
1a000a12:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a000a16:	dc26      	bgt.n	1a000a66 <pll_calc_divs+0x82>
1a000a18:	680c      	ldr	r4, [r1, #0]
1a000a1a:	f014 0f40 	tst.w	r4, #64	; 0x40
1a000a1e:	d0ec      	beq.n	1a0009fa <pll_calc_divs+0x16>
1a000a20:	1c73      	adds	r3, r6, #1
1a000a22:	fa02 fc03 	lsl.w	ip, r2, r3
1a000a26:	694b      	ldr	r3, [r1, #20]
1a000a28:	fb03 f30c 	mul.w	r3, r3, ip
1a000a2c:	fbb3 f3f5 	udiv	r3, r3, r5
1a000a30:	f8df c04c 	ldr.w	ip, [pc, #76]	; 1a000a80 <pll_calc_divs+0x9c>
1a000a34:	4563      	cmp	r3, ip
1a000a36:	d9eb      	bls.n	1a000a10 <pll_calc_divs+0x2c>
1a000a38:	f8df c048 	ldr.w	ip, [pc, #72]	; 1a000a84 <pll_calc_divs+0xa0>
1a000a3c:	4563      	cmp	r3, ip
1a000a3e:	d812      	bhi.n	1a000a66 <pll_calc_divs+0x82>
1a000a40:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000a44:	d1df      	bne.n	1a000a06 <pll_calc_divs+0x22>
1a000a46:	1c74      	adds	r4, r6, #1
1a000a48:	fa23 f404 	lsr.w	r4, r3, r4
1a000a4c:	ebb0 0c04 	subs.w	ip, r0, r4
1a000a50:	d4db      	bmi.n	1a000a0a <pll_calc_divs+0x26>
1a000a52:	4567      	cmp	r7, ip
1a000a54:	d9dc      	bls.n	1a000a10 <pll_calc_divs+0x2c>
1a000a56:	608d      	str	r5, [r1, #8]
1a000a58:	1c77      	adds	r7, r6, #1
1a000a5a:	60cf      	str	r7, [r1, #12]
1a000a5c:	610a      	str	r2, [r1, #16]
1a000a5e:	618c      	str	r4, [r1, #24]
1a000a60:	61cb      	str	r3, [r1, #28]
1a000a62:	4667      	mov	r7, ip
1a000a64:	e7d4      	b.n	1a000a10 <pll_calc_divs+0x2c>
1a000a66:	3601      	adds	r6, #1
1a000a68:	2e03      	cmp	r6, #3
1a000a6a:	dc01      	bgt.n	1a000a70 <pll_calc_divs+0x8c>
1a000a6c:	2201      	movs	r2, #1
1a000a6e:	e7d0      	b.n	1a000a12 <pll_calc_divs+0x2e>
1a000a70:	3501      	adds	r5, #1
1a000a72:	2d04      	cmp	r5, #4
1a000a74:	dc01      	bgt.n	1a000a7a <pll_calc_divs+0x96>
1a000a76:	2600      	movs	r6, #0
1a000a78:	e7f6      	b.n	1a000a68 <pll_calc_divs+0x84>
1a000a7a:	bcf0      	pop	{r4, r5, r6, r7}
1a000a7c:	4770      	bx	lr
1a000a7e:	bf00      	nop
1a000a80:	094c5eff 	.word	0x094c5eff
1a000a84:	1312d000 	.word	0x1312d000

1a000a88 <pll_get_frac>:
1a000a88:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000a8a:	b099      	sub	sp, #100	; 0x64
1a000a8c:	4605      	mov	r5, r0
1a000a8e:	460c      	mov	r4, r1
1a000a90:	225c      	movs	r2, #92	; 0x5c
1a000a92:	2100      	movs	r1, #0
1a000a94:	a801      	add	r0, sp, #4
1a000a96:	f001 f8ab 	bl	1a001bf0 <memset>
1a000a9a:	2380      	movs	r3, #128	; 0x80
1a000a9c:	9300      	str	r3, [sp, #0]
1a000a9e:	6963      	ldr	r3, [r4, #20]
1a000aa0:	9305      	str	r3, [sp, #20]
1a000aa2:	7923      	ldrb	r3, [r4, #4]
1a000aa4:	f88d 3004 	strb.w	r3, [sp, #4]
1a000aa8:	4669      	mov	r1, sp
1a000aaa:	4628      	mov	r0, r5
1a000aac:	f7ff ff9a 	bl	1a0009e4 <pll_calc_divs>
1a000ab0:	9b06      	ldr	r3, [sp, #24]
1a000ab2:	42ab      	cmp	r3, r5
1a000ab4:	d027      	beq.n	1a000b06 <pll_get_frac+0x7e>
1a000ab6:	1aeb      	subs	r3, r5, r3
1a000ab8:	d42e      	bmi.n	1a000b18 <pll_get_frac+0x90>
1a000aba:	461e      	mov	r6, r3
1a000abc:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a000abe:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a000ac2:	9310      	str	r3, [sp, #64]	; 0x40
1a000ac4:	6963      	ldr	r3, [r4, #20]
1a000ac6:	9315      	str	r3, [sp, #84]	; 0x54
1a000ac8:	7923      	ldrb	r3, [r4, #4]
1a000aca:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a000ace:	a910      	add	r1, sp, #64	; 0x40
1a000ad0:	4628      	mov	r0, r5
1a000ad2:	f7ff ff87 	bl	1a0009e4 <pll_calc_divs>
1a000ad6:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a000ad8:	42ab      	cmp	r3, r5
1a000ada:	d01f      	beq.n	1a000b1c <pll_get_frac+0x94>
1a000adc:	1aeb      	subs	r3, r5, r3
1a000ade:	d425      	bmi.n	1a000b2c <pll_get_frac+0xa4>
1a000ae0:	461f      	mov	r7, r3
1a000ae2:	4b2b      	ldr	r3, [pc, #172]	; (1a000b90 <pll_get_frac+0x108>)
1a000ae4:	429d      	cmp	r5, r3
1a000ae6:	d923      	bls.n	1a000b30 <pll_get_frac+0xa8>
1a000ae8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000aea:	1aed      	subs	r5, r5, r3
1a000aec:	d433      	bmi.n	1a000b56 <pll_get_frac+0xce>
1a000aee:	42ae      	cmp	r6, r5
1a000af0:	dc3b      	bgt.n	1a000b6a <pll_get_frac+0xe2>
1a000af2:	42be      	cmp	r6, r7
1a000af4:	dc31      	bgt.n	1a000b5a <pll_get_frac+0xd2>
1a000af6:	466d      	mov	r5, sp
1a000af8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000afa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000afc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b00:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b04:	e006      	b.n	1a000b14 <pll_get_frac+0x8c>
1a000b06:	466d      	mov	r5, sp
1a000b08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b0c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b10:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b14:	b019      	add	sp, #100	; 0x64
1a000b16:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a000b18:	425b      	negs	r3, r3
1a000b1a:	e7ce      	b.n	1a000aba <pll_get_frac+0x32>
1a000b1c:	ad10      	add	r5, sp, #64	; 0x40
1a000b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b22:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b26:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b2a:	e7f3      	b.n	1a000b14 <pll_get_frac+0x8c>
1a000b2c:	425b      	negs	r3, r3
1a000b2e:	e7d7      	b.n	1a000ae0 <pll_get_frac+0x58>
1a000b30:	2340      	movs	r3, #64	; 0x40
1a000b32:	9308      	str	r3, [sp, #32]
1a000b34:	6963      	ldr	r3, [r4, #20]
1a000b36:	930d      	str	r3, [sp, #52]	; 0x34
1a000b38:	a908      	add	r1, sp, #32
1a000b3a:	4628      	mov	r0, r5
1a000b3c:	f7ff ff52 	bl	1a0009e4 <pll_calc_divs>
1a000b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a000b42:	42ab      	cmp	r3, r5
1a000b44:	d1d0      	bne.n	1a000ae8 <pll_get_frac+0x60>
1a000b46:	ad08      	add	r5, sp, #32
1a000b48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b4c:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b50:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b54:	e7de      	b.n	1a000b14 <pll_get_frac+0x8c>
1a000b56:	426d      	negs	r5, r5
1a000b58:	e7c9      	b.n	1a000aee <pll_get_frac+0x66>
1a000b5a:	ad10      	add	r5, sp, #64	; 0x40
1a000b5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b60:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b64:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b68:	e7d4      	b.n	1a000b14 <pll_get_frac+0x8c>
1a000b6a:	42af      	cmp	r7, r5
1a000b6c:	db07      	blt.n	1a000b7e <pll_get_frac+0xf6>
1a000b6e:	ad08      	add	r5, sp, #32
1a000b70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b74:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b78:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b7c:	e7ca      	b.n	1a000b14 <pll_get_frac+0x8c>
1a000b7e:	ad10      	add	r5, sp, #64	; 0x40
1a000b80:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000b82:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000b84:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000b88:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000b8c:	e7c2      	b.n	1a000b14 <pll_get_frac+0x8c>
1a000b8e:	bf00      	nop
1a000b90:	068e7780 	.word	0x068e7780

1a000b94 <Chip_Clock_FindBaseClock>:
1a000b94:	b430      	push	{r4, r5}
1a000b96:	4605      	mov	r5, r0
1a000b98:	2300      	movs	r3, #0
1a000b9a:	201c      	movs	r0, #28
1a000b9c:	e000      	b.n	1a000ba0 <Chip_Clock_FindBaseClock+0xc>
1a000b9e:	3301      	adds	r3, #1
1a000ba0:	281c      	cmp	r0, #28
1a000ba2:	d118      	bne.n	1a000bd6 <Chip_Clock_FindBaseClock+0x42>
1a000ba4:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000ba8:	0051      	lsls	r1, r2, #1
1a000baa:	4a0c      	ldr	r2, [pc, #48]	; (1a000bdc <Chip_Clock_FindBaseClock+0x48>)
1a000bac:	440a      	add	r2, r1
1a000bae:	7914      	ldrb	r4, [r2, #4]
1a000bb0:	4284      	cmp	r4, r0
1a000bb2:	d010      	beq.n	1a000bd6 <Chip_Clock_FindBaseClock+0x42>
1a000bb4:	eb03 0143 	add.w	r1, r3, r3, lsl #1
1a000bb8:	004a      	lsls	r2, r1, #1
1a000bba:	4908      	ldr	r1, [pc, #32]	; (1a000bdc <Chip_Clock_FindBaseClock+0x48>)
1a000bbc:	5a8a      	ldrh	r2, [r1, r2]
1a000bbe:	42aa      	cmp	r2, r5
1a000bc0:	d8ed      	bhi.n	1a000b9e <Chip_Clock_FindBaseClock+0xa>
1a000bc2:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000bc6:	0051      	lsls	r1, r2, #1
1a000bc8:	4a04      	ldr	r2, [pc, #16]	; (1a000bdc <Chip_Clock_FindBaseClock+0x48>)
1a000bca:	440a      	add	r2, r1
1a000bcc:	8852      	ldrh	r2, [r2, #2]
1a000bce:	42aa      	cmp	r2, r5
1a000bd0:	d3e5      	bcc.n	1a000b9e <Chip_Clock_FindBaseClock+0xa>
1a000bd2:	4620      	mov	r0, r4
1a000bd4:	e7e4      	b.n	1a000ba0 <Chip_Clock_FindBaseClock+0xc>
1a000bd6:	bc30      	pop	{r4, r5}
1a000bd8:	4770      	bx	lr
1a000bda:	bf00      	nop
1a000bdc:	1a001d50 	.word	0x1a001d50

1a000be0 <Chip_Clock_EnableCrystal>:
1a000be0:	b082      	sub	sp, #8
1a000be2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a000be6:	9301      	str	r3, [sp, #4]
1a000be8:	4a0d      	ldr	r2, [pc, #52]	; (1a000c20 <Chip_Clock_EnableCrystal+0x40>)
1a000bea:	6993      	ldr	r3, [r2, #24]
1a000bec:	f023 0102 	bic.w	r1, r3, #2
1a000bf0:	6992      	ldr	r2, [r2, #24]
1a000bf2:	428a      	cmp	r2, r1
1a000bf4:	d001      	beq.n	1a000bfa <Chip_Clock_EnableCrystal+0x1a>
1a000bf6:	4a0a      	ldr	r2, [pc, #40]	; (1a000c20 <Chip_Clock_EnableCrystal+0x40>)
1a000bf8:	6191      	str	r1, [r2, #24]
1a000bfa:	f023 0303 	bic.w	r3, r3, #3
1a000bfe:	4a09      	ldr	r2, [pc, #36]	; (1a000c24 <Chip_Clock_EnableCrystal+0x44>)
1a000c00:	6811      	ldr	r1, [r2, #0]
1a000c02:	4a09      	ldr	r2, [pc, #36]	; (1a000c28 <Chip_Clock_EnableCrystal+0x48>)
1a000c04:	4291      	cmp	r1, r2
1a000c06:	d901      	bls.n	1a000c0c <Chip_Clock_EnableCrystal+0x2c>
1a000c08:	f043 0304 	orr.w	r3, r3, #4
1a000c0c:	4a04      	ldr	r2, [pc, #16]	; (1a000c20 <Chip_Clock_EnableCrystal+0x40>)
1a000c0e:	6193      	str	r3, [r2, #24]
1a000c10:	9b01      	ldr	r3, [sp, #4]
1a000c12:	1e5a      	subs	r2, r3, #1
1a000c14:	9201      	str	r2, [sp, #4]
1a000c16:	2b00      	cmp	r3, #0
1a000c18:	d1fa      	bne.n	1a000c10 <Chip_Clock_EnableCrystal+0x30>
1a000c1a:	b002      	add	sp, #8
1a000c1c:	4770      	bx	lr
1a000c1e:	bf00      	nop
1a000c20:	40050000 	.word	0x40050000
1a000c24:	1a001cb8 	.word	0x1a001cb8
1a000c28:	01312cff 	.word	0x01312cff

1a000c2c <Chip_Clock_GetDividerSource>:
1a000c2c:	3012      	adds	r0, #18
1a000c2e:	4b05      	ldr	r3, [pc, #20]	; (1a000c44 <Chip_Clock_GetDividerSource+0x18>)
1a000c30:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a000c34:	f010 0f01 	tst.w	r0, #1
1a000c38:	d102      	bne.n	1a000c40 <Chip_Clock_GetDividerSource+0x14>
1a000c3a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000c3e:	4770      	bx	lr
1a000c40:	2011      	movs	r0, #17
1a000c42:	4770      	bx	lr
1a000c44:	40050000 	.word	0x40050000

1a000c48 <Chip_Clock_GetDividerDivisor>:
1a000c48:	f100 0212 	add.w	r2, r0, #18
1a000c4c:	4b03      	ldr	r3, [pc, #12]	; (1a000c5c <Chip_Clock_GetDividerDivisor+0x14>)
1a000c4e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a000c52:	4b03      	ldr	r3, [pc, #12]	; (1a000c60 <Chip_Clock_GetDividerDivisor+0x18>)
1a000c54:	5c18      	ldrb	r0, [r3, r0]
1a000c56:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000c5a:	4770      	bx	lr
1a000c5c:	40050000 	.word	0x40050000
1a000c60:	1a001d48 	.word	0x1a001d48

1a000c64 <Chip_Clock_GetClockInputHz>:
1a000c64:	b508      	push	{r3, lr}
1a000c66:	2810      	cmp	r0, #16
1a000c68:	d80a      	bhi.n	1a000c80 <Chip_Clock_GetClockInputHz+0x1c>
1a000c6a:	e8df f000 	tbb	[pc, r0]
1a000c6e:	0b42      	.short	0x0b42
1a000c70:	091f160d 	.word	0x091f160d
1a000c74:	2b282522 	.word	0x2b282522
1a000c78:	322e0909 	.word	0x322e0909
1a000c7c:	3a36      	.short	0x3a36
1a000c7e:	3e          	.byte	0x3e
1a000c7f:	00          	.byte	0x00
1a000c80:	2000      	movs	r0, #0
1a000c82:	e038      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000c84:	481e      	ldr	r0, [pc, #120]	; (1a000d00 <Chip_Clock_GetClockInputHz+0x9c>)
1a000c86:	e036      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000c88:	4b1e      	ldr	r3, [pc, #120]	; (1a000d04 <Chip_Clock_GetClockInputHz+0xa0>)
1a000c8a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000c8e:	f003 0307 	and.w	r3, r3, #7
1a000c92:	2b04      	cmp	r3, #4
1a000c94:	d130      	bne.n	1a000cf8 <Chip_Clock_GetClockInputHz+0x94>
1a000c96:	2000      	movs	r0, #0
1a000c98:	e02d      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000c9a:	4b1a      	ldr	r3, [pc, #104]	; (1a000d04 <Chip_Clock_GetClockInputHz+0xa0>)
1a000c9c:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000ca0:	f003 0307 	and.w	r3, r3, #7
1a000ca4:	2b04      	cmp	r3, #4
1a000ca6:	d029      	beq.n	1a000cfc <Chip_Clock_GetClockInputHz+0x98>
1a000ca8:	4817      	ldr	r0, [pc, #92]	; (1a000d08 <Chip_Clock_GetClockInputHz+0xa4>)
1a000caa:	e024      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cac:	4b17      	ldr	r3, [pc, #92]	; (1a000d0c <Chip_Clock_GetClockInputHz+0xa8>)
1a000cae:	6818      	ldr	r0, [r3, #0]
1a000cb0:	e021      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cb2:	4b17      	ldr	r3, [pc, #92]	; (1a000d10 <Chip_Clock_GetClockInputHz+0xac>)
1a000cb4:	6818      	ldr	r0, [r3, #0]
1a000cb6:	e01e      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cb8:	4b16      	ldr	r3, [pc, #88]	; (1a000d14 <Chip_Clock_GetClockInputHz+0xb0>)
1a000cba:	6818      	ldr	r0, [r3, #0]
1a000cbc:	e01b      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cbe:	4b15      	ldr	r3, [pc, #84]	; (1a000d14 <Chip_Clock_GetClockInputHz+0xb0>)
1a000cc0:	6858      	ldr	r0, [r3, #4]
1a000cc2:	e018      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cc4:	f000 f86a 	bl	1a000d9c <Chip_Clock_GetMainPLLHz>
1a000cc8:	e015      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cca:	2100      	movs	r1, #0
1a000ccc:	f000 f89c 	bl	1a000e08 <Chip_Clock_GetDivRate>
1a000cd0:	e011      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cd2:	2101      	movs	r1, #1
1a000cd4:	f000 f898 	bl	1a000e08 <Chip_Clock_GetDivRate>
1a000cd8:	e00d      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cda:	2102      	movs	r1, #2
1a000cdc:	f000 f894 	bl	1a000e08 <Chip_Clock_GetDivRate>
1a000ce0:	e009      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000ce2:	2103      	movs	r1, #3
1a000ce4:	f000 f890 	bl	1a000e08 <Chip_Clock_GetDivRate>
1a000ce8:	e005      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cea:	2104      	movs	r1, #4
1a000cec:	f000 f88c 	bl	1a000e08 <Chip_Clock_GetDivRate>
1a000cf0:	e001      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cf2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a000cf6:	bd08      	pop	{r3, pc}
1a000cf8:	4803      	ldr	r0, [pc, #12]	; (1a000d08 <Chip_Clock_GetClockInputHz+0xa4>)
1a000cfa:	e7fc      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000cfc:	4806      	ldr	r0, [pc, #24]	; (1a000d18 <Chip_Clock_GetClockInputHz+0xb4>)
1a000cfe:	e7fa      	b.n	1a000cf6 <Chip_Clock_GetClockInputHz+0x92>
1a000d00:	00b71b00 	.word	0x00b71b00
1a000d04:	40043000 	.word	0x40043000
1a000d08:	017d7840 	.word	0x017d7840
1a000d0c:	1a001c8c 	.word	0x1a001c8c
1a000d10:	1a001cb8 	.word	0x1a001cb8
1a000d14:	1000004c 	.word	0x1000004c
1a000d18:	02faf080 	.word	0x02faf080

1a000d1c <Chip_Clock_CalcMainPLLValue>:
1a000d1c:	b538      	push	{r3, r4, r5, lr}
1a000d1e:	4605      	mov	r5, r0
1a000d20:	460c      	mov	r4, r1
1a000d22:	7908      	ldrb	r0, [r1, #4]
1a000d24:	f7ff ff9e 	bl	1a000c64 <Chip_Clock_GetClockInputHz>
1a000d28:	6160      	str	r0, [r4, #20]
1a000d2a:	4b19      	ldr	r3, [pc, #100]	; (1a000d90 <Chip_Clock_CalcMainPLLValue+0x74>)
1a000d2c:	442b      	add	r3, r5
1a000d2e:	4a19      	ldr	r2, [pc, #100]	; (1a000d94 <Chip_Clock_CalcMainPLLValue+0x78>)
1a000d30:	4293      	cmp	r3, r2
1a000d32:	d821      	bhi.n	1a000d78 <Chip_Clock_CalcMainPLLValue+0x5c>
1a000d34:	b318      	cbz	r0, 1a000d7e <Chip_Clock_CalcMainPLLValue+0x62>
1a000d36:	2380      	movs	r3, #128	; 0x80
1a000d38:	6023      	str	r3, [r4, #0]
1a000d3a:	2300      	movs	r3, #0
1a000d3c:	60a3      	str	r3, [r4, #8]
1a000d3e:	60e3      	str	r3, [r4, #12]
1a000d40:	fbb5 f3f0 	udiv	r3, r5, r0
1a000d44:	6123      	str	r3, [r4, #16]
1a000d46:	4a14      	ldr	r2, [pc, #80]	; (1a000d98 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000d48:	4295      	cmp	r5, r2
1a000d4a:	d903      	bls.n	1a000d54 <Chip_Clock_CalcMainPLLValue+0x38>
1a000d4c:	fb03 f000 	mul.w	r0, r3, r0
1a000d50:	42a8      	cmp	r0, r5
1a000d52:	d007      	beq.n	1a000d64 <Chip_Clock_CalcMainPLLValue+0x48>
1a000d54:	4621      	mov	r1, r4
1a000d56:	4628      	mov	r0, r5
1a000d58:	f7ff fe96 	bl	1a000a88 <pll_get_frac>
1a000d5c:	68a3      	ldr	r3, [r4, #8]
1a000d5e:	b18b      	cbz	r3, 1a000d84 <Chip_Clock_CalcMainPLLValue+0x68>
1a000d60:	3b01      	subs	r3, #1
1a000d62:	60a3      	str	r3, [r4, #8]
1a000d64:	6923      	ldr	r3, [r4, #16]
1a000d66:	b183      	cbz	r3, 1a000d8a <Chip_Clock_CalcMainPLLValue+0x6e>
1a000d68:	68e2      	ldr	r2, [r4, #12]
1a000d6a:	b10a      	cbz	r2, 1a000d70 <Chip_Clock_CalcMainPLLValue+0x54>
1a000d6c:	3a01      	subs	r2, #1
1a000d6e:	60e2      	str	r2, [r4, #12]
1a000d70:	3b01      	subs	r3, #1
1a000d72:	6123      	str	r3, [r4, #16]
1a000d74:	2000      	movs	r0, #0
1a000d76:	bd38      	pop	{r3, r4, r5, pc}
1a000d78:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d7c:	e7fb      	b.n	1a000d76 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d7e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d82:	e7f8      	b.n	1a000d76 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d88:	e7f5      	b.n	1a000d76 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d8a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000d8e:	e7f2      	b.n	1a000d76 <Chip_Clock_CalcMainPLLValue+0x5a>
1a000d90:	ff6b3a10 	.word	0xff6b3a10
1a000d94:	0b940510 	.word	0x0b940510
1a000d98:	094c5eff 	.word	0x094c5eff

1a000d9c <Chip_Clock_GetMainPLLHz>:
1a000d9c:	b530      	push	{r4, r5, lr}
1a000d9e:	b083      	sub	sp, #12
1a000da0:	4d17      	ldr	r5, [pc, #92]	; (1a000e00 <Chip_Clock_GetMainPLLHz+0x64>)
1a000da2:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a000da4:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000da8:	f7ff ff5c 	bl	1a000c64 <Chip_Clock_GetClockInputHz>
1a000dac:	4b15      	ldr	r3, [pc, #84]	; (1a000e04 <Chip_Clock_GetMainPLLHz+0x68>)
1a000dae:	681b      	ldr	r3, [r3, #0]
1a000db0:	9301      	str	r3, [sp, #4]
1a000db2:	6c2b      	ldr	r3, [r5, #64]	; 0x40
1a000db4:	f013 0f01 	tst.w	r3, #1
1a000db8:	d01f      	beq.n	1a000dfa <Chip_Clock_GetMainPLLHz+0x5e>
1a000dba:	f3c4 4307 	ubfx	r3, r4, #16, #8
1a000dbe:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a000dc2:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a000dc6:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a000dca:	3301      	adds	r3, #1
1a000dcc:	3201      	adds	r2, #1
1a000dce:	f10d 0c08 	add.w	ip, sp, #8
1a000dd2:	4461      	add	r1, ip
1a000dd4:	f811 1c04 	ldrb.w	r1, [r1, #-4]
1a000dd8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000ddc:	d108      	bne.n	1a000df0 <Chip_Clock_GetMainPLLHz+0x54>
1a000dde:	b93d      	cbnz	r5, 1a000df0 <Chip_Clock_GetMainPLLHz+0x54>
1a000de0:	0049      	lsls	r1, r1, #1
1a000de2:	fbb3 f3f1 	udiv	r3, r3, r1
1a000de6:	fbb0 f0f2 	udiv	r0, r0, r2
1a000dea:	fb00 f003 	mul.w	r0, r0, r3
1a000dee:	e005      	b.n	1a000dfc <Chip_Clock_GetMainPLLHz+0x60>
1a000df0:	fbb0 f0f2 	udiv	r0, r0, r2
1a000df4:	fb03 f000 	mul.w	r0, r3, r0
1a000df8:	e000      	b.n	1a000dfc <Chip_Clock_GetMainPLLHz+0x60>
1a000dfa:	2000      	movs	r0, #0
1a000dfc:	b003      	add	sp, #12
1a000dfe:	bd30      	pop	{r4, r5, pc}
1a000e00:	40050000 	.word	0x40050000
1a000e04:	1a001d44 	.word	0x1a001d44

1a000e08 <Chip_Clock_GetDivRate>:
1a000e08:	b538      	push	{r3, r4, r5, lr}
1a000e0a:	460c      	mov	r4, r1
1a000e0c:	4608      	mov	r0, r1
1a000e0e:	f7ff ff0d 	bl	1a000c2c <Chip_Clock_GetDividerSource>
1a000e12:	4605      	mov	r5, r0
1a000e14:	4620      	mov	r0, r4
1a000e16:	f7ff ff17 	bl	1a000c48 <Chip_Clock_GetDividerDivisor>
1a000e1a:	4604      	mov	r4, r0
1a000e1c:	4628      	mov	r0, r5
1a000e1e:	f7ff ff21 	bl	1a000c64 <Chip_Clock_GetClockInputHz>
1a000e22:	3401      	adds	r4, #1
1a000e24:	fbb0 f0f4 	udiv	r0, r0, r4
1a000e28:	bd38      	pop	{r3, r4, r5, pc}
1a000e2a:	Address 0x000000001a000e2a is out of bounds.


1a000e2c <Chip_Clock_SetBaseClock>:
1a000e2c:	b430      	push	{r4, r5}
1a000e2e:	f100 0416 	add.w	r4, r0, #22
1a000e32:	00a4      	lsls	r4, r4, #2
1a000e34:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a000e38:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a000e3c:	6864      	ldr	r4, [r4, #4]
1a000e3e:	281b      	cmp	r0, #27
1a000e40:	d813      	bhi.n	1a000e6a <Chip_Clock_SetBaseClock+0x3e>
1a000e42:	2911      	cmp	r1, #17
1a000e44:	d01a      	beq.n	1a000e7c <Chip_Clock_SetBaseClock+0x50>
1a000e46:	4d0e      	ldr	r5, [pc, #56]	; (1a000e80 <Chip_Clock_SetBaseClock+0x54>)
1a000e48:	4025      	ands	r5, r4
1a000e4a:	b10a      	cbz	r2, 1a000e50 <Chip_Clock_SetBaseClock+0x24>
1a000e4c:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
1a000e50:	b10b      	cbz	r3, 1a000e56 <Chip_Clock_SetBaseClock+0x2a>
1a000e52:	f045 0501 	orr.w	r5, r5, #1
1a000e56:	ea45 6501 	orr.w	r5, r5, r1, lsl #24
1a000e5a:	3016      	adds	r0, #22
1a000e5c:	0080      	lsls	r0, r0, #2
1a000e5e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e62:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e66:	6045      	str	r5, [r0, #4]
1a000e68:	e008      	b.n	1a000e7c <Chip_Clock_SetBaseClock+0x50>
1a000e6a:	f044 0401 	orr.w	r4, r4, #1
1a000e6e:	3016      	adds	r0, #22
1a000e70:	0080      	lsls	r0, r0, #2
1a000e72:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e76:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e7a:	6044      	str	r4, [r0, #4]
1a000e7c:	bc30      	pop	{r4, r5}
1a000e7e:	4770      	bx	lr
1a000e80:	e0fff7fe 	.word	0xe0fff7fe

1a000e84 <Chip_Clock_GetBaseClock>:
1a000e84:	281b      	cmp	r0, #27
1a000e86:	d80c      	bhi.n	1a000ea2 <Chip_Clock_GetBaseClock+0x1e>
1a000e88:	3016      	adds	r0, #22
1a000e8a:	0080      	lsls	r0, r0, #2
1a000e8c:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a000e90:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a000e94:	6840      	ldr	r0, [r0, #4]
1a000e96:	f010 0f01 	tst.w	r0, #1
1a000e9a:	d104      	bne.n	1a000ea6 <Chip_Clock_GetBaseClock+0x22>
1a000e9c:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000ea0:	4770      	bx	lr
1a000ea2:	2011      	movs	r0, #17
1a000ea4:	4770      	bx	lr
1a000ea6:	2011      	movs	r0, #17
1a000ea8:	4770      	bx	lr

1a000eaa <Chip_Clock_GetBaseClocktHz>:
1a000eaa:	b508      	push	{r3, lr}
1a000eac:	f7ff ffea 	bl	1a000e84 <Chip_Clock_GetBaseClock>
1a000eb0:	f7ff fed8 	bl	1a000c64 <Chip_Clock_GetClockInputHz>
1a000eb4:	bd08      	pop	{r3, pc}
1a000eb6:	Address 0x000000001a000eb6 is out of bounds.


1a000eb8 <Chip_Clock_EnableOpts>:
1a000eb8:	b969      	cbnz	r1, 1a000ed6 <Chip_Clock_EnableOpts+0x1e>
1a000eba:	2101      	movs	r1, #1
1a000ebc:	b10a      	cbz	r2, 1a000ec2 <Chip_Clock_EnableOpts+0xa>
1a000ebe:	f041 0104 	orr.w	r1, r1, #4
1a000ec2:	2b02      	cmp	r3, #2
1a000ec4:	d009      	beq.n	1a000eda <Chip_Clock_EnableOpts+0x22>
1a000ec6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000eca:	d209      	bcs.n	1a000ee0 <Chip_Clock_EnableOpts+0x28>
1a000ecc:	3020      	adds	r0, #32
1a000ece:	4b07      	ldr	r3, [pc, #28]	; (1a000eec <Chip_Clock_EnableOpts+0x34>)
1a000ed0:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000ed4:	4770      	bx	lr
1a000ed6:	2103      	movs	r1, #3
1a000ed8:	e7f0      	b.n	1a000ebc <Chip_Clock_EnableOpts+0x4>
1a000eda:	f041 0120 	orr.w	r1, r1, #32
1a000ede:	e7f2      	b.n	1a000ec6 <Chip_Clock_EnableOpts+0xe>
1a000ee0:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000ee4:	4b02      	ldr	r3, [pc, #8]	; (1a000ef0 <Chip_Clock_EnableOpts+0x38>)
1a000ee6:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000eea:	4770      	bx	lr
1a000eec:	40051000 	.word	0x40051000
1a000ef0:	40052000 	.word	0x40052000

1a000ef4 <Chip_Clock_Enable>:
1a000ef4:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000ef8:	d208      	bcs.n	1a000f0c <Chip_Clock_Enable+0x18>
1a000efa:	4a09      	ldr	r2, [pc, #36]	; (1a000f20 <Chip_Clock_Enable+0x2c>)
1a000efc:	3020      	adds	r0, #32
1a000efe:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f02:	f043 0301 	orr.w	r3, r3, #1
1a000f06:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f0a:	4770      	bx	lr
1a000f0c:	4a05      	ldr	r2, [pc, #20]	; (1a000f24 <Chip_Clock_Enable+0x30>)
1a000f0e:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f12:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f16:	f043 0301 	orr.w	r3, r3, #1
1a000f1a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f1e:	4770      	bx	lr
1a000f20:	40051000 	.word	0x40051000
1a000f24:	40052000 	.word	0x40052000

1a000f28 <Chip_Clock_Disable>:
1a000f28:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f2c:	d208      	bcs.n	1a000f40 <Chip_Clock_Disable+0x18>
1a000f2e:	4a09      	ldr	r2, [pc, #36]	; (1a000f54 <Chip_Clock_Disable+0x2c>)
1a000f30:	3020      	adds	r0, #32
1a000f32:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f36:	f023 0301 	bic.w	r3, r3, #1
1a000f3a:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f3e:	4770      	bx	lr
1a000f40:	4a05      	ldr	r2, [pc, #20]	; (1a000f58 <Chip_Clock_Disable+0x30>)
1a000f42:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000f46:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000f4a:	f023 0301 	bic.w	r3, r3, #1
1a000f4e:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000f52:	4770      	bx	lr
1a000f54:	40051000 	.word	0x40051000
1a000f58:	40052000 	.word	0x40052000

1a000f5c <Chip_Clock_GetRate>:
1a000f5c:	b510      	push	{r4, lr}
1a000f5e:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000f62:	d309      	bcc.n	1a000f78 <Chip_Clock_GetRate+0x1c>
1a000f64:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000f68:	4a0d      	ldr	r2, [pc, #52]	; (1a000fa0 <Chip_Clock_GetRate+0x44>)
1a000f6a:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000f6e:	f014 0f01 	tst.w	r4, #1
1a000f72:	d107      	bne.n	1a000f84 <Chip_Clock_GetRate+0x28>
1a000f74:	2000      	movs	r0, #0
1a000f76:	bd10      	pop	{r4, pc}
1a000f78:	f100 0320 	add.w	r3, r0, #32
1a000f7c:	4a09      	ldr	r2, [pc, #36]	; (1a000fa4 <Chip_Clock_GetRate+0x48>)
1a000f7e:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000f82:	e7f4      	b.n	1a000f6e <Chip_Clock_GetRate+0x12>
1a000f84:	f7ff fe06 	bl	1a000b94 <Chip_Clock_FindBaseClock>
1a000f88:	f7ff ff8f 	bl	1a000eaa <Chip_Clock_GetBaseClocktHz>
1a000f8c:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000f90:	d103      	bne.n	1a000f9a <Chip_Clock_GetRate+0x3e>
1a000f92:	2301      	movs	r3, #1
1a000f94:	fbb0 f0f3 	udiv	r0, r0, r3
1a000f98:	e7ed      	b.n	1a000f76 <Chip_Clock_GetRate+0x1a>
1a000f9a:	2302      	movs	r3, #2
1a000f9c:	e7fa      	b.n	1a000f94 <Chip_Clock_GetRate+0x38>
1a000f9e:	bf00      	nop
1a000fa0:	40052000 	.word	0x40052000
1a000fa4:	40051000 	.word	0x40051000

1a000fa8 <SystemCoreClockUpdate>:
1a000fa8:	b508      	push	{r3, lr}
1a000faa:	2069      	movs	r0, #105	; 0x69
1a000fac:	f7ff ffd6 	bl	1a000f5c <Chip_Clock_GetRate>
1a000fb0:	4b01      	ldr	r3, [pc, #4]	; (1a000fb8 <SystemCoreClockUpdate+0x10>)
1a000fb2:	6018      	str	r0, [r3, #0]
1a000fb4:	bd08      	pop	{r3, pc}
1a000fb6:	bf00      	nop
1a000fb8:	10000468 	.word	0x10000468

1a000fbc <Chip_SetupCoreClock>:
1a000fbc:	b570      	push	{r4, r5, r6, lr}
1a000fbe:	b08a      	sub	sp, #40	; 0x28
1a000fc0:	4605      	mov	r5, r0
1a000fc2:	460e      	mov	r6, r1
1a000fc4:	4614      	mov	r4, r2
1a000fc6:	f24c 3350 	movw	r3, #50000	; 0xc350
1a000fca:	9309      	str	r3, [sp, #36]	; 0x24
1a000fcc:	2806      	cmp	r0, #6
1a000fce:	d018      	beq.n	1a001002 <Chip_SetupCoreClock+0x46>
1a000fd0:	2300      	movs	r3, #0
1a000fd2:	2201      	movs	r2, #1
1a000fd4:	4629      	mov	r1, r5
1a000fd6:	2004      	movs	r0, #4
1a000fd8:	f7ff ff28 	bl	1a000e2c <Chip_Clock_SetBaseClock>
1a000fdc:	4a49      	ldr	r2, [pc, #292]	; (1a001104 <Chip_SetupCoreClock+0x148>)
1a000fde:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000fe0:	f043 0301 	orr.w	r3, r3, #1
1a000fe4:	6453      	str	r3, [r2, #68]	; 0x44
1a000fe6:	f88d 5008 	strb.w	r5, [sp, #8]
1a000fea:	a901      	add	r1, sp, #4
1a000fec:	4630      	mov	r0, r6
1a000fee:	f7ff fe95 	bl	1a000d1c <Chip_Clock_CalcMainPLLValue>
1a000ff2:	4b45      	ldr	r3, [pc, #276]	; (1a001108 <Chip_SetupCoreClock+0x14c>)
1a000ff4:	429e      	cmp	r6, r3
1a000ff6:	d916      	bls.n	1a001026 <Chip_SetupCoreClock+0x6a>
1a000ff8:	9b01      	ldr	r3, [sp, #4]
1a000ffa:	f013 0f40 	tst.w	r3, #64	; 0x40
1a000ffe:	d003      	beq.n	1a001008 <Chip_SetupCoreClock+0x4c>
1a001000:	e7fe      	b.n	1a001000 <Chip_SetupCoreClock+0x44>
1a001002:	f7ff fded 	bl	1a000be0 <Chip_Clock_EnableCrystal>
1a001006:	e7e3      	b.n	1a000fd0 <Chip_SetupCoreClock+0x14>
1a001008:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00100c:	d005      	beq.n	1a00101a <Chip_SetupCoreClock+0x5e>
1a00100e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a001012:	9301      	str	r3, [sp, #4]
1a001014:	2500      	movs	r5, #0
1a001016:	2601      	movs	r6, #1
1a001018:	e007      	b.n	1a00102a <Chip_SetupCoreClock+0x6e>
1a00101a:	9b04      	ldr	r3, [sp, #16]
1a00101c:	3301      	adds	r3, #1
1a00101e:	9304      	str	r3, [sp, #16]
1a001020:	2501      	movs	r5, #1
1a001022:	2600      	movs	r6, #0
1a001024:	e001      	b.n	1a00102a <Chip_SetupCoreClock+0x6e>
1a001026:	2500      	movs	r5, #0
1a001028:	462e      	mov	r6, r5
1a00102a:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a00102e:	9b01      	ldr	r3, [sp, #4]
1a001030:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001034:	9a05      	ldr	r2, [sp, #20]
1a001036:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00103a:	9a03      	ldr	r2, [sp, #12]
1a00103c:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001040:	9a04      	ldr	r2, [sp, #16]
1a001042:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001046:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00104a:	4a2e      	ldr	r2, [pc, #184]	; (1a001104 <Chip_SetupCoreClock+0x148>)
1a00104c:	6453      	str	r3, [r2, #68]	; 0x44
1a00104e:	4b2d      	ldr	r3, [pc, #180]	; (1a001104 <Chip_SetupCoreClock+0x148>)
1a001050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a001052:	f013 0f01 	tst.w	r3, #1
1a001056:	d0fa      	beq.n	1a00104e <Chip_SetupCoreClock+0x92>
1a001058:	2300      	movs	r3, #0
1a00105a:	2201      	movs	r2, #1
1a00105c:	2109      	movs	r1, #9
1a00105e:	2004      	movs	r0, #4
1a001060:	f7ff fee4 	bl	1a000e2c <Chip_Clock_SetBaseClock>
1a001064:	b1fe      	cbz	r6, 1a0010a6 <Chip_SetupCoreClock+0xea>
1a001066:	f24c 3350 	movw	r3, #50000	; 0xc350
1a00106a:	9309      	str	r3, [sp, #36]	; 0x24
1a00106c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a00106e:	1e5a      	subs	r2, r3, #1
1a001070:	9209      	str	r2, [sp, #36]	; 0x24
1a001072:	2b00      	cmp	r3, #0
1a001074:	d1fa      	bne.n	1a00106c <Chip_SetupCoreClock+0xb0>
1a001076:	9b01      	ldr	r3, [sp, #4]
1a001078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00107c:	9301      	str	r3, [sp, #4]
1a00107e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a001082:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001086:	9a05      	ldr	r2, [sp, #20]
1a001088:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a00108c:	9a03      	ldr	r2, [sp, #12]
1a00108e:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a001092:	9a04      	ldr	r2, [sp, #16]
1a001094:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001098:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a00109c:	4a19      	ldr	r2, [pc, #100]	; (1a001104 <Chip_SetupCoreClock+0x148>)
1a00109e:	6453      	str	r3, [r2, #68]	; 0x44
1a0010a0:	b36c      	cbz	r4, 1a0010fe <Chip_SetupCoreClock+0x142>
1a0010a2:	2400      	movs	r4, #0
1a0010a4:	e029      	b.n	1a0010fa <Chip_SetupCoreClock+0x13e>
1a0010a6:	2d00      	cmp	r5, #0
1a0010a8:	d0fa      	beq.n	1a0010a0 <Chip_SetupCoreClock+0xe4>
1a0010aa:	f24c 3350 	movw	r3, #50000	; 0xc350
1a0010ae:	9309      	str	r3, [sp, #36]	; 0x24
1a0010b0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a0010b2:	1e5a      	subs	r2, r3, #1
1a0010b4:	9209      	str	r2, [sp, #36]	; 0x24
1a0010b6:	2b00      	cmp	r3, #0
1a0010b8:	d1fa      	bne.n	1a0010b0 <Chip_SetupCoreClock+0xf4>
1a0010ba:	9b04      	ldr	r3, [sp, #16]
1a0010bc:	1e5a      	subs	r2, r3, #1
1a0010be:	9204      	str	r2, [sp, #16]
1a0010c0:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a0010c4:	9b01      	ldr	r3, [sp, #4]
1a0010c6:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a0010ca:	9905      	ldr	r1, [sp, #20]
1a0010cc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0010d0:	9903      	ldr	r1, [sp, #12]
1a0010d2:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a0010d6:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a0010da:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a0010de:	4a09      	ldr	r2, [pc, #36]	; (1a001104 <Chip_SetupCoreClock+0x148>)
1a0010e0:	6453      	str	r3, [r2, #68]	; 0x44
1a0010e2:	e7dd      	b.n	1a0010a0 <Chip_SetupCoreClock+0xe4>
1a0010e4:	4809      	ldr	r0, [pc, #36]	; (1a00110c <Chip_SetupCoreClock+0x150>)
1a0010e6:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a0010ea:	78cb      	ldrb	r3, [r1, #3]
1a0010ec:	788a      	ldrb	r2, [r1, #2]
1a0010ee:	7849      	ldrb	r1, [r1, #1]
1a0010f0:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a0010f4:	f7ff fe9a 	bl	1a000e2c <Chip_Clock_SetBaseClock>
1a0010f8:	3401      	adds	r4, #1
1a0010fa:	2c11      	cmp	r4, #17
1a0010fc:	d9f2      	bls.n	1a0010e4 <Chip_SetupCoreClock+0x128>
1a0010fe:	b00a      	add	sp, #40	; 0x28
1a001100:	bd70      	pop	{r4, r5, r6, pc}
1a001102:	bf00      	nop
1a001104:	40050000 	.word	0x40050000
1a001108:	068e7780 	.word	0x068e7780
1a00110c:	1a001dbc 	.word	0x1a001dbc

1a001110 <Chip_GPIO_Init>:
1a001110:	4770      	bx	lr
1a001112:	Address 0x000000001a001112 is out of bounds.


1a001114 <Chip_I2C_EventHandler>:
1a001114:	2901      	cmp	r1, #1
1a001116:	d000      	beq.n	1a00111a <Chip_I2C_EventHandler+0x6>
1a001118:	4770      	bx	lr
1a00111a:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a00111e:	0082      	lsls	r2, r0, #2
1a001120:	4b03      	ldr	r3, [pc, #12]	; (1a001130 <Chip_I2C_EventHandler+0x1c>)
1a001122:	4413      	add	r3, r2
1a001124:	691a      	ldr	r2, [r3, #16]
1a001126:	7d13      	ldrb	r3, [r2, #20]
1a001128:	b2db      	uxtb	r3, r3
1a00112a:	2b04      	cmp	r3, #4
1a00112c:	d0fb      	beq.n	1a001126 <Chip_I2C_EventHandler+0x12>
1a00112e:	e7f3      	b.n	1a001118 <Chip_I2C_EventHandler+0x4>
1a001130:	10000000 	.word	0x10000000

1a001134 <Chip_I2C_Init>:
1a001134:	b570      	push	{r4, r5, r6, lr}
1a001136:	4605      	mov	r5, r0
1a001138:	4e06      	ldr	r6, [pc, #24]	; (1a001154 <Chip_I2C_Init+0x20>)
1a00113a:	00c4      	lsls	r4, r0, #3
1a00113c:	1a22      	subs	r2, r4, r0
1a00113e:	0093      	lsls	r3, r2, #2
1a001140:	4433      	add	r3, r6
1a001142:	8898      	ldrh	r0, [r3, #4]
1a001144:	f7ff fed6 	bl	1a000ef4 <Chip_Clock_Enable>
1a001148:	1b64      	subs	r4, r4, r5
1a00114a:	00a3      	lsls	r3, r4, #2
1a00114c:	58f3      	ldr	r3, [r6, r3]
1a00114e:	226c      	movs	r2, #108	; 0x6c
1a001150:	619a      	str	r2, [r3, #24]
1a001152:	bd70      	pop	{r4, r5, r6, pc}
1a001154:	10000000 	.word	0x10000000

1a001158 <Chip_I2C_SetClockRate>:
1a001158:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a00115c:	460c      	mov	r4, r1
1a00115e:	4e0b      	ldr	r6, [pc, #44]	; (1a00118c <Chip_I2C_SetClockRate+0x34>)
1a001160:	00c5      	lsls	r5, r0, #3
1a001162:	1a2b      	subs	r3, r5, r0
1a001164:	ea4f 0883 	mov.w	r8, r3, lsl #2
1a001168:	eb06 0308 	add.w	r3, r6, r8
1a00116c:	8898      	ldrh	r0, [r3, #4]
1a00116e:	f7ff fef5 	bl	1a000f5c <Chip_Clock_GetRate>
1a001172:	fbb0 f0f4 	udiv	r0, r0, r4
1a001176:	f856 3008 	ldr.w	r3, [r6, r8]
1a00117a:	0842      	lsrs	r2, r0, #1
1a00117c:	611a      	str	r2, [r3, #16]
1a00117e:	f856 3008 	ldr.w	r3, [r6, r8]
1a001182:	691a      	ldr	r2, [r3, #16]
1a001184:	1a80      	subs	r0, r0, r2
1a001186:	6158      	str	r0, [r3, #20]
1a001188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00118c:	10000000 	.word	0x10000000

1a001190 <Chip_SSP_GetClockIndex>:
1a001190:	4b03      	ldr	r3, [pc, #12]	; (1a0011a0 <Chip_SSP_GetClockIndex+0x10>)
1a001192:	4298      	cmp	r0, r3
1a001194:	d001      	beq.n	1a00119a <Chip_SSP_GetClockIndex+0xa>
1a001196:	2083      	movs	r0, #131	; 0x83
1a001198:	4770      	bx	lr
1a00119a:	20a5      	movs	r0, #165	; 0xa5
1a00119c:	4770      	bx	lr
1a00119e:	bf00      	nop
1a0011a0:	400c5000 	.word	0x400c5000

1a0011a4 <Chip_SSP_GetPeriphClockIndex>:
1a0011a4:	4b04      	ldr	r3, [pc, #16]	; (1a0011b8 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a0011a6:	4298      	cmp	r0, r3
1a0011a8:	d002      	beq.n	1a0011b0 <Chip_SSP_GetPeriphClockIndex+0xc>
1a0011aa:	f240 2002 	movw	r0, #514	; 0x202
1a0011ae:	4770      	bx	lr
1a0011b0:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a0011b4:	4770      	bx	lr
1a0011b6:	bf00      	nop
1a0011b8:	400c5000 	.word	0x400c5000

1a0011bc <Chip_SSP_SetClockRate>:
1a0011bc:	6803      	ldr	r3, [r0, #0]
1a0011be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
1a0011c2:	0209      	lsls	r1, r1, #8
1a0011c4:	b289      	uxth	r1, r1
1a0011c6:	4319      	orrs	r1, r3
1a0011c8:	6001      	str	r1, [r0, #0]
1a0011ca:	6102      	str	r2, [r0, #16]
1a0011cc:	4770      	bx	lr

1a0011ce <Chip_SSP_SetBitRate>:
1a0011ce:	b570      	push	{r4, r5, r6, lr}
1a0011d0:	4606      	mov	r6, r0
1a0011d2:	460d      	mov	r5, r1
1a0011d4:	f7ff ffe6 	bl	1a0011a4 <Chip_SSP_GetPeriphClockIndex>
1a0011d8:	f7ff fec0 	bl	1a000f5c <Chip_Clock_GetRate>
1a0011dc:	2202      	movs	r2, #2
1a0011de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
1a0011e2:	2100      	movs	r1, #0
1a0011e4:	e000      	b.n	1a0011e8 <Chip_SSP_SetBitRate+0x1a>
1a0011e6:	4621      	mov	r1, r4
1a0011e8:	42ab      	cmp	r3, r5
1a0011ea:	d90b      	bls.n	1a001204 <Chip_SSP_SetBitRate+0x36>
1a0011ec:	1c4c      	adds	r4, r1, #1
1a0011ee:	fb02 f304 	mul.w	r3, r2, r4
1a0011f2:	fbb0 f3f3 	udiv	r3, r0, r3
1a0011f6:	429d      	cmp	r5, r3
1a0011f8:	d2f6      	bcs.n	1a0011e8 <Chip_SSP_SetBitRate+0x1a>
1a0011fa:	2cff      	cmp	r4, #255	; 0xff
1a0011fc:	d9f3      	bls.n	1a0011e6 <Chip_SSP_SetBitRate+0x18>
1a0011fe:	3202      	adds	r2, #2
1a001200:	2100      	movs	r1, #0
1a001202:	e7f1      	b.n	1a0011e8 <Chip_SSP_SetBitRate+0x1a>
1a001204:	4630      	mov	r0, r6
1a001206:	f7ff ffd9 	bl	1a0011bc <Chip_SSP_SetClockRate>
1a00120a:	bd70      	pop	{r4, r5, r6, pc}

1a00120c <Chip_SSP_Init>:
1a00120c:	b510      	push	{r4, lr}
1a00120e:	4604      	mov	r4, r0
1a001210:	f7ff ffbe 	bl	1a001190 <Chip_SSP_GetClockIndex>
1a001214:	f7ff fe6e 	bl	1a000ef4 <Chip_Clock_Enable>
1a001218:	4620      	mov	r0, r4
1a00121a:	f7ff ffc3 	bl	1a0011a4 <Chip_SSP_GetPeriphClockIndex>
1a00121e:	f7ff fe69 	bl	1a000ef4 <Chip_Clock_Enable>
1a001222:	6863      	ldr	r3, [r4, #4]
1a001224:	f023 0304 	bic.w	r3, r3, #4
1a001228:	6063      	str	r3, [r4, #4]
1a00122a:	6823      	ldr	r3, [r4, #0]
1a00122c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a001230:	f043 0307 	orr.w	r3, r3, #7
1a001234:	6023      	str	r3, [r4, #0]
1a001236:	4902      	ldr	r1, [pc, #8]	; (1a001240 <Chip_SSP_Init+0x34>)
1a001238:	4620      	mov	r0, r4
1a00123a:	f7ff ffc8 	bl	1a0011ce <Chip_SSP_SetBitRate>
1a00123e:	bd10      	pop	{r4, pc}
1a001240:	000186a0 	.word	0x000186a0

1a001244 <SystemInit>:
1a001244:	b508      	push	{r3, lr}
1a001246:	4a0b      	ldr	r2, [pc, #44]	; (1a001274 <SystemInit+0x30>)
1a001248:	4b0b      	ldr	r3, [pc, #44]	; (1a001278 <SystemInit+0x34>)
1a00124a:	609a      	str	r2, [r3, #8]
1a00124c:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a001250:	691b      	ldr	r3, [r3, #16]
1a001252:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a001256:	2b20      	cmp	r3, #32
1a001258:	d004      	beq.n	1a001264 <SystemInit+0x20>
1a00125a:	f7ff fa05 	bl	1a000668 <Board_SystemInit>
1a00125e:	f7ff f995 	bl	1a00058c <Board_Init>
1a001262:	bd08      	pop	{r3, pc}
1a001264:	4a04      	ldr	r2, [pc, #16]	; (1a001278 <SystemInit+0x34>)
1a001266:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a00126a:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a00126e:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a001272:	e7f2      	b.n	1a00125a <SystemInit+0x16>
1a001274:	1a000000 	.word	0x1a000000
1a001278:	e000ed00 	.word	0xe000ed00

1a00127c <cyclesCounterInit>:
1a00127c:	4b04      	ldr	r3, [pc, #16]	; (1a001290 <cyclesCounterInit+0x14>)
1a00127e:	6018      	str	r0, [r3, #0]
1a001280:	4a04      	ldr	r2, [pc, #16]	; (1a001294 <cyclesCounterInit+0x18>)
1a001282:	6813      	ldr	r3, [r2, #0]
1a001284:	f043 0301 	orr.w	r3, r3, #1
1a001288:	6013      	str	r3, [r2, #0]
1a00128a:	2001      	movs	r0, #1
1a00128c:	4770      	bx	lr
1a00128e:	bf00      	nop
1a001290:	10000038 	.word	0x10000038
1a001294:	e0001000 	.word	0xe0001000

1a001298 <uartTxReady>:
1a001298:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a00129c:	0083      	lsls	r3, r0, #2
1a00129e:	4a03      	ldr	r2, [pc, #12]	; (1a0012ac <uartTxReady+0x14>)
1a0012a0:	58d3      	ldr	r3, [r2, r3]
1a0012a2:	6958      	ldr	r0, [r3, #20]
1a0012a4:	f000 0020 	and.w	r0, r0, #32
1a0012a8:	4770      	bx	lr
1a0012aa:	bf00      	nop
1a0012ac:	1a001e04 	.word	0x1a001e04

1a0012b0 <uartTxWrite>:
1a0012b0:	eb00 0040 	add.w	r0, r0, r0, lsl #1
1a0012b4:	0083      	lsls	r3, r0, #2
1a0012b6:	4a02      	ldr	r2, [pc, #8]	; (1a0012c0 <uartTxWrite+0x10>)
1a0012b8:	58d3      	ldr	r3, [r2, r3]
1a0012ba:	6019      	str	r1, [r3, #0]
1a0012bc:	4770      	bx	lr
1a0012be:	bf00      	nop
1a0012c0:	1a001e04 	.word	0x1a001e04

1a0012c4 <uartInit>:
1a0012c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a0012c8:	4680      	mov	r8, r0
1a0012ca:	4689      	mov	r9, r1
1a0012cc:	4c19      	ldr	r4, [pc, #100]	; (1a001334 <uartInit+0x70>)
1a0012ce:	0045      	lsls	r5, r0, #1
1a0012d0:	182a      	adds	r2, r5, r0
1a0012d2:	0093      	lsls	r3, r2, #2
1a0012d4:	18e6      	adds	r6, r4, r3
1a0012d6:	58e7      	ldr	r7, [r4, r3]
1a0012d8:	4638      	mov	r0, r7
1a0012da:	f7ff f9e1 	bl	1a0006a0 <Chip_UART_Init>
1a0012de:	4649      	mov	r1, r9
1a0012e0:	4638      	mov	r0, r7
1a0012e2:	f7ff fa07 	bl	1a0006f4 <Chip_UART_SetBaud>
1a0012e6:	2307      	movs	r3, #7
1a0012e8:	60bb      	str	r3, [r7, #8]
1a0012ea:	683b      	ldr	r3, [r7, #0]
1a0012ec:	2301      	movs	r3, #1
1a0012ee:	65fb      	str	r3, [r7, #92]	; 0x5c
1a0012f0:	7930      	ldrb	r0, [r6, #4]
1a0012f2:	7973      	ldrb	r3, [r6, #5]
1a0012f4:	79b2      	ldrb	r2, [r6, #6]
1a0012f6:	f042 0218 	orr.w	r2, r2, #24
1a0012fa:	490f      	ldr	r1, [pc, #60]	; (1a001338 <uartInit+0x74>)
1a0012fc:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001300:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001304:	79f0      	ldrb	r0, [r6, #7]
1a001306:	7a33      	ldrb	r3, [r6, #8]
1a001308:	7a72      	ldrb	r2, [r6, #9]
1a00130a:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00130e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
1a001312:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001316:	f1b8 0f01 	cmp.w	r8, #1
1a00131a:	d001      	beq.n	1a001320 <uartInit+0x5c>
1a00131c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a001320:	4a06      	ldr	r2, [pc, #24]	; (1a00133c <uartInit+0x78>)
1a001322:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
1a001324:	f043 0330 	orr.w	r3, r3, #48	; 0x30
1a001328:	64d3      	str	r3, [r2, #76]	; 0x4c
1a00132a:	221a      	movs	r2, #26
1a00132c:	f8c1 2308 	str.w	r2, [r1, #776]	; 0x308
1a001330:	e7f4      	b.n	1a00131c <uartInit+0x58>
1a001332:	bf00      	nop
1a001334:	1a001e04 	.word	0x1a001e04
1a001338:	40086000 	.word	0x40086000
1a00133c:	40081000 	.word	0x40081000

1a001340 <uartWriteByte>:
1a001340:	b538      	push	{r3, r4, r5, lr}
1a001342:	4604      	mov	r4, r0
1a001344:	460d      	mov	r5, r1
1a001346:	4620      	mov	r0, r4
1a001348:	f7ff ffa6 	bl	1a001298 <uartTxReady>
1a00134c:	2800      	cmp	r0, #0
1a00134e:	d0fa      	beq.n	1a001346 <uartWriteByte+0x6>
1a001350:	4629      	mov	r1, r5
1a001352:	4620      	mov	r0, r4
1a001354:	f7ff ffac 	bl	1a0012b0 <uartTxWrite>
1a001358:	bd38      	pop	{r3, r4, r5, pc}

1a00135a <uartWriteByteArray>:
1a00135a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00135c:	4607      	mov	r7, r0
1a00135e:	460e      	mov	r6, r1
1a001360:	4615      	mov	r5, r2
1a001362:	2400      	movs	r4, #0
1a001364:	e004      	b.n	1a001370 <uartWriteByteArray+0x16>
1a001366:	5d31      	ldrb	r1, [r6, r4]
1a001368:	4638      	mov	r0, r7
1a00136a:	f7ff ffe9 	bl	1a001340 <uartWriteByte>
1a00136e:	3401      	adds	r4, #1
1a001370:	42ac      	cmp	r4, r5
1a001372:	d3f8      	bcc.n	1a001366 <uartWriteByteArray+0xc>
1a001374:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a001376:	Address 0x000000001a001376 is out of bounds.


1a001378 <tickPowerSet>:
1a001378:	b918      	cbnz	r0, 1a001382 <tickPowerSet+0xa>
1a00137a:	4b04      	ldr	r3, [pc, #16]	; (1a00138c <tickPowerSet+0x14>)
1a00137c:	2200      	movs	r2, #0
1a00137e:	601a      	str	r2, [r3, #0]
1a001380:	4770      	bx	lr
1a001382:	4b02      	ldr	r3, [pc, #8]	; (1a00138c <tickPowerSet+0x14>)
1a001384:	2207      	movs	r2, #7
1a001386:	601a      	str	r2, [r3, #0]
1a001388:	4770      	bx	lr
1a00138a:	bf00      	nop
1a00138c:	e000e010 	.word	0xe000e010

1a001390 <tickInit>:
1a001390:	b538      	push	{r3, r4, r5, lr}
1a001392:	ea50 0301 	orrs.w	r3, r0, r1
1a001396:	d02a      	beq.n	1a0013ee <tickInit+0x5e>
1a001398:	f110 32ff 	adds.w	r2, r0, #4294967295	; 0xffffffff
1a00139c:	f141 33ff 	adc.w	r3, r1, #4294967295	; 0xffffffff
1a0013a0:	2b00      	cmp	r3, #0
1a0013a2:	bf08      	it	eq
1a0013a4:	2a32      	cmpeq	r2, #50	; 0x32
1a0013a6:	d227      	bcs.n	1a0013f8 <tickInit+0x68>
1a0013a8:	4b14      	ldr	r3, [pc, #80]	; (1a0013fc <tickInit+0x6c>)
1a0013aa:	e9c3 0100 	strd	r0, r1, [r3]
1a0013ae:	4b14      	ldr	r3, [pc, #80]	; (1a001400 <tickInit+0x70>)
1a0013b0:	681b      	ldr	r3, [r3, #0]
1a0013b2:	fba3 4500 	umull	r4, r5, r3, r0
1a0013b6:	fb03 5501 	mla	r5, r3, r1, r5
1a0013ba:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
1a0013be:	2300      	movs	r3, #0
1a0013c0:	4620      	mov	r0, r4
1a0013c2:	4629      	mov	r1, r5
1a0013c4:	f000 fa70 	bl	1a0018a8 <__aeabi_uldivmod>
1a0013c8:	3801      	subs	r0, #1
1a0013ca:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a0013ce:	d209      	bcs.n	1a0013e4 <tickInit+0x54>
1a0013d0:	4b0c      	ldr	r3, [pc, #48]	; (1a001404 <tickInit+0x74>)
1a0013d2:	6058      	str	r0, [r3, #4]
1a0013d4:	4a0c      	ldr	r2, [pc, #48]	; (1a001408 <tickInit+0x78>)
1a0013d6:	21e0      	movs	r1, #224	; 0xe0
1a0013d8:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a0013dc:	2200      	movs	r2, #0
1a0013de:	609a      	str	r2, [r3, #8]
1a0013e0:	2207      	movs	r2, #7
1a0013e2:	601a      	str	r2, [r3, #0]
1a0013e4:	2001      	movs	r0, #1
1a0013e6:	f7ff ffc7 	bl	1a001378 <tickPowerSet>
1a0013ea:	2001      	movs	r0, #1
1a0013ec:	bd38      	pop	{r3, r4, r5, pc}
1a0013ee:	2000      	movs	r0, #0
1a0013f0:	f7ff ffc2 	bl	1a001378 <tickPowerSet>
1a0013f4:	2000      	movs	r0, #0
1a0013f6:	e7f9      	b.n	1a0013ec <tickInit+0x5c>
1a0013f8:	2000      	movs	r0, #0
1a0013fa:	e7f7      	b.n	1a0013ec <tickInit+0x5c>
1a0013fc:	10000040 	.word	0x10000040
1a001400:	10000468 	.word	0x10000468
1a001404:	e000e010 	.word	0xe000e010
1a001408:	e000ed00 	.word	0xe000ed00

1a00140c <SysTick_Handler>:
1a00140c:	e92d 4800 	stmdb	sp!, {fp, lr}
1a001410:	4908      	ldr	r1, [pc, #32]	; (1a001434 <SysTick_Handler+0x28>)
1a001412:	e9d1 2300 	ldrd	r2, r3, [r1]
1a001416:	f112 0b01 	adds.w	fp, r2, #1
1a00141a:	f143 0c00 	adc.w	ip, r3, #0
1a00141e:	e9c1 bc00 	strd	fp, ip, [r1]
1a001422:	4b05      	ldr	r3, [pc, #20]	; (1a001438 <SysTick_Handler+0x2c>)
1a001424:	681b      	ldr	r3, [r3, #0]
1a001426:	b113      	cbz	r3, 1a00142e <SysTick_Handler+0x22>
1a001428:	4a04      	ldr	r2, [pc, #16]	; (1a00143c <SysTick_Handler+0x30>)
1a00142a:	6810      	ldr	r0, [r2, #0]
1a00142c:	4798      	blx	r3
1a00142e:	e8bd 8800 	ldmia.w	sp!, {fp, pc}
1a001432:	bf00      	nop
1a001434:	10000058 	.word	0x10000058
1a001438:	10000060 	.word	0x10000060
1a00143c:	10000054 	.word	0x10000054

1a001440 <adcInit>:
1a001440:	b530      	push	{r4, r5, lr}
1a001442:	b083      	sub	sp, #12
1a001444:	b118      	cbz	r0, 1a00144e <adcInit+0xe>
1a001446:	2801      	cmp	r0, #1
1a001448:	d04a      	beq.n	1a0014e0 <adcInit+0xa0>
1a00144a:	b003      	add	sp, #12
1a00144c:	bd30      	pop	{r4, r5, pc}
1a00144e:	4b26      	ldr	r3, [pc, #152]	; (1a0014e8 <adcInit+0xa8>)
1a001450:	466d      	mov	r5, sp
1a001452:	e893 0003 	ldmia.w	r3, {r0, r1}
1a001456:	e885 0003 	stmia.w	r5, {r0, r1}
1a00145a:	4c24      	ldr	r4, [pc, #144]	; (1a0014ec <adcInit+0xac>)
1a00145c:	4629      	mov	r1, r5
1a00145e:	4620      	mov	r0, r4
1a001460:	f7ff fa12 	bl	1a000888 <Chip_ADC_Init>
1a001464:	2100      	movs	r1, #0
1a001466:	4620      	mov	r0, r4
1a001468:	f7ff faab 	bl	1a0009c2 <Chip_ADC_SetBurstCmd>
1a00146c:	4a20      	ldr	r2, [pc, #128]	; (1a0014f0 <adcInit+0xb0>)
1a00146e:	4629      	mov	r1, r5
1a001470:	4620      	mov	r0, r4
1a001472:	f7ff fa73 	bl	1a00095c <Chip_ADC_SetSampleRate>
1a001476:	2200      	movs	r2, #0
1a001478:	2101      	movs	r1, #1
1a00147a:	4620      	mov	r0, r4
1a00147c:	f7ff fa8d 	bl	1a00099a <Chip_ADC_EnableChannel>
1a001480:	2200      	movs	r2, #0
1a001482:	2101      	movs	r1, #1
1a001484:	4620      	mov	r0, r4
1a001486:	f7ff fa49 	bl	1a00091c <Chip_ADC_Int_SetChannelCmd>
1a00148a:	2200      	movs	r2, #0
1a00148c:	2102      	movs	r1, #2
1a00148e:	4620      	mov	r0, r4
1a001490:	f7ff fa83 	bl	1a00099a <Chip_ADC_EnableChannel>
1a001494:	2200      	movs	r2, #0
1a001496:	2102      	movs	r1, #2
1a001498:	4620      	mov	r0, r4
1a00149a:	f7ff fa3f 	bl	1a00091c <Chip_ADC_Int_SetChannelCmd>
1a00149e:	2200      	movs	r2, #0
1a0014a0:	2103      	movs	r1, #3
1a0014a2:	4620      	mov	r0, r4
1a0014a4:	f7ff fa79 	bl	1a00099a <Chip_ADC_EnableChannel>
1a0014a8:	2200      	movs	r2, #0
1a0014aa:	2103      	movs	r1, #3
1a0014ac:	4620      	mov	r0, r4
1a0014ae:	f7ff fa35 	bl	1a00091c <Chip_ADC_Int_SetChannelCmd>
1a0014b2:	2200      	movs	r2, #0
1a0014b4:	2104      	movs	r1, #4
1a0014b6:	4620      	mov	r0, r4
1a0014b8:	f7ff fa6f 	bl	1a00099a <Chip_ADC_EnableChannel>
1a0014bc:	2200      	movs	r2, #0
1a0014be:	2104      	movs	r1, #4
1a0014c0:	4620      	mov	r0, r4
1a0014c2:	f7ff fa2b 	bl	1a00091c <Chip_ADC_Int_SetChannelCmd>
1a0014c6:	4a0b      	ldr	r2, [pc, #44]	; (1a0014f4 <adcInit+0xb4>)
1a0014c8:	f8d2 3c88 	ldr.w	r3, [r2, #3208]	; 0xc88
1a0014cc:	f043 0310 	orr.w	r3, r3, #16
1a0014d0:	f8c2 3c88 	str.w	r3, [r2, #3208]	; 0xc88
1a0014d4:	2200      	movs	r2, #0
1a0014d6:	2105      	movs	r1, #5
1a0014d8:	4620      	mov	r0, r4
1a0014da:	f7ff fa1f 	bl	1a00091c <Chip_ADC_Int_SetChannelCmd>
1a0014de:	e7b4      	b.n	1a00144a <adcInit+0xa>
1a0014e0:	4802      	ldr	r0, [pc, #8]	; (1a0014ec <adcInit+0xac>)
1a0014e2:	f7ff f9f1 	bl	1a0008c8 <Chip_ADC_DeInit>
1a0014e6:	e7b0      	b.n	1a00144a <adcInit+0xa>
1a0014e8:	1a001e4c 	.word	0x1a001e4c
1a0014ec:	400e3000 	.word	0x400e3000
1a0014f0:	00030d40 	.word	0x00030d40
1a0014f4:	40086000 	.word	0x40086000

1a0014f8 <adcRead>:
1a0014f8:	b570      	push	{r4, r5, r6, lr}
1a0014fa:	b082      	sub	sp, #8
1a0014fc:	3001      	adds	r0, #1
1a0014fe:	b2c4      	uxtb	r4, r0
1a001500:	2600      	movs	r6, #0
1a001502:	f8ad 6006 	strh.w	r6, [sp, #6]
1a001506:	4d11      	ldr	r5, [pc, #68]	; (1a00154c <adcRead+0x54>)
1a001508:	2201      	movs	r2, #1
1a00150a:	4621      	mov	r1, r4
1a00150c:	4628      	mov	r0, r5
1a00150e:	f7ff fa44 	bl	1a00099a <Chip_ADC_EnableChannel>
1a001512:	4632      	mov	r2, r6
1a001514:	2101      	movs	r1, #1
1a001516:	4628      	mov	r0, r5
1a001518:	f7ff fa10 	bl	1a00093c <Chip_ADC_SetStartMode>
1a00151c:	2200      	movs	r2, #0
1a00151e:	4621      	mov	r1, r4
1a001520:	480a      	ldr	r0, [pc, #40]	; (1a00154c <adcRead+0x54>)
1a001522:	f7ff f9e0 	bl	1a0008e6 <Chip_ADC_ReadStatus>
1a001526:	2801      	cmp	r0, #1
1a001528:	d1f8      	bne.n	1a00151c <adcRead+0x24>
1a00152a:	4d08      	ldr	r5, [pc, #32]	; (1a00154c <adcRead+0x54>)
1a00152c:	f10d 0206 	add.w	r2, sp, #6
1a001530:	4621      	mov	r1, r4
1a001532:	4628      	mov	r0, r5
1a001534:	f7ff f9d3 	bl	1a0008de <Chip_ADC_ReadValue>
1a001538:	2200      	movs	r2, #0
1a00153a:	4621      	mov	r1, r4
1a00153c:	4628      	mov	r0, r5
1a00153e:	f7ff fa2c 	bl	1a00099a <Chip_ADC_EnableChannel>
1a001542:	f8bd 0006 	ldrh.w	r0, [sp, #6]
1a001546:	b002      	add	sp, #8
1a001548:	bd70      	pop	{r4, r5, r6, pc}
1a00154a:	bf00      	nop
1a00154c:	400e3000 	.word	0x400e3000

1a001550 <gpioObtainPinInit>:
1a001550:	b430      	push	{r4, r5}
1a001552:	4d0b      	ldr	r5, [pc, #44]	; (1a001580 <gpioObtainPinInit+0x30>)
1a001554:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001558:	182c      	adds	r4, r5, r0
1a00155a:	5628      	ldrsb	r0, [r5, r0]
1a00155c:	7008      	strb	r0, [r1, #0]
1a00155e:	f994 1001 	ldrsb.w	r1, [r4, #1]
1a001562:	7011      	strb	r1, [r2, #0]
1a001564:	f994 2002 	ldrsb.w	r2, [r4, #2]
1a001568:	701a      	strb	r2, [r3, #0]
1a00156a:	f994 2003 	ldrsb.w	r2, [r4, #3]
1a00156e:	9b02      	ldr	r3, [sp, #8]
1a001570:	701a      	strb	r2, [r3, #0]
1a001572:	f994 2004 	ldrsb.w	r2, [r4, #4]
1a001576:	9b03      	ldr	r3, [sp, #12]
1a001578:	701a      	strb	r2, [r3, #0]
1a00157a:	bc30      	pop	{r4, r5}
1a00157c:	4770      	bx	lr
1a00157e:	bf00      	nop
1a001580:	1a001e54 	.word	0x1a001e54

1a001584 <gpioInit>:
1a001584:	f110 0f02 	cmn.w	r0, #2
1a001588:	f000 80c7 	beq.w	1a00171a <gpioInit+0x196>
1a00158c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a001590:	f000 80c5 	beq.w	1a00171e <gpioInit+0x19a>
1a001594:	b570      	push	{r4, r5, r6, lr}
1a001596:	b084      	sub	sp, #16
1a001598:	460c      	mov	r4, r1
1a00159a:	2300      	movs	r3, #0
1a00159c:	f88d 300f 	strb.w	r3, [sp, #15]
1a0015a0:	f88d 300e 	strb.w	r3, [sp, #14]
1a0015a4:	f88d 300d 	strb.w	r3, [sp, #13]
1a0015a8:	f88d 300c 	strb.w	r3, [sp, #12]
1a0015ac:	f88d 300b 	strb.w	r3, [sp, #11]
1a0015b0:	f10d 030b 	add.w	r3, sp, #11
1a0015b4:	9301      	str	r3, [sp, #4]
1a0015b6:	ab03      	add	r3, sp, #12
1a0015b8:	9300      	str	r3, [sp, #0]
1a0015ba:	f10d 030d 	add.w	r3, sp, #13
1a0015be:	f10d 020e 	add.w	r2, sp, #14
1a0015c2:	f10d 010f 	add.w	r1, sp, #15
1a0015c6:	f7ff ffc3 	bl	1a001550 <gpioObtainPinInit>
1a0015ca:	2c05      	cmp	r4, #5
1a0015cc:	f200 80a9 	bhi.w	1a001722 <gpioInit+0x19e>
1a0015d0:	e8df f004 	tbb	[pc, r4]
1a0015d4:	45278109 	.word	0x45278109
1a0015d8:	0363      	.short	0x0363
1a0015da:	4853      	ldr	r0, [pc, #332]	; (1a001728 <gpioInit+0x1a4>)
1a0015dc:	f7ff fd98 	bl	1a001110 <Chip_GPIO_Init>
1a0015e0:	2001      	movs	r0, #1
1a0015e2:	b004      	add	sp, #16
1a0015e4:	bd70      	pop	{r4, r5, r6, pc}
1a0015e6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015ea:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015ee:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0015f2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0015f6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015fa:	494c      	ldr	r1, [pc, #304]	; (1a00172c <gpioInit+0x1a8>)
1a0015fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001600:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001604:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001608:	2001      	movs	r0, #1
1a00160a:	fa00 f102 	lsl.w	r1, r0, r2
1a00160e:	4c46      	ldr	r4, [pc, #280]	; (1a001728 <gpioInit+0x1a4>)
1a001610:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001614:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001618:	ea22 0201 	bic.w	r2, r2, r1
1a00161c:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001620:	e7df      	b.n	1a0015e2 <gpioInit+0x5e>
1a001622:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001626:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a00162a:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00162e:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a001632:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001636:	493d      	ldr	r1, [pc, #244]	; (1a00172c <gpioInit+0x1a8>)
1a001638:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a00163c:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001640:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001644:	2001      	movs	r0, #1
1a001646:	fa00 f102 	lsl.w	r1, r0, r2
1a00164a:	4c37      	ldr	r4, [pc, #220]	; (1a001728 <gpioInit+0x1a4>)
1a00164c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a001650:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001654:	ea22 0201 	bic.w	r2, r2, r1
1a001658:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a00165c:	e7c1      	b.n	1a0015e2 <gpioInit+0x5e>
1a00165e:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001662:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001666:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a00166a:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a00166e:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001672:	492e      	ldr	r1, [pc, #184]	; (1a00172c <gpioInit+0x1a8>)
1a001674:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001678:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a00167c:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a001680:	2001      	movs	r0, #1
1a001682:	fa00 f102 	lsl.w	r1, r0, r2
1a001686:	4c28      	ldr	r4, [pc, #160]	; (1a001728 <gpioInit+0x1a4>)
1a001688:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a00168c:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a001690:	ea22 0201 	bic.w	r2, r2, r1
1a001694:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a001698:	e7a3      	b.n	1a0015e2 <gpioInit+0x5e>
1a00169a:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00169e:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0016a2:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0016a6:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a0016aa:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016ae:	491f      	ldr	r1, [pc, #124]	; (1a00172c <gpioInit+0x1a8>)
1a0016b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0016b4:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a0016b8:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016bc:	2001      	movs	r0, #1
1a0016be:	fa00 f102 	lsl.w	r1, r0, r2
1a0016c2:	4c19      	ldr	r4, [pc, #100]	; (1a001728 <gpioInit+0x1a4>)
1a0016c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
1a0016c8:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
1a0016cc:	ea22 0201 	bic.w	r2, r2, r1
1a0016d0:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
1a0016d4:	e785      	b.n	1a0015e2 <gpioInit+0x5e>
1a0016d6:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0016da:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0016de:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0016e2:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a0016e6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0016ea:	4910      	ldr	r1, [pc, #64]	; (1a00172c <gpioInit+0x1a8>)
1a0016ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0016f0:	f89d 400c 	ldrb.w	r4, [sp, #12]
1a0016f4:	f99d 200b 	ldrsb.w	r2, [sp, #11]
1a0016f8:	2001      	movs	r0, #1
1a0016fa:	fa00 f102 	lsl.w	r1, r0, r2
1a0016fe:	4b0a      	ldr	r3, [pc, #40]	; (1a001728 <gpioInit+0x1a4>)
1a001700:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a001704:	f853 6025 	ldr.w	r6, [r3, r5, lsl #2]
1a001708:	4331      	orrs	r1, r6
1a00170a:	f843 1025 	str.w	r1, [r3, r5, lsl #2]
1a00170e:	b2d2      	uxtb	r2, r2
1a001710:	eb03 1344 	add.w	r3, r3, r4, lsl #5
1a001714:	2100      	movs	r1, #0
1a001716:	5499      	strb	r1, [r3, r2]
1a001718:	e763      	b.n	1a0015e2 <gpioInit+0x5e>
1a00171a:	2000      	movs	r0, #0
1a00171c:	4770      	bx	lr
1a00171e:	2000      	movs	r0, #0
1a001720:	4770      	bx	lr
1a001722:	2000      	movs	r0, #0
1a001724:	e75d      	b.n	1a0015e2 <gpioInit+0x5e>
1a001726:	bf00      	nop
1a001728:	400f4000 	.word	0x400f4000
1a00172c:	40086000 	.word	0x40086000

1a001730 <gpioWrite>:
1a001730:	f110 0f02 	cmn.w	r0, #2
1a001734:	d02d      	beq.n	1a001792 <gpioWrite+0x62>
1a001736:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a00173a:	d02c      	beq.n	1a001796 <gpioWrite+0x66>
1a00173c:	b510      	push	{r4, lr}
1a00173e:	b084      	sub	sp, #16
1a001740:	460c      	mov	r4, r1
1a001742:	2300      	movs	r3, #0
1a001744:	f88d 300f 	strb.w	r3, [sp, #15]
1a001748:	f88d 300e 	strb.w	r3, [sp, #14]
1a00174c:	f88d 300d 	strb.w	r3, [sp, #13]
1a001750:	f88d 300c 	strb.w	r3, [sp, #12]
1a001754:	f88d 300b 	strb.w	r3, [sp, #11]
1a001758:	f10d 030b 	add.w	r3, sp, #11
1a00175c:	9301      	str	r3, [sp, #4]
1a00175e:	ab03      	add	r3, sp, #12
1a001760:	9300      	str	r3, [sp, #0]
1a001762:	f10d 030d 	add.w	r3, sp, #13
1a001766:	f10d 020e 	add.w	r2, sp, #14
1a00176a:	f10d 010f 	add.w	r1, sp, #15
1a00176e:	f7ff feef 	bl	1a001550 <gpioObtainPinInit>
1a001772:	f89d 300c 	ldrb.w	r3, [sp, #12]
1a001776:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a00177a:	1c21      	adds	r1, r4, #0
1a00177c:	bf18      	it	ne
1a00177e:	2101      	movne	r1, #1
1a001780:	015b      	lsls	r3, r3, #5
1a001782:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a001786:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a00178a:	5499      	strb	r1, [r3, r2]
1a00178c:	2001      	movs	r0, #1
1a00178e:	b004      	add	sp, #16
1a001790:	bd10      	pop	{r4, pc}
1a001792:	2000      	movs	r0, #0
1a001794:	4770      	bx	lr
1a001796:	2000      	movs	r0, #0
1a001798:	4770      	bx	lr

1a00179a <gpioRead>:
1a00179a:	f110 0f02 	cmn.w	r0, #2
1a00179e:	d02c      	beq.n	1a0017fa <gpioRead+0x60>
1a0017a0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a0017a4:	d02b      	beq.n	1a0017fe <gpioRead+0x64>
1a0017a6:	b500      	push	{lr}
1a0017a8:	b085      	sub	sp, #20
1a0017aa:	2300      	movs	r3, #0
1a0017ac:	f88d 300f 	strb.w	r3, [sp, #15]
1a0017b0:	f88d 300e 	strb.w	r3, [sp, #14]
1a0017b4:	f88d 300d 	strb.w	r3, [sp, #13]
1a0017b8:	f88d 300c 	strb.w	r3, [sp, #12]
1a0017bc:	f88d 300b 	strb.w	r3, [sp, #11]
1a0017c0:	f10d 030b 	add.w	r3, sp, #11
1a0017c4:	9301      	str	r3, [sp, #4]
1a0017c6:	ab03      	add	r3, sp, #12
1a0017c8:	9300      	str	r3, [sp, #0]
1a0017ca:	f10d 030d 	add.w	r3, sp, #13
1a0017ce:	f10d 020e 	add.w	r2, sp, #14
1a0017d2:	f10d 010f 	add.w	r1, sp, #15
1a0017d6:	f7ff febb 	bl	1a001550 <gpioObtainPinInit>
1a0017da:	f99d 300c 	ldrsb.w	r3, [sp, #12]
1a0017de:	f89d 200b 	ldrb.w	r2, [sp, #11]
1a0017e2:	015b      	lsls	r3, r3, #5
1a0017e4:	f103 2340 	add.w	r3, r3, #1073758208	; 0x40004000
1a0017e8:	f503 2370 	add.w	r3, r3, #983040	; 0xf0000
1a0017ec:	5c98      	ldrb	r0, [r3, r2]
1a0017ee:	3000      	adds	r0, #0
1a0017f0:	bf18      	it	ne
1a0017f2:	2001      	movne	r0, #1
1a0017f4:	b005      	add	sp, #20
1a0017f6:	f85d fb04 	ldr.w	pc, [sp], #4
1a0017fa:	2001      	movs	r0, #1
1a0017fc:	4770      	bx	lr
1a0017fe:	2000      	movs	r0, #0
1a001800:	4770      	bx	lr

1a001802 <gpioToggle>:
1a001802:	b510      	push	{r4, lr}
1a001804:	4604      	mov	r4, r0
1a001806:	f7ff ffc8 	bl	1a00179a <gpioRead>
1a00180a:	fab0 f180 	clz	r1, r0
1a00180e:	0949      	lsrs	r1, r1, #5
1a001810:	4620      	mov	r0, r4
1a001812:	f7ff ff8d 	bl	1a001730 <gpioWrite>
1a001816:	bd10      	pop	{r4, pc}

1a001818 <USB0_IRQHandler>:
1a001818:	b508      	push	{r3, lr}
1a00181a:	4b04      	ldr	r3, [pc, #16]	; (1a00182c <USB0_IRQHandler+0x14>)
1a00181c:	681b      	ldr	r3, [r3, #0]
1a00181e:	681b      	ldr	r3, [r3, #0]
1a001820:	68db      	ldr	r3, [r3, #12]
1a001822:	4a03      	ldr	r2, [pc, #12]	; (1a001830 <USB0_IRQHandler+0x18>)
1a001824:	6810      	ldr	r0, [r2, #0]
1a001826:	4798      	blx	r3
1a001828:	bd08      	pop	{r3, pc}
1a00182a:	bf00      	nop
1a00182c:	1000046c 	.word	0x1000046c
1a001830:	10000064 	.word	0x10000064

1a001834 <boardInit>:
1a001834:	b508      	push	{r3, lr}
1a001836:	f7ff fbb7 	bl	1a000fa8 <SystemCoreClockUpdate>
1a00183a:	4b1a      	ldr	r3, [pc, #104]	; (1a0018a4 <boardInit+0x70>)
1a00183c:	6818      	ldr	r0, [r3, #0]
1a00183e:	f7ff fd1d 	bl	1a00127c <cyclesCounterInit>
1a001842:	2001      	movs	r0, #1
1a001844:	2100      	movs	r1, #0
1a001846:	f7ff fda3 	bl	1a001390 <tickInit>
1a00184a:	2105      	movs	r1, #5
1a00184c:	2000      	movs	r0, #0
1a00184e:	f7ff fe99 	bl	1a001584 <gpioInit>
1a001852:	2100      	movs	r1, #0
1a001854:	2024      	movs	r0, #36	; 0x24
1a001856:	f7ff fe95 	bl	1a001584 <gpioInit>
1a00185a:	2100      	movs	r1, #0
1a00185c:	2025      	movs	r0, #37	; 0x25
1a00185e:	f7ff fe91 	bl	1a001584 <gpioInit>
1a001862:	2100      	movs	r1, #0
1a001864:	2026      	movs	r0, #38	; 0x26
1a001866:	f7ff fe8d 	bl	1a001584 <gpioInit>
1a00186a:	2100      	movs	r1, #0
1a00186c:	2027      	movs	r0, #39	; 0x27
1a00186e:	f7ff fe89 	bl	1a001584 <gpioInit>
1a001872:	2101      	movs	r1, #1
1a001874:	2028      	movs	r0, #40	; 0x28
1a001876:	f7ff fe85 	bl	1a001584 <gpioInit>
1a00187a:	2101      	movs	r1, #1
1a00187c:	2029      	movs	r0, #41	; 0x29
1a00187e:	f7ff fe81 	bl	1a001584 <gpioInit>
1a001882:	2101      	movs	r1, #1
1a001884:	202a      	movs	r0, #42	; 0x2a
1a001886:	f7ff fe7d 	bl	1a001584 <gpioInit>
1a00188a:	2101      	movs	r1, #1
1a00188c:	202b      	movs	r0, #43	; 0x2b
1a00188e:	f7ff fe79 	bl	1a001584 <gpioInit>
1a001892:	2101      	movs	r1, #1
1a001894:	202c      	movs	r0, #44	; 0x2c
1a001896:	f7ff fe75 	bl	1a001584 <gpioInit>
1a00189a:	2101      	movs	r1, #1
1a00189c:	202d      	movs	r0, #45	; 0x2d
1a00189e:	f7ff fe71 	bl	1a001584 <gpioInit>
1a0018a2:	bd08      	pop	{r3, pc}
1a0018a4:	10000468 	.word	0x10000468

1a0018a8 <__aeabi_uldivmod>:
1a0018a8:	b953      	cbnz	r3, 1a0018c0 <__aeabi_uldivmod+0x18>
1a0018aa:	b94a      	cbnz	r2, 1a0018c0 <__aeabi_uldivmod+0x18>
1a0018ac:	2900      	cmp	r1, #0
1a0018ae:	bf08      	it	eq
1a0018b0:	2800      	cmpeq	r0, #0
1a0018b2:	bf1c      	itt	ne
1a0018b4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a0018b8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a0018bc:	f000 b972 	b.w	1a001ba4 <__aeabi_idiv0>
1a0018c0:	f1ad 0c08 	sub.w	ip, sp, #8
1a0018c4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a0018c8:	f000 f806 	bl	1a0018d8 <__udivmoddi4>
1a0018cc:	f8dd e004 	ldr.w	lr, [sp, #4]
1a0018d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a0018d4:	b004      	add	sp, #16
1a0018d6:	4770      	bx	lr

1a0018d8 <__udivmoddi4>:
1a0018d8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a0018dc:	9e08      	ldr	r6, [sp, #32]
1a0018de:	4604      	mov	r4, r0
1a0018e0:	4688      	mov	r8, r1
1a0018e2:	2b00      	cmp	r3, #0
1a0018e4:	d14b      	bne.n	1a00197e <__udivmoddi4+0xa6>
1a0018e6:	428a      	cmp	r2, r1
1a0018e8:	4615      	mov	r5, r2
1a0018ea:	d967      	bls.n	1a0019bc <__udivmoddi4+0xe4>
1a0018ec:	fab2 f282 	clz	r2, r2
1a0018f0:	b14a      	cbz	r2, 1a001906 <__udivmoddi4+0x2e>
1a0018f2:	f1c2 0720 	rsb	r7, r2, #32
1a0018f6:	fa01 f302 	lsl.w	r3, r1, r2
1a0018fa:	fa20 f707 	lsr.w	r7, r0, r7
1a0018fe:	4095      	lsls	r5, r2
1a001900:	ea47 0803 	orr.w	r8, r7, r3
1a001904:	4094      	lsls	r4, r2
1a001906:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a00190a:	0c23      	lsrs	r3, r4, #16
1a00190c:	fbb8 f7fe 	udiv	r7, r8, lr
1a001910:	fa1f fc85 	uxth.w	ip, r5
1a001914:	fb0e 8817 	mls	r8, lr, r7, r8
1a001918:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
1a00191c:	fb07 f10c 	mul.w	r1, r7, ip
1a001920:	4299      	cmp	r1, r3
1a001922:	d909      	bls.n	1a001938 <__udivmoddi4+0x60>
1a001924:	18eb      	adds	r3, r5, r3
1a001926:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
1a00192a:	f080 811b 	bcs.w	1a001b64 <__udivmoddi4+0x28c>
1a00192e:	4299      	cmp	r1, r3
1a001930:	f240 8118 	bls.w	1a001b64 <__udivmoddi4+0x28c>
1a001934:	3f02      	subs	r7, #2
1a001936:	442b      	add	r3, r5
1a001938:	1a5b      	subs	r3, r3, r1
1a00193a:	b2a4      	uxth	r4, r4
1a00193c:	fbb3 f0fe 	udiv	r0, r3, lr
1a001940:	fb0e 3310 	mls	r3, lr, r0, r3
1a001944:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a001948:	fb00 fc0c 	mul.w	ip, r0, ip
1a00194c:	45a4      	cmp	ip, r4
1a00194e:	d909      	bls.n	1a001964 <__udivmoddi4+0x8c>
1a001950:	192c      	adds	r4, r5, r4
1a001952:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001956:	f080 8107 	bcs.w	1a001b68 <__udivmoddi4+0x290>
1a00195a:	45a4      	cmp	ip, r4
1a00195c:	f240 8104 	bls.w	1a001b68 <__udivmoddi4+0x290>
1a001960:	3802      	subs	r0, #2
1a001962:	442c      	add	r4, r5
1a001964:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
1a001968:	eba4 040c 	sub.w	r4, r4, ip
1a00196c:	2700      	movs	r7, #0
1a00196e:	b11e      	cbz	r6, 1a001978 <__udivmoddi4+0xa0>
1a001970:	40d4      	lsrs	r4, r2
1a001972:	2300      	movs	r3, #0
1a001974:	e9c6 4300 	strd	r4, r3, [r6]
1a001978:	4639      	mov	r1, r7
1a00197a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a00197e:	428b      	cmp	r3, r1
1a001980:	d909      	bls.n	1a001996 <__udivmoddi4+0xbe>
1a001982:	2e00      	cmp	r6, #0
1a001984:	f000 80eb 	beq.w	1a001b5e <__udivmoddi4+0x286>
1a001988:	2700      	movs	r7, #0
1a00198a:	e9c6 0100 	strd	r0, r1, [r6]
1a00198e:	4638      	mov	r0, r7
1a001990:	4639      	mov	r1, r7
1a001992:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001996:	fab3 f783 	clz	r7, r3
1a00199a:	2f00      	cmp	r7, #0
1a00199c:	d147      	bne.n	1a001a2e <__udivmoddi4+0x156>
1a00199e:	428b      	cmp	r3, r1
1a0019a0:	d302      	bcc.n	1a0019a8 <__udivmoddi4+0xd0>
1a0019a2:	4282      	cmp	r2, r0
1a0019a4:	f200 80fa 	bhi.w	1a001b9c <__udivmoddi4+0x2c4>
1a0019a8:	1a84      	subs	r4, r0, r2
1a0019aa:	eb61 0303 	sbc.w	r3, r1, r3
1a0019ae:	2001      	movs	r0, #1
1a0019b0:	4698      	mov	r8, r3
1a0019b2:	2e00      	cmp	r6, #0
1a0019b4:	d0e0      	beq.n	1a001978 <__udivmoddi4+0xa0>
1a0019b6:	e9c6 4800 	strd	r4, r8, [r6]
1a0019ba:	e7dd      	b.n	1a001978 <__udivmoddi4+0xa0>
1a0019bc:	b902      	cbnz	r2, 1a0019c0 <__udivmoddi4+0xe8>
1a0019be:	deff      	udf	#255	; 0xff
1a0019c0:	fab2 f282 	clz	r2, r2
1a0019c4:	2a00      	cmp	r2, #0
1a0019c6:	f040 808f 	bne.w	1a001ae8 <__udivmoddi4+0x210>
1a0019ca:	1b49      	subs	r1, r1, r5
1a0019cc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a0019d0:	fa1f f885 	uxth.w	r8, r5
1a0019d4:	2701      	movs	r7, #1
1a0019d6:	fbb1 fcfe 	udiv	ip, r1, lr
1a0019da:	0c23      	lsrs	r3, r4, #16
1a0019dc:	fb0e 111c 	mls	r1, lr, ip, r1
1a0019e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0019e4:	fb08 f10c 	mul.w	r1, r8, ip
1a0019e8:	4299      	cmp	r1, r3
1a0019ea:	d907      	bls.n	1a0019fc <__udivmoddi4+0x124>
1a0019ec:	18eb      	adds	r3, r5, r3
1a0019ee:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a0019f2:	d202      	bcs.n	1a0019fa <__udivmoddi4+0x122>
1a0019f4:	4299      	cmp	r1, r3
1a0019f6:	f200 80cd 	bhi.w	1a001b94 <__udivmoddi4+0x2bc>
1a0019fa:	4684      	mov	ip, r0
1a0019fc:	1a59      	subs	r1, r3, r1
1a0019fe:	b2a3      	uxth	r3, r4
1a001a00:	fbb1 f0fe 	udiv	r0, r1, lr
1a001a04:	fb0e 1410 	mls	r4, lr, r0, r1
1a001a08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
1a001a0c:	fb08 f800 	mul.w	r8, r8, r0
1a001a10:	45a0      	cmp	r8, r4
1a001a12:	d907      	bls.n	1a001a24 <__udivmoddi4+0x14c>
1a001a14:	192c      	adds	r4, r5, r4
1a001a16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001a1a:	d202      	bcs.n	1a001a22 <__udivmoddi4+0x14a>
1a001a1c:	45a0      	cmp	r8, r4
1a001a1e:	f200 80b6 	bhi.w	1a001b8e <__udivmoddi4+0x2b6>
1a001a22:	4618      	mov	r0, r3
1a001a24:	eba4 0408 	sub.w	r4, r4, r8
1a001a28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a001a2c:	e79f      	b.n	1a00196e <__udivmoddi4+0x96>
1a001a2e:	f1c7 0c20 	rsb	ip, r7, #32
1a001a32:	40bb      	lsls	r3, r7
1a001a34:	fa22 fe0c 	lsr.w	lr, r2, ip
1a001a38:	ea4e 0e03 	orr.w	lr, lr, r3
1a001a3c:	fa01 f407 	lsl.w	r4, r1, r7
1a001a40:	fa20 f50c 	lsr.w	r5, r0, ip
1a001a44:	fa21 f30c 	lsr.w	r3, r1, ip
1a001a48:	ea4f 481e 	mov.w	r8, lr, lsr #16
1a001a4c:	4325      	orrs	r5, r4
1a001a4e:	fbb3 f9f8 	udiv	r9, r3, r8
1a001a52:	0c2c      	lsrs	r4, r5, #16
1a001a54:	fb08 3319 	mls	r3, r8, r9, r3
1a001a58:	fa1f fa8e 	uxth.w	sl, lr
1a001a5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
1a001a60:	fb09 f40a 	mul.w	r4, r9, sl
1a001a64:	429c      	cmp	r4, r3
1a001a66:	fa02 f207 	lsl.w	r2, r2, r7
1a001a6a:	fa00 f107 	lsl.w	r1, r0, r7
1a001a6e:	d90b      	bls.n	1a001a88 <__udivmoddi4+0x1b0>
1a001a70:	eb1e 0303 	adds.w	r3, lr, r3
1a001a74:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a001a78:	f080 8087 	bcs.w	1a001b8a <__udivmoddi4+0x2b2>
1a001a7c:	429c      	cmp	r4, r3
1a001a7e:	f240 8084 	bls.w	1a001b8a <__udivmoddi4+0x2b2>
1a001a82:	f1a9 0902 	sub.w	r9, r9, #2
1a001a86:	4473      	add	r3, lr
1a001a88:	1b1b      	subs	r3, r3, r4
1a001a8a:	b2ad      	uxth	r5, r5
1a001a8c:	fbb3 f0f8 	udiv	r0, r3, r8
1a001a90:	fb08 3310 	mls	r3, r8, r0, r3
1a001a94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
1a001a98:	fb00 fa0a 	mul.w	sl, r0, sl
1a001a9c:	45a2      	cmp	sl, r4
1a001a9e:	d908      	bls.n	1a001ab2 <__udivmoddi4+0x1da>
1a001aa0:	eb1e 0404 	adds.w	r4, lr, r4
1a001aa4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a001aa8:	d26b      	bcs.n	1a001b82 <__udivmoddi4+0x2aa>
1a001aaa:	45a2      	cmp	sl, r4
1a001aac:	d969      	bls.n	1a001b82 <__udivmoddi4+0x2aa>
1a001aae:	3802      	subs	r0, #2
1a001ab0:	4474      	add	r4, lr
1a001ab2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a001ab6:	fba0 8902 	umull	r8, r9, r0, r2
1a001aba:	eba4 040a 	sub.w	r4, r4, sl
1a001abe:	454c      	cmp	r4, r9
1a001ac0:	46c2      	mov	sl, r8
1a001ac2:	464b      	mov	r3, r9
1a001ac4:	d354      	bcc.n	1a001b70 <__udivmoddi4+0x298>
1a001ac6:	d051      	beq.n	1a001b6c <__udivmoddi4+0x294>
1a001ac8:	2e00      	cmp	r6, #0
1a001aca:	d069      	beq.n	1a001ba0 <__udivmoddi4+0x2c8>
1a001acc:	ebb1 050a 	subs.w	r5, r1, sl
1a001ad0:	eb64 0403 	sbc.w	r4, r4, r3
1a001ad4:	fa04 fc0c 	lsl.w	ip, r4, ip
1a001ad8:	40fd      	lsrs	r5, r7
1a001ada:	40fc      	lsrs	r4, r7
1a001adc:	ea4c 0505 	orr.w	r5, ip, r5
1a001ae0:	e9c6 5400 	strd	r5, r4, [r6]
1a001ae4:	2700      	movs	r7, #0
1a001ae6:	e747      	b.n	1a001978 <__udivmoddi4+0xa0>
1a001ae8:	f1c2 0320 	rsb	r3, r2, #32
1a001aec:	fa20 f703 	lsr.w	r7, r0, r3
1a001af0:	4095      	lsls	r5, r2
1a001af2:	fa01 f002 	lsl.w	r0, r1, r2
1a001af6:	fa21 f303 	lsr.w	r3, r1, r3
1a001afa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
1a001afe:	4338      	orrs	r0, r7
1a001b00:	0c01      	lsrs	r1, r0, #16
1a001b02:	fbb3 f7fe 	udiv	r7, r3, lr
1a001b06:	fa1f f885 	uxth.w	r8, r5
1a001b0a:	fb0e 3317 	mls	r3, lr, r7, r3
1a001b0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b12:	fb07 f308 	mul.w	r3, r7, r8
1a001b16:	428b      	cmp	r3, r1
1a001b18:	fa04 f402 	lsl.w	r4, r4, r2
1a001b1c:	d907      	bls.n	1a001b2e <__udivmoddi4+0x256>
1a001b1e:	1869      	adds	r1, r5, r1
1a001b20:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
1a001b24:	d22f      	bcs.n	1a001b86 <__udivmoddi4+0x2ae>
1a001b26:	428b      	cmp	r3, r1
1a001b28:	d92d      	bls.n	1a001b86 <__udivmoddi4+0x2ae>
1a001b2a:	3f02      	subs	r7, #2
1a001b2c:	4429      	add	r1, r5
1a001b2e:	1acb      	subs	r3, r1, r3
1a001b30:	b281      	uxth	r1, r0
1a001b32:	fbb3 f0fe 	udiv	r0, r3, lr
1a001b36:	fb0e 3310 	mls	r3, lr, r0, r3
1a001b3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a001b3e:	fb00 f308 	mul.w	r3, r0, r8
1a001b42:	428b      	cmp	r3, r1
1a001b44:	d907      	bls.n	1a001b56 <__udivmoddi4+0x27e>
1a001b46:	1869      	adds	r1, r5, r1
1a001b48:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a001b4c:	d217      	bcs.n	1a001b7e <__udivmoddi4+0x2a6>
1a001b4e:	428b      	cmp	r3, r1
1a001b50:	d915      	bls.n	1a001b7e <__udivmoddi4+0x2a6>
1a001b52:	3802      	subs	r0, #2
1a001b54:	4429      	add	r1, r5
1a001b56:	1ac9      	subs	r1, r1, r3
1a001b58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
1a001b5c:	e73b      	b.n	1a0019d6 <__udivmoddi4+0xfe>
1a001b5e:	4637      	mov	r7, r6
1a001b60:	4630      	mov	r0, r6
1a001b62:	e709      	b.n	1a001978 <__udivmoddi4+0xa0>
1a001b64:	4607      	mov	r7, r0
1a001b66:	e6e7      	b.n	1a001938 <__udivmoddi4+0x60>
1a001b68:	4618      	mov	r0, r3
1a001b6a:	e6fb      	b.n	1a001964 <__udivmoddi4+0x8c>
1a001b6c:	4541      	cmp	r1, r8
1a001b6e:	d2ab      	bcs.n	1a001ac8 <__udivmoddi4+0x1f0>
1a001b70:	ebb8 0a02 	subs.w	sl, r8, r2
1a001b74:	eb69 020e 	sbc.w	r2, r9, lr
1a001b78:	3801      	subs	r0, #1
1a001b7a:	4613      	mov	r3, r2
1a001b7c:	e7a4      	b.n	1a001ac8 <__udivmoddi4+0x1f0>
1a001b7e:	4660      	mov	r0, ip
1a001b80:	e7e9      	b.n	1a001b56 <__udivmoddi4+0x27e>
1a001b82:	4618      	mov	r0, r3
1a001b84:	e795      	b.n	1a001ab2 <__udivmoddi4+0x1da>
1a001b86:	4667      	mov	r7, ip
1a001b88:	e7d1      	b.n	1a001b2e <__udivmoddi4+0x256>
1a001b8a:	4681      	mov	r9, r0
1a001b8c:	e77c      	b.n	1a001a88 <__udivmoddi4+0x1b0>
1a001b8e:	3802      	subs	r0, #2
1a001b90:	442c      	add	r4, r5
1a001b92:	e747      	b.n	1a001a24 <__udivmoddi4+0x14c>
1a001b94:	f1ac 0c02 	sub.w	ip, ip, #2
1a001b98:	442b      	add	r3, r5
1a001b9a:	e72f      	b.n	1a0019fc <__udivmoddi4+0x124>
1a001b9c:	4638      	mov	r0, r7
1a001b9e:	e708      	b.n	1a0019b2 <__udivmoddi4+0xda>
1a001ba0:	4637      	mov	r7, r6
1a001ba2:	e6e9      	b.n	1a001978 <__udivmoddi4+0xa0>

1a001ba4 <__aeabi_idiv0>:
1a001ba4:	4770      	bx	lr
1a001ba6:	bf00      	nop

1a001ba8 <__libc_init_array>:
1a001ba8:	b570      	push	{r4, r5, r6, lr}
1a001baa:	4e0d      	ldr	r6, [pc, #52]	; (1a001be0 <__libc_init_array+0x38>)
1a001bac:	4d0d      	ldr	r5, [pc, #52]	; (1a001be4 <__libc_init_array+0x3c>)
1a001bae:	1b76      	subs	r6, r6, r5
1a001bb0:	10b6      	asrs	r6, r6, #2
1a001bb2:	d006      	beq.n	1a001bc2 <__libc_init_array+0x1a>
1a001bb4:	2400      	movs	r4, #0
1a001bb6:	3401      	adds	r4, #1
1a001bb8:	f855 3b04 	ldr.w	r3, [r5], #4
1a001bbc:	4798      	blx	r3
1a001bbe:	42a6      	cmp	r6, r4
1a001bc0:	d1f9      	bne.n	1a001bb6 <__libc_init_array+0xe>
1a001bc2:	4e09      	ldr	r6, [pc, #36]	; (1a001be8 <__libc_init_array+0x40>)
1a001bc4:	4d09      	ldr	r5, [pc, #36]	; (1a001bec <__libc_init_array+0x44>)
1a001bc6:	1b76      	subs	r6, r6, r5
1a001bc8:	f7fe fc25 	bl	1a000416 <_init>
1a001bcc:	10b6      	asrs	r6, r6, #2
1a001bce:	d006      	beq.n	1a001bde <__libc_init_array+0x36>
1a001bd0:	2400      	movs	r4, #0
1a001bd2:	3401      	adds	r4, #1
1a001bd4:	f855 3b04 	ldr.w	r3, [r5], #4
1a001bd8:	4798      	blx	r3
1a001bda:	42a6      	cmp	r6, r4
1a001bdc:	d1f9      	bne.n	1a001bd2 <__libc_init_array+0x2a>
1a001bde:	bd70      	pop	{r4, r5, r6, pc}
1a001be0:	1a001f3c 	.word	0x1a001f3c
1a001be4:	1a001f3c 	.word	0x1a001f3c
1a001be8:	1a001f40 	.word	0x1a001f40
1a001bec:	1a001f3c 	.word	0x1a001f3c

1a001bf0 <memset>:
1a001bf0:	b4f0      	push	{r4, r5, r6, r7}
1a001bf2:	0786      	lsls	r6, r0, #30
1a001bf4:	d043      	beq.n	1a001c7e <memset+0x8e>
1a001bf6:	1e54      	subs	r4, r2, #1
1a001bf8:	2a00      	cmp	r2, #0
1a001bfa:	d03e      	beq.n	1a001c7a <memset+0x8a>
1a001bfc:	b2ca      	uxtb	r2, r1
1a001bfe:	4603      	mov	r3, r0
1a001c00:	e002      	b.n	1a001c08 <memset+0x18>
1a001c02:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a001c06:	d338      	bcc.n	1a001c7a <memset+0x8a>
1a001c08:	f803 2b01 	strb.w	r2, [r3], #1
1a001c0c:	079d      	lsls	r5, r3, #30
1a001c0e:	d1f8      	bne.n	1a001c02 <memset+0x12>
1a001c10:	2c03      	cmp	r4, #3
1a001c12:	d92b      	bls.n	1a001c6c <memset+0x7c>
1a001c14:	b2cd      	uxtb	r5, r1
1a001c16:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a001c1a:	2c0f      	cmp	r4, #15
1a001c1c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a001c20:	d916      	bls.n	1a001c50 <memset+0x60>
1a001c22:	f1a4 0710 	sub.w	r7, r4, #16
1a001c26:	093f      	lsrs	r7, r7, #4
1a001c28:	f103 0620 	add.w	r6, r3, #32
1a001c2c:	eb06 1607 	add.w	r6, r6, r7, lsl #4
1a001c30:	f103 0210 	add.w	r2, r3, #16
1a001c34:	e942 5504 	strd	r5, r5, [r2, #-16]
1a001c38:	e942 5502 	strd	r5, r5, [r2, #-8]
1a001c3c:	3210      	adds	r2, #16
1a001c3e:	42b2      	cmp	r2, r6
1a001c40:	d1f8      	bne.n	1a001c34 <memset+0x44>
1a001c42:	f004 040f 	and.w	r4, r4, #15
1a001c46:	3701      	adds	r7, #1
1a001c48:	2c03      	cmp	r4, #3
1a001c4a:	eb03 1307 	add.w	r3, r3, r7, lsl #4
1a001c4e:	d90d      	bls.n	1a001c6c <memset+0x7c>
1a001c50:	461e      	mov	r6, r3
1a001c52:	4622      	mov	r2, r4
1a001c54:	3a04      	subs	r2, #4
1a001c56:	2a03      	cmp	r2, #3
1a001c58:	f846 5b04 	str.w	r5, [r6], #4
1a001c5c:	d8fa      	bhi.n	1a001c54 <memset+0x64>
1a001c5e:	1f22      	subs	r2, r4, #4
1a001c60:	f022 0203 	bic.w	r2, r2, #3
1a001c64:	3204      	adds	r2, #4
1a001c66:	4413      	add	r3, r2
1a001c68:	f004 0403 	and.w	r4, r4, #3
1a001c6c:	b12c      	cbz	r4, 1a001c7a <memset+0x8a>
1a001c6e:	b2c9      	uxtb	r1, r1
1a001c70:	441c      	add	r4, r3
1a001c72:	f803 1b01 	strb.w	r1, [r3], #1
1a001c76:	429c      	cmp	r4, r3
1a001c78:	d1fb      	bne.n	1a001c72 <memset+0x82>
1a001c7a:	bcf0      	pop	{r4, r5, r6, r7}
1a001c7c:	4770      	bx	lr
1a001c7e:	4614      	mov	r4, r2
1a001c80:	4603      	mov	r3, r0
1a001c82:	e7c5      	b.n	1a001c10 <memset+0x20>
1a001c84:	64616568 	.word	0x64616568
1a001c88:	ff007265 	.word	0xff007265

1a001c8c <ExtRateIn>:
1a001c8c:	00000000                                ....

1a001c90 <GpioButtons>:
1a001c90:	08000400 09010900                       ........

1a001c98 <GpioLeds>:
1a001c98:	01050005 0e000205 0c010b01              ............

1a001ca4 <GpioPorts>:
1a001ca4:	03030003 0f050403 05031005 07030603     ................
1a001cb4:	ffff0802                                ....

1a001cb8 <OscRateIn>:
1a001cb8:	00b71b00                                ....

1a001cbc <InitClkStates>:
1a001cbc:	01010f01                                ....

1a001cc0 <pinmuxing>:
1a001cc0:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a001cd0:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a001ce0:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a001cf0:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a001d00:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a001d10:	00d50301 00d50401 00160107 00560207     ..............V.
1a001d20:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a001d30:	00570206                                ..W.

1a001d34 <UART_BClock>:
1a001d34:	01a201c2 01620182                       ......b.

1a001d3c <UART_PClock>:
1a001d3c:	00820081 00a200a1 08040201 0f0f0f03     ................
1a001d4c:	000000ff                                ....

1a001d50 <periph_to_base>:
1a001d50:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a001d60:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a001d70:	000100e0 01000100 01200003 00060120     .......... . ...
1a001d80:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a001d90:	01820013 00120182 01a201a2 01c20011     ................
1a001da0:	001001c2 01e201e2 0202000f 000e0202     ................
1a001db0:	02220222 0223000d 001c0223              "."...#.#...

1a001dbc <InitClkStates>:
1a001dbc:	00010100 00010909 0001090a 01010701     ................
1a001dcc:	00010902 00010906 0101090c 0001090d     ................
1a001ddc:	0001090e 0001090f 00010910 00010911     ................
1a001dec:	00010912 00010913 00011114 00011119     ................
1a001dfc:	0001111a 0001111b                       ........

1a001e04 <lpcUarts>:
1a001e04:	40081000 06020406 00180205 40081000     ...@...........@
1a001e14:	09070509 00180706 40082000 00000000     ......... .@....
1a001e24:	00190000 400c1000 07060107 001a0602     .......@........
1a001e34:	400c1000 01010f01 001a0110 400c2000     ...@......... .@
1a001e44:	02020302 001b0204 00061a80 0000000a     ................

1a001e54 <gpioPinsInit>:
1a001e54:	02000104 00050701 05010d03 04080100     ................
1a001e64:	02020002 02000304 00000403 04070002     ................
1a001e74:	030c0300 09050402 05040103 04030208     ................
1a001e84:	04020305 06040504 0802000c 03000b06     ................
1a001e94:	00090607 07060503 060f0504 03030004     ................
1a001ea4:	02000404 00050404 06040502 04060200     ................
1a001eb4:	0c050408 05040a04 0003010e 14010a00     ................
1a001ec4:	010f0000 0d000012 00001101 0010010c     ................
1a001ed4:	07070300 000f0300 01000001 00000000     ................
1a001ee4:	000a0600 08060603 06100504 04030005     ................
1a001ef4:	03000106 04090400 04010d05 010b0000     ................
1a001f04:	0200000f 00000001 00010104 02010800     ................
1a001f14:	01090000 09010006 05040002 04010200     ................
1a001f24:	02020105 02020504 0e00000a 01000b02     ................
1a001f34:	000c020b ffff0c01                       ........
