// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "09/25/2024 17:02:25"

// 
// Device: Altera 5CSEBA6U23I7 Package UFBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module de10nano (
	fpga_clk1_50,
	fpga_clk2_50,
	fpga_clk3_50,
	push_button_n,
	sw,
	led,
	gpio_0,
	gpio_1,
	arduino_io,
	arduino_reset_n);
input 	fpga_clk1_50;
input 	fpga_clk2_50;
input 	fpga_clk3_50;
input 	[1:0] push_button_n;
input 	[3:0] sw;
output 	[7:0] led;
output 	[35:0] gpio_0;
output 	[35:0] gpio_1;
output 	[15:0] arduino_io;
output 	arduino_reset_n;

// Design Ports Information
// fpga_clk2_50	=>  Location: PIN_Y13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_clk3_50	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// led[0]	=>  Location: PIN_W15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[1]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[2]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[3]	=>  Location: PIN_V15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[4]	=>  Location: PIN_AF26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[5]	=>  Location: PIN_AE26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[6]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// led[7]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[0]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[1]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[2]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[3]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[4]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[5]	=>  Location: PIN_AH13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[6]	=>  Location: PIN_AF7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[7]	=>  Location: PIN_AH14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[8]	=>  Location: PIN_AF4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[9]	=>  Location: PIN_AH3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[10]	=>  Location: PIN_AD5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[11]	=>  Location: PIN_AG14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[12]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[13]	=>  Location: PIN_AE6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[14]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[15]	=>  Location: PIN_AE24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[16]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[17]	=>  Location: PIN_AD20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[18]	=>  Location: PIN_C12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[19]	=>  Location: PIN_AD17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[20]	=>  Location: PIN_AC23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[21]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[22]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[23]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[24]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[25]	=>  Location: PIN_W11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[26]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[27]	=>  Location: PIN_W14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[28]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[29]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[30]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[31]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[32]	=>  Location: PIN_Y11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[33]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[34]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_0[35]	=>  Location: PIN_AA11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[0]	=>  Location: PIN_Y15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[1]	=>  Location: PIN_AC24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[2]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[3]	=>  Location: PIN_AD26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[4]	=>  Location: PIN_AG28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[5]	=>  Location: PIN_AF28,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[6]	=>  Location: PIN_AE25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[7]	=>  Location: PIN_AF27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[8]	=>  Location: PIN_AG26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[9]	=>  Location: PIN_AH27,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[10]	=>  Location: PIN_AG25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[11]	=>  Location: PIN_AH26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[12]	=>  Location: PIN_AH24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[13]	=>  Location: PIN_AF25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[14]	=>  Location: PIN_AG23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[15]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[16]	=>  Location: PIN_AG24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[17]	=>  Location: PIN_AH22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[18]	=>  Location: PIN_AH21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[19]	=>  Location: PIN_AG21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[20]	=>  Location: PIN_AH23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[21]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[22]	=>  Location: PIN_AF22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[23]	=>  Location: PIN_AE22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[24]	=>  Location: PIN_AG20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[25]	=>  Location: PIN_AF21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[26]	=>  Location: PIN_AG19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[27]	=>  Location: PIN_AH19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[28]	=>  Location: PIN_AG18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[29]	=>  Location: PIN_AH18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[30]	=>  Location: PIN_AF18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[31]	=>  Location: PIN_AF20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[32]	=>  Location: PIN_AG15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[33]	=>  Location: PIN_AE20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[34]	=>  Location: PIN_AE19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// gpio_1[35]	=>  Location: PIN_AE17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[0]	=>  Location: PIN_AG13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[1]	=>  Location: PIN_AF13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[2]	=>  Location: PIN_AG10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[3]	=>  Location: PIN_AG9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[4]	=>  Location: PIN_U14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[5]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[6]	=>  Location: PIN_AG8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[7]	=>  Location: PIN_AH8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[8]	=>  Location: PIN_AF17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[9]	=>  Location: PIN_AE15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[10]	=>  Location: PIN_AF15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[11]	=>  Location: PIN_AG16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[12]	=>  Location: PIN_AH11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[13]	=>  Location: PIN_AH12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[14]	=>  Location: PIN_AH9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_io[15]	=>  Location: PIN_AG11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// arduino_reset_n	=>  Location: PIN_AH7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// sw[0]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// fpga_clk1_50	=>  Location: PIN_V11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_n[0]	=>  Location: PIN_AH17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[1]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// sw[3]	=>  Location: PIN_W20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// push_button_n[1]	=>  Location: PIN_AH16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \dut|clk_gen_comp|Mult0~8 ;
wire \dut|clk_gen_comp|Mult0~9 ;
wire \dut|clk_gen_comp|Mult0~10 ;
wire \dut|clk_gen_comp|Mult0~11 ;
wire \dut|clk_gen_comp|Mult0~12 ;
wire \dut|clk_gen_comp|Mult0~13 ;
wire \dut|clk_gen_comp|Mult0~14 ;
wire \dut|clk_gen_comp|Mult0~15 ;
wire \dut|clk_gen_comp|Mult0~16 ;
wire \dut|clk_gen_comp|Mult0~17 ;
wire \dut|clk_gen_comp|Mult0~18 ;
wire \dut|clk_gen_comp|Mult0~19 ;
wire \dut|clk_gen_comp|Mult0~20 ;
wire \dut|clk_gen_comp|Mult0~21 ;
wire \dut|clk_gen_comp|Mult0~22 ;
wire \dut|clk_gen_comp|Mult0~23 ;
wire \dut|clk_gen_comp|Mult0~24 ;
wire \dut|clk_gen_comp|Mult0~25 ;
wire \dut|clk_gen_comp|Mult0~26 ;
wire \dut|clk_gen_comp|Mult0~27 ;
wire \dut|clk_gen_comp|Mult0~28 ;
wire \dut|clk_gen_comp|Mult0~29 ;
wire \dut|clk_gen_comp|Mult0~30 ;
wire \dut|clk_gen_comp|Mult0~31 ;
wire \dut|clk_gen_comp|Mult0~32 ;
wire \dut|clk_gen_comp|Mult0~33 ;
wire \dut|clk_gen_comp|Mult0~34 ;
wire \dut|clk_gen_comp|Mult0~35 ;
wire \dut|clk_gen_comp|Mult0~36 ;
wire \dut|clk_gen_comp|Mult0~37 ;
wire \dut|clk_gen_comp|Mult0~38 ;
wire \dut|clk_gen_comp|Mult0~39 ;
wire \dut|clk_gen_comp|Mult0~40 ;
wire \dut|clk_gen_comp|Mult0~41 ;
wire \dut|clk_gen_comp|Mult0~42 ;
wire \dut|clk_gen_comp|Mult4~8 ;
wire \dut|clk_gen_comp|Mult4~9 ;
wire \dut|clk_gen_comp|Mult4~10 ;
wire \dut|clk_gen_comp|Mult4~11 ;
wire \dut|clk_gen_comp|Mult4~12 ;
wire \dut|clk_gen_comp|Mult4~13 ;
wire \dut|clk_gen_comp|Mult4~14 ;
wire \dut|clk_gen_comp|Mult4~15 ;
wire \dut|clk_gen_comp|Mult4~16 ;
wire \dut|clk_gen_comp|Mult4~17 ;
wire \dut|clk_gen_comp|Mult4~18 ;
wire \dut|clk_gen_comp|Mult4~19 ;
wire \dut|clk_gen_comp|Mult4~20 ;
wire \dut|clk_gen_comp|Mult4~21 ;
wire \dut|clk_gen_comp|Mult4~22 ;
wire \dut|clk_gen_comp|Mult4~23 ;
wire \dut|clk_gen_comp|Mult4~24 ;
wire \dut|clk_gen_comp|Mult4~25 ;
wire \dut|clk_gen_comp|Mult4~26 ;
wire \dut|clk_gen_comp|Mult4~27 ;
wire \dut|clk_gen_comp|Mult4~28 ;
wire \dut|clk_gen_comp|Mult4~29 ;
wire \dut|clk_gen_comp|Mult4~30 ;
wire \dut|clk_gen_comp|Mult4~31 ;
wire \dut|clk_gen_comp|Mult4~32 ;
wire \dut|clk_gen_comp|Mult4~33 ;
wire \dut|clk_gen_comp|Mult4~34 ;
wire \dut|clk_gen_comp|Mult4~35 ;
wire \dut|clk_gen_comp|Mult4~36 ;
wire \dut|clk_gen_comp|Mult4~37 ;
wire \dut|clk_gen_comp|Mult4~38 ;
wire \dut|clk_gen_comp|Mult4~39 ;
wire \dut|clk_gen_comp|Mult4~40 ;
wire \dut|clk_gen_comp|Mult4~41 ;
wire \dut|clk_gen_comp|Mult4~42 ;
wire \dut|clk_gen_comp|Mult3~8 ;
wire \dut|clk_gen_comp|Mult3~9 ;
wire \dut|clk_gen_comp|Mult3~10 ;
wire \dut|clk_gen_comp|Mult3~11 ;
wire \dut|clk_gen_comp|Mult3~12 ;
wire \dut|clk_gen_comp|Mult3~13 ;
wire \dut|clk_gen_comp|Mult3~14 ;
wire \dut|clk_gen_comp|Mult3~15 ;
wire \dut|clk_gen_comp|Mult3~16 ;
wire \dut|clk_gen_comp|Mult3~17 ;
wire \dut|clk_gen_comp|Mult3~18 ;
wire \dut|clk_gen_comp|Mult3~19 ;
wire \dut|clk_gen_comp|Mult3~20 ;
wire \dut|clk_gen_comp|Mult3~21 ;
wire \dut|clk_gen_comp|Mult3~22 ;
wire \dut|clk_gen_comp|Mult3~23 ;
wire \dut|clk_gen_comp|Mult3~24 ;
wire \dut|clk_gen_comp|Mult3~25 ;
wire \dut|clk_gen_comp|Mult3~26 ;
wire \dut|clk_gen_comp|Mult3~27 ;
wire \dut|clk_gen_comp|Mult3~28 ;
wire \dut|clk_gen_comp|Mult3~29 ;
wire \dut|clk_gen_comp|Mult3~30 ;
wire \dut|clk_gen_comp|Mult3~31 ;
wire \dut|clk_gen_comp|Mult3~32 ;
wire \dut|clk_gen_comp|Mult3~33 ;
wire \dut|clk_gen_comp|Mult3~34 ;
wire \dut|clk_gen_comp|Mult3~35 ;
wire \dut|clk_gen_comp|Mult3~36 ;
wire \dut|clk_gen_comp|Mult3~37 ;
wire \dut|clk_gen_comp|Mult3~38 ;
wire \dut|clk_gen_comp|Mult3~39 ;
wire \dut|clk_gen_comp|Mult3~40 ;
wire \dut|clk_gen_comp|Mult3~41 ;
wire \dut|clk_gen_comp|Mult3~42 ;
wire \dut|clk_gen_comp|Mult2~8_resulta ;
wire \dut|clk_gen_comp|Mult2~9 ;
wire \dut|clk_gen_comp|Mult2~10 ;
wire \dut|clk_gen_comp|Mult2~11 ;
wire \dut|clk_gen_comp|Mult2~12 ;
wire \dut|clk_gen_comp|Mult2~13 ;
wire \dut|clk_gen_comp|Mult2~14 ;
wire \dut|clk_gen_comp|Mult2~15 ;
wire \dut|clk_gen_comp|Mult2~16 ;
wire \dut|clk_gen_comp|Mult2~17 ;
wire \dut|clk_gen_comp|Mult2~18 ;
wire \dut|clk_gen_comp|Mult2~19 ;
wire \dut|clk_gen_comp|Mult2~20 ;
wire \dut|clk_gen_comp|Mult2~21 ;
wire \dut|clk_gen_comp|Mult2~22 ;
wire \dut|clk_gen_comp|Mult2~23 ;
wire \dut|clk_gen_comp|Mult2~24 ;
wire \dut|clk_gen_comp|Mult2~25 ;
wire \dut|clk_gen_comp|Mult2~26 ;
wire \dut|clk_gen_comp|Mult2~27 ;
wire \dut|clk_gen_comp|Mult2~28 ;
wire \dut|clk_gen_comp|Mult2~29 ;
wire \dut|clk_gen_comp|Mult2~30 ;
wire \dut|clk_gen_comp|Mult2~31 ;
wire \dut|clk_gen_comp|Mult2~32 ;
wire \dut|clk_gen_comp|Mult2~33 ;
wire \dut|clk_gen_comp|Mult2~34 ;
wire \dut|clk_gen_comp|Mult2~35 ;
wire \dut|clk_gen_comp|Mult2~36 ;
wire \dut|clk_gen_comp|Mult2~37 ;
wire \dut|clk_gen_comp|Mult2~38 ;
wire \dut|clk_gen_comp|Mult2~39 ;
wire \dut|clk_gen_comp|Mult2~40 ;
wire \dut|clk_gen_comp|Mult2~41 ;
wire \dut|clk_gen_comp|Mult2~42 ;
wire \dut|clk_gen_comp|Mult2~43 ;
wire \dut|clk_gen_comp|Mult2~44 ;
wire \dut|clk_gen_comp|Mult1~8_resulta ;
wire \dut|clk_gen_comp|Mult1~9 ;
wire \dut|clk_gen_comp|Mult1~10 ;
wire \dut|clk_gen_comp|Mult1~11 ;
wire \dut|clk_gen_comp|Mult1~12 ;
wire \dut|clk_gen_comp|Mult1~13 ;
wire \dut|clk_gen_comp|Mult1~14 ;
wire \dut|clk_gen_comp|Mult1~15 ;
wire \dut|clk_gen_comp|Mult1~16 ;
wire \dut|clk_gen_comp|Mult1~17 ;
wire \dut|clk_gen_comp|Mult1~18 ;
wire \dut|clk_gen_comp|Mult1~19 ;
wire \dut|clk_gen_comp|Mult1~20 ;
wire \dut|clk_gen_comp|Mult1~21 ;
wire \dut|clk_gen_comp|Mult1~22 ;
wire \dut|clk_gen_comp|Mult1~23 ;
wire \dut|clk_gen_comp|Mult1~24 ;
wire \dut|clk_gen_comp|Mult1~25 ;
wire \dut|clk_gen_comp|Mult1~26 ;
wire \dut|clk_gen_comp|Mult1~27 ;
wire \dut|clk_gen_comp|Mult1~28 ;
wire \dut|clk_gen_comp|Mult1~29 ;
wire \dut|clk_gen_comp|Mult1~30 ;
wire \dut|clk_gen_comp|Mult1~31 ;
wire \dut|clk_gen_comp|Mult1~32 ;
wire \dut|clk_gen_comp|Mult1~33 ;
wire \dut|clk_gen_comp|Mult1~34 ;
wire \dut|clk_gen_comp|Mult1~35 ;
wire \dut|clk_gen_comp|Mult1~36 ;
wire \dut|clk_gen_comp|Mult1~37 ;
wire \dut|clk_gen_comp|Mult1~38 ;
wire \dut|clk_gen_comp|Mult1~39 ;
wire \dut|clk_gen_comp|Mult1~40 ;
wire \dut|clk_gen_comp|Mult1~41 ;
wire \dut|clk_gen_comp|Mult1~42 ;
wire \dut|clk_gen_comp|Mult1~43 ;
wire \dut|clk_gen_comp|Mult5~8_resulta ;
wire \dut|clk_gen_comp|Mult5~9 ;
wire \dut|clk_gen_comp|Mult5~10 ;
wire \dut|clk_gen_comp|Mult5~11 ;
wire \dut|clk_gen_comp|Mult5~12 ;
wire \dut|clk_gen_comp|Mult5~13 ;
wire \dut|clk_gen_comp|Mult5~14 ;
wire \dut|clk_gen_comp|Mult5~15 ;
wire \dut|clk_gen_comp|Mult5~16 ;
wire \dut|clk_gen_comp|Mult5~17 ;
wire \dut|clk_gen_comp|Mult5~18 ;
wire \dut|clk_gen_comp|Mult5~19 ;
wire \dut|clk_gen_comp|Mult5~20 ;
wire \dut|clk_gen_comp|Mult5~21 ;
wire \dut|clk_gen_comp|Mult5~22 ;
wire \dut|clk_gen_comp|Mult5~23 ;
wire \dut|clk_gen_comp|Mult5~24 ;
wire \dut|clk_gen_comp|Mult5~25 ;
wire \dut|clk_gen_comp|Mult5~26 ;
wire \dut|clk_gen_comp|Mult5~27 ;
wire \dut|clk_gen_comp|Mult5~28 ;
wire \dut|clk_gen_comp|Mult5~29 ;
wire \dut|clk_gen_comp|Mult5~30 ;
wire \dut|clk_gen_comp|Mult5~31 ;
wire \dut|clk_gen_comp|Mult5~32 ;
wire \dut|clk_gen_comp|Mult5~33 ;
wire \dut|clk_gen_comp|Mult5~34 ;
wire \dut|clk_gen_comp|Mult5~35 ;
wire \dut|clk_gen_comp|Mult5~36 ;
wire \dut|clk_gen_comp|Mult5~37 ;
wire \dut|clk_gen_comp|Mult5~38 ;
wire \dut|clk_gen_comp|Mult5~39 ;
wire \dut|clk_gen_comp|Mult5~40 ;
wire \dut|clk_gen_comp|Mult5~41 ;
wire \dut|clk_gen_comp|Mult5~42 ;
wire \dut|clk_gen_comp|Mult5~43 ;
wire \dut|clk_gen_comp|Mult5~44 ;
wire \dut|clk_gen_comp|Mult5~45 ;
wire \fpga_clk2_50~input_o ;
wire \fpga_clk3_50~input_o ;
wire \gpio_0[0]~input_o ;
wire \gpio_0[1]~input_o ;
wire \gpio_0[2]~input_o ;
wire \gpio_0[3]~input_o ;
wire \gpio_0[4]~input_o ;
wire \gpio_0[5]~input_o ;
wire \gpio_0[6]~input_o ;
wire \gpio_0[7]~input_o ;
wire \gpio_0[8]~input_o ;
wire \gpio_0[9]~input_o ;
wire \gpio_0[10]~input_o ;
wire \gpio_0[11]~input_o ;
wire \gpio_0[12]~input_o ;
wire \gpio_0[13]~input_o ;
wire \gpio_0[14]~input_o ;
wire \gpio_0[15]~input_o ;
wire \gpio_0[16]~input_o ;
wire \gpio_0[17]~input_o ;
wire \gpio_0[18]~input_o ;
wire \gpio_0[19]~input_o ;
wire \gpio_0[20]~input_o ;
wire \gpio_0[21]~input_o ;
wire \gpio_0[22]~input_o ;
wire \gpio_0[23]~input_o ;
wire \gpio_0[24]~input_o ;
wire \gpio_0[25]~input_o ;
wire \gpio_0[26]~input_o ;
wire \gpio_0[27]~input_o ;
wire \gpio_0[28]~input_o ;
wire \gpio_0[29]~input_o ;
wire \gpio_0[30]~input_o ;
wire \gpio_0[31]~input_o ;
wire \gpio_0[32]~input_o ;
wire \gpio_0[33]~input_o ;
wire \gpio_0[34]~input_o ;
wire \gpio_0[35]~input_o ;
wire \gpio_1[0]~input_o ;
wire \gpio_1[1]~input_o ;
wire \gpio_1[2]~input_o ;
wire \gpio_1[3]~input_o ;
wire \gpio_1[4]~input_o ;
wire \gpio_1[5]~input_o ;
wire \gpio_1[6]~input_o ;
wire \gpio_1[7]~input_o ;
wire \gpio_1[8]~input_o ;
wire \gpio_1[9]~input_o ;
wire \gpio_1[10]~input_o ;
wire \gpio_1[11]~input_o ;
wire \gpio_1[12]~input_o ;
wire \gpio_1[13]~input_o ;
wire \gpio_1[14]~input_o ;
wire \gpio_1[15]~input_o ;
wire \gpio_1[16]~input_o ;
wire \gpio_1[17]~input_o ;
wire \gpio_1[18]~input_o ;
wire \gpio_1[19]~input_o ;
wire \gpio_1[20]~input_o ;
wire \gpio_1[21]~input_o ;
wire \gpio_1[22]~input_o ;
wire \gpio_1[23]~input_o ;
wire \gpio_1[24]~input_o ;
wire \gpio_1[25]~input_o ;
wire \gpio_1[26]~input_o ;
wire \gpio_1[27]~input_o ;
wire \gpio_1[28]~input_o ;
wire \gpio_1[29]~input_o ;
wire \gpio_1[30]~input_o ;
wire \gpio_1[31]~input_o ;
wire \gpio_1[32]~input_o ;
wire \gpio_1[33]~input_o ;
wire \gpio_1[34]~input_o ;
wire \gpio_1[35]~input_o ;
wire \arduino_io[0]~input_o ;
wire \arduino_io[1]~input_o ;
wire \arduino_io[2]~input_o ;
wire \arduino_io[3]~input_o ;
wire \arduino_io[4]~input_o ;
wire \arduino_io[5]~input_o ;
wire \arduino_io[6]~input_o ;
wire \arduino_io[7]~input_o ;
wire \arduino_io[8]~input_o ;
wire \arduino_io[9]~input_o ;
wire \arduino_io[10]~input_o ;
wire \arduino_io[11]~input_o ;
wire \arduino_io[12]~input_o ;
wire \arduino_io[13]~input_o ;
wire \arduino_io[14]~input_o ;
wire \arduino_io[15]~input_o ;
wire \arduino_reset_n~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \fpga_clk1_50~input_o ;
wire \fpga_clk1_50~inputCLKENA0_outclk ;
wire \dut|clk_gen_comp|Add4~125_sumout ;
wire \push_button_n[0]~input_o ;
wire \push_button_n[0]~inputCLKENA0_outclk ;
wire \dut|clk_gen_comp|Add4~126 ;
wire \dut|clk_gen_comp|Add4~25_sumout ;
wire \dut|clk_gen_comp|Add4~26 ;
wire \dut|clk_gen_comp|Add4~21_sumout ;
wire \dut|clk_gen_comp|Add4~22 ;
wire \dut|clk_gen_comp|Add4~33_sumout ;
wire \dut|clk_gen_comp|Add4~34 ;
wire \dut|clk_gen_comp|Add4~29_sumout ;
wire \dut|clk_gen_comp|Add4~30 ;
wire \dut|clk_gen_comp|Add4~17_sumout ;
wire \dut|clk_gen_comp|Add4~18 ;
wire \dut|clk_gen_comp|Add4~13_sumout ;
wire \dut|clk_gen_comp|Add4~14 ;
wire \dut|clk_gen_comp|Add4~9_sumout ;
wire \dut|clk_gen_comp|Add4~10 ;
wire \dut|clk_gen_comp|Add4~5_sumout ;
wire \dut|clk_gen_comp|Add4~6 ;
wire \dut|clk_gen_comp|Add4~61_sumout ;
wire \dut|clk_gen_comp|Add4~62 ;
wire \dut|clk_gen_comp|Add4~53_sumout ;
wire \dut|clk_gen_comp|Add4~54 ;
wire \dut|clk_gen_comp|Add4~57_sumout ;
wire \dut|clk_gen_comp|Add4~58 ;
wire \dut|clk_gen_comp|Add4~49_sumout ;
wire \dut|clk_gen_comp|Add4~50 ;
wire \dut|clk_gen_comp|Add4~45_sumout ;
wire \dut|clk_gen_comp|Add4~46 ;
wire \dut|clk_gen_comp|Add4~41_sumout ;
wire \dut|clk_gen_comp|Add4~42 ;
wire \dut|clk_gen_comp|Add4~37_sumout ;
wire \dut|clk_gen_comp|Add4~38 ;
wire \dut|clk_gen_comp|Add4~89_sumout ;
wire \dut|clk_gen_comp|Add4~90 ;
wire \dut|clk_gen_comp|Add4~85_sumout ;
wire \dut|clk_gen_comp|Add4~86 ;
wire \dut|clk_gen_comp|Add4~81_sumout ;
wire \dut|clk_gen_comp|Add4~82 ;
wire \dut|clk_gen_comp|Add4~65_sumout ;
wire \dut|clk_gen_comp|Add4~66 ;
wire \dut|clk_gen_comp|Add4~77_sumout ;
wire \dut|clk_gen_comp|Add4~78 ;
wire \dut|clk_gen_comp|Add4~73_sumout ;
wire \dut|clk_gen_comp|Add4~74 ;
wire \dut|clk_gen_comp|Add4~69_sumout ;
wire \dut|clk_gen_comp|Add4~70 ;
wire \dut|clk_gen_comp|Add4~117_sumout ;
wire \dut|clk_gen_comp|Add4~118 ;
wire \dut|clk_gen_comp|Add4~113_sumout ;
wire \dut|clk_gen_comp|Add4~114 ;
wire \dut|clk_gen_comp|Add4~109_sumout ;
wire \dut|clk_gen_comp|Add4~110 ;
wire \dut|clk_gen_comp|Add4~93_sumout ;
wire \dut|clk_gen_comp|Add4~94 ;
wire \dut|clk_gen_comp|Add4~105_sumout ;
wire \dut|clk_gen_comp|Add4~106 ;
wire \dut|clk_gen_comp|Add4~101_sumout ;
wire \dut|clk_gen_comp|Add4~102 ;
wire \dut|clk_gen_comp|Add4~97_sumout ;
wire \dut|clk_gen_comp|LessThan4~16_combout ;
wire \dut|clk_gen_comp|LessThan4~17_combout ;
wire \dut|clk_gen_comp|LessThan4~19_combout ;
wire \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan4~18_combout ;
wire \dut|clk_gen_comp|LessThan4~20_combout ;
wire \dut|clk_gen_comp|LessThan4~31_combout ;
wire \dut|clk_gen_comp|LessThan4~21_combout ;
wire \dut|clk_gen_comp|LessThan4~30_combout ;
wire \dut|clk_gen_comp|LessThan4~22_combout ;
wire \dut|clk_gen_comp|Add4~98 ;
wire \dut|clk_gen_comp|Add4~1_sumout ;
wire \dut|clk_gen_comp|Add4~2 ;
wire \dut|clk_gen_comp|Add4~121_sumout ;
wire \dut|clk_gen_comp|LessThan4~28_combout ;
wire \dut|clk_gen_comp|LessThan4~14_combout ;
wire \dut|clk_gen_comp|LessThan4~11_combout ;
wire \dut|clk_gen_comp|LessThan4~29_combout ;
wire \dut|clk_gen_comp|LessThan4~15_combout ;
wire \dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan4~8_combout ;
wire \dut|clk_gen_comp|LessThan4~6_combout ;
wire \dut|clk_gen_comp|LessThan4~9_combout ;
wire \dut|clk_gen_comp|LessThan4~2_combout ;
wire \dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan4~24_combout ;
wire \dut|clk_gen_comp|LessThan4~1_combout ;
wire \dut|clk_gen_comp|LessThan4~25_combout ;
wire \dut|clk_gen_comp|LessThan4~3_combout ;
wire \dut|clk_gen_comp|LessThan4~35_combout ;
wire \dut|clk_gen_comp|LessThan4~34_combout ;
wire \dut|clk_gen_comp|LessThan4~10_combout ;
wire \dut|clk_gen_comp|LessThan4~33_combout ;
wire \dut|clk_gen_comp|LessThan4~32_combout ;
wire \dut|clk_gen_comp|LessThan4~7_combout ;
wire \dut|clk_gen_comp|LessThan4~0_combout ;
wire \dut|clk_gen_comp|LessThan4~4_combout ;
wire \dut|clk_gen_comp|LessThan4~5_combout ;
wire \dut|clk_gen_comp|LessThan4~27_combout ;
wire \dut|clk_gen_comp|LessThan4~26_combout ;
wire \dut|clk_gen_comp|LessThan4~12_combout ;
wire \dut|clk_gen_comp|LessThan4~13_combout ;
wire \dut|clk_gen_comp|LessThan4~23_combout ;
wire \dut|clk_gen_comp|internal_mult_2~0_combout ;
wire \dut|clk_gen_comp|internal_mult_2~q ;
wire \dut|pat2|Add0~1_sumout ;
wire \dut|pat2|count[0]~feeder_combout ;
wire \dut|pat2|Add0~2 ;
wire \dut|pat2|Add0~13_sumout ;
wire \dut|pat2|Add0~14 ;
wire \dut|pat2|Add0~9_sumout ;
wire \dut|pat2|Add0~10 ;
wire \dut|pat2|Add0~5_sumout ;
wire \dut|pat2|Add0~6 ;
wire \dut|pat2|Add0~25_sumout ;
wire \dut|pat2|Add0~26 ;
wire \dut|pat2|Add0~21_sumout ;
wire \dut|pat2|Add0~22 ;
wire \dut|pat2|Add0~17_sumout ;
wire \dut|pat2|count[6]~feeder_combout ;
wire \dut|pat2|LessThan0~0_combout ;
wire \dut|pat2|LessThan0~1_combout ;
wire \dut|clk_gen_comp|Add3~25_sumout ;
wire \dut|clk_gen_comp|Add3~26 ;
wire \dut|clk_gen_comp|Add3~21_sumout ;
wire \dut|clk_gen_comp|Add3~22 ;
wire \dut|clk_gen_comp|Add3~33_sumout ;
wire \dut|clk_gen_comp|Add3~34 ;
wire \dut|clk_gen_comp|Add3~29_sumout ;
wire \dut|clk_gen_comp|Add3~30 ;
wire \dut|clk_gen_comp|Add3~17_sumout ;
wire \dut|clk_gen_comp|Add3~18 ;
wire \dut|clk_gen_comp|Add3~13_sumout ;
wire \dut|clk_gen_comp|Add3~14 ;
wire \dut|clk_gen_comp|Add3~9_sumout ;
wire \dut|clk_gen_comp|Add3~10 ;
wire \dut|clk_gen_comp|Add3~5_sumout ;
wire \dut|clk_gen_comp|Add3~6 ;
wire \dut|clk_gen_comp|Add3~61_sumout ;
wire \dut|clk_gen_comp|Add3~62 ;
wire \dut|clk_gen_comp|Add3~53_sumout ;
wire \dut|clk_gen_comp|Add3~54 ;
wire \dut|clk_gen_comp|Add3~57_sumout ;
wire \dut|clk_gen_comp|Add3~58 ;
wire \dut|clk_gen_comp|Add3~49_sumout ;
wire \dut|clk_gen_comp|Add3~50 ;
wire \dut|clk_gen_comp|Add3~45_sumout ;
wire \dut|clk_gen_comp|Add3~46 ;
wire \dut|clk_gen_comp|Add3~41_sumout ;
wire \dut|clk_gen_comp|Add3~42 ;
wire \dut|clk_gen_comp|Add3~37_sumout ;
wire \dut|clk_gen_comp|Add3~38 ;
wire \dut|clk_gen_comp|Add3~89_sumout ;
wire \dut|clk_gen_comp|Add3~90 ;
wire \dut|clk_gen_comp|Add3~85_sumout ;
wire \dut|clk_gen_comp|Add3~86 ;
wire \dut|clk_gen_comp|Add3~81_sumout ;
wire \dut|clk_gen_comp|Add3~82 ;
wire \dut|clk_gen_comp|Add3~65_sumout ;
wire \dut|clk_gen_comp|Add3~66 ;
wire \dut|clk_gen_comp|Add3~77_sumout ;
wire \dut|clk_gen_comp|Add3~78 ;
wire \dut|clk_gen_comp|Add3~73_sumout ;
wire \dut|clk_gen_comp|Add3~74 ;
wire \dut|clk_gen_comp|Add3~69_sumout ;
wire \dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~14_combout ;
wire \dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~15_combout ;
wire \dut|clk_gen_comp|LessThan3~20_combout ;
wire \dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~21_combout ;
wire \dut|clk_gen_comp|LessThan3~22_combout ;
wire \dut|clk_gen_comp|LessThan3~23_combout ;
wire \dut|clk_gen_comp|Add3~70 ;
wire \dut|clk_gen_comp|Add3~105_sumout ;
wire \dut|clk_gen_comp|Add3~106 ;
wire \dut|clk_gen_comp|Add3~93_sumout ;
wire \dut|clk_gen_comp|Add3~94 ;
wire \dut|clk_gen_comp|Add3~101_sumout ;
wire \dut|clk_gen_comp|Add3~102 ;
wire \dut|clk_gen_comp|Add3~97_sumout ;
wire \dut|clk_gen_comp|LessThan3~24_combout ;
wire \dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~25_combout ;
wire \dut|clk_gen_comp|Add3~98 ;
wire \dut|clk_gen_comp|Add3~113_sumout ;
wire \dut|clk_gen_comp|Add3~114 ;
wire \dut|clk_gen_comp|Add3~117_sumout ;
wire \dut|clk_gen_comp|Add3~118 ;
wire \dut|clk_gen_comp|Add3~121_sumout ;
wire \dut|clk_gen_comp|Add3~122 ;
wire \dut|clk_gen_comp|Add3~109_sumout ;
wire \dut|clk_gen_comp|Add3~110 ;
wire \dut|clk_gen_comp|Add3~125_sumout ;
wire \dut|clk_gen_comp|LessThan3~28_combout ;
wire \dut|clk_gen_comp|LessThan3~26_combout ;
wire \dut|clk_gen_comp|LessThan3~27_combout ;
wire \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~10_combout ;
wire \dut|clk_gen_comp|LessThan3~6_combout ;
wire \dut|clk_gen_comp|LessThan3~11_combout ;
wire \dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~2_combout ;
wire \dut|clk_gen_comp|LessThan3~31_combout ;
wire \dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~30_combout ;
wire \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan3~1_combout ;
wire \dut|clk_gen_comp|LessThan3~3_combout ;
wire \dut|clk_gen_comp|LessThan3~4_combout ;
wire \dut|clk_gen_comp|LessThan3~0_combout ;
wire \dut|clk_gen_comp|LessThan3~5_combout ;
wire \dut|clk_gen_comp|LessThan3~7_combout ;
wire \dut|clk_gen_comp|LessThan3~12_combout ;
wire \dut|clk_gen_comp|LessThan3~8_combout ;
wire \dut|clk_gen_comp|LessThan3~13_combout ;
wire \dut|clk_gen_comp|LessThan3~33_combout ;
wire \dut|clk_gen_comp|LessThan3~32_combout ;
wire \dut|clk_gen_comp|LessThan3~9_combout ;
wire \dut|clk_gen_comp|LessThan3~16_combout ;
wire \dut|clk_gen_comp|LessThan3~17_combout ;
wire \dut|clk_gen_comp|LessThan3~18_combout ;
wire \dut|clk_gen_comp|LessThan3~19_combout ;
wire \dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE_q ;
wire \dut|clk_gen_comp|Add3~126 ;
wire \dut|clk_gen_comp|Add3~1_sumout ;
wire \dut|clk_gen_comp|LessThan3~29_combout ;
wire \dut|clk_gen_comp|internal_div_8~0_combout ;
wire \dut|clk_gen_comp|internal_div_8~q ;
wire \dut|pat3|Add0~2 ;
wire \dut|pat3|Add0~9_sumout ;
wire \dut|pat3|count~2_combout ;
wire \dut|pat3|Add0~10 ;
wire \dut|pat3|Add0~5_sumout ;
wire \dut|pat3|count~1_combout ;
wire \dut|pat3|Add0~6 ;
wire \dut|pat3|Add0~25_sumout ;
wire \dut|pat3|count~6_combout ;
wire \dut|pat3|Add0~26 ;
wire \dut|pat3|Add0~21_sumout ;
wire \dut|pat3|count~5_combout ;
wire \dut|pat3|Add0~22 ;
wire \dut|pat3|Add0~17_sumout ;
wire \dut|pat3|count~4_combout ;
wire \dut|pat3|Add0~18 ;
wire \dut|pat3|Add0~13_sumout ;
wire \dut|pat3|count~3_combout ;
wire \dut|pat3|LessThan0~0_combout ;
wire \dut|pat3|Add0~1_sumout ;
wire \dut|pat3|count~0_combout ;
wire \dut|pat3|LessThan0~1_combout ;
wire \dut|clk_gen_comp|Add2~25_sumout ;
wire \dut|clk_gen_comp|Add2~26 ;
wire \dut|clk_gen_comp|Add2~21_sumout ;
wire \dut|clk_gen_comp|Add2~22 ;
wire \dut|clk_gen_comp|Add2~33_sumout ;
wire \dut|clk_gen_comp|Add2~34 ;
wire \dut|clk_gen_comp|Add2~29_sumout ;
wire \dut|clk_gen_comp|Add2~30 ;
wire \dut|clk_gen_comp|Add2~17_sumout ;
wire \dut|clk_gen_comp|Add2~18 ;
wire \dut|clk_gen_comp|Add2~13_sumout ;
wire \dut|clk_gen_comp|Add2~14 ;
wire \dut|clk_gen_comp|Add2~9_sumout ;
wire \dut|clk_gen_comp|Add2~10 ;
wire \dut|clk_gen_comp|Add2~5_sumout ;
wire \dut|clk_gen_comp|Add2~6 ;
wire \dut|clk_gen_comp|Add2~61_sumout ;
wire \dut|clk_gen_comp|Add2~62 ;
wire \dut|clk_gen_comp|Add2~53_sumout ;
wire \dut|clk_gen_comp|Add2~54 ;
wire \dut|clk_gen_comp|Add2~57_sumout ;
wire \dut|clk_gen_comp|Add2~58 ;
wire \dut|clk_gen_comp|Add2~49_sumout ;
wire \dut|clk_gen_comp|Add2~50 ;
wire \dut|clk_gen_comp|Add2~45_sumout ;
wire \dut|clk_gen_comp|Add2~46 ;
wire \dut|clk_gen_comp|Add2~41_sumout ;
wire \dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ;
wire \dut|clk_gen_comp|Add2~42 ;
wire \dut|clk_gen_comp|Add2~37_sumout ;
wire \dut|clk_gen_comp|LessThan2~6_combout ;
wire \dut|clk_gen_comp|LessThan2~8_combout ;
wire \dut|clk_gen_comp|LessThan2~9_combout ;
wire \dut|clk_gen_comp|LessThan2~29_combout ;
wire \dut|clk_gen_comp|LessThan2~28_combout ;
wire \dut|clk_gen_comp|LessThan2~7_combout ;
wire \dut|clk_gen_comp|Add2~38 ;
wire \dut|clk_gen_comp|Add2~89_sumout ;
wire \dut|clk_gen_comp|Add2~90 ;
wire \dut|clk_gen_comp|Add2~85_sumout ;
wire \dut|clk_gen_comp|Add2~86 ;
wire \dut|clk_gen_comp|Add2~81_sumout ;
wire \dut|clk_gen_comp|Add2~82 ;
wire \dut|clk_gen_comp|Add2~65_sumout ;
wire \dut|clk_gen_comp|Add2~66 ;
wire \dut|clk_gen_comp|Add2~77_sumout ;
wire \dut|clk_gen_comp|Add2~78 ;
wire \dut|clk_gen_comp|Add2~73_sumout ;
wire \dut|clk_gen_comp|LessThan2~27_combout ;
wire \dut|clk_gen_comp|Add2~74 ;
wire \dut|clk_gen_comp|Add2~69_sumout ;
wire \dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q ;
wire \dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~26_combout ;
wire \dut|clk_gen_comp|LessThan2~12_combout ;
wire \dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~2_combout ;
wire \dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~1_combout ;
wire \dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~24_combout ;
wire \dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~25_combout ;
wire \dut|clk_gen_comp|LessThan2~3_combout ;
wire \dut|clk_gen_comp|LessThan2~30_combout ;
wire \dut|clk_gen_comp|LessThan2~31_combout ;
wire \dut|clk_gen_comp|LessThan2~10_combout ;
wire \dut|clk_gen_comp|LessThan2~4_combout ;
wire \dut|clk_gen_comp|LessThan2~0_combout ;
wire \dut|clk_gen_comp|LessThan2~5_combout ;
wire \dut|clk_gen_comp|LessThan2~13_combout ;
wire \dut|clk_gen_comp|Add2~70 ;
wire \dut|clk_gen_comp|Add2~109_sumout ;
wire \dut|clk_gen_comp|Add2~110 ;
wire \dut|clk_gen_comp|Add2~93_sumout ;
wire \dut|clk_gen_comp|Add2~94 ;
wire \dut|clk_gen_comp|Add2~105_sumout ;
wire \dut|clk_gen_comp|Add2~106 ;
wire \dut|clk_gen_comp|Add2~101_sumout ;
wire \dut|clk_gen_comp|Add2~102 ;
wire \dut|clk_gen_comp|Add2~97_sumout ;
wire \dut|clk_gen_comp|Add2~98 ;
wire \dut|clk_gen_comp|Add2~117_sumout ;
wire \dut|clk_gen_comp|Add2~118 ;
wire \dut|clk_gen_comp|Add2~113_sumout ;
wire \dut|clk_gen_comp|Add2~114 ;
wire \dut|clk_gen_comp|Add2~125_sumout ;
wire \dut|clk_gen_comp|Add2~126 ;
wire \dut|clk_gen_comp|Add2~121_sumout ;
wire \dut|clk_gen_comp|LessThan2~22_combout ;
wire \dut|clk_gen_comp|LessThan2~11_combout ;
wire \dut|clk_gen_comp|LessThan2~14_combout ;
wire \dut|clk_gen_comp|LessThan2~15_combout ;
wire \dut|clk_gen_comp|LessThan2~16_combout ;
wire \dut|clk_gen_comp|LessThan2~17_combout ;
wire \dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ;
wire \dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~20_combout ;
wire \dut|clk_gen_comp|LessThan2~18_combout ;
wire \dut|clk_gen_comp|LessThan2~21_combout ;
wire \dut|clk_gen_comp|Add2~122 ;
wire \dut|clk_gen_comp|Add2~1_sumout ;
wire \dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan2~19_combout ;
wire \dut|clk_gen_comp|LessThan2~23_combout ;
wire \dut|clk_gen_comp|internal_div_4~0_combout ;
wire \dut|clk_gen_comp|internal_div_4~feeder_combout ;
wire \dut|clk_gen_comp|internal_div_4~q ;
wire \dut|clk_gen_comp|Add5~125_sumout ;
wire \dut|clk_gen_comp|Add5~126 ;
wire \dut|clk_gen_comp|Add5~121_sumout ;
wire \dut|clk_gen_comp|Add5~122 ;
wire \dut|clk_gen_comp|Add5~13_sumout ;
wire \dut|clk_gen_comp|Add5~14 ;
wire \dut|clk_gen_comp|Add5~9_sumout ;
wire \dut|clk_gen_comp|Add5~10 ;
wire \dut|clk_gen_comp|Add5~5_sumout ;
wire \dut|clk_gen_comp|Add5~6 ;
wire \dut|clk_gen_comp|Add5~1_sumout ;
wire \dut|clk_gen_comp|Add5~2 ;
wire \dut|clk_gen_comp|Add5~29_sumout ;
wire \dut|clk_gen_comp|Add5~30 ;
wire \dut|clk_gen_comp|Add5~17_sumout ;
wire \dut|clk_gen_comp|Add5~18 ;
wire \dut|clk_gen_comp|Add5~25_sumout ;
wire \dut|clk_gen_comp|Add5~26 ;
wire \dut|clk_gen_comp|Add5~21_sumout ;
wire \dut|clk_gen_comp|Add5~22 ;
wire \dut|clk_gen_comp|Add5~57_sumout ;
wire \dut|clk_gen_comp|Add5~58 ;
wire \dut|clk_gen_comp|Add5~49_sumout ;
wire \dut|clk_gen_comp|Add5~50 ;
wire \dut|clk_gen_comp|Add5~53_sumout ;
wire \dut|clk_gen_comp|Add5~54 ;
wire \dut|clk_gen_comp|Add5~45_sumout ;
wire \dut|clk_gen_comp|Add5~46 ;
wire \dut|clk_gen_comp|Add5~41_sumout ;
wire \dut|clk_gen_comp|Add5~42 ;
wire \dut|clk_gen_comp|Add5~37_sumout ;
wire \dut|clk_gen_comp|Add5~38 ;
wire \dut|clk_gen_comp|Add5~33_sumout ;
wire \dut|clk_gen_comp|Add5~34 ;
wire \dut|clk_gen_comp|Add5~85_sumout ;
wire \dut|clk_gen_comp|Add5~86 ;
wire \dut|clk_gen_comp|Add5~81_sumout ;
wire \dut|clk_gen_comp|Add5~82 ;
wire \dut|clk_gen_comp|Add5~77_sumout ;
wire \dut|clk_gen_comp|Add5~78 ;
wire \dut|clk_gen_comp|Add5~61_sumout ;
wire \dut|clk_gen_comp|Add5~62 ;
wire \dut|clk_gen_comp|Add5~73_sumout ;
wire \dut|clk_gen_comp|Add5~74 ;
wire \dut|clk_gen_comp|Add5~69_sumout ;
wire \dut|clk_gen_comp|Add5~70 ;
wire \dut|clk_gen_comp|Add5~65_sumout ;
wire \dut|clk_gen_comp|Add5~66 ;
wire \dut|clk_gen_comp|Add5~113_sumout ;
wire \dut|clk_gen_comp|Add5~114 ;
wire \dut|clk_gen_comp|Add5~109_sumout ;
wire \dut|clk_gen_comp|Add5~110 ;
wire \dut|clk_gen_comp|Add5~105_sumout ;
wire \dut|clk_gen_comp|LessThan5~26_combout ;
wire \dut|clk_gen_comp|LessThan5~28_combout ;
wire \dut|clk_gen_comp|Add5~106 ;
wire \dut|clk_gen_comp|Add5~90 ;
wire \dut|clk_gen_comp|Add5~101_sumout ;
wire \dut|clk_gen_comp|Add5~102 ;
wire \dut|clk_gen_comp|Add5~97_sumout ;
wire \dut|clk_gen_comp|Add5~98 ;
wire \dut|clk_gen_comp|Add5~93_sumout ;
wire \dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~25_combout ;
wire \dut|clk_gen_comp|LessThan5~27_combout ;
wire \dut|clk_gen_comp|LessThan5~29_combout ;
wire \dut|clk_gen_comp|LessThan5~16_combout ;
wire \dut|clk_gen_comp|LessThan5~22_combout ;
wire \dut|clk_gen_comp|LessThan5~23_combout ;
wire \dut|clk_gen_comp|LessThan5~17_combout ;
wire \dut|clk_gen_comp|LessThan5~21_combout ;
wire \dut|clk_gen_comp|LessThan5~24_combout ;
wire \dut|clk_gen_comp|LessThan5~18_combout ;
wire \dut|clk_gen_comp|LessThan5~19_combout ;
wire \dut|clk_gen_comp|LessThan5~20_combout ;
wire \dut|clk_gen_comp|LessThan5~2_combout ;
wire \dut|clk_gen_comp|LessThan5~4_combout ;
wire \dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~5_combout ;
wire \dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q ;
wire \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~11_combout ;
wire \dut|clk_gen_comp|LessThan5~6_combout ;
wire \dut|clk_gen_comp|LessThan5~12_combout ;
wire \dut|clk_gen_comp|LessThan5~13_combout ;
wire \dut|clk_gen_comp|LessThan5~7_combout ;
wire \dut|clk_gen_comp|LessThan5~8_combout ;
wire \dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~14_combout ;
wire \dut|clk_gen_comp|LessThan5~3_combout ;
wire \dut|clk_gen_comp|LessThan5~9_combout ;
wire \dut|clk_gen_comp|LessThan5~10_combout ;
wire \dut|clk_gen_comp|LessThan5~0_combout ;
wire \dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~1_combout ;
wire \dut|clk_gen_comp|LessThan5~15_combout ;
wire \dut|clk_gen_comp|LessThan5~36_combout ;
wire \dut|clk_gen_comp|Add5~89_sumout ;
wire \dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~30_combout ;
wire \dut|clk_gen_comp|LessThan5~31_combout ;
wire \dut|clk_gen_comp|LessThan5~32_combout ;
wire \dut|clk_gen_comp|Add5~94 ;
wire \dut|clk_gen_comp|Add5~117_sumout ;
wire \dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan5~33_combout ;
wire \dut|clk_gen_comp|LessThan5~34_combout ;
wire \dut|clk_gen_comp|LessThan5~35_combout ;
wire \dut|clk_gen_comp|internal_mult_4~0_combout ;
wire \dut|clk_gen_comp|internal_mult_4~feeder_combout ;
wire \dut|clk_gen_comp|internal_mult_4~q ;
wire \dut|pat4|internal_left[1]~1_combout ;
wire \dut|pat4|internal_left[2]~feeder_combout ;
wire \dut|pat4|internal_left[3]~feeder_combout ;
wire \dut|pat4|internal_left[4]~feeder_combout ;
wire \dut|pat4|internal_left[6]~feeder_combout ;
wire \dut|pat4|internal_left[0]~0_combout ;
wire \dut|pat4|internal_right[6]~1_combout ;
wire \dut|pat4|internal_right[5]~0_combout ;
wire \dut|pat4|internal_right[5]~feeder_combout ;
wire \dut|pat4|internal_right[2]~feeder_combout ;
wire \dut|pat4|LED~0_combout ;
wire \sw[2]~input_o ;
wire \sw[3]~input_o ;
wire \dut|Add0~101_sumout ;
wire \dut|Add0~102 ;
wire \dut|Add0~97_sumout ;
wire \dut|Add0~98 ;
wire \dut|Add0~93_sumout ;
wire \dut|Add0~94 ;
wire \dut|Add0~89_sumout ;
wire \dut|Add0~90 ;
wire \dut|Add0~85_sumout ;
wire \dut|Add0~86 ;
wire \dut|Add0~81_sumout ;
wire \dut|Add0~82 ;
wire \dut|Add0~77_sumout ;
wire \dut|Add0~78 ;
wire \dut|Add0~33_sumout ;
wire \dut|Add0~34 ;
wire \dut|Add0~29_sumout ;
wire \dut|Add0~30 ;
wire \dut|Add0~25_sumout ;
wire \dut|Add0~26 ;
wire \dut|Add0~21_sumout ;
wire \dut|Add0~22 ;
wire \dut|Add0~37_sumout ;
wire \dut|Add0~38 ;
wire \dut|Add0~41_sumout ;
wire \dut|Add0~42 ;
wire \dut|Add0~53_sumout ;
wire \dut|Add0~54 ;
wire \dut|Add0~49_sumout ;
wire \dut|Add0~50 ;
wire \dut|Add0~45_sumout ;
wire \dut|Add0~46 ;
wire \dut|Add0~17_sumout ;
wire \dut|Add0~18 ;
wire \dut|Add0~13_sumout ;
wire \dut|Add0~14 ;
wire \dut|Add0~9_sumout ;
wire \dut|Add0~10 ;
wire \dut|Add0~57_sumout ;
wire \dut|Add0~58 ;
wire \dut|Add0~73_sumout ;
wire \dut|Add0~74 ;
wire \dut|Add0~69_sumout ;
wire \dut|Add0~70 ;
wire \dut|Add0~65_sumout ;
wire \dut|Add0~66 ;
wire \dut|Add0~61_sumout ;
wire \dut|Add0~62 ;
wire \dut|Add0~5_sumout ;
wire \dut|Add0~6 ;
wire \dut|Add0~1_sumout ;
wire \dut|display_count[25]~DUPLICATE_q ;
wire \dut|LessThan0~3_combout ;
wire \dut|LessThan0~1_combout ;
wire \dut|LessThan0~0_combout ;
wire \dut|LessThan0~2_combout ;
wire \push_button_n[1]~input_o ;
wire \dut|conditioner|my_sync|meta~0_combout ;
wire \dut|conditioner|my_sync|meta~q ;
wire \dut|conditioner|my_sync|sync~q ;
wire \dut|conditioner|my_debounce|count[1]~DUPLICATE_q ;
wire \dut|conditioner|my_debounce|count~1_combout ;
wire \dut|conditioner|my_debounce|count~2_combout ;
wire \dut|conditioner|my_debounce|count[0]~DUPLICATE_q ;
wire \dut|conditioner|my_debounce|count[2]~DUPLICATE_q ;
wire \dut|conditioner|my_debounce|count~0_combout ;
wire \dut|conditioner|my_debounce|debounced~0_combout ;
wire \dut|conditioner|my_debounce|debounced~q ;
wire \dut|conditioner|my_pulse|risen~q ;
wire \dut|conditioner|my_pulse|pulser~0_combout ;
wire \dut|conditioner|my_pulse|pulse~q ;
wire \dut|Selector1~0_combout ;
wire \dut|state.activate_timer~q ;
wire \dut|display_count_bool~0_combout ;
wire \dut|display_count_bool~q ;
wire \dut|DISPLAY_TIMER~0_combout ;
wire \dut|display_bool~feeder_combout ;
wire \dut|display_bool~q ;
wire \dut|Selector2~0_combout ;
wire \dut|state.display~q ;
wire \sw[1]~input_o ;
wire \dut|Selector0~0_combout ;
wire \dut|prev_state.idle~0_combout ;
wire \dut|prev_state.idle~q ;
wire \sw[0]~input_o ;
wire \dut|Selector0~1_combout ;
wire \dut|Selector0~2_combout ;
wire \dut|state.idle~q ;
wire \dut|Selector12~0_combout ;
wire \dut|prev_state.four~q ;
wire \dut|Selector7~0_combout ;
wire \dut|Selector7~1_combout ;
wire \dut|state.four~q ;
wire \dut|Selector11~0_combout ;
wire \dut|prev_state.three~q ;
wire \dut|Selector6~0_combout ;
wire \dut|Selector6~1_combout ;
wire \dut|state.three~q ;
wire \dut|Selector19~0_combout ;
wire \dut|Selector10~0_combout ;
wire \dut|prev_state.two~q ;
wire \dut|Selector5~0_combout ;
wire \dut|Selector5~1_combout ;
wire \dut|state.two~q ;
wire \dut|clk_gen_comp|Add1~25_sumout ;
wire \dut|clk_gen_comp|Add1~26 ;
wire \dut|clk_gen_comp|Add1~21_sumout ;
wire \dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE_q ;
wire \dut|clk_gen_comp|Add1~22 ;
wire \dut|clk_gen_comp|Add1~33_sumout ;
wire \dut|clk_gen_comp|Add1~34 ;
wire \dut|clk_gen_comp|Add1~29_sumout ;
wire \dut|clk_gen_comp|Add1~30 ;
wire \dut|clk_gen_comp|Add1~17_sumout ;
wire \dut|clk_gen_comp|Add1~18 ;
wire \dut|clk_gen_comp|Add1~13_sumout ;
wire \dut|clk_gen_comp|Add1~14 ;
wire \dut|clk_gen_comp|Add1~9_sumout ;
wire \dut|clk_gen_comp|Add1~10 ;
wire \dut|clk_gen_comp|Add1~5_sumout ;
wire \dut|clk_gen_comp|Add1~6 ;
wire \dut|clk_gen_comp|Add1~61_sumout ;
wire \dut|clk_gen_comp|Add1~62 ;
wire \dut|clk_gen_comp|Add1~53_sumout ;
wire \dut|clk_gen_comp|Add1~54 ;
wire \dut|clk_gen_comp|Add1~57_sumout ;
wire \dut|clk_gen_comp|Add1~58 ;
wire \dut|clk_gen_comp|Add1~49_sumout ;
wire \dut|clk_gen_comp|Add1~50 ;
wire \dut|clk_gen_comp|Add1~45_sumout ;
wire \dut|clk_gen_comp|Add1~46 ;
wire \dut|clk_gen_comp|Add1~41_sumout ;
wire \dut|clk_gen_comp|Add1~42 ;
wire \dut|clk_gen_comp|Add1~37_sumout ;
wire \dut|clk_gen_comp|Add1~38 ;
wire \dut|clk_gen_comp|Add1~89_sumout ;
wire \dut|clk_gen_comp|Add1~90 ;
wire \dut|clk_gen_comp|Add1~85_sumout ;
wire \dut|clk_gen_comp|Add1~86 ;
wire \dut|clk_gen_comp|Add1~81_sumout ;
wire \dut|clk_gen_comp|Add1~82 ;
wire \dut|clk_gen_comp|Add1~65_sumout ;
wire \dut|clk_gen_comp|Add1~66 ;
wire \dut|clk_gen_comp|Add1~77_sumout ;
wire \dut|clk_gen_comp|Add1~78 ;
wire \dut|clk_gen_comp|Add1~73_sumout ;
wire \dut|clk_gen_comp|Add1~74 ;
wire \dut|clk_gen_comp|Add1~69_sumout ;
wire \dut|clk_gen_comp|Add1~70 ;
wire \dut|clk_gen_comp|Add1~113_sumout ;
wire \dut|clk_gen_comp|Add1~114 ;
wire \dut|clk_gen_comp|Add1~109_sumout ;
wire \dut|clk_gen_comp|Add1~110 ;
wire \dut|clk_gen_comp|Add1~93_sumout ;
wire \dut|clk_gen_comp|Add1~94 ;
wire \dut|clk_gen_comp|Add1~105_sumout ;
wire \dut|clk_gen_comp|Add1~106 ;
wire \dut|clk_gen_comp|Add1~101_sumout ;
wire \dut|clk_gen_comp|Add1~102 ;
wire \dut|clk_gen_comp|Add1~97_sumout ;
wire \dut|clk_gen_comp|Add1~98 ;
wire \dut|clk_gen_comp|Add1~117_sumout ;
wire \dut|clk_gen_comp|Add1~118 ;
wire \dut|clk_gen_comp|Add1~125_sumout ;
wire \dut|clk_gen_comp|Add1~126 ;
wire \dut|clk_gen_comp|Add1~121_sumout ;
wire \dut|clk_gen_comp|Add1~122 ;
wire \dut|clk_gen_comp|Add1~1_sumout ;
wire \dut|clk_gen_comp|LessThan1~25_combout ;
wire \dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan1~18_combout ;
wire \dut|clk_gen_comp|LessThan1~26_combout ;
wire \dut|clk_gen_comp|LessThan1~19_combout ;
wire \dut|clk_gen_comp|LessThan1~24_combout ;
wire \dut|clk_gen_comp|LessThan1~27_combout ;
wire \dut|clk_gen_comp|LessThan1~28_combout ;
wire \dut|clk_gen_comp|LessThan1~31_combout ;
wire \dut|clk_gen_comp|LessThan1~32_combout ;
wire \dut|clk_gen_comp|LessThan1~33_combout ;
wire \dut|clk_gen_comp|LessThan1~34_combout ;
wire \dut|clk_gen_comp|LessThan1~29_combout ;
wire \dut|clk_gen_comp|LessThan1~30_combout ;
wire \dut|clk_gen_comp|LessThan1~11_combout ;
wire \dut|clk_gen_comp|LessThan1~9_combout ;
wire \dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan1~10_combout ;
wire \dut|clk_gen_comp|LessThan1~12_combout ;
wire \dut|clk_gen_comp|LessThan1~13_combout ;
wire \dut|clk_gen_comp|LessThan1~14_combout ;
wire \dut|clk_gen_comp|LessThan1~15_combout ;
wire \dut|clk_gen_comp|LessThan1~16_combout ;
wire \dut|clk_gen_comp|LessThan1~17_combout ;
wire \dut|clk_gen_comp|LessThan1~0_combout ;
wire \dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan1~2_combout ;
wire \dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan1~4_combout ;
wire \dut|clk_gen_comp|LessThan1~3_combout ;
wire \dut|clk_gen_comp|LessThan1~5_combout ;
wire \dut|clk_gen_comp|LessThan1~1_combout ;
wire \dut|clk_gen_comp|LessThan1~6_combout ;
wire \dut|clk_gen_comp|LessThan1~7_combout ;
wire \dut|clk_gen_comp|LessThan1~8_combout ;
wire \dut|clk_gen_comp|LessThan1~20_combout ;
wire \dut|clk_gen_comp|LessThan1~21_combout ;
wire \dut|clk_gen_comp|LessThan1~22_combout ;
wire \dut|clk_gen_comp|LessThan1~23_combout ;
wire \dut|clk_gen_comp|LessThan1~35_combout ;
wire \dut|clk_gen_comp|LessThan1~36_combout ;
wire \dut|clk_gen_comp|internal_div_2~0_combout ;
wire \dut|clk_gen_comp|internal_div_2~feeder_combout ;
wire \dut|clk_gen_comp|internal_div_2~q ;
wire \dut|pat0|internal_led[6]~1_combout ;
wire \dut|pat0|internal_led[2]~feeder_combout ;
wire \dut|pat0|internal_led[0]~0_combout ;
wire \dut|Selector8~0_combout ;
wire \dut|prev_state.zero~q ;
wire \dut|Selector3~0_combout ;
wire \dut|Selector3~1_combout ;
wire \dut|state.zero~q ;
wire \dut|pat1|internal_led[2]~1_combout ;
wire \dut|pat1|internal_led[3]~feeder_combout ;
wire \dut|pat1|internal_led[5]~feeder_combout ;
wire \dut|pat1|internal_led[0]~0_combout ;
wire \dut|Equal0~0_combout ;
wire \dut|Selector9~0_combout ;
wire \dut|prev_state.one~q ;
wire \dut|Selector4~0_combout ;
wire \dut|Selector4~1_combout ;
wire \dut|state.one~q ;
wire \dut|Selector19~1_combout ;
wire \dut|Selector19~2_combout ;
wire \dut|pat3|LED[1]~feeder_combout ;
wire \dut|pat4|internal_left[1]~DUPLICATE_q ;
wire \dut|pat4|LED~1_combout ;
wire \dut|pat4|LED[1]~feeder_combout ;
wire \dut|Selector18~0_combout ;
wire \dut|pat0|internal_led[1]~DUPLICATE_q ;
wire \dut|Selector18~1_combout ;
wire \dut|Selector18~2_combout ;
wire \dut|pat3|LED[2]~feeder_combout ;
wire \dut|pat4|LED~2_combout ;
wire \dut|Selector17~0_combout ;
wire \dut|Selector17~1_combout ;
wire \dut|Selector17~2_combout ;
wire \dut|pat4|LED~3_combout ;
wire \dut|Selector16~0_combout ;
wire \dut|pat2|LED[3]~feeder_combout ;
wire \dut|pat1|internal_led[4]~DUPLICATE_q ;
wire \dut|Selector16~1_combout ;
wire \dut|Selector16~2_combout ;
wire \dut|pat2|LED[4]~feeder_combout ;
wire \dut|Selector15~0_combout ;
wire \dut|pat4|LED~4_combout ;
wire \dut|Selector15~1_combout ;
wire \dut|pat0|internal_led[4]~DUPLICATE_q ;
wire \dut|Selector15~2_combout ;
wire \dut|pat4|LED~5_combout ;
wire \dut|Selector14~1_combout ;
wire \dut|Selector14~0_combout ;
wire \dut|Selector14~2_combout ;
wire \dut|Selector13~0_combout ;
wire \dut|pat4|LED~6_combout ;
wire \dut|Selector13~1_combout ;
wire \dut|Selector13~2_combout ;
wire \dut|clk_gen_comp|Add0~25_sumout ;
wire \dut|clk_gen_comp|Add0~26 ;
wire \dut|clk_gen_comp|Add0~21_sumout ;
wire \dut|clk_gen_comp|Add0~22 ;
wire \dut|clk_gen_comp|Add0~33_sumout ;
wire \dut|clk_gen_comp|Add0~34 ;
wire \dut|clk_gen_comp|Add0~29_sumout ;
wire \dut|clk_gen_comp|Add0~30 ;
wire \dut|clk_gen_comp|Add0~17_sumout ;
wire \dut|clk_gen_comp|Add0~18 ;
wire \dut|clk_gen_comp|Add0~13_sumout ;
wire \dut|clk_gen_comp|Add0~14 ;
wire \dut|clk_gen_comp|Add0~9_sumout ;
wire \dut|clk_gen_comp|Add0~10 ;
wire \dut|clk_gen_comp|Add0~5_sumout ;
wire \dut|clk_gen_comp|Add0~6 ;
wire \dut|clk_gen_comp|Add0~61_sumout ;
wire \dut|clk_gen_comp|Add0~62 ;
wire \dut|clk_gen_comp|Add0~53_sumout ;
wire \dut|clk_gen_comp|Add0~54 ;
wire \dut|clk_gen_comp|Add0~57_sumout ;
wire \dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE_q ;
wire \dut|clk_gen_comp|Add0~58 ;
wire \dut|clk_gen_comp|Add0~49_sumout ;
wire \dut|clk_gen_comp|Add0~50 ;
wire \dut|clk_gen_comp|Add0~45_sumout ;
wire \dut|clk_gen_comp|Add0~46 ;
wire \dut|clk_gen_comp|Add0~41_sumout ;
wire \dut|clk_gen_comp|Add0~42 ;
wire \dut|clk_gen_comp|Add0~37_sumout ;
wire \dut|clk_gen_comp|Add0~38 ;
wire \dut|clk_gen_comp|Add0~89_sumout ;
wire \dut|clk_gen_comp|Add0~90 ;
wire \dut|clk_gen_comp|Add0~85_sumout ;
wire \dut|clk_gen_comp|Add0~86 ;
wire \dut|clk_gen_comp|Add0~81_sumout ;
wire \dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE_q ;
wire \dut|clk_gen_comp|Add0~82 ;
wire \dut|clk_gen_comp|Add0~65_sumout ;
wire \dut|clk_gen_comp|Add0~66 ;
wire \dut|clk_gen_comp|Add0~77_sumout ;
wire \dut|clk_gen_comp|Add0~78 ;
wire \dut|clk_gen_comp|Add0~73_sumout ;
wire \dut|clk_gen_comp|Add0~74 ;
wire \dut|clk_gen_comp|Add0~69_sumout ;
wire \dut|clk_gen_comp|Add0~70 ;
wire \dut|clk_gen_comp|Add0~117_sumout ;
wire \dut|clk_gen_comp|Add0~118 ;
wire \dut|clk_gen_comp|Add0~113_sumout ;
wire \dut|clk_gen_comp|Add0~114 ;
wire \dut|clk_gen_comp|Add0~109_sumout ;
wire \dut|clk_gen_comp|Add0~110 ;
wire \dut|clk_gen_comp|Add0~93_sumout ;
wire \dut|clk_gen_comp|Add0~94 ;
wire \dut|clk_gen_comp|Add0~105_sumout ;
wire \dut|clk_gen_comp|Add0~106 ;
wire \dut|clk_gen_comp|Add0~101_sumout ;
wire \dut|clk_gen_comp|Add0~102 ;
wire \dut|clk_gen_comp|Add0~97_sumout ;
wire \dut|clk_gen_comp|Add0~98 ;
wire \dut|clk_gen_comp|Add0~125_sumout ;
wire \dut|clk_gen_comp|Add0~126 ;
wire \dut|clk_gen_comp|Add0~121_sumout ;
wire \dut|clk_gen_comp|LessThan0~23_combout ;
wire \dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan0~17_combout ;
wire \dut|clk_gen_comp|LessThan0~18_combout ;
wire \dut|clk_gen_comp|LessThan0~19_combout ;
wire \dut|clk_gen_comp|LessThan0~16_combout ;
wire \dut|clk_gen_comp|LessThan0~20_combout ;
wire \dut|clk_gen_comp|LessThan0~31_combout ;
wire \dut|clk_gen_comp|LessThan0~32_combout ;
wire \dut|clk_gen_comp|LessThan0~21_combout ;
wire \dut|clk_gen_comp|LessThan0~22_combout ;
wire \dut|clk_gen_comp|LessThan0~30_combout ;
wire \dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan0~29_combout ;
wire \dut|clk_gen_comp|LessThan0~14_combout ;
wire \dut|clk_gen_comp|LessThan0~11_combout ;
wire \dut|clk_gen_comp|LessThan0~15_combout ;
wire \dut|clk_gen_comp|LessThan0~25_combout ;
wire \dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q ;
wire \dut|clk_gen_comp|LessThan0~2_combout ;
wire \dut|clk_gen_comp|LessThan0~26_combout ;
wire \dut|clk_gen_comp|LessThan0~1_combout ;
wire \dut|clk_gen_comp|LessThan0~3_combout ;
wire \dut|clk_gen_comp|LessThan0~34_combout ;
wire \dut|clk_gen_comp|LessThan0~33_combout ;
wire \dut|clk_gen_comp|LessThan0~7_combout ;
wire \dut|clk_gen_comp|LessThan0~6_combout ;
wire \dut|clk_gen_comp|LessThan0~8_combout ;
wire \dut|clk_gen_comp|LessThan0~9_combout ;
wire \dut|clk_gen_comp|LessThan0~27_combout ;
wire \dut|clk_gen_comp|LessThan0~28_combout ;
wire \dut|clk_gen_comp|LessThan0~12_combout ;
wire \dut|clk_gen_comp|LessThan0~35_combout ;
wire \dut|clk_gen_comp|LessThan0~36_combout ;
wire \dut|clk_gen_comp|LessThan0~10_combout ;
wire \dut|clk_gen_comp|LessThan0~0_combout ;
wire \dut|clk_gen_comp|LessThan0~4_combout ;
wire \dut|clk_gen_comp|LessThan0~5_combout ;
wire \dut|clk_gen_comp|LessThan0~13_combout ;
wire \dut|clk_gen_comp|Add0~122 ;
wire \dut|clk_gen_comp|Add0~1_sumout ;
wire \dut|clk_gen_comp|LessThan0~24_combout ;
wire \dut|clk_gen_comp|internal_div_1~0_combout ;
wire \dut|clk_gen_comp|internal_div_1~feeder_combout ;
wire \dut|clk_gen_comp|internal_div_1~q ;
wire \dut|led_active[7]~0_combout ;
wire \dut|led_active[7]~feeder_combout ;
wire [29:0] \dut|clk_gen_comp|max_mult_2 ;
wire [6:0] \dut|pat2|count ;
wire [6:0] \dut|pat3|count ;
wire [31:0] \dut|clk_gen_comp|cnt_div_1 ;
wire [28:0] \dut|clk_gen_comp|max_div_1 ;
wire [25:0] \dut|display_count ;
wire [31:0] \dut|clk_gen_comp|cnt_mult_2 ;
wire [30:0] \dut|clk_gen_comp|max_mult_4 ;
wire [28:0] \dut|clk_gen_comp|max_div_8 ;
wire [31:0] \dut|clk_gen_comp|cnt_div_4 ;
wire [28:0] \dut|clk_gen_comp|max_div_4 ;
wire [31:0] \dut|clk_gen_comp|cnt_div_8 ;
wire [31:0] \dut|clk_gen_comp|cnt_div_2 ;
wire [28:0] \dut|clk_gen_comp|max_div_2 ;
wire [31:0] \dut|clk_gen_comp|cnt_mult_4 ;
wire [7:0] \dut|led_active ;
wire [6:0] \dut|pat2|LED ;
wire [6:0] \dut|pat4|LED ;
wire [6:0] \dut|pat3|LED ;
wire [6:0] \dut|pat1|internal_led ;
wire [6:0] \dut|pat0|internal_led ;
wire [6:0] \dut|pat1|LED ;
wire [6:0] \dut|pat4|internal_right ;
wire [6:0] \dut|pat4|internal_left ;
wire [2:0] \dut|conditioner|my_debounce|count ;

wire [63:0] \dut|clk_gen_comp|Mult0~mac_RESULTA_bus ;
wire [63:0] \dut|clk_gen_comp|Mult4~mac_RESULTA_bus ;
wire [63:0] \dut|clk_gen_comp|Mult3~mac_RESULTA_bus ;
wire [63:0] \dut|clk_gen_comp|Mult2~8_RESULTA_bus ;
wire [63:0] \dut|clk_gen_comp|Mult1~8_RESULTA_bus ;
wire [63:0] \dut|clk_gen_comp|Mult5~8_RESULTA_bus ;

assign \dut|clk_gen_comp|max_div_1 [0] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [0];
assign \dut|clk_gen_comp|max_div_1 [1] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [1];
assign \dut|clk_gen_comp|max_div_1 [2] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [2];
assign \dut|clk_gen_comp|max_div_1 [3] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [3];
assign \dut|clk_gen_comp|max_div_1 [4] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [4];
assign \dut|clk_gen_comp|max_div_1 [5] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [5];
assign \dut|clk_gen_comp|max_div_1 [6] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [6];
assign \dut|clk_gen_comp|max_div_1 [7] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [7];
assign \dut|clk_gen_comp|max_div_1 [8] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [8];
assign \dut|clk_gen_comp|max_div_1 [9] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [9];
assign \dut|clk_gen_comp|max_div_1 [10] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [10];
assign \dut|clk_gen_comp|max_div_1 [11] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [11];
assign \dut|clk_gen_comp|max_div_1 [12] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [12];
assign \dut|clk_gen_comp|max_div_1 [13] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [13];
assign \dut|clk_gen_comp|max_div_1 [14] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [14];
assign \dut|clk_gen_comp|max_div_1 [15] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [15];
assign \dut|clk_gen_comp|max_div_1 [16] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [16];
assign \dut|clk_gen_comp|max_div_1 [17] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [17];
assign \dut|clk_gen_comp|max_div_1 [18] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [18];
assign \dut|clk_gen_comp|max_div_1 [19] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [19];
assign \dut|clk_gen_comp|max_div_1 [20] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [20];
assign \dut|clk_gen_comp|max_div_1 [21] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [21];
assign \dut|clk_gen_comp|max_div_1 [22] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [22];
assign \dut|clk_gen_comp|max_div_1 [23] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [23];
assign \dut|clk_gen_comp|max_div_1 [24] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [24];
assign \dut|clk_gen_comp|max_div_1 [25] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [25];
assign \dut|clk_gen_comp|max_div_1 [26] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [26];
assign \dut|clk_gen_comp|max_div_1 [27] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [27];
assign \dut|clk_gen_comp|max_div_1 [28] = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [28];
assign \dut|clk_gen_comp|Mult0~8  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [29];
assign \dut|clk_gen_comp|Mult0~9  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [30];
assign \dut|clk_gen_comp|Mult0~10  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [31];
assign \dut|clk_gen_comp|Mult0~11  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [32];
assign \dut|clk_gen_comp|Mult0~12  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [33];
assign \dut|clk_gen_comp|Mult0~13  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [34];
assign \dut|clk_gen_comp|Mult0~14  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [35];
assign \dut|clk_gen_comp|Mult0~15  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [36];
assign \dut|clk_gen_comp|Mult0~16  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [37];
assign \dut|clk_gen_comp|Mult0~17  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [38];
assign \dut|clk_gen_comp|Mult0~18  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [39];
assign \dut|clk_gen_comp|Mult0~19  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [40];
assign \dut|clk_gen_comp|Mult0~20  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [41];
assign \dut|clk_gen_comp|Mult0~21  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [42];
assign \dut|clk_gen_comp|Mult0~22  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [43];
assign \dut|clk_gen_comp|Mult0~23  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [44];
assign \dut|clk_gen_comp|Mult0~24  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [45];
assign \dut|clk_gen_comp|Mult0~25  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [46];
assign \dut|clk_gen_comp|Mult0~26  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [47];
assign \dut|clk_gen_comp|Mult0~27  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [48];
assign \dut|clk_gen_comp|Mult0~28  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [49];
assign \dut|clk_gen_comp|Mult0~29  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [50];
assign \dut|clk_gen_comp|Mult0~30  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [51];
assign \dut|clk_gen_comp|Mult0~31  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [52];
assign \dut|clk_gen_comp|Mult0~32  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [53];
assign \dut|clk_gen_comp|Mult0~33  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [54];
assign \dut|clk_gen_comp|Mult0~34  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [55];
assign \dut|clk_gen_comp|Mult0~35  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [56];
assign \dut|clk_gen_comp|Mult0~36  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [57];
assign \dut|clk_gen_comp|Mult0~37  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [58];
assign \dut|clk_gen_comp|Mult0~38  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [59];
assign \dut|clk_gen_comp|Mult0~39  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [60];
assign \dut|clk_gen_comp|Mult0~40  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [61];
assign \dut|clk_gen_comp|Mult0~41  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [62];
assign \dut|clk_gen_comp|Mult0~42  = \dut|clk_gen_comp|Mult0~mac_RESULTA_bus [63];

assign \dut|clk_gen_comp|max_mult_4 [2] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [0];
assign \dut|clk_gen_comp|max_mult_4 [3] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [1];
assign \dut|clk_gen_comp|max_mult_4 [4] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [2];
assign \dut|clk_gen_comp|max_mult_2 [4] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [3];
assign \dut|clk_gen_comp|max_mult_2 [5] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [4];
assign \dut|clk_gen_comp|max_mult_2 [6] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [5];
assign \dut|clk_gen_comp|max_mult_2 [7] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [6];
assign \dut|clk_gen_comp|max_mult_2 [8] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [7];
assign \dut|clk_gen_comp|max_mult_2 [9] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [8];
assign \dut|clk_gen_comp|max_mult_2 [10] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [9];
assign \dut|clk_gen_comp|max_mult_2 [11] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [10];
assign \dut|clk_gen_comp|max_mult_2 [12] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [11];
assign \dut|clk_gen_comp|max_mult_2 [13] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [12];
assign \dut|clk_gen_comp|max_mult_2 [14] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [13];
assign \dut|clk_gen_comp|max_mult_2 [15] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [14];
assign \dut|clk_gen_comp|max_mult_2 [16] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [15];
assign \dut|clk_gen_comp|max_mult_2 [17] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [16];
assign \dut|clk_gen_comp|max_mult_2 [18] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [17];
assign \dut|clk_gen_comp|max_mult_2 [19] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [18];
assign \dut|clk_gen_comp|max_mult_2 [20] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [19];
assign \dut|clk_gen_comp|max_mult_2 [21] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [20];
assign \dut|clk_gen_comp|max_mult_2 [22] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [21];
assign \dut|clk_gen_comp|max_mult_2 [23] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [22];
assign \dut|clk_gen_comp|max_mult_2 [24] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [23];
assign \dut|clk_gen_comp|max_mult_2 [25] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [24];
assign \dut|clk_gen_comp|max_mult_2 [26] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [25];
assign \dut|clk_gen_comp|max_mult_2 [27] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [26];
assign \dut|clk_gen_comp|max_mult_2 [28] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [27];
assign \dut|clk_gen_comp|max_mult_2 [29] = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [28];
assign \dut|clk_gen_comp|Mult4~8  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [29];
assign \dut|clk_gen_comp|Mult4~9  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [30];
assign \dut|clk_gen_comp|Mult4~10  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [31];
assign \dut|clk_gen_comp|Mult4~11  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [32];
assign \dut|clk_gen_comp|Mult4~12  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [33];
assign \dut|clk_gen_comp|Mult4~13  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [34];
assign \dut|clk_gen_comp|Mult4~14  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [35];
assign \dut|clk_gen_comp|Mult4~15  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [36];
assign \dut|clk_gen_comp|Mult4~16  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [37];
assign \dut|clk_gen_comp|Mult4~17  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [38];
assign \dut|clk_gen_comp|Mult4~18  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [39];
assign \dut|clk_gen_comp|Mult4~19  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [40];
assign \dut|clk_gen_comp|Mult4~20  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [41];
assign \dut|clk_gen_comp|Mult4~21  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [42];
assign \dut|clk_gen_comp|Mult4~22  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [43];
assign \dut|clk_gen_comp|Mult4~23  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [44];
assign \dut|clk_gen_comp|Mult4~24  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [45];
assign \dut|clk_gen_comp|Mult4~25  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [46];
assign \dut|clk_gen_comp|Mult4~26  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [47];
assign \dut|clk_gen_comp|Mult4~27  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [48];
assign \dut|clk_gen_comp|Mult4~28  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [49];
assign \dut|clk_gen_comp|Mult4~29  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [50];
assign \dut|clk_gen_comp|Mult4~30  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [51];
assign \dut|clk_gen_comp|Mult4~31  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [52];
assign \dut|clk_gen_comp|Mult4~32  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [53];
assign \dut|clk_gen_comp|Mult4~33  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [54];
assign \dut|clk_gen_comp|Mult4~34  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [55];
assign \dut|clk_gen_comp|Mult4~35  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [56];
assign \dut|clk_gen_comp|Mult4~36  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [57];
assign \dut|clk_gen_comp|Mult4~37  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [58];
assign \dut|clk_gen_comp|Mult4~38  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [59];
assign \dut|clk_gen_comp|Mult4~39  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [60];
assign \dut|clk_gen_comp|Mult4~40  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [61];
assign \dut|clk_gen_comp|Mult4~41  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [62];
assign \dut|clk_gen_comp|Mult4~42  = \dut|clk_gen_comp|Mult4~mac_RESULTA_bus [63];

assign \dut|clk_gen_comp|max_mult_2 [1] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [0];
assign \dut|clk_gen_comp|max_mult_2 [2] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [1];
assign \dut|clk_gen_comp|max_mult_2 [3] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [2];
assign \dut|clk_gen_comp|max_div_8 [0] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [3];
assign \dut|clk_gen_comp|max_div_8 [1] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [4];
assign \dut|clk_gen_comp|max_div_8 [2] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [5];
assign \dut|clk_gen_comp|max_div_8 [3] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [6];
assign \dut|clk_gen_comp|max_div_8 [4] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [7];
assign \dut|clk_gen_comp|max_div_8 [5] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [8];
assign \dut|clk_gen_comp|max_div_8 [6] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [9];
assign \dut|clk_gen_comp|max_div_8 [7] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [10];
assign \dut|clk_gen_comp|max_div_8 [8] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [11];
assign \dut|clk_gen_comp|max_div_8 [9] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [12];
assign \dut|clk_gen_comp|max_div_8 [10] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [13];
assign \dut|clk_gen_comp|max_div_8 [11] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [14];
assign \dut|clk_gen_comp|max_div_8 [12] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [15];
assign \dut|clk_gen_comp|max_div_8 [13] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [16];
assign \dut|clk_gen_comp|max_div_8 [14] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [17];
assign \dut|clk_gen_comp|max_div_8 [15] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [18];
assign \dut|clk_gen_comp|max_div_8 [16] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [19];
assign \dut|clk_gen_comp|max_div_8 [17] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [20];
assign \dut|clk_gen_comp|max_div_8 [18] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [21];
assign \dut|clk_gen_comp|max_div_8 [19] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [22];
assign \dut|clk_gen_comp|max_div_8 [20] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [23];
assign \dut|clk_gen_comp|max_div_8 [21] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [24];
assign \dut|clk_gen_comp|max_div_8 [22] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [25];
assign \dut|clk_gen_comp|max_div_8 [23] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [26];
assign \dut|clk_gen_comp|max_div_8 [24] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [27];
assign \dut|clk_gen_comp|max_div_8 [25] = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [28];
assign \dut|clk_gen_comp|Mult3~8  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [29];
assign \dut|clk_gen_comp|Mult3~9  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [30];
assign \dut|clk_gen_comp|Mult3~10  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [31];
assign \dut|clk_gen_comp|Mult3~11  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [32];
assign \dut|clk_gen_comp|Mult3~12  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [33];
assign \dut|clk_gen_comp|Mult3~13  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [34];
assign \dut|clk_gen_comp|Mult3~14  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [35];
assign \dut|clk_gen_comp|Mult3~15  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [36];
assign \dut|clk_gen_comp|Mult3~16  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [37];
assign \dut|clk_gen_comp|Mult3~17  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [38];
assign \dut|clk_gen_comp|Mult3~18  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [39];
assign \dut|clk_gen_comp|Mult3~19  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [40];
assign \dut|clk_gen_comp|Mult3~20  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [41];
assign \dut|clk_gen_comp|Mult3~21  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [42];
assign \dut|clk_gen_comp|Mult3~22  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [43];
assign \dut|clk_gen_comp|Mult3~23  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [44];
assign \dut|clk_gen_comp|Mult3~24  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [45];
assign \dut|clk_gen_comp|Mult3~25  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [46];
assign \dut|clk_gen_comp|Mult3~26  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [47];
assign \dut|clk_gen_comp|Mult3~27  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [48];
assign \dut|clk_gen_comp|Mult3~28  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [49];
assign \dut|clk_gen_comp|Mult3~29  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [50];
assign \dut|clk_gen_comp|Mult3~30  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [51];
assign \dut|clk_gen_comp|Mult3~31  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [52];
assign \dut|clk_gen_comp|Mult3~32  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [53];
assign \dut|clk_gen_comp|Mult3~33  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [54];
assign \dut|clk_gen_comp|Mult3~34  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [55];
assign \dut|clk_gen_comp|Mult3~35  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [56];
assign \dut|clk_gen_comp|Mult3~36  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [57];
assign \dut|clk_gen_comp|Mult3~37  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [58];
assign \dut|clk_gen_comp|Mult3~38  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [59];
assign \dut|clk_gen_comp|Mult3~39  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [60];
assign \dut|clk_gen_comp|Mult3~40  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [61];
assign \dut|clk_gen_comp|Mult3~41  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [62];
assign \dut|clk_gen_comp|Mult3~42  = \dut|clk_gen_comp|Mult3~mac_RESULTA_bus [63];

assign \dut|clk_gen_comp|Mult2~8_resulta  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [0];
assign \dut|clk_gen_comp|Mult2~9  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [1];
assign \dut|clk_gen_comp|max_div_4 [0] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [2];
assign \dut|clk_gen_comp|max_div_4 [1] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [3];
assign \dut|clk_gen_comp|max_div_4 [2] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [4];
assign \dut|clk_gen_comp|max_div_4 [3] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [5];
assign \dut|clk_gen_comp|max_div_4 [4] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [6];
assign \dut|clk_gen_comp|max_div_4 [5] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [7];
assign \dut|clk_gen_comp|max_div_4 [6] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [8];
assign \dut|clk_gen_comp|max_div_4 [7] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [9];
assign \dut|clk_gen_comp|max_div_4 [8] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [10];
assign \dut|clk_gen_comp|max_div_4 [9] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [11];
assign \dut|clk_gen_comp|max_div_4 [10] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [12];
assign \dut|clk_gen_comp|max_div_4 [11] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [13];
assign \dut|clk_gen_comp|max_div_4 [12] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [14];
assign \dut|clk_gen_comp|max_div_4 [13] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [15];
assign \dut|clk_gen_comp|max_div_4 [14] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [16];
assign \dut|clk_gen_comp|max_div_4 [15] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [17];
assign \dut|clk_gen_comp|max_div_4 [16] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [18];
assign \dut|clk_gen_comp|max_div_4 [17] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [19];
assign \dut|clk_gen_comp|max_div_4 [18] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [20];
assign \dut|clk_gen_comp|max_div_4 [19] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [21];
assign \dut|clk_gen_comp|max_div_4 [20] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [22];
assign \dut|clk_gen_comp|max_div_4 [21] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [23];
assign \dut|clk_gen_comp|max_div_4 [22] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [24];
assign \dut|clk_gen_comp|max_div_4 [23] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [25];
assign \dut|clk_gen_comp|max_div_4 [24] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [26];
assign \dut|clk_gen_comp|max_div_4 [25] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [27];
assign \dut|clk_gen_comp|max_div_4 [26] = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [28];
assign \dut|clk_gen_comp|Mult2~10  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [29];
assign \dut|clk_gen_comp|Mult2~11  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [30];
assign \dut|clk_gen_comp|Mult2~12  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [31];
assign \dut|clk_gen_comp|Mult2~13  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [32];
assign \dut|clk_gen_comp|Mult2~14  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [33];
assign \dut|clk_gen_comp|Mult2~15  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [34];
assign \dut|clk_gen_comp|Mult2~16  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [35];
assign \dut|clk_gen_comp|Mult2~17  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [36];
assign \dut|clk_gen_comp|Mult2~18  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [37];
assign \dut|clk_gen_comp|Mult2~19  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [38];
assign \dut|clk_gen_comp|Mult2~20  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [39];
assign \dut|clk_gen_comp|Mult2~21  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [40];
assign \dut|clk_gen_comp|Mult2~22  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [41];
assign \dut|clk_gen_comp|Mult2~23  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [42];
assign \dut|clk_gen_comp|Mult2~24  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [43];
assign \dut|clk_gen_comp|Mult2~25  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [44];
assign \dut|clk_gen_comp|Mult2~26  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [45];
assign \dut|clk_gen_comp|Mult2~27  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [46];
assign \dut|clk_gen_comp|Mult2~28  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [47];
assign \dut|clk_gen_comp|Mult2~29  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [48];
assign \dut|clk_gen_comp|Mult2~30  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [49];
assign \dut|clk_gen_comp|Mult2~31  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [50];
assign \dut|clk_gen_comp|Mult2~32  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [51];
assign \dut|clk_gen_comp|Mult2~33  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [52];
assign \dut|clk_gen_comp|Mult2~34  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [53];
assign \dut|clk_gen_comp|Mult2~35  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [54];
assign \dut|clk_gen_comp|Mult2~36  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [55];
assign \dut|clk_gen_comp|Mult2~37  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [56];
assign \dut|clk_gen_comp|Mult2~38  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [57];
assign \dut|clk_gen_comp|Mult2~39  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [58];
assign \dut|clk_gen_comp|Mult2~40  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [59];
assign \dut|clk_gen_comp|Mult2~41  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [60];
assign \dut|clk_gen_comp|Mult2~42  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [61];
assign \dut|clk_gen_comp|Mult2~43  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [62];
assign \dut|clk_gen_comp|Mult2~44  = \dut|clk_gen_comp|Mult2~8_RESULTA_bus [63];

assign \dut|clk_gen_comp|Mult1~8_resulta  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [0];
assign \dut|clk_gen_comp|max_div_2 [0] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [1];
assign \dut|clk_gen_comp|max_div_2 [1] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [2];
assign \dut|clk_gen_comp|max_div_2 [2] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [3];
assign \dut|clk_gen_comp|max_div_2 [3] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [4];
assign \dut|clk_gen_comp|max_div_2 [4] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [5];
assign \dut|clk_gen_comp|max_div_2 [5] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [6];
assign \dut|clk_gen_comp|max_div_2 [6] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [7];
assign \dut|clk_gen_comp|max_div_2 [7] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [8];
assign \dut|clk_gen_comp|max_div_2 [8] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [9];
assign \dut|clk_gen_comp|max_div_2 [9] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [10];
assign \dut|clk_gen_comp|max_div_2 [10] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [11];
assign \dut|clk_gen_comp|max_div_2 [11] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [12];
assign \dut|clk_gen_comp|max_div_2 [12] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [13];
assign \dut|clk_gen_comp|max_div_2 [13] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [14];
assign \dut|clk_gen_comp|max_div_2 [14] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [15];
assign \dut|clk_gen_comp|max_div_2 [15] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [16];
assign \dut|clk_gen_comp|max_div_2 [16] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [17];
assign \dut|clk_gen_comp|max_div_2 [17] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [18];
assign \dut|clk_gen_comp|max_div_2 [18] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [19];
assign \dut|clk_gen_comp|max_div_2 [19] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [20];
assign \dut|clk_gen_comp|max_div_2 [20] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [21];
assign \dut|clk_gen_comp|max_div_2 [21] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [22];
assign \dut|clk_gen_comp|max_div_2 [22] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [23];
assign \dut|clk_gen_comp|max_div_2 [23] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [24];
assign \dut|clk_gen_comp|max_div_2 [24] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [25];
assign \dut|clk_gen_comp|max_div_2 [25] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [26];
assign \dut|clk_gen_comp|max_div_2 [26] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [27];
assign \dut|clk_gen_comp|max_div_2 [27] = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [28];
assign \dut|clk_gen_comp|Mult1~9  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [29];
assign \dut|clk_gen_comp|Mult1~10  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [30];
assign \dut|clk_gen_comp|Mult1~11  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [31];
assign \dut|clk_gen_comp|Mult1~12  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [32];
assign \dut|clk_gen_comp|Mult1~13  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [33];
assign \dut|clk_gen_comp|Mult1~14  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [34];
assign \dut|clk_gen_comp|Mult1~15  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [35];
assign \dut|clk_gen_comp|Mult1~16  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [36];
assign \dut|clk_gen_comp|Mult1~17  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [37];
assign \dut|clk_gen_comp|Mult1~18  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [38];
assign \dut|clk_gen_comp|Mult1~19  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [39];
assign \dut|clk_gen_comp|Mult1~20  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [40];
assign \dut|clk_gen_comp|Mult1~21  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [41];
assign \dut|clk_gen_comp|Mult1~22  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [42];
assign \dut|clk_gen_comp|Mult1~23  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [43];
assign \dut|clk_gen_comp|Mult1~24  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [44];
assign \dut|clk_gen_comp|Mult1~25  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [45];
assign \dut|clk_gen_comp|Mult1~26  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [46];
assign \dut|clk_gen_comp|Mult1~27  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [47];
assign \dut|clk_gen_comp|Mult1~28  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [48];
assign \dut|clk_gen_comp|Mult1~29  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [49];
assign \dut|clk_gen_comp|Mult1~30  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [50];
assign \dut|clk_gen_comp|Mult1~31  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [51];
assign \dut|clk_gen_comp|Mult1~32  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [52];
assign \dut|clk_gen_comp|Mult1~33  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [53];
assign \dut|clk_gen_comp|Mult1~34  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [54];
assign \dut|clk_gen_comp|Mult1~35  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [55];
assign \dut|clk_gen_comp|Mult1~36  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [56];
assign \dut|clk_gen_comp|Mult1~37  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [57];
assign \dut|clk_gen_comp|Mult1~38  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [58];
assign \dut|clk_gen_comp|Mult1~39  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [59];
assign \dut|clk_gen_comp|Mult1~40  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [60];
assign \dut|clk_gen_comp|Mult1~41  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [61];
assign \dut|clk_gen_comp|Mult1~42  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [62];
assign \dut|clk_gen_comp|Mult1~43  = \dut|clk_gen_comp|Mult1~8_RESULTA_bus [63];

assign \dut|clk_gen_comp|Mult5~8_resulta  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [0];
assign \dut|clk_gen_comp|Mult5~9  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [1];
assign \dut|clk_gen_comp|Mult5~10  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [2];
assign \dut|clk_gen_comp|max_mult_4 [5] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [3];
assign \dut|clk_gen_comp|max_mult_4 [6] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [4];
assign \dut|clk_gen_comp|max_mult_4 [7] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [5];
assign \dut|clk_gen_comp|max_mult_4 [8] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [6];
assign \dut|clk_gen_comp|max_mult_4 [9] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [7];
assign \dut|clk_gen_comp|max_mult_4 [10] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [8];
assign \dut|clk_gen_comp|max_mult_4 [11] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [9];
assign \dut|clk_gen_comp|max_mult_4 [12] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [10];
assign \dut|clk_gen_comp|max_mult_4 [13] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [11];
assign \dut|clk_gen_comp|max_mult_4 [14] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [12];
assign \dut|clk_gen_comp|max_mult_4 [15] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [13];
assign \dut|clk_gen_comp|max_mult_4 [16] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [14];
assign \dut|clk_gen_comp|max_mult_4 [17] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [15];
assign \dut|clk_gen_comp|max_mult_4 [18] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [16];
assign \dut|clk_gen_comp|max_mult_4 [19] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [17];
assign \dut|clk_gen_comp|max_mult_4 [20] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [18];
assign \dut|clk_gen_comp|max_mult_4 [21] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [19];
assign \dut|clk_gen_comp|max_mult_4 [22] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [20];
assign \dut|clk_gen_comp|max_mult_4 [23] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [21];
assign \dut|clk_gen_comp|max_mult_4 [24] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [22];
assign \dut|clk_gen_comp|max_mult_4 [25] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [23];
assign \dut|clk_gen_comp|max_mult_4 [26] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [24];
assign \dut|clk_gen_comp|max_mult_4 [27] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [25];
assign \dut|clk_gen_comp|max_mult_4 [28] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [26];
assign \dut|clk_gen_comp|max_mult_4 [29] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [27];
assign \dut|clk_gen_comp|max_mult_4 [30] = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [28];
assign \dut|clk_gen_comp|Mult5~11  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [29];
assign \dut|clk_gen_comp|Mult5~12  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [30];
assign \dut|clk_gen_comp|Mult5~13  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [31];
assign \dut|clk_gen_comp|Mult5~14  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [32];
assign \dut|clk_gen_comp|Mult5~15  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [33];
assign \dut|clk_gen_comp|Mult5~16  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [34];
assign \dut|clk_gen_comp|Mult5~17  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [35];
assign \dut|clk_gen_comp|Mult5~18  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [36];
assign \dut|clk_gen_comp|Mult5~19  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [37];
assign \dut|clk_gen_comp|Mult5~20  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [38];
assign \dut|clk_gen_comp|Mult5~21  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [39];
assign \dut|clk_gen_comp|Mult5~22  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [40];
assign \dut|clk_gen_comp|Mult5~23  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [41];
assign \dut|clk_gen_comp|Mult5~24  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [42];
assign \dut|clk_gen_comp|Mult5~25  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [43];
assign \dut|clk_gen_comp|Mult5~26  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [44];
assign \dut|clk_gen_comp|Mult5~27  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [45];
assign \dut|clk_gen_comp|Mult5~28  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [46];
assign \dut|clk_gen_comp|Mult5~29  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [47];
assign \dut|clk_gen_comp|Mult5~30  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [48];
assign \dut|clk_gen_comp|Mult5~31  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [49];
assign \dut|clk_gen_comp|Mult5~32  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [50];
assign \dut|clk_gen_comp|Mult5~33  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [51];
assign \dut|clk_gen_comp|Mult5~34  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [52];
assign \dut|clk_gen_comp|Mult5~35  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [53];
assign \dut|clk_gen_comp|Mult5~36  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [54];
assign \dut|clk_gen_comp|Mult5~37  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [55];
assign \dut|clk_gen_comp|Mult5~38  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [56];
assign \dut|clk_gen_comp|Mult5~39  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [57];
assign \dut|clk_gen_comp|Mult5~40  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [58];
assign \dut|clk_gen_comp|Mult5~41  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [59];
assign \dut|clk_gen_comp|Mult5~42  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [60];
assign \dut|clk_gen_comp|Mult5~43  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [61];
assign \dut|clk_gen_comp|Mult5~44  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [62];
assign \dut|clk_gen_comp|Mult5~45  = \dut|clk_gen_comp|Mult5~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \led[0]~output (
	.i(\dut|led_active [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[0]),
	.obar());
// synopsys translate_off
defparam \led[0]~output .bus_hold = "false";
defparam \led[0]~output .open_drain_output = "false";
defparam \led[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \led[1]~output (
	.i(\dut|led_active [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[1]),
	.obar());
// synopsys translate_off
defparam \led[1]~output .bus_hold = "false";
defparam \led[1]~output .open_drain_output = "false";
defparam \led[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \led[2]~output (
	.i(\dut|led_active [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[2]),
	.obar());
// synopsys translate_off
defparam \led[2]~output .bus_hold = "false";
defparam \led[2]~output .open_drain_output = "false";
defparam \led[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \led[3]~output (
	.i(\dut|led_active [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[3]),
	.obar());
// synopsys translate_off
defparam \led[3]~output .bus_hold = "false";
defparam \led[3]~output .open_drain_output = "false";
defparam \led[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \led[4]~output (
	.i(\dut|led_active [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[4]),
	.obar());
// synopsys translate_off
defparam \led[4]~output .bus_hold = "false";
defparam \led[4]~output .open_drain_output = "false";
defparam \led[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \led[5]~output (
	.i(\dut|led_active [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[5]),
	.obar());
// synopsys translate_off
defparam \led[5]~output .bus_hold = "false";
defparam \led[5]~output .open_drain_output = "false";
defparam \led[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \led[6]~output (
	.i(\dut|led_active [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[6]),
	.obar());
// synopsys translate_off
defparam \led[6]~output .bus_hold = "false";
defparam \led[6]~output .open_drain_output = "false";
defparam \led[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \led[7]~output (
	.i(\dut|led_active [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(led[7]),
	.obar());
// synopsys translate_off
defparam \led[7]~output .bus_hold = "false";
defparam \led[7]~output .open_drain_output = "false";
defparam \led[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \gpio_0[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[0]),
	.obar());
// synopsys translate_off
defparam \gpio_0[0]~output .bus_hold = "false";
defparam \gpio_0[0]~output .open_drain_output = "true";
defparam \gpio_0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \gpio_0[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[1]),
	.obar());
// synopsys translate_off
defparam \gpio_0[1]~output .bus_hold = "false";
defparam \gpio_0[1]~output .open_drain_output = "true";
defparam \gpio_0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \gpio_0[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[2]),
	.obar());
// synopsys translate_off
defparam \gpio_0[2]~output .bus_hold = "false";
defparam \gpio_0[2]~output .open_drain_output = "true";
defparam \gpio_0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \gpio_0[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[3]),
	.obar());
// synopsys translate_off
defparam \gpio_0[3]~output .bus_hold = "false";
defparam \gpio_0[3]~output .open_drain_output = "true";
defparam \gpio_0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N53
cyclonev_io_obuf \gpio_0[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[4]),
	.obar());
// synopsys translate_off
defparam \gpio_0[4]~output .bus_hold = "false";
defparam \gpio_0[4]~output .open_drain_output = "true";
defparam \gpio_0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \gpio_0[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[5]),
	.obar());
// synopsys translate_off
defparam \gpio_0[5]~output .bus_hold = "false";
defparam \gpio_0[5]~output .open_drain_output = "true";
defparam \gpio_0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \gpio_0[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[6]),
	.obar());
// synopsys translate_off
defparam \gpio_0[6]~output .bus_hold = "false";
defparam \gpio_0[6]~output .open_drain_output = "true";
defparam \gpio_0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \gpio_0[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[7]),
	.obar());
// synopsys translate_off
defparam \gpio_0[7]~output .bus_hold = "false";
defparam \gpio_0[7]~output .open_drain_output = "true";
defparam \gpio_0[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \gpio_0[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[8]),
	.obar());
// synopsys translate_off
defparam \gpio_0[8]~output .bus_hold = "false";
defparam \gpio_0[8]~output .open_drain_output = "true";
defparam \gpio_0[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \gpio_0[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[9]),
	.obar());
// synopsys translate_off
defparam \gpio_0[9]~output .bus_hold = "false";
defparam \gpio_0[9]~output .open_drain_output = "true";
defparam \gpio_0[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \gpio_0[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[10]),
	.obar());
// synopsys translate_off
defparam \gpio_0[10]~output .bus_hold = "false";
defparam \gpio_0[10]~output .open_drain_output = "true";
defparam \gpio_0[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \gpio_0[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[11]),
	.obar());
// synopsys translate_off
defparam \gpio_0[11]~output .bus_hold = "false";
defparam \gpio_0[11]~output .open_drain_output = "true";
defparam \gpio_0[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \gpio_0[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[12]),
	.obar());
// synopsys translate_off
defparam \gpio_0[12]~output .bus_hold = "false";
defparam \gpio_0[12]~output .open_drain_output = "true";
defparam \gpio_0[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \gpio_0[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[13]),
	.obar());
// synopsys translate_off
defparam \gpio_0[13]~output .bus_hold = "false";
defparam \gpio_0[13]~output .open_drain_output = "true";
defparam \gpio_0[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \gpio_0[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[14]),
	.obar());
// synopsys translate_off
defparam \gpio_0[14]~output .bus_hold = "false";
defparam \gpio_0[14]~output .open_drain_output = "true";
defparam \gpio_0[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N42
cyclonev_io_obuf \gpio_0[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[15]),
	.obar());
// synopsys translate_off
defparam \gpio_0[15]~output .bus_hold = "false";
defparam \gpio_0[15]~output .open_drain_output = "true";
defparam \gpio_0[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N2
cyclonev_io_obuf \gpio_0[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[16]),
	.obar());
// synopsys translate_off
defparam \gpio_0[16]~output .bus_hold = "false";
defparam \gpio_0[16]~output .open_drain_output = "true";
defparam \gpio_0[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \gpio_0[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[17]),
	.obar());
// synopsys translate_off
defparam \gpio_0[17]~output .bus_hold = "false";
defparam \gpio_0[17]~output .open_drain_output = "true";
defparam \gpio_0[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \gpio_0[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[18]),
	.obar());
// synopsys translate_off
defparam \gpio_0[18]~output .bus_hold = "false";
defparam \gpio_0[18]~output .open_drain_output = "true";
defparam \gpio_0[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \gpio_0[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[19]),
	.obar());
// synopsys translate_off
defparam \gpio_0[19]~output .bus_hold = "false";
defparam \gpio_0[19]~output .open_drain_output = "true";
defparam \gpio_0[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \gpio_0[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[20]),
	.obar());
// synopsys translate_off
defparam \gpio_0[20]~output .bus_hold = "false";
defparam \gpio_0[20]~output .open_drain_output = "true";
defparam \gpio_0[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \gpio_0[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[21]),
	.obar());
// synopsys translate_off
defparam \gpio_0[21]~output .bus_hold = "false";
defparam \gpio_0[21]~output .open_drain_output = "true";
defparam \gpio_0[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \gpio_0[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[22]),
	.obar());
// synopsys translate_off
defparam \gpio_0[22]~output .bus_hold = "false";
defparam \gpio_0[22]~output .open_drain_output = "true";
defparam \gpio_0[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \gpio_0[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[23]),
	.obar());
// synopsys translate_off
defparam \gpio_0[23]~output .bus_hold = "false";
defparam \gpio_0[23]~output .open_drain_output = "true";
defparam \gpio_0[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \gpio_0[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[24]),
	.obar());
// synopsys translate_off
defparam \gpio_0[24]~output .bus_hold = "false";
defparam \gpio_0[24]~output .open_drain_output = "true";
defparam \gpio_0[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \gpio_0[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[25]),
	.obar());
// synopsys translate_off
defparam \gpio_0[25]~output .bus_hold = "false";
defparam \gpio_0[25]~output .open_drain_output = "true";
defparam \gpio_0[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \gpio_0[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[26]),
	.obar());
// synopsys translate_off
defparam \gpio_0[26]~output .bus_hold = "false";
defparam \gpio_0[26]~output .open_drain_output = "true";
defparam \gpio_0[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \gpio_0[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[27]),
	.obar());
// synopsys translate_off
defparam \gpio_0[27]~output .bus_hold = "false";
defparam \gpio_0[27]~output .open_drain_output = "true";
defparam \gpio_0[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \gpio_0[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[28]),
	.obar());
// synopsys translate_off
defparam \gpio_0[28]~output .bus_hold = "false";
defparam \gpio_0[28]~output .open_drain_output = "true";
defparam \gpio_0[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \gpio_0[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[29]),
	.obar());
// synopsys translate_off
defparam \gpio_0[29]~output .bus_hold = "false";
defparam \gpio_0[29]~output .open_drain_output = "true";
defparam \gpio_0[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \gpio_0[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[30]),
	.obar());
// synopsys translate_off
defparam \gpio_0[30]~output .bus_hold = "false";
defparam \gpio_0[30]~output .open_drain_output = "true";
defparam \gpio_0[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N39
cyclonev_io_obuf \gpio_0[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[31]),
	.obar());
// synopsys translate_off
defparam \gpio_0[31]~output .bus_hold = "false";
defparam \gpio_0[31]~output .open_drain_output = "true";
defparam \gpio_0[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \gpio_0[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[32]),
	.obar());
// synopsys translate_off
defparam \gpio_0[32]~output .bus_hold = "false";
defparam \gpio_0[32]~output .open_drain_output = "true";
defparam \gpio_0[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y23_N56
cyclonev_io_obuf \gpio_0[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[33]),
	.obar());
// synopsys translate_off
defparam \gpio_0[33]~output .bus_hold = "false";
defparam \gpio_0[33]~output .open_drain_output = "true";
defparam \gpio_0[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \gpio_0[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[34]),
	.obar());
// synopsys translate_off
defparam \gpio_0[34]~output .bus_hold = "false";
defparam \gpio_0[34]~output .open_drain_output = "true";
defparam \gpio_0[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \gpio_0[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_0[35]),
	.obar());
// synopsys translate_off
defparam \gpio_0[35]~output .bus_hold = "false";
defparam \gpio_0[35]~output .open_drain_output = "true";
defparam \gpio_0[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \gpio_1[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[0]),
	.obar());
// synopsys translate_off
defparam \gpio_1[0]~output .bus_hold = "false";
defparam \gpio_1[0]~output .open_drain_output = "true";
defparam \gpio_1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \gpio_1[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[1]),
	.obar());
// synopsys translate_off
defparam \gpio_1[1]~output .bus_hold = "false";
defparam \gpio_1[1]~output .open_drain_output = "true";
defparam \gpio_1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \gpio_1[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[2]),
	.obar());
// synopsys translate_off
defparam \gpio_1[2]~output .bus_hold = "false";
defparam \gpio_1[2]~output .open_drain_output = "true";
defparam \gpio_1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \gpio_1[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[3]),
	.obar());
// synopsys translate_off
defparam \gpio_1[3]~output .bus_hold = "false";
defparam \gpio_1[3]~output .open_drain_output = "true";
defparam \gpio_1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \gpio_1[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[4]),
	.obar());
// synopsys translate_off
defparam \gpio_1[4]~output .bus_hold = "false";
defparam \gpio_1[4]~output .open_drain_output = "true";
defparam \gpio_1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \gpio_1[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[5]),
	.obar());
// synopsys translate_off
defparam \gpio_1[5]~output .bus_hold = "false";
defparam \gpio_1[5]~output .open_drain_output = "true";
defparam \gpio_1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \gpio_1[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[6]),
	.obar());
// synopsys translate_off
defparam \gpio_1[6]~output .bus_hold = "false";
defparam \gpio_1[6]~output .open_drain_output = "true";
defparam \gpio_1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \gpio_1[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[7]),
	.obar());
// synopsys translate_off
defparam \gpio_1[7]~output .bus_hold = "false";
defparam \gpio_1[7]~output .open_drain_output = "true";
defparam \gpio_1[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \gpio_1[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[8]),
	.obar());
// synopsys translate_off
defparam \gpio_1[8]~output .bus_hold = "false";
defparam \gpio_1[8]~output .open_drain_output = "true";
defparam \gpio_1[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \gpio_1[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[9]),
	.obar());
// synopsys translate_off
defparam \gpio_1[9]~output .bus_hold = "false";
defparam \gpio_1[9]~output .open_drain_output = "true";
defparam \gpio_1[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N19
cyclonev_io_obuf \gpio_1[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[10]),
	.obar());
// synopsys translate_off
defparam \gpio_1[10]~output .bus_hold = "false";
defparam \gpio_1[10]~output .open_drain_output = "true";
defparam \gpio_1[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \gpio_1[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[11]),
	.obar());
// synopsys translate_off
defparam \gpio_1[11]~output .bus_hold = "false";
defparam \gpio_1[11]~output .open_drain_output = "true";
defparam \gpio_1[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \gpio_1[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[12]),
	.obar());
// synopsys translate_off
defparam \gpio_1[12]~output .bus_hold = "false";
defparam \gpio_1[12]~output .open_drain_output = "true";
defparam \gpio_1[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \gpio_1[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[13]),
	.obar());
// synopsys translate_off
defparam \gpio_1[13]~output .bus_hold = "false";
defparam \gpio_1[13]~output .open_drain_output = "true";
defparam \gpio_1[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \gpio_1[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[14]),
	.obar());
// synopsys translate_off
defparam \gpio_1[14]~output .bus_hold = "false";
defparam \gpio_1[14]~output .open_drain_output = "true";
defparam \gpio_1[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \gpio_1[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[15]),
	.obar());
// synopsys translate_off
defparam \gpio_1[15]~output .bus_hold = "false";
defparam \gpio_1[15]~output .open_drain_output = "true";
defparam \gpio_1[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N36
cyclonev_io_obuf \gpio_1[16]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[16]),
	.obar());
// synopsys translate_off
defparam \gpio_1[16]~output .bus_hold = "false";
defparam \gpio_1[16]~output .open_drain_output = "true";
defparam \gpio_1[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \gpio_1[17]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[17]),
	.obar());
// synopsys translate_off
defparam \gpio_1[17]~output .bus_hold = "false";
defparam \gpio_1[17]~output .open_drain_output = "true";
defparam \gpio_1[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \gpio_1[18]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[18]),
	.obar());
// synopsys translate_off
defparam \gpio_1[18]~output .bus_hold = "false";
defparam \gpio_1[18]~output .open_drain_output = "true";
defparam \gpio_1[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \gpio_1[19]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[19]),
	.obar());
// synopsys translate_off
defparam \gpio_1[19]~output .bus_hold = "false";
defparam \gpio_1[19]~output .open_drain_output = "true";
defparam \gpio_1[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \gpio_1[20]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[20]),
	.obar());
// synopsys translate_off
defparam \gpio_1[20]~output .bus_hold = "false";
defparam \gpio_1[20]~output .open_drain_output = "true";
defparam \gpio_1[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \gpio_1[21]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[21]),
	.obar());
// synopsys translate_off
defparam \gpio_1[21]~output .bus_hold = "false";
defparam \gpio_1[21]~output .open_drain_output = "true";
defparam \gpio_1[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \gpio_1[22]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[22]),
	.obar());
// synopsys translate_off
defparam \gpio_1[22]~output .bus_hold = "false";
defparam \gpio_1[22]~output .open_drain_output = "true";
defparam \gpio_1[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \gpio_1[23]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[23]),
	.obar());
// synopsys translate_off
defparam \gpio_1[23]~output .bus_hold = "false";
defparam \gpio_1[23]~output .open_drain_output = "true";
defparam \gpio_1[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \gpio_1[24]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[24]),
	.obar());
// synopsys translate_off
defparam \gpio_1[24]~output .bus_hold = "false";
defparam \gpio_1[24]~output .open_drain_output = "true";
defparam \gpio_1[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N59
cyclonev_io_obuf \gpio_1[25]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[25]),
	.obar());
// synopsys translate_off
defparam \gpio_1[25]~output .bus_hold = "false";
defparam \gpio_1[25]~output .open_drain_output = "true";
defparam \gpio_1[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \gpio_1[26]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[26]),
	.obar());
// synopsys translate_off
defparam \gpio_1[26]~output .bus_hold = "false";
defparam \gpio_1[26]~output .open_drain_output = "true";
defparam \gpio_1[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \gpio_1[27]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[27]),
	.obar());
// synopsys translate_off
defparam \gpio_1[27]~output .bus_hold = "false";
defparam \gpio_1[27]~output .open_drain_output = "true";
defparam \gpio_1[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \gpio_1[28]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[28]),
	.obar());
// synopsys translate_off
defparam \gpio_1[28]~output .bus_hold = "false";
defparam \gpio_1[28]~output .open_drain_output = "true";
defparam \gpio_1[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \gpio_1[29]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[29]),
	.obar());
// synopsys translate_off
defparam \gpio_1[29]~output .bus_hold = "false";
defparam \gpio_1[29]~output .open_drain_output = "true";
defparam \gpio_1[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \gpio_1[30]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[30]),
	.obar());
// synopsys translate_off
defparam \gpio_1[30]~output .bus_hold = "false";
defparam \gpio_1[30]~output .open_drain_output = "true";
defparam \gpio_1[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \gpio_1[31]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[31]),
	.obar());
// synopsys translate_off
defparam \gpio_1[31]~output .bus_hold = "false";
defparam \gpio_1[31]~output .open_drain_output = "true";
defparam \gpio_1[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \gpio_1[32]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[32]),
	.obar());
// synopsys translate_off
defparam \gpio_1[32]~output .bus_hold = "false";
defparam \gpio_1[32]~output .open_drain_output = "true";
defparam \gpio_1[32]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \gpio_1[33]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[33]),
	.obar());
// synopsys translate_off
defparam \gpio_1[33]~output .bus_hold = "false";
defparam \gpio_1[33]~output .open_drain_output = "true";
defparam \gpio_1[33]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \gpio_1[34]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[34]),
	.obar());
// synopsys translate_off
defparam \gpio_1[34]~output .bus_hold = "false";
defparam \gpio_1[34]~output .open_drain_output = "true";
defparam \gpio_1[34]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \gpio_1[35]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(gpio_1[35]),
	.obar());
// synopsys translate_off
defparam \gpio_1[35]~output .bus_hold = "false";
defparam \gpio_1[35]~output .open_drain_output = "true";
defparam \gpio_1[35]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \arduino_io[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[0]),
	.obar());
// synopsys translate_off
defparam \arduino_io[0]~output .bus_hold = "false";
defparam \arduino_io[0]~output .open_drain_output = "true";
defparam \arduino_io[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \arduino_io[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[1]),
	.obar());
// synopsys translate_off
defparam \arduino_io[1]~output .bus_hold = "false";
defparam \arduino_io[1]~output .open_drain_output = "true";
defparam \arduino_io[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \arduino_io[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[2]),
	.obar());
// synopsys translate_off
defparam \arduino_io[2]~output .bus_hold = "false";
defparam \arduino_io[2]~output .open_drain_output = "true";
defparam \arduino_io[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \arduino_io[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[3]),
	.obar());
// synopsys translate_off
defparam \arduino_io[3]~output .bus_hold = "false";
defparam \arduino_io[3]~output .open_drain_output = "true";
defparam \arduino_io[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \arduino_io[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[4]),
	.obar());
// synopsys translate_off
defparam \arduino_io[4]~output .bus_hold = "false";
defparam \arduino_io[4]~output .open_drain_output = "true";
defparam \arduino_io[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \arduino_io[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[5]),
	.obar());
// synopsys translate_off
defparam \arduino_io[5]~output .bus_hold = "false";
defparam \arduino_io[5]~output .open_drain_output = "true";
defparam \arduino_io[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \arduino_io[6]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[6]),
	.obar());
// synopsys translate_off
defparam \arduino_io[6]~output .bus_hold = "false";
defparam \arduino_io[6]~output .open_drain_output = "true";
defparam \arduino_io[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \arduino_io[7]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[7]),
	.obar());
// synopsys translate_off
defparam \arduino_io[7]~output .bus_hold = "false";
defparam \arduino_io[7]~output .open_drain_output = "true";
defparam \arduino_io[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \arduino_io[8]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[8]),
	.obar());
// synopsys translate_off
defparam \arduino_io[8]~output .bus_hold = "false";
defparam \arduino_io[8]~output .open_drain_output = "true";
defparam \arduino_io[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \arduino_io[9]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[9]),
	.obar());
// synopsys translate_off
defparam \arduino_io[9]~output .bus_hold = "false";
defparam \arduino_io[9]~output .open_drain_output = "true";
defparam \arduino_io[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \arduino_io[10]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[10]),
	.obar());
// synopsys translate_off
defparam \arduino_io[10]~output .bus_hold = "false";
defparam \arduino_io[10]~output .open_drain_output = "true";
defparam \arduino_io[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \arduino_io[11]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[11]),
	.obar());
// synopsys translate_off
defparam \arduino_io[11]~output .bus_hold = "false";
defparam \arduino_io[11]~output .open_drain_output = "true";
defparam \arduino_io[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \arduino_io[12]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[12]),
	.obar());
// synopsys translate_off
defparam \arduino_io[12]~output .bus_hold = "false";
defparam \arduino_io[12]~output .open_drain_output = "true";
defparam \arduino_io[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \arduino_io[13]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[13]),
	.obar());
// synopsys translate_off
defparam \arduino_io[13]~output .bus_hold = "false";
defparam \arduino_io[13]~output .open_drain_output = "true";
defparam \arduino_io[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \arduino_io[14]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[14]),
	.obar());
// synopsys translate_off
defparam \arduino_io[14]~output .bus_hold = "false";
defparam \arduino_io[14]~output .open_drain_output = "true";
defparam \arduino_io[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \arduino_io[15]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_io[15]),
	.obar());
// synopsys translate_off
defparam \arduino_io[15]~output .bus_hold = "false";
defparam \arduino_io[15]~output .open_drain_output = "true";
defparam \arduino_io[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \arduino_reset_n~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(arduino_reset_n),
	.obar());
// synopsys translate_off
defparam \arduino_reset_n~output .bus_hold = "false";
defparam \arduino_reset_n~output .open_drain_output = "true";
defparam \arduino_reset_n~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \fpga_clk1_50~input (
	.i(fpga_clk1_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk1_50~input_o ));
// synopsys translate_off
defparam \fpga_clk1_50~input .bus_hold = "false";
defparam \fpga_clk1_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cyclonev_clkena \fpga_clk1_50~inputCLKENA0 (
	.inclk(\fpga_clk1_50~input_o ),
	.ena(vcc),
	.outclk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \fpga_clk1_50~inputCLKENA0 .clock_type = "global clock";
defparam \fpga_clk1_50~inputCLKENA0 .disable_mode = "low";
defparam \fpga_clk1_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \fpga_clk1_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \fpga_clk1_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: DSP_X86_Y12_N0
cyclonev_mac \dut|clk_gen_comp|Mult4~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dut|clk_gen_comp|Mult4~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Mult4~mac .accumulate_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .ax_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .ax_width = 21;
defparam \dut|clk_gen_comp|Mult4~mac .ay_scan_in_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .ay_scan_in_width = 7;
defparam \dut|clk_gen_comp|Mult4~mac .ay_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult4~mac .az_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .bx_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .by_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .by_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult4~mac .bz_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_0 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_1 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_2 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_3 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_4 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_5 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_6 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_a_7 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_0 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_1 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_2 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_3 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_4 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_5 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_6 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_b_7 = 0;
defparam \dut|clk_gen_comp|Mult4~mac .coef_sel_a_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .coef_sel_b_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .delay_scan_out_ay = "false";
defparam \dut|clk_gen_comp|Mult4~mac .delay_scan_out_by = "false";
defparam \dut|clk_gen_comp|Mult4~mac .enable_double_accum = "false";
defparam \dut|clk_gen_comp|Mult4~mac .load_const_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .load_const_value = 0;
defparam \dut|clk_gen_comp|Mult4~mac .mode_sub_location = 0;
defparam \dut|clk_gen_comp|Mult4~mac .negate_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .operand_source_max = "input";
defparam \dut|clk_gen_comp|Mult4~mac .operand_source_may = "input";
defparam \dut|clk_gen_comp|Mult4~mac .operand_source_mbx = "input";
defparam \dut|clk_gen_comp|Mult4~mac .operand_source_mby = "input";
defparam \dut|clk_gen_comp|Mult4~mac .operation_mode = "m27x27";
defparam \dut|clk_gen_comp|Mult4~mac .output_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .preadder_subtract_a = "false";
defparam \dut|clk_gen_comp|Mult4~mac .preadder_subtract_b = "false";
defparam \dut|clk_gen_comp|Mult4~mac .result_a_width = 64;
defparam \dut|clk_gen_comp|Mult4~mac .signed_max = "false";
defparam \dut|clk_gen_comp|Mult4~mac .signed_may = "false";
defparam \dut|clk_gen_comp|Mult4~mac .signed_mbx = "false";
defparam \dut|clk_gen_comp|Mult4~mac .signed_mby = "false";
defparam \dut|clk_gen_comp|Mult4~mac .sub_clock = "none";
defparam \dut|clk_gen_comp|Mult4~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~125 (
// Equation(s):
// \dut|clk_gen_comp|Add4~125_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [0] ) + ( VCC ) + ( !VCC ))
// \dut|clk_gen_comp|Add4~126  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~125_sumout ),
	.cout(\dut|clk_gen_comp|Add4~126 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~125 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~125 .lut_mask = 64'h0000000000000F0F;
defparam \dut|clk_gen_comp|Add4~125 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \push_button_n[0]~input (
	.i(push_button_n[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button_n[0]~input_o ));
// synopsys translate_off
defparam \push_button_n[0]~input .bus_hold = "false";
defparam \push_button_n[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G6
cyclonev_clkena \push_button_n[0]~inputCLKENA0 (
	.inclk(\push_button_n[0]~input_o ),
	.ena(vcc),
	.outclk(\push_button_n[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \push_button_n[0]~inputCLKENA0 .clock_type = "global clock";
defparam \push_button_n[0]~inputCLKENA0 .disable_mode = "low";
defparam \push_button_n[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \push_button_n[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \push_button_n[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: FF_X85_Y13_N1
dffeas \dut|clk_gen_comp|cnt_mult_2[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[0] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~25 (
// Equation(s):
// \dut|clk_gen_comp|Add4~25_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~126  ))
// \dut|clk_gen_comp|Add4~26  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~126  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~25_sumout ),
	.cout(\dut|clk_gen_comp|Add4~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~25 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N5
dffeas \dut|clk_gen_comp|cnt_mult_2[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[1] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~21 (
// Equation(s):
// \dut|clk_gen_comp|Add4~21_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~26  ))
// \dut|clk_gen_comp|Add4~22  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~26  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~21_sumout ),
	.cout(\dut|clk_gen_comp|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~21 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N8
dffeas \dut|clk_gen_comp|cnt_mult_2[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[2] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~33 (
// Equation(s):
// \dut|clk_gen_comp|Add4~33_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~22  ))
// \dut|clk_gen_comp|Add4~34  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~22  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~33_sumout ),
	.cout(\dut|clk_gen_comp|Add4~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~33 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N11
dffeas \dut|clk_gen_comp|cnt_mult_2[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[3] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~29 (
// Equation(s):
// \dut|clk_gen_comp|Add4~29_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~34  ))
// \dut|clk_gen_comp|Add4~30  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~34  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~29_sumout ),
	.cout(\dut|clk_gen_comp|Add4~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~29 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N14
dffeas \dut|clk_gen_comp|cnt_mult_2[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[4] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~17 (
// Equation(s):
// \dut|clk_gen_comp|Add4~17_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~30  ))
// \dut|clk_gen_comp|Add4~18  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~17_sumout ),
	.cout(\dut|clk_gen_comp|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add4~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N16
dffeas \dut|clk_gen_comp|cnt_mult_2[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[5] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~13 (
// Equation(s):
// \dut|clk_gen_comp|Add4~13_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~18  ))
// \dut|clk_gen_comp|Add4~14  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~18  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~13_sumout ),
	.cout(\dut|clk_gen_comp|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~13 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N20
dffeas \dut|clk_gen_comp|cnt_mult_2[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[6] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~9 (
// Equation(s):
// \dut|clk_gen_comp|Add4~9_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~14  ))
// \dut|clk_gen_comp|Add4~10  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~9_sumout ),
	.cout(\dut|clk_gen_comp|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add4~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N22
dffeas \dut|clk_gen_comp|cnt_mult_2[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[7] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~5 (
// Equation(s):
// \dut|clk_gen_comp|Add4~5_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~10  ))
// \dut|clk_gen_comp|Add4~6  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~10  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~5_sumout ),
	.cout(\dut|clk_gen_comp|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N25
dffeas \dut|clk_gen_comp|cnt_mult_2[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[8] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~61 (
// Equation(s):
// \dut|clk_gen_comp|Add4~61_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~6  ))
// \dut|clk_gen_comp|Add4~62  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~6  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~61_sumout ),
	.cout(\dut|clk_gen_comp|Add4~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~61 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~61 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N29
dffeas \dut|clk_gen_comp|cnt_mult_2[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[9] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~53 (
// Equation(s):
// \dut|clk_gen_comp|Add4~53_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~62  ))
// \dut|clk_gen_comp|Add4~54  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~62  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~53_sumout ),
	.cout(\dut|clk_gen_comp|Add4~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~53 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~53 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N32
dffeas \dut|clk_gen_comp|cnt_mult_2[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[10] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~57 (
// Equation(s):
// \dut|clk_gen_comp|Add4~57_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~54  ))
// \dut|clk_gen_comp|Add4~58  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~54  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~57_sumout ),
	.cout(\dut|clk_gen_comp|Add4~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~57 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~57 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N35
dffeas \dut|clk_gen_comp|cnt_mult_2[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[11] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N36
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~49 (
// Equation(s):
// \dut|clk_gen_comp|Add4~49_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~58  ))
// \dut|clk_gen_comp|Add4~50  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~58  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~49_sumout ),
	.cout(\dut|clk_gen_comp|Add4~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~49 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N38
dffeas \dut|clk_gen_comp|cnt_mult_2[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[12] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N39
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~45 (
// Equation(s):
// \dut|clk_gen_comp|Add4~45_sumout  = SUM(( GND ) + ( \dut|clk_gen_comp|cnt_mult_2 [13] ) + ( \dut|clk_gen_comp|Add4~50  ))
// \dut|clk_gen_comp|Add4~46  = CARRY(( GND ) + ( \dut|clk_gen_comp|cnt_mult_2 [13] ) + ( \dut|clk_gen_comp|Add4~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [13]),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~45_sumout ),
	.cout(\dut|clk_gen_comp|Add4~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~45 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~45 .lut_mask = 64'h0000FF0000000000;
defparam \dut|clk_gen_comp|Add4~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N41
dffeas \dut|clk_gen_comp|cnt_mult_2[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[13] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N42
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~41 (
// Equation(s):
// \dut|clk_gen_comp|Add4~41_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~46  ))
// \dut|clk_gen_comp|Add4~42  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~41_sumout ),
	.cout(\dut|clk_gen_comp|Add4~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~41 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|clk_gen_comp|Add4~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N43
dffeas \dut|clk_gen_comp|cnt_mult_2[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[14] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N45
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~37 (
// Equation(s):
// \dut|clk_gen_comp|Add4~37_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~42  ))
// \dut|clk_gen_comp|Add4~38  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~42  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~37_sumout ),
	.cout(\dut|clk_gen_comp|Add4~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~37 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~37 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N47
dffeas \dut|clk_gen_comp|cnt_mult_2[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[15] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N48
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~89 (
// Equation(s):
// \dut|clk_gen_comp|Add4~89_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~38  ))
// \dut|clk_gen_comp|Add4~90  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~89_sumout ),
	.cout(\dut|clk_gen_comp|Add4~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~89 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|clk_gen_comp|Add4~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N50
dffeas \dut|clk_gen_comp|cnt_mult_2[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[16] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N51
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~85 (
// Equation(s):
// \dut|clk_gen_comp|Add4~85_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~90  ))
// \dut|clk_gen_comp|Add4~86  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~90  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~85_sumout ),
	.cout(\dut|clk_gen_comp|Add4~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~85 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~85 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N52
dffeas \dut|clk_gen_comp|cnt_mult_2[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[17] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N54
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~81 (
// Equation(s):
// \dut|clk_gen_comp|Add4~81_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~86  ))
// \dut|clk_gen_comp|Add4~82  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~86  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~81_sumout ),
	.cout(\dut|clk_gen_comp|Add4~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~81 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~81 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N55
dffeas \dut|clk_gen_comp|cnt_mult_2[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[18] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y13_N57
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~65 (
// Equation(s):
// \dut|clk_gen_comp|Add4~65_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~82  ))
// \dut|clk_gen_comp|Add4~66  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~82  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~65_sumout ),
	.cout(\dut|clk_gen_comp|Add4~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~65 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~65 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N58
dffeas \dut|clk_gen_comp|cnt_mult_2[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[19] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~77 (
// Equation(s):
// \dut|clk_gen_comp|Add4~77_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~66  ))
// \dut|clk_gen_comp|Add4~78  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~77_sumout ),
	.cout(\dut|clk_gen_comp|Add4~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~77 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add4~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N1
dffeas \dut|clk_gen_comp|cnt_mult_2[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[20] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~73 (
// Equation(s):
// \dut|clk_gen_comp|Add4~73_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~78  ))
// \dut|clk_gen_comp|Add4~74  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~78  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~73_sumout ),
	.cout(\dut|clk_gen_comp|Add4~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~73 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~73 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N5
dffeas \dut|clk_gen_comp|cnt_mult_2[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[21] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~69 (
// Equation(s):
// \dut|clk_gen_comp|Add4~69_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~74  ))
// \dut|clk_gen_comp|Add4~70  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~74  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~69_sumout ),
	.cout(\dut|clk_gen_comp|Add4~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~69 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~69 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N8
dffeas \dut|clk_gen_comp|cnt_mult_2[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[22] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~117 (
// Equation(s):
// \dut|clk_gen_comp|Add4~117_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~70  ))
// \dut|clk_gen_comp|Add4~118  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~70  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~117_sumout ),
	.cout(\dut|clk_gen_comp|Add4~118 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~117 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~117 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N10
dffeas \dut|clk_gen_comp|cnt_mult_2[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[23] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~113 (
// Equation(s):
// \dut|clk_gen_comp|Add4~113_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~118  ))
// \dut|clk_gen_comp|Add4~114  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~118  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~113_sumout ),
	.cout(\dut|clk_gen_comp|Add4~114 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~113 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~113 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N14
dffeas \dut|clk_gen_comp|cnt_mult_2[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[24] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~109 (
// Equation(s):
// \dut|clk_gen_comp|Add4~109_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~114  ))
// \dut|clk_gen_comp|Add4~110  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~109_sumout ),
	.cout(\dut|clk_gen_comp|Add4~110 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~109 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~109 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add4~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N16
dffeas \dut|clk_gen_comp|cnt_mult_2[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[25] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~93 (
// Equation(s):
// \dut|clk_gen_comp|Add4~93_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~110  ))
// \dut|clk_gen_comp|Add4~94  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~110  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~93_sumout ),
	.cout(\dut|clk_gen_comp|Add4~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~93 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~93 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add4~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N19
dffeas \dut|clk_gen_comp|cnt_mult_2[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[26] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~105 (
// Equation(s):
// \dut|clk_gen_comp|Add4~105_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~94  ))
// \dut|clk_gen_comp|Add4~106  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~94  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~105_sumout ),
	.cout(\dut|clk_gen_comp|Add4~106 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~105 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~105 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N23
dffeas \dut|clk_gen_comp|cnt_mult_2[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[27] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~101 (
// Equation(s):
// \dut|clk_gen_comp|Add4~101_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~106  ))
// \dut|clk_gen_comp|Add4~102  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~101_sumout ),
	.cout(\dut|clk_gen_comp|Add4~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~101 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add4~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N25
dffeas \dut|clk_gen_comp|cnt_mult_2[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[28] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~97 (
// Equation(s):
// \dut|clk_gen_comp|Add4~97_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~102  ))
// \dut|clk_gen_comp|Add4~98  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~102  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~97_sumout ),
	.cout(\dut|clk_gen_comp|Add4~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~97 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~97 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N29
dffeas \dut|clk_gen_comp|cnt_mult_2[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[29] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~16 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~16_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [28] & ( \dut|clk_gen_comp|max_mult_2 [28] & ( (!\dut|clk_gen_comp|cnt_mult_2 [29] & (!\dut|clk_gen_comp|max_mult_2 [29] & (!\dut|clk_gen_comp|cnt_mult_2 [27] $ 
// (\dut|clk_gen_comp|max_mult_2 [27])))) # (\dut|clk_gen_comp|cnt_mult_2 [29] & (\dut|clk_gen_comp|max_mult_2 [29] & (!\dut|clk_gen_comp|cnt_mult_2 [27] $ (\dut|clk_gen_comp|max_mult_2 [27])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [28] & ( 
// !\dut|clk_gen_comp|max_mult_2 [28] & ( (!\dut|clk_gen_comp|cnt_mult_2 [29] & (!\dut|clk_gen_comp|max_mult_2 [29] & (!\dut|clk_gen_comp|cnt_mult_2 [27] $ (\dut|clk_gen_comp|max_mult_2 [27])))) # (\dut|clk_gen_comp|cnt_mult_2 [29] & 
// (\dut|clk_gen_comp|max_mult_2 [29] & (!\dut|clk_gen_comp|cnt_mult_2 [27] $ (\dut|clk_gen_comp|max_mult_2 [27])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [29]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [29]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [27]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [27]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [28]),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~16 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~16 .lut_mask = 64'h9009000000009009;
defparam \dut|clk_gen_comp|LessThan4~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N45
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~17 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~17_combout  = !\dut|clk_gen_comp|max_mult_2 [25] $ (!\dut|clk_gen_comp|cnt_mult_2 [25])

	.dataa(!\dut|clk_gen_comp|max_mult_2 [25]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~17 .lut_mask = 64'h6666666666666666;
defparam \dut|clk_gen_comp|LessThan4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N27
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~19 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~19_combout  = ( \dut|clk_gen_comp|max_mult_2 [23] & ( !\dut|clk_gen_comp|cnt_mult_2 [23] ) ) # ( !\dut|clk_gen_comp|max_mult_2 [23] & ( \dut|clk_gen_comp|cnt_mult_2 [23] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~19 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan4~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N13
dffeas \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~18 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~18_combout  = ( \dut|clk_gen_comp|max_mult_2 [24] & ( !\dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q  ) ) # ( !\dut|clk_gen_comp|max_mult_2 [24] & ( \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~18 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~18 .lut_mask = 64'h33333333CCCCCCCC;
defparam \dut|clk_gen_comp|LessThan4~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~20 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~20_combout  = ( !\dut|clk_gen_comp|LessThan4~19_combout  & ( !\dut|clk_gen_comp|LessThan4~18_combout  & ( (\dut|clk_gen_comp|LessThan4~16_combout  & (!\dut|clk_gen_comp|LessThan4~17_combout  & (!\dut|clk_gen_comp|max_mult_2 
// [26] $ (\dut|clk_gen_comp|cnt_mult_2 [26])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [26]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [26]),
	.datac(!\dut|clk_gen_comp|LessThan4~16_combout ),
	.datad(!\dut|clk_gen_comp|LessThan4~17_combout ),
	.datae(!\dut|clk_gen_comp|LessThan4~19_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan4~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~20 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~20 .lut_mask = 64'h0900000000000000;
defparam \dut|clk_gen_comp|LessThan4~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~31 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~31_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [26] & ( (\dut|clk_gen_comp|max_mult_2 [25] & (!\dut|clk_gen_comp|cnt_mult_2 [25] & \dut|clk_gen_comp|max_mult_2 [26])) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [26] & ( 
// ((\dut|clk_gen_comp|max_mult_2 [25] & !\dut|clk_gen_comp|cnt_mult_2 [25])) # (\dut|clk_gen_comp|max_mult_2 [26]) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [25]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [25]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~31 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~31 .lut_mask = 64'h4F4F4F4F04040404;
defparam \dut|clk_gen_comp|LessThan4~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~21 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~21_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [28] & ( \dut|clk_gen_comp|max_mult_2 [28] & ( (!\dut|clk_gen_comp|cnt_mult_2 [29] & (((!\dut|clk_gen_comp|cnt_mult_2 [27] & \dut|clk_gen_comp|max_mult_2 [27])) # 
// (\dut|clk_gen_comp|max_mult_2 [29]))) # (\dut|clk_gen_comp|cnt_mult_2 [29] & (\dut|clk_gen_comp|max_mult_2 [29] & (!\dut|clk_gen_comp|cnt_mult_2 [27] & \dut|clk_gen_comp|max_mult_2 [27]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [28] & ( 
// \dut|clk_gen_comp|max_mult_2 [28] & ( (!\dut|clk_gen_comp|cnt_mult_2 [29]) # (\dut|clk_gen_comp|max_mult_2 [29]) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_2 [28] & ( !\dut|clk_gen_comp|max_mult_2 [28] & ( (!\dut|clk_gen_comp|cnt_mult_2 [29] & 
// \dut|clk_gen_comp|max_mult_2 [29]) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [28] & ( !\dut|clk_gen_comp|max_mult_2 [28] & ( (!\dut|clk_gen_comp|cnt_mult_2 [29] & (((!\dut|clk_gen_comp|cnt_mult_2 [27] & \dut|clk_gen_comp|max_mult_2 [27])) # 
// (\dut|clk_gen_comp|max_mult_2 [29]))) # (\dut|clk_gen_comp|cnt_mult_2 [29] & (\dut|clk_gen_comp|max_mult_2 [29] & (!\dut|clk_gen_comp|cnt_mult_2 [27] & \dut|clk_gen_comp|max_mult_2 [27]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [29]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [29]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [27]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [27]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [28]),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~21 .lut_mask = 64'h22B22222BBBB22B2;
defparam \dut|clk_gen_comp|LessThan4~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~30 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~30_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [26] & ( \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_mult_2 [23] & (\dut|clk_gen_comp|max_mult_2 [24] & (\dut|clk_gen_comp|max_mult_2 [26] & 
// !\dut|clk_gen_comp|cnt_mult_2 [23]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [26] & ( \dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q  & ( ((\dut|clk_gen_comp|max_mult_2 [23] & (\dut|clk_gen_comp|max_mult_2 [24] & !\dut|clk_gen_comp|cnt_mult_2 [23]))) # 
// (\dut|clk_gen_comp|max_mult_2 [26]) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_2 [26] & ( !\dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_mult_2 [26] & (((\dut|clk_gen_comp|max_mult_2 [23] & !\dut|clk_gen_comp|cnt_mult_2 [23])) # 
// (\dut|clk_gen_comp|max_mult_2 [24]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [26] & ( !\dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q  & ( (((\dut|clk_gen_comp|max_mult_2 [23] & !\dut|clk_gen_comp|cnt_mult_2 [23])) # (\dut|clk_gen_comp|max_mult_2 [26])) # 
// (\dut|clk_gen_comp|max_mult_2 [24]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [23]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [24]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [26]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [23]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [26]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2[24]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~30 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~30 .lut_mask = 64'h7F3F07031F0F0100;
defparam \dut|clk_gen_comp|LessThan4~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y12_N3
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~22 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~22_combout  = ( !\dut|clk_gen_comp|LessThan4~21_combout  & ( \dut|clk_gen_comp|LessThan4~30_combout  & ( (!\dut|clk_gen_comp|LessThan4~16_combout ) # ((\dut|clk_gen_comp|LessThan4~17_combout  & 
// !\dut|clk_gen_comp|LessThan4~31_combout )) ) ) ) # ( !\dut|clk_gen_comp|LessThan4~21_combout  & ( !\dut|clk_gen_comp|LessThan4~30_combout  & ( (!\dut|clk_gen_comp|LessThan4~16_combout ) # (!\dut|clk_gen_comp|LessThan4~31_combout ) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan4~17_combout ),
	.datab(!\dut|clk_gen_comp|LessThan4~16_combout ),
	.datac(!\dut|clk_gen_comp|LessThan4~31_combout ),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|LessThan4~21_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan4~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~22 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~22 .lut_mask = 64'hFCFC0000DCDC0000;
defparam \dut|clk_gen_comp|LessThan4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~1 (
// Equation(s):
// \dut|clk_gen_comp|Add4~1_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~98  ))
// \dut|clk_gen_comp|Add4~2  = CARRY(( \dut|clk_gen_comp|cnt_mult_2 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~1_sumout ),
	.cout(\dut|clk_gen_comp|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N31
dffeas \dut|clk_gen_comp|cnt_mult_2[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[30] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add4~121 (
// Equation(s):
// \dut|clk_gen_comp|Add4~121_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_2 [31] ) + ( GND ) + ( \dut|clk_gen_comp|Add4~2  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add4~121_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add4~121 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add4~121 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add4~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y12_N35
dffeas \dut|clk_gen_comp|cnt_mult_2[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[31] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~28 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~28_combout  = ( \dut|clk_gen_comp|max_mult_2 [19] & ( \dut|clk_gen_comp|cnt_mult_2 [19] & ( (!\dut|clk_gen_comp|cnt_mult_2 [17] & (((!\dut|clk_gen_comp|cnt_mult_2 [16] & \dut|clk_gen_comp|max_mult_2 [16])) # 
// (\dut|clk_gen_comp|max_mult_2 [17]))) # (\dut|clk_gen_comp|cnt_mult_2 [17] & (\dut|clk_gen_comp|max_mult_2 [17] & (!\dut|clk_gen_comp|cnt_mult_2 [16] & \dut|clk_gen_comp|max_mult_2 [16]))) ) ) ) # ( \dut|clk_gen_comp|max_mult_2 [19] & ( 
// !\dut|clk_gen_comp|cnt_mult_2 [19] ) ) # ( !\dut|clk_gen_comp|max_mult_2 [19] & ( !\dut|clk_gen_comp|cnt_mult_2 [19] & ( (!\dut|clk_gen_comp|cnt_mult_2 [17] & (((!\dut|clk_gen_comp|cnt_mult_2 [16] & \dut|clk_gen_comp|max_mult_2 [16])) # 
// (\dut|clk_gen_comp|max_mult_2 [17]))) # (\dut|clk_gen_comp|cnt_mult_2 [17] & (\dut|clk_gen_comp|max_mult_2 [17] & (!\dut|clk_gen_comp|cnt_mult_2 [16] & \dut|clk_gen_comp|max_mult_2 [16]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [17]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [17]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [16]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [16]),
	.datae(!\dut|clk_gen_comp|max_mult_2 [19]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~28 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~28 .lut_mask = 64'h22B2FFFF000022B2;
defparam \dut|clk_gen_comp|LessThan4~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~14 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~14_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [22] & ( \dut|clk_gen_comp|max_mult_2 [22] & ( (!\dut|clk_gen_comp|max_mult_2 [21] & (!\dut|clk_gen_comp|cnt_mult_2 [20] & (\dut|clk_gen_comp|max_mult_2 [20] & 
// !\dut|clk_gen_comp|cnt_mult_2 [21]))) # (\dut|clk_gen_comp|max_mult_2 [21] & ((!\dut|clk_gen_comp|cnt_mult_2 [21]) # ((!\dut|clk_gen_comp|cnt_mult_2 [20] & \dut|clk_gen_comp|max_mult_2 [20])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [22] & ( 
// \dut|clk_gen_comp|max_mult_2 [22] ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [22] & ( !\dut|clk_gen_comp|max_mult_2 [22] & ( (!\dut|clk_gen_comp|max_mult_2 [21] & (!\dut|clk_gen_comp|cnt_mult_2 [20] & (\dut|clk_gen_comp|max_mult_2 [20] & 
// !\dut|clk_gen_comp|cnt_mult_2 [21]))) # (\dut|clk_gen_comp|max_mult_2 [21] & ((!\dut|clk_gen_comp|cnt_mult_2 [21]) # ((!\dut|clk_gen_comp|cnt_mult_2 [20] & \dut|clk_gen_comp|max_mult_2 [20])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [20]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [21]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [20]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [21]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [22]),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~14 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~14 .lut_mask = 64'h3B020000FFFF3B02;
defparam \dut|clk_gen_comp|LessThan4~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~11 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~11_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [22] & ( \dut|clk_gen_comp|max_mult_2 [22] & ( (!\dut|clk_gen_comp|cnt_mult_2 [20] & (!\dut|clk_gen_comp|max_mult_2 [20] & (!\dut|clk_gen_comp|max_mult_2 [21] $ 
// (\dut|clk_gen_comp|cnt_mult_2 [21])))) # (\dut|clk_gen_comp|cnt_mult_2 [20] & (\dut|clk_gen_comp|max_mult_2 [20] & (!\dut|clk_gen_comp|max_mult_2 [21] $ (\dut|clk_gen_comp|cnt_mult_2 [21])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [22] & ( 
// !\dut|clk_gen_comp|max_mult_2 [22] & ( (!\dut|clk_gen_comp|cnt_mult_2 [20] & (!\dut|clk_gen_comp|max_mult_2 [20] & (!\dut|clk_gen_comp|max_mult_2 [21] $ (\dut|clk_gen_comp|cnt_mult_2 [21])))) # (\dut|clk_gen_comp|cnt_mult_2 [20] & 
// (\dut|clk_gen_comp|max_mult_2 [20] & (!\dut|clk_gen_comp|max_mult_2 [21] $ (\dut|clk_gen_comp|cnt_mult_2 [21])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [20]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [21]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [20]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [21]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [22]),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~11 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~11 .lut_mask = 64'h8421000000008421;
defparam \dut|clk_gen_comp|LessThan4~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~29 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~29_combout  = ( \dut|clk_gen_comp|max_mult_2 [18] & ( (!\dut|clk_gen_comp|cnt_mult_2 [18] & ((!\dut|clk_gen_comp|cnt_mult_2 [19]) # (\dut|clk_gen_comp|max_mult_2 [19]))) # (\dut|clk_gen_comp|cnt_mult_2 [18] & 
// (!\dut|clk_gen_comp|cnt_mult_2 [19] & \dut|clk_gen_comp|max_mult_2 [19])) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [18] & ( (!\dut|clk_gen_comp|cnt_mult_2 [19] & \dut|clk_gen_comp|max_mult_2 [19]) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [18]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [19]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [19]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~29 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \dut|clk_gen_comp|LessThan4~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~15 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~15_combout  = ( !\dut|clk_gen_comp|LessThan4~11_combout  & ( \dut|clk_gen_comp|LessThan4~29_combout  & ( !\dut|clk_gen_comp|LessThan4~14_combout  ) ) ) # ( \dut|clk_gen_comp|LessThan4~11_combout  & ( 
// !\dut|clk_gen_comp|LessThan4~29_combout  & ( (!\dut|clk_gen_comp|LessThan4~14_combout  & ((!\dut|clk_gen_comp|LessThan4~28_combout ) # (!\dut|clk_gen_comp|cnt_mult_2 [18] $ (!\dut|clk_gen_comp|max_mult_2 [18])))) ) ) ) # ( 
// !\dut|clk_gen_comp|LessThan4~11_combout  & ( !\dut|clk_gen_comp|LessThan4~29_combout  & ( !\dut|clk_gen_comp|LessThan4~14_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan4~28_combout ),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [18]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [18]),
	.datad(!\dut|clk_gen_comp|LessThan4~14_combout ),
	.datae(!\dut|clk_gen_comp|LessThan4~11_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan4~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~15 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~15 .lut_mask = 64'hFF00BE00FF000000;
defparam \dut|clk_gen_comp|LessThan4~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N34
dffeas \dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~8 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~8_combout  = ( \dut|clk_gen_comp|max_mult_2 [14] & ( \dut|clk_gen_comp|cnt_mult_2 [15] & ( (\dut|clk_gen_comp|max_mult_2 [15] & ((!\dut|clk_gen_comp|cnt_mult_2 [14]) # ((!\dut|clk_gen_comp|cnt_mult_2 [13] & 
// \dut|clk_gen_comp|max_mult_2 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [14] & ( \dut|clk_gen_comp|cnt_mult_2 [15] & ( (!\dut|clk_gen_comp|cnt_mult_2 [14] & (!\dut|clk_gen_comp|cnt_mult_2 [13] & (\dut|clk_gen_comp|max_mult_2 [15] & 
// \dut|clk_gen_comp|max_mult_2 [13]))) ) ) ) # ( \dut|clk_gen_comp|max_mult_2 [14] & ( !\dut|clk_gen_comp|cnt_mult_2 [15] & ( (!\dut|clk_gen_comp|cnt_mult_2 [14]) # (((!\dut|clk_gen_comp|cnt_mult_2 [13] & \dut|clk_gen_comp|max_mult_2 [13])) # 
// (\dut|clk_gen_comp|max_mult_2 [15])) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [14] & ( !\dut|clk_gen_comp|cnt_mult_2 [15] & ( ((!\dut|clk_gen_comp|cnt_mult_2 [14] & (!\dut|clk_gen_comp|cnt_mult_2 [13] & \dut|clk_gen_comp|max_mult_2 [13]))) # 
// (\dut|clk_gen_comp|max_mult_2 [15]) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [14]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [13]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [15]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [13]),
	.datae(!\dut|clk_gen_comp|max_mult_2 [14]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~8 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~8 .lut_mask = 64'h0F8FAFEF00080A0E;
defparam \dut|clk_gen_comp|LessThan4~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~6 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~6_combout  = ( \dut|clk_gen_comp|max_mult_2 [14] & ( \dut|clk_gen_comp|cnt_mult_2 [15] & ( (\dut|clk_gen_comp|cnt_mult_2 [14] & (\dut|clk_gen_comp|max_mult_2 [15] & (!\dut|clk_gen_comp|cnt_mult_2 [13] $ 
// (\dut|clk_gen_comp|max_mult_2 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [14] & ( \dut|clk_gen_comp|cnt_mult_2 [15] & ( (!\dut|clk_gen_comp|cnt_mult_2 [14] & (\dut|clk_gen_comp|max_mult_2 [15] & (!\dut|clk_gen_comp|cnt_mult_2 [13] $ 
// (\dut|clk_gen_comp|max_mult_2 [13])))) ) ) ) # ( \dut|clk_gen_comp|max_mult_2 [14] & ( !\dut|clk_gen_comp|cnt_mult_2 [15] & ( (\dut|clk_gen_comp|cnt_mult_2 [14] & (!\dut|clk_gen_comp|max_mult_2 [15] & (!\dut|clk_gen_comp|cnt_mult_2 [13] $ 
// (\dut|clk_gen_comp|max_mult_2 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [14] & ( !\dut|clk_gen_comp|cnt_mult_2 [15] & ( (!\dut|clk_gen_comp|cnt_mult_2 [14] & (!\dut|clk_gen_comp|max_mult_2 [15] & (!\dut|clk_gen_comp|cnt_mult_2 [13] $ 
// (\dut|clk_gen_comp|max_mult_2 [13])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [14]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [13]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [15]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [13]),
	.datae(!\dut|clk_gen_comp|max_mult_2 [14]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~6 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~6 .lut_mask = 64'h8020401008020401;
defparam \dut|clk_gen_comp|LessThan4~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~9 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~9_combout  = ( \dut|clk_gen_comp|max_mult_2 [12] & ( \dut|clk_gen_comp|LessThan4~6_combout  & ( (\dut|clk_gen_comp|cnt_mult_2 [12] & (!\dut|clk_gen_comp|LessThan4~8_combout  & ((!\dut|clk_gen_comp|max_mult_2 [11]) # 
// (\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [12] & ( \dut|clk_gen_comp|LessThan4~6_combout  & ( (!\dut|clk_gen_comp|LessThan4~8_combout  & ((!\dut|clk_gen_comp|max_mult_2 [11]) # 
// ((\dut|clk_gen_comp|cnt_mult_2 [12]) # (\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q )))) ) ) ) # ( \dut|clk_gen_comp|max_mult_2 [12] & ( !\dut|clk_gen_comp|LessThan4~6_combout  & ( !\dut|clk_gen_comp|LessThan4~8_combout  ) ) ) # ( 
// !\dut|clk_gen_comp|max_mult_2 [12] & ( !\dut|clk_gen_comp|LessThan4~6_combout  & ( !\dut|clk_gen_comp|LessThan4~8_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [11]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q ),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [12]),
	.datad(!\dut|clk_gen_comp|LessThan4~8_combout ),
	.datae(!\dut|clk_gen_comp|max_mult_2 [12]),
	.dataf(!\dut|clk_gen_comp|LessThan4~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~9 .lut_mask = 64'hFF00FF00BF000B00;
defparam \dut|clk_gen_comp|LessThan4~9 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \dut|clk_gen_comp|Mult3~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dut|clk_gen_comp|Mult3~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Mult3~mac .accumulate_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .ax_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .ax_width = 21;
defparam \dut|clk_gen_comp|Mult3~mac .ay_scan_in_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .ay_scan_in_width = 7;
defparam \dut|clk_gen_comp|Mult3~mac .ay_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult3~mac .az_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .bx_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .by_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .by_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult3~mac .bz_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_0 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_1 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_2 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_3 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_4 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_5 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_6 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_a_7 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_0 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_1 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_2 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_3 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_4 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_5 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_6 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_b_7 = 0;
defparam \dut|clk_gen_comp|Mult3~mac .coef_sel_a_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .coef_sel_b_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .delay_scan_out_ay = "false";
defparam \dut|clk_gen_comp|Mult3~mac .delay_scan_out_by = "false";
defparam \dut|clk_gen_comp|Mult3~mac .enable_double_accum = "false";
defparam \dut|clk_gen_comp|Mult3~mac .load_const_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .load_const_value = 0;
defparam \dut|clk_gen_comp|Mult3~mac .mode_sub_location = 0;
defparam \dut|clk_gen_comp|Mult3~mac .negate_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .operand_source_max = "input";
defparam \dut|clk_gen_comp|Mult3~mac .operand_source_may = "input";
defparam \dut|clk_gen_comp|Mult3~mac .operand_source_mbx = "input";
defparam \dut|clk_gen_comp|Mult3~mac .operand_source_mby = "input";
defparam \dut|clk_gen_comp|Mult3~mac .operation_mode = "m27x27";
defparam \dut|clk_gen_comp|Mult3~mac .output_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .preadder_subtract_a = "false";
defparam \dut|clk_gen_comp|Mult3~mac .preadder_subtract_b = "false";
defparam \dut|clk_gen_comp|Mult3~mac .result_a_width = 64;
defparam \dut|clk_gen_comp|Mult3~mac .signed_max = "false";
defparam \dut|clk_gen_comp|Mult3~mac .signed_may = "false";
defparam \dut|clk_gen_comp|Mult3~mac .signed_mbx = "false";
defparam \dut|clk_gen_comp|Mult3~mac .signed_mby = "false";
defparam \dut|clk_gen_comp|Mult3~mac .sub_clock = "none";
defparam \dut|clk_gen_comp|Mult3~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~2 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~2_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [4] & ( (!\dut|clk_gen_comp|cnt_mult_2 [3] & (\dut|clk_gen_comp|max_mult_2 [4] & \dut|clk_gen_comp|max_mult_2 [3])) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [4] & ( 
// ((!\dut|clk_gen_comp|cnt_mult_2 [3] & \dut|clk_gen_comp|max_mult_2 [3])) # (\dut|clk_gen_comp|max_mult_2 [4]) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [3]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [4]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [3]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~2 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~2 .lut_mask = 64'h0FCF0FCF000C000C;
defparam \dut|clk_gen_comp|LessThan4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y13_N17
dffeas \dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add4~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~24 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~24_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [7] & ( \dut|clk_gen_comp|max_mult_2 [6] & ( (\dut|clk_gen_comp|max_mult_2 [7] & (\dut|clk_gen_comp|cnt_mult_2 [6] & (!\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_mult_2 [5])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [7] & ( \dut|clk_gen_comp|max_mult_2 [6] & ( (!\dut|clk_gen_comp|max_mult_2 [7] & (\dut|clk_gen_comp|cnt_mult_2 [6] & (!\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_mult_2 [5])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_2 [7] & ( !\dut|clk_gen_comp|max_mult_2 [6] & ( (\dut|clk_gen_comp|max_mult_2 [7] & (!\dut|clk_gen_comp|cnt_mult_2 [6] & (!\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_mult_2 [5])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [7] & ( !\dut|clk_gen_comp|max_mult_2 [6] & ( (!\dut|clk_gen_comp|max_mult_2 [7] & (!\dut|clk_gen_comp|cnt_mult_2 [6] & (!\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_mult_2 [5])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|max_mult_2 [7]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [6]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [5]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [7]),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~24 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~24 .lut_mask = 64'h8040201008040201;
defparam \dut|clk_gen_comp|LessThan4~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N39
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~1 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~1_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [4] & ( (\dut|clk_gen_comp|max_mult_2 [4] & (!\dut|clk_gen_comp|cnt_mult_2 [3] $ (\dut|clk_gen_comp|max_mult_2 [3]))) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [4] & ( 
// (!\dut|clk_gen_comp|max_mult_2 [4] & (!\dut|clk_gen_comp|cnt_mult_2 [3] $ (\dut|clk_gen_comp|max_mult_2 [3]))) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [4]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [3]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [3]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~1 .lut_mask = 64'hA00AA00A50055005;
defparam \dut|clk_gen_comp|LessThan4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N45
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~25 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~25_combout  = ( \dut|clk_gen_comp|max_mult_2 [1] & ( (!\dut|clk_gen_comp|max_mult_2 [2] & (!\dut|clk_gen_comp|cnt_mult_2 [1] & !\dut|clk_gen_comp|cnt_mult_2 [2])) # (\dut|clk_gen_comp|max_mult_2 [2] & 
// ((!\dut|clk_gen_comp|cnt_mult_2 [1]) # (!\dut|clk_gen_comp|cnt_mult_2 [2]))) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [1] & ( (\dut|clk_gen_comp|max_mult_2 [2] & !\dut|clk_gen_comp|cnt_mult_2 [2]) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [2]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [1]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [2]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~25 .lut_mask = 64'h55005500F550F550;
defparam \dut|clk_gen_comp|LessThan4~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~3 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~3_combout  = ( \dut|clk_gen_comp|LessThan4~25_combout  & ( \dut|clk_gen_comp|max_mult_2 [8] & ( (\dut|clk_gen_comp|cnt_mult_2 [8] & (\dut|clk_gen_comp|LessThan4~24_combout  & ((\dut|clk_gen_comp|LessThan4~1_combout ) # 
// (\dut|clk_gen_comp|LessThan4~2_combout )))) ) ) ) # ( !\dut|clk_gen_comp|LessThan4~25_combout  & ( \dut|clk_gen_comp|max_mult_2 [8] & ( (\dut|clk_gen_comp|cnt_mult_2 [8] & (\dut|clk_gen_comp|LessThan4~2_combout  & \dut|clk_gen_comp|LessThan4~24_combout )) 
// ) ) ) # ( \dut|clk_gen_comp|LessThan4~25_combout  & ( !\dut|clk_gen_comp|max_mult_2 [8] & ( (!\dut|clk_gen_comp|cnt_mult_2 [8] & (\dut|clk_gen_comp|LessThan4~24_combout  & ((\dut|clk_gen_comp|LessThan4~1_combout ) # (\dut|clk_gen_comp|LessThan4~2_combout 
// )))) ) ) ) # ( !\dut|clk_gen_comp|LessThan4~25_combout  & ( !\dut|clk_gen_comp|max_mult_2 [8] & ( (!\dut|clk_gen_comp|cnt_mult_2 [8] & (\dut|clk_gen_comp|LessThan4~2_combout  & \dut|clk_gen_comp|LessThan4~24_combout )) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [8]),
	.datab(!\dut|clk_gen_comp|LessThan4~2_combout ),
	.datac(!\dut|clk_gen_comp|LessThan4~24_combout ),
	.datad(!\dut|clk_gen_comp|LessThan4~1_combout ),
	.datae(!\dut|clk_gen_comp|LessThan4~25_combout ),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~3 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~3 .lut_mask = 64'h0202020A01010105;
defparam \dut|clk_gen_comp|LessThan4~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~35 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~35_combout  = ( \dut|clk_gen_comp|max_mult_2 [13] & ( (\dut|clk_gen_comp|cnt_mult_2 [13] & (!\dut|clk_gen_comp|cnt_mult_2 [12] $ (\dut|clk_gen_comp|max_mult_2 [12]))) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [13] & ( 
// (!\dut|clk_gen_comp|cnt_mult_2 [13] & (!\dut|clk_gen_comp|cnt_mult_2 [12] $ (\dut|clk_gen_comp|max_mult_2 [12]))) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [13]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [12]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [12]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~35 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~35 .lut_mask = 64'hC00CC00C30033003;
defparam \dut|clk_gen_comp|LessThan4~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~34 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~34_combout  = ( \dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_2 [10] & ( (\dut|clk_gen_comp|max_mult_2 [11] & ((!\dut|clk_gen_comp|cnt_mult_2 [10]) # ((!\dut|clk_gen_comp|cnt_mult_2 [9] & 
// \dut|clk_gen_comp|max_mult_2 [9])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_2 [10] & ( (!\dut|clk_gen_comp|max_mult_2 [11] & ((!\dut|clk_gen_comp|cnt_mult_2 [10]) # ((!\dut|clk_gen_comp|cnt_mult_2 [9] & 
// \dut|clk_gen_comp|max_mult_2 [9])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_2 [10] & ( (\dut|clk_gen_comp|max_mult_2 [11] & (!\dut|clk_gen_comp|cnt_mult_2 [10] & (!\dut|clk_gen_comp|cnt_mult_2 [9] & 
// \dut|clk_gen_comp|max_mult_2 [9]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_2 [10] & ( (!\dut|clk_gen_comp|max_mult_2 [11] & (!\dut|clk_gen_comp|cnt_mult_2 [10] & (!\dut|clk_gen_comp|cnt_mult_2 [9] & 
// \dut|clk_gen_comp|max_mult_2 [9]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [11]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [10]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [9]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [9]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~34 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~34 .lut_mask = 64'h0080004088A84454;
defparam \dut|clk_gen_comp|LessThan4~34 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~10 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~10_combout  = ( \dut|clk_gen_comp|max_mult_2 [14] & ( \dut|clk_gen_comp|LessThan4~34_combout  & ( (\dut|clk_gen_comp|cnt_mult_2 [14] & (\dut|clk_gen_comp|LessThan4~35_combout  & (!\dut|clk_gen_comp|max_mult_2 [15] $ 
// (\dut|clk_gen_comp|cnt_mult_2 [15])))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [14] & ( \dut|clk_gen_comp|LessThan4~34_combout  & ( (!\dut|clk_gen_comp|cnt_mult_2 [14] & (\dut|clk_gen_comp|LessThan4~35_combout  & (!\dut|clk_gen_comp|max_mult_2 [15] $ 
// (\dut|clk_gen_comp|cnt_mult_2 [15])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [14]),
	.datab(!\dut|clk_gen_comp|LessThan4~35_combout ),
	.datac(!\dut|clk_gen_comp|max_mult_2 [15]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [15]),
	.datae(!\dut|clk_gen_comp|max_mult_2 [14]),
	.dataf(!\dut|clk_gen_comp|LessThan4~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~10 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~10 .lut_mask = 64'h0000000020021001;
defparam \dut|clk_gen_comp|LessThan4~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N15
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~33 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~33_combout  = ( \dut|clk_gen_comp|max_mult_2 [13] & ( (\dut|clk_gen_comp|cnt_mult_2 [13] & (!\dut|clk_gen_comp|cnt_mult_2 [14] $ (\dut|clk_gen_comp|max_mult_2 [14]))) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [13] & ( 
// (!\dut|clk_gen_comp|cnt_mult_2 [13] & (!\dut|clk_gen_comp|cnt_mult_2 [14] $ (\dut|clk_gen_comp|max_mult_2 [14]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [14]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [13]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|max_mult_2 [14]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~33 .lut_mask = 64'h8844884422112211;
defparam \dut|clk_gen_comp|LessThan4~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~32 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~32_combout  = ( \dut|clk_gen_comp|max_mult_2 [12] & ( \dut|clk_gen_comp|cnt_mult_2 [12] & ( (!\dut|clk_gen_comp|cnt_mult_2 [9] & (!\dut|clk_gen_comp|max_mult_2 [9] & (!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_mult_2 [11])))) # (\dut|clk_gen_comp|cnt_mult_2 [9] & (\dut|clk_gen_comp|max_mult_2 [9] & (!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_mult_2 [11])))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [12] & ( 
// !\dut|clk_gen_comp|cnt_mult_2 [12] & ( (!\dut|clk_gen_comp|cnt_mult_2 [9] & (!\dut|clk_gen_comp|max_mult_2 [9] & (!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_mult_2 [11])))) # (\dut|clk_gen_comp|cnt_mult_2 [9] & 
// (\dut|clk_gen_comp|max_mult_2 [9] & (!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_mult_2 [11])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [9]),
	.datab(!\dut|clk_gen_comp|cnt_mult_2[11]~DUPLICATE_q ),
	.datac(!\dut|clk_gen_comp|max_mult_2 [11]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [9]),
	.datae(!\dut|clk_gen_comp|max_mult_2 [12]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~32 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~32 .lut_mask = 64'h8241000000008241;
defparam \dut|clk_gen_comp|LessThan4~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~7 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~7_combout  = ( \dut|clk_gen_comp|LessThan4~32_combout  & ( \dut|clk_gen_comp|cnt_mult_2 [15] & ( (\dut|clk_gen_comp|max_mult_2 [15] & (\dut|clk_gen_comp|LessThan4~33_combout  & (!\dut|clk_gen_comp|max_mult_2 [10] $ 
// (\dut|clk_gen_comp|cnt_mult_2 [10])))) ) ) ) # ( \dut|clk_gen_comp|LessThan4~32_combout  & ( !\dut|clk_gen_comp|cnt_mult_2 [15] & ( (!\dut|clk_gen_comp|max_mult_2 [15] & (\dut|clk_gen_comp|LessThan4~33_combout  & (!\dut|clk_gen_comp|max_mult_2 [10] $ 
// (\dut|clk_gen_comp|cnt_mult_2 [10])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [15]),
	.datab(!\dut|clk_gen_comp|LessThan4~33_combout ),
	.datac(!\dut|clk_gen_comp|max_mult_2 [10]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [10]),
	.datae(!\dut|clk_gen_comp|LessThan4~32_combout ),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~7 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~7 .lut_mask = 64'h0000200200001001;
defparam \dut|clk_gen_comp|LessThan4~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~0 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~0_combout  = ( \dut|clk_gen_comp|max_mult_2 [8] & ( (\dut|clk_gen_comp|cnt_mult_2 [8] & (!\dut|clk_gen_comp|max_mult_2 [7] $ (\dut|clk_gen_comp|cnt_mult_2 [7]))) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [8] & ( 
// (!\dut|clk_gen_comp|cnt_mult_2 [8] & (!\dut|clk_gen_comp|max_mult_2 [7] $ (\dut|clk_gen_comp|cnt_mult_2 [7]))) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_mult_2 [7]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [8]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [7]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~0 .lut_mask = 64'hC030C0300C030C03;
defparam \dut|clk_gen_comp|LessThan4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~4 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~4_combout  = ( \dut|clk_gen_comp|max_mult_2 [8] & ( (!\dut|clk_gen_comp|cnt_mult_2 [8]) # ((\dut|clk_gen_comp|max_mult_2 [7] & !\dut|clk_gen_comp|cnt_mult_2 [7])) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [8] & ( 
// (\dut|clk_gen_comp|max_mult_2 [7] & (!\dut|clk_gen_comp|cnt_mult_2 [8] & !\dut|clk_gen_comp|cnt_mult_2 [7])) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_mult_2 [7]),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [8]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [7]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~4 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~4 .lut_mask = 64'h30003000F3F0F3F0;
defparam \dut|clk_gen_comp|LessThan4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~5 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~5_combout  = ( !\dut|clk_gen_comp|LessThan4~4_combout  & ( \dut|clk_gen_comp|max_mult_2 [6] & ( (!\dut|clk_gen_comp|LessThan4~0_combout ) # ((\dut|clk_gen_comp|cnt_mult_2 [6] & ((!\dut|clk_gen_comp|max_mult_2 [5]) # 
// (\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|LessThan4~4_combout  & ( !\dut|clk_gen_comp|max_mult_2 [6] & ( (((!\dut|clk_gen_comp|LessThan4~0_combout ) # (!\dut|clk_gen_comp|max_mult_2 [5])) # 
// (\dut|clk_gen_comp|cnt_mult_2 [6])) # (\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q ) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2[5]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|cnt_mult_2 [6]),
	.datac(!\dut|clk_gen_comp|LessThan4~0_combout ),
	.datad(!\dut|clk_gen_comp|max_mult_2 [5]),
	.datae(!\dut|clk_gen_comp|LessThan4~4_combout ),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~5 .lut_mask = 64'hFFF70000F3F10000;
defparam \dut|clk_gen_comp|LessThan4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N15
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~27 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~27_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [21] & ( (\dut|clk_gen_comp|max_mult_2 [21] & (!\dut|clk_gen_comp|max_mult_2 [20] $ (\dut|clk_gen_comp|cnt_mult_2 [20]))) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [21] & ( 
// (!\dut|clk_gen_comp|max_mult_2 [21] & (!\dut|clk_gen_comp|max_mult_2 [20] $ (\dut|clk_gen_comp|cnt_mult_2 [20]))) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_2 [20]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_mult_2 [21]),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [20]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~27 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~27 .lut_mask = 64'hA050A0500A050A05;
defparam \dut|clk_gen_comp|LessThan4~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~26 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~26_combout  = ( \dut|clk_gen_comp|cnt_mult_2 [18] & ( \dut|clk_gen_comp|cnt_mult_2 [17] & ( (\dut|clk_gen_comp|max_mult_2 [17] & (\dut|clk_gen_comp|max_mult_2 [18] & (!\dut|clk_gen_comp|cnt_mult_2 [16] $ 
// (\dut|clk_gen_comp|max_mult_2 [16])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [18] & ( \dut|clk_gen_comp|cnt_mult_2 [17] & ( (\dut|clk_gen_comp|max_mult_2 [17] & (!\dut|clk_gen_comp|max_mult_2 [18] & (!\dut|clk_gen_comp|cnt_mult_2 [16] $ 
// (\dut|clk_gen_comp|max_mult_2 [16])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_2 [18] & ( !\dut|clk_gen_comp|cnt_mult_2 [17] & ( (!\dut|clk_gen_comp|max_mult_2 [17] & (\dut|clk_gen_comp|max_mult_2 [18] & (!\dut|clk_gen_comp|cnt_mult_2 [16] $ 
// (\dut|clk_gen_comp|max_mult_2 [16])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_2 [18] & ( !\dut|clk_gen_comp|cnt_mult_2 [17] & ( (!\dut|clk_gen_comp|max_mult_2 [17] & (!\dut|clk_gen_comp|max_mult_2 [18] & (!\dut|clk_gen_comp|cnt_mult_2 [16] $ 
// (\dut|clk_gen_comp|max_mult_2 [16])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [16]),
	.datab(!\dut|clk_gen_comp|max_mult_2 [17]),
	.datac(!\dut|clk_gen_comp|max_mult_2 [18]),
	.datad(!\dut|clk_gen_comp|max_mult_2 [16]),
	.datae(!\dut|clk_gen_comp|cnt_mult_2 [18]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~26 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~26 .lut_mask = 64'h8040080420100201;
defparam \dut|clk_gen_comp|LessThan4~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X88_Y12_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~12 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~12_combout  = ( \dut|clk_gen_comp|max_mult_2 [19] & ( \dut|clk_gen_comp|max_mult_2 [22] & ( (\dut|clk_gen_comp|cnt_mult_2 [22] & (\dut|clk_gen_comp|LessThan4~27_combout  & (\dut|clk_gen_comp|LessThan4~26_combout  & 
// \dut|clk_gen_comp|cnt_mult_2 [19]))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [19] & ( \dut|clk_gen_comp|max_mult_2 [22] & ( (\dut|clk_gen_comp|cnt_mult_2 [22] & (\dut|clk_gen_comp|LessThan4~27_combout  & (\dut|clk_gen_comp|LessThan4~26_combout  & 
// !\dut|clk_gen_comp|cnt_mult_2 [19]))) ) ) ) # ( \dut|clk_gen_comp|max_mult_2 [19] & ( !\dut|clk_gen_comp|max_mult_2 [22] & ( (!\dut|clk_gen_comp|cnt_mult_2 [22] & (\dut|clk_gen_comp|LessThan4~27_combout  & (\dut|clk_gen_comp|LessThan4~26_combout  & 
// \dut|clk_gen_comp|cnt_mult_2 [19]))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_2 [19] & ( !\dut|clk_gen_comp|max_mult_2 [22] & ( (!\dut|clk_gen_comp|cnt_mult_2 [22] & (\dut|clk_gen_comp|LessThan4~27_combout  & (\dut|clk_gen_comp|LessThan4~26_combout  & 
// !\dut|clk_gen_comp|cnt_mult_2 [19]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_2 [22]),
	.datab(!\dut|clk_gen_comp|LessThan4~27_combout ),
	.datac(!\dut|clk_gen_comp|LessThan4~26_combout ),
	.datad(!\dut|clk_gen_comp|cnt_mult_2 [19]),
	.datae(!\dut|clk_gen_comp|max_mult_2 [19]),
	.dataf(!\dut|clk_gen_comp|max_mult_2 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~12 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~12 .lut_mask = 64'h0200000201000001;
defparam \dut|clk_gen_comp|LessThan4~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y12_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~13 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~13_combout  = ( \dut|clk_gen_comp|LessThan4~5_combout  & ( \dut|clk_gen_comp|LessThan4~12_combout  & ( (!\dut|clk_gen_comp|LessThan4~9_combout ) # (((\dut|clk_gen_comp|LessThan4~3_combout  & 
// \dut|clk_gen_comp|LessThan4~7_combout )) # (\dut|clk_gen_comp|LessThan4~10_combout )) ) ) ) # ( !\dut|clk_gen_comp|LessThan4~5_combout  & ( \dut|clk_gen_comp|LessThan4~12_combout  & ( (!\dut|clk_gen_comp|LessThan4~9_combout ) # 
// ((\dut|clk_gen_comp|LessThan4~7_combout ) # (\dut|clk_gen_comp|LessThan4~10_combout )) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan4~9_combout ),
	.datab(!\dut|clk_gen_comp|LessThan4~3_combout ),
	.datac(!\dut|clk_gen_comp|LessThan4~10_combout ),
	.datad(!\dut|clk_gen_comp|LessThan4~7_combout ),
	.datae(!\dut|clk_gen_comp|LessThan4~5_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan4~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~13 .lut_mask = 64'h00000000AFFFAFBF;
defparam \dut|clk_gen_comp|LessThan4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y12_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan4~23 (
// Equation(s):
// \dut|clk_gen_comp|LessThan4~23_combout  = ( \dut|clk_gen_comp|LessThan4~13_combout  & ( \dut|clk_gen_comp|cnt_mult_2 [30] & ( !\dut|clk_gen_comp|cnt_mult_2 [31] ) ) ) # ( !\dut|clk_gen_comp|LessThan4~13_combout  & ( \dut|clk_gen_comp|cnt_mult_2 [30] & ( 
// !\dut|clk_gen_comp|cnt_mult_2 [31] ) ) ) # ( \dut|clk_gen_comp|LessThan4~13_combout  & ( !\dut|clk_gen_comp|cnt_mult_2 [30] & ( (!\dut|clk_gen_comp|LessThan4~20_combout  & (\dut|clk_gen_comp|LessThan4~22_combout  & !\dut|clk_gen_comp|cnt_mult_2 [31])) ) ) 
// ) # ( !\dut|clk_gen_comp|LessThan4~13_combout  & ( !\dut|clk_gen_comp|cnt_mult_2 [30] & ( (\dut|clk_gen_comp|LessThan4~22_combout  & (!\dut|clk_gen_comp|cnt_mult_2 [31] & ((!\dut|clk_gen_comp|LessThan4~20_combout ) # 
// (\dut|clk_gen_comp|LessThan4~15_combout )))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan4~20_combout ),
	.datab(!\dut|clk_gen_comp|LessThan4~22_combout ),
	.datac(!\dut|clk_gen_comp|cnt_mult_2 [31]),
	.datad(!\dut|clk_gen_comp|LessThan4~15_combout ),
	.datae(!\dut|clk_gen_comp|LessThan4~13_combout ),
	.dataf(!\dut|clk_gen_comp|cnt_mult_2 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan4~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan4~23 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan4~23 .lut_mask = 64'h20302020F0F0F0F0;
defparam \dut|clk_gen_comp|LessThan4~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N3
cyclonev_lcell_comb \dut|clk_gen_comp|internal_mult_2~0 (
// Equation(s):
// \dut|clk_gen_comp|internal_mult_2~0_combout  = ( \dut|clk_gen_comp|internal_mult_2~q  & ( !\dut|clk_gen_comp|LessThan4~23_combout  ) ) # ( !\dut|clk_gen_comp|internal_mult_2~q  & ( \dut|clk_gen_comp|LessThan4~23_combout  ) )

	.dataa(!\dut|clk_gen_comp|LessThan4~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|internal_mult_2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_mult_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_mult_2~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_mult_2~0 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \dut|clk_gen_comp|internal_mult_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N29
dffeas \dut|clk_gen_comp|internal_mult_2 (
	.clk(\fpga_clk1_50~input_o ),
	.d(gnd),
	.asdata(\dut|clk_gen_comp|internal_mult_2~0_combout ),
	.clrn(\push_button_n[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|internal_mult_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_mult_2 .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|internal_mult_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N30
cyclonev_lcell_comb \dut|pat2|Add0~1 (
// Equation(s):
// \dut|pat2|Add0~1_sumout  = SUM(( \dut|pat2|count [0] ) + ( VCC ) + ( !VCC ))
// \dut|pat2|Add0~2  = CARRY(( \dut|pat2|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat2|count [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~1_sumout ),
	.cout(\dut|pat2|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~1 .extended_lut = "off";
defparam \dut|pat2|Add0~1 .lut_mask = 64'h0000000000000F0F;
defparam \dut|pat2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N3
cyclonev_lcell_comb \dut|pat2|count[0]~feeder (
// Equation(s):
// \dut|pat2|count[0]~feeder_combout  = ( \dut|pat2|Add0~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat2|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat2|count[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|count[0]~feeder .extended_lut = "off";
defparam \dut|pat2|count[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat2|count[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N33
cyclonev_lcell_comb \dut|pat2|Add0~13 (
// Equation(s):
// \dut|pat2|Add0~13_sumout  = SUM(( \dut|pat2|count [1] ) + ( GND ) + ( \dut|pat2|Add0~2  ))
// \dut|pat2|Add0~14  = CARRY(( \dut|pat2|count [1] ) + ( GND ) + ( \dut|pat2|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat2|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat2|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~13_sumout ),
	.cout(\dut|pat2|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~13 .extended_lut = "off";
defparam \dut|pat2|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|pat2|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N17
dffeas \dut|pat2|count[1] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|Add0~13_sumout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[1] .is_wysiwyg = "true";
defparam \dut|pat2|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N36
cyclonev_lcell_comb \dut|pat2|Add0~9 (
// Equation(s):
// \dut|pat2|Add0~9_sumout  = SUM(( \dut|pat2|count [2] ) + ( GND ) + ( \dut|pat2|Add0~14  ))
// \dut|pat2|Add0~10  = CARRY(( \dut|pat2|count [2] ) + ( GND ) + ( \dut|pat2|Add0~14  ))

	.dataa(gnd),
	.datab(!\dut|pat2|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat2|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~9_sumout ),
	.cout(\dut|pat2|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~9 .extended_lut = "off";
defparam \dut|pat2|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|pat2|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N8
dffeas \dut|pat2|count[2] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|Add0~9_sumout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[2] .is_wysiwyg = "true";
defparam \dut|pat2|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N39
cyclonev_lcell_comb \dut|pat2|Add0~5 (
// Equation(s):
// \dut|pat2|Add0~5_sumout  = SUM(( \dut|pat2|count [3] ) + ( GND ) + ( \dut|pat2|Add0~10  ))
// \dut|pat2|Add0~6  = CARRY(( \dut|pat2|count [3] ) + ( GND ) + ( \dut|pat2|Add0~10  ))

	.dataa(!\dut|pat2|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat2|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~5_sumout ),
	.cout(\dut|pat2|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~5 .extended_lut = "off";
defparam \dut|pat2|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|pat2|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N53
dffeas \dut|pat2|count[3] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|Add0~5_sumout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[3] .is_wysiwyg = "true";
defparam \dut|pat2|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N42
cyclonev_lcell_comb \dut|pat2|Add0~25 (
// Equation(s):
// \dut|pat2|Add0~25_sumout  = SUM(( \dut|pat2|count [4] ) + ( GND ) + ( \dut|pat2|Add0~6  ))
// \dut|pat2|Add0~26  = CARRY(( \dut|pat2|count [4] ) + ( GND ) + ( \dut|pat2|Add0~6  ))

	.dataa(gnd),
	.datab(!\dut|pat2|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat2|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~25_sumout ),
	.cout(\dut|pat2|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~25 .extended_lut = "off";
defparam \dut|pat2|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|pat2|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N14
dffeas \dut|pat2|count[4] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|Add0~25_sumout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[4] .is_wysiwyg = "true";
defparam \dut|pat2|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N45
cyclonev_lcell_comb \dut|pat2|Add0~21 (
// Equation(s):
// \dut|pat2|Add0~21_sumout  = SUM(( \dut|pat2|count [5] ) + ( GND ) + ( \dut|pat2|Add0~26  ))
// \dut|pat2|Add0~22  = CARRY(( \dut|pat2|count [5] ) + ( GND ) + ( \dut|pat2|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat2|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat2|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~21_sumout ),
	.cout(\dut|pat2|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~21 .extended_lut = "off";
defparam \dut|pat2|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|pat2|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N11
dffeas \dut|pat2|count[5] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|Add0~21_sumout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[5] .is_wysiwyg = "true";
defparam \dut|pat2|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N48
cyclonev_lcell_comb \dut|pat2|Add0~17 (
// Equation(s):
// \dut|pat2|Add0~17_sumout  = SUM(( \dut|pat2|count [6] ) + ( GND ) + ( \dut|pat2|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat2|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat2|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat2|Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|Add0~17 .extended_lut = "off";
defparam \dut|pat2|Add0~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|pat2|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N0
cyclonev_lcell_comb \dut|pat2|count[6]~feeder (
// Equation(s):
// \dut|pat2|count[6]~feeder_combout  = ( \dut|pat2|Add0~17_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat2|Add0~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat2|count[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|count[6]~feeder .extended_lut = "off";
defparam \dut|pat2|count[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat2|count[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N2
dffeas \dut|pat2|count[6] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(\dut|pat2|count[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[6] .is_wysiwyg = "true";
defparam \dut|pat2|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N12
cyclonev_lcell_comb \dut|pat2|LessThan0~0 (
// Equation(s):
// \dut|pat2|LessThan0~0_combout  = ( \dut|pat2|count [5] & ( (\dut|pat2|count [6] & (\dut|pat2|count [0] & \dut|pat2|count [4])) ) )

	.dataa(!\dut|pat2|count [6]),
	.datab(gnd),
	.datac(!\dut|pat2|count [0]),
	.datad(!\dut|pat2|count [4]),
	.datae(gnd),
	.dataf(!\dut|pat2|count [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat2|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|LessThan0~0 .extended_lut = "off";
defparam \dut|pat2|LessThan0~0 .lut_mask = 64'h0000000000050005;
defparam \dut|pat2|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N15
cyclonev_lcell_comb \dut|pat2|LessThan0~1 (
// Equation(s):
// \dut|pat2|LessThan0~1_combout  = ( \dut|pat2|count [3] & ( (!\dut|pat2|LessThan0~0_combout ) # ((!\dut|pat2|count [2]) # (!\dut|pat2|count [1])) ) ) # ( !\dut|pat2|count [3] )

	.dataa(gnd),
	.datab(!\dut|pat2|LessThan0~0_combout ),
	.datac(!\dut|pat2|count [2]),
	.datad(!\dut|pat2|count [1]),
	.datae(gnd),
	.dataf(!\dut|pat2|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat2|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|LessThan0~1 .extended_lut = "off";
defparam \dut|pat2|LessThan0~1 .lut_mask = 64'hFFFFFFFFFFFCFFFC;
defparam \dut|pat2|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N5
dffeas \dut|pat2|count[0] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(\dut|pat2|count[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|pat2|LessThan0~1_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|count[0] .is_wysiwyg = "true";
defparam \dut|pat2|count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N37
dffeas \dut|pat2|LED[0] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|count [0]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[0] .is_wysiwyg = "true";
defparam \dut|pat2|LED[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~25 (
// Equation(s):
// \dut|clk_gen_comp|Add3~25_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [0] ) + ( VCC ) + ( !VCC ))
// \dut|clk_gen_comp|Add3~26  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~25_sumout ),
	.cout(\dut|clk_gen_comp|Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~25 .lut_mask = 64'h0000000000000F0F;
defparam \dut|clk_gen_comp|Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N1
dffeas \dut|clk_gen_comp|cnt_div_8[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[0] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~21 (
// Equation(s):
// \dut|clk_gen_comp|Add3~21_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~26  ))
// \dut|clk_gen_comp|Add3~22  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~26  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~21_sumout ),
	.cout(\dut|clk_gen_comp|Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N5
dffeas \dut|clk_gen_comp|cnt_div_8[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[1] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~33 (
// Equation(s):
// \dut|clk_gen_comp|Add3~33_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~22  ))
// \dut|clk_gen_comp|Add3~34  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~22  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~33_sumout ),
	.cout(\dut|clk_gen_comp|Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N8
dffeas \dut|clk_gen_comp|cnt_div_8[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[2] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~29 (
// Equation(s):
// \dut|clk_gen_comp|Add3~29_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~34  ))
// \dut|clk_gen_comp|Add3~30  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~34  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~29_sumout ),
	.cout(\dut|clk_gen_comp|Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N10
dffeas \dut|clk_gen_comp|cnt_div_8[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[3] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~17 (
// Equation(s):
// \dut|clk_gen_comp|Add3~17_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~30  ))
// \dut|clk_gen_comp|Add3~18  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~30  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~17_sumout ),
	.cout(\dut|clk_gen_comp|Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N14
dffeas \dut|clk_gen_comp|cnt_div_8[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[4] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~13 (
// Equation(s):
// \dut|clk_gen_comp|Add3~13_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~18  ))
// \dut|clk_gen_comp|Add3~14  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~13_sumout ),
	.cout(\dut|clk_gen_comp|Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N16
dffeas \dut|clk_gen_comp|cnt_div_8[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[5] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~9 (
// Equation(s):
// \dut|clk_gen_comp|Add3~9_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~14  ))
// \dut|clk_gen_comp|Add3~10  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~14  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~9_sumout ),
	.cout(\dut|clk_gen_comp|Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~9 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N19
dffeas \dut|clk_gen_comp|cnt_div_8[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[6] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~5 (
// Equation(s):
// \dut|clk_gen_comp|Add3~5_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~10  ))
// \dut|clk_gen_comp|Add3~6  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~10  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~5_sumout ),
	.cout(\dut|clk_gen_comp|Add3~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~5 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N23
dffeas \dut|clk_gen_comp|cnt_div_8[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[7] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~61 (
// Equation(s):
// \dut|clk_gen_comp|Add3~61_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~6  ))
// \dut|clk_gen_comp|Add3~62  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_div_8 [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~61_sumout ),
	.cout(\dut|clk_gen_comp|Add3~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~61 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|clk_gen_comp|Add3~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N26
dffeas \dut|clk_gen_comp|cnt_div_8[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[8] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~53 (
// Equation(s):
// \dut|clk_gen_comp|Add3~53_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~62  ))
// \dut|clk_gen_comp|Add3~54  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~62  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~53_sumout ),
	.cout(\dut|clk_gen_comp|Add3~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~53 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~53 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N28
dffeas \dut|clk_gen_comp|cnt_div_8[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[9] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~57 (
// Equation(s):
// \dut|clk_gen_comp|Add3~57_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~54  ))
// \dut|clk_gen_comp|Add3~58  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~57_sumout ),
	.cout(\dut|clk_gen_comp|Add3~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~57 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add3~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N31
dffeas \dut|clk_gen_comp|cnt_div_8[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[10] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~49 (
// Equation(s):
// \dut|clk_gen_comp|Add3~49_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~58  ))
// \dut|clk_gen_comp|Add3~50  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~58  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~49_sumout ),
	.cout(\dut|clk_gen_comp|Add3~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~49 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N34
dffeas \dut|clk_gen_comp|cnt_div_8[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[11] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~45 (
// Equation(s):
// \dut|clk_gen_comp|Add3~45_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~50  ))
// \dut|clk_gen_comp|Add3~46  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~50  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~45_sumout ),
	.cout(\dut|clk_gen_comp|Add3~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~45 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~45 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N38
dffeas \dut|clk_gen_comp|cnt_div_8[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[12] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N39
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~41 (
// Equation(s):
// \dut|clk_gen_comp|Add3~41_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~46  ))
// \dut|clk_gen_comp|Add3~42  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~41_sumout ),
	.cout(\dut|clk_gen_comp|Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~41 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N40
dffeas \dut|clk_gen_comp|cnt_div_8[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[13] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~37 (
// Equation(s):
// \dut|clk_gen_comp|Add3~37_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~42  ))
// \dut|clk_gen_comp|Add3~38  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_div_8 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~37_sumout ),
	.cout(\dut|clk_gen_comp|Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~37 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|clk_gen_comp|Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N43
dffeas \dut|clk_gen_comp|cnt_div_8[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[14] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~89 (
// Equation(s):
// \dut|clk_gen_comp|Add3~89_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~38  ))
// \dut|clk_gen_comp|Add3~90  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~38  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~89_sumout ),
	.cout(\dut|clk_gen_comp|Add3~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~89 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~89 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N47
dffeas \dut|clk_gen_comp|cnt_div_8[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[15] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~85 (
// Equation(s):
// \dut|clk_gen_comp|Add3~85_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~90  ))
// \dut|clk_gen_comp|Add3~86  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~90  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~85_sumout ),
	.cout(\dut|clk_gen_comp|Add3~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~85 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~85 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N49
dffeas \dut|clk_gen_comp|cnt_div_8[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[16] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~81 (
// Equation(s):
// \dut|clk_gen_comp|Add3~81_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~86  ))
// \dut|clk_gen_comp|Add3~82  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~86  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~81_sumout ),
	.cout(\dut|clk_gen_comp|Add3~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~81 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~81 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \dut|clk_gen_comp|cnt_div_8[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[17] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N54
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~65 (
// Equation(s):
// \dut|clk_gen_comp|Add3~65_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~82  ))
// \dut|clk_gen_comp|Add3~66  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~82  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~65_sumout ),
	.cout(\dut|clk_gen_comp|Add3~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~65 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~65 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N55
dffeas \dut|clk_gen_comp|cnt_div_8[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[18] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y6_N5
dffeas \dut|clk_gen_comp|cnt_div_8[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[21] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N57
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~77 (
// Equation(s):
// \dut|clk_gen_comp|Add3~77_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~66  ))
// \dut|clk_gen_comp|Add3~78  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~66  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~77_sumout ),
	.cout(\dut|clk_gen_comp|Add3~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~77 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~77 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N58
dffeas \dut|clk_gen_comp|cnt_div_8[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[19] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~73 (
// Equation(s):
// \dut|clk_gen_comp|Add3~73_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~78  ))
// \dut|clk_gen_comp|Add3~74  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~73_sumout ),
	.cout(\dut|clk_gen_comp|Add3~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~73 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add3~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N1
dffeas \dut|clk_gen_comp|cnt_div_8[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[20] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~69 (
// Equation(s):
// \dut|clk_gen_comp|Add3~69_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~74  ))
// \dut|clk_gen_comp|Add3~70  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~74  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~69_sumout ),
	.cout(\dut|clk_gen_comp|Add3~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~69 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~69 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N4
dffeas \dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~14 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~14_combout  = ( \dut|clk_gen_comp|max_div_8 [20] & ( \dut|clk_gen_comp|max_div_8 [19] & ( (\dut|clk_gen_comp|cnt_div_8 [20] & (\dut|clk_gen_comp|cnt_div_8 [19] & (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_div_8 [21])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [20] & ( \dut|clk_gen_comp|max_div_8 [19] & ( (!\dut|clk_gen_comp|cnt_div_8 [20] & (\dut|clk_gen_comp|cnt_div_8 [19] & (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_div_8 [21])))) ) ) ) # ( \dut|clk_gen_comp|max_div_8 [20] & ( !\dut|clk_gen_comp|max_div_8 [19] & ( (\dut|clk_gen_comp|cnt_div_8 [20] & (!\dut|clk_gen_comp|cnt_div_8 [19] & (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_div_8 [21])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [20] & ( !\dut|clk_gen_comp|max_div_8 [19] & ( (!\dut|clk_gen_comp|cnt_div_8 [20] & (!\dut|clk_gen_comp|cnt_div_8 [19] & (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_div_8 [21])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [20]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [19]),
	.datad(!\dut|clk_gen_comp|max_div_8 [21]),
	.datae(!\dut|clk_gen_comp|max_div_8 [20]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~14 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~14 .lut_mask = 64'h8040201008040201;
defparam \dut|clk_gen_comp|LessThan3~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N52
dffeas \dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~15 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~15_combout  = ( \dut|clk_gen_comp|max_div_8 [17] & ( !\dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q  ) ) # ( !\dut|clk_gen_comp|max_div_8 [17] & ( \dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q  ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_8 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~15 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~15 .lut_mask = 64'h55555555AAAAAAAA;
defparam \dut|clk_gen_comp|LessThan3~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N51
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~20 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~20_combout  = ( !\dut|clk_gen_comp|LessThan3~15_combout  & ( (\dut|clk_gen_comp|LessThan3~14_combout  & (!\dut|clk_gen_comp|cnt_div_8 [18] $ (\dut|clk_gen_comp|max_div_8 [18]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [18]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_div_8 [18]),
	.datad(!\dut|clk_gen_comp|LessThan3~14_combout ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|LessThan3~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~20 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~20 .lut_mask = 64'h00A500A500000000;
defparam \dut|clk_gen_comp|LessThan3~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N46
dffeas \dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~21 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~21_combout  = ( \dut|clk_gen_comp|max_div_8 [20] & ( \dut|clk_gen_comp|max_div_8 [19] & ( (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & ((!\dut|clk_gen_comp|cnt_div_8 [20]) # ((!\dut|clk_gen_comp|cnt_div_8 [19]) # 
// (\dut|clk_gen_comp|max_div_8 [21])))) # (\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_8 [21] & ((!\dut|clk_gen_comp|cnt_div_8 [20]) # (!\dut|clk_gen_comp|cnt_div_8 [19])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [20] & ( 
// \dut|clk_gen_comp|max_div_8 [19] & ( (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & (((!\dut|clk_gen_comp|cnt_div_8 [20] & !\dut|clk_gen_comp|cnt_div_8 [19])) # (\dut|clk_gen_comp|max_div_8 [21]))) # (\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & 
// (!\dut|clk_gen_comp|cnt_div_8 [20] & (!\dut|clk_gen_comp|cnt_div_8 [19] & \dut|clk_gen_comp|max_div_8 [21]))) ) ) ) # ( \dut|clk_gen_comp|max_div_8 [20] & ( !\dut|clk_gen_comp|max_div_8 [19] & ( (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & 
// ((!\dut|clk_gen_comp|cnt_div_8 [20]) # (\dut|clk_gen_comp|max_div_8 [21]))) # (\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_8 [20] & \dut|clk_gen_comp|max_div_8 [21])) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [20] & ( 
// !\dut|clk_gen_comp|max_div_8 [19] & ( (!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_8 [21]) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8[21]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [20]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [19]),
	.datad(!\dut|clk_gen_comp|max_div_8 [21]),
	.datae(!\dut|clk_gen_comp|max_div_8 [20]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~21 .lut_mask = 64'h00AA88EE80EAA8FE;
defparam \dut|clk_gen_comp|LessThan3~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N39
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~22 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~22_combout  = ( \dut|clk_gen_comp|cnt_div_8 [18] & ( \dut|clk_gen_comp|max_div_8 [17] & ( (!\dut|clk_gen_comp|LessThan3~21_combout  & ((!\dut|clk_gen_comp|LessThan3~14_combout ) # ((!\dut|clk_gen_comp|max_div_8 [18]) # 
// (\dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8 [18] & ( \dut|clk_gen_comp|max_div_8 [17] & ( (!\dut|clk_gen_comp|LessThan3~21_combout  & ((!\dut|clk_gen_comp|LessThan3~14_combout ) # 
// ((\dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q  & !\dut|clk_gen_comp|max_div_8 [18])))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_8 [18] & ( !\dut|clk_gen_comp|max_div_8 [17] & ( !\dut|clk_gen_comp|LessThan3~21_combout  ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8 
// [18] & ( !\dut|clk_gen_comp|max_div_8 [17] & ( (!\dut|clk_gen_comp|LessThan3~21_combout  & ((!\dut|clk_gen_comp|LessThan3~14_combout ) # (!\dut|clk_gen_comp|max_div_8 [18]))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~14_combout ),
	.datab(!\dut|clk_gen_comp|LessThan3~21_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_8[17]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_8 [18]),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [18]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~22 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~22 .lut_mask = 64'hCC88CCCC8C88CC8C;
defparam \dut|clk_gen_comp|LessThan3~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~23 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~23_combout  = ( \dut|clk_gen_comp|max_div_8 [15] & ( \dut|clk_gen_comp|LessThan3~22_combout  & ( (!\dut|clk_gen_comp|LessThan3~20_combout ) # ((!\dut|clk_gen_comp|cnt_div_8 [16] & (!\dut|clk_gen_comp|max_div_8 [16] & 
// \dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q )) # (\dut|clk_gen_comp|cnt_div_8 [16] & ((!\dut|clk_gen_comp|max_div_8 [16]) # (\dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [15] & ( 
// \dut|clk_gen_comp|LessThan3~22_combout  & ( (!\dut|clk_gen_comp|LessThan3~20_combout ) # ((!\dut|clk_gen_comp|max_div_8 [16]) # (\dut|clk_gen_comp|cnt_div_8 [16])) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~20_combout ),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [16]),
	.datac(!\dut|clk_gen_comp|max_div_8 [16]),
	.datad(!\dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q ),
	.datae(!\dut|clk_gen_comp|max_div_8 [15]),
	.dataf(!\dut|clk_gen_comp|LessThan3~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~23 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~23 .lut_mask = 64'h00000000FBFBBAFB;
defparam \dut|clk_gen_comp|LessThan3~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~105 (
// Equation(s):
// \dut|clk_gen_comp|Add3~105_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~70  ))
// \dut|clk_gen_comp|Add3~106  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~70  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~105_sumout ),
	.cout(\dut|clk_gen_comp|Add3~106 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~105 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~105 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N8
dffeas \dut|clk_gen_comp|cnt_div_8[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[22] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~93 (
// Equation(s):
// \dut|clk_gen_comp|Add3~93_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~106  ))
// \dut|clk_gen_comp|Add3~94  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~106  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~93_sumout ),
	.cout(\dut|clk_gen_comp|Add3~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~93 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~93 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N10
dffeas \dut|clk_gen_comp|cnt_div_8[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[23] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~101 (
// Equation(s):
// \dut|clk_gen_comp|Add3~101_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~94  ))
// \dut|clk_gen_comp|Add3~102  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~94  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~101_sumout ),
	.cout(\dut|clk_gen_comp|Add3~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~101 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~101 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N14
dffeas \dut|clk_gen_comp|cnt_div_8[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[24] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~97 (
// Equation(s):
// \dut|clk_gen_comp|Add3~97_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~102  ))
// \dut|clk_gen_comp|Add3~98  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~97_sumout ),
	.cout(\dut|clk_gen_comp|Add3~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~97 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add3~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N16
dffeas \dut|clk_gen_comp|cnt_div_8[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[25] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N39
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~24 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~24_combout  = ( \dut|clk_gen_comp|max_div_8 [24] & ( (\dut|clk_gen_comp|cnt_div_8 [24] & (!\dut|clk_gen_comp|max_div_8 [25] $ (\dut|clk_gen_comp|cnt_div_8 [25]))) ) ) # ( !\dut|clk_gen_comp|max_div_8 [24] & ( 
// (!\dut|clk_gen_comp|cnt_div_8 [24] & (!\dut|clk_gen_comp|max_div_8 [25] $ (\dut|clk_gen_comp|cnt_div_8 [25]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [25]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [25]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_8 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~24 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~24 .lut_mask = 64'h9090909009090909;
defparam \dut|clk_gen_comp|LessThan3~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N7
dffeas \dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y6_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~25 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~25_combout  = ( \dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_div_8 [22] & ( (\dut|clk_gen_comp|LessThan3~24_combout  & (!\dut|clk_gen_comp|cnt_div_8 [23] $ (\dut|clk_gen_comp|max_div_8 [23]))) ) ) ) # 
// ( !\dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_div_8 [22] & ( (\dut|clk_gen_comp|LessThan3~24_combout  & (!\dut|clk_gen_comp|cnt_div_8 [23] $ (\dut|clk_gen_comp|max_div_8 [23]))) ) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [23]),
	.datac(!\dut|clk_gen_comp|LessThan3~24_combout ),
	.datad(!\dut|clk_gen_comp|max_div_8 [23]),
	.datae(!\dut|clk_gen_comp|cnt_div_8[22]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_div_8 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~25 .lut_mask = 64'h0C03000000000C03;
defparam \dut|clk_gen_comp|LessThan3~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~113 (
// Equation(s):
// \dut|clk_gen_comp|Add3~113_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~98  ))
// \dut|clk_gen_comp|Add3~114  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~98  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~113_sumout ),
	.cout(\dut|clk_gen_comp|Add3~114 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~113 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~113 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N19
dffeas \dut|clk_gen_comp|cnt_div_8[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[26] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~117 (
// Equation(s):
// \dut|clk_gen_comp|Add3~117_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~114  ))
// \dut|clk_gen_comp|Add3~118  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~114  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~117_sumout ),
	.cout(\dut|clk_gen_comp|Add3~118 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~117 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~117 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N23
dffeas \dut|clk_gen_comp|cnt_div_8[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[27] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~121 (
// Equation(s):
// \dut|clk_gen_comp|Add3~121_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~118  ))
// \dut|clk_gen_comp|Add3~122  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~118  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~121_sumout ),
	.cout(\dut|clk_gen_comp|Add3~122 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~121 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~121 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N25
dffeas \dut|clk_gen_comp|cnt_div_8[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[28] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~109 (
// Equation(s):
// \dut|clk_gen_comp|Add3~109_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~122  ))
// \dut|clk_gen_comp|Add3~110  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~122  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~109_sumout ),
	.cout(\dut|clk_gen_comp|Add3~110 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~109 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~109 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N29
dffeas \dut|clk_gen_comp|cnt_div_8[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[29] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~125 (
// Equation(s):
// \dut|clk_gen_comp|Add3~125_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~110  ))
// \dut|clk_gen_comp|Add3~126  = CARRY(( \dut|clk_gen_comp|cnt_div_8 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add3~110  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~125_sumout ),
	.cout(\dut|clk_gen_comp|Add3~126 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~125 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~125 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add3~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N32
dffeas \dut|clk_gen_comp|cnt_div_8[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[30] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~28 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~28_combout  = ( !\dut|clk_gen_comp|cnt_div_8 [27] & ( !\dut|clk_gen_comp|cnt_div_8 [26] & ( (!\dut|clk_gen_comp|cnt_div_8 [30] & (!\dut|clk_gen_comp|cnt_div_8 [29] & !\dut|clk_gen_comp|cnt_div_8 [28])) ) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [30]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [29]),
	.datad(!\dut|clk_gen_comp|cnt_div_8 [28]),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [27]),
	.dataf(!\dut|clk_gen_comp|cnt_div_8 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~28 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~28 .lut_mask = 64'hC000000000000000;
defparam \dut|clk_gen_comp|LessThan3~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~26 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~26_combout  = ( \dut|clk_gen_comp|cnt_div_8 [24] & ( (\dut|clk_gen_comp|max_div_8 [25] & !\dut|clk_gen_comp|cnt_div_8 [25]) ) ) # ( !\dut|clk_gen_comp|cnt_div_8 [24] & ( (!\dut|clk_gen_comp|max_div_8 [25] & 
// (!\dut|clk_gen_comp|cnt_div_8 [25] & \dut|clk_gen_comp|max_div_8 [24])) # (\dut|clk_gen_comp|max_div_8 [25] & ((!\dut|clk_gen_comp|cnt_div_8 [25]) # (\dut|clk_gen_comp|max_div_8 [24]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [25]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [25]),
	.datac(!\dut|clk_gen_comp|max_div_8 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_8 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~26 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~26 .lut_mask = 64'h4D4D4D4D44444444;
defparam \dut|clk_gen_comp|LessThan3~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~27 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~27_combout  = ( !\dut|clk_gen_comp|LessThan3~26_combout  & ( \dut|clk_gen_comp|max_div_8 [22] & ( (!\dut|clk_gen_comp|LessThan3~24_combout ) # ((!\dut|clk_gen_comp|cnt_div_8 [23] & (\dut|clk_gen_comp|cnt_div_8 [22] & 
// !\dut|clk_gen_comp|max_div_8 [23])) # (\dut|clk_gen_comp|cnt_div_8 [23] & ((!\dut|clk_gen_comp|max_div_8 [23]) # (\dut|clk_gen_comp|cnt_div_8 [22])))) ) ) ) # ( !\dut|clk_gen_comp|LessThan3~26_combout  & ( !\dut|clk_gen_comp|max_div_8 [22] & ( 
// ((!\dut|clk_gen_comp|LessThan3~24_combout ) # (!\dut|clk_gen_comp|max_div_8 [23])) # (\dut|clk_gen_comp|cnt_div_8 [23]) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [23]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [22]),
	.datac(!\dut|clk_gen_comp|LessThan3~24_combout ),
	.datad(!\dut|clk_gen_comp|max_div_8 [23]),
	.datae(!\dut|clk_gen_comp|LessThan3~26_combout ),
	.dataf(!\dut|clk_gen_comp|max_div_8 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~27 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~27 .lut_mask = 64'hFFF50000F7F10000;
defparam \dut|clk_gen_comp|LessThan3~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N37
dffeas \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~10 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~10_combout  = ( \dut|clk_gen_comp|max_div_8 [12] & ( \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|cnt_div_8 [14] & (((\dut|clk_gen_comp|max_div_8 [13] & !\dut|clk_gen_comp|cnt_div_8 [13])) # 
// (\dut|clk_gen_comp|max_div_8 [14]))) # (\dut|clk_gen_comp|cnt_div_8 [14] & (\dut|clk_gen_comp|max_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [13] & \dut|clk_gen_comp|max_div_8 [14]))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [12] & ( 
// \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|cnt_div_8 [14] & (((\dut|clk_gen_comp|max_div_8 [13] & !\dut|clk_gen_comp|cnt_div_8 [13])) # (\dut|clk_gen_comp|max_div_8 [14]))) # (\dut|clk_gen_comp|cnt_div_8 [14] & 
// (\dut|clk_gen_comp|max_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [13] & \dut|clk_gen_comp|max_div_8 [14]))) ) ) ) # ( \dut|clk_gen_comp|max_div_8 [12] & ( !\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|cnt_div_8 [14] & 
// (((!\dut|clk_gen_comp|cnt_div_8 [13]) # (\dut|clk_gen_comp|max_div_8 [14])) # (\dut|clk_gen_comp|max_div_8 [13]))) # (\dut|clk_gen_comp|cnt_div_8 [14] & (\dut|clk_gen_comp|max_div_8 [14] & ((!\dut|clk_gen_comp|cnt_div_8 [13]) # 
// (\dut|clk_gen_comp|max_div_8 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [12] & ( !\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|cnt_div_8 [14] & (((\dut|clk_gen_comp|max_div_8 [13] & !\dut|clk_gen_comp|cnt_div_8 [13])) # 
// (\dut|clk_gen_comp|max_div_8 [14]))) # (\dut|clk_gen_comp|cnt_div_8 [14] & (\dut|clk_gen_comp|max_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [13] & \dut|clk_gen_comp|max_div_8 [14]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [13]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [14]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [13]),
	.datad(!\dut|clk_gen_comp|max_div_8 [14]),
	.datae(!\dut|clk_gen_comp|max_div_8 [12]),
	.dataf(!\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~10 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~10 .lut_mask = 64'h40DCC4FD40DC40DC;
defparam \dut|clk_gen_comp|LessThan3~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~6 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~6_combout  = ( \dut|clk_gen_comp|max_div_8 [12] & ( \dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|max_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [14] $ 
// (\dut|clk_gen_comp|max_div_8 [14])))) # (\dut|clk_gen_comp|max_div_8 [13] & (\dut|clk_gen_comp|cnt_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [14] $ (\dut|clk_gen_comp|max_div_8 [14])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [12] & ( 
// !\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|max_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [14] $ (\dut|clk_gen_comp|max_div_8 [14])))) # (\dut|clk_gen_comp|max_div_8 [13] & 
// (\dut|clk_gen_comp|cnt_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8 [14] $ (\dut|clk_gen_comp|max_div_8 [14])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [13]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [14]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [13]),
	.datad(!\dut|clk_gen_comp|max_div_8 [14]),
	.datae(!\dut|clk_gen_comp|max_div_8 [12]),
	.dataf(!\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~6 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~6 .lut_mask = 64'h8421000000008421;
defparam \dut|clk_gen_comp|LessThan3~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~11 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~11_combout  = ( \dut|clk_gen_comp|LessThan3~6_combout  & ( \dut|clk_gen_comp|max_div_8 [10] & ( (!\dut|clk_gen_comp|LessThan3~10_combout  & ((!\dut|clk_gen_comp|cnt_div_8 [10] & (!\dut|clk_gen_comp|max_div_8 [11] & 
// \dut|clk_gen_comp|cnt_div_8 [11])) # (\dut|clk_gen_comp|cnt_div_8 [10] & ((!\dut|clk_gen_comp|max_div_8 [11]) # (\dut|clk_gen_comp|cnt_div_8 [11]))))) ) ) ) # ( !\dut|clk_gen_comp|LessThan3~6_combout  & ( \dut|clk_gen_comp|max_div_8 [10] & ( 
// !\dut|clk_gen_comp|LessThan3~10_combout  ) ) ) # ( \dut|clk_gen_comp|LessThan3~6_combout  & ( !\dut|clk_gen_comp|max_div_8 [10] & ( (!\dut|clk_gen_comp|LessThan3~10_combout  & ((!\dut|clk_gen_comp|max_div_8 [11]) # (\dut|clk_gen_comp|cnt_div_8 [11]))) ) ) 
// ) # ( !\dut|clk_gen_comp|LessThan3~6_combout  & ( !\dut|clk_gen_comp|max_div_8 [10] & ( !\dut|clk_gen_comp|LessThan3~10_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8 [10]),
	.datab(!\dut|clk_gen_comp|LessThan3~10_combout ),
	.datac(!\dut|clk_gen_comp|max_div_8 [11]),
	.datad(!\dut|clk_gen_comp|cnt_div_8 [11]),
	.datae(!\dut|clk_gen_comp|LessThan3~6_combout ),
	.dataf(!\dut|clk_gen_comp|max_div_8 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~11 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~11 .lut_mask = 64'hCCCCC0CCCCCC40C4;
defparam \dut|clk_gen_comp|LessThan3~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N7
dffeas \dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N3
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~2 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~2_combout  = ( \dut|clk_gen_comp|max_div_8 [2] & ( (!\dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q  & ((!\dut|clk_gen_comp|cnt_div_8 [3]) # (\dut|clk_gen_comp|max_div_8 [3]))) # (\dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q  & 
// (!\dut|clk_gen_comp|cnt_div_8 [3] & \dut|clk_gen_comp|max_div_8 [3])) ) ) # ( !\dut|clk_gen_comp|max_div_8 [2] & ( (!\dut|clk_gen_comp|cnt_div_8 [3] & \dut|clk_gen_comp|max_div_8 [3]) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [3]),
	.datad(!\dut|clk_gen_comp|max_div_8 [3]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_8 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~2 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~2 .lut_mask = 64'h00F000F0A0FAA0FA;
defparam \dut|clk_gen_comp|LessThan3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~31 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~31_combout  = ( \dut|clk_gen_comp|max_div_8 [1] & ( (!\dut|clk_gen_comp|cnt_div_8 [1]) # ((!\dut|clk_gen_comp|cnt_div_8 [0] & \dut|clk_gen_comp|max_div_8 [0])) ) ) # ( !\dut|clk_gen_comp|max_div_8 [1] & ( 
// (!\dut|clk_gen_comp|cnt_div_8 [0] & (\dut|clk_gen_comp|max_div_8 [0] & !\dut|clk_gen_comp|cnt_div_8 [1])) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [0]),
	.datac(!\dut|clk_gen_comp|max_div_8 [0]),
	.datad(!\dut|clk_gen_comp|cnt_div_8 [1]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_8 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~31 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~31 .lut_mask = 64'h0C000C00FF0CFF0C;
defparam \dut|clk_gen_comp|LessThan3~31 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N13
dffeas \dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~30 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~30_combout  = ( \dut|clk_gen_comp|max_div_8 [4] & ( \dut|clk_gen_comp|max_div_8 [5] & ( (\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_8 [5] & (!\dut|clk_gen_comp|cnt_div_8 [6] $ 
// (\dut|clk_gen_comp|max_div_8 [6])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [4] & ( \dut|clk_gen_comp|max_div_8 [5] & ( (!\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_8 [5] & (!\dut|clk_gen_comp|cnt_div_8 [6] $ 
// (\dut|clk_gen_comp|max_div_8 [6])))) ) ) ) # ( \dut|clk_gen_comp|max_div_8 [4] & ( !\dut|clk_gen_comp|max_div_8 [5] & ( (\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_8 [5] & (!\dut|clk_gen_comp|cnt_div_8 [6] $ 
// (\dut|clk_gen_comp|max_div_8 [6])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [4] & ( !\dut|clk_gen_comp|max_div_8 [5] & ( (!\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_8 [5] & (!\dut|clk_gen_comp|cnt_div_8 [6] $ 
// (\dut|clk_gen_comp|max_div_8 [6])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [6]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [5]),
	.datad(!\dut|clk_gen_comp|max_div_8 [6]),
	.datae(!\dut|clk_gen_comp|max_div_8 [4]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~30 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~30 .lut_mask = 64'h8020401008020401;
defparam \dut|clk_gen_comp|LessThan3~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N22
dffeas \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~1 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~1_combout  = ( \dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_div_8 [2] & ( !\dut|clk_gen_comp|max_div_8 [3] $ (\dut|clk_gen_comp|cnt_div_8 [3]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q  & ( 
// !\dut|clk_gen_comp|max_div_8 [2] & ( !\dut|clk_gen_comp|max_div_8 [3] $ (\dut|clk_gen_comp|cnt_div_8 [3]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [3]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [3]),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_8[2]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_div_8 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~1 .lut_mask = 64'hA5A500000000A5A5;
defparam \dut|clk_gen_comp|LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~3 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~3_combout  = ( \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( \dut|clk_gen_comp|LessThan3~1_combout  & ( (\dut|clk_gen_comp|LessThan3~30_combout  & (\dut|clk_gen_comp|max_div_8 [7] & ((\dut|clk_gen_comp|LessThan3~31_combout ) 
// # (\dut|clk_gen_comp|LessThan3~2_combout )))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( \dut|clk_gen_comp|LessThan3~1_combout  & ( (\dut|clk_gen_comp|LessThan3~30_combout  & (!\dut|clk_gen_comp|max_div_8 [7] & 
// ((\dut|clk_gen_comp|LessThan3~31_combout ) # (\dut|clk_gen_comp|LessThan3~2_combout )))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( !\dut|clk_gen_comp|LessThan3~1_combout  & ( (\dut|clk_gen_comp|LessThan3~2_combout  & 
// (\dut|clk_gen_comp|LessThan3~30_combout  & \dut|clk_gen_comp|max_div_8 [7])) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( !\dut|clk_gen_comp|LessThan3~1_combout  & ( (\dut|clk_gen_comp|LessThan3~2_combout  & 
// (\dut|clk_gen_comp|LessThan3~30_combout  & !\dut|clk_gen_comp|max_div_8 [7])) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~2_combout ),
	.datab(!\dut|clk_gen_comp|LessThan3~31_combout ),
	.datac(!\dut|clk_gen_comp|LessThan3~30_combout ),
	.datad(!\dut|clk_gen_comp|max_div_8 [7]),
	.datae(!\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|LessThan3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~3 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~3 .lut_mask = 64'h0500000507000007;
defparam \dut|clk_gen_comp|LessThan3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N57
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~4 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~4_combout  = ( \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_div_8 [7] & (!\dut|clk_gen_comp|cnt_div_8 [6] & \dut|clk_gen_comp|max_div_8 [6])) ) ) # ( !\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( 
// ((!\dut|clk_gen_comp|cnt_div_8 [6] & \dut|clk_gen_comp|max_div_8 [6])) # (\dut|clk_gen_comp|max_div_8 [7]) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [7]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [6]),
	.datac(!\dut|clk_gen_comp|max_div_8 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~4 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~4 .lut_mask = 64'h5D5D5D5D04040404;
defparam \dut|clk_gen_comp|LessThan3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~0 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~0_combout  = ( \dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_div_8 [7] & (!\dut|clk_gen_comp|cnt_div_8 [6] $ (\dut|clk_gen_comp|max_div_8 [6]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q  & ( 
// (!\dut|clk_gen_comp|max_div_8 [7] & (!\dut|clk_gen_comp|cnt_div_8 [6] $ (\dut|clk_gen_comp|max_div_8 [6]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [7]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [6]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|max_div_8 [6]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_8[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~0 .lut_mask = 64'h8822882244114411;
defparam \dut|clk_gen_comp|LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~5 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~5_combout  = ( \dut|clk_gen_comp|max_div_8 [4] & ( \dut|clk_gen_comp|cnt_div_8 [5] & ( (!\dut|clk_gen_comp|LessThan3~4_combout  & (((!\dut|clk_gen_comp|LessThan3~0_combout ) # (!\dut|clk_gen_comp|max_div_8 [5])) # 
// (\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [4] & ( \dut|clk_gen_comp|cnt_div_8 [5] & ( !\dut|clk_gen_comp|LessThan3~4_combout  ) ) ) # ( \dut|clk_gen_comp|max_div_8 [4] & ( !\dut|clk_gen_comp|cnt_div_8 [5] & ( 
// (!\dut|clk_gen_comp|LessThan3~4_combout  & ((!\dut|clk_gen_comp|LessThan3~0_combout ) # ((\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q  & !\dut|clk_gen_comp|max_div_8 [5])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_8 [4] & ( !\dut|clk_gen_comp|cnt_div_8 [5] & 
// ( (!\dut|clk_gen_comp|LessThan3~4_combout  & ((!\dut|clk_gen_comp|LessThan3~0_combout ) # (!\dut|clk_gen_comp|max_div_8 [5]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_8[4]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|LessThan3~4_combout ),
	.datac(!\dut|clk_gen_comp|LessThan3~0_combout ),
	.datad(!\dut|clk_gen_comp|max_div_8 [5]),
	.datae(!\dut|clk_gen_comp|max_div_8 [4]),
	.dataf(!\dut|clk_gen_comp|cnt_div_8 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~5 .lut_mask = 64'hCCC0C4C0CCCCCCC4;
defparam \dut|clk_gen_comp|LessThan3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~7 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~7_combout  = ( !\dut|clk_gen_comp|cnt_div_8 [11] & ( \dut|clk_gen_comp|max_div_8 [11] ) ) # ( \dut|clk_gen_comp|cnt_div_8 [11] & ( !\dut|clk_gen_comp|max_div_8 [11] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [11]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~7 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~7 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dut|clk_gen_comp|LessThan3~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~12 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~12_combout  = ( \dut|clk_gen_comp|max_div_8 [8] & ( !\dut|clk_gen_comp|cnt_div_8 [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_8 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~12 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~12 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dut|clk_gen_comp|LessThan3~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~8 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~8_combout  = ( !\dut|clk_gen_comp|cnt_div_8 [10] & ( \dut|clk_gen_comp|max_div_8 [10] ) ) # ( \dut|clk_gen_comp|cnt_div_8 [10] & ( !\dut|clk_gen_comp|max_div_8 [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [10]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~8 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~8 .lut_mask = 64'h0000FFFFFFFF0000;
defparam \dut|clk_gen_comp|LessThan3~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~13 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~13_combout  = ( \dut|clk_gen_comp|cnt_div_8 [9] & ( !\dut|clk_gen_comp|LessThan3~8_combout  & ( (\dut|clk_gen_comp|LessThan3~6_combout  & (!\dut|clk_gen_comp|LessThan3~7_combout  & (\dut|clk_gen_comp|max_div_8 [9] & 
// \dut|clk_gen_comp|LessThan3~12_combout ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8 [9] & ( !\dut|clk_gen_comp|LessThan3~8_combout  & ( (\dut|clk_gen_comp|LessThan3~6_combout  & (!\dut|clk_gen_comp|LessThan3~7_combout  & 
// ((\dut|clk_gen_comp|LessThan3~12_combout ) # (\dut|clk_gen_comp|max_div_8 [9])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~6_combout ),
	.datab(!\dut|clk_gen_comp|LessThan3~7_combout ),
	.datac(!\dut|clk_gen_comp|max_div_8 [9]),
	.datad(!\dut|clk_gen_comp|LessThan3~12_combout ),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [9]),
	.dataf(!\dut|clk_gen_comp|LessThan3~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~13 .lut_mask = 64'h0444000400000000;
defparam \dut|clk_gen_comp|LessThan3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~33 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~33_combout  = ( \dut|clk_gen_comp|max_div_8 [13] & ( (\dut|clk_gen_comp|cnt_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_8 [12]))) ) ) # ( !\dut|clk_gen_comp|max_div_8 [13] & ( 
// (!\dut|clk_gen_comp|cnt_div_8 [13] & (!\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_8 [12]))) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_8[12]~DUPLICATE_q ),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [13]),
	.datad(!\dut|clk_gen_comp|max_div_8 [12]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_8 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~33 .lut_mask = 64'hC030C0300C030C03;
defparam \dut|clk_gen_comp|LessThan3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~32 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~32_combout  = ( \dut|clk_gen_comp|cnt_div_8 [11] & ( \dut|clk_gen_comp|max_div_8 [10] & ( (\dut|clk_gen_comp|max_div_8 [11] & (\dut|clk_gen_comp|cnt_div_8 [10] & (!\dut|clk_gen_comp|cnt_div_8 [8] $ (\dut|clk_gen_comp|max_div_8 
// [8])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8 [11] & ( \dut|clk_gen_comp|max_div_8 [10] & ( (!\dut|clk_gen_comp|max_div_8 [11] & (\dut|clk_gen_comp|cnt_div_8 [10] & (!\dut|clk_gen_comp|cnt_div_8 [8] $ (\dut|clk_gen_comp|max_div_8 [8])))) ) ) ) # ( 
// \dut|clk_gen_comp|cnt_div_8 [11] & ( !\dut|clk_gen_comp|max_div_8 [10] & ( (\dut|clk_gen_comp|max_div_8 [11] & (!\dut|clk_gen_comp|cnt_div_8 [10] & (!\dut|clk_gen_comp|cnt_div_8 [8] $ (\dut|clk_gen_comp|max_div_8 [8])))) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_8 [11] & ( !\dut|clk_gen_comp|max_div_8 [10] & ( (!\dut|clk_gen_comp|max_div_8 [11] & (!\dut|clk_gen_comp|cnt_div_8 [10] & (!\dut|clk_gen_comp|cnt_div_8 [8] $ (\dut|clk_gen_comp|max_div_8 [8])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_8 [11]),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [8]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [10]),
	.datad(!\dut|clk_gen_comp|max_div_8 [8]),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [11]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~32 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~32 .lut_mask = 64'h8020401008020401;
defparam \dut|clk_gen_comp|LessThan3~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~9 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~9_combout  = ( \dut|clk_gen_comp|cnt_div_8 [9] & ( \dut|clk_gen_comp|max_div_8 [9] & ( (\dut|clk_gen_comp|LessThan3~33_combout  & (\dut|clk_gen_comp|LessThan3~32_combout  & (!\dut|clk_gen_comp|cnt_div_8 [14] $ 
// (\dut|clk_gen_comp|max_div_8 [14])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_8 [9] & ( !\dut|clk_gen_comp|max_div_8 [9] & ( (\dut|clk_gen_comp|LessThan3~33_combout  & (\dut|clk_gen_comp|LessThan3~32_combout  & (!\dut|clk_gen_comp|cnt_div_8 [14] $ 
// (\dut|clk_gen_comp|max_div_8 [14])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~33_combout ),
	.datab(!\dut|clk_gen_comp|cnt_div_8 [14]),
	.datac(!\dut|clk_gen_comp|LessThan3~32_combout ),
	.datad(!\dut|clk_gen_comp|max_div_8 [14]),
	.datae(!\dut|clk_gen_comp|cnt_div_8 [9]),
	.dataf(!\dut|clk_gen_comp|max_div_8 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~9 .lut_mask = 64'h0401000000000401;
defparam \dut|clk_gen_comp|LessThan3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N3
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~16 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~16_combout  = ( \dut|clk_gen_comp|cnt_div_8 [16] & ( !\dut|clk_gen_comp|max_div_8 [16] ) ) # ( !\dut|clk_gen_comp|cnt_div_8 [16] & ( \dut|clk_gen_comp|max_div_8 [16] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_div_8 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_8 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~16 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~16 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan3~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~17 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~17_combout  = ( \dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_div_8 [15] ) ) # ( !\dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_div_8 [15] ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_div_8 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_8[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~17 .lut_mask = 64'h33333333CCCCCCCC;
defparam \dut|clk_gen_comp|LessThan3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~18 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~18_combout  = ( \dut|clk_gen_comp|LessThan3~14_combout  & ( !\dut|clk_gen_comp|LessThan3~17_combout  & ( (!\dut|clk_gen_comp|LessThan3~15_combout  & (!\dut|clk_gen_comp|LessThan3~16_combout  & (!\dut|clk_gen_comp|max_div_8 [18] 
// $ (\dut|clk_gen_comp|cnt_div_8 [18])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~15_combout ),
	.datab(!\dut|clk_gen_comp|max_div_8 [18]),
	.datac(!\dut|clk_gen_comp|cnt_div_8 [18]),
	.datad(!\dut|clk_gen_comp|LessThan3~16_combout ),
	.datae(!\dut|clk_gen_comp|LessThan3~14_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan3~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~18 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~18 .lut_mask = 64'h0000820000000000;
defparam \dut|clk_gen_comp|LessThan3~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~19 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~19_combout  = ( \dut|clk_gen_comp|LessThan3~9_combout  & ( \dut|clk_gen_comp|LessThan3~18_combout  & ( (!\dut|clk_gen_comp|LessThan3~11_combout ) # (((!\dut|clk_gen_comp|LessThan3~5_combout ) # 
// (\dut|clk_gen_comp|LessThan3~13_combout )) # (\dut|clk_gen_comp|LessThan3~3_combout )) ) ) ) # ( !\dut|clk_gen_comp|LessThan3~9_combout  & ( \dut|clk_gen_comp|LessThan3~18_combout  & ( (!\dut|clk_gen_comp|LessThan3~11_combout ) # 
// (\dut|clk_gen_comp|LessThan3~13_combout ) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~11_combout ),
	.datab(!\dut|clk_gen_comp|LessThan3~3_combout ),
	.datac(!\dut|clk_gen_comp|LessThan3~5_combout ),
	.datad(!\dut|clk_gen_comp|LessThan3~13_combout ),
	.datae(!\dut|clk_gen_comp|LessThan3~9_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan3~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~19 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~19 .lut_mask = 64'h00000000AAFFFBFF;
defparam \dut|clk_gen_comp|LessThan3~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N35
dffeas \dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add3~1 (
// Equation(s):
// \dut|clk_gen_comp|Add3~1_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add3~126  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_8[31]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add3~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add3~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add3~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add3~1 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y6_N34
dffeas \dut|clk_gen_comp|cnt_div_8[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add3~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_8 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_8[31] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_8[31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y6_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan3~29 (
// Equation(s):
// \dut|clk_gen_comp|LessThan3~29_combout  = ( \dut|clk_gen_comp|LessThan3~19_combout  & ( !\dut|clk_gen_comp|cnt_div_8 [31] & ( (!\dut|clk_gen_comp|LessThan3~28_combout ) # ((!\dut|clk_gen_comp|LessThan3~25_combout  & \dut|clk_gen_comp|LessThan3~27_combout 
// )) ) ) ) # ( !\dut|clk_gen_comp|LessThan3~19_combout  & ( !\dut|clk_gen_comp|cnt_div_8 [31] & ( (!\dut|clk_gen_comp|LessThan3~28_combout ) # ((\dut|clk_gen_comp|LessThan3~27_combout  & ((!\dut|clk_gen_comp|LessThan3~25_combout ) # 
// (\dut|clk_gen_comp|LessThan3~23_combout )))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan3~23_combout ),
	.datab(!\dut|clk_gen_comp|LessThan3~25_combout ),
	.datac(!\dut|clk_gen_comp|LessThan3~28_combout ),
	.datad(!\dut|clk_gen_comp|LessThan3~27_combout ),
	.datae(!\dut|clk_gen_comp|LessThan3~19_combout ),
	.dataf(!\dut|clk_gen_comp|cnt_div_8 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan3~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan3~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan3~29 .lut_mask = 64'hF0FDF0FC00000000;
defparam \dut|clk_gen_comp|LessThan3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_8~0 (
// Equation(s):
// \dut|clk_gen_comp|internal_div_8~0_combout  = ( \dut|clk_gen_comp|LessThan3~29_combout  & ( !\dut|clk_gen_comp|internal_div_8~q  ) ) # ( !\dut|clk_gen_comp|LessThan3~29_combout  & ( \dut|clk_gen_comp|internal_div_8~q  ) )

	.dataa(!\dut|clk_gen_comp|internal_div_8~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|LessThan3~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_8~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_8~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \dut|clk_gen_comp|internal_div_8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y3_N29
dffeas \dut|clk_gen_comp|internal_div_8 (
	.clk(\fpga_clk1_50~input_o ),
	.d(gnd),
	.asdata(\dut|clk_gen_comp|internal_div_8~0_combout ),
	.clrn(\push_button_n[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|internal_div_8~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_8 .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|internal_div_8 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N30
cyclonev_lcell_comb \dut|pat3|Add0~1 (
// Equation(s):
// \dut|pat3|Add0~1_sumout  = SUM(( !\dut|pat3|count [0] ) + ( VCC ) + ( !VCC ))
// \dut|pat3|Add0~2  = CARRY(( !\dut|pat3|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\dut|pat3|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~1_sumout ),
	.cout(\dut|pat3|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~1 .extended_lut = "off";
defparam \dut|pat3|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \dut|pat3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N33
cyclonev_lcell_comb \dut|pat3|Add0~9 (
// Equation(s):
// \dut|pat3|Add0~9_sumout  = SUM(( !\dut|pat3|count [1] ) + ( VCC ) + ( \dut|pat3|Add0~2  ))
// \dut|pat3|Add0~10  = CARRY(( !\dut|pat3|count [1] ) + ( VCC ) + ( \dut|pat3|Add0~2  ))

	.dataa(!\dut|pat3|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat3|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~9_sumout ),
	.cout(\dut|pat3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~9 .extended_lut = "off";
defparam \dut|pat3|Add0~9 .lut_mask = 64'h000000000000AAAA;
defparam \dut|pat3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N12
cyclonev_lcell_comb \dut|pat3|count~2 (
// Equation(s):
// \dut|pat3|count~2_combout  = ( !\dut|pat3|Add0~9_sumout  & ( (!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [0]) # ((!\dut|pat3|count [1]) # (!\dut|pat3|count [2]))) ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [0]),
	.datac(!\dut|pat3|count [1]),
	.datad(!\dut|pat3|count [2]),
	.datae(gnd),
	.dataf(!\dut|pat3|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~2 .extended_lut = "off";
defparam \dut|pat3|count~2 .lut_mask = 64'hFFFEFFFE00000000;
defparam \dut|pat3|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N17
dffeas \dut|pat3|count[1] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count~2_combout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[1] .is_wysiwyg = "true";
defparam \dut|pat3|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N36
cyclonev_lcell_comb \dut|pat3|Add0~5 (
// Equation(s):
// \dut|pat3|Add0~5_sumout  = SUM(( !\dut|pat3|count [2] ) + ( VCC ) + ( \dut|pat3|Add0~10  ))
// \dut|pat3|Add0~6  = CARRY(( !\dut|pat3|count [2] ) + ( VCC ) + ( \dut|pat3|Add0~10  ))

	.dataa(gnd),
	.datab(!\dut|pat3|count [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~5_sumout ),
	.cout(\dut|pat3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~5 .extended_lut = "off";
defparam \dut|pat3|Add0~5 .lut_mask = 64'h000000000000CCCC;
defparam \dut|pat3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N15
cyclonev_lcell_comb \dut|pat3|count~1 (
// Equation(s):
// \dut|pat3|count~1_combout  = ( \dut|pat3|count [2] & ( (!\dut|pat3|Add0~5_sumout  & ((!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [0]) # (!\dut|pat3|count [1])))) ) ) # ( !\dut|pat3|count [2] & ( !\dut|pat3|Add0~5_sumout  ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [0]),
	.datac(!\dut|pat3|Add0~5_sumout ),
	.datad(!\dut|pat3|count [1]),
	.datae(gnd),
	.dataf(!\dut|pat3|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~1 .extended_lut = "off";
defparam \dut|pat3|count~1 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \dut|pat3|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N14
dffeas \dut|pat3|count[2] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count~1_combout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[2] .is_wysiwyg = "true";
defparam \dut|pat3|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N39
cyclonev_lcell_comb \dut|pat3|Add0~25 (
// Equation(s):
// \dut|pat3|Add0~25_sumout  = SUM(( !\dut|pat3|count [3] ) + ( VCC ) + ( \dut|pat3|Add0~6  ))
// \dut|pat3|Add0~26  = CARRY(( !\dut|pat3|count [3] ) + ( VCC ) + ( \dut|pat3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat3|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~25_sumout ),
	.cout(\dut|pat3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~25 .extended_lut = "off";
defparam \dut|pat3|Add0~25 .lut_mask = 64'h000000000000F0F0;
defparam \dut|pat3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N57
cyclonev_lcell_comb \dut|pat3|count~6 (
// Equation(s):
// \dut|pat3|count~6_combout  = ( \dut|pat3|count [0] & ( (!\dut|pat3|Add0~25_sumout  & ((!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [2]) # (!\dut|pat3|count [1])))) ) ) # ( !\dut|pat3|count [0] & ( !\dut|pat3|Add0~25_sumout  ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [2]),
	.datac(!\dut|pat3|Add0~25_sumout ),
	.datad(!\dut|pat3|count [1]),
	.datae(gnd),
	.dataf(!\dut|pat3|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~6 .extended_lut = "off";
defparam \dut|pat3|count~6 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \dut|pat3|count~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N59
dffeas \dut|pat3|count[3] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(\dut|pat3|count~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[3] .is_wysiwyg = "true";
defparam \dut|pat3|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N42
cyclonev_lcell_comb \dut|pat3|Add0~21 (
// Equation(s):
// \dut|pat3|Add0~21_sumout  = SUM(( !\dut|pat3|count [4] ) + ( VCC ) + ( \dut|pat3|Add0~26  ))
// \dut|pat3|Add0~22  = CARRY(( !\dut|pat3|count [4] ) + ( VCC ) + ( \dut|pat3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat3|count [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~21_sumout ),
	.cout(\dut|pat3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~21 .extended_lut = "off";
defparam \dut|pat3|Add0~21 .lut_mask = 64'h000000000000F0F0;
defparam \dut|pat3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N24
cyclonev_lcell_comb \dut|pat3|count~5 (
// Equation(s):
// \dut|pat3|count~5_combout  = ( \dut|pat3|count [0] & ( (!\dut|pat3|Add0~21_sumout  & ((!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [2]) # (!\dut|pat3|count [1])))) ) ) # ( !\dut|pat3|count [0] & ( !\dut|pat3|Add0~21_sumout  ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [2]),
	.datac(!\dut|pat3|count [1]),
	.datad(!\dut|pat3|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\dut|pat3|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~5 .extended_lut = "off";
defparam \dut|pat3|count~5 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \dut|pat3|count~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N26
dffeas \dut|pat3|count[4] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(\dut|pat3|count~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[4] .is_wysiwyg = "true";
defparam \dut|pat3|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N45
cyclonev_lcell_comb \dut|pat3|Add0~17 (
// Equation(s):
// \dut|pat3|Add0~17_sumout  = SUM(( !\dut|pat3|count [5] ) + ( VCC ) + ( \dut|pat3|Add0~22  ))
// \dut|pat3|Add0~18  = CARRY(( !\dut|pat3|count [5] ) + ( VCC ) + ( \dut|pat3|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat3|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~17_sumout ),
	.cout(\dut|pat3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~17 .extended_lut = "off";
defparam \dut|pat3|Add0~17 .lut_mask = 64'h000000000000F0F0;
defparam \dut|pat3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N18
cyclonev_lcell_comb \dut|pat3|count~4 (
// Equation(s):
// \dut|pat3|count~4_combout  = ( \dut|pat3|count [2] & ( (!\dut|pat3|Add0~17_sumout  & ((!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [0]) # (!\dut|pat3|count [1])))) ) ) # ( !\dut|pat3|count [2] & ( !\dut|pat3|Add0~17_sumout  ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [0]),
	.datac(!\dut|pat3|count [1]),
	.datad(!\dut|pat3|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\dut|pat3|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~4 .extended_lut = "off";
defparam \dut|pat3|count~4 .lut_mask = 64'hFF00FF00FE00FE00;
defparam \dut|pat3|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N19
dffeas \dut|pat3|count[5] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(\dut|pat3|count~4_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[5] .is_wysiwyg = "true";
defparam \dut|pat3|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N48
cyclonev_lcell_comb \dut|pat3|Add0~13 (
// Equation(s):
// \dut|pat3|Add0~13_sumout  = SUM(( !\dut|pat3|count [6] ) + ( VCC ) + ( \dut|pat3|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat3|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|pat3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|pat3|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|Add0~13 .extended_lut = "off";
defparam \dut|pat3|Add0~13 .lut_mask = 64'h000000000000F0F0;
defparam \dut|pat3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N21
cyclonev_lcell_comb \dut|pat3|count~3 (
// Equation(s):
// \dut|pat3|count~3_combout  = ( !\dut|pat3|Add0~13_sumout  & ( (!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [0]) # ((!\dut|pat3|count [2]) # (!\dut|pat3|count [1]))) ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [0]),
	.datac(!\dut|pat3|count [2]),
	.datad(!\dut|pat3|count [1]),
	.datae(gnd),
	.dataf(!\dut|pat3|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~3 .extended_lut = "off";
defparam \dut|pat3|count~3 .lut_mask = 64'hFFFEFFFE00000000;
defparam \dut|pat3|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N23
dffeas \dut|pat3|count[6] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(\dut|pat3|count~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[6] .is_wysiwyg = "true";
defparam \dut|pat3|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N6
cyclonev_lcell_comb \dut|pat3|LessThan0~0 (
// Equation(s):
// \dut|pat3|LessThan0~0_combout  = ( \dut|pat3|count [3] & ( (\dut|pat3|count [6] & (\dut|pat3|count [5] & \dut|pat3|count [4])) ) )

	.dataa(!\dut|pat3|count [6]),
	.datab(!\dut|pat3|count [5]),
	.datac(!\dut|pat3|count [4]),
	.datad(gnd),
	.datae(!\dut|pat3|count [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|LessThan0~0 .extended_lut = "off";
defparam \dut|pat3|LessThan0~0 .lut_mask = 64'h0000010100000101;
defparam \dut|pat3|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N54
cyclonev_lcell_comb \dut|pat3|count~0 (
// Equation(s):
// \dut|pat3|count~0_combout  = ( !\dut|pat3|Add0~1_sumout  & ( (!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [2]) # ((!\dut|pat3|count [1]) # (!\dut|pat3|count [0]))) ) )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(!\dut|pat3|count [2]),
	.datac(!\dut|pat3|count [1]),
	.datad(!\dut|pat3|count [0]),
	.datae(gnd),
	.dataf(!\dut|pat3|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|count~0 .extended_lut = "off";
defparam \dut|pat3|count~0 .lut_mask = 64'hFFFEFFFE00000000;
defparam \dut|pat3|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N11
dffeas \dut|pat3|count[0] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count~0_combout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|count[0] .is_wysiwyg = "true";
defparam \dut|pat3|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N27
cyclonev_lcell_comb \dut|pat3|LessThan0~1 (
// Equation(s):
// \dut|pat3|LessThan0~1_combout  = ( \dut|pat3|count [0] & ( (!\dut|pat3|LessThan0~0_combout ) # ((!\dut|pat3|count [2]) # (!\dut|pat3|count [1])) ) ) # ( !\dut|pat3|count [0] )

	.dataa(!\dut|pat3|LessThan0~0_combout ),
	.datab(gnd),
	.datac(!\dut|pat3|count [2]),
	.datad(!\dut|pat3|count [1]),
	.datae(gnd),
	.dataf(!\dut|pat3|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|LessThan0~1 .extended_lut = "off";
defparam \dut|pat3|LessThan0~1 .lut_mask = 64'hFFFFFFFFFFFAFFFA;
defparam \dut|pat3|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N52
dffeas \dut|pat3|LED[0] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count [0]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[0] .is_wysiwyg = "true";
defparam \dut|pat3|LED[0] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \dut|clk_gen_comp|Mult2~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dut|clk_gen_comp|Mult2~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Mult2~8 .accumulate_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .ax_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .ax_width = 21;
defparam \dut|clk_gen_comp|Mult2~8 .ay_scan_in_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .ay_scan_in_width = 7;
defparam \dut|clk_gen_comp|Mult2~8 .ay_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult2~8 .az_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .bx_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .by_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .by_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult2~8 .bz_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_0 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_1 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_2 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_3 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_4 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_5 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_6 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_a_7 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_0 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_1 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_2 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_3 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_4 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_5 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_6 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_b_7 = 0;
defparam \dut|clk_gen_comp|Mult2~8 .coef_sel_a_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .coef_sel_b_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .delay_scan_out_ay = "false";
defparam \dut|clk_gen_comp|Mult2~8 .delay_scan_out_by = "false";
defparam \dut|clk_gen_comp|Mult2~8 .enable_double_accum = "false";
defparam \dut|clk_gen_comp|Mult2~8 .load_const_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .load_const_value = 0;
defparam \dut|clk_gen_comp|Mult2~8 .mode_sub_location = 0;
defparam \dut|clk_gen_comp|Mult2~8 .negate_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .operand_source_max = "input";
defparam \dut|clk_gen_comp|Mult2~8 .operand_source_may = "input";
defparam \dut|clk_gen_comp|Mult2~8 .operand_source_mbx = "input";
defparam \dut|clk_gen_comp|Mult2~8 .operand_source_mby = "input";
defparam \dut|clk_gen_comp|Mult2~8 .operation_mode = "m27x27";
defparam \dut|clk_gen_comp|Mult2~8 .output_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .preadder_subtract_a = "false";
defparam \dut|clk_gen_comp|Mult2~8 .preadder_subtract_b = "false";
defparam \dut|clk_gen_comp|Mult2~8 .result_a_width = 64;
defparam \dut|clk_gen_comp|Mult2~8 .signed_max = "false";
defparam \dut|clk_gen_comp|Mult2~8 .signed_may = "false";
defparam \dut|clk_gen_comp|Mult2~8 .signed_mbx = "false";
defparam \dut|clk_gen_comp|Mult2~8 .signed_mby = "false";
defparam \dut|clk_gen_comp|Mult2~8 .sub_clock = "none";
defparam \dut|clk_gen_comp|Mult2~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~25 (
// Equation(s):
// \dut|clk_gen_comp|Add2~25_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [0] ) + ( VCC ) + ( !VCC ))
// \dut|clk_gen_comp|Add2~26  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~25_sumout ),
	.cout(\dut|clk_gen_comp|Add2~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~25 .lut_mask = 64'h0000000000000F0F;
defparam \dut|clk_gen_comp|Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N1
dffeas \dut|clk_gen_comp|cnt_div_4[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[0] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~21 (
// Equation(s):
// \dut|clk_gen_comp|Add2~21_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~26  ))
// \dut|clk_gen_comp|Add2~22  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~26  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~21_sumout ),
	.cout(\dut|clk_gen_comp|Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N5
dffeas \dut|clk_gen_comp|cnt_div_4[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[1] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~33 (
// Equation(s):
// \dut|clk_gen_comp|Add2~33_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~22  ))
// \dut|clk_gen_comp|Add2~34  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~22  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~33_sumout ),
	.cout(\dut|clk_gen_comp|Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N8
dffeas \dut|clk_gen_comp|cnt_div_4[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[2] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~29 (
// Equation(s):
// \dut|clk_gen_comp|Add2~29_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~34  ))
// \dut|clk_gen_comp|Add2~30  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~34  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~29_sumout ),
	.cout(\dut|clk_gen_comp|Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N10
dffeas \dut|clk_gen_comp|cnt_div_4[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[3] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~17 (
// Equation(s):
// \dut|clk_gen_comp|Add2~17_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~30  ))
// \dut|clk_gen_comp|Add2~18  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~30  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~17_sumout ),
	.cout(\dut|clk_gen_comp|Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N14
dffeas \dut|clk_gen_comp|cnt_div_4[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[4] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~13 (
// Equation(s):
// \dut|clk_gen_comp|Add2~13_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~18  ))
// \dut|clk_gen_comp|Add2~14  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~13_sumout ),
	.cout(\dut|clk_gen_comp|Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N16
dffeas \dut|clk_gen_comp|cnt_div_4[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[5] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~9 (
// Equation(s):
// \dut|clk_gen_comp|Add2~9_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~14  ))
// \dut|clk_gen_comp|Add2~10  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~14  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~9_sumout ),
	.cout(\dut|clk_gen_comp|Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~9 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N19
dffeas \dut|clk_gen_comp|cnt_div_4[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[6] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~5 (
// Equation(s):
// \dut|clk_gen_comp|Add2~5_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~10  ))
// \dut|clk_gen_comp|Add2~6  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~10  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~5_sumout ),
	.cout(\dut|clk_gen_comp|Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~5 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N23
dffeas \dut|clk_gen_comp|cnt_div_4[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[7] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~61 (
// Equation(s):
// \dut|clk_gen_comp|Add2~61_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~6  ))
// \dut|clk_gen_comp|Add2~62  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~6  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~61_sumout ),
	.cout(\dut|clk_gen_comp|Add2~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~61 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~61 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N25
dffeas \dut|clk_gen_comp|cnt_div_4[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[8] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~53 (
// Equation(s):
// \dut|clk_gen_comp|Add2~53_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~62  ))
// \dut|clk_gen_comp|Add2~54  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~62  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~53_sumout ),
	.cout(\dut|clk_gen_comp|Add2~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~53 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~53 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N29
dffeas \dut|clk_gen_comp|cnt_div_4[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[9] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~57 (
// Equation(s):
// \dut|clk_gen_comp|Add2~57_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~54  ))
// \dut|clk_gen_comp|Add2~58  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~57_sumout ),
	.cout(\dut|clk_gen_comp|Add2~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~57 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N31
dffeas \dut|clk_gen_comp|cnt_div_4[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[10] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~49 (
// Equation(s):
// \dut|clk_gen_comp|Add2~49_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~58  ))
// \dut|clk_gen_comp|Add2~50  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~58  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~49_sumout ),
	.cout(\dut|clk_gen_comp|Add2~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~49 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N35
dffeas \dut|clk_gen_comp|cnt_div_4[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[11] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N36
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~45 (
// Equation(s):
// \dut|clk_gen_comp|Add2~45_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~50  ))
// \dut|clk_gen_comp|Add2~46  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~50  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~45_sumout ),
	.cout(\dut|clk_gen_comp|Add2~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~45 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~45 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N38
dffeas \dut|clk_gen_comp|cnt_div_4[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[12] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N39
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~41 (
// Equation(s):
// \dut|clk_gen_comp|Add2~41_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~46  ))
// \dut|clk_gen_comp|Add2~42  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~41_sumout ),
	.cout(\dut|clk_gen_comp|Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~41 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N40
dffeas \dut|clk_gen_comp|cnt_div_4[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[13] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N37
dffeas \dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N42
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~37 (
// Equation(s):
// \dut|clk_gen_comp|Add2~37_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~42  ))
// \dut|clk_gen_comp|Add2~38  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~37_sumout ),
	.cout(\dut|clk_gen_comp|Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~37 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|clk_gen_comp|Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N43
dffeas \dut|clk_gen_comp|cnt_div_4[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[14] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~6 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~6_combout  = ( \dut|clk_gen_comp|max_div_4 [12] & ( \dut|clk_gen_comp|cnt_div_4 [14] & ( (\dut|clk_gen_comp|max_div_4 [14] & (\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [13] $ 
// (\dut|clk_gen_comp|max_div_4 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [12] & ( \dut|clk_gen_comp|cnt_div_4 [14] & ( (\dut|clk_gen_comp|max_div_4 [14] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [13] $ 
// (\dut|clk_gen_comp|max_div_4 [13])))) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [12] & ( !\dut|clk_gen_comp|cnt_div_4 [14] & ( (!\dut|clk_gen_comp|max_div_4 [14] & (\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [13] $ 
// (\dut|clk_gen_comp|max_div_4 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [12] & ( !\dut|clk_gen_comp|cnt_div_4 [14] & ( (!\dut|clk_gen_comp|max_div_4 [14] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [13] $ 
// (\dut|clk_gen_comp|max_div_4 [13])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [13]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [13]),
	.datae(!\dut|clk_gen_comp|max_div_4 [12]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~6 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~6 .lut_mask = 64'h8020080240100401;
defparam \dut|clk_gen_comp|LessThan2~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~8 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~8_combout  = ( \dut|clk_gen_comp|max_div_4 [12] & ( \dut|clk_gen_comp|cnt_div_4 [14] & ( (\dut|clk_gen_comp|max_div_4 [14] & ((!\dut|clk_gen_comp|cnt_div_4 [13] & ((!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ) # 
// (\dut|clk_gen_comp|max_div_4 [13]))) # (\dut|clk_gen_comp|cnt_div_4 [13] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [12] & ( \dut|clk_gen_comp|cnt_div_4 [14] & ( 
// (\dut|clk_gen_comp|max_div_4 [14] & (!\dut|clk_gen_comp|cnt_div_4 [13] & \dut|clk_gen_comp|max_div_4 [13])) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [12] & ( !\dut|clk_gen_comp|cnt_div_4 [14] & ( ((!\dut|clk_gen_comp|cnt_div_4 [13] & 
// ((!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ) # (\dut|clk_gen_comp|max_div_4 [13]))) # (\dut|clk_gen_comp|cnt_div_4 [13] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [13]))) # (\dut|clk_gen_comp|max_div_4 [14]) ) ) ) # 
// ( !\dut|clk_gen_comp|max_div_4 [12] & ( !\dut|clk_gen_comp|cnt_div_4 [14] & ( ((!\dut|clk_gen_comp|cnt_div_4 [13] & \dut|clk_gen_comp|max_div_4 [13])) # (\dut|clk_gen_comp|max_div_4 [14]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [13]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [13]),
	.datae(!\dut|clk_gen_comp|max_div_4 [12]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~8 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~8 .lut_mask = 64'h55DDD5FD00444054;
defparam \dut|clk_gen_comp|LessThan2~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~9 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~9_combout  = ( \dut|clk_gen_comp|max_div_4 [11] & ( \dut|clk_gen_comp|cnt_div_4 [11] & ( (!\dut|clk_gen_comp|LessThan2~8_combout  & ((!\dut|clk_gen_comp|LessThan2~6_combout ) # ((!\dut|clk_gen_comp|max_div_4 [10]) # 
// (\dut|clk_gen_comp|cnt_div_4 [10])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [11] & ( \dut|clk_gen_comp|cnt_div_4 [11] & ( !\dut|clk_gen_comp|LessThan2~8_combout  ) ) ) # ( \dut|clk_gen_comp|max_div_4 [11] & ( !\dut|clk_gen_comp|cnt_div_4 [11] & ( 
// (!\dut|clk_gen_comp|LessThan2~6_combout  & !\dut|clk_gen_comp|LessThan2~8_combout ) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [11] & ( !\dut|clk_gen_comp|cnt_div_4 [11] & ( (!\dut|clk_gen_comp|LessThan2~8_combout  & ((!\dut|clk_gen_comp|LessThan2~6_combout ) 
// # ((!\dut|clk_gen_comp|max_div_4 [10]) # (\dut|clk_gen_comp|cnt_div_4 [10])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~6_combout ),
	.datab(!\dut|clk_gen_comp|LessThan2~8_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [10]),
	.datad(!\dut|clk_gen_comp|max_div_4 [10]),
	.datae(!\dut|clk_gen_comp|max_div_4 [11]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~9 .lut_mask = 64'hCC8C8888CCCCCC8C;
defparam \dut|clk_gen_comp|LessThan2~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~29 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~29_combout  = ( \dut|clk_gen_comp|max_div_4 [13] & ( (\dut|clk_gen_comp|cnt_div_4 [13] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [12]))) ) ) # ( !\dut|clk_gen_comp|max_div_4 [13] & ( 
// (!\dut|clk_gen_comp|cnt_div_4 [13] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [12]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|max_div_4 [12]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [13]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_4 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~29 .lut_mask = 64'h9900990000990099;
defparam \dut|clk_gen_comp|LessThan2~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~28 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~28_combout  = ( \dut|clk_gen_comp|max_div_4 [11] & ( \dut|clk_gen_comp|cnt_div_4 [10] & ( (\dut|clk_gen_comp|cnt_div_4 [11] & (\dut|clk_gen_comp|max_div_4 [10] & (!\dut|clk_gen_comp|max_div_4 [8] $ (\dut|clk_gen_comp|cnt_div_4 
// [8])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [11] & ( \dut|clk_gen_comp|cnt_div_4 [10] & ( (!\dut|clk_gen_comp|cnt_div_4 [11] & (\dut|clk_gen_comp|max_div_4 [10] & (!\dut|clk_gen_comp|max_div_4 [8] $ (\dut|clk_gen_comp|cnt_div_4 [8])))) ) ) ) # ( 
// \dut|clk_gen_comp|max_div_4 [11] & ( !\dut|clk_gen_comp|cnt_div_4 [10] & ( (\dut|clk_gen_comp|cnt_div_4 [11] & (!\dut|clk_gen_comp|max_div_4 [10] & (!\dut|clk_gen_comp|max_div_4 [8] $ (\dut|clk_gen_comp|cnt_div_4 [8])))) ) ) ) # ( 
// !\dut|clk_gen_comp|max_div_4 [11] & ( !\dut|clk_gen_comp|cnt_div_4 [10] & ( (!\dut|clk_gen_comp|cnt_div_4 [11] & (!\dut|clk_gen_comp|max_div_4 [10] & (!\dut|clk_gen_comp|max_div_4 [8] $ (\dut|clk_gen_comp|cnt_div_4 [8])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [11]),
	.datab(!\dut|clk_gen_comp|max_div_4 [10]),
	.datac(!\dut|clk_gen_comp|max_div_4 [8]),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [8]),
	.datae(!\dut|clk_gen_comp|max_div_4 [11]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~28 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~28 .lut_mask = 64'h8008400420021001;
defparam \dut|clk_gen_comp|LessThan2~28 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~7 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~7_combout  = ( \dut|clk_gen_comp|cnt_div_4 [9] & ( \dut|clk_gen_comp|max_div_4 [9] & ( (\dut|clk_gen_comp|LessThan2~29_combout  & (\dut|clk_gen_comp|LessThan2~28_combout  & (!\dut|clk_gen_comp|cnt_div_4 [14] $ 
// (\dut|clk_gen_comp|max_div_4 [14])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [9] & ( !\dut|clk_gen_comp|max_div_4 [9] & ( (\dut|clk_gen_comp|LessThan2~29_combout  & (\dut|clk_gen_comp|LessThan2~28_combout  & (!\dut|clk_gen_comp|cnt_div_4 [14] $ 
// (\dut|clk_gen_comp|max_div_4 [14])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~29_combout ),
	.datab(!\dut|clk_gen_comp|LessThan2~28_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [14]),
	.datad(!\dut|clk_gen_comp|max_div_4 [14]),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [9]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~7 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~7 .lut_mask = 64'h1001000000001001;
defparam \dut|clk_gen_comp|LessThan2~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N45
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~89 (
// Equation(s):
// \dut|clk_gen_comp|Add2~89_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~38  ))
// \dut|clk_gen_comp|Add2~90  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~38  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~89_sumout ),
	.cout(\dut|clk_gen_comp|Add2~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~89 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~89 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N47
dffeas \dut|clk_gen_comp|cnt_div_4[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[15] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N48
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~85 (
// Equation(s):
// \dut|clk_gen_comp|Add2~85_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~90  ))
// \dut|clk_gen_comp|Add2~86  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~85_sumout ),
	.cout(\dut|clk_gen_comp|Add2~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~85 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N49
dffeas \dut|clk_gen_comp|cnt_div_4[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[16] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N51
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~81 (
// Equation(s):
// \dut|clk_gen_comp|Add2~81_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~86  ))
// \dut|clk_gen_comp|Add2~82  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~86  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [17]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~81_sumout ),
	.cout(\dut|clk_gen_comp|Add2~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~81 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~81 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N52
dffeas \dut|clk_gen_comp|cnt_div_4[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[17] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N54
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~65 (
// Equation(s):
// \dut|clk_gen_comp|Add2~65_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~82  ))
// \dut|clk_gen_comp|Add2~66  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~82  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~65_sumout ),
	.cout(\dut|clk_gen_comp|Add2~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~65 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~65 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N55
dffeas \dut|clk_gen_comp|cnt_div_4[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[18] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y10_N57
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~77 (
// Equation(s):
// \dut|clk_gen_comp|Add2~77_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~66  ))
// \dut|clk_gen_comp|Add2~78  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~66  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~77_sumout ),
	.cout(\dut|clk_gen_comp|Add2~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~77 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~77 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N58
dffeas \dut|clk_gen_comp|cnt_div_4[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[19] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~73 (
// Equation(s):
// \dut|clk_gen_comp|Add2~73_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~78  ))
// \dut|clk_gen_comp|Add2~74  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~73_sumout ),
	.cout(\dut|clk_gen_comp|Add2~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~73 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N1
dffeas \dut|clk_gen_comp|cnt_div_4[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[20] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N51
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~27 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~27_combout  = ( \dut|clk_gen_comp|cnt_div_4 [20] & ( (\dut|clk_gen_comp|max_div_4 [20] & (!\dut|clk_gen_comp|max_div_4 [19] $ (\dut|clk_gen_comp|cnt_div_4 [19]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [20] & ( 
// (!\dut|clk_gen_comp|max_div_4 [20] & (!\dut|clk_gen_comp|max_div_4 [19] $ (\dut|clk_gen_comp|cnt_div_4 [19]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [19]),
	.datab(!\dut|clk_gen_comp|max_div_4 [20]),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [19]),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [20]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~27 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~27 .lut_mask = 64'h8484212184842121;
defparam \dut|clk_gen_comp|LessThan2~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N5
dffeas \dut|clk_gen_comp|cnt_div_4[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[21] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~69 (
// Equation(s):
// \dut|clk_gen_comp|Add2~69_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~74  ))
// \dut|clk_gen_comp|Add2~70  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~74  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~69_sumout ),
	.cout(\dut|clk_gen_comp|Add2~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~69 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~69 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N4
dffeas \dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y10_N46
dffeas \dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~26 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~26_combout  = ( \dut|clk_gen_comp|max_div_4 [17] & ( \dut|clk_gen_comp|max_div_4 [15] & ( (\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_4 [17] & (!\dut|clk_gen_comp|max_div_4 [16] $ 
// (\dut|clk_gen_comp|cnt_div_4 [16])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [17] & ( \dut|clk_gen_comp|max_div_4 [15] & ( (\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [17] & (!\dut|clk_gen_comp|max_div_4 [16] $ 
// (\dut|clk_gen_comp|cnt_div_4 [16])))) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [17] & ( !\dut|clk_gen_comp|max_div_4 [15] & ( (!\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_4 [17] & (!\dut|clk_gen_comp|max_div_4 [16] $ 
// (\dut|clk_gen_comp|cnt_div_4 [16])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [17] & ( !\dut|clk_gen_comp|max_div_4 [15] & ( (!\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [17] & (!\dut|clk_gen_comp|max_div_4 [16] $ 
// (\dut|clk_gen_comp|cnt_div_4 [16])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|max_div_4 [16]),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [16]),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [17]),
	.datae(!\dut|clk_gen_comp|max_div_4 [17]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~26 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~26 .lut_mask = 64'h8200008241000041;
defparam \dut|clk_gen_comp|LessThan2~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~12 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~12_combout  = ( \dut|clk_gen_comp|max_div_4 [21] & ( \dut|clk_gen_comp|max_div_4 [18] & ( (\dut|clk_gen_comp|LessThan2~27_combout  & (\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_4 [18] & 
// \dut|clk_gen_comp|LessThan2~26_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [21] & ( \dut|clk_gen_comp|max_div_4 [18] & ( (\dut|clk_gen_comp|LessThan2~27_combout  & (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_4 [18] & 
// \dut|clk_gen_comp|LessThan2~26_combout ))) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [21] & ( !\dut|clk_gen_comp|max_div_4 [18] & ( (\dut|clk_gen_comp|LessThan2~27_combout  & (\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [18] & 
// \dut|clk_gen_comp|LessThan2~26_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [21] & ( !\dut|clk_gen_comp|max_div_4 [18] & ( (\dut|clk_gen_comp|LessThan2~27_combout  & (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_4 [18] 
// & \dut|clk_gen_comp|LessThan2~26_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~27_combout ),
	.datab(!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q ),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [18]),
	.datad(!\dut|clk_gen_comp|LessThan2~26_combout ),
	.datae(!\dut|clk_gen_comp|max_div_4 [21]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [18]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~12 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~12 .lut_mask = 64'h0040001000040001;
defparam \dut|clk_gen_comp|LessThan2~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N7
dffeas \dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~2 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~2_combout  = ( \dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_div_4 [3] & ( !\dut|clk_gen_comp|cnt_div_4 [3] ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_div_4 [3] & ( 
// (!\dut|clk_gen_comp|cnt_div_4 [3]) # (\dut|clk_gen_comp|max_div_4 [2]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_div_4 [3] & ( (!\dut|clk_gen_comp|cnt_div_4 [3] & \dut|clk_gen_comp|max_div_4 [2]) ) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [3]),
	.datac(!\dut|clk_gen_comp|max_div_4 [2]),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_div_4 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~2 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~2 .lut_mask = 64'h0C0C0000CFCFCCCC;
defparam \dut|clk_gen_comp|LessThan2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N22
dffeas \dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N9
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~1 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~1_combout  = ( \dut|clk_gen_comp|max_div_4 [3] & ( (\dut|clk_gen_comp|cnt_div_4 [3] & (!\dut|clk_gen_comp|max_div_4 [2] $ (\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q ))) ) ) # ( !\dut|clk_gen_comp|max_div_4 [3] & ( 
// (!\dut|clk_gen_comp|cnt_div_4 [3] & (!\dut|clk_gen_comp|max_div_4 [2] $ (\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q ))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [2]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [3]),
	.datad(!\dut|clk_gen_comp|cnt_div_4[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_4 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~1 .lut_mask = 64'hA050A0500A050A05;
defparam \dut|clk_gen_comp|LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N13
dffeas \dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~24 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~24_combout  = ( \dut|clk_gen_comp|cnt_div_4 [5] & ( \dut|clk_gen_comp|max_div_4 [4] & ( (\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_4 [5] & (!\dut|clk_gen_comp|max_div_4 [6] $ 
// (\dut|clk_gen_comp|cnt_div_4 [6])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [5] & ( \dut|clk_gen_comp|max_div_4 [4] & ( (\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q  & (!\dut|clk_gen_comp|max_div_4 [5] & (!\dut|clk_gen_comp|max_div_4 [6] $ 
// (\dut|clk_gen_comp|cnt_div_4 [6])))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_4 [5] & ( !\dut|clk_gen_comp|max_div_4 [4] & ( (!\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_4 [5] & (!\dut|clk_gen_comp|max_div_4 [6] $ 
// (\dut|clk_gen_comp|cnt_div_4 [6])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [5] & ( !\dut|clk_gen_comp|max_div_4 [4] & ( (!\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q  & (!\dut|clk_gen_comp|max_div_4 [5] & (!\dut|clk_gen_comp|max_div_4 [6] $ 
// (\dut|clk_gen_comp|cnt_div_4 [6])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [6]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [6]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [5]),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [5]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~24 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~24 .lut_mask = 64'h9000009009000009;
defparam \dut|clk_gen_comp|LessThan2~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y10_N4
dffeas \dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~25 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~25_combout  = ( \dut|clk_gen_comp|max_div_4 [0] & ( (!\dut|clk_gen_comp|cnt_div_4 [0] & ((!\dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE_q ) # (\dut|clk_gen_comp|max_div_4 [1]))) # (\dut|clk_gen_comp|cnt_div_4 [0] & 
// (!\dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [1])) ) ) # ( !\dut|clk_gen_comp|max_div_4 [0] & ( (!\dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [1]) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [0]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[1]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [1]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_4 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~25 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \dut|clk_gen_comp|LessThan2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~3 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~3_combout  = ( \dut|clk_gen_comp|LessThan2~24_combout  & ( \dut|clk_gen_comp|LessThan2~25_combout  & ( (!\dut|clk_gen_comp|LessThan2~2_combout  & (\dut|clk_gen_comp|LessThan2~1_combout  & (!\dut|clk_gen_comp|max_div_4 [7] $ 
// (\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q )))) # (\dut|clk_gen_comp|LessThan2~2_combout  & (!\dut|clk_gen_comp|max_div_4 [7] $ ((\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q )))) ) ) ) # ( \dut|clk_gen_comp|LessThan2~24_combout  & ( 
// !\dut|clk_gen_comp|LessThan2~25_combout  & ( (\dut|clk_gen_comp|LessThan2~2_combout  & (!\dut|clk_gen_comp|max_div_4 [7] $ (\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q ))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [7]),
	.datab(!\dut|clk_gen_comp|LessThan2~2_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|LessThan2~1_combout ),
	.datae(!\dut|clk_gen_comp|LessThan2~24_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan2~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~3 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~3 .lut_mask = 64'h00002121000021A5;
defparam \dut|clk_gen_comp|LessThan2~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~30 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~30_combout  = ( \dut|clk_gen_comp|cnt_div_4 [9] & ( \dut|clk_gen_comp|max_div_4 [8] & ( (!\dut|clk_gen_comp|cnt_div_4 [8] & (\dut|clk_gen_comp|max_div_4 [9] & (!\dut|clk_gen_comp|max_div_4 [10] $ (\dut|clk_gen_comp|cnt_div_4 
// [10])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [9] & ( \dut|clk_gen_comp|max_div_4 [8] & ( (!\dut|clk_gen_comp|cnt_div_4 [8] & (!\dut|clk_gen_comp|max_div_4 [10] $ (((\dut|clk_gen_comp|cnt_div_4 [10]))))) # (\dut|clk_gen_comp|cnt_div_4 [8] & 
// (\dut|clk_gen_comp|max_div_4 [9] & (!\dut|clk_gen_comp|max_div_4 [10] $ (\dut|clk_gen_comp|cnt_div_4 [10])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [9] & ( !\dut|clk_gen_comp|max_div_4 [8] & ( (\dut|clk_gen_comp|max_div_4 [9] & 
// (!\dut|clk_gen_comp|max_div_4 [10] $ (\dut|clk_gen_comp|cnt_div_4 [10]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [8]),
	.datab(!\dut|clk_gen_comp|max_div_4 [10]),
	.datac(!\dut|clk_gen_comp|max_div_4 [9]),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [10]),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [9]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~30 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~30 .lut_mask = 64'h0C0300008C230802;
defparam \dut|clk_gen_comp|LessThan2~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N21
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~31 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~31_combout  = ( \dut|clk_gen_comp|cnt_div_4 [11] & ( (\dut|clk_gen_comp|max_div_4 [11] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [12]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [11] & ( 
// (!\dut|clk_gen_comp|max_div_4 [11] & (!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [12]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4[12]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|max_div_4 [12]),
	.datac(!\dut|clk_gen_comp|max_div_4 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~31 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~31 .lut_mask = 64'h9090909009090909;
defparam \dut|clk_gen_comp|LessThan2~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~10 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~10_combout  = ( \dut|clk_gen_comp|LessThan2~31_combout  & ( \dut|clk_gen_comp|cnt_div_4 [14] & ( (\dut|clk_gen_comp|LessThan2~30_combout  & (\dut|clk_gen_comp|max_div_4 [14] & (!\dut|clk_gen_comp|cnt_div_4 [13] $ 
// (\dut|clk_gen_comp|max_div_4 [13])))) ) ) ) # ( \dut|clk_gen_comp|LessThan2~31_combout  & ( !\dut|clk_gen_comp|cnt_div_4 [14] & ( (\dut|clk_gen_comp|LessThan2~30_combout  & (!\dut|clk_gen_comp|max_div_4 [14] & (!\dut|clk_gen_comp|cnt_div_4 [13] $ 
// (\dut|clk_gen_comp|max_div_4 [13])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~30_combout ),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [13]),
	.datac(!\dut|clk_gen_comp|max_div_4 [14]),
	.datad(!\dut|clk_gen_comp|max_div_4 [13]),
	.datae(!\dut|clk_gen_comp|LessThan2~31_combout ),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~10 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~10 .lut_mask = 64'h0000401000000401;
defparam \dut|clk_gen_comp|LessThan2~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~4 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~4_combout  = ( \dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_div_4 [7] & (!\dut|clk_gen_comp|cnt_div_4 [6] & \dut|clk_gen_comp|max_div_4 [6])) ) ) # ( !\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q  & ( 
// ((!\dut|clk_gen_comp|cnt_div_4 [6] & \dut|clk_gen_comp|max_div_4 [6])) # (\dut|clk_gen_comp|max_div_4 [7]) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [7]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [6]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|max_div_4 [6]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~4 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~4 .lut_mask = 64'h55DD55DD00440044;
defparam \dut|clk_gen_comp|LessThan2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~0 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~0_combout  = ( \dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_div_4 [7] & (!\dut|clk_gen_comp|cnt_div_4 [6] $ (\dut|clk_gen_comp|max_div_4 [6]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q  & ( 
// (!\dut|clk_gen_comp|max_div_4 [7] & (!\dut|clk_gen_comp|cnt_div_4 [6] $ (\dut|clk_gen_comp|max_div_4 [6]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [7]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [6]),
	.datac(!\dut|clk_gen_comp|max_div_4 [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_4[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~0 .lut_mask = 64'h8282828241414141;
defparam \dut|clk_gen_comp|LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y10_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~5 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~5_combout  = ( \dut|clk_gen_comp|cnt_div_4 [5] & ( \dut|clk_gen_comp|max_div_4 [4] & ( (!\dut|clk_gen_comp|LessThan2~4_combout  & ((!\dut|clk_gen_comp|LessThan2~0_combout ) # ((!\dut|clk_gen_comp|max_div_4 [5]) # 
// (\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [5] & ( \dut|clk_gen_comp|max_div_4 [4] & ( (!\dut|clk_gen_comp|LessThan2~4_combout  & ((!\dut|clk_gen_comp|LessThan2~0_combout ) # 
// ((\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q  & !\dut|clk_gen_comp|max_div_4 [5])))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_4 [5] & ( !\dut|clk_gen_comp|max_div_4 [4] & ( !\dut|clk_gen_comp|LessThan2~4_combout  ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [5] & ( 
// !\dut|clk_gen_comp|max_div_4 [4] & ( (!\dut|clk_gen_comp|LessThan2~4_combout  & ((!\dut|clk_gen_comp|LessThan2~0_combout ) # (!\dut|clk_gen_comp|max_div_4 [5]))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~4_combout ),
	.datab(!\dut|clk_gen_comp|LessThan2~0_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_4[4]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [5]),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [5]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~5 .lut_mask = 64'hAA88AAAA8A88AA8A;
defparam \dut|clk_gen_comp|LessThan2~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~13 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~13_combout  = ( \dut|clk_gen_comp|LessThan2~10_combout  & ( \dut|clk_gen_comp|LessThan2~5_combout  & ( \dut|clk_gen_comp|LessThan2~12_combout  ) ) ) # ( !\dut|clk_gen_comp|LessThan2~10_combout  & ( 
// \dut|clk_gen_comp|LessThan2~5_combout  & ( (\dut|clk_gen_comp|LessThan2~12_combout  & ((!\dut|clk_gen_comp|LessThan2~9_combout ) # ((\dut|clk_gen_comp|LessThan2~7_combout  & \dut|clk_gen_comp|LessThan2~3_combout )))) ) ) ) # ( 
// \dut|clk_gen_comp|LessThan2~10_combout  & ( !\dut|clk_gen_comp|LessThan2~5_combout  & ( \dut|clk_gen_comp|LessThan2~12_combout  ) ) ) # ( !\dut|clk_gen_comp|LessThan2~10_combout  & ( !\dut|clk_gen_comp|LessThan2~5_combout  & ( 
// (\dut|clk_gen_comp|LessThan2~12_combout  & ((!\dut|clk_gen_comp|LessThan2~9_combout ) # (\dut|clk_gen_comp|LessThan2~7_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~9_combout ),
	.datab(!\dut|clk_gen_comp|LessThan2~7_combout ),
	.datac(!\dut|clk_gen_comp|LessThan2~12_combout ),
	.datad(!\dut|clk_gen_comp|LessThan2~3_combout ),
	.datae(!\dut|clk_gen_comp|LessThan2~10_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan2~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~13 .lut_mask = 64'h0B0B0F0F0A0B0F0F;
defparam \dut|clk_gen_comp|LessThan2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~109 (
// Equation(s):
// \dut|clk_gen_comp|Add2~109_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~70  ))
// \dut|clk_gen_comp|Add2~110  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~70  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~109_sumout ),
	.cout(\dut|clk_gen_comp|Add2~110 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~109 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~109 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N8
dffeas \dut|clk_gen_comp|cnt_div_4[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[22] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~93 (
// Equation(s):
// \dut|clk_gen_comp|Add2~93_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~110  ))
// \dut|clk_gen_comp|Add2~94  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~110  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~93_sumout ),
	.cout(\dut|clk_gen_comp|Add2~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~93 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~93 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N10
dffeas \dut|clk_gen_comp|cnt_div_4[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[23] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~105 (
// Equation(s):
// \dut|clk_gen_comp|Add2~105_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~94  ))
// \dut|clk_gen_comp|Add2~106  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~94  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~105_sumout ),
	.cout(\dut|clk_gen_comp|Add2~106 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~105 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~105 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N14
dffeas \dut|clk_gen_comp|cnt_div_4[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[24] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~101 (
// Equation(s):
// \dut|clk_gen_comp|Add2~101_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~106  ))
// \dut|clk_gen_comp|Add2~102  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~101_sumout ),
	.cout(\dut|clk_gen_comp|Add2~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~101 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~101 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N16
dffeas \dut|clk_gen_comp|cnt_div_4[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[25] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~97 (
// Equation(s):
// \dut|clk_gen_comp|Add2~97_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~102  ))
// \dut|clk_gen_comp|Add2~98  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~102  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~97_sumout ),
	.cout(\dut|clk_gen_comp|Add2~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~97 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~97 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N19
dffeas \dut|clk_gen_comp|cnt_div_4[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[26] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~117 (
// Equation(s):
// \dut|clk_gen_comp|Add2~117_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~98  ))
// \dut|clk_gen_comp|Add2~118  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~98  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~117_sumout ),
	.cout(\dut|clk_gen_comp|Add2~118 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~117 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~117 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N22
dffeas \dut|clk_gen_comp|cnt_div_4[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[27] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~113 (
// Equation(s):
// \dut|clk_gen_comp|Add2~113_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~118  ))
// \dut|clk_gen_comp|Add2~114  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~118  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~113_sumout ),
	.cout(\dut|clk_gen_comp|Add2~114 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~113 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~113 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add2~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N25
dffeas \dut|clk_gen_comp|cnt_div_4[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[28] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~125 (
// Equation(s):
// \dut|clk_gen_comp|Add2~125_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~114  ))
// \dut|clk_gen_comp|Add2~126  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~114  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~125_sumout ),
	.cout(\dut|clk_gen_comp|Add2~126 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~125 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~125 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N29
dffeas \dut|clk_gen_comp|cnt_div_4[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[29] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~121 (
// Equation(s):
// \dut|clk_gen_comp|Add2~121_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~126  ))
// \dut|clk_gen_comp|Add2~122  = CARRY(( \dut|clk_gen_comp|cnt_div_4 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~121_sumout ),
	.cout(\dut|clk_gen_comp|Add2~122 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~121 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~121 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add2~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N31
dffeas \dut|clk_gen_comp|cnt_div_4[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[30] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y9_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~22 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~22_combout  = ( !\dut|clk_gen_comp|cnt_div_4 [29] & ( (!\dut|clk_gen_comp|cnt_div_4 [28] & (!\dut|clk_gen_comp|cnt_div_4 [27] & !\dut|clk_gen_comp|cnt_div_4 [30])) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [28]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [27]),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [30]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~22 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~22 .lut_mask = 64'hA000A00000000000;
defparam \dut|clk_gen_comp|LessThan2~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~11 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~11_combout  = ( \dut|clk_gen_comp|cnt_div_4 [20] & ( \dut|clk_gen_comp|max_div_4 [20] & ( (!\dut|clk_gen_comp|max_div_4 [19] & (!\dut|clk_gen_comp|cnt_div_4 [19] & (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_div_4 [21])))) # (\dut|clk_gen_comp|max_div_4 [19] & (\dut|clk_gen_comp|cnt_div_4 [19] & (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [21])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [20] & ( 
// !\dut|clk_gen_comp|max_div_4 [20] & ( (!\dut|clk_gen_comp|max_div_4 [19] & (!\dut|clk_gen_comp|cnt_div_4 [19] & (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [21])))) # (\dut|clk_gen_comp|max_div_4 [19] & 
// (\dut|clk_gen_comp|cnt_div_4 [19] & (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [21])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [19]),
	.datab(!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q ),
	.datac(!\dut|clk_gen_comp|max_div_4 [21]),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [19]),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [20]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~11 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~11 .lut_mask = 64'h8241000000008241;
defparam \dut|clk_gen_comp|LessThan2~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~14 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~14_combout  = ( \dut|clk_gen_comp|cnt_div_4 [17] & ( (\dut|clk_gen_comp|max_div_4 [17] & (\dut|clk_gen_comp|LessThan2~11_combout  & (!\dut|clk_gen_comp|cnt_div_4 [18] $ (\dut|clk_gen_comp|max_div_4 [18])))) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_4 [17] & ( (!\dut|clk_gen_comp|max_div_4 [17] & (\dut|clk_gen_comp|LessThan2~11_combout  & (!\dut|clk_gen_comp|cnt_div_4 [18] $ (\dut|clk_gen_comp|max_div_4 [18])))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [17]),
	.datab(!\dut|clk_gen_comp|LessThan2~11_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [18]),
	.datad(!\dut|clk_gen_comp|max_div_4 [18]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~14 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~14 .lut_mask = 64'h2002200210011001;
defparam \dut|clk_gen_comp|LessThan2~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~15 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~15_combout  = ( \dut|clk_gen_comp|cnt_div_4 [20] & ( \dut|clk_gen_comp|max_div_4 [20] & ( (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (((\dut|clk_gen_comp|max_div_4 [19] & !\dut|clk_gen_comp|cnt_div_4 [19])) # 
// (\dut|clk_gen_comp|max_div_4 [21]))) # (\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_4 [19] & (\dut|clk_gen_comp|max_div_4 [21] & !\dut|clk_gen_comp|cnt_div_4 [19]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [20] & ( 
// \dut|clk_gen_comp|max_div_4 [20] & ( (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q ) # (\dut|clk_gen_comp|max_div_4 [21]) ) ) ) # ( \dut|clk_gen_comp|cnt_div_4 [20] & ( !\dut|clk_gen_comp|max_div_4 [20] & ( (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & 
// \dut|clk_gen_comp|max_div_4 [21]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4 [20] & ( !\dut|clk_gen_comp|max_div_4 [20] & ( (!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (((\dut|clk_gen_comp|max_div_4 [19] & !\dut|clk_gen_comp|cnt_div_4 [19])) # 
// (\dut|clk_gen_comp|max_div_4 [21]))) # (\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_4 [19] & (\dut|clk_gen_comp|max_div_4 [21] & !\dut|clk_gen_comp|cnt_div_4 [19]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [19]),
	.datab(!\dut|clk_gen_comp|cnt_div_4[21]~DUPLICATE_q ),
	.datac(!\dut|clk_gen_comp|max_div_4 [21]),
	.datad(!\dut|clk_gen_comp|cnt_div_4 [19]),
	.datae(!\dut|clk_gen_comp|cnt_div_4 [20]),
	.dataf(!\dut|clk_gen_comp|max_div_4 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~15 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~15 .lut_mask = 64'h4D0C0C0CCFCF4D0C;
defparam \dut|clk_gen_comp|LessThan2~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~16 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~16_combout  = ( \dut|clk_gen_comp|max_div_4 [17] & ( \dut|clk_gen_comp|cnt_div_4 [17] & ( (!\dut|clk_gen_comp|LessThan2~15_combout  & ((!\dut|clk_gen_comp|LessThan2~11_combout ) # ((!\dut|clk_gen_comp|max_div_4 [18]) # 
// (\dut|clk_gen_comp|cnt_div_4 [18])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [17] & ( \dut|clk_gen_comp|cnt_div_4 [17] & ( (!\dut|clk_gen_comp|LessThan2~15_combout  & ((!\dut|clk_gen_comp|LessThan2~11_combout ) # ((!\dut|clk_gen_comp|max_div_4 [18]) # 
// (\dut|clk_gen_comp|cnt_div_4 [18])))) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [17] & ( !\dut|clk_gen_comp|cnt_div_4 [17] & ( (!\dut|clk_gen_comp|LessThan2~15_combout  & ((!\dut|clk_gen_comp|LessThan2~11_combout ) # ((\dut|clk_gen_comp|cnt_div_4 [18] & 
// !\dut|clk_gen_comp|max_div_4 [18])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [17] & ( !\dut|clk_gen_comp|cnt_div_4 [17] & ( (!\dut|clk_gen_comp|LessThan2~15_combout  & ((!\dut|clk_gen_comp|LessThan2~11_combout ) # ((!\dut|clk_gen_comp|max_div_4 [18]) # 
// (\dut|clk_gen_comp|cnt_div_4 [18])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~15_combout ),
	.datab(!\dut|clk_gen_comp|LessThan2~11_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_4 [18]),
	.datad(!\dut|clk_gen_comp|max_div_4 [18]),
	.datae(!\dut|clk_gen_comp|max_div_4 [17]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~16 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~16 .lut_mask = 64'hAA8A8A88AA8AAA8A;
defparam \dut|clk_gen_comp|LessThan2~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~17 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~17_combout  = ( \dut|clk_gen_comp|max_div_4 [15] & ( \dut|clk_gen_comp|cnt_div_4 [16] & ( (\dut|clk_gen_comp|LessThan2~16_combout  & (((!\dut|clk_gen_comp|LessThan2~14_combout ) # (!\dut|clk_gen_comp|max_div_4 [16])) # 
// (\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [15] & ( \dut|clk_gen_comp|cnt_div_4 [16] & ( \dut|clk_gen_comp|LessThan2~16_combout  ) ) ) # ( \dut|clk_gen_comp|max_div_4 [15] & ( !\dut|clk_gen_comp|cnt_div_4 [16] 
// & ( (\dut|clk_gen_comp|LessThan2~16_combout  & ((!\dut|clk_gen_comp|LessThan2~14_combout ) # ((\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q  & !\dut|clk_gen_comp|max_div_4 [16])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [15] & ( 
// !\dut|clk_gen_comp|cnt_div_4 [16] & ( (\dut|clk_gen_comp|LessThan2~16_combout  & ((!\dut|clk_gen_comp|LessThan2~14_combout ) # (!\dut|clk_gen_comp|max_div_4 [16]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4[15]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|LessThan2~14_combout ),
	.datac(!\dut|clk_gen_comp|LessThan2~16_combout ),
	.datad(!\dut|clk_gen_comp|max_div_4 [16]),
	.datae(!\dut|clk_gen_comp|max_div_4 [15]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~17 .lut_mask = 64'h0F0C0D0C0F0F0F0D;
defparam \dut|clk_gen_comp|LessThan2~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N7
dffeas \dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y9_N13
dffeas \dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~20 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~20_combout  = ( \dut|clk_gen_comp|max_div_4 [25] & ( \dut|clk_gen_comp|cnt_div_4 [25] & ( (!\dut|clk_gen_comp|cnt_div_4 [26] & (((!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [24])) # 
// (\dut|clk_gen_comp|max_div_4 [26]))) # (\dut|clk_gen_comp|cnt_div_4 [26] & (\dut|clk_gen_comp|max_div_4 [26] & (!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [24]))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [25] & ( 
// \dut|clk_gen_comp|cnt_div_4 [25] & ( (!\dut|clk_gen_comp|cnt_div_4 [26] & \dut|clk_gen_comp|max_div_4 [26]) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [25] & ( !\dut|clk_gen_comp|cnt_div_4 [25] & ( (!\dut|clk_gen_comp|cnt_div_4 [26]) # 
// (\dut|clk_gen_comp|max_div_4 [26]) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [25] & ( !\dut|clk_gen_comp|cnt_div_4 [25] & ( (!\dut|clk_gen_comp|cnt_div_4 [26] & (((!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [24])) # 
// (\dut|clk_gen_comp|max_div_4 [26]))) # (\dut|clk_gen_comp|cnt_div_4 [26] & (\dut|clk_gen_comp|max_div_4 [26] & (!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_4 [24]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [26]),
	.datab(!\dut|clk_gen_comp|max_div_4 [26]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [24]),
	.datae(!\dut|clk_gen_comp|max_div_4 [25]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~20 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~20 .lut_mask = 64'h22B2BBBB222222B2;
defparam \dut|clk_gen_comp|LessThan2~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~18 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~18_combout  = ( \dut|clk_gen_comp|max_div_4 [25] & ( \dut|clk_gen_comp|cnt_div_4 [25] & ( (!\dut|clk_gen_comp|cnt_div_4 [26] & (!\dut|clk_gen_comp|max_div_4 [26] & (!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  $ 
// (\dut|clk_gen_comp|max_div_4 [24])))) # (\dut|clk_gen_comp|cnt_div_4 [26] & (\dut|clk_gen_comp|max_div_4 [26] & (!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [24])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [25] & ( 
// !\dut|clk_gen_comp|cnt_div_4 [25] & ( (!\dut|clk_gen_comp|cnt_div_4 [26] & (!\dut|clk_gen_comp|max_div_4 [26] & (!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [24])))) # (\dut|clk_gen_comp|cnt_div_4 [26] & 
// (\dut|clk_gen_comp|max_div_4 [26] & (!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_div_4 [24])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [26]),
	.datab(!\dut|clk_gen_comp|max_div_4 [26]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[24]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_4 [24]),
	.datae(!\dut|clk_gen_comp|max_div_4 [25]),
	.dataf(!\dut|clk_gen_comp|cnt_div_4 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~18 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~18 .lut_mask = 64'h9009000000009009;
defparam \dut|clk_gen_comp|LessThan2~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~21 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~21_combout  = ( \dut|clk_gen_comp|max_div_4 [23] & ( \dut|clk_gen_comp|LessThan2~18_combout  & ( (\dut|clk_gen_comp|cnt_div_4 [23] & (!\dut|clk_gen_comp|LessThan2~20_combout  & ((!\dut|clk_gen_comp|max_div_4 [22]) # 
// (\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|max_div_4 [23] & ( \dut|clk_gen_comp|LessThan2~18_combout  & ( (!\dut|clk_gen_comp|LessThan2~20_combout  & ((!\dut|clk_gen_comp|max_div_4 [22]) # 
// ((\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ) # (\dut|clk_gen_comp|cnt_div_4 [23])))) ) ) ) # ( \dut|clk_gen_comp|max_div_4 [23] & ( !\dut|clk_gen_comp|LessThan2~18_combout  & ( !\dut|clk_gen_comp|LessThan2~20_combout  ) ) ) # ( 
// !\dut|clk_gen_comp|max_div_4 [23] & ( !\dut|clk_gen_comp|LessThan2~18_combout  & ( !\dut|clk_gen_comp|LessThan2~20_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [22]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [23]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|LessThan2~20_combout ),
	.datae(!\dut|clk_gen_comp|max_div_4 [23]),
	.dataf(!\dut|clk_gen_comp|LessThan2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~21 .lut_mask = 64'hFF00FF00BF002300;
defparam \dut|clk_gen_comp|LessThan2~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N35
dffeas \dut|clk_gen_comp|cnt_div_4[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[31] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y9_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add2~1 (
// Equation(s):
// \dut|clk_gen_comp|Add2~1_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_4 [31] ) + ( GND ) + ( \dut|clk_gen_comp|Add2~122  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_4 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add2~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add2~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add2~1 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y9_N34
dffeas \dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add2~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y10_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~19 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~19_combout  = ( \dut|clk_gen_comp|max_div_4 [23] & ( \dut|clk_gen_comp|LessThan2~18_combout  & ( (\dut|clk_gen_comp|cnt_div_4 [23] & (!\dut|clk_gen_comp|max_div_4 [22] $ (\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ))) ) ) ) # 
// ( !\dut|clk_gen_comp|max_div_4 [23] & ( \dut|clk_gen_comp|LessThan2~18_combout  & ( (!\dut|clk_gen_comp|cnt_div_4 [23] & (!\dut|clk_gen_comp|max_div_4 [22] $ (\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_4 [22]),
	.datab(!\dut|clk_gen_comp|cnt_div_4 [23]),
	.datac(!\dut|clk_gen_comp|cnt_div_4[22]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|max_div_4 [23]),
	.dataf(!\dut|clk_gen_comp|LessThan2~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~19 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~19 .lut_mask = 64'h0000000084842121;
defparam \dut|clk_gen_comp|LessThan2~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y10_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan2~23 (
// Equation(s):
// \dut|clk_gen_comp|LessThan2~23_combout  = ( !\dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE_q  & ( \dut|clk_gen_comp|LessThan2~19_combout  & ( (!\dut|clk_gen_comp|LessThan2~22_combout ) # ((!\dut|clk_gen_comp|LessThan2~13_combout  & 
// (\dut|clk_gen_comp|LessThan2~17_combout  & \dut|clk_gen_comp|LessThan2~21_combout ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE_q  & ( !\dut|clk_gen_comp|LessThan2~19_combout  & ( (!\dut|clk_gen_comp|LessThan2~22_combout ) # 
// (\dut|clk_gen_comp|LessThan2~21_combout ) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan2~13_combout ),
	.datab(!\dut|clk_gen_comp|LessThan2~22_combout ),
	.datac(!\dut|clk_gen_comp|LessThan2~17_combout ),
	.datad(!\dut|clk_gen_comp|LessThan2~21_combout ),
	.datae(!\dut|clk_gen_comp|cnt_div_4[31]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|LessThan2~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan2~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan2~23 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan2~23 .lut_mask = 64'hCCFF0000CCCE0000;
defparam \dut|clk_gen_comp|LessThan2~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N0
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_4~0 (
// Equation(s):
// \dut|clk_gen_comp|internal_div_4~0_combout  = ( \dut|clk_gen_comp|internal_div_4~q  & ( !\dut|clk_gen_comp|LessThan2~23_combout  ) ) # ( !\dut|clk_gen_comp|internal_div_4~q  & ( \dut|clk_gen_comp|LessThan2~23_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|LessThan2~23_combout ),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|internal_div_4~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_4~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_4~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \dut|clk_gen_comp|internal_div_4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N54
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_4~feeder (
// Equation(s):
// \dut|clk_gen_comp|internal_div_4~feeder_combout  = \dut|clk_gen_comp|internal_div_4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|internal_div_4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_4~feeder .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_4~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dut|clk_gen_comp|internal_div_4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N56
dffeas \dut|clk_gen_comp|internal_div_4 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\dut|clk_gen_comp|internal_div_4~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|internal_div_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_4 .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|internal_div_4 .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \dut|clk_gen_comp|Mult5~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dut|clk_gen_comp|Mult5~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Mult5~8 .accumulate_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .ax_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .ax_width = 21;
defparam \dut|clk_gen_comp|Mult5~8 .ay_scan_in_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .ay_scan_in_width = 7;
defparam \dut|clk_gen_comp|Mult5~8 .ay_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult5~8 .az_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .bx_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .by_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .by_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult5~8 .bz_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_0 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_1 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_2 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_3 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_4 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_5 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_6 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_a_7 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_0 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_1 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_2 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_3 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_4 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_5 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_6 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_b_7 = 0;
defparam \dut|clk_gen_comp|Mult5~8 .coef_sel_a_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .coef_sel_b_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .delay_scan_out_ay = "false";
defparam \dut|clk_gen_comp|Mult5~8 .delay_scan_out_by = "false";
defparam \dut|clk_gen_comp|Mult5~8 .enable_double_accum = "false";
defparam \dut|clk_gen_comp|Mult5~8 .load_const_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .load_const_value = 0;
defparam \dut|clk_gen_comp|Mult5~8 .mode_sub_location = 0;
defparam \dut|clk_gen_comp|Mult5~8 .negate_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .operand_source_max = "input";
defparam \dut|clk_gen_comp|Mult5~8 .operand_source_may = "input";
defparam \dut|clk_gen_comp|Mult5~8 .operand_source_mbx = "input";
defparam \dut|clk_gen_comp|Mult5~8 .operand_source_mby = "input";
defparam \dut|clk_gen_comp|Mult5~8 .operation_mode = "m27x27";
defparam \dut|clk_gen_comp|Mult5~8 .output_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .preadder_subtract_a = "false";
defparam \dut|clk_gen_comp|Mult5~8 .preadder_subtract_b = "false";
defparam \dut|clk_gen_comp|Mult5~8 .result_a_width = 64;
defparam \dut|clk_gen_comp|Mult5~8 .signed_max = "false";
defparam \dut|clk_gen_comp|Mult5~8 .signed_may = "false";
defparam \dut|clk_gen_comp|Mult5~8 .signed_mbx = "false";
defparam \dut|clk_gen_comp|Mult5~8 .signed_mby = "false";
defparam \dut|clk_gen_comp|Mult5~8 .sub_clock = "none";
defparam \dut|clk_gen_comp|Mult5~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~125 (
// Equation(s):
// \dut|clk_gen_comp|Add5~125_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [0] ) + ( VCC ) + ( !VCC ))
// \dut|clk_gen_comp|Add5~126  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~125_sumout ),
	.cout(\dut|clk_gen_comp|Add5~126 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~125 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~125 .lut_mask = 64'h0000000000000F0F;
defparam \dut|clk_gen_comp|Add5~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N1
dffeas \dut|clk_gen_comp|cnt_mult_4[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[0] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~121 (
// Equation(s):
// \dut|clk_gen_comp|Add5~121_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~126  ))
// \dut|clk_gen_comp|Add5~122  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~126  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~121_sumout ),
	.cout(\dut|clk_gen_comp|Add5~122 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~121 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~121 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N5
dffeas \dut|clk_gen_comp|cnt_mult_4[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[1] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~13 (
// Equation(s):
// \dut|clk_gen_comp|Add5~13_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~122  ))
// \dut|clk_gen_comp|Add5~14  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~13_sumout ),
	.cout(\dut|clk_gen_comp|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N7
dffeas \dut|clk_gen_comp|cnt_mult_4[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[2] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~9 (
// Equation(s):
// \dut|clk_gen_comp|Add5~9_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~14  ))
// \dut|clk_gen_comp|Add5~10  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~14  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~9_sumout ),
	.cout(\dut|clk_gen_comp|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~9 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N11
dffeas \dut|clk_gen_comp|cnt_mult_4[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[3] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~5 (
// Equation(s):
// \dut|clk_gen_comp|Add5~5_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~10  ))
// \dut|clk_gen_comp|Add5~6  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~10  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~5_sumout ),
	.cout(\dut|clk_gen_comp|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N14
dffeas \dut|clk_gen_comp|cnt_mult_4[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[4] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~1 (
// Equation(s):
// \dut|clk_gen_comp|Add5~1_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~6  ))
// \dut|clk_gen_comp|Add5~2  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~1_sumout ),
	.cout(\dut|clk_gen_comp|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N16
dffeas \dut|clk_gen_comp|cnt_mult_4[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[5] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~29 (
// Equation(s):
// \dut|clk_gen_comp|Add5~29_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~2  ))
// \dut|clk_gen_comp|Add5~30  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~2  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~29_sumout ),
	.cout(\dut|clk_gen_comp|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~29 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N19
dffeas \dut|clk_gen_comp|cnt_mult_4[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[6] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~17 (
// Equation(s):
// \dut|clk_gen_comp|Add5~17_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~30  ))
// \dut|clk_gen_comp|Add5~18  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~30  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~17_sumout ),
	.cout(\dut|clk_gen_comp|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~17 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N23
dffeas \dut|clk_gen_comp|cnt_mult_4[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[7] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~25 (
// Equation(s):
// \dut|clk_gen_comp|Add5~25_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~18  ))
// \dut|clk_gen_comp|Add5~26  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~18  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~25_sumout ),
	.cout(\dut|clk_gen_comp|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~25 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N25
dffeas \dut|clk_gen_comp|cnt_mult_4[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[8] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~21 (
// Equation(s):
// \dut|clk_gen_comp|Add5~21_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~26  ))
// \dut|clk_gen_comp|Add5~22  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~26  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~21_sumout ),
	.cout(\dut|clk_gen_comp|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N29
dffeas \dut|clk_gen_comp|cnt_mult_4[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[9] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~57 (
// Equation(s):
// \dut|clk_gen_comp|Add5~57_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~22  ))
// \dut|clk_gen_comp|Add5~58  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~57_sumout ),
	.cout(\dut|clk_gen_comp|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~57 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N31
dffeas \dut|clk_gen_comp|cnt_mult_4[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[10] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~49 (
// Equation(s):
// \dut|clk_gen_comp|Add5~49_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~58  ))
// \dut|clk_gen_comp|Add5~50  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~58  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~49_sumout ),
	.cout(\dut|clk_gen_comp|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~49 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N35
dffeas \dut|clk_gen_comp|cnt_mult_4[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[11] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N36
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~53 (
// Equation(s):
// \dut|clk_gen_comp|Add5~53_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~50  ))
// \dut|clk_gen_comp|Add5~54  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~50  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~53_sumout ),
	.cout(\dut|clk_gen_comp|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~53 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~53 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N38
dffeas \dut|clk_gen_comp|cnt_mult_4[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[12] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N39
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~45 (
// Equation(s):
// \dut|clk_gen_comp|Add5~45_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~54  ))
// \dut|clk_gen_comp|Add5~46  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~45_sumout ),
	.cout(\dut|clk_gen_comp|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~45 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N40
dffeas \dut|clk_gen_comp|cnt_mult_4[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[13] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N42
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~41 (
// Equation(s):
// \dut|clk_gen_comp|Add5~41_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~46  ))
// \dut|clk_gen_comp|Add5~42  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~41_sumout ),
	.cout(\dut|clk_gen_comp|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~41 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N44
dffeas \dut|clk_gen_comp|cnt_mult_4[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[14] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N45
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~37 (
// Equation(s):
// \dut|clk_gen_comp|Add5~37_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~42  ))
// \dut|clk_gen_comp|Add5~38  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~42  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [15]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~37_sumout ),
	.cout(\dut|clk_gen_comp|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~37 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~37 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N47
dffeas \dut|clk_gen_comp|cnt_mult_4[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[15] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N48
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~33 (
// Equation(s):
// \dut|clk_gen_comp|Add5~33_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~38  ))
// \dut|clk_gen_comp|Add5~34  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~38  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~33_sumout ),
	.cout(\dut|clk_gen_comp|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N49
dffeas \dut|clk_gen_comp|cnt_mult_4[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[16] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N51
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~85 (
// Equation(s):
// \dut|clk_gen_comp|Add5~85_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~34  ))
// \dut|clk_gen_comp|Add5~86  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~34  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~85_sumout ),
	.cout(\dut|clk_gen_comp|Add5~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~85 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~85 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N53
dffeas \dut|clk_gen_comp|cnt_mult_4[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[17] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N54
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~81 (
// Equation(s):
// \dut|clk_gen_comp|Add5~81_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~86  ))
// \dut|clk_gen_comp|Add5~82  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_mult_4 [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~81_sumout ),
	.cout(\dut|clk_gen_comp|Add5~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~81 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|clk_gen_comp|Add5~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N55
dffeas \dut|clk_gen_comp|cnt_mult_4[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[18] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y8_N57
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~77 (
// Equation(s):
// \dut|clk_gen_comp|Add5~77_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~82  ))
// \dut|clk_gen_comp|Add5~78  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~82  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [19]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~77_sumout ),
	.cout(\dut|clk_gen_comp|Add5~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~77 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~77 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N59
dffeas \dut|clk_gen_comp|cnt_mult_4[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[19] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~61 (
// Equation(s):
// \dut|clk_gen_comp|Add5~61_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~78  ))
// \dut|clk_gen_comp|Add5~62  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~61_sumout ),
	.cout(\dut|clk_gen_comp|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~61 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N1
dffeas \dut|clk_gen_comp|cnt_mult_4[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[20] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~73 (
// Equation(s):
// \dut|clk_gen_comp|Add5~73_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~62  ))
// \dut|clk_gen_comp|Add5~74  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~62  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~73_sumout ),
	.cout(\dut|clk_gen_comp|Add5~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~73 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~73 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N5
dffeas \dut|clk_gen_comp|cnt_mult_4[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[21] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~69 (
// Equation(s):
// \dut|clk_gen_comp|Add5~69_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~74  ))
// \dut|clk_gen_comp|Add5~70  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~69_sumout ),
	.cout(\dut|clk_gen_comp|Add5~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~69 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N7
dffeas \dut|clk_gen_comp|cnt_mult_4[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[22] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~65 (
// Equation(s):
// \dut|clk_gen_comp|Add5~65_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~70  ))
// \dut|clk_gen_comp|Add5~66  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~70  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~65_sumout ),
	.cout(\dut|clk_gen_comp|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~65 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~65 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N10
dffeas \dut|clk_gen_comp|cnt_mult_4[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[23] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~113 (
// Equation(s):
// \dut|clk_gen_comp|Add5~113_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~66  ))
// \dut|clk_gen_comp|Add5~114  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~66  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~113_sumout ),
	.cout(\dut|clk_gen_comp|Add5~114 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~113 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~113 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N13
dffeas \dut|clk_gen_comp|cnt_mult_4[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[24] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~109 (
// Equation(s):
// \dut|clk_gen_comp|Add5~109_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~114  ))
// \dut|clk_gen_comp|Add5~110  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~114  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~109_sumout ),
	.cout(\dut|clk_gen_comp|Add5~110 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~109 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~109 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N17
dffeas \dut|clk_gen_comp|cnt_mult_4[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[25] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~105 (
// Equation(s):
// \dut|clk_gen_comp|Add5~105_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~110  ))
// \dut|clk_gen_comp|Add5~106  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~110  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~105_sumout ),
	.cout(\dut|clk_gen_comp|Add5~106 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~105 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~105 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N19
dffeas \dut|clk_gen_comp|cnt_mult_4[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[26] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~26 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~26_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [26] & ( !\dut|clk_gen_comp|max_mult_4 [26] ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [26] & ( \dut|clk_gen_comp|max_mult_4 [26] ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_mult_4 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~26 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~26 .lut_mask = 64'h33333333CCCCCCCC;
defparam \dut|clk_gen_comp|LessThan5~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~28 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~28_combout  = ( \dut|clk_gen_comp|max_mult_4 [24] & ( !\dut|clk_gen_comp|cnt_mult_4 [24] ) ) # ( !\dut|clk_gen_comp|max_mult_4 [24] & ( \dut|clk_gen_comp|cnt_mult_4 [24] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [24]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~28 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~28 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan5~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~89 (
// Equation(s):
// \dut|clk_gen_comp|Add5~89_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~106  ))
// \dut|clk_gen_comp|Add5~90  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~106  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~89_sumout ),
	.cout(\dut|clk_gen_comp|Add5~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~89 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~89 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~101 (
// Equation(s):
// \dut|clk_gen_comp|Add5~101_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~90  ))
// \dut|clk_gen_comp|Add5~102  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~90  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~101_sumout ),
	.cout(\dut|clk_gen_comp|Add5~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~101 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~101 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add5~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N25
dffeas \dut|clk_gen_comp|cnt_mult_4[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[28] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~97 (
// Equation(s):
// \dut|clk_gen_comp|Add5~97_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~102  ))
// \dut|clk_gen_comp|Add5~98  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~97_sumout ),
	.cout(\dut|clk_gen_comp|Add5~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~97 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N28
dffeas \dut|clk_gen_comp|cnt_mult_4[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[29] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~93 (
// Equation(s):
// \dut|clk_gen_comp|Add5~93_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~98  ))
// \dut|clk_gen_comp|Add5~94  = CARRY(( \dut|clk_gen_comp|cnt_mult_4 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~93_sumout ),
	.cout(\dut|clk_gen_comp|Add5~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~93 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add5~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N31
dffeas \dut|clk_gen_comp|cnt_mult_4[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[30] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N26
dffeas \dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~25 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~25_combout  = ( \dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [29] & ( (\dut|clk_gen_comp|cnt_mult_4 [29] & (\dut|clk_gen_comp|max_mult_4 [28] & (!\dut|clk_gen_comp|max_mult_4 [30] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [30])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [29] & ( (\dut|clk_gen_comp|cnt_mult_4 [29] & (!\dut|clk_gen_comp|max_mult_4 [28] & (!\dut|clk_gen_comp|max_mult_4 [30] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [30])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_4 [29] & ( (!\dut|clk_gen_comp|cnt_mult_4 [29] & (\dut|clk_gen_comp|max_mult_4 [28] & (!\dut|clk_gen_comp|max_mult_4 [30] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [30])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_4 [29] & ( (!\dut|clk_gen_comp|cnt_mult_4 [29] & (!\dut|clk_gen_comp|max_mult_4 [28] & (!\dut|clk_gen_comp|max_mult_4 [30] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [30])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [30]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [30]),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [29]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [28]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~25 .lut_mask = 64'h9000009009000009;
defparam \dut|clk_gen_comp|LessThan5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N15
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~27 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~27_combout  = ( \dut|clk_gen_comp|max_mult_4 [25] & ( !\dut|clk_gen_comp|cnt_mult_4 [25] ) ) # ( !\dut|clk_gen_comp|max_mult_4 [25] & ( \dut|clk_gen_comp|cnt_mult_4 [25] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~27 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~27 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan5~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~29 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~29_combout  = ( \dut|clk_gen_comp|LessThan5~25_combout  & ( !\dut|clk_gen_comp|LessThan5~27_combout  & ( (!\dut|clk_gen_comp|LessThan5~26_combout  & (!\dut|clk_gen_comp|LessThan5~28_combout  & (!\dut|clk_gen_comp|max_mult_4 
// [27] $ (\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q )))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [27]),
	.datab(!\dut|clk_gen_comp|LessThan5~26_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~28_combout ),
	.datad(!\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ),
	.datae(!\dut|clk_gen_comp|LessThan5~25_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan5~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~29 .lut_mask = 64'h0000804000000000;
defparam \dut|clk_gen_comp|LessThan5~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~16 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~16_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [23] & ( \dut|clk_gen_comp|max_mult_4 [21] & ( (\dut|clk_gen_comp|cnt_mult_4 [21] & (\dut|clk_gen_comp|max_mult_4 [23] & (!\dut|clk_gen_comp|max_mult_4 [22] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [22])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [23] & ( \dut|clk_gen_comp|max_mult_4 [21] & ( (\dut|clk_gen_comp|cnt_mult_4 [21] & (!\dut|clk_gen_comp|max_mult_4 [23] & (!\dut|clk_gen_comp|max_mult_4 [22] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [22])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4 [23] & ( !\dut|clk_gen_comp|max_mult_4 [21] & ( (!\dut|clk_gen_comp|cnt_mult_4 [21] & (\dut|clk_gen_comp|max_mult_4 [23] & (!\dut|clk_gen_comp|max_mult_4 [22] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [22])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [23] & ( !\dut|clk_gen_comp|max_mult_4 [21] & ( (!\dut|clk_gen_comp|cnt_mult_4 [21] & (!\dut|clk_gen_comp|max_mult_4 [23] & (!\dut|clk_gen_comp|max_mult_4 [22] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [22])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [22]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [21]),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [22]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [23]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [23]),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~16 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~16 .lut_mask = 64'h8400008421000021;
defparam \dut|clk_gen_comp|LessThan5~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~22 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~22_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [23] & ( \dut|clk_gen_comp|max_mult_4 [21] & ( (\dut|clk_gen_comp|max_mult_4 [23] & ((!\dut|clk_gen_comp|max_mult_4 [22] & (!\dut|clk_gen_comp|cnt_mult_4 [21] & 
// !\dut|clk_gen_comp|cnt_mult_4 [22])) # (\dut|clk_gen_comp|max_mult_4 [22] & ((!\dut|clk_gen_comp|cnt_mult_4 [21]) # (!\dut|clk_gen_comp|cnt_mult_4 [22]))))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [23] & ( \dut|clk_gen_comp|max_mult_4 [21] & ( 
// ((!\dut|clk_gen_comp|max_mult_4 [22] & (!\dut|clk_gen_comp|cnt_mult_4 [21] & !\dut|clk_gen_comp|cnt_mult_4 [22])) # (\dut|clk_gen_comp|max_mult_4 [22] & ((!\dut|clk_gen_comp|cnt_mult_4 [21]) # (!\dut|clk_gen_comp|cnt_mult_4 [22])))) # 
// (\dut|clk_gen_comp|max_mult_4 [23]) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4 [23] & ( !\dut|clk_gen_comp|max_mult_4 [21] & ( (\dut|clk_gen_comp|max_mult_4 [22] & (!\dut|clk_gen_comp|cnt_mult_4 [22] & \dut|clk_gen_comp|max_mult_4 [23])) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_mult_4 [23] & ( !\dut|clk_gen_comp|max_mult_4 [21] & ( ((\dut|clk_gen_comp|max_mult_4 [22] & !\dut|clk_gen_comp|cnt_mult_4 [22])) # (\dut|clk_gen_comp|max_mult_4 [23]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [22]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [21]),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [22]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [23]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [23]),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~22 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~22 .lut_mask = 64'h50FF0050D4FF00D4;
defparam \dut|clk_gen_comp|LessThan5~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~23 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~23_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [19] & ( \dut|clk_gen_comp|max_mult_4 [19] & ( (!\dut|clk_gen_comp|LessThan5~22_combout  & (((!\dut|clk_gen_comp|LessThan5~16_combout ) # (!\dut|clk_gen_comp|max_mult_4 [20])) # 
// (\dut|clk_gen_comp|cnt_mult_4 [20]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [19] & ( \dut|clk_gen_comp|max_mult_4 [19] & ( (!\dut|clk_gen_comp|LessThan5~22_combout  & ((!\dut|clk_gen_comp|LessThan5~16_combout ) # ((\dut|clk_gen_comp|cnt_mult_4 [20] & 
// !\dut|clk_gen_comp|max_mult_4 [20])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4 [19] & ( !\dut|clk_gen_comp|max_mult_4 [19] & ( (!\dut|clk_gen_comp|LessThan5~22_combout  & (((!\dut|clk_gen_comp|LessThan5~16_combout ) # (!\dut|clk_gen_comp|max_mult_4 [20])) 
// # (\dut|clk_gen_comp|cnt_mult_4 [20]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [19] & ( !\dut|clk_gen_comp|max_mult_4 [19] & ( (!\dut|clk_gen_comp|LessThan5~22_combout  & (((!\dut|clk_gen_comp|LessThan5~16_combout ) # (!\dut|clk_gen_comp|max_mult_4 
// [20])) # (\dut|clk_gen_comp|cnt_mult_4 [20]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [20]),
	.datab(!\dut|clk_gen_comp|LessThan5~16_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~22_combout ),
	.datad(!\dut|clk_gen_comp|max_mult_4 [20]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [19]),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~23 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~23 .lut_mask = 64'hF0D0F0D0D0C0F0D0;
defparam \dut|clk_gen_comp|LessThan5~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y8_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~17 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~17_combout  = ( \dut|clk_gen_comp|max_mult_4 [19] & ( !\dut|clk_gen_comp|cnt_mult_4 [19] ) ) # ( !\dut|clk_gen_comp|max_mult_4 [19] & ( \dut|clk_gen_comp|cnt_mult_4 [19] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~17 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~21 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~21_combout  = ( \dut|clk_gen_comp|max_mult_4 [20] & ( (\dut|clk_gen_comp|LessThan5~16_combout  & (\dut|clk_gen_comp|cnt_mult_4 [20] & !\dut|clk_gen_comp|LessThan5~17_combout )) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [20] & ( 
// (\dut|clk_gen_comp|LessThan5~16_combout  & (!\dut|clk_gen_comp|cnt_mult_4 [20] & !\dut|clk_gen_comp|LessThan5~17_combout )) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|LessThan5~16_combout ),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [20]),
	.datad(!\dut|clk_gen_comp|LessThan5~17_combout ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~21 .lut_mask = 64'h3000300003000300;
defparam \dut|clk_gen_comp|LessThan5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~24 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~24_combout  = ( \dut|clk_gen_comp|max_mult_4 [18] & ( \dut|clk_gen_comp|LessThan5~21_combout  & ( (\dut|clk_gen_comp|LessThan5~23_combout  & (\dut|clk_gen_comp|cnt_mult_4 [18] & ((!\dut|clk_gen_comp|max_mult_4 [17]) # 
// (\dut|clk_gen_comp|cnt_mult_4 [17])))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [18] & ( \dut|clk_gen_comp|LessThan5~21_combout  & ( (\dut|clk_gen_comp|LessThan5~23_combout  & ((!\dut|clk_gen_comp|max_mult_4 [17]) # ((\dut|clk_gen_comp|cnt_mult_4 [18]) # 
// (\dut|clk_gen_comp|cnt_mult_4 [17])))) ) ) ) # ( \dut|clk_gen_comp|max_mult_4 [18] & ( !\dut|clk_gen_comp|LessThan5~21_combout  & ( \dut|clk_gen_comp|LessThan5~23_combout  ) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [18] & ( 
// !\dut|clk_gen_comp|LessThan5~21_combout  & ( \dut|clk_gen_comp|LessThan5~23_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [17]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [17]),
	.datac(!\dut|clk_gen_comp|LessThan5~23_combout ),
	.datad(!\dut|clk_gen_comp|cnt_mult_4 [18]),
	.datae(!\dut|clk_gen_comp|max_mult_4 [18]),
	.dataf(!\dut|clk_gen_comp|LessThan5~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~24 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~24 .lut_mask = 64'h0F0F0F0F0B0F000B;
defparam \dut|clk_gen_comp|LessThan5~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~18 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~18_combout  = !\dut|clk_gen_comp|cnt_mult_4 [18] $ (!\dut|clk_gen_comp|max_mult_4 [18])

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [18]),
	.datac(!\dut|clk_gen_comp|max_mult_4 [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~18 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~18 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \dut|clk_gen_comp|LessThan5~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~19 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~19_combout  = ( \dut|clk_gen_comp|max_mult_4 [17] & ( !\dut|clk_gen_comp|cnt_mult_4 [17] ) ) # ( !\dut|clk_gen_comp|max_mult_4 [17] & ( \dut|clk_gen_comp|cnt_mult_4 [17] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~19 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan5~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y8_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~20 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~20_combout  = ( \dut|clk_gen_comp|max_mult_4 [20] & ( \dut|clk_gen_comp|LessThan5~16_combout  & ( (\dut|clk_gen_comp|cnt_mult_4 [20] & (!\dut|clk_gen_comp|LessThan5~18_combout  & (!\dut|clk_gen_comp|LessThan5~19_combout  & 
// !\dut|clk_gen_comp|LessThan5~17_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [20] & ( \dut|clk_gen_comp|LessThan5~16_combout  & ( (!\dut|clk_gen_comp|cnt_mult_4 [20] & (!\dut|clk_gen_comp|LessThan5~18_combout  & 
// (!\dut|clk_gen_comp|LessThan5~19_combout  & !\dut|clk_gen_comp|LessThan5~17_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [20]),
	.datab(!\dut|clk_gen_comp|LessThan5~18_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~19_combout ),
	.datad(!\dut|clk_gen_comp|LessThan5~17_combout ),
	.datae(!\dut|clk_gen_comp|max_mult_4 [20]),
	.dataf(!\dut|clk_gen_comp|LessThan5~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~20 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~20 .lut_mask = 64'h0000000080004000;
defparam \dut|clk_gen_comp|LessThan5~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~2 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~2_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [9] & ( (\dut|clk_gen_comp|max_mult_4 [9] & (!\dut|clk_gen_comp|cnt_mult_4 [8] $ (\dut|clk_gen_comp|max_mult_4 [8]))) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [9] & ( 
// (!\dut|clk_gen_comp|max_mult_4 [9] & (!\dut|clk_gen_comp|cnt_mult_4 [8] $ (\dut|clk_gen_comp|max_mult_4 [8]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [8]),
	.datab(!\dut|clk_gen_comp|max_mult_4 [8]),
	.datac(!\dut|clk_gen_comp|max_mult_4 [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~2 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~2 .lut_mask = 64'h9090909009090909;
defparam \dut|clk_gen_comp|LessThan5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N39
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~4 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~4_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [9] & ( (!\dut|clk_gen_comp|cnt_mult_4 [8] & (\dut|clk_gen_comp|max_mult_4 [8] & \dut|clk_gen_comp|max_mult_4 [9])) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [9] & ( 
// ((!\dut|clk_gen_comp|cnt_mult_4 [8] & \dut|clk_gen_comp|max_mult_4 [8])) # (\dut|clk_gen_comp|max_mult_4 [9]) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [8]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_mult_4 [8]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [9]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~4 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~4 .lut_mask = 64'h0AFF0AFF000A000A;
defparam \dut|clk_gen_comp|LessThan5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N22
dffeas \dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~5 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~5_combout  = ( \dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [6] & ( (!\dut|clk_gen_comp|LessThan5~4_combout  & ((!\dut|clk_gen_comp|max_mult_4 [7]) # ((!\dut|clk_gen_comp|LessThan5~2_combout ) # 
// (\dut|clk_gen_comp|cnt_mult_4 [6])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [6] & ( (!\dut|clk_gen_comp|LessThan5~4_combout  & ((!\dut|clk_gen_comp|LessThan5~2_combout ) # ((!\dut|clk_gen_comp|max_mult_4 
// [7] & \dut|clk_gen_comp|cnt_mult_4 [6])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_4 [6] & ( !\dut|clk_gen_comp|LessThan5~4_combout  ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q  & ( 
// !\dut|clk_gen_comp|max_mult_4 [6] & ( (!\dut|clk_gen_comp|LessThan5~4_combout  & ((!\dut|clk_gen_comp|max_mult_4 [7]) # (!\dut|clk_gen_comp|LessThan5~2_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [7]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [6]),
	.datac(!\dut|clk_gen_comp|LessThan5~2_combout ),
	.datad(!\dut|clk_gen_comp|LessThan5~4_combout ),
	.datae(!\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~5 .lut_mask = 64'hFA00FF00F200FB00;
defparam \dut|clk_gen_comp|LessThan5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N37
dffeas \dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y8_N46
dffeas \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~11 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~11_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [16] & ( \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|cnt_mult_4 [14] & (\dut|clk_gen_comp|max_mult_4 [15] & (\dut|clk_gen_comp|max_mult_4 [16] & 
// \dut|clk_gen_comp|max_mult_4 [14]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [16] & ( \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( ((!\dut|clk_gen_comp|cnt_mult_4 [14] & (\dut|clk_gen_comp|max_mult_4 [15] & \dut|clk_gen_comp|max_mult_4 [14]))) # 
// (\dut|clk_gen_comp|max_mult_4 [16]) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4 [16] & ( !\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_mult_4 [16] & (((!\dut|clk_gen_comp|cnt_mult_4 [14] & \dut|clk_gen_comp|max_mult_4 [14])) # 
// (\dut|clk_gen_comp|max_mult_4 [15]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [16] & ( !\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (((!\dut|clk_gen_comp|cnt_mult_4 [14] & \dut|clk_gen_comp|max_mult_4 [14])) # (\dut|clk_gen_comp|max_mult_4 [16])) # 
// (\dut|clk_gen_comp|max_mult_4 [15]) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [14]),
	.datab(!\dut|clk_gen_comp|max_mult_4 [15]),
	.datac(!\dut|clk_gen_comp|max_mult_4 [16]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [14]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [16]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~11 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~11 .lut_mask = 64'h3FBF030B0F2F0002;
defparam \dut|clk_gen_comp|LessThan5~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~6 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~6_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [16] & ( \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_mult_4 [15] & (\dut|clk_gen_comp|max_mult_4 [16] & (!\dut|clk_gen_comp|cnt_mult_4 [14] $ 
// (\dut|clk_gen_comp|max_mult_4 [14])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [16] & ( \dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (\dut|clk_gen_comp|max_mult_4 [15] & (!\dut|clk_gen_comp|max_mult_4 [16] & (!\dut|clk_gen_comp|cnt_mult_4 [14] $ 
// (\dut|clk_gen_comp|max_mult_4 [14])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4 [16] & ( !\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|max_mult_4 [15] & (\dut|clk_gen_comp|max_mult_4 [16] & (!\dut|clk_gen_comp|cnt_mult_4 [14] $ 
// (\dut|clk_gen_comp|max_mult_4 [14])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [16] & ( !\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|max_mult_4 [15] & (!\dut|clk_gen_comp|max_mult_4 [16] & (!\dut|clk_gen_comp|cnt_mult_4 [14] $ 
// (\dut|clk_gen_comp|max_mult_4 [14])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [14]),
	.datab(!\dut|clk_gen_comp|max_mult_4 [15]),
	.datac(!\dut|clk_gen_comp|max_mult_4 [16]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [14]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [16]),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4[15]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~6 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~6 .lut_mask = 64'h8040080420100201;
defparam \dut|clk_gen_comp|LessThan5~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~12 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~12_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [13] & ( \dut|clk_gen_comp|max_mult_4 [12] & ( (!\dut|clk_gen_comp|LessThan5~11_combout  & (((!\dut|clk_gen_comp|LessThan5~6_combout ) # (!\dut|clk_gen_comp|max_mult_4 [13])) # 
// (\dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [13] & ( \dut|clk_gen_comp|max_mult_4 [12] & ( (!\dut|clk_gen_comp|LessThan5~11_combout  & ((!\dut|clk_gen_comp|LessThan5~6_combout ) # 
// ((\dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q  & !\dut|clk_gen_comp|max_mult_4 [13])))) ) ) ) # ( \dut|clk_gen_comp|cnt_mult_4 [13] & ( !\dut|clk_gen_comp|max_mult_4 [12] & ( !\dut|clk_gen_comp|LessThan5~11_combout  ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_mult_4 [13] & ( !\dut|clk_gen_comp|max_mult_4 [12] & ( (!\dut|clk_gen_comp|LessThan5~11_combout  & ((!\dut|clk_gen_comp|LessThan5~6_combout ) # (!\dut|clk_gen_comp|max_mult_4 [13]))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|LessThan5~11_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~6_combout ),
	.datad(!\dut|clk_gen_comp|max_mult_4 [13]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [13]),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~12 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~12 .lut_mask = 64'hCCC0CCCCC4C0CCC4;
defparam \dut|clk_gen_comp|LessThan5~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~13 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~13_combout  = (\dut|clk_gen_comp|max_mult_4 [10] & !\dut|clk_gen_comp|cnt_mult_4 [10])

	.dataa(!\dut|clk_gen_comp|max_mult_4 [10]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~13 .lut_mask = 64'h4444444444444444;
defparam \dut|clk_gen_comp|LessThan5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N45
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~7 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~7_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [13] & ( !\dut|clk_gen_comp|max_mult_4 [13] ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [13] & ( \dut|clk_gen_comp|max_mult_4 [13] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_mult_4 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~7 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~7 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan5~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~8 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~8_combout  = ( \dut|clk_gen_comp|max_mult_4 [12] & ( !\dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q  ) ) # ( !\dut|clk_gen_comp|max_mult_4 [12] & ( \dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4[12]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~8 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~8 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan5~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N34
dffeas \dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~14 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~14_combout  = ( \dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [11] & ( (\dut|clk_gen_comp|LessThan5~13_combout  & (!\dut|clk_gen_comp|LessThan5~7_combout  & 
// (\dut|clk_gen_comp|LessThan5~6_combout  & !\dut|clk_gen_comp|LessThan5~8_combout ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [11] & ( (!\dut|clk_gen_comp|LessThan5~7_combout  & 
// (\dut|clk_gen_comp|LessThan5~6_combout  & !\dut|clk_gen_comp|LessThan5~8_combout )) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_4 [11] & ( (\dut|clk_gen_comp|LessThan5~13_combout  & 
// (!\dut|clk_gen_comp|LessThan5~7_combout  & (\dut|clk_gen_comp|LessThan5~6_combout  & !\dut|clk_gen_comp|LessThan5~8_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan5~13_combout ),
	.datab(!\dut|clk_gen_comp|LessThan5~7_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~6_combout ),
	.datad(!\dut|clk_gen_comp|LessThan5~8_combout ),
	.datae(!\dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~14 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~14 .lut_mask = 64'h040000000C000400;
defparam \dut|clk_gen_comp|LessThan5~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~3 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~3_combout  = ( \dut|clk_gen_comp|max_mult_4 [6] & ( (\dut|clk_gen_comp|cnt_mult_4 [6] & (\dut|clk_gen_comp|LessThan5~2_combout  & (!\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_mult_4 [7])))) ) ) # ( 
// !\dut|clk_gen_comp|max_mult_4 [6] & ( (!\dut|clk_gen_comp|cnt_mult_4 [6] & (\dut|clk_gen_comp|LessThan5~2_combout  & (!\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q  $ (\dut|clk_gen_comp|max_mult_4 [7])))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4[7]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [6]),
	.datac(!\dut|clk_gen_comp|max_mult_4 [7]),
	.datad(!\dut|clk_gen_comp|LessThan5~2_combout ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~3 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~3 .lut_mask = 64'h0084008400210021;
defparam \dut|clk_gen_comp|LessThan5~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y10_N39
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~9 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~9_combout  = !\dut|clk_gen_comp|max_mult_4 [10] $ (!\dut|clk_gen_comp|cnt_mult_4 [10])

	.dataa(!\dut|clk_gen_comp|max_mult_4 [10]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~9 .lut_mask = 64'h6666666666666666;
defparam \dut|clk_gen_comp|LessThan5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~10 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~10_combout  = ( \dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [11] & ( (!\dut|clk_gen_comp|LessThan5~9_combout  & (!\dut|clk_gen_comp|LessThan5~7_combout  & 
// (\dut|clk_gen_comp|LessThan5~6_combout  & !\dut|clk_gen_comp|LessThan5~8_combout ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_4 [11] & ( (!\dut|clk_gen_comp|LessThan5~9_combout  & 
// (!\dut|clk_gen_comp|LessThan5~7_combout  & (\dut|clk_gen_comp|LessThan5~6_combout  & !\dut|clk_gen_comp|LessThan5~8_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan5~9_combout ),
	.datab(!\dut|clk_gen_comp|LessThan5~7_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~6_combout ),
	.datad(!\dut|clk_gen_comp|LessThan5~8_combout ),
	.datae(!\dut|clk_gen_comp|cnt_mult_4[11]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~10 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~10 .lut_mask = 64'h0800000000000800;
defparam \dut|clk_gen_comp|LessThan5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~0 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~0_combout  = ( \dut|clk_gen_comp|cnt_mult_4 [2] & ( (!\dut|clk_gen_comp|cnt_mult_4 [3] & \dut|clk_gen_comp|max_mult_4 [3]) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4 [2] & ( (!\dut|clk_gen_comp|max_mult_4 [2] & 
// (!\dut|clk_gen_comp|cnt_mult_4 [3] & \dut|clk_gen_comp|max_mult_4 [3])) # (\dut|clk_gen_comp|max_mult_4 [2] & ((!\dut|clk_gen_comp|cnt_mult_4 [3]) # (\dut|clk_gen_comp|max_mult_4 [3]))) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [2]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [3]),
	.datac(!\dut|clk_gen_comp|max_mult_4 [3]),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_mult_4 [2]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~0 .lut_mask = 64'h4D4D0C0C4D4D0C0C;
defparam \dut|clk_gen_comp|LessThan5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y8_N13
dffeas \dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~1 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~1_combout  = ( \dut|clk_gen_comp|max_mult_4 [4] & ( (!\dut|clk_gen_comp|cnt_mult_4 [5] & (((!\dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q ) # (\dut|clk_gen_comp|max_mult_4 [5])) # (\dut|clk_gen_comp|LessThan5~0_combout ))) # 
// (\dut|clk_gen_comp|cnt_mult_4 [5] & (\dut|clk_gen_comp|max_mult_4 [5] & ((!\dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q ) # (\dut|clk_gen_comp|LessThan5~0_combout )))) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [4] & ( (!\dut|clk_gen_comp|cnt_mult_4 [5] & 
// (((\dut|clk_gen_comp|LessThan5~0_combout  & !\dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q )) # (\dut|clk_gen_comp|max_mult_4 [5]))) # (\dut|clk_gen_comp|cnt_mult_4 [5] & (\dut|clk_gen_comp|LessThan5~0_combout  & 
// (!\dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q  & \dut|clk_gen_comp|max_mult_4 [5]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [5]),
	.datab(!\dut|clk_gen_comp|LessThan5~0_combout ),
	.datac(!\dut|clk_gen_comp|cnt_mult_4[4]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_mult_4 [5]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~1 .lut_mask = 64'h20BA20BAA2FBA2FB;
defparam \dut|clk_gen_comp|LessThan5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~15 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~15_combout  = ( \dut|clk_gen_comp|LessThan5~10_combout  & ( \dut|clk_gen_comp|LessThan5~1_combout  & ( (\dut|clk_gen_comp|LessThan5~5_combout  & (\dut|clk_gen_comp|LessThan5~12_combout  & 
// (!\dut|clk_gen_comp|LessThan5~14_combout  & !\dut|clk_gen_comp|LessThan5~3_combout ))) ) ) ) # ( !\dut|clk_gen_comp|LessThan5~10_combout  & ( \dut|clk_gen_comp|LessThan5~1_combout  & ( (\dut|clk_gen_comp|LessThan5~12_combout  & 
// !\dut|clk_gen_comp|LessThan5~14_combout ) ) ) ) # ( \dut|clk_gen_comp|LessThan5~10_combout  & ( !\dut|clk_gen_comp|LessThan5~1_combout  & ( (\dut|clk_gen_comp|LessThan5~5_combout  & (\dut|clk_gen_comp|LessThan5~12_combout  & 
// !\dut|clk_gen_comp|LessThan5~14_combout )) ) ) ) # ( !\dut|clk_gen_comp|LessThan5~10_combout  & ( !\dut|clk_gen_comp|LessThan5~1_combout  & ( (\dut|clk_gen_comp|LessThan5~12_combout  & !\dut|clk_gen_comp|LessThan5~14_combout ) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan5~5_combout ),
	.datab(!\dut|clk_gen_comp|LessThan5~12_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~14_combout ),
	.datad(!\dut|clk_gen_comp|LessThan5~3_combout ),
	.datae(!\dut|clk_gen_comp|LessThan5~10_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~15 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~15 .lut_mask = 64'h3030101030301000;
defparam \dut|clk_gen_comp|LessThan5~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~36 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~36_combout  = ( \dut|clk_gen_comp|LessThan5~20_combout  & ( \dut|clk_gen_comp|LessThan5~15_combout  & ( (\dut|clk_gen_comp|LessThan5~35_combout  & ((!\dut|clk_gen_comp|LessThan5~29_combout ) # 
// (\dut|clk_gen_comp|LessThan5~24_combout ))) ) ) ) # ( !\dut|clk_gen_comp|LessThan5~20_combout  & ( \dut|clk_gen_comp|LessThan5~15_combout  & ( (\dut|clk_gen_comp|LessThan5~35_combout  & ((!\dut|clk_gen_comp|LessThan5~29_combout ) # 
// (\dut|clk_gen_comp|LessThan5~24_combout ))) ) ) ) # ( \dut|clk_gen_comp|LessThan5~20_combout  & ( !\dut|clk_gen_comp|LessThan5~15_combout  & ( (!\dut|clk_gen_comp|LessThan5~29_combout  & \dut|clk_gen_comp|LessThan5~35_combout ) ) ) ) # ( 
// !\dut|clk_gen_comp|LessThan5~20_combout  & ( !\dut|clk_gen_comp|LessThan5~15_combout  & ( (\dut|clk_gen_comp|LessThan5~35_combout  & ((!\dut|clk_gen_comp|LessThan5~29_combout ) # (\dut|clk_gen_comp|LessThan5~24_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan5~29_combout ),
	.datab(!\dut|clk_gen_comp|LessThan5~24_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~35_combout ),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|LessThan5~20_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~36 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~36 .lut_mask = 64'h0B0B0A0A0B0B0B0B;
defparam \dut|clk_gen_comp|LessThan5~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N23
dffeas \dut|clk_gen_comp|cnt_mult_4[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[27] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N22
dffeas \dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~30 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~30_combout  = ( !\dut|clk_gen_comp|LessThan5~26_combout  & ( (\dut|clk_gen_comp|LessThan5~25_combout  & (!\dut|clk_gen_comp|max_mult_4 [27] $ (\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ))) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [27]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|LessThan5~25_combout ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|LessThan5~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~30 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~30 .lut_mask = 64'h00A500A500000000;
defparam \dut|clk_gen_comp|LessThan5~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N9
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~31 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~31_combout  = ( !\dut|clk_gen_comp|cnt_mult_4 [26] & ( \dut|clk_gen_comp|max_mult_4 [26] ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_mult_4 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_mult_4 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~31 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~31 .lut_mask = 64'h3333333300000000;
defparam \dut|clk_gen_comp|LessThan5~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~32 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~32_combout  = ( !\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_mult_4 [29] & ( (\dut|clk_gen_comp|cnt_mult_4 [29] & (\dut|clk_gen_comp|max_mult_4 [28] & (!\dut|clk_gen_comp|max_mult_4 [30] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [30])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q  & ( !\dut|clk_gen_comp|max_mult_4 [29] & ( (!\dut|clk_gen_comp|cnt_mult_4 [29] & (\dut|clk_gen_comp|max_mult_4 [28] & (!\dut|clk_gen_comp|max_mult_4 [30] $ 
// (\dut|clk_gen_comp|cnt_mult_4 [30])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [30]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [30]),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [29]),
	.datad(!\dut|clk_gen_comp|max_mult_4 [28]),
	.datae(!\dut|clk_gen_comp|cnt_mult_4[28]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~32 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~32 .lut_mask = 64'h0090000000090000;
defparam \dut|clk_gen_comp|LessThan5~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N35
dffeas \dut|clk_gen_comp|cnt_mult_4[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[31] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add5~117 (
// Equation(s):
// \dut|clk_gen_comp|Add5~117_sumout  = SUM(( \dut|clk_gen_comp|cnt_mult_4 [31] ) + ( GND ) + ( \dut|clk_gen_comp|Add5~94  ))

	.dataa(!\dut|clk_gen_comp|cnt_mult_4 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add5~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add5~117_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add5~117 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add5~117 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add5~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N34
dffeas \dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add5~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan5~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N51
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~33 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~33_combout  = ( \dut|clk_gen_comp|max_mult_4 [29] & ( (!\dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE_q  & ((!\dut|clk_gen_comp|max_mult_4 [30] & ((\dut|clk_gen_comp|cnt_mult_4 [29]) # (\dut|clk_gen_comp|cnt_mult_4 [30]))) # 
// (\dut|clk_gen_comp|max_mult_4 [30] & (\dut|clk_gen_comp|cnt_mult_4 [30] & \dut|clk_gen_comp|cnt_mult_4 [29])))) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [29] & ( (!\dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE_q  & ((!\dut|clk_gen_comp|max_mult_4 [30]) # 
// (\dut|clk_gen_comp|cnt_mult_4 [30]))) ) )

	.dataa(!\dut|clk_gen_comp|max_mult_4 [30]),
	.datab(!\dut|clk_gen_comp|cnt_mult_4 [30]),
	.datac(!\dut|clk_gen_comp|cnt_mult_4[31]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|cnt_mult_4 [29]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [29]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~33 .lut_mask = 64'hB0B0B0B020B020B0;
defparam \dut|clk_gen_comp|LessThan5~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~34 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~34_combout  = ( \dut|clk_gen_comp|max_mult_4 [27] & ( \dut|clk_gen_comp|LessThan5~33_combout  & ( (!\dut|clk_gen_comp|LessThan5~32_combout  & ((!\dut|clk_gen_comp|LessThan5~25_combout ) # 
// ((\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q  & !\dut|clk_gen_comp|LessThan5~31_combout )))) ) ) ) # ( !\dut|clk_gen_comp|max_mult_4 [27] & ( \dut|clk_gen_comp|LessThan5~33_combout  & ( (!\dut|clk_gen_comp|LessThan5~32_combout  & 
// (((!\dut|clk_gen_comp|LessThan5~31_combout ) # (!\dut|clk_gen_comp|LessThan5~25_combout )) # (\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_mult_4[27]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|LessThan5~31_combout ),
	.datac(!\dut|clk_gen_comp|LessThan5~25_combout ),
	.datad(!\dut|clk_gen_comp|LessThan5~32_combout ),
	.datae(!\dut|clk_gen_comp|max_mult_4 [27]),
	.dataf(!\dut|clk_gen_comp|LessThan5~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~34 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~34 .lut_mask = 64'h00000000FD00F400;
defparam \dut|clk_gen_comp|LessThan5~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y8_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan5~35 (
// Equation(s):
// \dut|clk_gen_comp|LessThan5~35_combout  = ( \dut|clk_gen_comp|LessThan5~34_combout  & ( \dut|clk_gen_comp|max_mult_4 [24] & ( (!\dut|clk_gen_comp|LessThan5~30_combout ) # ((!\dut|clk_gen_comp|max_mult_4 [25] & ((\dut|clk_gen_comp|cnt_mult_4 [25]) # 
// (\dut|clk_gen_comp|cnt_mult_4 [24]))) # (\dut|clk_gen_comp|max_mult_4 [25] & (\dut|clk_gen_comp|cnt_mult_4 [24] & \dut|clk_gen_comp|cnt_mult_4 [25]))) ) ) ) # ( \dut|clk_gen_comp|LessThan5~34_combout  & ( !\dut|clk_gen_comp|max_mult_4 [24] & ( 
// (!\dut|clk_gen_comp|LessThan5~30_combout ) # ((!\dut|clk_gen_comp|max_mult_4 [25]) # (\dut|clk_gen_comp|cnt_mult_4 [25])) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan5~30_combout ),
	.datab(!\dut|clk_gen_comp|max_mult_4 [25]),
	.datac(!\dut|clk_gen_comp|cnt_mult_4 [24]),
	.datad(!\dut|clk_gen_comp|cnt_mult_4 [25]),
	.datae(!\dut|clk_gen_comp|LessThan5~34_combout ),
	.dataf(!\dut|clk_gen_comp|max_mult_4 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan5~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan5~35 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan5~35 .lut_mask = 64'h0000EEFF0000AEEF;
defparam \dut|clk_gen_comp|LessThan5~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y7_N57
cyclonev_lcell_comb \dut|clk_gen_comp|internal_mult_4~0 (
// Equation(s):
// \dut|clk_gen_comp|internal_mult_4~0_combout  = ( \dut|clk_gen_comp|LessThan5~20_combout  & ( \dut|clk_gen_comp|LessThan5~15_combout  & ( !\dut|clk_gen_comp|internal_mult_4~q  $ (((!\dut|clk_gen_comp|LessThan5~35_combout ) # 
// ((!\dut|clk_gen_comp|LessThan5~24_combout  & \dut|clk_gen_comp|LessThan5~29_combout )))) ) ) ) # ( !\dut|clk_gen_comp|LessThan5~20_combout  & ( \dut|clk_gen_comp|LessThan5~15_combout  & ( !\dut|clk_gen_comp|internal_mult_4~q  $ 
// (((!\dut|clk_gen_comp|LessThan5~35_combout ) # ((!\dut|clk_gen_comp|LessThan5~24_combout  & \dut|clk_gen_comp|LessThan5~29_combout )))) ) ) ) # ( \dut|clk_gen_comp|LessThan5~20_combout  & ( !\dut|clk_gen_comp|LessThan5~15_combout  & ( 
// !\dut|clk_gen_comp|internal_mult_4~q  $ (((!\dut|clk_gen_comp|LessThan5~35_combout ) # (\dut|clk_gen_comp|LessThan5~29_combout ))) ) ) ) # ( !\dut|clk_gen_comp|LessThan5~20_combout  & ( !\dut|clk_gen_comp|LessThan5~15_combout  & ( 
// !\dut|clk_gen_comp|internal_mult_4~q  $ (((!\dut|clk_gen_comp|LessThan5~35_combout ) # ((!\dut|clk_gen_comp|LessThan5~24_combout  & \dut|clk_gen_comp|LessThan5~29_combout )))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan5~35_combout ),
	.datab(!\dut|clk_gen_comp|LessThan5~24_combout ),
	.datac(!\dut|clk_gen_comp|internal_mult_4~q ),
	.datad(!\dut|clk_gen_comp|LessThan5~29_combout ),
	.datae(!\dut|clk_gen_comp|LessThan5~20_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan5~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_mult_4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_mult_4~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_mult_4~0 .lut_mask = 64'h5A1E5A0F5A1E5A1E;
defparam \dut|clk_gen_comp|internal_mult_4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N48
cyclonev_lcell_comb \dut|clk_gen_comp|internal_mult_4~feeder (
// Equation(s):
// \dut|clk_gen_comp|internal_mult_4~feeder_combout  = \dut|clk_gen_comp|internal_mult_4~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|internal_mult_4~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_mult_4~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_mult_4~feeder .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_mult_4~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dut|clk_gen_comp|internal_mult_4~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N50
dffeas \dut|clk_gen_comp|internal_mult_4 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\dut|clk_gen_comp|internal_mult_4~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|internal_mult_4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_mult_4 .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|internal_mult_4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N33
cyclonev_lcell_comb \dut|pat4|internal_left[1]~1 (
// Equation(s):
// \dut|pat4|internal_left[1]~1_combout  = ( !\dut|pat4|internal_left [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|pat4|internal_left [0]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_left[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_left[1]~1 .extended_lut = "off";
defparam \dut|pat4|internal_left[1]~1 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dut|pat4|internal_left[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N35
dffeas \dut|pat4|internal_left[1] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(\dut|pat4|internal_left[1]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[1] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N18
cyclonev_lcell_comb \dut|pat4|internal_left[2]~feeder (
// Equation(s):
// \dut|pat4|internal_left[2]~feeder_combout  = ( \dut|pat4|internal_left [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_left [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_left[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_left[2]~feeder .extended_lut = "off";
defparam \dut|pat4|internal_left[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|internal_left[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N19
dffeas \dut|pat4|internal_left[2] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(\dut|pat4|internal_left[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[2] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N15
cyclonev_lcell_comb \dut|pat4|internal_left[3]~feeder (
// Equation(s):
// \dut|pat4|internal_left[3]~feeder_combout  = ( \dut|pat4|internal_left [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_left [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_left[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_left[3]~feeder .extended_lut = "off";
defparam \dut|pat4|internal_left[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|internal_left[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N16
dffeas \dut|pat4|internal_left[3] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(\dut|pat4|internal_left[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[3] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N57
cyclonev_lcell_comb \dut|pat4|internal_left[4]~feeder (
// Equation(s):
// \dut|pat4|internal_left[4]~feeder_combout  = ( \dut|pat4|internal_left [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_left [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_left[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_left[4]~feeder .extended_lut = "off";
defparam \dut|pat4|internal_left[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|internal_left[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N58
dffeas \dut|pat4|internal_left[4] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(\dut|pat4|internal_left[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[4] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N31
dffeas \dut|pat4|internal_left[5] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|internal_left [4]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[5] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y7_N39
cyclonev_lcell_comb \dut|pat4|internal_left[6]~feeder (
// Equation(s):
// \dut|pat4|internal_left[6]~feeder_combout  = ( \dut|pat4|internal_left [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_left [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_left[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_left[6]~feeder .extended_lut = "off";
defparam \dut|pat4|internal_left[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|internal_left[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N40
dffeas \dut|pat4|internal_left[6] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(\dut|pat4|internal_left[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[6] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N42
cyclonev_lcell_comb \dut|pat4|internal_left[0]~0 (
// Equation(s):
// \dut|pat4|internal_left[0]~0_combout  = ( !\dut|pat4|internal_left [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_left [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_left[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_left[0]~0 .extended_lut = "off";
defparam \dut|pat4|internal_left[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|pat4|internal_left[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y7_N37
dffeas \dut|pat4|internal_left[0] (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|internal_left[0]~0_combout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[0] .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N0
cyclonev_lcell_comb \dut|pat4|internal_right[6]~1 (
// Equation(s):
// \dut|pat4|internal_right[6]~1_combout  = ( !\dut|pat4|internal_right [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_right [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_right[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_right[6]~1 .extended_lut = "off";
defparam \dut|pat4|internal_right[6]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|pat4|internal_right[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N1
dffeas \dut|pat4|internal_right[6] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|internal_right[6]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[6] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N36
cyclonev_lcell_comb \dut|pat4|internal_right[5]~0 (
// Equation(s):
// \dut|pat4|internal_right[5]~0_combout  = !\dut|pat4|internal_right [6]

	.dataa(gnd),
	.datab(!\dut|pat4|internal_right [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_right[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_right[5]~0 .extended_lut = "off";
defparam \dut|pat4|internal_right[5]~0 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \dut|pat4|internal_right[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N42
cyclonev_lcell_comb \dut|pat4|internal_right[5]~feeder (
// Equation(s):
// \dut|pat4|internal_right[5]~feeder_combout  = ( \dut|pat4|internal_right[5]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_right[5]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_right[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_right[5]~feeder .extended_lut = "off";
defparam \dut|pat4|internal_right[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|internal_right[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N43
dffeas \dut|pat4|internal_right[5] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|internal_right[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[5] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N11
dffeas \dut|pat4|internal_right[4] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|internal_right [5]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[4] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N22
dffeas \dut|pat4|internal_right[3] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|internal_right [4]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[3] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N9
cyclonev_lcell_comb \dut|pat4|internal_right[2]~feeder (
// Equation(s):
// \dut|pat4|internal_right[2]~feeder_combout  = ( \dut|pat4|internal_right [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_right [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|internal_right[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|internal_right[2]~feeder .extended_lut = "off";
defparam \dut|pat4|internal_right[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|internal_right[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N10
dffeas \dut|pat4|internal_right[2] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|internal_right[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[2] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N5
dffeas \dut|pat4|internal_right[1] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|internal_right [2]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[1] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y7_N35
dffeas \dut|pat4|internal_right[0] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|internal_right [1]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_right [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_right[0] .is_wysiwyg = "true";
defparam \dut|pat4|internal_right[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N30
cyclonev_lcell_comb \dut|pat4|LED~0 (
// Equation(s):
// \dut|pat4|LED~0_combout  = ( \dut|pat4|internal_left [0] & ( \dut|pat4|internal_right [0] ) ) # ( !\dut|pat4|internal_left [0] & ( \dut|pat4|internal_right [0] ) ) # ( !\dut|pat4|internal_left [0] & ( !\dut|pat4|internal_right [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|pat4|internal_left [0]),
	.dataf(!\dut|pat4|internal_right [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~0 .extended_lut = "off";
defparam \dut|pat4|LED~0 .lut_mask = 64'hFFFF0000FFFFFFFF;
defparam \dut|pat4|LED~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N32
dffeas \dut|pat4|LED[0] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|LED~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[0] .is_wysiwyg = "true";
defparam \dut|pat4|LED[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N4
cyclonev_io_ibuf \sw[2]~input (
	.i(sw[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[2]~input_o ));
// synopsys translate_off
defparam \sw[2]~input .bus_hold = "false";
defparam \sw[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N21
cyclonev_io_ibuf \sw[3]~input (
	.i(sw[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[3]~input_o ));
// synopsys translate_off
defparam \sw[3]~input .bus_hold = "false";
defparam \sw[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X78_Y5_N47
dffeas \dut|display_count[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[25] .is_wysiwyg = "true";
defparam \dut|display_count[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N30
cyclonev_lcell_comb \dut|Add0~101 (
// Equation(s):
// \dut|Add0~101_sumout  = SUM(( \dut|display_count [0] ) + ( VCC ) + ( !VCC ))
// \dut|Add0~102  = CARRY(( \dut|display_count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\dut|display_count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~101_sumout ),
	.cout(\dut|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~101 .extended_lut = "off";
defparam \dut|Add0~101 .lut_mask = 64'h0000000000003333;
defparam \dut|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N32
dffeas \dut|display_count[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[0] .is_wysiwyg = "true";
defparam \dut|display_count[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N33
cyclonev_lcell_comb \dut|Add0~97 (
// Equation(s):
// \dut|Add0~97_sumout  = SUM(( \dut|display_count [1] ) + ( GND ) + ( \dut|Add0~102  ))
// \dut|Add0~98  = CARRY(( \dut|display_count [1] ) + ( GND ) + ( \dut|Add0~102  ))

	.dataa(!\dut|display_count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~97_sumout ),
	.cout(\dut|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~97 .extended_lut = "off";
defparam \dut|Add0~97 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N35
dffeas \dut|display_count[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[1] .is_wysiwyg = "true";
defparam \dut|display_count[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N36
cyclonev_lcell_comb \dut|Add0~93 (
// Equation(s):
// \dut|Add0~93_sumout  = SUM(( \dut|display_count [2] ) + ( GND ) + ( \dut|Add0~98  ))
// \dut|Add0~94  = CARRY(( \dut|display_count [2] ) + ( GND ) + ( \dut|Add0~98  ))

	.dataa(!\dut|display_count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~93_sumout ),
	.cout(\dut|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~93 .extended_lut = "off";
defparam \dut|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N38
dffeas \dut|display_count[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[2] .is_wysiwyg = "true";
defparam \dut|display_count[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N39
cyclonev_lcell_comb \dut|Add0~89 (
// Equation(s):
// \dut|Add0~89_sumout  = SUM(( \dut|display_count [3] ) + ( GND ) + ( \dut|Add0~94  ))
// \dut|Add0~90  = CARRY(( \dut|display_count [3] ) + ( GND ) + ( \dut|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|display_count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~89_sumout ),
	.cout(\dut|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~89 .extended_lut = "off";
defparam \dut|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N40
dffeas \dut|display_count[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[3] .is_wysiwyg = "true";
defparam \dut|display_count[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N42
cyclonev_lcell_comb \dut|Add0~85 (
// Equation(s):
// \dut|Add0~85_sumout  = SUM(( \dut|display_count [4] ) + ( GND ) + ( \dut|Add0~90  ))
// \dut|Add0~86  = CARRY(( \dut|display_count [4] ) + ( GND ) + ( \dut|Add0~90  ))

	.dataa(gnd),
	.datab(!\dut|display_count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~85_sumout ),
	.cout(\dut|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~85 .extended_lut = "off";
defparam \dut|Add0~85 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N44
dffeas \dut|display_count[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[4] .is_wysiwyg = "true";
defparam \dut|display_count[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N45
cyclonev_lcell_comb \dut|Add0~81 (
// Equation(s):
// \dut|Add0~81_sumout  = SUM(( \dut|display_count [5] ) + ( GND ) + ( \dut|Add0~86  ))
// \dut|Add0~82  = CARRY(( \dut|display_count [5] ) + ( GND ) + ( \dut|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|display_count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~81_sumout ),
	.cout(\dut|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~81 .extended_lut = "off";
defparam \dut|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N46
dffeas \dut|display_count[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[5] .is_wysiwyg = "true";
defparam \dut|display_count[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N48
cyclonev_lcell_comb \dut|Add0~77 (
// Equation(s):
// \dut|Add0~77_sumout  = SUM(( \dut|display_count [6] ) + ( GND ) + ( \dut|Add0~82  ))
// \dut|Add0~78  = CARRY(( \dut|display_count [6] ) + ( GND ) + ( \dut|Add0~82  ))

	.dataa(gnd),
	.datab(!\dut|display_count [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~77_sumout ),
	.cout(\dut|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~77 .extended_lut = "off";
defparam \dut|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N49
dffeas \dut|display_count[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[6] .is_wysiwyg = "true";
defparam \dut|display_count[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N51
cyclonev_lcell_comb \dut|Add0~33 (
// Equation(s):
// \dut|Add0~33_sumout  = SUM(( \dut|display_count [7] ) + ( GND ) + ( \dut|Add0~78  ))
// \dut|Add0~34  = CARRY(( \dut|display_count [7] ) + ( GND ) + ( \dut|Add0~78  ))

	.dataa(!\dut|display_count [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~33_sumout ),
	.cout(\dut|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~33 .extended_lut = "off";
defparam \dut|Add0~33 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N53
dffeas \dut|display_count[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[7] .is_wysiwyg = "true";
defparam \dut|display_count[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N54
cyclonev_lcell_comb \dut|Add0~29 (
// Equation(s):
// \dut|Add0~29_sumout  = SUM(( \dut|display_count [8] ) + ( GND ) + ( \dut|Add0~34  ))
// \dut|Add0~30  = CARRY(( \dut|display_count [8] ) + ( GND ) + ( \dut|Add0~34  ))

	.dataa(!\dut|display_count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~29_sumout ),
	.cout(\dut|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~29 .extended_lut = "off";
defparam \dut|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N56
dffeas \dut|display_count[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[8] .is_wysiwyg = "true";
defparam \dut|display_count[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N57
cyclonev_lcell_comb \dut|Add0~25 (
// Equation(s):
// \dut|Add0~25_sumout  = SUM(( \dut|display_count [9] ) + ( GND ) + ( \dut|Add0~30  ))
// \dut|Add0~26  = CARRY(( \dut|display_count [9] ) + ( GND ) + ( \dut|Add0~30  ))

	.dataa(gnd),
	.datab(!\dut|display_count [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~25_sumout ),
	.cout(\dut|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~25 .extended_lut = "off";
defparam \dut|Add0~25 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N59
dffeas \dut|display_count[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[9] .is_wysiwyg = "true";
defparam \dut|display_count[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N0
cyclonev_lcell_comb \dut|Add0~21 (
// Equation(s):
// \dut|Add0~21_sumout  = SUM(( \dut|display_count [10] ) + ( GND ) + ( \dut|Add0~26  ))
// \dut|Add0~22  = CARRY(( \dut|display_count [10] ) + ( GND ) + ( \dut|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|display_count [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~21_sumout ),
	.cout(\dut|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~21 .extended_lut = "off";
defparam \dut|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N1
dffeas \dut|display_count[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[10] .is_wysiwyg = "true";
defparam \dut|display_count[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N3
cyclonev_lcell_comb \dut|Add0~37 (
// Equation(s):
// \dut|Add0~37_sumout  = SUM(( \dut|display_count [11] ) + ( GND ) + ( \dut|Add0~22  ))
// \dut|Add0~38  = CARRY(( \dut|display_count [11] ) + ( GND ) + ( \dut|Add0~22  ))

	.dataa(!\dut|display_count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~37_sumout ),
	.cout(\dut|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~37 .extended_lut = "off";
defparam \dut|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N5
dffeas \dut|display_count[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[11] .is_wysiwyg = "true";
defparam \dut|display_count[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N6
cyclonev_lcell_comb \dut|Add0~41 (
// Equation(s):
// \dut|Add0~41_sumout  = SUM(( \dut|display_count [12] ) + ( GND ) + ( \dut|Add0~38  ))
// \dut|Add0~42  = CARRY(( \dut|display_count [12] ) + ( GND ) + ( \dut|Add0~38  ))

	.dataa(gnd),
	.datab(!\dut|display_count [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~41_sumout ),
	.cout(\dut|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~41 .extended_lut = "off";
defparam \dut|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N8
dffeas \dut|display_count[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[12] .is_wysiwyg = "true";
defparam \dut|display_count[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N9
cyclonev_lcell_comb \dut|Add0~53 (
// Equation(s):
// \dut|Add0~53_sumout  = SUM(( \dut|display_count [13] ) + ( GND ) + ( \dut|Add0~42  ))
// \dut|Add0~54  = CARRY(( \dut|display_count [13] ) + ( GND ) + ( \dut|Add0~42  ))

	.dataa(!\dut|display_count [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~53_sumout ),
	.cout(\dut|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~53 .extended_lut = "off";
defparam \dut|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N10
dffeas \dut|display_count[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[13] .is_wysiwyg = "true";
defparam \dut|display_count[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N12
cyclonev_lcell_comb \dut|Add0~49 (
// Equation(s):
// \dut|Add0~49_sumout  = SUM(( \dut|display_count [14] ) + ( GND ) + ( \dut|Add0~54  ))
// \dut|Add0~50  = CARRY(( \dut|display_count [14] ) + ( GND ) + ( \dut|Add0~54  ))

	.dataa(gnd),
	.datab(!\dut|display_count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~49_sumout ),
	.cout(\dut|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~49 .extended_lut = "off";
defparam \dut|Add0~49 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N14
dffeas \dut|display_count[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[14] .is_wysiwyg = "true";
defparam \dut|display_count[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N15
cyclonev_lcell_comb \dut|Add0~45 (
// Equation(s):
// \dut|Add0~45_sumout  = SUM(( \dut|display_count [15] ) + ( GND ) + ( \dut|Add0~50  ))
// \dut|Add0~46  = CARRY(( \dut|display_count [15] ) + ( GND ) + ( \dut|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|display_count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~45_sumout ),
	.cout(\dut|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~45 .extended_lut = "off";
defparam \dut|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N16
dffeas \dut|display_count[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[15] .is_wysiwyg = "true";
defparam \dut|display_count[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N18
cyclonev_lcell_comb \dut|Add0~17 (
// Equation(s):
// \dut|Add0~17_sumout  = SUM(( \dut|display_count [16] ) + ( GND ) + ( \dut|Add0~46  ))
// \dut|Add0~18  = CARRY(( \dut|display_count [16] ) + ( GND ) + ( \dut|Add0~46  ))

	.dataa(gnd),
	.datab(!\dut|display_count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~17_sumout ),
	.cout(\dut|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~17 .extended_lut = "off";
defparam \dut|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N19
dffeas \dut|display_count[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[16] .is_wysiwyg = "true";
defparam \dut|display_count[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N21
cyclonev_lcell_comb \dut|Add0~13 (
// Equation(s):
// \dut|Add0~13_sumout  = SUM(( \dut|display_count [17] ) + ( GND ) + ( \dut|Add0~18  ))
// \dut|Add0~14  = CARRY(( \dut|display_count [17] ) + ( GND ) + ( \dut|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|display_count [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~13_sumout ),
	.cout(\dut|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~13 .extended_lut = "off";
defparam \dut|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N22
dffeas \dut|display_count[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[17] .is_wysiwyg = "true";
defparam \dut|display_count[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N24
cyclonev_lcell_comb \dut|Add0~9 (
// Equation(s):
// \dut|Add0~9_sumout  = SUM(( \dut|display_count [18] ) + ( GND ) + ( \dut|Add0~14  ))
// \dut|Add0~10  = CARRY(( \dut|display_count [18] ) + ( GND ) + ( \dut|Add0~14  ))

	.dataa(gnd),
	.datab(!\dut|display_count [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~9_sumout ),
	.cout(\dut|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~9 .extended_lut = "off";
defparam \dut|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N25
dffeas \dut|display_count[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[18] .is_wysiwyg = "true";
defparam \dut|display_count[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N27
cyclonev_lcell_comb \dut|Add0~57 (
// Equation(s):
// \dut|Add0~57_sumout  = SUM(( \dut|display_count [19] ) + ( GND ) + ( \dut|Add0~10  ))
// \dut|Add0~58  = CARRY(( \dut|display_count [19] ) + ( GND ) + ( \dut|Add0~10  ))

	.dataa(!\dut|display_count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~57_sumout ),
	.cout(\dut|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~57 .extended_lut = "off";
defparam \dut|Add0~57 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N29
dffeas \dut|display_count[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[19] .is_wysiwyg = "true";
defparam \dut|display_count[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N30
cyclonev_lcell_comb \dut|Add0~73 (
// Equation(s):
// \dut|Add0~73_sumout  = SUM(( \dut|display_count [20] ) + ( GND ) + ( \dut|Add0~58  ))
// \dut|Add0~74  = CARRY(( \dut|display_count [20] ) + ( GND ) + ( \dut|Add0~58  ))

	.dataa(gnd),
	.datab(!\dut|display_count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~73_sumout ),
	.cout(\dut|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~73 .extended_lut = "off";
defparam \dut|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N32
dffeas \dut|display_count[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[20] .is_wysiwyg = "true";
defparam \dut|display_count[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N33
cyclonev_lcell_comb \dut|Add0~69 (
// Equation(s):
// \dut|Add0~69_sumout  = SUM(( \dut|display_count [21] ) + ( GND ) + ( \dut|Add0~74  ))
// \dut|Add0~70  = CARRY(( \dut|display_count [21] ) + ( GND ) + ( \dut|Add0~74  ))

	.dataa(!\dut|display_count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~69_sumout ),
	.cout(\dut|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~69 .extended_lut = "off";
defparam \dut|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N35
dffeas \dut|display_count[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[21] .is_wysiwyg = "true";
defparam \dut|display_count[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N36
cyclonev_lcell_comb \dut|Add0~65 (
// Equation(s):
// \dut|Add0~65_sumout  = SUM(( \dut|display_count [22] ) + ( GND ) + ( \dut|Add0~70  ))
// \dut|Add0~66  = CARRY(( \dut|display_count [22] ) + ( GND ) + ( \dut|Add0~70  ))

	.dataa(!\dut|display_count [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~65_sumout ),
	.cout(\dut|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~65 .extended_lut = "off";
defparam \dut|Add0~65 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N38
dffeas \dut|display_count[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[22] .is_wysiwyg = "true";
defparam \dut|display_count[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N39
cyclonev_lcell_comb \dut|Add0~61 (
// Equation(s):
// \dut|Add0~61_sumout  = SUM(( \dut|display_count [23] ) + ( GND ) + ( \dut|Add0~66  ))
// \dut|Add0~62  = CARRY(( \dut|display_count [23] ) + ( GND ) + ( \dut|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|display_count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~61_sumout ),
	.cout(\dut|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~61 .extended_lut = "off";
defparam \dut|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N40
dffeas \dut|display_count[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[23] .is_wysiwyg = "true";
defparam \dut|display_count[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N42
cyclonev_lcell_comb \dut|Add0~5 (
// Equation(s):
// \dut|Add0~5_sumout  = SUM(( \dut|display_count [24] ) + ( GND ) + ( \dut|Add0~62  ))
// \dut|Add0~6  = CARRY(( \dut|display_count [24] ) + ( GND ) + ( \dut|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|display_count [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~5_sumout ),
	.cout(\dut|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~5 .extended_lut = "off";
defparam \dut|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dut|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N43
dffeas \dut|display_count[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[24] .is_wysiwyg = "true";
defparam \dut|display_count[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N45
cyclonev_lcell_comb \dut|Add0~1 (
// Equation(s):
// \dut|Add0~1_sumout  = SUM(( \dut|display_count [25] ) + ( GND ) + ( \dut|Add0~6  ))

	.dataa(gnd),
	.datab(!\dut|display_count [25]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Add0~1 .extended_lut = "off";
defparam \dut|Add0~1 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y5_N46
dffeas \dut|display_count[25]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(!\dut|DISPLAY_TIMER~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count[25]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|display_count[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N54
cyclonev_lcell_comb \dut|LessThan0~3 (
// Equation(s):
// \dut|LessThan0~3_combout  = ( \dut|display_count [22] & ( \dut|display_count [21] & ( (\dut|display_count [23] & (\dut|display_count [19] & \dut|display_count [20])) ) ) )

	.dataa(gnd),
	.datab(!\dut|display_count [23]),
	.datac(!\dut|display_count [19]),
	.datad(!\dut|display_count [20]),
	.datae(!\dut|display_count [22]),
	.dataf(!\dut|display_count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|LessThan0~3 .extended_lut = "off";
defparam \dut|LessThan0~3 .lut_mask = 64'h0000000000000003;
defparam \dut|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y5_N48
cyclonev_lcell_comb \dut|LessThan0~1 (
// Equation(s):
// \dut|LessThan0~1_combout  = ( \dut|display_count [13] & ( \dut|display_count [14] & ( (\dut|display_count [15] & \dut|display_count [12]) ) ) )

	.dataa(gnd),
	.datab(!\dut|display_count [15]),
	.datac(gnd),
	.datad(!\dut|display_count [12]),
	.datae(!\dut|display_count [13]),
	.dataf(!\dut|display_count [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|LessThan0~1 .extended_lut = "off";
defparam \dut|LessThan0~1 .lut_mask = 64'h0000000000000033;
defparam \dut|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N6
cyclonev_lcell_comb \dut|LessThan0~0 (
// Equation(s):
// \dut|LessThan0~0_combout  = ( !\dut|display_count [8] & ( (!\dut|display_count [7] & (!\dut|display_count [11] & (!\dut|display_count [10] & !\dut|display_count [9]))) ) )

	.dataa(!\dut|display_count [7]),
	.datab(!\dut|display_count [11]),
	.datac(!\dut|display_count [10]),
	.datad(!\dut|display_count [9]),
	.datae(!\dut|display_count [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|LessThan0~0 .extended_lut = "off";
defparam \dut|LessThan0~0 .lut_mask = 64'h8000000080000000;
defparam \dut|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N30
cyclonev_lcell_comb \dut|LessThan0~2 (
// Equation(s):
// \dut|LessThan0~2_combout  = ( \dut|display_count [17] & ( \dut|LessThan0~0_combout  & ( (!\dut|display_count [18] & !\dut|display_count [16]) ) ) ) # ( !\dut|display_count [17] & ( \dut|LessThan0~0_combout  & ( !\dut|display_count [18] ) ) ) # ( 
// \dut|display_count [17] & ( !\dut|LessThan0~0_combout  & ( (!\dut|display_count [18] & (!\dut|display_count [16] & !\dut|LessThan0~1_combout )) ) ) ) # ( !\dut|display_count [17] & ( !\dut|LessThan0~0_combout  & ( !\dut|display_count [18] ) ) )

	.dataa(gnd),
	.datab(!\dut|display_count [18]),
	.datac(!\dut|display_count [16]),
	.datad(!\dut|LessThan0~1_combout ),
	.datae(!\dut|display_count [17]),
	.dataf(!\dut|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|LessThan0~2 .extended_lut = "off";
defparam \dut|LessThan0~2 .lut_mask = 64'hCCCCC000CCCCC0C0;
defparam \dut|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \push_button_n[1]~input (
	.i(push_button_n[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\push_button_n[1]~input_o ));
// synopsys translate_off
defparam \push_button_n[1]~input .bus_hold = "false";
defparam \push_button_n[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \dut|conditioner|my_sync|meta~0 (
// Equation(s):
// \dut|conditioner|my_sync|meta~0_combout  = ( !\push_button_n[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\push_button_n[1]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|conditioner|my_sync|meta~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|conditioner|my_sync|meta~0 .extended_lut = "off";
defparam \dut|conditioner|my_sync|meta~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dut|conditioner|my_sync|meta~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N34
dffeas \dut|conditioner|my_sync|meta (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_sync|meta~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_sync|meta~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_sync|meta .is_wysiwyg = "true";
defparam \dut|conditioner|my_sync|meta .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \dut|conditioner|my_sync|sync (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|conditioner|my_sync|meta~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_sync|sync~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_sync|sync .is_wysiwyg = "true";
defparam \dut|conditioner|my_sync|sync .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N25
dffeas \dut|conditioner|my_debounce|count[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|count~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|count[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|count[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N27
cyclonev_lcell_comb \dut|conditioner|my_debounce|count~1 (
// Equation(s):
// \dut|conditioner|my_debounce|count~1_combout  = ( \dut|conditioner|my_debounce|count[1]~DUPLICATE_q  & ( (\dut|conditioner|my_debounce|count[0]~DUPLICATE_q  & !\dut|conditioner|my_debounce|count [2]) ) )

	.dataa(gnd),
	.datab(!\dut|conditioner|my_debounce|count[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\dut|conditioner|my_debounce|count [2]),
	.datae(gnd),
	.dataf(!\dut|conditioner|my_debounce|count[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|conditioner|my_debounce|count~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count~1 .extended_lut = "off";
defparam \dut|conditioner|my_debounce|count~1 .lut_mask = 64'h0000000033003300;
defparam \dut|conditioner|my_debounce|count~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N29
dffeas \dut|conditioner|my_debounce|count[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|count~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count[2] .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|count[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N46
dffeas \dut|conditioner|my_debounce|count[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|count~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count[0] .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N45
cyclonev_lcell_comb \dut|conditioner|my_debounce|count~2 (
// Equation(s):
// \dut|conditioner|my_debounce|count~2_combout  = ( \dut|conditioner|my_debounce|debounced~q  & ( (!\dut|conditioner|my_debounce|count [2] & (!\dut|conditioner|my_debounce|count [0] & ((!\dut|conditioner|my_sync|sync~q ) # 
// (\dut|conditioner|my_debounce|count [1])))) ) ) # ( !\dut|conditioner|my_debounce|debounced~q  & ( (!\dut|conditioner|my_debounce|count [2] & (!\dut|conditioner|my_debounce|count [0] & ((\dut|conditioner|my_sync|sync~q ) # 
// (\dut|conditioner|my_debounce|count [1])))) ) )

	.dataa(!\dut|conditioner|my_debounce|count [1]),
	.datab(!\dut|conditioner|my_sync|sync~q ),
	.datac(!\dut|conditioner|my_debounce|count [2]),
	.datad(!\dut|conditioner|my_debounce|count [0]),
	.datae(gnd),
	.dataf(!\dut|conditioner|my_debounce|debounced~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|conditioner|my_debounce|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count~2 .extended_lut = "off";
defparam \dut|conditioner|my_debounce|count~2 .lut_mask = 64'h70007000D000D000;
defparam \dut|conditioner|my_debounce|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N47
dffeas \dut|conditioner|my_debounce|count[0]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|count~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|count[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count[0]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|count[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y7_N28
dffeas \dut|conditioner|my_debounce|count[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|count~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|count[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|count[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N24
cyclonev_lcell_comb \dut|conditioner|my_debounce|count~0 (
// Equation(s):
// \dut|conditioner|my_debounce|count~0_combout  = (!\dut|conditioner|my_debounce|count[2]~DUPLICATE_q  & (!\dut|conditioner|my_debounce|count[0]~DUPLICATE_q  $ (!\dut|conditioner|my_debounce|count [1])))

	.dataa(gnd),
	.datab(!\dut|conditioner|my_debounce|count[0]~DUPLICATE_q ),
	.datac(!\dut|conditioner|my_debounce|count[2]~DUPLICATE_q ),
	.datad(!\dut|conditioner|my_debounce|count [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|conditioner|my_debounce|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count~0 .extended_lut = "off";
defparam \dut|conditioner|my_debounce|count~0 .lut_mask = 64'h30C030C030C030C0;
defparam \dut|conditioner|my_debounce|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N26
dffeas \dut|conditioner|my_debounce|count[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|count~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|count[1] .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N42
cyclonev_lcell_comb \dut|conditioner|my_debounce|debounced~0 (
// Equation(s):
// \dut|conditioner|my_debounce|debounced~0_combout  = ( \dut|conditioner|my_debounce|count [0] & ( \dut|conditioner|my_debounce|debounced~q  ) ) # ( !\dut|conditioner|my_debounce|count [0] & ( (!\dut|conditioner|my_debounce|count [1] & 
// ((!\dut|conditioner|my_debounce|count[2]~DUPLICATE_q  & (\dut|conditioner|my_sync|sync~q )) # (\dut|conditioner|my_debounce|count[2]~DUPLICATE_q  & ((\dut|conditioner|my_debounce|debounced~q ))))) # (\dut|conditioner|my_debounce|count [1] & 
// (((\dut|conditioner|my_debounce|debounced~q )))) ) )

	.dataa(!\dut|conditioner|my_debounce|count [1]),
	.datab(!\dut|conditioner|my_sync|sync~q ),
	.datac(!\dut|conditioner|my_debounce|count[2]~DUPLICATE_q ),
	.datad(!\dut|conditioner|my_debounce|debounced~q ),
	.datae(gnd),
	.dataf(!\dut|conditioner|my_debounce|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|conditioner|my_debounce|debounced~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|conditioner|my_debounce|debounced~0 .extended_lut = "off";
defparam \dut|conditioner|my_debounce|debounced~0 .lut_mask = 64'h207F207F00FF00FF;
defparam \dut|conditioner|my_debounce|debounced~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N43
dffeas \dut|conditioner|my_debounce|debounced (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_debounce|debounced~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_debounce|debounced~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_debounce|debounced .is_wysiwyg = "true";
defparam \dut|conditioner|my_debounce|debounced .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y5_N58
dffeas \dut|conditioner|my_pulse|risen (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\dut|conditioner|my_debounce|debounced~q ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_pulse|risen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_pulse|risen .is_wysiwyg = "true";
defparam \dut|conditioner|my_pulse|risen .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N3
cyclonev_lcell_comb \dut|conditioner|my_pulse|pulser~0 (
// Equation(s):
// \dut|conditioner|my_pulse|pulser~0_combout  = ( \dut|conditioner|my_debounce|debounced~q  & ( !\dut|conditioner|my_pulse|risen~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|conditioner|my_pulse|risen~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|conditioner|my_debounce|debounced~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|conditioner|my_pulse|pulser~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|conditioner|my_pulse|pulser~0 .extended_lut = "off";
defparam \dut|conditioner|my_pulse|pulser~0 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dut|conditioner|my_pulse|pulser~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N4
dffeas \dut|conditioner|my_pulse|pulse (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|conditioner|my_pulse|pulser~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|conditioner|my_pulse|pulse~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|conditioner|my_pulse|pulse .is_wysiwyg = "true";
defparam \dut|conditioner|my_pulse|pulse .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N21
cyclonev_lcell_comb \dut|Selector1~0 (
// Equation(s):
// \dut|Selector1~0_combout  = ( \dut|conditioner|my_pulse|pulse~q  & ( (!\dut|state.display~q  & !\dut|state.activate_timer~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|state.display~q ),
	.datad(!\dut|state.activate_timer~q ),
	.datae(gnd),
	.dataf(!\dut|conditioner|my_pulse|pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector1~0 .extended_lut = "off";
defparam \dut|Selector1~0 .lut_mask = 64'h00000000F000F000;
defparam \dut|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N23
dffeas \dut|state.activate_timer (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.activate_timer~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.activate_timer .is_wysiwyg = "true";
defparam \dut|state.activate_timer .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N48
cyclonev_lcell_comb \dut|display_count_bool~0 (
// Equation(s):
// \dut|display_count_bool~0_combout  = ( \dut|display_count_bool~q  & ( \dut|state.activate_timer~q  ) ) # ( \dut|display_count_bool~q  & ( !\dut|state.activate_timer~q  & ( (\dut|state.display~q ) # (\dut|conditioner|my_pulse|pulse~q ) ) ) ) # ( 
// !\dut|display_count_bool~q  & ( !\dut|state.activate_timer~q  & ( (\dut|conditioner|my_pulse|pulse~q  & !\dut|state.display~q ) ) ) )

	.dataa(!\dut|conditioner|my_pulse|pulse~q ),
	.datab(gnd),
	.datac(!\dut|state.display~q ),
	.datad(gnd),
	.datae(!\dut|display_count_bool~q ),
	.dataf(!\dut|state.activate_timer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|display_count_bool~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|display_count_bool~0 .extended_lut = "off";
defparam \dut|display_count_bool~0 .lut_mask = 64'h50505F5F0000FFFF;
defparam \dut|display_count_bool~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N49
dffeas \dut|display_count_bool (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|display_count_bool~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_count_bool~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_count_bool .is_wysiwyg = "true";
defparam \dut|display_count_bool .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y5_N39
cyclonev_lcell_comb \dut|DISPLAY_TIMER~0 (
// Equation(s):
// \dut|DISPLAY_TIMER~0_combout  = ( \dut|display_count [24] & ( \dut|display_count_bool~q  & ( !\dut|display_count[25]~DUPLICATE_q  ) ) ) # ( !\dut|display_count [24] & ( \dut|display_count_bool~q  & ( (!\dut|display_count[25]~DUPLICATE_q ) # 
// ((!\dut|LessThan0~3_combout ) # (\dut|LessThan0~2_combout )) ) ) )

	.dataa(!\dut|display_count[25]~DUPLICATE_q ),
	.datab(!\dut|LessThan0~3_combout ),
	.datac(!\dut|LessThan0~2_combout ),
	.datad(gnd),
	.datae(!\dut|display_count [24]),
	.dataf(!\dut|display_count_bool~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|DISPLAY_TIMER~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|DISPLAY_TIMER~0 .extended_lut = "off";
defparam \dut|DISPLAY_TIMER~0 .lut_mask = 64'h00000000EFEFAAAA;
defparam \dut|DISPLAY_TIMER~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y6_N0
cyclonev_lcell_comb \dut|display_bool~feeder (
// Equation(s):
// \dut|display_bool~feeder_combout  = ( \dut|DISPLAY_TIMER~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|DISPLAY_TIMER~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|display_bool~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|display_bool~feeder .extended_lut = "off";
defparam \dut|display_bool~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|display_bool~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y6_N1
dffeas \dut|display_bool (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|display_bool~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|display_bool~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|display_bool .is_wysiwyg = "true";
defparam \dut|display_bool .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y6_N3
cyclonev_lcell_comb \dut|Selector2~0 (
// Equation(s):
// \dut|Selector2~0_combout  = ( \dut|state.display~q  & ( \dut|state.activate_timer~q  ) ) # ( !\dut|state.display~q  & ( \dut|state.activate_timer~q  ) ) # ( \dut|state.display~q  & ( !\dut|state.activate_timer~q  & ( \dut|display_bool~q  ) ) )

	.dataa(gnd),
	.datab(!\dut|display_bool~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|state.display~q ),
	.dataf(!\dut|state.activate_timer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector2~0 .extended_lut = "off";
defparam \dut|Selector2~0 .lut_mask = 64'h00003333FFFFFFFF;
defparam \dut|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y6_N4
dffeas \dut|state.display (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.display~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.display .is_wysiwyg = "true";
defparam \dut|state.display .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \sw[1]~input (
	.i(sw[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[1]~input_o ));
// synopsys translate_off
defparam \sw[1]~input .bus_hold = "false";
defparam \sw[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N6
cyclonev_lcell_comb \dut|Selector0~0 (
// Equation(s):
// \dut|Selector0~0_combout  = ( \sw[1]~input_o  & ( (!\dut|display_bool~q  & \dut|state.display~q ) ) ) # ( !\sw[1]~input_o  & ( (!\dut|display_bool~q  & (\dut|state.display~q  & ((\sw[3]~input_o ) # (\sw[2]~input_o )))) ) )

	.dataa(!\sw[2]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(!\dut|display_bool~q ),
	.datad(!\dut|state.display~q ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector0~0 .extended_lut = "off";
defparam \dut|Selector0~0 .lut_mask = 64'h0070007000F000F0;
defparam \dut|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N39
cyclonev_lcell_comb \dut|prev_state.idle~0 (
// Equation(s):
// \dut|prev_state.idle~0_combout  = ( \dut|state.display~q  & ( \dut|prev_state.idle~q  ) ) # ( !\dut|state.display~q  & ( ((!\dut|state.activate_timer~q  & \dut|state.idle~q )) # (\dut|prev_state.idle~q ) ) )

	.dataa(!\dut|state.activate_timer~q ),
	.datab(!\dut|state.idle~q ),
	.datac(gnd),
	.datad(!\dut|prev_state.idle~q ),
	.datae(gnd),
	.dataf(!\dut|state.display~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|prev_state.idle~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|prev_state.idle~0 .extended_lut = "off";
defparam \dut|prev_state.idle~0 .lut_mask = 64'h22FF22FF00FF00FF;
defparam \dut|prev_state.idle~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N40
dffeas \dut|prev_state.idle (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|prev_state.idle~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|prev_state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|prev_state.idle .is_wysiwyg = "true";
defparam \dut|prev_state.idle .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N4
cyclonev_io_ibuf \sw[0]~input (
	.i(sw[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sw[0]~input_o ));
// synopsys translate_off
defparam \sw[0]~input .bus_hold = "false";
defparam \sw[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N51
cyclonev_lcell_comb \dut|Selector0~1 (
// Equation(s):
// \dut|Selector0~1_combout  = ( \sw[1]~input_o  & ( (!\sw[3]~input_o  & !\sw[2]~input_o ) ) ) # ( !\sw[1]~input_o  & ( (!\sw[0]~input_o  & (!\sw[3]~input_o  & \sw[2]~input_o )) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(gnd),
	.datad(!\sw[2]~input_o ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector0~1 .extended_lut = "off";
defparam \dut|Selector0~1 .lut_mask = 64'h00880088CC00CC00;
defparam \dut|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N12
cyclonev_lcell_comb \dut|Selector0~2 (
// Equation(s):
// \dut|Selector0~2_combout  = ( \dut|Selector0~1_combout  & ( (\dut|state.idle~q ) # (\dut|conditioner|my_pulse|pulse~q ) ) ) # ( !\dut|Selector0~1_combout  & ( (!\dut|conditioner|my_pulse|pulse~q  & (\dut|state.idle~q  & ((!\dut|Selector0~0_combout ) # 
// (\dut|prev_state.idle~q )))) # (\dut|conditioner|my_pulse|pulse~q  & ((!\dut|Selector0~0_combout ) # ((\dut|prev_state.idle~q )))) ) )

	.dataa(!\dut|conditioner|my_pulse|pulse~q ),
	.datab(!\dut|Selector0~0_combout ),
	.datac(!\dut|prev_state.idle~q ),
	.datad(!\dut|state.idle~q ),
	.datae(gnd),
	.dataf(!\dut|Selector0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector0~2 .extended_lut = "off";
defparam \dut|Selector0~2 .lut_mask = 64'h45CF45CF55FF55FF;
defparam \dut|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N14
dffeas \dut|state.idle (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.idle~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.idle .is_wysiwyg = "true";
defparam \dut|state.idle .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N0
cyclonev_lcell_comb \dut|Selector12~0 (
// Equation(s):
// \dut|Selector12~0_combout  = ( \dut|state.four~q  ) # ( !\dut|state.four~q  & ( (\dut|prev_state.four~q  & (((!\dut|state.idle~q ) # (\dut|state.activate_timer~q )) # (\dut|state.display~q ))) ) )

	.dataa(!\dut|state.display~q ),
	.datab(!\dut|state.idle~q ),
	.datac(!\dut|state.activate_timer~q ),
	.datad(!\dut|prev_state.four~q ),
	.datae(gnd),
	.dataf(!\dut|state.four~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector12~0 .extended_lut = "off";
defparam \dut|Selector12~0 .lut_mask = 64'h00DF00DFFFFFFFFF;
defparam \dut|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N1
dffeas \dut|prev_state.four (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|prev_state.four~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|prev_state.four .is_wysiwyg = "true";
defparam \dut|prev_state.four .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N9
cyclonev_lcell_comb \dut|Selector7~0 (
// Equation(s):
// \dut|Selector7~0_combout  = ( \sw[1]~input_o  & ( (\dut|prev_state.four~q  & ((\sw[3]~input_o ) # (\sw[2]~input_o ))) ) ) # ( !\sw[1]~input_o  & ( ((\sw[2]~input_o  & (!\sw[3]~input_o  & !\sw[0]~input_o ))) # (\dut|prev_state.four~q ) ) )

	.dataa(!\sw[2]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(!\dut|prev_state.four~q ),
	.datad(!\sw[0]~input_o ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector7~0 .extended_lut = "off";
defparam \dut|Selector7~0 .lut_mask = 64'h4F0F4F0F07070707;
defparam \dut|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N18
cyclonev_lcell_comb \dut|Selector7~1 (
// Equation(s):
// \dut|Selector7~1_combout  = ( \dut|conditioner|my_pulse|pulse~q  & ( (\dut|Selector7~0_combout  & \dut|Selector0~0_combout ) ) ) # ( !\dut|conditioner|my_pulse|pulse~q  & ( ((\dut|Selector7~0_combout  & \dut|Selector0~0_combout )) # (\dut|state.four~q ) ) 
// )

	.dataa(gnd),
	.datab(!\dut|Selector7~0_combout ),
	.datac(!\dut|Selector0~0_combout ),
	.datad(!\dut|state.four~q ),
	.datae(gnd),
	.dataf(!\dut|conditioner|my_pulse|pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector7~1 .extended_lut = "off";
defparam \dut|Selector7~1 .lut_mask = 64'h03FF03FF03030303;
defparam \dut|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N20
dffeas \dut|state.four (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector7~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.four~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.four .is_wysiwyg = "true";
defparam \dut|state.four .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N3
cyclonev_lcell_comb \dut|Selector11~0 (
// Equation(s):
// \dut|Selector11~0_combout  = ( \dut|state.three~q  ) # ( !\dut|state.three~q  & ( (\dut|prev_state.three~q  & (((!\dut|state.idle~q ) # (\dut|state.activate_timer~q )) # (\dut|state.display~q ))) ) )

	.dataa(!\dut|state.display~q ),
	.datab(!\dut|state.idle~q ),
	.datac(!\dut|state.activate_timer~q ),
	.datad(!\dut|prev_state.three~q ),
	.datae(gnd),
	.dataf(!\dut|state.three~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector11~0 .extended_lut = "off";
defparam \dut|Selector11~0 .lut_mask = 64'h00DF00DFFFFFFFFF;
defparam \dut|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N5
dffeas \dut|prev_state.three (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|prev_state.three~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|prev_state.three .is_wysiwyg = "true";
defparam \dut|prev_state.three .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N48
cyclonev_lcell_comb \dut|Selector6~0 (
// Equation(s):
// \dut|Selector6~0_combout  = ( \sw[1]~input_o  & ( (!\sw[3]~input_o  & ((!\sw[2]~input_o  & (\sw[0]~input_o )) # (\sw[2]~input_o  & ((\dut|prev_state.three~q ))))) # (\sw[3]~input_o  & (((\dut|prev_state.three~q )))) ) ) # ( !\sw[1]~input_o  & ( 
// (\dut|prev_state.three~q  & (((!\sw[2]~input_o ) # (\sw[3]~input_o )) # (\sw[0]~input_o ))) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(!\dut|prev_state.three~q ),
	.datad(!\sw[2]~input_o ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector6~0 .extended_lut = "off";
defparam \dut|Selector6~0 .lut_mask = 64'h0F070F07470F470F;
defparam \dut|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N15
cyclonev_lcell_comb \dut|Selector6~1 (
// Equation(s):
// \dut|Selector6~1_combout  = ( \dut|Selector6~0_combout  & ( ((!\dut|conditioner|my_pulse|pulse~q  & \dut|state.three~q )) # (\dut|Selector0~0_combout ) ) ) # ( !\dut|Selector6~0_combout  & ( (!\dut|conditioner|my_pulse|pulse~q  & \dut|state.three~q ) ) )

	.dataa(!\dut|conditioner|my_pulse|pulse~q ),
	.datab(!\dut|Selector0~0_combout ),
	.datac(gnd),
	.datad(!\dut|state.three~q ),
	.datae(gnd),
	.dataf(!\dut|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector6~1 .extended_lut = "off";
defparam \dut|Selector6~1 .lut_mask = 64'h00AA00AA33BB33BB;
defparam \dut|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N17
dffeas \dut|state.three (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector6~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.three~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.three .is_wysiwyg = "true";
defparam \dut|state.three .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N39
cyclonev_lcell_comb \dut|Selector19~0 (
// Equation(s):
// \dut|Selector19~0_combout  = ( \dut|state.three~q  & ( (!\dut|pat3|LED [0]) # ((\dut|pat4|LED [0] & \dut|state.four~q )) ) ) # ( !\dut|state.three~q  & ( (\dut|pat4|LED [0] & \dut|state.four~q ) ) )

	.dataa(gnd),
	.datab(!\dut|pat3|LED [0]),
	.datac(!\dut|pat4|LED [0]),
	.datad(!\dut|state.four~q ),
	.datae(gnd),
	.dataf(!\dut|state.three~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector19~0 .extended_lut = "off";
defparam \dut|Selector19~0 .lut_mask = 64'h000F000FCCCFCCCF;
defparam \dut|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N54
cyclonev_lcell_comb \dut|Selector10~0 (
// Equation(s):
// \dut|Selector10~0_combout  = ( \dut|state.activate_timer~q  & ( (\dut|prev_state.two~q ) # (\dut|state.two~q ) ) ) # ( !\dut|state.activate_timer~q  & ( ((\dut|prev_state.two~q  & ((!\dut|state.idle~q ) # (\dut|state.display~q )))) # (\dut|state.two~q ) ) 
// )

	.dataa(!\dut|state.display~q ),
	.datab(!\dut|state.idle~q ),
	.datac(!\dut|state.two~q ),
	.datad(!\dut|prev_state.two~q ),
	.datae(gnd),
	.dataf(!\dut|state.activate_timer~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector10~0 .extended_lut = "off";
defparam \dut|Selector10~0 .lut_mask = 64'h0FDF0FDF0FFF0FFF;
defparam \dut|Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N55
dffeas \dut|prev_state.two (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|prev_state.two~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|prev_state.two .is_wysiwyg = "true";
defparam \dut|prev_state.two .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N45
cyclonev_lcell_comb \dut|Selector5~0 (
// Equation(s):
// \dut|Selector5~0_combout  = ( \sw[2]~input_o  & ( \sw[1]~input_o  & ( \dut|prev_state.two~q  ) ) ) # ( !\sw[2]~input_o  & ( \sw[1]~input_o  & ( (!\sw[3]~input_o  & (!\sw[0]~input_o )) # (\sw[3]~input_o  & ((\dut|prev_state.two~q ))) ) ) ) # ( 
// \sw[2]~input_o  & ( !\sw[1]~input_o  & ( (\dut|prev_state.two~q  & ((\sw[3]~input_o ) # (\sw[0]~input_o ))) ) ) ) # ( !\sw[2]~input_o  & ( !\sw[1]~input_o  & ( \dut|prev_state.two~q  ) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(!\dut|prev_state.two~q ),
	.datad(gnd),
	.datae(!\sw[2]~input_o ),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector5~0 .extended_lut = "off";
defparam \dut|Selector5~0 .lut_mask = 64'h0F0F07078B8B0F0F;
defparam \dut|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N15
cyclonev_lcell_comb \dut|Selector5~1 (
// Equation(s):
// \dut|Selector5~1_combout  = ( \dut|Selector0~0_combout  & ( ((!\dut|conditioner|my_pulse|pulse~q  & \dut|state.two~q )) # (\dut|Selector5~0_combout ) ) ) # ( !\dut|Selector0~0_combout  & ( (!\dut|conditioner|my_pulse|pulse~q  & \dut|state.two~q ) ) )

	.dataa(gnd),
	.datab(!\dut|conditioner|my_pulse|pulse~q ),
	.datac(!\dut|Selector5~0_combout ),
	.datad(!\dut|state.two~q ),
	.datae(gnd),
	.dataf(!\dut|Selector0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector5~1 .extended_lut = "off";
defparam \dut|Selector5~1 .lut_mask = 64'h00CC00CC0FCF0FCF;
defparam \dut|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N17
dffeas \dut|state.two (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector5~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.two~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.two .is_wysiwyg = "true";
defparam \dut|state.two .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~25 (
// Equation(s):
// \dut|clk_gen_comp|Add1~25_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [0] ) + ( VCC ) + ( !VCC ))
// \dut|clk_gen_comp|Add1~26  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~25_sumout ),
	.cout(\dut|clk_gen_comp|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~25 .lut_mask = 64'h0000000000000F0F;
defparam \dut|clk_gen_comp|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N1
dffeas \dut|clk_gen_comp|cnt_div_2[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[0] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~21 (
// Equation(s):
// \dut|clk_gen_comp|Add1~21_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add1~26  ))
// \dut|clk_gen_comp|Add1~22  = CARRY(( \dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add1~26  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~21_sumout ),
	.cout(\dut|clk_gen_comp|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N5
dffeas \dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~33 (
// Equation(s):
// \dut|clk_gen_comp|Add1~33_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~22  ))
// \dut|clk_gen_comp|Add1~34  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~22  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~33_sumout ),
	.cout(\dut|clk_gen_comp|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N8
dffeas \dut|clk_gen_comp|cnt_div_2[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[2] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~29 (
// Equation(s):
// \dut|clk_gen_comp|Add1~29_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~34  ))
// \dut|clk_gen_comp|Add1~30  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~34  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~29_sumout ),
	.cout(\dut|clk_gen_comp|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N10
dffeas \dut|clk_gen_comp|cnt_div_2[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[3] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~17 (
// Equation(s):
// \dut|clk_gen_comp|Add1~17_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~30  ))
// \dut|clk_gen_comp|Add1~18  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~30  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~17_sumout ),
	.cout(\dut|clk_gen_comp|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N14
dffeas \dut|clk_gen_comp|cnt_div_2[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[4] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~13 (
// Equation(s):
// \dut|clk_gen_comp|Add1~13_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~18  ))
// \dut|clk_gen_comp|Add1~14  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~13_sumout ),
	.cout(\dut|clk_gen_comp|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N16
dffeas \dut|clk_gen_comp|cnt_div_2[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[5] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~9 (
// Equation(s):
// \dut|clk_gen_comp|Add1~9_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~14  ))
// \dut|clk_gen_comp|Add1~10  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~14  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~9_sumout ),
	.cout(\dut|clk_gen_comp|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~9 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N19
dffeas \dut|clk_gen_comp|cnt_div_2[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[6] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~5 (
// Equation(s):
// \dut|clk_gen_comp|Add1~5_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~10  ))
// \dut|clk_gen_comp|Add1~6  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~10  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~5_sumout ),
	.cout(\dut|clk_gen_comp|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~5 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N23
dffeas \dut|clk_gen_comp|cnt_div_2[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[7] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~61 (
// Equation(s):
// \dut|clk_gen_comp|Add1~61_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~6  ))
// \dut|clk_gen_comp|Add1~62  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~6  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~61_sumout ),
	.cout(\dut|clk_gen_comp|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~61 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~61 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N25
dffeas \dut|clk_gen_comp|cnt_div_2[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[8] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~53 (
// Equation(s):
// \dut|clk_gen_comp|Add1~53_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~62  ))
// \dut|clk_gen_comp|Add1~54  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~62  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~53_sumout ),
	.cout(\dut|clk_gen_comp|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~53 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~53 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N29
dffeas \dut|clk_gen_comp|cnt_div_2[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[9] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~57 (
// Equation(s):
// \dut|clk_gen_comp|Add1~57_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~54  ))
// \dut|clk_gen_comp|Add1~58  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [10] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~54  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~57_sumout ),
	.cout(\dut|clk_gen_comp|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~57 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~57 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N32
dffeas \dut|clk_gen_comp|cnt_div_2[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[10] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~49 (
// Equation(s):
// \dut|clk_gen_comp|Add1~49_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~58  ))
// \dut|clk_gen_comp|Add1~50  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~58  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~49_sumout ),
	.cout(\dut|clk_gen_comp|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~49 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N35
dffeas \dut|clk_gen_comp|cnt_div_2[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[11] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N36
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~45 (
// Equation(s):
// \dut|clk_gen_comp|Add1~45_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~50  ))
// \dut|clk_gen_comp|Add1~46  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~50  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~45_sumout ),
	.cout(\dut|clk_gen_comp|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~45 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~45 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N38
dffeas \dut|clk_gen_comp|cnt_div_2[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[12] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N39
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~41 (
// Equation(s):
// \dut|clk_gen_comp|Add1~41_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~46  ))
// \dut|clk_gen_comp|Add1~42  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~41_sumout ),
	.cout(\dut|clk_gen_comp|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~41 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N40
dffeas \dut|clk_gen_comp|cnt_div_2[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[13] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[13] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N42
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~37 (
// Equation(s):
// \dut|clk_gen_comp|Add1~37_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~42  ))
// \dut|clk_gen_comp|Add1~38  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~37_sumout ),
	.cout(\dut|clk_gen_comp|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~37 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N43
dffeas \dut|clk_gen_comp|cnt_div_2[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[14] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N45
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~89 (
// Equation(s):
// \dut|clk_gen_comp|Add1~89_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~38  ))
// \dut|clk_gen_comp|Add1~90  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~89_sumout ),
	.cout(\dut|clk_gen_comp|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~89 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N46
dffeas \dut|clk_gen_comp|cnt_div_2[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[15] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N48
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~85 (
// Equation(s):
// \dut|clk_gen_comp|Add1~85_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~90  ))
// \dut|clk_gen_comp|Add1~86  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~90  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~85_sumout ),
	.cout(\dut|clk_gen_comp|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~85 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~85 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N49
dffeas \dut|clk_gen_comp|cnt_div_2[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[16] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N51
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~81 (
// Equation(s):
// \dut|clk_gen_comp|Add1~81_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~86  ))
// \dut|clk_gen_comp|Add1~82  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [17] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~86  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~81_sumout ),
	.cout(\dut|clk_gen_comp|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~81 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~81 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N53
dffeas \dut|clk_gen_comp|cnt_div_2[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[17] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N54
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~65 (
// Equation(s):
// \dut|clk_gen_comp|Add1~65_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~82  ))
// \dut|clk_gen_comp|Add1~66  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~82  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~65_sumout ),
	.cout(\dut|clk_gen_comp|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~65 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~65 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N55
dffeas \dut|clk_gen_comp|cnt_div_2[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[18] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y4_N57
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~77 (
// Equation(s):
// \dut|clk_gen_comp|Add1~77_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~66  ))
// \dut|clk_gen_comp|Add1~78  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~66  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~77_sumout ),
	.cout(\dut|clk_gen_comp|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~77 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~77 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N58
dffeas \dut|clk_gen_comp|cnt_div_2[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[19] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~73 (
// Equation(s):
// \dut|clk_gen_comp|Add1~73_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~78  ))
// \dut|clk_gen_comp|Add1~74  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~73_sumout ),
	.cout(\dut|clk_gen_comp|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~73 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~73 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N1
dffeas \dut|clk_gen_comp|cnt_div_2[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[20] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~69 (
// Equation(s):
// \dut|clk_gen_comp|Add1~69_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~74  ))
// \dut|clk_gen_comp|Add1~70  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~74  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~69_sumout ),
	.cout(\dut|clk_gen_comp|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~69 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~69 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N5
dffeas \dut|clk_gen_comp|cnt_div_2[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[21] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~113 (
// Equation(s):
// \dut|clk_gen_comp|Add1~113_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~70  ))
// \dut|clk_gen_comp|Add1~114  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~70  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~113_sumout ),
	.cout(\dut|clk_gen_comp|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~113 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~113 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N8
dffeas \dut|clk_gen_comp|cnt_div_2[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[22] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~109 (
// Equation(s):
// \dut|clk_gen_comp|Add1~109_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~114  ))
// \dut|clk_gen_comp|Add1~110  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~114  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~109_sumout ),
	.cout(\dut|clk_gen_comp|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~109 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~109 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N11
dffeas \dut|clk_gen_comp|cnt_div_2[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[23] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~93 (
// Equation(s):
// \dut|clk_gen_comp|Add1~93_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~110  ))
// \dut|clk_gen_comp|Add1~94  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~110  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~93_sumout ),
	.cout(\dut|clk_gen_comp|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~93 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~93 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N13
dffeas \dut|clk_gen_comp|cnt_div_2[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[24] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~105 (
// Equation(s):
// \dut|clk_gen_comp|Add1~105_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~94  ))
// \dut|clk_gen_comp|Add1~106  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~105_sumout ),
	.cout(\dut|clk_gen_comp|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~105 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N16
dffeas \dut|clk_gen_comp|cnt_div_2[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[25] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~101 (
// Equation(s):
// \dut|clk_gen_comp|Add1~101_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~106  ))
// \dut|clk_gen_comp|Add1~102  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~106  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~101_sumout ),
	.cout(\dut|clk_gen_comp|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~101 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~101 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N19
dffeas \dut|clk_gen_comp|cnt_div_2[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[26] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~97 (
// Equation(s):
// \dut|clk_gen_comp|Add1~97_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~102  ))
// \dut|clk_gen_comp|Add1~98  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~102  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~97_sumout ),
	.cout(\dut|clk_gen_comp|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~97 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~97 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N23
dffeas \dut|clk_gen_comp|cnt_div_2[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[27] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~117 (
// Equation(s):
// \dut|clk_gen_comp|Add1~117_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~98  ))
// \dut|clk_gen_comp|Add1~118  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~98  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~117_sumout ),
	.cout(\dut|clk_gen_comp|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~117 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~117 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N25
dffeas \dut|clk_gen_comp|cnt_div_2[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[28] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~125 (
// Equation(s):
// \dut|clk_gen_comp|Add1~125_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~118  ))
// \dut|clk_gen_comp|Add1~126  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~118  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~125_sumout ),
	.cout(\dut|clk_gen_comp|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~125 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~125 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N29
dffeas \dut|clk_gen_comp|cnt_div_2[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[29] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~121 (
// Equation(s):
// \dut|clk_gen_comp|Add1~121_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~126  ))
// \dut|clk_gen_comp|Add1~122  = CARRY(( \dut|clk_gen_comp|cnt_div_2 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~126  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~121_sumout ),
	.cout(\dut|clk_gen_comp|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~121 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~121 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N32
dffeas \dut|clk_gen_comp|cnt_div_2[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[30] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add1~1 (
// Equation(s):
// \dut|clk_gen_comp|Add1~1_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_2 [31] ) + ( GND ) + ( \dut|clk_gen_comp|Add1~122  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add1~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add1~1 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y3_N35
dffeas \dut|clk_gen_comp|cnt_div_2[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[31] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[31] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \dut|clk_gen_comp|Mult1~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dut|clk_gen_comp|Mult1~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Mult1~8 .accumulate_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .ax_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .ax_width = 21;
defparam \dut|clk_gen_comp|Mult1~8 .ay_scan_in_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .ay_scan_in_width = 7;
defparam \dut|clk_gen_comp|Mult1~8 .ay_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult1~8 .az_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .bx_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .by_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .by_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult1~8 .bz_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_0 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_1 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_2 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_3 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_4 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_5 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_6 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_a_7 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_0 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_1 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_2 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_3 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_4 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_5 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_6 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_b_7 = 0;
defparam \dut|clk_gen_comp|Mult1~8 .coef_sel_a_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .coef_sel_b_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .delay_scan_out_ay = "false";
defparam \dut|clk_gen_comp|Mult1~8 .delay_scan_out_by = "false";
defparam \dut|clk_gen_comp|Mult1~8 .enable_double_accum = "false";
defparam \dut|clk_gen_comp|Mult1~8 .load_const_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .load_const_value = 0;
defparam \dut|clk_gen_comp|Mult1~8 .mode_sub_location = 0;
defparam \dut|clk_gen_comp|Mult1~8 .negate_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .operand_source_max = "input";
defparam \dut|clk_gen_comp|Mult1~8 .operand_source_may = "input";
defparam \dut|clk_gen_comp|Mult1~8 .operand_source_mbx = "input";
defparam \dut|clk_gen_comp|Mult1~8 .operand_source_mby = "input";
defparam \dut|clk_gen_comp|Mult1~8 .operation_mode = "m27x27";
defparam \dut|clk_gen_comp|Mult1~8 .output_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .preadder_subtract_a = "false";
defparam \dut|clk_gen_comp|Mult1~8 .preadder_subtract_b = "false";
defparam \dut|clk_gen_comp|Mult1~8 .result_a_width = 64;
defparam \dut|clk_gen_comp|Mult1~8 .signed_max = "false";
defparam \dut|clk_gen_comp|Mult1~8 .signed_may = "false";
defparam \dut|clk_gen_comp|Mult1~8 .signed_mbx = "false";
defparam \dut|clk_gen_comp|Mult1~8 .signed_mby = "false";
defparam \dut|clk_gen_comp|Mult1~8 .sub_clock = "none";
defparam \dut|clk_gen_comp|Mult1~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~25 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~25_combout  = ( \dut|clk_gen_comp|max_div_2 [21] & ( \dut|clk_gen_comp|max_div_2 [19] & ( (!\dut|clk_gen_comp|cnt_div_2 [21]) # ((!\dut|clk_gen_comp|max_div_2 [20] & (!\dut|clk_gen_comp|cnt_div_2 [20] & 
// !\dut|clk_gen_comp|cnt_div_2 [19])) # (\dut|clk_gen_comp|max_div_2 [20] & ((!\dut|clk_gen_comp|cnt_div_2 [20]) # (!\dut|clk_gen_comp|cnt_div_2 [19])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [21] & ( \dut|clk_gen_comp|max_div_2 [19] & ( 
// (!\dut|clk_gen_comp|cnt_div_2 [21] & ((!\dut|clk_gen_comp|max_div_2 [20] & (!\dut|clk_gen_comp|cnt_div_2 [20] & !\dut|clk_gen_comp|cnt_div_2 [19])) # (\dut|clk_gen_comp|max_div_2 [20] & ((!\dut|clk_gen_comp|cnt_div_2 [20]) # (!\dut|clk_gen_comp|cnt_div_2 
// [19]))))) ) ) ) # ( \dut|clk_gen_comp|max_div_2 [21] & ( !\dut|clk_gen_comp|max_div_2 [19] & ( (!\dut|clk_gen_comp|cnt_div_2 [21]) # ((\dut|clk_gen_comp|max_div_2 [20] & !\dut|clk_gen_comp|cnt_div_2 [20])) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [21] & ( 
// !\dut|clk_gen_comp|max_div_2 [19] & ( (!\dut|clk_gen_comp|cnt_div_2 [21] & (\dut|clk_gen_comp|max_div_2 [20] & !\dut|clk_gen_comp|cnt_div_2 [20])) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [21]),
	.datab(!\dut|clk_gen_comp|max_div_2 [20]),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [20]),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [19]),
	.datae(!\dut|clk_gen_comp|max_div_2 [21]),
	.dataf(!\dut|clk_gen_comp|max_div_2 [19]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~25 .lut_mask = 64'h2020BABAA220FBBA;
defparam \dut|clk_gen_comp|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N52
dffeas \dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y6_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~18 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~18_combout  = ( \dut|clk_gen_comp|max_div_2 [21] & ( \dut|clk_gen_comp|cnt_div_2 [21] & ( (!\dut|clk_gen_comp|cnt_div_2 [20] & (!\dut|clk_gen_comp|max_div_2 [20] & (!\dut|clk_gen_comp|max_div_2 [19] $ 
// (\dut|clk_gen_comp|cnt_div_2 [19])))) # (\dut|clk_gen_comp|cnt_div_2 [20] & (\dut|clk_gen_comp|max_div_2 [20] & (!\dut|clk_gen_comp|max_div_2 [19] $ (\dut|clk_gen_comp|cnt_div_2 [19])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [21] & ( 
// !\dut|clk_gen_comp|cnt_div_2 [21] & ( (!\dut|clk_gen_comp|cnt_div_2 [20] & (!\dut|clk_gen_comp|max_div_2 [20] & (!\dut|clk_gen_comp|max_div_2 [19] $ (\dut|clk_gen_comp|cnt_div_2 [19])))) # (\dut|clk_gen_comp|cnt_div_2 [20] & (\dut|clk_gen_comp|max_div_2 
// [20] & (!\dut|clk_gen_comp|max_div_2 [19] $ (\dut|clk_gen_comp|cnt_div_2 [19])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [20]),
	.datab(!\dut|clk_gen_comp|max_div_2 [20]),
	.datac(!\dut|clk_gen_comp|max_div_2 [19]),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [19]),
	.datae(!\dut|clk_gen_comp|max_div_2 [21]),
	.dataf(!\dut|clk_gen_comp|cnt_div_2 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~18 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~18 .lut_mask = 64'h9009000000009009;
defparam \dut|clk_gen_comp|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~26 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~26_combout  = ( \dut|clk_gen_comp|LessThan1~18_combout  & ( \dut|clk_gen_comp|max_div_2 [17] & ( (!\dut|clk_gen_comp|LessThan1~25_combout  & ((!\dut|clk_gen_comp|max_div_2 [18] & ((\dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q ) 
// # (\dut|clk_gen_comp|cnt_div_2 [18]))) # (\dut|clk_gen_comp|max_div_2 [18] & (\dut|clk_gen_comp|cnt_div_2 [18] & \dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q )))) ) ) ) # ( !\dut|clk_gen_comp|LessThan1~18_combout  & ( \dut|clk_gen_comp|max_div_2 [17] & ( 
// !\dut|clk_gen_comp|LessThan1~25_combout  ) ) ) # ( \dut|clk_gen_comp|LessThan1~18_combout  & ( !\dut|clk_gen_comp|max_div_2 [17] & ( (!\dut|clk_gen_comp|LessThan1~25_combout  & ((!\dut|clk_gen_comp|max_div_2 [18]) # (\dut|clk_gen_comp|cnt_div_2 [18]))) ) 
// ) ) # ( !\dut|clk_gen_comp|LessThan1~18_combout  & ( !\dut|clk_gen_comp|max_div_2 [17] & ( !\dut|clk_gen_comp|LessThan1~25_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [18]),
	.datab(!\dut|clk_gen_comp|LessThan1~25_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [18]),
	.datad(!\dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q ),
	.datae(!\dut|clk_gen_comp|LessThan1~18_combout ),
	.dataf(!\dut|clk_gen_comp|max_div_2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~26 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~26 .lut_mask = 64'hCCCC8C8CCCCC088C;
defparam \dut|clk_gen_comp|LessThan1~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~19 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~19_combout  = ( \dut|clk_gen_comp|max_div_2 [17] & ( !\dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q  ) ) # ( !\dut|clk_gen_comp|max_div_2 [17] & ( \dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2[17]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~19 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~19 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~24 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~24_combout  = ( !\dut|clk_gen_comp|LessThan1~19_combout  & ( (\dut|clk_gen_comp|LessThan1~18_combout  & (!\dut|clk_gen_comp|cnt_div_2 [18] $ (\dut|clk_gen_comp|max_div_2 [18]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [18]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|LessThan1~18_combout ),
	.datad(!\dut|clk_gen_comp|max_div_2 [18]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~24 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~24 .lut_mask = 64'h0A050A0500000000;
defparam \dut|clk_gen_comp|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~27 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~27_combout  = ( \dut|clk_gen_comp|max_div_2 [15] & ( \dut|clk_gen_comp|LessThan1~24_combout  & ( (\dut|clk_gen_comp|LessThan1~26_combout  & ((!\dut|clk_gen_comp|max_div_2 [16] & ((\dut|clk_gen_comp|cnt_div_2 [15]) # 
// (\dut|clk_gen_comp|cnt_div_2 [16]))) # (\dut|clk_gen_comp|max_div_2 [16] & (\dut|clk_gen_comp|cnt_div_2 [16] & \dut|clk_gen_comp|cnt_div_2 [15])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [15] & ( \dut|clk_gen_comp|LessThan1~24_combout  & ( 
// (\dut|clk_gen_comp|LessThan1~26_combout  & ((!\dut|clk_gen_comp|max_div_2 [16]) # (\dut|clk_gen_comp|cnt_div_2 [16]))) ) ) ) # ( \dut|clk_gen_comp|max_div_2 [15] & ( !\dut|clk_gen_comp|LessThan1~24_combout  & ( \dut|clk_gen_comp|LessThan1~26_combout  ) ) 
// ) # ( !\dut|clk_gen_comp|max_div_2 [15] & ( !\dut|clk_gen_comp|LessThan1~24_combout  & ( \dut|clk_gen_comp|LessThan1~26_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [16]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [16]),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [15]),
	.datad(!\dut|clk_gen_comp|LessThan1~26_combout ),
	.datae(!\dut|clk_gen_comp|max_div_2 [15]),
	.dataf(!\dut|clk_gen_comp|LessThan1~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~27 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~27 .lut_mask = 64'h00FF00FF00BB002B;
defparam \dut|clk_gen_comp|LessThan1~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~28 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~28_combout  = ( \dut|clk_gen_comp|cnt_div_2 [27] & ( \dut|clk_gen_comp|max_div_2 [25] & ( (\dut|clk_gen_comp|max_div_2 [27] & (\dut|clk_gen_comp|cnt_div_2 [25] & (!\dut|clk_gen_comp|max_div_2 [26] $ (\dut|clk_gen_comp|cnt_div_2 
// [26])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [27] & ( \dut|clk_gen_comp|max_div_2 [25] & ( (!\dut|clk_gen_comp|max_div_2 [27] & (\dut|clk_gen_comp|cnt_div_2 [25] & (!\dut|clk_gen_comp|max_div_2 [26] $ (\dut|clk_gen_comp|cnt_div_2 [26])))) ) ) ) # ( 
// \dut|clk_gen_comp|cnt_div_2 [27] & ( !\dut|clk_gen_comp|max_div_2 [25] & ( (\dut|clk_gen_comp|max_div_2 [27] & (!\dut|clk_gen_comp|cnt_div_2 [25] & (!\dut|clk_gen_comp|max_div_2 [26] $ (\dut|clk_gen_comp|cnt_div_2 [26])))) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_2 [27] & ( !\dut|clk_gen_comp|max_div_2 [25] & ( (!\dut|clk_gen_comp|max_div_2 [27] & (!\dut|clk_gen_comp|cnt_div_2 [25] & (!\dut|clk_gen_comp|max_div_2 [26] $ (\dut|clk_gen_comp|cnt_div_2 [26])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [26]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [26]),
	.datac(!\dut|clk_gen_comp|max_div_2 [27]),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [25]),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [27]),
	.dataf(!\dut|clk_gen_comp|max_div_2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~28 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~28 .lut_mask = 64'h9000090000900009;
defparam \dut|clk_gen_comp|LessThan1~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~31 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~31_combout  = ( \dut|clk_gen_comp|max_div_2 [24] & ( (\dut|clk_gen_comp|cnt_div_2 [24] & \dut|clk_gen_comp|LessThan1~28_combout ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [24] & ( (!\dut|clk_gen_comp|cnt_div_2 [24] & 
// \dut|clk_gen_comp|LessThan1~28_combout ) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [24]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|LessThan1~28_combout ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~31 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~31 .lut_mask = 64'h00CC00CC00330033;
defparam \dut|clk_gen_comp|LessThan1~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~32 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~32_combout  = ( \dut|clk_gen_comp|cnt_div_2 [27] & ( \dut|clk_gen_comp|max_div_2 [25] & ( (\dut|clk_gen_comp|max_div_2 [27] & ((!\dut|clk_gen_comp|max_div_2 [26] & (!\dut|clk_gen_comp|cnt_div_2 [26] & 
// !\dut|clk_gen_comp|cnt_div_2 [25])) # (\dut|clk_gen_comp|max_div_2 [26] & ((!\dut|clk_gen_comp|cnt_div_2 [26]) # (!\dut|clk_gen_comp|cnt_div_2 [25]))))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [27] & ( \dut|clk_gen_comp|max_div_2 [25] & ( 
// ((!\dut|clk_gen_comp|max_div_2 [26] & (!\dut|clk_gen_comp|cnt_div_2 [26] & !\dut|clk_gen_comp|cnt_div_2 [25])) # (\dut|clk_gen_comp|max_div_2 [26] & ((!\dut|clk_gen_comp|cnt_div_2 [26]) # (!\dut|clk_gen_comp|cnt_div_2 [25])))) # 
// (\dut|clk_gen_comp|max_div_2 [27]) ) ) ) # ( \dut|clk_gen_comp|cnt_div_2 [27] & ( !\dut|clk_gen_comp|max_div_2 [25] & ( (\dut|clk_gen_comp|max_div_2 [26] & (!\dut|clk_gen_comp|cnt_div_2 [26] & \dut|clk_gen_comp|max_div_2 [27])) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_2 [27] & ( !\dut|clk_gen_comp|max_div_2 [25] & ( ((\dut|clk_gen_comp|max_div_2 [26] & !\dut|clk_gen_comp|cnt_div_2 [26])) # (\dut|clk_gen_comp|max_div_2 [27]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [26]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [26]),
	.datac(!\dut|clk_gen_comp|max_div_2 [27]),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [25]),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [27]),
	.dataf(!\dut|clk_gen_comp|max_div_2 [25]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~32 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~32 .lut_mask = 64'h4F4F0404DF4F0D04;
defparam \dut|clk_gen_comp|LessThan1~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N15
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~33 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~33_combout  = ( \dut|clk_gen_comp|max_div_2 [24] & ( (!\dut|clk_gen_comp|LessThan1~32_combout  & ((!\dut|clk_gen_comp|LessThan1~28_combout ) # (\dut|clk_gen_comp|cnt_div_2 [24]))) ) ) # ( !\dut|clk_gen_comp|max_div_2 [24] & ( 
// !\dut|clk_gen_comp|LessThan1~32_combout  ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [24]),
	.datac(!\dut|clk_gen_comp|LessThan1~32_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~28_combout ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~33 .lut_mask = 64'hF0F0F0F0F030F030;
defparam \dut|clk_gen_comp|LessThan1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~34 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~34_combout  = ( \dut|clk_gen_comp|max_div_2 [23] & ( \dut|clk_gen_comp|LessThan1~33_combout  & ( (!\dut|clk_gen_comp|LessThan1~31_combout ) # ((\dut|clk_gen_comp|cnt_div_2 [23] & ((!\dut|clk_gen_comp|max_div_2 [22]) # 
// (\dut|clk_gen_comp|cnt_div_2 [22])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [23] & ( \dut|clk_gen_comp|LessThan1~33_combout  & ( (!\dut|clk_gen_comp|max_div_2 [22]) # ((!\dut|clk_gen_comp|LessThan1~31_combout ) # ((\dut|clk_gen_comp|cnt_div_2 [23]) # 
// (\dut|clk_gen_comp|cnt_div_2 [22]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [22]),
	.datab(!\dut|clk_gen_comp|LessThan1~31_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [22]),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [23]),
	.datae(!\dut|clk_gen_comp|max_div_2 [23]),
	.dataf(!\dut|clk_gen_comp|LessThan1~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~34 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~34 .lut_mask = 64'h00000000EFFFCCEF;
defparam \dut|clk_gen_comp|LessThan1~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N51
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~29 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~29_combout  = ( \dut|clk_gen_comp|cnt_div_2 [22] & ( !\dut|clk_gen_comp|max_div_2 [22] ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [22] & ( \dut|clk_gen_comp|max_div_2 [22] ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [22]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [22]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~29 .lut_mask = 64'h5555AAAA5555AAAA;
defparam \dut|clk_gen_comp|LessThan1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~30 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~30_combout  = ( \dut|clk_gen_comp|cnt_div_2 [23] & ( \dut|clk_gen_comp|cnt_div_2 [24] & ( (\dut|clk_gen_comp|max_div_2 [24] & (\dut|clk_gen_comp|LessThan1~28_combout  & (!\dut|clk_gen_comp|LessThan1~29_combout  & 
// \dut|clk_gen_comp|max_div_2 [23]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [23] & ( \dut|clk_gen_comp|cnt_div_2 [24] & ( (\dut|clk_gen_comp|max_div_2 [24] & (\dut|clk_gen_comp|LessThan1~28_combout  & (!\dut|clk_gen_comp|LessThan1~29_combout  & 
// !\dut|clk_gen_comp|max_div_2 [23]))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_2 [23] & ( !\dut|clk_gen_comp|cnt_div_2 [24] & ( (!\dut|clk_gen_comp|max_div_2 [24] & (\dut|clk_gen_comp|LessThan1~28_combout  & (!\dut|clk_gen_comp|LessThan1~29_combout  & 
// \dut|clk_gen_comp|max_div_2 [23]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [23] & ( !\dut|clk_gen_comp|cnt_div_2 [24] & ( (!\dut|clk_gen_comp|max_div_2 [24] & (\dut|clk_gen_comp|LessThan1~28_combout  & (!\dut|clk_gen_comp|LessThan1~29_combout  & 
// !\dut|clk_gen_comp|max_div_2 [23]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [24]),
	.datab(!\dut|clk_gen_comp|LessThan1~28_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~29_combout ),
	.datad(!\dut|clk_gen_comp|max_div_2 [23]),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [23]),
	.dataf(!\dut|clk_gen_comp|cnt_div_2 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~30 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~30 .lut_mask = 64'h2000002010000010;
defparam \dut|clk_gen_comp|LessThan1~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y4_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~11 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~11_combout  = ( \dut|clk_gen_comp|max_div_2 [10] & ( !\dut|clk_gen_comp|cnt_div_2 [10] ) ) # ( !\dut|clk_gen_comp|max_div_2 [10] & ( \dut|clk_gen_comp|cnt_div_2 [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~11 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~11 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~9 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~9_combout  = ( \dut|clk_gen_comp|cnt_div_2 [13] & ( \dut|clk_gen_comp|max_div_2 [13] & ( (!\dut|clk_gen_comp|max_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [12] $ 
// (\dut|clk_gen_comp|max_div_2 [12])))) # (\dut|clk_gen_comp|max_div_2 [14] & (\dut|clk_gen_comp|cnt_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [12] $ (\dut|clk_gen_comp|max_div_2 [12])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [13] & ( 
// !\dut|clk_gen_comp|max_div_2 [13] & ( (!\dut|clk_gen_comp|max_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [12] $ (\dut|clk_gen_comp|max_div_2 [12])))) # (\dut|clk_gen_comp|max_div_2 [14] & (\dut|clk_gen_comp|cnt_div_2 
// [14] & (!\dut|clk_gen_comp|cnt_div_2 [12] $ (\dut|clk_gen_comp|max_div_2 [12])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [12]),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [14]),
	.datad(!\dut|clk_gen_comp|max_div_2 [12]),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [13]),
	.dataf(!\dut|clk_gen_comp|max_div_2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~9 .lut_mask = 64'h8421000000008421;
defparam \dut|clk_gen_comp|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N34
dffeas \dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~10 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~10_combout  = ( \dut|clk_gen_comp|max_div_2 [11] & ( !\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q  ) ) # ( !\dut|clk_gen_comp|max_div_2 [11] & ( \dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~10 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~10 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N57
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~12 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~12_combout  = ( \dut|clk_gen_comp|max_div_2 [8] & ( !\dut|clk_gen_comp|cnt_div_2 [8] ) ) # ( !\dut|clk_gen_comp|max_div_2 [8] & ( \dut|clk_gen_comp|cnt_div_2 [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~12 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~12 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~13 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~13_combout  = ( !\dut|clk_gen_comp|LessThan1~12_combout  & ( \dut|clk_gen_comp|max_div_2 [9] & ( (!\dut|clk_gen_comp|LessThan1~11_combout  & (\dut|clk_gen_comp|LessThan1~9_combout  & (!\dut|clk_gen_comp|LessThan1~10_combout  & 
// \dut|clk_gen_comp|cnt_div_2 [9]))) ) ) ) # ( !\dut|clk_gen_comp|LessThan1~12_combout  & ( !\dut|clk_gen_comp|max_div_2 [9] & ( (!\dut|clk_gen_comp|LessThan1~11_combout  & (\dut|clk_gen_comp|LessThan1~9_combout  & (!\dut|clk_gen_comp|LessThan1~10_combout  
// & !\dut|clk_gen_comp|cnt_div_2 [9]))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan1~11_combout ),
	.datab(!\dut|clk_gen_comp|LessThan1~9_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~10_combout ),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [9]),
	.datae(!\dut|clk_gen_comp|LessThan1~12_combout ),
	.dataf(!\dut|clk_gen_comp|max_div_2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~13 .lut_mask = 64'h2000000000200000;
defparam \dut|clk_gen_comp|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~14 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~14_combout  = ( \dut|clk_gen_comp|cnt_div_2 [13] & ( \dut|clk_gen_comp|max_div_2 [13] & ( (!\dut|clk_gen_comp|max_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [12] & (!\dut|clk_gen_comp|cnt_div_2 [14] & 
// \dut|clk_gen_comp|max_div_2 [12]))) # (\dut|clk_gen_comp|max_div_2 [14] & ((!\dut|clk_gen_comp|cnt_div_2 [14]) # ((!\dut|clk_gen_comp|cnt_div_2 [12] & \dut|clk_gen_comp|max_div_2 [12])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [13] & ( 
// \dut|clk_gen_comp|max_div_2 [13] & ( (!\dut|clk_gen_comp|cnt_div_2 [14]) # (\dut|clk_gen_comp|max_div_2 [14]) ) ) ) # ( \dut|clk_gen_comp|cnt_div_2 [13] & ( !\dut|clk_gen_comp|max_div_2 [13] & ( (\dut|clk_gen_comp|max_div_2 [14] & 
// !\dut|clk_gen_comp|cnt_div_2 [14]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [13] & ( !\dut|clk_gen_comp|max_div_2 [13] & ( (!\dut|clk_gen_comp|max_div_2 [14] & (!\dut|clk_gen_comp|cnt_div_2 [12] & (!\dut|clk_gen_comp|cnt_div_2 [14] & 
// \dut|clk_gen_comp|max_div_2 [12]))) # (\dut|clk_gen_comp|max_div_2 [14] & ((!\dut|clk_gen_comp|cnt_div_2 [14]) # ((!\dut|clk_gen_comp|cnt_div_2 [12] & \dut|clk_gen_comp|max_div_2 [12])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [12]),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [14]),
	.datad(!\dut|clk_gen_comp|max_div_2 [12]),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [13]),
	.dataf(!\dut|clk_gen_comp|max_div_2 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~14 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~14 .lut_mask = 64'h50D45050F5F550D4;
defparam \dut|clk_gen_comp|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~15 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~15_combout  = ( \dut|clk_gen_comp|cnt_div_2 [10] & ( \dut|clk_gen_comp|max_div_2 [10] & ( (!\dut|clk_gen_comp|LessThan1~14_combout  & (((!\dut|clk_gen_comp|LessThan1~9_combout ) # (!\dut|clk_gen_comp|max_div_2 [11])) # 
// (\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [10] & ( \dut|clk_gen_comp|max_div_2 [10] & ( (!\dut|clk_gen_comp|LessThan1~14_combout  & ((!\dut|clk_gen_comp|LessThan1~9_combout ) # 
// ((\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q  & !\dut|clk_gen_comp|max_div_2 [11])))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_2 [10] & ( !\dut|clk_gen_comp|max_div_2 [10] & ( (!\dut|clk_gen_comp|LessThan1~14_combout  & 
// (((!\dut|clk_gen_comp|LessThan1~9_combout ) # (!\dut|clk_gen_comp|max_div_2 [11])) # (\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [10] & ( !\dut|clk_gen_comp|max_div_2 [10] & ( 
// (!\dut|clk_gen_comp|LessThan1~14_combout  & (((!\dut|clk_gen_comp|LessThan1~9_combout ) # (!\dut|clk_gen_comp|max_div_2 [11])) # (\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2[11]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|LessThan1~9_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~14_combout ),
	.datad(!\dut|clk_gen_comp|max_div_2 [11]),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [10]),
	.dataf(!\dut|clk_gen_comp|max_div_2 [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~15 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~15 .lut_mask = 64'hF0D0F0D0D0C0F0D0;
defparam \dut|clk_gen_comp|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~16 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~16_combout  = ( \dut|clk_gen_comp|max_div_2 [8] & ( !\dut|clk_gen_comp|cnt_div_2 [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~16 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~16 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dut|clk_gen_comp|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~17 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~17_combout  = ( !\dut|clk_gen_comp|LessThan1~10_combout  & ( \dut|clk_gen_comp|max_div_2 [9] & ( (\dut|clk_gen_comp|LessThan1~9_combout  & (!\dut|clk_gen_comp|LessThan1~11_combout  & ((!\dut|clk_gen_comp|cnt_div_2 [9]) # 
// (\dut|clk_gen_comp|LessThan1~16_combout )))) ) ) ) # ( !\dut|clk_gen_comp|LessThan1~10_combout  & ( !\dut|clk_gen_comp|max_div_2 [9] & ( (!\dut|clk_gen_comp|cnt_div_2 [9] & (\dut|clk_gen_comp|LessThan1~9_combout  & (!\dut|clk_gen_comp|LessThan1~11_combout 
//  & \dut|clk_gen_comp|LessThan1~16_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [9]),
	.datab(!\dut|clk_gen_comp|LessThan1~9_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~11_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~16_combout ),
	.datae(!\dut|clk_gen_comp|LessThan1~10_combout ),
	.dataf(!\dut|clk_gen_comp|max_div_2 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~17 .lut_mask = 64'h0020000020300000;
defparam \dut|clk_gen_comp|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N3
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~0 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~0_combout  = ( \dut|clk_gen_comp|cnt_div_2 [6] & ( (\dut|clk_gen_comp|max_div_2 [6] & (!\dut|clk_gen_comp|cnt_div_2 [7] $ (\dut|clk_gen_comp|max_div_2 [7]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [6] & ( 
// (!\dut|clk_gen_comp|max_div_2 [6] & (!\dut|clk_gen_comp|cnt_div_2 [7] $ (\dut|clk_gen_comp|max_div_2 [7]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [6]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [7]),
	.datad(!\dut|clk_gen_comp|max_div_2 [7]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~0 .lut_mask = 64'hA00AA00A50055005;
defparam \dut|clk_gen_comp|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N13
dffeas \dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N45
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~2 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~2_combout  = !\dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q  $ (!\dut|clk_gen_comp|max_div_2 [4])

	.dataa(!\dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|max_div_2 [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~2 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~2 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \dut|clk_gen_comp|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N7
dffeas \dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N51
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~4 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~4_combout  = ( \dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q  & ( \dut|clk_gen_comp|max_div_2 [2] & ( !\dut|clk_gen_comp|max_div_2 [3] $ (\dut|clk_gen_comp|cnt_div_2 [3]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q  & ( 
// !\dut|clk_gen_comp|max_div_2 [2] & ( !\dut|clk_gen_comp|max_div_2 [3] $ (\dut|clk_gen_comp|cnt_div_2 [3]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [3]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_2 [3]),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q ),
	.dataf(!\dut|clk_gen_comp|max_div_2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~4 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~4 .lut_mask = 64'hA5A500000000A5A5;
defparam \dut|clk_gen_comp|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y4_N4
dffeas \dut|clk_gen_comp|cnt_div_2[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_2 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_2[1] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N9
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~3 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~3_combout  = ( \dut|clk_gen_comp|max_div_2 [0] & ( (!\dut|clk_gen_comp|cnt_div_2 [1] & ((!\dut|clk_gen_comp|cnt_div_2 [0]) # (\dut|clk_gen_comp|max_div_2 [1]))) # (\dut|clk_gen_comp|cnt_div_2 [1] & (!\dut|clk_gen_comp|cnt_div_2 
// [0] & \dut|clk_gen_comp|max_div_2 [1])) ) ) # ( !\dut|clk_gen_comp|max_div_2 [0] & ( (!\dut|clk_gen_comp|cnt_div_2 [1] & \dut|clk_gen_comp|max_div_2 [1]) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [1]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [0]),
	.datac(!\dut|clk_gen_comp|max_div_2 [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~3 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~3 .lut_mask = 64'h0A0A0A0A8E8E8E8E;
defparam \dut|clk_gen_comp|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~5 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~5_combout  = ( \dut|clk_gen_comp|max_div_2 [2] & ( (!\dut|clk_gen_comp|cnt_div_2 [3] & ((!\dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q ) # (\dut|clk_gen_comp|max_div_2 [3]))) # (\dut|clk_gen_comp|cnt_div_2 [3] & 
// (\dut|clk_gen_comp|max_div_2 [3] & !\dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q )) ) ) # ( !\dut|clk_gen_comp|max_div_2 [2] & ( (!\dut|clk_gen_comp|cnt_div_2 [3] & \dut|clk_gen_comp|max_div_2 [3]) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [3]),
	.datac(!\dut|clk_gen_comp|max_div_2 [3]),
	.datad(!\dut|clk_gen_comp|cnt_div_2[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_2 [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~5 .lut_mask = 64'h0C0C0C0CCF0CCF0C;
defparam \dut|clk_gen_comp|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~1 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~1_combout  = ( \dut|clk_gen_comp|cnt_div_2 [5] & ( !\dut|clk_gen_comp|max_div_2 [5] ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [5] & ( \dut|clk_gen_comp|max_div_2 [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_div_2 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_2 [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~6 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~6_combout  = ( \dut|clk_gen_comp|LessThan1~5_combout  & ( !\dut|clk_gen_comp|LessThan1~1_combout  & ( (\dut|clk_gen_comp|LessThan1~0_combout  & !\dut|clk_gen_comp|LessThan1~2_combout ) ) ) ) # ( 
// !\dut|clk_gen_comp|LessThan1~5_combout  & ( !\dut|clk_gen_comp|LessThan1~1_combout  & ( (\dut|clk_gen_comp|LessThan1~0_combout  & (!\dut|clk_gen_comp|LessThan1~2_combout  & (\dut|clk_gen_comp|LessThan1~4_combout  & \dut|clk_gen_comp|LessThan1~3_combout 
// ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan1~0_combout ),
	.datab(!\dut|clk_gen_comp|LessThan1~2_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~4_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~3_combout ),
	.datae(!\dut|clk_gen_comp|LessThan1~5_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~6 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~6 .lut_mask = 64'h0004444400000000;
defparam \dut|clk_gen_comp|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~7 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~7_combout  = ( \dut|clk_gen_comp|cnt_div_2 [6] & ( (!\dut|clk_gen_comp|cnt_div_2 [7] & \dut|clk_gen_comp|max_div_2 [7]) ) ) # ( !\dut|clk_gen_comp|cnt_div_2 [6] & ( (!\dut|clk_gen_comp|cnt_div_2 [7] & 
// ((\dut|clk_gen_comp|max_div_2 [7]) # (\dut|clk_gen_comp|max_div_2 [6]))) # (\dut|clk_gen_comp|cnt_div_2 [7] & (\dut|clk_gen_comp|max_div_2 [6] & \dut|clk_gen_comp|max_div_2 [7])) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [7]),
	.datac(!\dut|clk_gen_comp|max_div_2 [6]),
	.datad(!\dut|clk_gen_comp|max_div_2 [7]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_2 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~7 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~7 .lut_mask = 64'h0CCF0CCF00CC00CC;
defparam \dut|clk_gen_comp|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y4_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~8 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~8_combout  = ( \dut|clk_gen_comp|max_div_2 [4] & ( \dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|LessThan1~7_combout  & ((!\dut|clk_gen_comp|max_div_2 [5]) # ((!\dut|clk_gen_comp|LessThan1~0_combout ) # 
// (\dut|clk_gen_comp|cnt_div_2 [5])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [4] & ( \dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|LessThan1~7_combout  & ((!\dut|clk_gen_comp|max_div_2 [5]) # ((!\dut|clk_gen_comp|LessThan1~0_combout ) 
// # (\dut|clk_gen_comp|cnt_div_2 [5])))) ) ) ) # ( \dut|clk_gen_comp|max_div_2 [4] & ( !\dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|LessThan1~7_combout  & ((!\dut|clk_gen_comp|LessThan1~0_combout ) # ((!\dut|clk_gen_comp|max_div_2 
// [5] & \dut|clk_gen_comp|cnt_div_2 [5])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [4] & ( !\dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q  & ( (!\dut|clk_gen_comp|LessThan1~7_combout  & ((!\dut|clk_gen_comp|max_div_2 [5]) # 
// ((!\dut|clk_gen_comp|LessThan1~0_combout ) # (\dut|clk_gen_comp|cnt_div_2 [5])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_2 [5]),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [5]),
	.datac(!\dut|clk_gen_comp|LessThan1~0_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~7_combout ),
	.datae(!\dut|clk_gen_comp|max_div_2 [4]),
	.dataf(!\dut|clk_gen_comp|cnt_div_2[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~8 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~8 .lut_mask = 64'hFB00F200FB00FB00;
defparam \dut|clk_gen_comp|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~20 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~20_combout  = !\dut|clk_gen_comp|cnt_div_2 [16] $ (!\dut|clk_gen_comp|max_div_2 [16])

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [16]),
	.datac(!\dut|clk_gen_comp|max_div_2 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~20 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~20 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \dut|clk_gen_comp|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N39
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~21 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~21_combout  = !\dut|clk_gen_comp|max_div_2 [15] $ (!\dut|clk_gen_comp|cnt_div_2 [15])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|max_div_2 [15]),
	.datad(!\dut|clk_gen_comp|cnt_div_2 [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~21 .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \dut|clk_gen_comp|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X81_Y3_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~22 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~22_combout  = ( \dut|clk_gen_comp|max_div_2 [18] & ( !\dut|clk_gen_comp|LessThan1~19_combout  & ( (\dut|clk_gen_comp|cnt_div_2 [18] & (!\dut|clk_gen_comp|LessThan1~20_combout  & (\dut|clk_gen_comp|LessThan1~18_combout  & 
// !\dut|clk_gen_comp|LessThan1~21_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_2 [18] & ( !\dut|clk_gen_comp|LessThan1~19_combout  & ( (!\dut|clk_gen_comp|cnt_div_2 [18] & (!\dut|clk_gen_comp|LessThan1~20_combout  & 
// (\dut|clk_gen_comp|LessThan1~18_combout  & !\dut|clk_gen_comp|LessThan1~21_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [18]),
	.datab(!\dut|clk_gen_comp|LessThan1~20_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~18_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~21_combout ),
	.datae(!\dut|clk_gen_comp|max_div_2 [18]),
	.dataf(!\dut|clk_gen_comp|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~22 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~22 .lut_mask = 64'h0800040000000000;
defparam \dut|clk_gen_comp|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~23 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~23_combout  = ( \dut|clk_gen_comp|LessThan1~8_combout  & ( \dut|clk_gen_comp|LessThan1~22_combout  & ( (!\dut|clk_gen_comp|LessThan1~15_combout ) # (((\dut|clk_gen_comp|LessThan1~13_combout  & 
// \dut|clk_gen_comp|LessThan1~6_combout )) # (\dut|clk_gen_comp|LessThan1~17_combout )) ) ) ) # ( !\dut|clk_gen_comp|LessThan1~8_combout  & ( \dut|clk_gen_comp|LessThan1~22_combout  & ( ((!\dut|clk_gen_comp|LessThan1~15_combout ) # 
// (\dut|clk_gen_comp|LessThan1~17_combout )) # (\dut|clk_gen_comp|LessThan1~13_combout ) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan1~13_combout ),
	.datab(!\dut|clk_gen_comp|LessThan1~15_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~17_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~6_combout ),
	.datae(!\dut|clk_gen_comp|LessThan1~8_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan1~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~23 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~23 .lut_mask = 64'h00000000DFDFCFDF;
defparam \dut|clk_gen_comp|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~35 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~35_combout  = ( !\dut|clk_gen_comp|cnt_div_2 [29] & ( !\dut|clk_gen_comp|cnt_div_2 [28] & ( !\dut|clk_gen_comp|cnt_div_2 [30] ) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_2 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_2 [29]),
	.dataf(!\dut|clk_gen_comp|cnt_div_2 [28]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~35 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~35 .lut_mask = 64'hCCCC000000000000;
defparam \dut|clk_gen_comp|LessThan1~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y3_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan1~36 (
// Equation(s):
// \dut|clk_gen_comp|LessThan1~36_combout  = ( \dut|clk_gen_comp|LessThan1~23_combout  & ( \dut|clk_gen_comp|LessThan1~35_combout  & ( (!\dut|clk_gen_comp|cnt_div_2 [31] & (\dut|clk_gen_comp|LessThan1~34_combout  & !\dut|clk_gen_comp|LessThan1~30_combout )) 
// ) ) ) # ( !\dut|clk_gen_comp|LessThan1~23_combout  & ( \dut|clk_gen_comp|LessThan1~35_combout  & ( (!\dut|clk_gen_comp|cnt_div_2 [31] & (\dut|clk_gen_comp|LessThan1~34_combout  & ((!\dut|clk_gen_comp|LessThan1~30_combout ) # 
// (\dut|clk_gen_comp|LessThan1~27_combout )))) ) ) ) # ( \dut|clk_gen_comp|LessThan1~23_combout  & ( !\dut|clk_gen_comp|LessThan1~35_combout  & ( !\dut|clk_gen_comp|cnt_div_2 [31] ) ) ) # ( !\dut|clk_gen_comp|LessThan1~23_combout  & ( 
// !\dut|clk_gen_comp|LessThan1~35_combout  & ( !\dut|clk_gen_comp|cnt_div_2 [31] ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_2 [31]),
	.datab(!\dut|clk_gen_comp|LessThan1~27_combout ),
	.datac(!\dut|clk_gen_comp|LessThan1~34_combout ),
	.datad(!\dut|clk_gen_comp|LessThan1~30_combout ),
	.datae(!\dut|clk_gen_comp|LessThan1~23_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan1~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan1~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan1~36 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan1~36 .lut_mask = 64'hAAAAAAAA0A020A00;
defparam \dut|clk_gen_comp|LessThan1~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N36
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_2~0 (
// Equation(s):
// \dut|clk_gen_comp|internal_div_2~0_combout  = !\dut|clk_gen_comp|LessThan1~36_combout  $ (!\dut|clk_gen_comp|internal_div_2~q )

	.dataa(!\dut|clk_gen_comp|LessThan1~36_combout ),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|internal_div_2~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_2~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_2~0 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \dut|clk_gen_comp|internal_div_2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N54
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_2~feeder (
// Equation(s):
// \dut|clk_gen_comp|internal_div_2~feeder_combout  = \dut|clk_gen_comp|internal_div_2~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|internal_div_2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_2~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_2~feeder .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_2~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dut|clk_gen_comp|internal_div_2~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N56
dffeas \dut|clk_gen_comp|internal_div_2 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\dut|clk_gen_comp|internal_div_2~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|internal_div_2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_2 .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|internal_div_2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N6
cyclonev_lcell_comb \dut|pat0|internal_led[6]~1 (
// Equation(s):
// \dut|pat0|internal_led[6]~1_combout  = ( !\dut|pat0|internal_led [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat0|internal_led [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat0|internal_led[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat0|internal_led[6]~1 .extended_lut = "off";
defparam \dut|pat0|internal_led[6]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|pat0|internal_led[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N7
dffeas \dut|pat0|internal_led[6] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(\dut|pat0|internal_led[6]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[6] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N1
dffeas \dut|pat0|internal_led[5] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(gnd),
	.asdata(\dut|pat0|internal_led [6]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[5] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N23
dffeas \dut|pat0|internal_led[4] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(gnd),
	.asdata(\dut|pat0|internal_led [5]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[4] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N38
dffeas \dut|pat0|internal_led[3] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(gnd),
	.asdata(\dut|pat0|internal_led [4]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[3] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N51
cyclonev_lcell_comb \dut|pat0|internal_led[2]~feeder (
// Equation(s):
// \dut|pat0|internal_led[2]~feeder_combout  = ( \dut|pat0|internal_led [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat0|internal_led [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat0|internal_led[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat0|internal_led[2]~feeder .extended_lut = "off";
defparam \dut|pat0|internal_led[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat0|internal_led[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N52
dffeas \dut|pat0|internal_led[2] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(\dut|pat0|internal_led[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[2] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N17
dffeas \dut|pat0|internal_led[1] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(gnd),
	.asdata(\dut|pat0|internal_led [2]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[1] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y4_N18
cyclonev_lcell_comb \dut|pat0|internal_led[0]~0 (
// Equation(s):
// \dut|pat0|internal_led[0]~0_combout  = ( !\dut|pat0|internal_led [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat0|internal_led [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat0|internal_led[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat0|internal_led[0]~0 .extended_lut = "off";
defparam \dut|pat0|internal_led[0]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dut|pat0|internal_led[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N19
dffeas \dut|pat0|internal_led[0] (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(\dut|pat0|internal_led[0]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[0] .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N57
cyclonev_lcell_comb \dut|Selector8~0 (
// Equation(s):
// \dut|Selector8~0_combout  = ( \dut|state.zero~q  ) # ( !\dut|state.zero~q  & ( (\dut|prev_state.zero~q  & (((!\dut|state.idle~q ) # (\dut|state.activate_timer~q )) # (\dut|state.display~q ))) ) )

	.dataa(!\dut|state.display~q ),
	.datab(!\dut|state.idle~q ),
	.datac(!\dut|state.activate_timer~q ),
	.datad(!\dut|prev_state.zero~q ),
	.datae(gnd),
	.dataf(!\dut|state.zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector8~0 .extended_lut = "off";
defparam \dut|Selector8~0 .lut_mask = 64'h00DF00DFFFFFFFFF;
defparam \dut|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N59
dffeas \dut|prev_state.zero (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|prev_state.zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|prev_state.zero .is_wysiwyg = "true";
defparam \dut|prev_state.zero .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N0
cyclonev_lcell_comb \dut|Selector3~0 (
// Equation(s):
// \dut|Selector3~0_combout  = ( \sw[1]~input_o  & ( (\dut|prev_state.zero~q  & ((\sw[2]~input_o ) # (\sw[3]~input_o ))) ) ) # ( !\sw[1]~input_o  & ( (!\sw[3]~input_o  & ((!\sw[2]~input_o  & ((!\sw[0]~input_o ))) # (\sw[2]~input_o  & (\dut|prev_state.zero~q  
// & \sw[0]~input_o )))) # (\sw[3]~input_o  & (\dut|prev_state.zero~q )) ) )

	.dataa(!\dut|prev_state.zero~q ),
	.datab(!\sw[3]~input_o ),
	.datac(!\sw[2]~input_o ),
	.datad(!\sw[0]~input_o ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector3~0 .extended_lut = "off";
defparam \dut|Selector3~0 .lut_mask = 64'hD115D11515151515;
defparam \dut|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N12
cyclonev_lcell_comb \dut|Selector3~1 (
// Equation(s):
// \dut|Selector3~1_combout  = ( \dut|state.display~q  & ( (!\dut|display_bool~q  & (((!\dut|conditioner|my_pulse|pulse~q  & \dut|state.zero~q )) # (\dut|Selector3~0_combout ))) # (\dut|display_bool~q  & (!\dut|conditioner|my_pulse|pulse~q  & 
// ((\dut|state.zero~q )))) ) ) # ( !\dut|state.display~q  & ( (!\dut|conditioner|my_pulse|pulse~q  & \dut|state.zero~q ) ) )

	.dataa(!\dut|display_bool~q ),
	.datab(!\dut|conditioner|my_pulse|pulse~q ),
	.datac(!\dut|Selector3~0_combout ),
	.datad(!\dut|state.zero~q ),
	.datae(gnd),
	.dataf(!\dut|state.display~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector3~1 .extended_lut = "off";
defparam \dut|Selector3~1 .lut_mask = 64'h00CC00CC0ACE0ACE;
defparam \dut|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N14
dffeas \dut|state.zero (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector3~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.zero~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.zero .is_wysiwyg = "true";
defparam \dut|state.zero .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N30
cyclonev_lcell_comb \dut|pat1|internal_led[2]~1 (
// Equation(s):
// \dut|pat1|internal_led[2]~1_combout  = !\dut|pat1|internal_led [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat1|internal_led [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat1|internal_led[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat1|internal_led[2]~1 .extended_lut = "off";
defparam \dut|pat1|internal_led[2]~1 .lut_mask = 64'hF0F0F0F0F0F0F0F0;
defparam \dut|pat1|internal_led[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N31
dffeas \dut|pat1|internal_led[2] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat1|internal_led[2]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[2] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N21
cyclonev_lcell_comb \dut|pat1|internal_led[3]~feeder (
// Equation(s):
// \dut|pat1|internal_led[3]~feeder_combout  = ( \dut|pat1|internal_led [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat1|internal_led [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat1|internal_led[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat1|internal_led[3]~feeder .extended_lut = "off";
defparam \dut|pat1|internal_led[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat1|internal_led[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N23
dffeas \dut|pat1|internal_led[3] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat1|internal_led[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[3] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N20
dffeas \dut|pat1|internal_led[4] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat1|internal_led [3]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[4] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N15
cyclonev_lcell_comb \dut|pat1|internal_led[5]~feeder (
// Equation(s):
// \dut|pat1|internal_led[5]~feeder_combout  = ( \dut|pat1|internal_led [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat1|internal_led [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat1|internal_led[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat1|internal_led[5]~feeder .extended_lut = "off";
defparam \dut|pat1|internal_led[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat1|internal_led[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N17
dffeas \dut|pat1|internal_led[5] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat1|internal_led[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[5] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N40
dffeas \dut|pat1|internal_led[6] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat1|internal_led [5]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[6] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N3
cyclonev_lcell_comb \dut|pat1|internal_led[0]~0 (
// Equation(s):
// \dut|pat1|internal_led[0]~0_combout  = ( !\dut|pat1|internal_led [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|pat1|internal_led [6]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat1|internal_led[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat1|internal_led[0]~0 .extended_lut = "off";
defparam \dut|pat1|internal_led[0]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dut|pat1|internal_led[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N5
dffeas \dut|pat1|internal_led[0] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat1|internal_led[0]~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[0] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N2
dffeas \dut|pat1|internal_led[1] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat1|internal_led [0]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[1] .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N27
cyclonev_lcell_comb \dut|Equal0~0 (
// Equation(s):
// \dut|Equal0~0_combout  = ( !\sw[1]~input_o  & ( (!\sw[0]~input_o  & (!\sw[3]~input_o  & !\sw[2]~input_o )) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(gnd),
	.datad(!\sw[2]~input_o ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Equal0~0 .extended_lut = "off";
defparam \dut|Equal0~0 .lut_mask = 64'h8800880000000000;
defparam \dut|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N36
cyclonev_lcell_comb \dut|Selector9~0 (
// Equation(s):
// \dut|Selector9~0_combout  = ( \dut|state.display~q  & ( (\dut|prev_state.one~q ) # (\dut|state.one~q ) ) ) # ( !\dut|state.display~q  & ( ((\dut|prev_state.one~q  & ((!\dut|state.idle~q ) # (\dut|state.activate_timer~q )))) # (\dut|state.one~q ) ) )

	.dataa(!\dut|state.activate_timer~q ),
	.datab(!\dut|state.idle~q ),
	.datac(!\dut|state.one~q ),
	.datad(!\dut|prev_state.one~q ),
	.datae(gnd),
	.dataf(!\dut|state.display~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector9~0 .extended_lut = "off";
defparam \dut|Selector9~0 .lut_mask = 64'h0FDF0FDF0FFF0FFF;
defparam \dut|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N38
dffeas \dut|prev_state.one (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|prev_state.one~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|prev_state.one .is_wysiwyg = "true";
defparam \dut|prev_state.one .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N24
cyclonev_lcell_comb \dut|Selector4~0 (
// Equation(s):
// \dut|Selector4~0_combout  = ( \sw[1]~input_o  & ( (\dut|prev_state.one~q  & ((\sw[2]~input_o ) # (\sw[3]~input_o ))) ) ) # ( !\sw[1]~input_o  & ( (!\sw[0]~input_o  & (\dut|prev_state.one~q  & ((!\sw[2]~input_o ) # (\sw[3]~input_o )))) # (\sw[0]~input_o  & 
// (((!\sw[3]~input_o  & !\sw[2]~input_o )) # (\dut|prev_state.one~q ))) ) )

	.dataa(!\sw[0]~input_o ),
	.datab(!\sw[3]~input_o ),
	.datac(!\dut|prev_state.one~q ),
	.datad(!\sw[2]~input_o ),
	.datae(gnd),
	.dataf(!\sw[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector4~0 .extended_lut = "off";
defparam \dut|Selector4~0 .lut_mask = 64'h4F074F07030F030F;
defparam \dut|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N54
cyclonev_lcell_comb \dut|Selector4~1 (
// Equation(s):
// \dut|Selector4~1_combout  = ( \dut|state.one~q  & ( \dut|conditioner|my_pulse|pulse~q  & ( (!\dut|Equal0~0_combout  & (!\dut|display_bool~q  & (\dut|state.display~q  & \dut|Selector4~0_combout ))) ) ) ) # ( !\dut|state.one~q  & ( 
// \dut|conditioner|my_pulse|pulse~q  & ( (!\dut|Equal0~0_combout  & (!\dut|display_bool~q  & (\dut|state.display~q  & \dut|Selector4~0_combout ))) ) ) ) # ( \dut|state.one~q  & ( !\dut|conditioner|my_pulse|pulse~q  ) ) # ( !\dut|state.one~q  & ( 
// !\dut|conditioner|my_pulse|pulse~q  & ( (!\dut|Equal0~0_combout  & (!\dut|display_bool~q  & (\dut|state.display~q  & \dut|Selector4~0_combout ))) ) ) )

	.dataa(!\dut|Equal0~0_combout ),
	.datab(!\dut|display_bool~q ),
	.datac(!\dut|state.display~q ),
	.datad(!\dut|Selector4~0_combout ),
	.datae(!\dut|state.one~q ),
	.dataf(!\dut|conditioner|my_pulse|pulse~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector4~1 .extended_lut = "off";
defparam \dut|Selector4~1 .lut_mask = 64'h0008FFFF00080008;
defparam \dut|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N56
dffeas \dut|state.one (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector4~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|state.one~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|state.one .is_wysiwyg = "true";
defparam \dut|state.one .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N9
cyclonev_lcell_comb \dut|Selector19~1 (
// Equation(s):
// \dut|Selector19~1_combout  = ( \dut|pat1|internal_led [1] & ( \dut|state.one~q  & ( (!\dut|pat0|internal_led [0] & \dut|state.zero~q ) ) ) ) # ( !\dut|pat1|internal_led [1] & ( \dut|state.one~q  ) ) # ( \dut|pat1|internal_led [1] & ( !\dut|state.one~q  & 
// ( (!\dut|pat0|internal_led [0] & \dut|state.zero~q ) ) ) ) # ( !\dut|pat1|internal_led [1] & ( !\dut|state.one~q  & ( (!\dut|pat0|internal_led [0] & \dut|state.zero~q ) ) ) )

	.dataa(gnd),
	.datab(!\dut|pat0|internal_led [0]),
	.datac(!\dut|state.zero~q ),
	.datad(gnd),
	.datae(!\dut|pat1|internal_led [1]),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector19~1 .extended_lut = "off";
defparam \dut|Selector19~1 .lut_mask = 64'h0C0C0C0CFFFF0C0C;
defparam \dut|Selector19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N30
cyclonev_lcell_comb \dut|Selector19~2 (
// Equation(s):
// \dut|Selector19~2_combout  = ( \dut|state.display~q  & ( \sw[0]~input_o  ) ) # ( !\dut|state.display~q  & ( \sw[0]~input_o  & ( (((\dut|pat2|LED [0] & \dut|state.two~q )) # (\dut|Selector19~1_combout )) # (\dut|Selector19~0_combout ) ) ) ) # ( 
// \dut|state.display~q  & ( !\sw[0]~input_o  & ( (((\dut|pat2|LED [0] & \dut|state.two~q )) # (\dut|Selector19~1_combout )) # (\dut|Selector19~0_combout ) ) ) ) # ( !\dut|state.display~q  & ( !\sw[0]~input_o  & ( (((\dut|pat2|LED [0] & \dut|state.two~q )) # 
// (\dut|Selector19~1_combout )) # (\dut|Selector19~0_combout ) ) ) )

	.dataa(!\dut|pat2|LED [0]),
	.datab(!\dut|Selector19~0_combout ),
	.datac(!\dut|state.two~q ),
	.datad(!\dut|Selector19~1_combout ),
	.datae(!\dut|state.display~q ),
	.dataf(!\sw[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector19~2 .extended_lut = "off";
defparam \dut|Selector19~2 .lut_mask = 64'h37FF37FF37FFFFFF;
defparam \dut|Selector19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N31
dffeas \dut|led_active[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector19~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[0] .is_wysiwyg = "true";
defparam \dut|led_active[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N3
cyclonev_lcell_comb \dut|pat3|LED[1]~feeder (
// Equation(s):
// \dut|pat3|LED[1]~feeder_combout  = \dut|pat3|count [1]

	.dataa(!\dut|pat3|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|LED[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|LED[1]~feeder .extended_lut = "off";
defparam \dut|pat3|LED[1]~feeder .lut_mask = 64'h5555555555555555;
defparam \dut|pat3|LED[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N4
dffeas \dut|pat3|LED[1] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(\dut|pat3|LED[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[1] .is_wysiwyg = "true";
defparam \dut|pat3|LED[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y7_N34
dffeas \dut|pat4|internal_left[1]~DUPLICATE (
	.clk(\dut|clk_gen_comp|internal_mult_4~q ),
	.d(\dut|pat4|internal_left[1]~1_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|internal_left[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|internal_left[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|pat4|internal_left[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N36
cyclonev_lcell_comb \dut|pat4|LED~1 (
// Equation(s):
// \dut|pat4|LED~1_combout  = ( \dut|pat4|internal_left[1]~DUPLICATE_q  ) # ( !\dut|pat4|internal_left[1]~DUPLICATE_q  & ( \dut|pat4|internal_right [1] ) )

	.dataa(!\dut|pat4|internal_right [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_left[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~1 .extended_lut = "off";
defparam \dut|pat4|LED~1 .lut_mask = 64'h55555555FFFFFFFF;
defparam \dut|pat4|LED~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N51
cyclonev_lcell_comb \dut|pat4|LED[1]~feeder (
// Equation(s):
// \dut|pat4|LED[1]~feeder_combout  = ( \dut|pat4|LED~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|LED~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED[1]~feeder .extended_lut = "off";
defparam \dut|pat4|LED[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat4|LED[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N52
dffeas \dut|pat4|LED[1] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|LED[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[1] .is_wysiwyg = "true";
defparam \dut|pat4|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N18
cyclonev_lcell_comb \dut|Selector18~0 (
// Equation(s):
// \dut|Selector18~0_combout  = ( \dut|pat4|LED [1] & ( ((\dut|state.three~q  & !\dut|pat3|LED [1])) # (\dut|state.four~q ) ) ) # ( !\dut|pat4|LED [1] & ( (\dut|state.three~q  & !\dut|pat3|LED [1]) ) )

	.dataa(!\dut|state.four~q ),
	.datab(!\dut|state.three~q ),
	.datac(!\dut|pat3|LED [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|LED [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector18~0 .extended_lut = "off";
defparam \dut|Selector18~0 .lut_mask = 64'h3030303075757575;
defparam \dut|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N1
dffeas \dut|pat2|LED[1] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|count [1]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[1] .is_wysiwyg = "true";
defparam \dut|pat2|LED[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y4_N16
dffeas \dut|pat0|internal_led[1]~DUPLICATE (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(gnd),
	.asdata(\dut|pat0|internal_led [2]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[1]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N13
dffeas \dut|pat1|LED[1] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat1|internal_led [1]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|LED [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|LED[1] .is_wysiwyg = "true";
defparam \dut|pat1|LED[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y4_N30
cyclonev_lcell_comb \dut|Selector18~1 (
// Equation(s):
// \dut|Selector18~1_combout  = ( \dut|pat1|LED [1] & ( \dut|state.one~q  & ( (\dut|pat0|internal_led[1]~DUPLICATE_q  & \dut|state.zero~q ) ) ) ) # ( !\dut|pat1|LED [1] & ( \dut|state.one~q  ) ) # ( \dut|pat1|LED [1] & ( !\dut|state.one~q  & ( 
// (\dut|pat0|internal_led[1]~DUPLICATE_q  & \dut|state.zero~q ) ) ) ) # ( !\dut|pat1|LED [1] & ( !\dut|state.one~q  & ( (\dut|pat0|internal_led[1]~DUPLICATE_q  & \dut|state.zero~q ) ) ) )

	.dataa(gnd),
	.datab(!\dut|pat0|internal_led[1]~DUPLICATE_q ),
	.datac(!\dut|state.zero~q ),
	.datad(gnd),
	.datae(!\dut|pat1|LED [1]),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector18~1 .extended_lut = "off";
defparam \dut|Selector18~1 .lut_mask = 64'h03030303FFFF0303;
defparam \dut|Selector18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N6
cyclonev_lcell_comb \dut|Selector18~2 (
// Equation(s):
// \dut|Selector18~2_combout  = ( \dut|state.display~q  & ( \dut|state.two~q  & ( (((\sw[1]~input_o ) # (\dut|Selector18~1_combout )) # (\dut|pat2|LED [1])) # (\dut|Selector18~0_combout ) ) ) ) # ( !\dut|state.display~q  & ( \dut|state.two~q  & ( 
// ((\dut|Selector18~1_combout ) # (\dut|pat2|LED [1])) # (\dut|Selector18~0_combout ) ) ) ) # ( \dut|state.display~q  & ( !\dut|state.two~q  & ( ((\sw[1]~input_o ) # (\dut|Selector18~1_combout )) # (\dut|Selector18~0_combout ) ) ) ) # ( 
// !\dut|state.display~q  & ( !\dut|state.two~q  & ( (\dut|Selector18~1_combout ) # (\dut|Selector18~0_combout ) ) ) )

	.dataa(!\dut|Selector18~0_combout ),
	.datab(!\dut|pat2|LED [1]),
	.datac(!\dut|Selector18~1_combout ),
	.datad(!\sw[1]~input_o ),
	.datae(!\dut|state.display~q ),
	.dataf(!\dut|state.two~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector18~2 .extended_lut = "off";
defparam \dut|Selector18~2 .lut_mask = 64'h5F5F5FFF7F7F7FFF;
defparam \dut|Selector18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y7_N7
dffeas \dut|led_active[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector18~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[1] .is_wysiwyg = "true";
defparam \dut|led_active[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y4_N52
dffeas \dut|pat2|LED[2] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|count [2]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[2] .is_wysiwyg = "true";
defparam \dut|pat2|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y3_N0
cyclonev_lcell_comb \dut|pat3|LED[2]~feeder (
// Equation(s):
// \dut|pat3|LED[2]~feeder_combout  = ( \dut|pat3|count [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat3|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat3|LED[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat3|LED[2]~feeder .extended_lut = "off";
defparam \dut|pat3|LED[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat3|LED[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y3_N1
dffeas \dut|pat3|LED[2] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(\dut|pat3|LED[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[2] .is_wysiwyg = "true";
defparam \dut|pat3|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N12
cyclonev_lcell_comb \dut|pat4|LED~2 (
// Equation(s):
// \dut|pat4|LED~2_combout  = (\dut|pat4|internal_left [2]) # (\dut|pat4|internal_right [2])

	.dataa(!\dut|pat4|internal_right [2]),
	.datab(gnd),
	.datac(!\dut|pat4|internal_left [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~2 .extended_lut = "off";
defparam \dut|pat4|LED~2 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \dut|pat4|LED~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N13
dffeas \dut|pat4|LED[2] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|LED~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[2] .is_wysiwyg = "true";
defparam \dut|pat4|LED[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X80_Y7_N21
cyclonev_lcell_comb \dut|Selector17~0 (
// Equation(s):
// \dut|Selector17~0_combout  = (!\dut|state.four~q  & (\dut|state.three~q  & (!\dut|pat3|LED [2]))) # (\dut|state.four~q  & (((\dut|state.three~q  & !\dut|pat3|LED [2])) # (\dut|pat4|LED [2])))

	.dataa(!\dut|state.four~q ),
	.datab(!\dut|state.three~q ),
	.datac(!\dut|pat3|LED [2]),
	.datad(!\dut|pat4|LED [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector17~0 .extended_lut = "off";
defparam \dut|Selector17~0 .lut_mask = 64'h3075307530753075;
defparam \dut|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N18
cyclonev_lcell_comb \dut|Selector17~1 (
// Equation(s):
// \dut|Selector17~1_combout  = ( \dut|state.one~q  & ( ((\dut|state.zero~q  & \dut|pat0|internal_led [2])) # (\dut|pat1|internal_led [3]) ) ) # ( !\dut|state.one~q  & ( (\dut|state.zero~q  & \dut|pat0|internal_led [2]) ) )

	.dataa(!\dut|state.zero~q ),
	.datab(gnd),
	.datac(!\dut|pat0|internal_led [2]),
	.datad(!\dut|pat1|internal_led [3]),
	.datae(gnd),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector17~1 .extended_lut = "off";
defparam \dut|Selector17~1 .lut_mask = 64'h0505050505FF05FF;
defparam \dut|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N30
cyclonev_lcell_comb \dut|Selector17~2 (
// Equation(s):
// \dut|Selector17~2_combout  = ( \dut|Selector17~1_combout  & ( \dut|state.two~q  ) ) # ( !\dut|Selector17~1_combout  & ( \dut|state.two~q  & ( (((\sw[2]~input_o  & \dut|state.display~q )) # (\dut|Selector17~0_combout )) # (\dut|pat2|LED [2]) ) ) ) # ( 
// \dut|Selector17~1_combout  & ( !\dut|state.two~q  ) ) # ( !\dut|Selector17~1_combout  & ( !\dut|state.two~q  & ( ((\sw[2]~input_o  & \dut|state.display~q )) # (\dut|Selector17~0_combout ) ) ) )

	.dataa(!\sw[2]~input_o ),
	.datab(!\dut|state.display~q ),
	.datac(!\dut|pat2|LED [2]),
	.datad(!\dut|Selector17~0_combout ),
	.datae(!\dut|Selector17~1_combout ),
	.dataf(!\dut|state.two~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector17~2 .extended_lut = "off";
defparam \dut|Selector17~2 .lut_mask = 64'h11FFFFFF1FFFFFFF;
defparam \dut|Selector17~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N31
dffeas \dut|led_active[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector17~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[2] .is_wysiwyg = "true";
defparam \dut|led_active[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N18
cyclonev_lcell_comb \dut|pat4|LED~3 (
// Equation(s):
// \dut|pat4|LED~3_combout  = (\dut|pat4|internal_right [3]) # (\dut|pat4|internal_left [3])

	.dataa(gnd),
	.datab(!\dut|pat4|internal_left [3]),
	.datac(gnd),
	.datad(!\dut|pat4|internal_right [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~3 .extended_lut = "off";
defparam \dut|pat4|LED~3 .lut_mask = 64'h33FF33FF33FF33FF;
defparam \dut|pat4|LED~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N20
dffeas \dut|pat4|LED[3] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|LED~3_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[3] .is_wysiwyg = "true";
defparam \dut|pat4|LED[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N5
dffeas \dut|pat3|LED[3] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count [3]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[3] .is_wysiwyg = "true";
defparam \dut|pat3|LED[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N27
cyclonev_lcell_comb \dut|Selector16~0 (
// Equation(s):
// \dut|Selector16~0_combout  = ( \dut|pat3|LED [3] & ( \dut|state.three~q  & ( (\dut|pat4|LED [3] & \dut|state.four~q ) ) ) ) # ( !\dut|pat3|LED [3] & ( \dut|state.three~q  ) ) # ( \dut|pat3|LED [3] & ( !\dut|state.three~q  & ( (\dut|pat4|LED [3] & 
// \dut|state.four~q ) ) ) ) # ( !\dut|pat3|LED [3] & ( !\dut|state.three~q  & ( (\dut|pat4|LED [3] & \dut|state.four~q ) ) ) )

	.dataa(!\dut|pat4|LED [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|state.four~q ),
	.datae(!\dut|pat3|LED [3]),
	.dataf(!\dut|state.three~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector16~0 .extended_lut = "off";
defparam \dut|Selector16~0 .lut_mask = 64'h00550055FFFF0055;
defparam \dut|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y4_N21
cyclonev_lcell_comb \dut|pat2|LED[3]~feeder (
// Equation(s):
// \dut|pat2|LED[3]~feeder_combout  = ( \dut|pat2|count [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat2|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat2|LED[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|LED[3]~feeder .extended_lut = "off";
defparam \dut|pat2|LED[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat2|LED[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y4_N22
dffeas \dut|pat2|LED[3] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(\dut|pat2|LED[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[3] .is_wysiwyg = "true";
defparam \dut|pat2|LED[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N19
dffeas \dut|pat1|internal_led[4]~DUPLICATE (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat1|internal_led [3]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|internal_led[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|internal_led[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|pat1|internal_led[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N21
cyclonev_lcell_comb \dut|Selector16~1 (
// Equation(s):
// \dut|Selector16~1_combout  = ( \dut|state.one~q  & ( ((\dut|state.zero~q  & \dut|pat0|internal_led [3])) # (\dut|pat1|internal_led[4]~DUPLICATE_q ) ) ) # ( !\dut|state.one~q  & ( (\dut|state.zero~q  & \dut|pat0|internal_led [3]) ) )

	.dataa(!\dut|state.zero~q ),
	.datab(gnd),
	.datac(!\dut|pat0|internal_led [3]),
	.datad(!\dut|pat1|internal_led[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector16~1 .extended_lut = "off";
defparam \dut|Selector16~1 .lut_mask = 64'h0505050505FF05FF;
defparam \dut|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X80_Y5_N36
cyclonev_lcell_comb \dut|Selector16~2 (
// Equation(s):
// \dut|Selector16~2_combout  = ( \dut|Selector16~1_combout  & ( \dut|state.two~q  ) ) # ( !\dut|Selector16~1_combout  & ( \dut|state.two~q  & ( (((\dut|state.display~q  & \sw[3]~input_o )) # (\dut|pat2|LED [3])) # (\dut|Selector16~0_combout ) ) ) ) # ( 
// \dut|Selector16~1_combout  & ( !\dut|state.two~q  ) ) # ( !\dut|Selector16~1_combout  & ( !\dut|state.two~q  & ( ((\dut|state.display~q  & \sw[3]~input_o )) # (\dut|Selector16~0_combout ) ) ) )

	.dataa(!\dut|state.display~q ),
	.datab(!\dut|Selector16~0_combout ),
	.datac(!\dut|pat2|LED [3]),
	.datad(!\sw[3]~input_o ),
	.datae(!\dut|Selector16~1_combout ),
	.dataf(!\dut|state.two~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector16~2 .extended_lut = "off";
defparam \dut|Selector16~2 .lut_mask = 64'h3377FFFF3F7FFFFF;
defparam \dut|Selector16~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X80_Y5_N37
dffeas \dut|led_active[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector16~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[3] .is_wysiwyg = "true";
defparam \dut|led_active[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y4_N39
cyclonev_lcell_comb \dut|pat2|LED[4]~feeder (
// Equation(s):
// \dut|pat2|LED[4]~feeder_combout  = ( \dut|pat2|count [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat2|count [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat2|LED[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat2|LED[4]~feeder .extended_lut = "off";
defparam \dut|pat2|LED[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|pat2|LED[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N41
dffeas \dut|pat2|LED[4] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(\dut|pat2|LED[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[4] .is_wysiwyg = "true";
defparam \dut|pat2|LED[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N57
cyclonev_lcell_comb \dut|Selector15~0 (
// Equation(s):
// \dut|Selector15~0_combout  = ( \dut|state.one~q  & ( \dut|pat1|internal_led [5] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat1|internal_led [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector15~0 .extended_lut = "off";
defparam \dut|Selector15~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \dut|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N6
cyclonev_lcell_comb \dut|pat4|LED~4 (
// Equation(s):
// \dut|pat4|LED~4_combout  = ( \dut|pat4|internal_right [4] ) # ( !\dut|pat4|internal_right [4] & ( \dut|pat4|internal_left [4] ) )

	.dataa(gnd),
	.datab(!\dut|pat4|internal_left [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_right [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~4 .extended_lut = "off";
defparam \dut|pat4|LED~4 .lut_mask = 64'h33333333FFFFFFFF;
defparam \dut|pat4|LED~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y7_N47
dffeas \dut|pat4|LED[4] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat4|LED~4_combout ),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[4] .is_wysiwyg = "true";
defparam \dut|pat4|LED[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X80_Y3_N2
dffeas \dut|pat3|LED[4] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count [4]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[4] .is_wysiwyg = "true";
defparam \dut|pat3|LED[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N33
cyclonev_lcell_comb \dut|Selector15~1 (
// Equation(s):
// \dut|Selector15~1_combout  = ( \dut|state.three~q  & ( (!\dut|pat3|LED [4]) # ((\dut|pat4|LED [4] & \dut|state.four~q )) ) ) # ( !\dut|state.three~q  & ( (\dut|pat4|LED [4] & \dut|state.four~q ) ) )

	.dataa(!\dut|pat4|LED [4]),
	.datab(!\dut|state.four~q ),
	.datac(!\dut|pat3|LED [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|state.three~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector15~1 .extended_lut = "off";
defparam \dut|Selector15~1 .lut_mask = 64'h11111111F1F1F1F1;
defparam \dut|Selector15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y4_N22
dffeas \dut|pat0|internal_led[4]~DUPLICATE (
	.clk(\dut|clk_gen_comp|internal_div_2~q ),
	.d(gnd),
	.asdata(\dut|pat0|internal_led [5]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat0|internal_led[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat0|internal_led[4]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|pat0|internal_led[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N0
cyclonev_lcell_comb \dut|Selector15~2 (
// Equation(s):
// \dut|Selector15~2_combout  = ( \dut|pat0|internal_led[4]~DUPLICATE_q  & ( \dut|state.zero~q  ) ) # ( !\dut|pat0|internal_led[4]~DUPLICATE_q  & ( \dut|state.zero~q  & ( (((\dut|pat2|LED [4] & \dut|state.two~q )) # (\dut|Selector15~1_combout )) # 
// (\dut|Selector15~0_combout ) ) ) ) # ( \dut|pat0|internal_led[4]~DUPLICATE_q  & ( !\dut|state.zero~q  & ( (((\dut|pat2|LED [4] & \dut|state.two~q )) # (\dut|Selector15~1_combout )) # (\dut|Selector15~0_combout ) ) ) ) # ( 
// !\dut|pat0|internal_led[4]~DUPLICATE_q  & ( !\dut|state.zero~q  & ( (((\dut|pat2|LED [4] & \dut|state.two~q )) # (\dut|Selector15~1_combout )) # (\dut|Selector15~0_combout ) ) ) )

	.dataa(!\dut|pat2|LED [4]),
	.datab(!\dut|Selector15~0_combout ),
	.datac(!\dut|Selector15~1_combout ),
	.datad(!\dut|state.two~q ),
	.datae(!\dut|pat0|internal_led[4]~DUPLICATE_q ),
	.dataf(!\dut|state.zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector15~2 .extended_lut = "off";
defparam \dut|Selector15~2 .lut_mask = 64'h3F7F3F7F3F7FFFFF;
defparam \dut|Selector15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N1
dffeas \dut|led_active[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[4] .is_wysiwyg = "true";
defparam \dut|led_active[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y7_N15
cyclonev_lcell_comb \dut|pat4|LED~5 (
// Equation(s):
// \dut|pat4|LED~5_combout  = (\dut|pat4|internal_left [5]) # (\dut|pat4|internal_right [5])

	.dataa(gnd),
	.datab(!\dut|pat4|internal_right [5]),
	.datac(!\dut|pat4|internal_left [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~5 .extended_lut = "off";
defparam \dut|pat4|LED~5 .lut_mask = 64'h3F3F3F3F3F3F3F3F;
defparam \dut|pat4|LED~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y7_N16
dffeas \dut|pat4|LED[5] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|LED~5_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[5] .is_wysiwyg = "true";
defparam \dut|pat4|LED[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y3_N46
dffeas \dut|pat3|LED[5] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count [5]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[5] .is_wysiwyg = "true";
defparam \dut|pat3|LED[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N45
cyclonev_lcell_comb \dut|Selector14~1 (
// Equation(s):
// \dut|Selector14~1_combout  = ( \dut|state.four~q  & ( ((\dut|state.three~q  & !\dut|pat3|LED [5])) # (\dut|pat4|LED [5]) ) ) # ( !\dut|state.four~q  & ( (\dut|state.three~q  & !\dut|pat3|LED [5]) ) )

	.dataa(!\dut|pat4|LED [5]),
	.datab(!\dut|state.three~q ),
	.datac(gnd),
	.datad(!\dut|pat3|LED [5]),
	.datae(gnd),
	.dataf(!\dut|state.four~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector14~1 .extended_lut = "off";
defparam \dut|Selector14~1 .lut_mask = 64'h3300330077557755;
defparam \dut|Selector14~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N34
dffeas \dut|pat2|LED[5] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|count [5]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[5] .is_wysiwyg = "true";
defparam \dut|pat2|LED[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N57
cyclonev_lcell_comb \dut|Selector14~0 (
// Equation(s):
// \dut|Selector14~0_combout  = ( \dut|pat1|internal_led [6] & ( \dut|state.one~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|pat1|internal_led [6]),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector14~0 .extended_lut = "off";
defparam \dut|Selector14~0 .lut_mask = 64'h000000000000FFFF;
defparam \dut|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N36
cyclonev_lcell_comb \dut|Selector14~2 (
// Equation(s):
// \dut|Selector14~2_combout  = ( \dut|Selector14~0_combout  & ( \dut|state.zero~q  ) ) # ( !\dut|Selector14~0_combout  & ( \dut|state.zero~q  & ( (((\dut|pat2|LED [5] & \dut|state.two~q )) # (\dut|pat0|internal_led [5])) # (\dut|Selector14~1_combout ) ) ) ) 
// # ( \dut|Selector14~0_combout  & ( !\dut|state.zero~q  ) ) # ( !\dut|Selector14~0_combout  & ( !\dut|state.zero~q  & ( ((\dut|pat2|LED [5] & \dut|state.two~q )) # (\dut|Selector14~1_combout ) ) ) )

	.dataa(!\dut|Selector14~1_combout ),
	.datab(!\dut|pat2|LED [5]),
	.datac(!\dut|pat0|internal_led [5]),
	.datad(!\dut|state.two~q ),
	.datae(!\dut|Selector14~0_combout ),
	.dataf(!\dut|state.zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector14~2 .extended_lut = "off";
defparam \dut|Selector14~2 .lut_mask = 64'h5577FFFF5F7FFFFF;
defparam \dut|Selector14~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N37
dffeas \dut|led_active[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector14~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[5] .is_wysiwyg = "true";
defparam \dut|led_active[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X78_Y7_N52
dffeas \dut|pat1|LED[6] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(gnd),
	.asdata(\dut|pat1|internal_led [6]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat1|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat1|LED[6] .is_wysiwyg = "true";
defparam \dut|pat1|LED[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X79_Y7_N24
cyclonev_lcell_comb \dut|Selector13~0 (
// Equation(s):
// \dut|Selector13~0_combout  = ( \dut|state.one~q  & ( \dut|pat1|LED [6] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat1|LED [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|state.one~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector13~0 .extended_lut = "off";
defparam \dut|Selector13~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \dut|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N54
cyclonev_lcell_comb \dut|pat4|LED~6 (
// Equation(s):
// \dut|pat4|LED~6_combout  = ( \dut|pat4|internal_right [6] & ( \dut|pat4|internal_left [6] ) ) # ( !\dut|pat4|internal_right [6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|pat4|internal_left [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|pat4|internal_right [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|pat4|LED~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|pat4|LED~6 .extended_lut = "off";
defparam \dut|pat4|LED~6 .lut_mask = 64'hFFFFFFFF0F0F0F0F;
defparam \dut|pat4|LED~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y7_N56
dffeas \dut|pat4|LED[6] (
	.clk(\dut|clk_gen_comp|internal_div_4~q ),
	.d(\dut|pat4|LED~6_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat4|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat4|LED[6] .is_wysiwyg = "true";
defparam \dut|pat4|LED[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X79_Y3_N32
dffeas \dut|pat3|LED[6] (
	.clk(\dut|clk_gen_comp|internal_div_8~q ),
	.d(gnd),
	.asdata(\dut|pat3|count [6]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat3|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat3|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat3|LED[6] .is_wysiwyg = "true";
defparam \dut|pat3|LED[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N42
cyclonev_lcell_comb \dut|Selector13~1 (
// Equation(s):
// \dut|Selector13~1_combout  = ( \dut|state.four~q  & ( ((\dut|state.three~q  & !\dut|pat3|LED [6])) # (\dut|pat4|LED [6]) ) ) # ( !\dut|state.four~q  & ( (\dut|state.three~q  & !\dut|pat3|LED [6]) ) )

	.dataa(gnd),
	.datab(!\dut|state.three~q ),
	.datac(!\dut|pat4|LED [6]),
	.datad(!\dut|pat3|LED [6]),
	.datae(gnd),
	.dataf(!\dut|state.four~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector13~1 .extended_lut = "off";
defparam \dut|Selector13~1 .lut_mask = 64'h330033003F0F3F0F;
defparam \dut|Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X79_Y4_N17
dffeas \dut|pat2|LED[6] (
	.clk(\dut|clk_gen_comp|internal_mult_2~q ),
	.d(gnd),
	.asdata(\dut|pat2|count [6]),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dut|pat2|LessThan0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|pat2|LED [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|pat2|LED[6] .is_wysiwyg = "true";
defparam \dut|pat2|LED[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y4_N42
cyclonev_lcell_comb \dut|Selector13~2 (
// Equation(s):
// \dut|Selector13~2_combout  = ( \dut|pat0|internal_led [6] & ( \dut|state.zero~q  ) ) # ( !\dut|pat0|internal_led [6] & ( \dut|state.zero~q  & ( (((\dut|pat2|LED [6] & \dut|state.two~q )) # (\dut|Selector13~1_combout )) # (\dut|Selector13~0_combout ) ) ) ) 
// # ( \dut|pat0|internal_led [6] & ( !\dut|state.zero~q  & ( (((\dut|pat2|LED [6] & \dut|state.two~q )) # (\dut|Selector13~1_combout )) # (\dut|Selector13~0_combout ) ) ) ) # ( !\dut|pat0|internal_led [6] & ( !\dut|state.zero~q  & ( (((\dut|pat2|LED [6] & 
// \dut|state.two~q )) # (\dut|Selector13~1_combout )) # (\dut|Selector13~0_combout ) ) ) )

	.dataa(!\dut|Selector13~0_combout ),
	.datab(!\dut|Selector13~1_combout ),
	.datac(!\dut|pat2|LED [6]),
	.datad(!\dut|state.two~q ),
	.datae(!\dut|pat0|internal_led [6]),
	.dataf(!\dut|state.zero~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|Selector13~2 .extended_lut = "off";
defparam \dut|Selector13~2 .lut_mask = 64'h777F777F777FFFFF;
defparam \dut|Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X78_Y4_N43
dffeas \dut|led_active[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|Selector13~2_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[6] .is_wysiwyg = "true";
defparam \dut|led_active[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~25 (
// Equation(s):
// \dut|clk_gen_comp|Add0~25_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [0] ) + ( VCC ) + ( !VCC ))
// \dut|clk_gen_comp|Add0~26  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~25_sumout ),
	.cout(\dut|clk_gen_comp|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~25 .lut_mask = 64'h0000000000000F0F;
defparam \dut|clk_gen_comp|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N2
dffeas \dut|clk_gen_comp|cnt_div_1[0] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[0] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~21 (
// Equation(s):
// \dut|clk_gen_comp|Add0~21_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~26  ))
// \dut|clk_gen_comp|Add0~22  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [1] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~26  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~21_sumout ),
	.cout(\dut|clk_gen_comp|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~21 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N5
dffeas \dut|clk_gen_comp|cnt_div_1[1] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[1] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~33 (
// Equation(s):
// \dut|clk_gen_comp|Add0~33_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~22  ))
// \dut|clk_gen_comp|Add0~34  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [2] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~22  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~33_sumout ),
	.cout(\dut|clk_gen_comp|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N8
dffeas \dut|clk_gen_comp|cnt_div_1[2] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[2] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~29 (
// Equation(s):
// \dut|clk_gen_comp|Add0~29_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~34  ))
// \dut|clk_gen_comp|Add0~30  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [3] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~34  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~29_sumout ),
	.cout(\dut|clk_gen_comp|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N10
dffeas \dut|clk_gen_comp|cnt_div_1[3] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[3] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~17 (
// Equation(s):
// \dut|clk_gen_comp|Add0~17_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~30  ))
// \dut|clk_gen_comp|Add0~18  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [4] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~30  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~17_sumout ),
	.cout(\dut|clk_gen_comp|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N14
dffeas \dut|clk_gen_comp|cnt_div_1[4] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[4] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~13 (
// Equation(s):
// \dut|clk_gen_comp|Add0~13_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~18  ))
// \dut|clk_gen_comp|Add0~14  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [5] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~13_sumout ),
	.cout(\dut|clk_gen_comp|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N16
dffeas \dut|clk_gen_comp|cnt_div_1[5] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[5] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~9 (
// Equation(s):
// \dut|clk_gen_comp|Add0~9_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~14  ))
// \dut|clk_gen_comp|Add0~10  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [6] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~14  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~9_sumout ),
	.cout(\dut|clk_gen_comp|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~9 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N19
dffeas \dut|clk_gen_comp|cnt_div_1[6] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[6] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~5 (
// Equation(s):
// \dut|clk_gen_comp|Add0~5_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~10  ))
// \dut|clk_gen_comp|Add0~6  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [7] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~10  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~5_sumout ),
	.cout(\dut|clk_gen_comp|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~5 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N23
dffeas \dut|clk_gen_comp|cnt_div_1[7] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[7] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~61 (
// Equation(s):
// \dut|clk_gen_comp|Add0~61_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~6  ))
// \dut|clk_gen_comp|Add0~62  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [8] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~61_sumout ),
	.cout(\dut|clk_gen_comp|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~61 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~61 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N26
dffeas \dut|clk_gen_comp|cnt_div_1[8] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[8] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~53 (
// Equation(s):
// \dut|clk_gen_comp|Add0~53_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~62  ))
// \dut|clk_gen_comp|Add0~54  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [9] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~62  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~53_sumout ),
	.cout(\dut|clk_gen_comp|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~53 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~53 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N28
dffeas \dut|clk_gen_comp|cnt_div_1[9] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[9] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~57 (
// Equation(s):
// \dut|clk_gen_comp|Add0~57_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add0~54  ))
// \dut|clk_gen_comp|Add0~58  = CARRY(( \dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~57_sumout ),
	.cout(\dut|clk_gen_comp|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~57 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N31
dffeas \dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~49 (
// Equation(s):
// \dut|clk_gen_comp|Add0~49_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~58  ))
// \dut|clk_gen_comp|Add0~50  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [11] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~58  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~49_sumout ),
	.cout(\dut|clk_gen_comp|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~49 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N35
dffeas \dut|clk_gen_comp|cnt_div_1[11] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[11] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N36
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~45 (
// Equation(s):
// \dut|clk_gen_comp|Add0~45_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~50  ))
// \dut|clk_gen_comp|Add0~46  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [12] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~50  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~45_sumout ),
	.cout(\dut|clk_gen_comp|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~45 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N38
dffeas \dut|clk_gen_comp|cnt_div_1[12] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [12]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[12] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N39
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~41 (
// Equation(s):
// \dut|clk_gen_comp|Add0~41_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~46  ))
// \dut|clk_gen_comp|Add0~42  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [13] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~41_sumout ),
	.cout(\dut|clk_gen_comp|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~41 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N40
dffeas \dut|clk_gen_comp|cnt_div_1[13] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [13]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[13] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N42
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~37 (
// Equation(s):
// \dut|clk_gen_comp|Add0~37_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~42  ))
// \dut|clk_gen_comp|Add0~38  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [14] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~42  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~37_sumout ),
	.cout(\dut|clk_gen_comp|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~37 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N44
dffeas \dut|clk_gen_comp|cnt_div_1[14] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [14]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[14] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N45
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~89 (
// Equation(s):
// \dut|clk_gen_comp|Add0~89_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~38  ))
// \dut|clk_gen_comp|Add0~90  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [15] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~89_sumout ),
	.cout(\dut|clk_gen_comp|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~89 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N46
dffeas \dut|clk_gen_comp|cnt_div_1[15] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [15]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[15] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N48
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~85 (
// Equation(s):
// \dut|clk_gen_comp|Add0~85_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~90  ))
// \dut|clk_gen_comp|Add0~86  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [16] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~85_sumout ),
	.cout(\dut|clk_gen_comp|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~85 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N49
dffeas \dut|clk_gen_comp|cnt_div_1[16] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [16]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[16] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N51
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~81 (
// Equation(s):
// \dut|clk_gen_comp|Add0~81_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add0~86  ))
// \dut|clk_gen_comp|Add0~82  = CARRY(( \dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE_q  ) + ( GND ) + ( \dut|clk_gen_comp|Add0~86  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~81_sumout ),
	.cout(\dut|clk_gen_comp|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~81 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~81 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N52
dffeas \dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N54
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~65 (
// Equation(s):
// \dut|clk_gen_comp|Add0~65_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~82  ))
// \dut|clk_gen_comp|Add0~66  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [18] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~82  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~65_sumout ),
	.cout(\dut|clk_gen_comp|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~65 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N55
dffeas \dut|clk_gen_comp|cnt_div_1[18] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [18]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[18] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y4_N57
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~77 (
// Equation(s):
// \dut|clk_gen_comp|Add0~77_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~66  ))
// \dut|clk_gen_comp|Add0~78  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [19] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~66  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~77_sumout ),
	.cout(\dut|clk_gen_comp|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~77 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N58
dffeas \dut|clk_gen_comp|cnt_div_1[19] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [19]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[19] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N0
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~73 (
// Equation(s):
// \dut|clk_gen_comp|Add0~73_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~78  ))
// \dut|clk_gen_comp|Add0~74  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [20] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~78  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [20]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~73_sumout ),
	.cout(\dut|clk_gen_comp|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~73 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N2
dffeas \dut|clk_gen_comp|cnt_div_1[20] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [20]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[20] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N3
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~69 (
// Equation(s):
// \dut|clk_gen_comp|Add0~69_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~74  ))
// \dut|clk_gen_comp|Add0~70  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [21] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [21]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~69_sumout ),
	.cout(\dut|clk_gen_comp|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~69 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N4
dffeas \dut|clk_gen_comp|cnt_div_1[21] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [21]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[21] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N6
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~117 (
// Equation(s):
// \dut|clk_gen_comp|Add0~117_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~70  ))
// \dut|clk_gen_comp|Add0~118  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [22] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~70  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~117_sumout ),
	.cout(\dut|clk_gen_comp|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~117 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~117 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N8
dffeas \dut|clk_gen_comp|cnt_div_1[22] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [22]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[22] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N9
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~113 (
// Equation(s):
// \dut|clk_gen_comp|Add0~113_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~118  ))
// \dut|clk_gen_comp|Add0~114  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [23] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~118  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~113_sumout ),
	.cout(\dut|clk_gen_comp|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~113 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N10
dffeas \dut|clk_gen_comp|cnt_div_1[23] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [23]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[23] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N12
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~109 (
// Equation(s):
// \dut|clk_gen_comp|Add0~109_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~114  ))
// \dut|clk_gen_comp|Add0~110  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [24] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~114  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~109_sumout ),
	.cout(\dut|clk_gen_comp|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~109 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N14
dffeas \dut|clk_gen_comp|cnt_div_1[24] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [24]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[24] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N15
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~93 (
// Equation(s):
// \dut|clk_gen_comp|Add0~93_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~110  ))
// \dut|clk_gen_comp|Add0~94  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [25] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~93_sumout ),
	.cout(\dut|clk_gen_comp|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~93 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \dut|clk_gen_comp|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N16
dffeas \dut|clk_gen_comp|cnt_div_1[25] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [25]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[25] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N18
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~105 (
// Equation(s):
// \dut|clk_gen_comp|Add0~105_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~94  ))
// \dut|clk_gen_comp|Add0~106  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [26] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~94  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~105_sumout ),
	.cout(\dut|clk_gen_comp|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~105 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~105 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N19
dffeas \dut|clk_gen_comp|cnt_div_1[26] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [26]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[26] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N21
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~101 (
// Equation(s):
// \dut|clk_gen_comp|Add0~101_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~106  ))
// \dut|clk_gen_comp|Add0~102  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [27] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~106  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~101_sumout ),
	.cout(\dut|clk_gen_comp|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~101 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~101 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N23
dffeas \dut|clk_gen_comp|cnt_div_1[27] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [27]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[27] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N24
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~97 (
// Equation(s):
// \dut|clk_gen_comp|Add0~97_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~102  ))
// \dut|clk_gen_comp|Add0~98  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [28] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~102  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [28]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~97_sumout ),
	.cout(\dut|clk_gen_comp|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~97 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~97 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N25
dffeas \dut|clk_gen_comp|cnt_div_1[28] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [28]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[28] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N27
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~125 (
// Equation(s):
// \dut|clk_gen_comp|Add0~125_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~98  ))
// \dut|clk_gen_comp|Add0~126  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [29] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~98  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~125_sumout ),
	.cout(\dut|clk_gen_comp|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~125 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~125 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N29
dffeas \dut|clk_gen_comp|cnt_div_1[29] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [29]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[29] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N30
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~121 (
// Equation(s):
// \dut|clk_gen_comp|Add0~121_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~126  ))
// \dut|clk_gen_comp|Add0~122  = CARRY(( \dut|clk_gen_comp|cnt_div_1 [30] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~126  ))

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [30]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~121_sumout ),
	.cout(\dut|clk_gen_comp|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~121 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~121 .lut_mask = 64'h0000FFFF00003333;
defparam \dut|clk_gen_comp|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N32
dffeas \dut|clk_gen_comp|cnt_div_1[30] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [30]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[30] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~23 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~23_combout  = ( !\dut|clk_gen_comp|cnt_div_1 [29] & ( !\dut|clk_gen_comp|cnt_div_1 [30] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [29]),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~23 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~23 .lut_mask = 64'hFFFF000000000000;
defparam \dut|clk_gen_comp|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N17
dffeas \dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \dut|clk_gen_comp|Mult0~mac (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({vcc,gnd,vcc,vcc,vcc,vcc,vcc,gnd,vcc,gnd,vcc,vcc,vcc,vcc,gnd,gnd,gnd,gnd,vcc,gnd,gnd}),
	.ay({gnd,gnd,gnd,gnd,gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\dut|clk_gen_comp|Mult0~mac_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Mult0~mac .accumulate_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .ax_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .ax_width = 21;
defparam \dut|clk_gen_comp|Mult0~mac .ay_scan_in_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .ay_scan_in_width = 7;
defparam \dut|clk_gen_comp|Mult0~mac .ay_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult0~mac .az_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .bx_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .by_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .by_use_scan_in = "false";
defparam \dut|clk_gen_comp|Mult0~mac .bz_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_0 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_1 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_2 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_3 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_4 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_5 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_6 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_a_7 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_0 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_1 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_2 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_3 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_4 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_5 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_6 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_b_7 = 0;
defparam \dut|clk_gen_comp|Mult0~mac .coef_sel_a_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .coef_sel_b_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .delay_scan_out_ay = "false";
defparam \dut|clk_gen_comp|Mult0~mac .delay_scan_out_by = "false";
defparam \dut|clk_gen_comp|Mult0~mac .enable_double_accum = "false";
defparam \dut|clk_gen_comp|Mult0~mac .load_const_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .load_const_value = 0;
defparam \dut|clk_gen_comp|Mult0~mac .mode_sub_location = 0;
defparam \dut|clk_gen_comp|Mult0~mac .negate_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .operand_source_max = "input";
defparam \dut|clk_gen_comp|Mult0~mac .operand_source_may = "input";
defparam \dut|clk_gen_comp|Mult0~mac .operand_source_mbx = "input";
defparam \dut|clk_gen_comp|Mult0~mac .operand_source_mby = "input";
defparam \dut|clk_gen_comp|Mult0~mac .operation_mode = "m27x27";
defparam \dut|clk_gen_comp|Mult0~mac .output_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .preadder_subtract_a = "false";
defparam \dut|clk_gen_comp|Mult0~mac .preadder_subtract_b = "false";
defparam \dut|clk_gen_comp|Mult0~mac .result_a_width = 64;
defparam \dut|clk_gen_comp|Mult0~mac .signed_max = "false";
defparam \dut|clk_gen_comp|Mult0~mac .signed_may = "false";
defparam \dut|clk_gen_comp|Mult0~mac .signed_mbx = "false";
defparam \dut|clk_gen_comp|Mult0~mac .signed_mby = "false";
defparam \dut|clk_gen_comp|Mult0~mac .sub_clock = "none";
defparam \dut|clk_gen_comp|Mult0~mac .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N57
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~17 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~17_combout  = ( \dut|clk_gen_comp|cnt_div_1 [24] & ( !\dut|clk_gen_comp|max_div_1 [24] ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [24] & ( \dut|clk_gen_comp|max_div_1 [24] ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_div_1 [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~17 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~17 .lut_mask = 64'h33333333CCCCCCCC;
defparam \dut|clk_gen_comp|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N3
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~18 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~18_combout  = !\dut|clk_gen_comp|cnt_div_1 [23] $ (!\dut|clk_gen_comp|max_div_1 [23])

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|max_div_1 [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~18 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~18 .lut_mask = 64'h55AA55AA55AA55AA;
defparam \dut|clk_gen_comp|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~19 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~19_combout  = ( \dut|clk_gen_comp|max_div_1 [22] & ( !\dut|clk_gen_comp|cnt_div_1 [22] ) ) # ( !\dut|clk_gen_comp|max_div_1 [22] & ( \dut|clk_gen_comp|cnt_div_1 [22] ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~19 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~19 .lut_mask = 64'h33333333CCCCCCCC;
defparam \dut|clk_gen_comp|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~16 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~16_combout  = ( \dut|clk_gen_comp|cnt_div_1 [27] & ( \dut|clk_gen_comp|max_div_1 [26] & ( (\dut|clk_gen_comp|max_div_1 [27] & (\dut|clk_gen_comp|cnt_div_1 [26] & (!\dut|clk_gen_comp|cnt_div_1 [28] $ (\dut|clk_gen_comp|max_div_1 
// [28])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [27] & ( \dut|clk_gen_comp|max_div_1 [26] & ( (!\dut|clk_gen_comp|max_div_1 [27] & (\dut|clk_gen_comp|cnt_div_1 [26] & (!\dut|clk_gen_comp|cnt_div_1 [28] $ (\dut|clk_gen_comp|max_div_1 [28])))) ) ) ) # ( 
// \dut|clk_gen_comp|cnt_div_1 [27] & ( !\dut|clk_gen_comp|max_div_1 [26] & ( (\dut|clk_gen_comp|max_div_1 [27] & (!\dut|clk_gen_comp|cnt_div_1 [26] & (!\dut|clk_gen_comp|cnt_div_1 [28] $ (\dut|clk_gen_comp|max_div_1 [28])))) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_1 [27] & ( !\dut|clk_gen_comp|max_div_1 [26] & ( (!\dut|clk_gen_comp|max_div_1 [27] & (!\dut|clk_gen_comp|cnt_div_1 [26] & (!\dut|clk_gen_comp|cnt_div_1 [28] $ (\dut|clk_gen_comp|max_div_1 [28])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [27]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [28]),
	.datac(!\dut|clk_gen_comp|max_div_1 [28]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [26]),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [27]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~16 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~16 .lut_mask = 64'h8200410000820041;
defparam \dut|clk_gen_comp|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~20 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~20_combout  = ( \dut|clk_gen_comp|max_div_1 [25] & ( \dut|clk_gen_comp|LessThan0~16_combout  & ( (\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & (!\dut|clk_gen_comp|LessThan0~17_combout  & 
// (!\dut|clk_gen_comp|LessThan0~18_combout  & !\dut|clk_gen_comp|LessThan0~19_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [25] & ( \dut|clk_gen_comp|LessThan0~16_combout  & ( (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & 
// (!\dut|clk_gen_comp|LessThan0~17_combout  & (!\dut|clk_gen_comp|LessThan0~18_combout  & !\dut|clk_gen_comp|LessThan0~19_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|LessThan0~17_combout ),
	.datac(!\dut|clk_gen_comp|LessThan0~18_combout ),
	.datad(!\dut|clk_gen_comp|LessThan0~19_combout ),
	.datae(!\dut|clk_gen_comp|max_div_1 [25]),
	.dataf(!\dut|clk_gen_comp|LessThan0~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~20 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~20 .lut_mask = 64'h0000000080004000;
defparam \dut|clk_gen_comp|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~31 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~31_combout  = ( \dut|clk_gen_comp|max_div_1 [23] & ( \dut|clk_gen_comp|max_div_1 [22] & ( (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & ((!\dut|clk_gen_comp|cnt_div_1 [22]) # ((!\dut|clk_gen_comp|cnt_div_1 [23]) # 
// (\dut|clk_gen_comp|max_div_1 [25])))) # (\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_1 [25] & ((!\dut|clk_gen_comp|cnt_div_1 [22]) # (!\dut|clk_gen_comp|cnt_div_1 [23])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [23] & ( 
// \dut|clk_gen_comp|max_div_1 [22] & ( (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & (((!\dut|clk_gen_comp|cnt_div_1 [22] & !\dut|clk_gen_comp|cnt_div_1 [23])) # (\dut|clk_gen_comp|max_div_1 [25]))) # (\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & 
// (!\dut|clk_gen_comp|cnt_div_1 [22] & (\dut|clk_gen_comp|max_div_1 [25] & !\dut|clk_gen_comp|cnt_div_1 [23]))) ) ) ) # ( \dut|clk_gen_comp|max_div_1 [23] & ( !\dut|clk_gen_comp|max_div_1 [22] & ( (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & 
// ((!\dut|clk_gen_comp|cnt_div_1 [23]) # (\dut|clk_gen_comp|max_div_1 [25]))) # (\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & (\dut|clk_gen_comp|max_div_1 [25] & !\dut|clk_gen_comp|cnt_div_1 [23])) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [23] & ( 
// !\dut|clk_gen_comp|max_div_1 [22] & ( (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_1 [25]) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [22]),
	.datac(!\dut|clk_gen_comp|max_div_1 [25]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [23]),
	.datae(!\dut|clk_gen_comp|max_div_1 [23]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [22]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~31 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~31 .lut_mask = 64'h0A0AAF0A8E0AAF8E;
defparam \dut|clk_gen_comp|LessThan0~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~32 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~32_combout  = ( \dut|clk_gen_comp|cnt_div_1 [24] & ( (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_1 [25]) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [24] & ( (!\dut|clk_gen_comp|max_div_1 [24] & 
// (!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q  & \dut|clk_gen_comp|max_div_1 [25])) # (\dut|clk_gen_comp|max_div_1 [24] & ((!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q ) # (\dut|clk_gen_comp|max_div_1 [25]))) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|max_div_1 [24]),
	.datac(!\dut|clk_gen_comp|cnt_div_1[25]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|max_div_1 [25]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [24]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~32 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~32 .lut_mask = 64'h30F330F300F000F0;
defparam \dut|clk_gen_comp|LessThan0~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~21 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~21_combout  = ( \dut|clk_gen_comp|cnt_div_1 [27] & ( \dut|clk_gen_comp|max_div_1 [26] & ( (!\dut|clk_gen_comp|cnt_div_1 [28] & (((\dut|clk_gen_comp|max_div_1 [27] & !\dut|clk_gen_comp|cnt_div_1 [26])) # 
// (\dut|clk_gen_comp|max_div_1 [28]))) # (\dut|clk_gen_comp|cnt_div_1 [28] & (\dut|clk_gen_comp|max_div_1 [27] & (\dut|clk_gen_comp|max_div_1 [28] & !\dut|clk_gen_comp|cnt_div_1 [26]))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [27] & ( 
// \dut|clk_gen_comp|max_div_1 [26] & ( (!\dut|clk_gen_comp|cnt_div_1 [28] & (((!\dut|clk_gen_comp|cnt_div_1 [26]) # (\dut|clk_gen_comp|max_div_1 [28])) # (\dut|clk_gen_comp|max_div_1 [27]))) # (\dut|clk_gen_comp|cnt_div_1 [28] & (\dut|clk_gen_comp|max_div_1 
// [28] & ((!\dut|clk_gen_comp|cnt_div_1 [26]) # (\dut|clk_gen_comp|max_div_1 [27])))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_1 [27] & ( !\dut|clk_gen_comp|max_div_1 [26] & ( (!\dut|clk_gen_comp|cnt_div_1 [28] & \dut|clk_gen_comp|max_div_1 [28]) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_1 [27] & ( !\dut|clk_gen_comp|max_div_1 [26] & ( (!\dut|clk_gen_comp|max_div_1 [27] & (!\dut|clk_gen_comp|cnt_div_1 [28] & \dut|clk_gen_comp|max_div_1 [28])) # (\dut|clk_gen_comp|max_div_1 [27] & ((!\dut|clk_gen_comp|cnt_div_1 
// [28]) # (\dut|clk_gen_comp|max_div_1 [28]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [27]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [28]),
	.datac(!\dut|clk_gen_comp|max_div_1 [28]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [26]),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [27]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [26]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~21 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~21 .lut_mask = 64'h4D4D0C0CCF4D4D0C;
defparam \dut|clk_gen_comp|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~22 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~22_combout  = ( \dut|clk_gen_comp|LessThan0~32_combout  & ( !\dut|clk_gen_comp|LessThan0~21_combout  & ( !\dut|clk_gen_comp|LessThan0~16_combout  ) ) ) # ( !\dut|clk_gen_comp|LessThan0~32_combout  & ( 
// !\dut|clk_gen_comp|LessThan0~21_combout  & ( (!\dut|clk_gen_comp|LessThan0~16_combout ) # ((!\dut|clk_gen_comp|LessThan0~31_combout ) # (\dut|clk_gen_comp|LessThan0~17_combout )) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan0~16_combout ),
	.datab(!\dut|clk_gen_comp|LessThan0~17_combout ),
	.datac(!\dut|clk_gen_comp|LessThan0~31_combout ),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|LessThan0~32_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan0~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~22 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~22 .lut_mask = 64'hFBFBAAAA00000000;
defparam \dut|clk_gen_comp|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N53
dffeas \dut|clk_gen_comp|cnt_div_1[17] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [17]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[17] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~30 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~30_combout  = ( \dut|clk_gen_comp|max_div_1 [17] & ( (!\dut|clk_gen_comp|cnt_div_1 [17] & ((!\dut|clk_gen_comp|cnt_div_1 [18]) # (\dut|clk_gen_comp|max_div_1 [18]))) # (\dut|clk_gen_comp|cnt_div_1 [17] & 
// (!\dut|clk_gen_comp|cnt_div_1 [18] & \dut|clk_gen_comp|max_div_1 [18])) ) ) # ( !\dut|clk_gen_comp|max_div_1 [17] & ( (!\dut|clk_gen_comp|cnt_div_1 [18] & \dut|clk_gen_comp|max_div_1 [18]) ) )

	.dataa(gnd),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [17]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [18]),
	.datad(!\dut|clk_gen_comp|max_div_1 [18]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [17]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~30 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~30 .lut_mask = 64'h00F000F0C0FCC0FC;
defparam \dut|clk_gen_comp|LessThan0~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N47
dffeas \dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~29 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~29_combout  = ( \dut|clk_gen_comp|max_div_1 [16] & ( \dut|clk_gen_comp|max_div_1 [15] & ( (!\dut|clk_gen_comp|max_div_1 [18] & (!\dut|clk_gen_comp|cnt_div_1 [18] & ((!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q ) # 
// (!\dut|clk_gen_comp|cnt_div_1 [16])))) # (\dut|clk_gen_comp|max_div_1 [18] & ((!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q ) # ((!\dut|clk_gen_comp|cnt_div_1 [16]) # (!\dut|clk_gen_comp|cnt_div_1 [18])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [16] & ( 
// \dut|clk_gen_comp|max_div_1 [15] & ( (!\dut|clk_gen_comp|max_div_1 [18] & (!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_1 [16] & !\dut|clk_gen_comp|cnt_div_1 [18]))) # (\dut|clk_gen_comp|max_div_1 [18] & 
// ((!\dut|clk_gen_comp|cnt_div_1 [18]) # ((!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q  & !\dut|clk_gen_comp|cnt_div_1 [16])))) ) ) ) # ( \dut|clk_gen_comp|max_div_1 [16] & ( !\dut|clk_gen_comp|max_div_1 [15] & ( (!\dut|clk_gen_comp|max_div_1 [18] & 
// (!\dut|clk_gen_comp|cnt_div_1 [16] & !\dut|clk_gen_comp|cnt_div_1 [18])) # (\dut|clk_gen_comp|max_div_1 [18] & ((!\dut|clk_gen_comp|cnt_div_1 [16]) # (!\dut|clk_gen_comp|cnt_div_1 [18]))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [16] & ( 
// !\dut|clk_gen_comp|max_div_1 [15] & ( (\dut|clk_gen_comp|max_div_1 [18] & !\dut|clk_gen_comp|cnt_div_1 [18]) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|max_div_1 [18]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [16]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [18]),
	.datae(!\dut|clk_gen_comp|max_div_1 [16]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~29 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~29 .lut_mask = 64'h3300F330B320FB32;
defparam \dut|clk_gen_comp|LessThan0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~14 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~14_combout  = ( \dut|clk_gen_comp|max_div_1 [19] & ( \dut|clk_gen_comp|cnt_div_1 [20] & ( (!\dut|clk_gen_comp|max_div_1 [21] & (!\dut|clk_gen_comp|cnt_div_1 [21] & (!\dut|clk_gen_comp|cnt_div_1 [19] & 
// \dut|clk_gen_comp|max_div_1 [20]))) # (\dut|clk_gen_comp|max_div_1 [21] & ((!\dut|clk_gen_comp|cnt_div_1 [21]) # ((!\dut|clk_gen_comp|cnt_div_1 [19] & \dut|clk_gen_comp|max_div_1 [20])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [19] & ( 
// \dut|clk_gen_comp|cnt_div_1 [20] & ( (\dut|clk_gen_comp|max_div_1 [21] & !\dut|clk_gen_comp|cnt_div_1 [21]) ) ) ) # ( \dut|clk_gen_comp|max_div_1 [19] & ( !\dut|clk_gen_comp|cnt_div_1 [20] & ( (!\dut|clk_gen_comp|max_div_1 [21] & 
// (!\dut|clk_gen_comp|cnt_div_1 [21] & ((!\dut|clk_gen_comp|cnt_div_1 [19]) # (\dut|clk_gen_comp|max_div_1 [20])))) # (\dut|clk_gen_comp|max_div_1 [21] & ((!\dut|clk_gen_comp|cnt_div_1 [21]) # ((!\dut|clk_gen_comp|cnt_div_1 [19]) # 
// (\dut|clk_gen_comp|max_div_1 [20])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [19] & ( !\dut|clk_gen_comp|cnt_div_1 [20] & ( (!\dut|clk_gen_comp|max_div_1 [21] & (!\dut|clk_gen_comp|cnt_div_1 [21] & \dut|clk_gen_comp|max_div_1 [20])) # 
// (\dut|clk_gen_comp|max_div_1 [21] & ((!\dut|clk_gen_comp|cnt_div_1 [21]) # (\dut|clk_gen_comp|max_div_1 [20]))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [21]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [21]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [19]),
	.datad(!\dut|clk_gen_comp|max_div_1 [20]),
	.datae(!\dut|clk_gen_comp|max_div_1 [19]),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~14 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~14 .lut_mask = 64'h44DDD4DD444444D4;
defparam \dut|clk_gen_comp|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~11 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~11_combout  = ( \dut|clk_gen_comp|max_div_1 [19] & ( \dut|clk_gen_comp|cnt_div_1 [20] & ( (\dut|clk_gen_comp|cnt_div_1 [19] & (\dut|clk_gen_comp|max_div_1 [20] & (!\dut|clk_gen_comp|max_div_1 [21] $ (\dut|clk_gen_comp|cnt_div_1 
// [21])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [19] & ( \dut|clk_gen_comp|cnt_div_1 [20] & ( (!\dut|clk_gen_comp|cnt_div_1 [19] & (\dut|clk_gen_comp|max_div_1 [20] & (!\dut|clk_gen_comp|max_div_1 [21] $ (\dut|clk_gen_comp|cnt_div_1 [21])))) ) ) ) # ( 
// \dut|clk_gen_comp|max_div_1 [19] & ( !\dut|clk_gen_comp|cnt_div_1 [20] & ( (\dut|clk_gen_comp|cnt_div_1 [19] & (!\dut|clk_gen_comp|max_div_1 [20] & (!\dut|clk_gen_comp|max_div_1 [21] $ (\dut|clk_gen_comp|cnt_div_1 [21])))) ) ) ) # ( 
// !\dut|clk_gen_comp|max_div_1 [19] & ( !\dut|clk_gen_comp|cnt_div_1 [20] & ( (!\dut|clk_gen_comp|cnt_div_1 [19] & (!\dut|clk_gen_comp|max_div_1 [20] & (!\dut|clk_gen_comp|max_div_1 [21] $ (\dut|clk_gen_comp|cnt_div_1 [21])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [21]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [21]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [19]),
	.datad(!\dut|clk_gen_comp|max_div_1 [20]),
	.datae(!\dut|clk_gen_comp|max_div_1 [19]),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~11 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~11 .lut_mask = 64'h9000090000900009;
defparam \dut|clk_gen_comp|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~15 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~15_combout  = ( \dut|clk_gen_comp|cnt_div_1 [17] & ( \dut|clk_gen_comp|LessThan0~11_combout  & ( (!\dut|clk_gen_comp|LessThan0~30_combout  & (!\dut|clk_gen_comp|LessThan0~14_combout  & ((!\dut|clk_gen_comp|max_div_1 [17]) # 
// (!\dut|clk_gen_comp|LessThan0~29_combout )))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [17] & ( \dut|clk_gen_comp|LessThan0~11_combout  & ( (!\dut|clk_gen_comp|LessThan0~30_combout  & (!\dut|clk_gen_comp|LessThan0~14_combout  & 
// ((!\dut|clk_gen_comp|LessThan0~29_combout ) # (\dut|clk_gen_comp|max_div_1 [17])))) ) ) ) # ( \dut|clk_gen_comp|cnt_div_1 [17] & ( !\dut|clk_gen_comp|LessThan0~11_combout  & ( !\dut|clk_gen_comp|LessThan0~14_combout  ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 
// [17] & ( !\dut|clk_gen_comp|LessThan0~11_combout  & ( !\dut|clk_gen_comp|LessThan0~14_combout  ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [17]),
	.datab(!\dut|clk_gen_comp|LessThan0~30_combout ),
	.datac(!\dut|clk_gen_comp|LessThan0~29_combout ),
	.datad(!\dut|clk_gen_comp|LessThan0~14_combout ),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [17]),
	.dataf(!\dut|clk_gen_comp|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~15 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~15 .lut_mask = 64'hFF00FF00C400C800;
defparam \dut|clk_gen_comp|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~25 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~25_combout  = ( \dut|clk_gen_comp|max_div_1 [4] & ( \dut|clk_gen_comp|max_div_1 [6] & ( (\dut|clk_gen_comp|cnt_div_1 [4] & (\dut|clk_gen_comp|cnt_div_1 [6] & (!\dut|clk_gen_comp|cnt_div_1 [5] $ (\dut|clk_gen_comp|max_div_1 
// [5])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [4] & ( \dut|clk_gen_comp|max_div_1 [6] & ( (!\dut|clk_gen_comp|cnt_div_1 [4] & (\dut|clk_gen_comp|cnt_div_1 [6] & (!\dut|clk_gen_comp|cnt_div_1 [5] $ (\dut|clk_gen_comp|max_div_1 [5])))) ) ) ) # ( 
// \dut|clk_gen_comp|max_div_1 [4] & ( !\dut|clk_gen_comp|max_div_1 [6] & ( (\dut|clk_gen_comp|cnt_div_1 [4] & (!\dut|clk_gen_comp|cnt_div_1 [6] & (!\dut|clk_gen_comp|cnt_div_1 [5] $ (\dut|clk_gen_comp|max_div_1 [5])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 
// [4] & ( !\dut|clk_gen_comp|max_div_1 [6] & ( (!\dut|clk_gen_comp|cnt_div_1 [4] & (!\dut|clk_gen_comp|cnt_div_1 [6] & (!\dut|clk_gen_comp|cnt_div_1 [5] $ (\dut|clk_gen_comp|max_div_1 [5])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [4]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [6]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [5]),
	.datad(!\dut|clk_gen_comp|max_div_1 [5]),
	.datae(!\dut|clk_gen_comp|max_div_1 [4]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~25 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~25 .lut_mask = 64'h8008400420021001;
defparam \dut|clk_gen_comp|LessThan0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N7
dffeas \dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~2 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~2_combout  = ( \dut|clk_gen_comp|max_div_1 [3] & ( (!\dut|clk_gen_comp|cnt_div_1 [3]) # ((\dut|clk_gen_comp|max_div_1 [2] & !\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q )) ) ) # ( !\dut|clk_gen_comp|max_div_1 [3] & ( 
// (\dut|clk_gen_comp|max_div_1 [2] & (!\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q  & !\dut|clk_gen_comp|cnt_div_1 [3])) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [2]),
	.datab(!\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [3]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~2 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~2 .lut_mask = 64'h44004400FF44FF44;
defparam \dut|clk_gen_comp|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~26 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~26_combout  = ( \dut|clk_gen_comp|cnt_div_1 [0] & ( \dut|clk_gen_comp|max_div_1 [1] & ( !\dut|clk_gen_comp|cnt_div_1 [1] ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [0] & ( \dut|clk_gen_comp|max_div_1 [1] & ( 
// (!\dut|clk_gen_comp|cnt_div_1 [1]) # (\dut|clk_gen_comp|max_div_1 [0]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [0] & ( !\dut|clk_gen_comp|max_div_1 [1] & ( (\dut|clk_gen_comp|max_div_1 [0] & !\dut|clk_gen_comp|cnt_div_1 [1]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [0]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [1]),
	.datad(gnd),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [0]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~26 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~26 .lut_mask = 64'h50500000F5F5F0F0;
defparam \dut|clk_gen_comp|LessThan0~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N9
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~1 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~1_combout  = ( \dut|clk_gen_comp|max_div_1 [3] & ( (\dut|clk_gen_comp|cnt_div_1 [3] & (!\dut|clk_gen_comp|max_div_1 [2] $ (\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q ))) ) ) # ( !\dut|clk_gen_comp|max_div_1 [3] & ( 
// (!\dut|clk_gen_comp|cnt_div_1 [3] & (!\dut|clk_gen_comp|max_div_1 [2] $ (\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q ))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [2]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1[2]~DUPLICATE_q ),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [3]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~1 .lut_mask = 64'hA500A50000A500A5;
defparam \dut|clk_gen_comp|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~3 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~3_combout  = ( \dut|clk_gen_comp|cnt_div_1 [7] & ( \dut|clk_gen_comp|max_div_1 [7] & ( (\dut|clk_gen_comp|LessThan0~25_combout  & (((\dut|clk_gen_comp|LessThan0~26_combout  & \dut|clk_gen_comp|LessThan0~1_combout )) # 
// (\dut|clk_gen_comp|LessThan0~2_combout ))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [7] & ( !\dut|clk_gen_comp|max_div_1 [7] & ( (\dut|clk_gen_comp|LessThan0~25_combout  & (((\dut|clk_gen_comp|LessThan0~26_combout  & \dut|clk_gen_comp|LessThan0~1_combout )) 
// # (\dut|clk_gen_comp|LessThan0~2_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan0~25_combout ),
	.datab(!\dut|clk_gen_comp|LessThan0~2_combout ),
	.datac(!\dut|clk_gen_comp|LessThan0~26_combout ),
	.datad(!\dut|clk_gen_comp|LessThan0~1_combout ),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [7]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~3 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~3 .lut_mask = 64'h1115000000001115;
defparam \dut|clk_gen_comp|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~34 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~34_combout  = ( \dut|clk_gen_comp|cnt_div_1 [13] & ( (\dut|clk_gen_comp|max_div_1 [13] & (!\dut|clk_gen_comp|max_div_1 [12] $ (\dut|clk_gen_comp|cnt_div_1 [12]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [13] & ( 
// (!\dut|clk_gen_comp|max_div_1 [13] & (!\dut|clk_gen_comp|max_div_1 [12] $ (\dut|clk_gen_comp|cnt_div_1 [12]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [12]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [12]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|max_div_1 [13]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~34 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~34 .lut_mask = 64'h9900990000990099;
defparam \dut|clk_gen_comp|LessThan0~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y4_N32
dffeas \dut|clk_gen_comp|cnt_div_1[10] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[10] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N12
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~33 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~33_combout  = ( \dut|clk_gen_comp|cnt_div_1 [10] & ( \dut|clk_gen_comp|max_div_1 [8] & ( (\dut|clk_gen_comp|max_div_1 [10] & (\dut|clk_gen_comp|cnt_div_1 [8] & (!\dut|clk_gen_comp|cnt_div_1 [11] $ (\dut|clk_gen_comp|max_div_1 
// [11])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [10] & ( \dut|clk_gen_comp|max_div_1 [8] & ( (!\dut|clk_gen_comp|max_div_1 [10] & (\dut|clk_gen_comp|cnt_div_1 [8] & (!\dut|clk_gen_comp|cnt_div_1 [11] $ (\dut|clk_gen_comp|max_div_1 [11])))) ) ) ) # ( 
// \dut|clk_gen_comp|cnt_div_1 [10] & ( !\dut|clk_gen_comp|max_div_1 [8] & ( (\dut|clk_gen_comp|max_div_1 [10] & (!\dut|clk_gen_comp|cnt_div_1 [8] & (!\dut|clk_gen_comp|cnt_div_1 [11] $ (\dut|clk_gen_comp|max_div_1 [11])))) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_1 [10] & ( !\dut|clk_gen_comp|max_div_1 [8] & ( (!\dut|clk_gen_comp|max_div_1 [10] & (!\dut|clk_gen_comp|cnt_div_1 [8] & (!\dut|clk_gen_comp|cnt_div_1 [11] $ (\dut|clk_gen_comp|max_div_1 [11])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [10]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [8]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [11]),
	.datad(!\dut|clk_gen_comp|max_div_1 [11]),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [10]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~33 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~33 .lut_mask = 64'h8008400420021001;
defparam \dut|clk_gen_comp|LessThan0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~7 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~7_combout  = ( \dut|clk_gen_comp|max_div_1 [9] & ( \dut|clk_gen_comp|LessThan0~33_combout  & ( (\dut|clk_gen_comp|LessThan0~34_combout  & (\dut|clk_gen_comp|cnt_div_1 [9] & (!\dut|clk_gen_comp|max_div_1 [14] $ 
// (\dut|clk_gen_comp|cnt_div_1 [14])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [9] & ( \dut|clk_gen_comp|LessThan0~33_combout  & ( (\dut|clk_gen_comp|LessThan0~34_combout  & (!\dut|clk_gen_comp|cnt_div_1 [9] & (!\dut|clk_gen_comp|max_div_1 [14] $ 
// (\dut|clk_gen_comp|cnt_div_1 [14])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [14]),
	.datac(!\dut|clk_gen_comp|LessThan0~34_combout ),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [9]),
	.datae(!\dut|clk_gen_comp|max_div_1 [9]),
	.dataf(!\dut|clk_gen_comp|LessThan0~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~7 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~7 .lut_mask = 64'h0000000009000009;
defparam \dut|clk_gen_comp|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~6 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~6_combout  = ( \dut|clk_gen_comp|cnt_div_1 [14] & ( \dut|clk_gen_comp|max_div_1 [12] & ( (\dut|clk_gen_comp|max_div_1 [14] & (\dut|clk_gen_comp|cnt_div_1 [12] & (!\dut|clk_gen_comp|cnt_div_1 [13] $ (\dut|clk_gen_comp|max_div_1 
// [13])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [14] & ( \dut|clk_gen_comp|max_div_1 [12] & ( (!\dut|clk_gen_comp|max_div_1 [14] & (\dut|clk_gen_comp|cnt_div_1 [12] & (!\dut|clk_gen_comp|cnt_div_1 [13] $ (\dut|clk_gen_comp|max_div_1 [13])))) ) ) ) # ( 
// \dut|clk_gen_comp|cnt_div_1 [14] & ( !\dut|clk_gen_comp|max_div_1 [12] & ( (\dut|clk_gen_comp|max_div_1 [14] & (!\dut|clk_gen_comp|cnt_div_1 [12] & (!\dut|clk_gen_comp|cnt_div_1 [13] $ (\dut|clk_gen_comp|max_div_1 [13])))) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_1 [14] & ( !\dut|clk_gen_comp|max_div_1 [12] & ( (!\dut|clk_gen_comp|max_div_1 [14] & (!\dut|clk_gen_comp|cnt_div_1 [12] & (!\dut|clk_gen_comp|cnt_div_1 [13] $ (\dut|clk_gen_comp|max_div_1 [13])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [12]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [13]),
	.datad(!\dut|clk_gen_comp|max_div_1 [13]),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [14]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~6 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~6 .lut_mask = 64'h8008400420021001;
defparam \dut|clk_gen_comp|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N42
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~8 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~8_combout  = ( \dut|clk_gen_comp|cnt_div_1 [14] & ( \dut|clk_gen_comp|max_div_1 [12] & ( (\dut|clk_gen_comp|max_div_1 [14] & ((!\dut|clk_gen_comp|cnt_div_1 [12] & ((!\dut|clk_gen_comp|cnt_div_1 [13]) # 
// (\dut|clk_gen_comp|max_div_1 [13]))) # (\dut|clk_gen_comp|cnt_div_1 [12] & (!\dut|clk_gen_comp|cnt_div_1 [13] & \dut|clk_gen_comp|max_div_1 [13])))) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [14] & ( \dut|clk_gen_comp|max_div_1 [12] & ( 
// ((!\dut|clk_gen_comp|cnt_div_1 [12] & ((!\dut|clk_gen_comp|cnt_div_1 [13]) # (\dut|clk_gen_comp|max_div_1 [13]))) # (\dut|clk_gen_comp|cnt_div_1 [12] & (!\dut|clk_gen_comp|cnt_div_1 [13] & \dut|clk_gen_comp|max_div_1 [13]))) # (\dut|clk_gen_comp|max_div_1 
// [14]) ) ) ) # ( \dut|clk_gen_comp|cnt_div_1 [14] & ( !\dut|clk_gen_comp|max_div_1 [12] & ( (\dut|clk_gen_comp|max_div_1 [14] & (!\dut|clk_gen_comp|cnt_div_1 [13] & \dut|clk_gen_comp|max_div_1 [13])) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [14] & ( 
// !\dut|clk_gen_comp|max_div_1 [12] & ( ((!\dut|clk_gen_comp|cnt_div_1 [13] & \dut|clk_gen_comp|max_div_1 [13])) # (\dut|clk_gen_comp|max_div_1 [14]) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [14]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [12]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [13]),
	.datad(!\dut|clk_gen_comp|max_div_1 [13]),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [14]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~8 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~8 .lut_mask = 64'h55F50050D5FD4054;
defparam \dut|clk_gen_comp|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N48
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~9 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~9_combout  = ( \dut|clk_gen_comp|cnt_div_1 [10] & ( \dut|clk_gen_comp|max_div_1 [11] & ( (!\dut|clk_gen_comp|LessThan0~8_combout  & ((!\dut|clk_gen_comp|LessThan0~6_combout ) # (\dut|clk_gen_comp|cnt_div_1 [11]))) ) ) ) # ( 
// !\dut|clk_gen_comp|cnt_div_1 [10] & ( \dut|clk_gen_comp|max_div_1 [11] & ( (!\dut|clk_gen_comp|LessThan0~8_combout  & ((!\dut|clk_gen_comp|LessThan0~6_combout ) # ((!\dut|clk_gen_comp|max_div_1 [10] & \dut|clk_gen_comp|cnt_div_1 [11])))) ) ) ) # ( 
// \dut|clk_gen_comp|cnt_div_1 [10] & ( !\dut|clk_gen_comp|max_div_1 [11] & ( !\dut|clk_gen_comp|LessThan0~8_combout  ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [10] & ( !\dut|clk_gen_comp|max_div_1 [11] & ( (!\dut|clk_gen_comp|LessThan0~8_combout  & 
// ((!\dut|clk_gen_comp|max_div_1 [10]) # ((!\dut|clk_gen_comp|LessThan0~6_combout ) # (\dut|clk_gen_comp|cnt_div_1 [11])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [10]),
	.datab(!\dut|clk_gen_comp|LessThan0~6_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [11]),
	.datad(!\dut|clk_gen_comp|LessThan0~8_combout ),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [10]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~9 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~9 .lut_mask = 64'hEF00FF00CE00CF00;
defparam \dut|clk_gen_comp|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N6
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~27 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~27_combout  = ( \dut|clk_gen_comp|max_div_1 [16] & ( \dut|clk_gen_comp|max_div_1 [15] & ( (\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_1 [16] & (!\dut|clk_gen_comp|max_div_1 [17] $ 
// (\dut|clk_gen_comp|cnt_div_1 [17])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [16] & ( \dut|clk_gen_comp|max_div_1 [15] & ( (\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_1 [16] & (!\dut|clk_gen_comp|max_div_1 [17] $ 
// (\dut|clk_gen_comp|cnt_div_1 [17])))) ) ) ) # ( \dut|clk_gen_comp|max_div_1 [16] & ( !\dut|clk_gen_comp|max_div_1 [15] & ( (!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q  & (\dut|clk_gen_comp|cnt_div_1 [16] & (!\dut|clk_gen_comp|max_div_1 [17] $ 
// (\dut|clk_gen_comp|cnt_div_1 [17])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [16] & ( !\dut|clk_gen_comp|max_div_1 [15] & ( (!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q  & (!\dut|clk_gen_comp|cnt_div_1 [16] & (!\dut|clk_gen_comp|max_div_1 [17] $ 
// (\dut|clk_gen_comp|cnt_div_1 [17])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1[15]~DUPLICATE_q ),
	.datab(!\dut|clk_gen_comp|max_div_1 [17]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [16]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [17]),
	.datae(!\dut|clk_gen_comp|max_div_1 [16]),
	.dataf(!\dut|clk_gen_comp|max_div_1 [15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~27 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~27 .lut_mask = 64'h8020080240100401;
defparam \dut|clk_gen_comp|LessThan0~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N15
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~28 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~28_combout  = ( \dut|clk_gen_comp|max_div_1 [20] & ( (\dut|clk_gen_comp|cnt_div_1 [20] & (!\dut|clk_gen_comp|cnt_div_1 [19] $ (\dut|clk_gen_comp|max_div_1 [19]))) ) ) # ( !\dut|clk_gen_comp|max_div_1 [20] & ( 
// (!\dut|clk_gen_comp|cnt_div_1 [20] & (!\dut|clk_gen_comp|cnt_div_1 [19] $ (\dut|clk_gen_comp|max_div_1 [19]))) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [19]),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [20]),
	.datad(!\dut|clk_gen_comp|max_div_1 [19]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~28 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~28 .lut_mask = 64'hA050A0500A050A05;
defparam \dut|clk_gen_comp|LessThan0~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y5_N36
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~12 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~12_combout  = ( \dut|clk_gen_comp|max_div_1 [18] & ( \dut|clk_gen_comp|cnt_div_1 [21] & ( (\dut|clk_gen_comp|max_div_1 [21] & (\dut|clk_gen_comp|LessThan0~27_combout  & (\dut|clk_gen_comp|cnt_div_1 [18] & 
// \dut|clk_gen_comp|LessThan0~28_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [18] & ( \dut|clk_gen_comp|cnt_div_1 [21] & ( (\dut|clk_gen_comp|max_div_1 [21] & (\dut|clk_gen_comp|LessThan0~27_combout  & (!\dut|clk_gen_comp|cnt_div_1 [18] & 
// \dut|clk_gen_comp|LessThan0~28_combout ))) ) ) ) # ( \dut|clk_gen_comp|max_div_1 [18] & ( !\dut|clk_gen_comp|cnt_div_1 [21] & ( (!\dut|clk_gen_comp|max_div_1 [21] & (\dut|clk_gen_comp|LessThan0~27_combout  & (\dut|clk_gen_comp|cnt_div_1 [18] & 
// \dut|clk_gen_comp|LessThan0~28_combout ))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [18] & ( !\dut|clk_gen_comp|cnt_div_1 [21] & ( (!\dut|clk_gen_comp|max_div_1 [21] & (\dut|clk_gen_comp|LessThan0~27_combout  & (!\dut|clk_gen_comp|cnt_div_1 [18] & 
// \dut|clk_gen_comp|LessThan0~28_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [21]),
	.datab(!\dut|clk_gen_comp|LessThan0~27_combout ),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [18]),
	.datad(!\dut|clk_gen_comp|LessThan0~28_combout ),
	.datae(!\dut|clk_gen_comp|max_div_1 [18]),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~12 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~12 .lut_mask = 64'h0020000200100001;
defparam \dut|clk_gen_comp|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N24
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~35 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~35_combout  = ( \dut|clk_gen_comp|max_div_1 [9] & ( \dut|clk_gen_comp|cnt_div_1 [9] & ( (\dut|clk_gen_comp|max_div_1 [8] & (!\dut|clk_gen_comp|cnt_div_1 [8] & (!\dut|clk_gen_comp|max_div_1 [10] $ (\dut|clk_gen_comp|cnt_div_1 
// [10])))) ) ) ) # ( \dut|clk_gen_comp|max_div_1 [9] & ( !\dut|clk_gen_comp|cnt_div_1 [9] & ( !\dut|clk_gen_comp|max_div_1 [10] $ (\dut|clk_gen_comp|cnt_div_1 [10]) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [9] & ( !\dut|clk_gen_comp|cnt_div_1 [9] & ( 
// (\dut|clk_gen_comp|max_div_1 [8] & (!\dut|clk_gen_comp|cnt_div_1 [8] & (!\dut|clk_gen_comp|max_div_1 [10] $ (\dut|clk_gen_comp|cnt_div_1 [10])))) ) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [10]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [10]),
	.datac(!\dut|clk_gen_comp|max_div_1 [8]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [8]),
	.datae(!\dut|clk_gen_comp|max_div_1 [9]),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~35 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~35 .lut_mask = 64'h0900999900000900;
defparam \dut|clk_gen_comp|LessThan0~35 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N21
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~36 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~36_combout  = ( \dut|clk_gen_comp|cnt_div_1 [11] & ( (\dut|clk_gen_comp|max_div_1 [11] & (!\dut|clk_gen_comp|max_div_1 [12] $ (\dut|clk_gen_comp|cnt_div_1 [12]))) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [11] & ( 
// (!\dut|clk_gen_comp|max_div_1 [11] & (!\dut|clk_gen_comp|max_div_1 [12] $ (\dut|clk_gen_comp|cnt_div_1 [12]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [12]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [12]),
	.datac(!\dut|clk_gen_comp|max_div_1 [11]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~36 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~36 .lut_mask = 64'h9090909009090909;
defparam \dut|clk_gen_comp|LessThan0~36 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~10 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~10_combout  = ( \dut|clk_gen_comp|max_div_1 [14] & ( \dut|clk_gen_comp|LessThan0~36_combout  & ( (\dut|clk_gen_comp|LessThan0~35_combout  & (\dut|clk_gen_comp|cnt_div_1 [14] & (!\dut|clk_gen_comp|max_div_1 [13] $ 
// (\dut|clk_gen_comp|cnt_div_1 [13])))) ) ) ) # ( !\dut|clk_gen_comp|max_div_1 [14] & ( \dut|clk_gen_comp|LessThan0~36_combout  & ( (\dut|clk_gen_comp|LessThan0~35_combout  & (!\dut|clk_gen_comp|cnt_div_1 [14] & (!\dut|clk_gen_comp|max_div_1 [13] $ 
// (\dut|clk_gen_comp|cnt_div_1 [13])))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan0~35_combout ),
	.datab(!\dut|clk_gen_comp|max_div_1 [13]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [13]),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [14]),
	.datae(!\dut|clk_gen_comp|max_div_1 [14]),
	.dataf(!\dut|clk_gen_comp|LessThan0~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~10 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~10 .lut_mask = 64'h0000000041000041;
defparam \dut|clk_gen_comp|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N30
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~0 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~0_combout  = ( \dut|clk_gen_comp|max_div_1 [7] & ( (\dut|clk_gen_comp|cnt_div_1 [7] & (!\dut|clk_gen_comp|max_div_1 [6] $ (\dut|clk_gen_comp|cnt_div_1 [6]))) ) ) # ( !\dut|clk_gen_comp|max_div_1 [7] & ( 
// (!\dut|clk_gen_comp|cnt_div_1 [7] & (!\dut|clk_gen_comp|max_div_1 [6] $ (\dut|clk_gen_comp|cnt_div_1 [6]))) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [6]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [6]),
	.datac(!\dut|clk_gen_comp|cnt_div_1 [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~0 .lut_mask = 64'h9090909009090909;
defparam \dut|clk_gen_comp|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N33
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~4 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~4_combout  = ( \dut|clk_gen_comp|max_div_1 [7] & ( (!\dut|clk_gen_comp|cnt_div_1 [7]) # ((\dut|clk_gen_comp|max_div_1 [6] & !\dut|clk_gen_comp|cnt_div_1 [6])) ) ) # ( !\dut|clk_gen_comp|max_div_1 [7] & ( 
// (\dut|clk_gen_comp|max_div_1 [6] & (!\dut|clk_gen_comp|cnt_div_1 [6] & !\dut|clk_gen_comp|cnt_div_1 [7])) ) )

	.dataa(!\dut|clk_gen_comp|max_div_1 [6]),
	.datab(!\dut|clk_gen_comp|cnt_div_1 [6]),
	.datac(gnd),
	.datad(!\dut|clk_gen_comp|cnt_div_1 [7]),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|max_div_1 [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~4 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~4 .lut_mask = 64'h44004400FF44FF44;
defparam \dut|clk_gen_comp|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y2_N18
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~5 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~5_combout  = ( \dut|clk_gen_comp|cnt_div_1 [5] & ( !\dut|clk_gen_comp|LessThan0~4_combout  & ( ((!\dut|clk_gen_comp|max_div_1 [5]) # ((!\dut|clk_gen_comp|LessThan0~0_combout ) # (!\dut|clk_gen_comp|max_div_1 [4]))) # 
// (\dut|clk_gen_comp|cnt_div_1 [4]) ) ) ) # ( !\dut|clk_gen_comp|cnt_div_1 [5] & ( !\dut|clk_gen_comp|LessThan0~4_combout  & ( (!\dut|clk_gen_comp|LessThan0~0_combout ) # ((!\dut|clk_gen_comp|max_div_1 [5] & ((!\dut|clk_gen_comp|max_div_1 [4]) # 
// (\dut|clk_gen_comp|cnt_div_1 [4])))) ) ) )

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [4]),
	.datab(!\dut|clk_gen_comp|max_div_1 [5]),
	.datac(!\dut|clk_gen_comp|LessThan0~0_combout ),
	.datad(!\dut|clk_gen_comp|max_div_1 [4]),
	.datae(!\dut|clk_gen_comp|cnt_div_1 [5]),
	.dataf(!\dut|clk_gen_comp|LessThan0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~5 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~5 .lut_mask = 64'hFCF4FFFD00000000;
defparam \dut|clk_gen_comp|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y4_N0
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~13 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~13_combout  = ( \dut|clk_gen_comp|LessThan0~10_combout  & ( \dut|clk_gen_comp|LessThan0~5_combout  & ( \dut|clk_gen_comp|LessThan0~12_combout  ) ) ) # ( !\dut|clk_gen_comp|LessThan0~10_combout  & ( 
// \dut|clk_gen_comp|LessThan0~5_combout  & ( (\dut|clk_gen_comp|LessThan0~12_combout  & ((!\dut|clk_gen_comp|LessThan0~9_combout ) # ((\dut|clk_gen_comp|LessThan0~3_combout  & \dut|clk_gen_comp|LessThan0~7_combout )))) ) ) ) # ( 
// \dut|clk_gen_comp|LessThan0~10_combout  & ( !\dut|clk_gen_comp|LessThan0~5_combout  & ( \dut|clk_gen_comp|LessThan0~12_combout  ) ) ) # ( !\dut|clk_gen_comp|LessThan0~10_combout  & ( !\dut|clk_gen_comp|LessThan0~5_combout  & ( 
// (\dut|clk_gen_comp|LessThan0~12_combout  & ((!\dut|clk_gen_comp|LessThan0~9_combout ) # (\dut|clk_gen_comp|LessThan0~7_combout ))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan0~3_combout ),
	.datab(!\dut|clk_gen_comp|LessThan0~7_combout ),
	.datac(!\dut|clk_gen_comp|LessThan0~9_combout ),
	.datad(!\dut|clk_gen_comp|LessThan0~12_combout ),
	.datae(!\dut|clk_gen_comp|LessThan0~10_combout ),
	.dataf(!\dut|clk_gen_comp|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~13 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~13 .lut_mask = 64'h00F300FF00F100FF;
defparam \dut|clk_gen_comp|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N33
cyclonev_lcell_comb \dut|clk_gen_comp|Add0~1 (
// Equation(s):
// \dut|clk_gen_comp|Add0~1_sumout  = SUM(( \dut|clk_gen_comp|cnt_div_1 [31] ) + ( GND ) + ( \dut|clk_gen_comp|Add0~122  ))

	.dataa(!\dut|clk_gen_comp|cnt_div_1 [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dut|clk_gen_comp|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dut|clk_gen_comp|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|Add0~1 .extended_lut = "off";
defparam \dut|clk_gen_comp|Add0~1 .lut_mask = 64'h0000FFFF00005555;
defparam \dut|clk_gen_comp|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y3_N35
dffeas \dut|clk_gen_comp|cnt_div_1[31] (
	.clk(\fpga_clk1_50~inputCLKENA0_outclk ),
	.d(\dut|clk_gen_comp|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|cnt_div_1 [31]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|cnt_div_1[31] .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|cnt_div_1[31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y3_N54
cyclonev_lcell_comb \dut|clk_gen_comp|LessThan0~24 (
// Equation(s):
// \dut|clk_gen_comp|LessThan0~24_combout  = ( \dut|clk_gen_comp|LessThan0~13_combout  & ( !\dut|clk_gen_comp|cnt_div_1 [31] & ( (!\dut|clk_gen_comp|LessThan0~23_combout ) # ((!\dut|clk_gen_comp|LessThan0~20_combout  & \dut|clk_gen_comp|LessThan0~22_combout 
// )) ) ) ) # ( !\dut|clk_gen_comp|LessThan0~13_combout  & ( !\dut|clk_gen_comp|cnt_div_1 [31] & ( (!\dut|clk_gen_comp|LessThan0~23_combout ) # ((\dut|clk_gen_comp|LessThan0~22_combout  & ((!\dut|clk_gen_comp|LessThan0~20_combout ) # 
// (\dut|clk_gen_comp|LessThan0~15_combout )))) ) ) )

	.dataa(!\dut|clk_gen_comp|LessThan0~23_combout ),
	.datab(!\dut|clk_gen_comp|LessThan0~20_combout ),
	.datac(!\dut|clk_gen_comp|LessThan0~22_combout ),
	.datad(!\dut|clk_gen_comp|LessThan0~15_combout ),
	.datae(!\dut|clk_gen_comp|LessThan0~13_combout ),
	.dataf(!\dut|clk_gen_comp|cnt_div_1 [31]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|LessThan0~24 .extended_lut = "off";
defparam \dut|clk_gen_comp|LessThan0~24 .lut_mask = 64'hAEAFAEAE00000000;
defparam \dut|clk_gen_comp|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N42
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_1~0 (
// Equation(s):
// \dut|clk_gen_comp|internal_div_1~0_combout  = ( \dut|clk_gen_comp|LessThan0~24_combout  & ( !\dut|clk_gen_comp|internal_div_1~q  ) ) # ( !\dut|clk_gen_comp|LessThan0~24_combout  & ( \dut|clk_gen_comp|internal_div_1~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|internal_div_1~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|clk_gen_comp|LessThan0~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_1~0 .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \dut|clk_gen_comp|internal_div_1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N51
cyclonev_lcell_comb \dut|clk_gen_comp|internal_div_1~feeder (
// Equation(s):
// \dut|clk_gen_comp|internal_div_1~feeder_combout  = \dut|clk_gen_comp|internal_div_1~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dut|clk_gen_comp|internal_div_1~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|clk_gen_comp|internal_div_1~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_1~feeder .extended_lut = "off";
defparam \dut|clk_gen_comp|internal_div_1~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \dut|clk_gen_comp|internal_div_1~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N53
dffeas \dut|clk_gen_comp|internal_div_1 (
	.clk(\fpga_clk1_50~input_o ),
	.d(\dut|clk_gen_comp|internal_div_1~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|clk_gen_comp|internal_div_1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dut|clk_gen_comp|internal_div_1 .is_wysiwyg = "true";
defparam \dut|clk_gen_comp|internal_div_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X78_Y7_N48
cyclonev_lcell_comb \dut|led_active[7]~0 (
// Equation(s):
// \dut|led_active[7]~0_combout  = ( !\dut|led_active [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\dut|led_active [7]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|led_active[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|led_active[7]~0 .extended_lut = "off";
defparam \dut|led_active[7]~0 .lut_mask = 64'hFFFF0000FFFF0000;
defparam \dut|led_active[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X31_Y1_N24
cyclonev_lcell_comb \dut|led_active[7]~feeder (
// Equation(s):
// \dut|led_active[7]~feeder_combout  = ( \dut|led_active[7]~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dut|led_active[7]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dut|led_active[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dut|led_active[7]~feeder .extended_lut = "off";
defparam \dut|led_active[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dut|led_active[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y1_N25
dffeas \dut|led_active[7] (
	.clk(\dut|clk_gen_comp|internal_div_1~q ),
	.d(\dut|led_active[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\push_button_n[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dut|led_active [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dut|led_active[7] .is_wysiwyg = "true";
defparam \dut|led_active[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N1
cyclonev_io_ibuf \fpga_clk2_50~input (
	.i(fpga_clk2_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk2_50~input_o ));
// synopsys translate_off
defparam \fpga_clk2_50~input .bus_hold = "false";
defparam \fpga_clk2_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N1
cyclonev_io_ibuf \fpga_clk3_50~input (
	.i(fpga_clk3_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\fpga_clk3_50~input_o ));
// synopsys translate_off
defparam \fpga_clk3_50~input .bus_hold = "false";
defparam \fpga_clk3_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N1
cyclonev_io_ibuf \gpio_0[0]~input (
	.i(gpio_0[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[0]~input_o ));
// synopsys translate_off
defparam \gpio_0[0]~input .bus_hold = "false";
defparam \gpio_0[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N35
cyclonev_io_ibuf \gpio_0[1]~input (
	.i(gpio_0[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[1]~input_o ));
// synopsys translate_off
defparam \gpio_0[1]~input .bus_hold = "false";
defparam \gpio_0[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \gpio_0[2]~input (
	.i(gpio_0[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[2]~input_o ));
// synopsys translate_off
defparam \gpio_0[2]~input .bus_hold = "false";
defparam \gpio_0[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N18
cyclonev_io_ibuf \gpio_0[3]~input (
	.i(gpio_0[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[3]~input_o ));
// synopsys translate_off
defparam \gpio_0[3]~input .bus_hold = "false";
defparam \gpio_0[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N52
cyclonev_io_ibuf \gpio_0[4]~input (
	.i(gpio_0[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[4]~input_o ));
// synopsys translate_off
defparam \gpio_0[4]~input .bus_hold = "false";
defparam \gpio_0[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \gpio_0[5]~input (
	.i(gpio_0[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[5]~input_o ));
// synopsys translate_off
defparam \gpio_0[5]~input .bus_hold = "false";
defparam \gpio_0[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \gpio_0[6]~input (
	.i(gpio_0[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[6]~input_o ));
// synopsys translate_off
defparam \gpio_0[6]~input .bus_hold = "false";
defparam \gpio_0[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \gpio_0[7]~input (
	.i(gpio_0[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[7]~input_o ));
// synopsys translate_off
defparam \gpio_0[7]~input .bus_hold = "false";
defparam \gpio_0[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y0_N92
cyclonev_io_ibuf \gpio_0[8]~input (
	.i(gpio_0[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[8]~input_o ));
// synopsys translate_off
defparam \gpio_0[8]~input .bus_hold = "false";
defparam \gpio_0[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \gpio_0[9]~input (
	.i(gpio_0[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[9]~input_o ));
// synopsys translate_off
defparam \gpio_0[9]~input .bus_hold = "false";
defparam \gpio_0[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N35
cyclonev_io_ibuf \gpio_0[10]~input (
	.i(gpio_0[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[10]~input_o ));
// synopsys translate_off
defparam \gpio_0[10]~input .bus_hold = "false";
defparam \gpio_0[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \gpio_0[11]~input (
	.i(gpio_0[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[11]~input_o ));
// synopsys translate_off
defparam \gpio_0[11]~input .bus_hold = "false";
defparam \gpio_0[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N58
cyclonev_io_ibuf \gpio_0[12]~input (
	.i(gpio_0[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[12]~input_o ));
// synopsys translate_off
defparam \gpio_0[12]~input .bus_hold = "false";
defparam \gpio_0[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \gpio_0[13]~input (
	.i(gpio_0[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[13]~input_o ));
// synopsys translate_off
defparam \gpio_0[13]~input .bus_hold = "false";
defparam \gpio_0[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N1
cyclonev_io_ibuf \gpio_0[14]~input (
	.i(gpio_0[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[14]~input_o ));
// synopsys translate_off
defparam \gpio_0[14]~input .bus_hold = "false";
defparam \gpio_0[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \gpio_0[15]~input (
	.i(gpio_0[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[15]~input_o ));
// synopsys translate_off
defparam \gpio_0[15]~input .bus_hold = "false";
defparam \gpio_0[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N1
cyclonev_io_ibuf \gpio_0[16]~input (
	.i(gpio_0[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[16]~input_o ));
// synopsys translate_off
defparam \gpio_0[16]~input .bus_hold = "false";
defparam \gpio_0[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \gpio_0[17]~input (
	.i(gpio_0[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[17]~input_o ));
// synopsys translate_off
defparam \gpio_0[17]~input .bus_hold = "false";
defparam \gpio_0[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y81_N18
cyclonev_io_ibuf \gpio_0[18]~input (
	.i(gpio_0[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[18]~input_o ));
// synopsys translate_off
defparam \gpio_0[18]~input .bus_hold = "false";
defparam \gpio_0[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \gpio_0[19]~input (
	.i(gpio_0[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[19]~input_o ));
// synopsys translate_off
defparam \gpio_0[19]~input .bus_hold = "false";
defparam \gpio_0[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N18
cyclonev_io_ibuf \gpio_0[20]~input (
	.i(gpio_0[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[20]~input_o ));
// synopsys translate_off
defparam \gpio_0[20]~input .bus_hold = "false";
defparam \gpio_0[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N1
cyclonev_io_ibuf \gpio_0[21]~input (
	.i(gpio_0[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[21]~input_o ));
// synopsys translate_off
defparam \gpio_0[21]~input .bus_hold = "false";
defparam \gpio_0[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N61
cyclonev_io_ibuf \gpio_0[22]~input (
	.i(gpio_0[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[22]~input_o ));
// synopsys translate_off
defparam \gpio_0[22]~input .bus_hold = "false";
defparam \gpio_0[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N55
cyclonev_io_ibuf \gpio_0[23]~input (
	.i(gpio_0[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[23]~input_o ));
// synopsys translate_off
defparam \gpio_0[23]~input .bus_hold = "false";
defparam \gpio_0[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \gpio_0[24]~input (
	.i(gpio_0[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[24]~input_o ));
// synopsys translate_off
defparam \gpio_0[24]~input .bus_hold = "false";
defparam \gpio_0[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \gpio_0[25]~input (
	.i(gpio_0[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[25]~input_o ));
// synopsys translate_off
defparam \gpio_0[25]~input .bus_hold = "false";
defparam \gpio_0[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \gpio_0[26]~input (
	.i(gpio_0[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[26]~input_o ));
// synopsys translate_off
defparam \gpio_0[26]~input .bus_hold = "false";
defparam \gpio_0[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \gpio_0[27]~input (
	.i(gpio_0[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[27]~input_o ));
// synopsys translate_off
defparam \gpio_0[27]~input .bus_hold = "false";
defparam \gpio_0[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \gpio_0[28]~input (
	.i(gpio_0[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[28]~input_o ));
// synopsys translate_off
defparam \gpio_0[28]~input .bus_hold = "false";
defparam \gpio_0[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N4
cyclonev_io_ibuf \gpio_0[29]~input (
	.i(gpio_0[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[29]~input_o ));
// synopsys translate_off
defparam \gpio_0[29]~input .bus_hold = "false";
defparam \gpio_0[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N55
cyclonev_io_ibuf \gpio_0[30]~input (
	.i(gpio_0[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[30]~input_o ));
// synopsys translate_off
defparam \gpio_0[30]~input .bus_hold = "false";
defparam \gpio_0[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \gpio_0[31]~input (
	.i(gpio_0[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[31]~input_o ));
// synopsys translate_off
defparam \gpio_0[31]~input .bus_hold = "false";
defparam \gpio_0[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N1
cyclonev_io_ibuf \gpio_0[32]~input (
	.i(gpio_0[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[32]~input_o ));
// synopsys translate_off
defparam \gpio_0[32]~input .bus_hold = "false";
defparam \gpio_0[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N55
cyclonev_io_ibuf \gpio_0[33]~input (
	.i(gpio_0[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[33]~input_o ));
// synopsys translate_off
defparam \gpio_0[33]~input .bus_hold = "false";
defparam \gpio_0[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \gpio_0[34]~input (
	.i(gpio_0[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[34]~input_o ));
// synopsys translate_off
defparam \gpio_0[34]~input .bus_hold = "false";
defparam \gpio_0[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \gpio_0[35]~input (
	.i(gpio_0[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_0[35]~input_o ));
// synopsys translate_off
defparam \gpio_0[35]~input .bus_hold = "false";
defparam \gpio_0[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \gpio_1[0]~input (
	.i(gpio_1[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[0]~input_o ));
// synopsys translate_off
defparam \gpio_1[0]~input .bus_hold = "false";
defparam \gpio_1[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y8_N38
cyclonev_io_ibuf \gpio_1[1]~input (
	.i(gpio_1[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[1]~input_o ));
// synopsys translate_off
defparam \gpio_1[1]~input .bus_hold = "false";
defparam \gpio_1[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \gpio_1[2]~input (
	.i(gpio_1[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[2]~input_o ));
// synopsys translate_off
defparam \gpio_1[2]~input .bus_hold = "false";
defparam \gpio_1[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N55
cyclonev_io_ibuf \gpio_1[3]~input (
	.i(gpio_1[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[3]~input_o ));
// synopsys translate_off
defparam \gpio_1[3]~input .bus_hold = "false";
defparam \gpio_1[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \gpio_1[4]~input (
	.i(gpio_1[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[4]~input_o ));
// synopsys translate_off
defparam \gpio_1[4]~input .bus_hold = "false";
defparam \gpio_1[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N53
cyclonev_io_ibuf \gpio_1[5]~input (
	.i(gpio_1[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[5]~input_o ));
// synopsys translate_off
defparam \gpio_1[5]~input .bus_hold = "false";
defparam \gpio_1[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N38
cyclonev_io_ibuf \gpio_1[6]~input (
	.i(gpio_1[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[6]~input_o ));
// synopsys translate_off
defparam \gpio_1[6]~input .bus_hold = "false";
defparam \gpio_1[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N36
cyclonev_io_ibuf \gpio_1[7]~input (
	.i(gpio_1[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[7]~input_o ));
// synopsys translate_off
defparam \gpio_1[7]~input .bus_hold = "false";
defparam \gpio_1[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N75
cyclonev_io_ibuf \gpio_1[8]~input (
	.i(gpio_1[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[8]~input_o ));
// synopsys translate_off
defparam \gpio_1[8]~input .bus_hold = "false";
defparam \gpio_1[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \gpio_1[9]~input (
	.i(gpio_1[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[9]~input_o ));
// synopsys translate_off
defparam \gpio_1[9]~input .bus_hold = "false";
defparam \gpio_1[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \gpio_1[10]~input (
	.i(gpio_1[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[10]~input_o ));
// synopsys translate_off
defparam \gpio_1[10]~input .bus_hold = "false";
defparam \gpio_1[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y0_N52
cyclonev_io_ibuf \gpio_1[11]~input (
	.i(gpio_1[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[11]~input_o ));
// synopsys translate_off
defparam \gpio_1[11]~input .bus_hold = "false";
defparam \gpio_1[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N52
cyclonev_io_ibuf \gpio_1[12]~input (
	.i(gpio_1[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[12]~input_o ));
// synopsys translate_off
defparam \gpio_1[12]~input .bus_hold = "false";
defparam \gpio_1[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N1
cyclonev_io_ibuf \gpio_1[13]~input (
	.i(gpio_1[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[13]~input_o ));
// synopsys translate_off
defparam \gpio_1[13]~input .bus_hold = "false";
defparam \gpio_1[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \gpio_1[14]~input (
	.i(gpio_1[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[14]~input_o ));
// synopsys translate_off
defparam \gpio_1[14]~input .bus_hold = "false";
defparam \gpio_1[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N18
cyclonev_io_ibuf \gpio_1[15]~input (
	.i(gpio_1[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[15]~input_o ));
// synopsys translate_off
defparam \gpio_1[15]~input .bus_hold = "false";
defparam \gpio_1[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \gpio_1[16]~input (
	.i(gpio_1[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[16]~input_o ));
// synopsys translate_off
defparam \gpio_1[16]~input .bus_hold = "false";
defparam \gpio_1[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N52
cyclonev_io_ibuf \gpio_1[17]~input (
	.i(gpio_1[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[17]~input_o ));
// synopsys translate_off
defparam \gpio_1[17]~input .bus_hold = "false";
defparam \gpio_1[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N52
cyclonev_io_ibuf \gpio_1[18]~input (
	.i(gpio_1[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[18]~input_o ));
// synopsys translate_off
defparam \gpio_1[18]~input .bus_hold = "false";
defparam \gpio_1[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N75
cyclonev_io_ibuf \gpio_1[19]~input (
	.i(gpio_1[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[19]~input_o ));
// synopsys translate_off
defparam \gpio_1[19]~input .bus_hold = "false";
defparam \gpio_1[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N35
cyclonev_io_ibuf \gpio_1[20]~input (
	.i(gpio_1[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[20]~input_o ));
// synopsys translate_off
defparam \gpio_1[20]~input .bus_hold = "false";
defparam \gpio_1[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y4_N44
cyclonev_io_ibuf \gpio_1[21]~input (
	.i(gpio_1[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[21]~input_o ));
// synopsys translate_off
defparam \gpio_1[21]~input .bus_hold = "false";
defparam \gpio_1[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \gpio_1[22]~input (
	.i(gpio_1[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[22]~input_o ));
// synopsys translate_off
defparam \gpio_1[22]~input .bus_hold = "false";
defparam \gpio_1[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \gpio_1[23]~input (
	.i(gpio_1[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[23]~input_o ));
// synopsys translate_off
defparam \gpio_1[23]~input .bus_hold = "false";
defparam \gpio_1[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \gpio_1[24]~input (
	.i(gpio_1[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[24]~input_o ));
// synopsys translate_off
defparam \gpio_1[24]~input .bus_hold = "false";
defparam \gpio_1[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \gpio_1[25]~input (
	.i(gpio_1[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[25]~input_o ));
// synopsys translate_off
defparam \gpio_1[25]~input .bus_hold = "false";
defparam \gpio_1[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \gpio_1[26]~input (
	.i(gpio_1[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[26]~input_o ));
// synopsys translate_off
defparam \gpio_1[26]~input .bus_hold = "false";
defparam \gpio_1[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N52
cyclonev_io_ibuf \gpio_1[27]~input (
	.i(gpio_1[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[27]~input_o ));
// synopsys translate_off
defparam \gpio_1[27]~input .bus_hold = "false";
defparam \gpio_1[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \gpio_1[28]~input (
	.i(gpio_1[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[28]~input_o ));
// synopsys translate_off
defparam \gpio_1[28]~input .bus_hold = "false";
defparam \gpio_1[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \gpio_1[29]~input (
	.i(gpio_1[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[29]~input_o ));
// synopsys translate_off
defparam \gpio_1[29]~input .bus_hold = "false";
defparam \gpio_1[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \gpio_1[30]~input (
	.i(gpio_1[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[30]~input_o ));
// synopsys translate_off
defparam \gpio_1[30]~input .bus_hold = "false";
defparam \gpio_1[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \gpio_1[31]~input (
	.i(gpio_1[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[31]~input_o ));
// synopsys translate_off
defparam \gpio_1[31]~input .bus_hold = "false";
defparam \gpio_1[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N35
cyclonev_io_ibuf \gpio_1[32]~input (
	.i(gpio_1[32]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[32]~input_o ));
// synopsys translate_off
defparam \gpio_1[32]~input .bus_hold = "false";
defparam \gpio_1[32]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \gpio_1[33]~input (
	.i(gpio_1[33]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[33]~input_o ));
// synopsys translate_off
defparam \gpio_1[33]~input .bus_hold = "false";
defparam \gpio_1[33]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \gpio_1[34]~input (
	.i(gpio_1[34]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[34]~input_o ));
// synopsys translate_off
defparam \gpio_1[34]~input .bus_hold = "false";
defparam \gpio_1[34]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \gpio_1[35]~input (
	.i(gpio_1[35]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\gpio_1[35]~input_o ));
// synopsys translate_off
defparam \gpio_1[35]~input .bus_hold = "false";
defparam \gpio_1[35]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \arduino_io[0]~input (
	.i(arduino_io[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[0]~input_o ));
// synopsys translate_off
defparam \arduino_io[0]~input .bus_hold = "false";
defparam \arduino_io[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \arduino_io[1]~input (
	.i(arduino_io[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[1]~input_o ));
// synopsys translate_off
defparam \arduino_io[1]~input .bus_hold = "false";
defparam \arduino_io[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \arduino_io[2]~input (
	.i(arduino_io[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[2]~input_o ));
// synopsys translate_off
defparam \arduino_io[2]~input .bus_hold = "false";
defparam \arduino_io[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \arduino_io[3]~input (
	.i(arduino_io[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[3]~input_o ));
// synopsys translate_off
defparam \arduino_io[3]~input .bus_hold = "false";
defparam \arduino_io[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \arduino_io[4]~input (
	.i(arduino_io[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[4]~input_o ));
// synopsys translate_off
defparam \arduino_io[4]~input .bus_hold = "false";
defparam \arduino_io[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \arduino_io[5]~input (
	.i(arduino_io[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[5]~input_o ));
// synopsys translate_off
defparam \arduino_io[5]~input .bus_hold = "false";
defparam \arduino_io[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \arduino_io[6]~input (
	.i(arduino_io[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[6]~input_o ));
// synopsys translate_off
defparam \arduino_io[6]~input .bus_hold = "false";
defparam \arduino_io[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \arduino_io[7]~input (
	.i(arduino_io[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[7]~input_o ));
// synopsys translate_off
defparam \arduino_io[7]~input .bus_hold = "false";
defparam \arduino_io[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \arduino_io[8]~input (
	.i(arduino_io[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[8]~input_o ));
// synopsys translate_off
defparam \arduino_io[8]~input .bus_hold = "false";
defparam \arduino_io[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \arduino_io[9]~input (
	.i(arduino_io[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[9]~input_o ));
// synopsys translate_off
defparam \arduino_io[9]~input .bus_hold = "false";
defparam \arduino_io[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \arduino_io[10]~input (
	.i(arduino_io[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[10]~input_o ));
// synopsys translate_off
defparam \arduino_io[10]~input .bus_hold = "false";
defparam \arduino_io[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \arduino_io[11]~input (
	.i(arduino_io[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[11]~input_o ));
// synopsys translate_off
defparam \arduino_io[11]~input .bus_hold = "false";
defparam \arduino_io[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N52
cyclonev_io_ibuf \arduino_io[12]~input (
	.i(arduino_io[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[12]~input_o ));
// synopsys translate_off
defparam \arduino_io[12]~input .bus_hold = "false";
defparam \arduino_io[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \arduino_io[13]~input (
	.i(arduino_io[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[13]~input_o ));
// synopsys translate_off
defparam \arduino_io[13]~input .bus_hold = "false";
defparam \arduino_io[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \arduino_io[14]~input (
	.i(arduino_io[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[14]~input_o ));
// synopsys translate_off
defparam \arduino_io[14]~input .bus_hold = "false";
defparam \arduino_io[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \arduino_io[15]~input (
	.i(arduino_io[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_io[15]~input_o ));
// synopsys translate_off
defparam \arduino_io[15]~input .bus_hold = "false";
defparam \arduino_io[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \arduino_reset_n~input (
	.i(arduino_reset_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\arduino_reset_n~input_o ));
// synopsys translate_off
defparam \arduino_reset_n~input .bus_hold = "false";
defparam \arduino_reset_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X72_Y29_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
