Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Wed Sep 13 02:43:28 2017
| Host         : eispl7903 running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ccc_design_wrapper_timing_summary_routed.rpt -rpx ccc_design_wrapper_timing_summary_routed.rpx
| Design       : ccc_design_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.946        0.000                      0                 2738        0.026        0.000                      0                 2738        4.020        0.000                       0                  1330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.946        0.000                      0                 2738        0.026        0.000                      0                 2738        4.020        0.000                       0                  1330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.946ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X16Y40         FDRE (Setup_fdre_C_R)       -0.519     7.248    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X16Y40         FDRE (Setup_fdre_C_R)       -0.519     7.248    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[6]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             0.946ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X16Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X16Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X16Y40         FDRE (Setup_fdre_C_R)       -0.519     7.248    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[7]
  -------------------------------------------------------------------
                         required time                          7.248    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  0.946    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X17Y40         FDRE (Setup_fdre_C_R)       -0.426     7.341    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X17Y40         FDRE (Setup_fdre_C_R)       -0.426     7.341    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X17Y40         FDRE (Setup_fdre_C_R)       -0.426     7.341    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X17Y40         FDRE (Setup_fdre_C_R)       -0.426     7.341    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/R
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.320ns  (logic 0.828ns (24.940%)  route 2.492ns (75.060%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.458     5.647    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X18Y40         LUT5 (Prop_lut5_I4_O)        0.124     5.771 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1/O
                         net (fo=8, routed)           0.531     6.302    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_1_n_0
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X17Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X17Y40         FDRE (Setup_fdre_C_R)       -0.426     7.341    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          7.341    
                         arrival time                          -6.302    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.644ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.225ns  (logic 0.952ns (29.520%)  route 2.273ns (70.480%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.449     5.638    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.762 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2/O
                         net (fo=2, routed)           0.321     6.083    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.207 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     6.207    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X20Y41         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.084     7.851    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[1]
  -------------------------------------------------------------------
                         required time                          7.851    
                         arrival time                          -6.207    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 fall@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.952ns (29.511%)  route 2.274ns (70.489%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 7.690 - 5.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.674     2.982    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y40         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q
                         net (fo=2, routed)           0.905     4.343    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/slv_reg0_reg[3]
    SLICE_X16Y40         LUT6 (Prop_lut6_I0_O)        0.124     4.467 f  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6/O
                         net (fo=1, routed)           0.598     5.065    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_6_n_0
    SLICE_X16Y40         LUT6 (Prop_lut6_I5_O)        0.124     5.189 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3/O
                         net (fo=3, routed)           0.449     5.638    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/baud_rate_counter[7]_i_3_n_0
    SLICE_X19Y41         LUT4 (Prop_lut4_I0_O)        0.124     5.762 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2/O
                         net (fo=2, routed)           0.322     6.084    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[1]_i_2_n_0
    SLICE_X20Y41         LUT6 (Prop_lut6_I4_O)        0.124     6.208 r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     6.208    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter[0]_i_1_n_0
    SLICE_X20Y41         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101     6.101    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.192 f  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        1.498     7.690    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/s00_axi_aclk
    SLICE_X20Y41         FDRE                                         r  ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.230     7.921    
                         clock uncertainty           -0.154     7.767    
    SLICE_X20Y41         FDRE (Setup_fdre_C_D)        0.086     7.853    ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/espi_instance/settle_time_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  1.645    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.899%)  route 0.212ns (60.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.556     0.897    ccc_design_i/pmod/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[14].GPIO_DBus_i_reg[22]/Q
                         net (fo=1, routed)           0.212     1.250    ccc_design_i/pmod/U0/ip2bus_data[22]
    SLICE_X20Y36         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.825     1.195    ccc_design_i/pmod/U0/s_axi_aclk
    SLICE_X20Y36         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[22]/C
                         clock pessimism             -0.034     1.161    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.063     1.224    ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.308%)  route 0.247ns (63.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.556     0.897    ccc_design_i/pmod/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[0].GPIO_DBus_i_reg[8]/Q
                         net (fo=1, routed)           0.247     1.285    ccc_design_i/pmod/U0/ip2bus_data[8]
    SLICE_X17Y36         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.826     1.196    ccc_design_i/pmod/U0/s_axi_aclk
    SLICE_X17Y36         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[8]/C
                         clock pessimism             -0.034     1.162    
    SLICE_X17Y36         FDRE (Hold_fdre_C_D)         0.070     1.232    ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.565     0.906    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.110     1.157    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[32]
    SLICE_X8Y42          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.833     1.203    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.102    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32
  -------------------------------------------------------------------
                         required time                         -1.102    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.183ns (42.587%)  route 0.247ns (57.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.584     0.925    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[23]/Q
                         net (fo=1, routed)           0.247     1.312    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[23]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.042     1.354 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[23]_i_1/O
                         net (fo=1, routed)           0.000     1.354    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[23]
    SLICE_X1Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.851     1.221    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.107     1.299    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.354    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.783%)  route 0.242ns (63.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.556     0.897    ccc_design_i/pmod/U0/gpio_core_1/s_axi_aclk
    SLICE_X22Y35         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[15].GPIO_DBus_i_reg[23]/Q
                         net (fo=1, routed)           0.242     1.280    ccc_design_i/pmod/U0/ip2bus_data[23]
    SLICE_X20Y39         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.828     1.198    ccc_design_i/pmod/U0/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[23]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.052     1.216    ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.584     0.925    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X3Y50          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.193     1.245    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.893     1.263    ccc_design_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  ccc_design_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                     -0.054     1.180    ccc_design_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.245    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.565     0.906    ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y42          FDRE                                         r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y42          FDRE (Prop_fdre_C_Q)         0.141     1.047 r  ccc_design_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.056     1.102    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    SLICE_X8Y42          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.833     1.203    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                         clock pessimism             -0.284     0.919    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.036    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.102    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.181%)  route 0.234ns (58.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.556     0.897    ccc_design_i/pmod/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[22].GPIO_DBus_i_reg[30]/Q
                         net (fo=1, routed)           0.234     1.295    ccc_design_i/pmod/U0/ip2bus_data[30]
    SLICE_X20Y39         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.828     1.198    ccc_design_i/pmod/U0/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[30]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.063     1.227    ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.606%)  route 0.240ns (59.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.198ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.556     0.897    ccc_design_i/pmod/U0/gpio_core_1/s_axi_aclk
    SLICE_X24Y35         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y35         FDRE (Prop_fdre_C_Q)         0.164     1.061 r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.READ_REG_GEN[18].GPIO_DBus_i_reg[26]/Q
                         net (fo=1, routed)           0.240     1.300    ccc_design_i/pmod/U0/ip2bus_data[26]
    SLICE_X20Y39         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.828     1.198    ccc_design_i/pmod/U0/s_axi_aclk
    SLICE_X20Y39         FDRE                                         r  ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[26]/C
                         clock pessimism             -0.034     1.164    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.063     1.227    ccc_design_i/pmod/U0/ip2bus_data_i_D1_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.389%)  route 0.234ns (64.611%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.551     0.892    ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X22Y29         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y29         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[21].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4/Q
                         net (fo=1, routed)           0.234     1.253    ccc_design_i/pmod/U0/gpio_core_1/gpio_io_i_d2[2]
    SLICE_X21Y33         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    ccc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1330, routed)        0.823     1.193    ccc_design_i/pmod/U0/gpio_core_1/s_axi_aclk
    SLICE_X21Y33         FDRE                                         r  ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y33         FDRE (Hold_fdre_C_D)         0.017     1.176    ccc_design_i/pmod/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.253    
  -------------------------------------------------------------------
                         slack                                  0.077    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ccc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  ccc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y43   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X10Y43   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X10Y43   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y44   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y44   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X11Y44   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bresp_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y47   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bresp_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X12Y45   ccc_design_i/ESPI_0/U0/ESPI_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y55    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y40    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X8Y55    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X4Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y53    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X0Y54    ccc_design_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK



