###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:03 2016
#  Command:           optDesign -postCTS -drv
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.804
- Setup                         0.665
+ Phase Shift                   1.000
= Required Time                 1.139
- Arrival Time                  4.341
= Slack Time                   -3.202
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -3.102 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.948 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.678 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -1.165 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |   -0.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.287 |   3.210 |    0.008 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.201 | 0.112 |   3.322 |    0.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.152 | 0.132 |   3.454 |    0.252 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.131 | 0.130 |   3.584 |    0.383 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.130 | 0.106 |   3.691 |    0.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.182 | 0.150 |   3.841 |    0.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   4.190 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0         | A ^ -> Y v     | MUX2X1   | 0.192 | 0.150 |   4.340 |    1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.192 | 0.001 |   4.341 |    1.139 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.302 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.456 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.709 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.299 | 0.018 |   0.804 |    4.006 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.640
+ Phase Shift                   1.000
= Required Time                 1.157
- Arrival Time                  4.311
= Slack Time                   -3.154
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -3.054 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.900 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.630 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -1.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |   -0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_905_0        | A ^ -> Y v     | MUX2X1   | 0.191 | 0.154 |   4.311 |    1.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | D v            | DFFPOSX1 | 0.191 | 0.001 |   4.311 |    1.157 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.254 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.408 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.661 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    3.951 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_
reg/CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q             (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.843
- Setup                         0.130
+ Phase Shift                   1.000
= Required Time                 1.713
- Arrival Time                  4.857
= Slack Time                   -3.145
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                  | clk ^          |         | 0.161 |       |   0.100 |   -3.045 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC  | 0.115 | 0.154 |   0.254 |   -2.891 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8   | 0.297 | 0.270 |   0.524 |   -2.621 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8   | 0.311 | 0.291 |   0.815 |   -2.329 | 
     | I0/LD/CTRL/\curr_state_reg[2]                    | CLK ^ -> Q v   | DFFSR   | 0.237 | 0.662 |   1.477 |   -1.667 | 
     | I0/LD/CTRL/FE_OCP_RBC338_curr_state_2_           | A v -> Y v     | BUFX4   | 0.105 | 0.260 |   1.738 |   -1.407 | 
     | I0/LD/CTRL/FE_RC_494_0                           | A v -> Y v     | AND2X2  | 0.080 | 0.196 |   1.934 |   -1.211 | 
     | I0/LD/CTRL/FE_RC_1684_0                          | C v -> Y ^     | NAND3X1 | 0.255 | 0.173 |   2.107 |   -1.037 | 
     | I0/LD/CTRL/FE_RC_13_0                            | A ^ -> Y v     | NAND2X1 | 0.238 | 0.180 |   2.287 |   -0.857 | 
     | I0/LD/CTRL/U79                                   | A v -> Y ^     | NOR2X1  | 0.391 | 0.307 |   2.594 |   -0.550 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U15                    | B ^ -> Y v     | NOR2X1  | 0.220 | 0.247 |   2.842 |   -0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_316_0       | A v -> Y v     | AND2X2  | 0.242 | 0.371 |   3.213 |    0.068 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_136_0       | B v -> Y ^     | NAND2X1 | 0.303 | 0.231 |   3.444 |    0.299 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1579_0      | A ^ -> Y v     | NAND2X1 | 0.191 | 0.080 |   3.524 |    0.379 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/FE_RC_1578_0      | C v -> Y ^     | OAI21X1 | 0.292 | 0.212 |   3.736 |    0.592 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_OCPC268_rptr_nxt_3_ | A ^ -> Y ^     | BUFX2   | 0.122 | 0.255 |   3.991 |    0.847 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/FE_RC_483_0            | B ^ -> Y ^     | XOR2X1  | 0.287 | 0.292 |   4.283 |    1.138 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U19                    | A ^ -> Y v     | XOR2X1  | 0.139 | 0.215 |   4.499 |    1.354 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U18                    | B v -> Y ^     | NAND2X1 | 0.214 | 0.185 |   4.683 |    1.538 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/U17                    | B ^ -> Y v     | NOR2X1  | 0.176 | 0.174 |   4.857 |    1.712 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg       | D v            | DFFSR   | 0.176 | 0.001 |   4.857 |    1.713 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    3.245 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    3.398 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    3.668 | 
     | nclk__L2_I0                                | A v -> Y ^     | INVX8  | 0.294 | 0.288 |   0.812 |    3.957 | 
     | I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg | CLK ^          | DFFSR  | 0.299 | 0.031 |   0.843 |    3.988 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.804
- Setup                         0.491
+ Phase Shift                   1.000
= Required Time                 1.313
- Arrival Time                  4.331
= Slack Time                   -3.018
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.918 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.764 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.494 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -1.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.791 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.237 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |   -0.044 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.445 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.690 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.180 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0       | A ^ -> Y v     | MUX2X1   | 0.185 | 0.132 |   4.330 |    1.313 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | D v            | DFFPOSX1 | 0.185 | 0.000 |   4.331 |    1.313 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.118 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.271 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.525 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.804 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.299 | 0.018 |   0.804 |    3.822 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.811
- Setup                         0.461
+ Phase Shift                   1.000
= Required Time                 1.349
- Arrival Time                  4.345
= Slack Time                   -2.996
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.896 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.742 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.472 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.174 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -1.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.770 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |   -0.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236               | B ^ -> Y v     | MUX2X1   | 0.184 | 0.147 |   4.345 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | D v            | DFFPOSX1 | 0.184 | 0.000 |   4.345 |    1.349 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.096 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.250 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.503 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    3.796 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.011 |   0.811 |    3.807 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.811
- Setup                         0.502
+ Phase Shift                   1.000
= Required Time                 1.309
- Arrival Time                  4.300
= Slack Time                   -2.991
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.891 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.737 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.467 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -1.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.210 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197               | B ^ -> Y v     | MUX2X1   | 0.185 | 0.142 |   4.299 |    1.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | D v            | DFFPOSX1 | 0.185 | 0.001 |   4.300 |    1.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.091 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.245 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.498 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    3.788 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.811 |    3.802 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.809
- Setup                         0.459
+ Phase Shift                   1.000
= Required Time                 1.350
- Arrival Time                  4.336
= Slack Time                   -2.986
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.886 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.732 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.462 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -1.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.760 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |   -0.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.209 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.477 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.721 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.212 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0       | A ^ -> Y v     | MUX2X1   | 0.183 | 0.138 |   4.336 |    1.350 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | D v            | DFFPOSX1 | 0.183 | 0.000 |   4.336 |    1.350 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.086 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.240 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.493 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    3.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.009 |   0.809 |    3.796 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.443
+ Phase Shift                   1.000
= Required Time                 1.354
- Arrival Time                  4.301
= Slack Time                   -2.947
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.847 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.693 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.423 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.125 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.498 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.273 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |   -0.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.083 | 0.257 |   3.180 |    0.233 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.143 | 0.109 |   3.289 |    0.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.174 | 0.140 |   3.429 |    0.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.152 | 0.144 |   3.573 |    0.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.111 |   3.684 |    0.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.132 | 0.118 |   3.801 |    0.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   4.152 |    1.205 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.183 | 0.148 |   4.300 |    1.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.183 | 0.001 |   4.301 |    1.354 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.047 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.201 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.454 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    3.744 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/CTRL/\curr_state_reg[1] /CLK 
Endpoint:   I0/LD/CTRL/\curr_state_reg[1] /D (^) checked with  leading edge of 
'clk'
Beginpoint: I0/LD/CTRL/\curr_state_reg[2] /Q (v) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.827
- Setup                         0.140
+ Phase Shift                   1.000
= Required Time                 1.687
- Arrival Time                  4.630
= Slack Time                   -2.943
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                        | clk ^          |         | 0.161 |       |   0.100 |   -2.843 | 
     | U7                                     | YPAD ^ -> DI ^ | PADINC  | 0.115 | 0.154 |   0.254 |   -2.690 | 
     | nclk__L1_I0                            | A ^ -> Y v     | INVX8   | 0.297 | 0.270 |   0.524 |   -2.420 | 
     | nclk__L2_I2                            | A v -> Y ^     | INVX8   | 0.311 | 0.291 |   0.815 |   -2.128 | 
     | I0/LD/CTRL/\curr_state_reg[2]          | CLK ^ -> Q v   | DFFSR   | 0.237 | 0.662 |   1.477 |   -1.466 | 
     | I0/LD/CTRL/FE_OCP_RBC340_curr_state_2_ | A v -> Y v     | BUFX2   | 0.102 | 0.235 |   1.713 |   -1.231 | 
     | I0/LD/CTRL/FE_OCP_RBC339_curr_state_2_ | A v -> Y v     | BUFX2   | 0.132 | 0.231 |   1.944 |   -1.000 | 
     | I0/LD/CTRL/FE_OCPC247_curr_state_2_    | A v -> Y v     | BUFX2   | 0.061 | 0.174 |   2.118 |   -0.825 | 
     | I0/LD/CTRL/FE_OCPC115_curr_state_2_    | A v -> Y v     | BUFX2   | 0.060 | 0.154 |   2.272 |   -0.671 | 
     | I0/LD/CTRL/FE_OCPC81_curr_state_2_     | A v -> Y v     | BUFX2   | 0.073 | 0.166 |   2.438 |   -0.506 | 
     | I0/LD/CTRL/U73                         | B v -> Y ^     | NOR2X1  | 0.308 | 0.229 |   2.667 |   -0.277 | 
     | I0/LD/CTRL/FE_OCPC259_n62              | A ^ -> Y ^     | BUFX2   | 0.083 | 0.223 |   2.890 |   -0.053 | 
     | I0/LD/CTRL/U72                         | B ^ -> Y v     | NAND2X1 | 0.144 | 0.117 |   3.007 |    0.063 | 
     | I0/LD/CTRL/FE_OCPC191_n26              | A v -> Y v     | BUFX4   | 0.100 | 0.229 |   3.236 |    0.293 | 
     | I0/LD/CTRL/U37                         | A v -> Y ^     | OAI21X1 | 0.283 | 0.224 |   3.460 |    0.517 | 
     | I0/LD/CTRL/U36                         | A ^ -> Y v     | INVX2   | 0.159 | 0.149 |   3.609 |    0.665 | 
     | I0/LD/CTRL/FE_RC_895_0                 | A v -> Y ^     | INVX2   | 0.082 | 0.087 |   3.696 |    0.753 | 
     | I0/LD/CTRL/FE_RC_894_0                 | B ^ -> Y v     | NAND2X1 | 0.105 | 0.089 |   3.785 |    0.842 | 
     | I0/LD/CTRL/FE_RC_893_0                 | A v -> Y ^     | NAND2X1 | 0.259 | 0.220 |   4.005 |    1.062 | 
     | I0/LD/CTRL/U24                         | A ^ -> Y ^     | OR2X2   | 0.121 | 0.273 |   4.278 |    1.335 | 
     | I0/LD/CTRL/U23                         | B ^ -> Y v     | MUX2X1  | 0.191 | 0.166 |   4.444 |    1.501 | 
     | I0/LD/CTRL/U20                         | B v -> Y ^     | NAND2X1 | 0.183 | 0.185 |   4.629 |    1.686 | 
     | I0/LD/CTRL/\curr_state_reg[1]          | D ^            | DFFSR   | 0.183 | 0.001 |   4.630 |    1.687 | 
     +--------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |    3.043 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.115 | 0.154 |   0.254 |    3.197 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.297 | 0.270 |   0.524 |    3.467 | 
     | nclk__L2_I1                   | A v -> Y ^     | INVX8  | 0.331 | 0.292 |   0.816 |    3.759 | 
     | I0/LD/CTRL/\curr_state_reg[1] | CLK ^          | DFFSR  | 0.338 | 0.011 |   0.827 |    3.770 | 
     +----------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.413
+ Phase Shift                   1.000
= Required Time                 1.384
- Arrival Time                  4.309
= Slack Time                   -2.925
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.825 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.671 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.401 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.996 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.354 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.752 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.873 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214               | B ^ -> Y v     | MUX2X1   | 0.181 | 0.152 |   4.309 |    1.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | D v            | DFFPOSX1 | 0.181 | 0.000 |   4.309 |    1.384 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.025 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.179 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.432 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    3.722 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.814
- Setup                         0.405
+ Phase Shift                   1.000
= Required Time                 1.409
- Arrival Time                  4.327
= Slack Time                   -2.918
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.665 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.395 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.097 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.989 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.385 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.138 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.277 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.544 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.670 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.789 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1584_0       | A ^ -> Y v     | MUX2X1   | 0.181 | 0.129 |   4.327 |    1.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | D v            | DFFPOSX1 | 0.181 | 0.000 |   4.327 |    1.409 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.172 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.426 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    3.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.814 |    3.732 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.812
- Setup                         0.396
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  4.333
= Slack Time                   -2.918
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.664 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.394 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.691 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.137 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1596_0       | A ^ -> Y v     | MUX2X1   | 0.181 | 0.135 |   4.333 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | D v            | DFFPOSX1 | 0.181 | 0.000 |   4.333 |    1.416 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.018 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.171 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.425 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    3.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.012 |   0.812 |    3.729 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.797
- Setup                         0.363
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  4.343
= Slack Time                   -2.909
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.809 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.655 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.385 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.640 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.244 |   3.167 |    0.258 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.193 | 0.128 |   3.295 |    0.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.254 | 0.158 |   3.452 |    0.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.114 | 0.116 |   3.568 |    0.659 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.197 | 0.155 |   3.722 |    0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.210 | 0.188 |   3.910 |    1.001 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   4.214 |    1.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0          | A ^ -> Y v     | MUX2X1   | 0.155 | 0.129 |   4.343 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   4.343 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.009 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.163 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.416 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.299 | 0.006 |   0.797 |    3.706 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.809
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  4.334
= Slack Time                   -2.903
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.803 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.649 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.379 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.973 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.369 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.560 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.686 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134               | B ^ -> Y v     | MUX2X1   | 0.174 | 0.135 |   4.333 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | D v            | DFFPOSX1 | 0.174 | 0.000 |   4.334 |    1.431 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.003 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.156 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.410 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    3.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.306 | 0.010 |   0.809 |    3.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
- Setup                         0.431
+ Phase Shift                   1.000
= Required Time                 1.405
- Arrival Time                  4.305
= Slack Time                   -2.900
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.800 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.646 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.376 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.547 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    0.970 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC136_FE_OFN72_ | A ^ -> Y ^     | BUFX2    | 0.166 | 0.276 |   4.146 |    1.246 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.182 | 0.158 |   4.304 |    1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.182 | 0.001 |   4.305 |    1.405 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    3.000 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.153 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.423 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    3.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.021 |   0.836 |    3.736 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.368
+ Phase Shift                   1.000
= Required Time                 1.433
- Arrival Time                  4.324
= Slack Time                   -2.891
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.791 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.637 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.367 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.962 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.358 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.110 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.688 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.803 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    0.979 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.233 | 0.328 |   4.198 |    1.307 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1598_0         | A ^ -> Y v     | MUX2X1   | 0.161 | 0.125 |   4.323 |    1.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.161 | 0.000 |   4.324 |    1.433 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.991 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.145 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.398 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.800 |    3.691 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.803
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.429
- Arrival Time                  4.318
= Slack Time                   -2.889
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.789 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.636 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.366 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.068 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.440 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.287 |   3.210 |    0.320 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.201 | 0.112 |   3.322 |    0.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.152 | 0.132 |   3.454 |    0.565 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.131 | 0.130 |   3.584 |    0.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.130 | 0.106 |   3.691 |    0.801 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.182 | 0.150 |   3.841 |    0.952 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   4.190 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1514_0         | A ^ -> Y v     | MUX2X1   | 0.171 | 0.128 |   4.318 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.171 | 0.000 |   4.318 |    1.429 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.989 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.143 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.396 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.299 | 0.017 |   0.803 |    3.693 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
- Setup                         0.384
+ Phase Shift                   1.000
= Required Time                 1.452
- Arrival Time                  4.339
= Slack Time                   -2.887
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.787 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.633 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.363 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.065 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.353 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.309 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.953 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167               | B ^ -> Y v     | MUX2X1   | 0.177 | 0.141 |   4.339 |    1.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | D v            | DFFPOSX1 | 0.177 | 0.000 |   4.339 |    1.452 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.987 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.140 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.410 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    3.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    3.723 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.809
- Setup                         0.396
+ Phase Shift                   1.000
= Required Time                 1.413
- Arrival Time                  4.294
= Slack Time                   -2.881
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.780 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.627 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.357 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.347 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.561 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.917 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_899_0        | A ^ -> Y v     | MUX2X1   | 0.181 | 0.136 |   4.293 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | D v            | DFFPOSX1 | 0.181 | 0.000 |   4.294 |    1.413 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.980 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.134 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.388 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    3.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.304 | 0.011 |   0.809 |    3.689 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.833
- Setup                         0.383
+ Phase Shift                   1.000
= Required Time                 1.450
- Arrival Time                  4.329
= Slack Time                   -2.879
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.779 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.626 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.356 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.653 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1323_0       | A v -> Y v     | AND2X2   | 0.076 | 0.222 |   3.196 |    0.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1322_0       | C v -> Y ^     | AOI21X1  | 0.236 | 0.125 |   3.321 |    0.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U93                | A ^ -> Y v     | AOI21X1  | 0.257 | 0.142 |   3.463 |    0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_542_0        | A v -> Y ^     | INVX2    | 0.124 | 0.126 |   3.589 |    0.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0        | C ^ -> Y v     | NAND3X1  | 0.155 | 0.118 |   3.707 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0        | B v -> Y ^     | NAND2X1  | 0.126 | 0.132 |   3.839 |    0.960 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181    | A ^ -> Y ^     | BUFX4    | 0.315 | 0.359 |   4.198 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1575_0       | A ^ -> Y v     | MUX2X1   | 0.177 | 0.131 |   4.329 |    1.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | D v            | DFFPOSX1 | 0.177 | 0.000 |   4.329 |    1.450 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.979 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.133 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.403 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    3.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.320 | 0.017 |   0.833 |    3.712 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.802
- Setup                         0.363
+ Phase Shift                   1.000
= Required Time                 1.439
- Arrival Time                  4.318
= Slack Time                   -2.879
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.779 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.625 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.355 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.949 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.345 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.098 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.700 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    0.991 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.233 | 0.328 |   4.198 |    1.319 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1602_0         | A ^ -> Y v     | MUX2X1   | 0.155 | 0.120 |   4.318 |    1.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   4.318 |    1.439 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.979 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.132 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.386 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.016 |   0.802 |    3.681 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.801
- Setup                         0.362
+ Phase Shift                   1.000
= Required Time                 1.439
- Arrival Time                  4.316
= Slack Time                   -2.877
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.777 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.623 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.353 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.651 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.569 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.702 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    0.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.233 | 0.328 |   4.198 |    1.321 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1604_0         | A ^ -> Y v     | MUX2X1   | 0.153 | 0.118 |   4.316 |    1.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.153 | 0.000 |   4.316 |    1.439 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.977 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.131 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.384 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.664 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.801 |    3.678 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.805
- Setup                         0.354
+ Phase Shift                   1.000
= Required Time                 1.451
- Arrival Time                  4.327
= Slack Time                   -2.876
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.776 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.622 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.352 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.054 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.839 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.244 |   3.167 |    0.291 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.193 | 0.128 |   3.295 |    0.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.254 | 0.158 |   3.452 |    0.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.114 | 0.116 |   3.568 |    0.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.197 | 0.155 |   3.722 |    0.847 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.210 | 0.188 |   3.910 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   4.214 |    1.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | A ^ -> Y v     | MUX2X1   | 0.142 | 0.113 |   4.326 |    1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   4.327 |    1.451 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.976 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.130 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.383 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    3.673 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.303 | 0.007 |   0.805 |    3.681 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.806
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.424
- Arrival Time                  4.296
= Slack Time                   -2.872
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.618 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.348 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.050 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.091 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.926 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163               | B ^ -> Y v     | MUX2X1   | 0.180 | 0.139 |   4.296 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | D v            | DFFPOSX1 | 0.180 | 0.000 |   4.296 |    1.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.972 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.126 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.379 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    3.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.303 | 0.008 |   0.806 |    3.678 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.808
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.427
- Arrival Time                  4.298
= Slack Time                   -2.871
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.771 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.617 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.347 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.049 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.942 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.090 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.408 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.806 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232               | B ^ -> Y v     | MUX2X1   | 0.179 | 0.140 |   4.297 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | D v            | DFFPOSX1 | 0.179 | 0.000 |   4.298 |    1.427 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.971 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.125 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.378 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    3.669 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.303 | 0.011 |   0.808 |    3.679 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.374
+ Phase Shift                   1.000
= Required Time                 1.426
- Arrival Time                  4.296
= Slack Time                   -2.870
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.770 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.616 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.346 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.089 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.807 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.287 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146               | B ^ -> Y v     | MUX2X1   | 0.170 | 0.139 |   4.296 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | D v            | DFFPOSX1 | 0.170 | 0.000 |   4.296 |    1.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.970 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.124 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.377 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.300 | 0.009 |   0.800 |    3.670 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.374
+ Phase Shift                   1.000
= Required Time                 1.424
- Arrival Time                  4.293
= Slack Time                   -2.869
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.769 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.615 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.345 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.643 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.336 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.088 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC342_n172 | A ^ -> Y v     | INVX2    | 0.335 | 0.313 |   3.094 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U108               | D v -> Y ^     | AOI22X1  | 0.231 | 0.185 |   3.279 |    0.410 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U110               | A ^ -> Y v     | AOI21X1  | 0.240 | 0.162 |   3.442 |    0.572 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U111               | B v -> Y v     | OR2X2    | 0.120 | 0.236 |   3.677 |    0.808 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0        | D v -> Y ^     | AOI22X1  | 0.141 | 0.121 |   3.798 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195 | A ^ -> Y ^     | BUFX4    | 0.311 | 0.359 |   4.157 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249               | B ^ -> Y v     | MUX2X1   | 0.170 | 0.136 |   4.293 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | D v            | DFFPOSX1 | 0.170 | 0.000 |   4.293 |    1.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.969 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.123 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.376 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.660 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.299 | 0.007 |   0.798 |    3.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.424
- Arrival Time                  4.292
= Slack Time                   -2.868
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.768 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.614 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.344 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.939 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.832 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0       | A ^ -> Y v     | MUX2X1   | 0.171 | 0.124 |   4.292 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | D v            | DFFPOSX1 | 0.171 | 0.000 |   4.292 |    1.424 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.968 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.122 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.375 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.012 |   0.798 |    3.666 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.830
- Setup                         0.376
+ Phase Shift                   1.000
= Required Time                 1.454
- Arrival Time                  4.318
= Slack Time                   -2.864
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.764 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.610 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.340 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.042 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.935 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.083 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.437 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.830 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    1.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.233 | 0.328 |   4.198 |    1.334 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1606_0         | A ^ -> Y v     | MUX2X1   | 0.158 | 0.120 |   4.318 |    1.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   4.318 |    1.454 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.964 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.118 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.388 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    3.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.340 | 0.015 |   0.830 |    3.694 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.825
- Setup                         0.373
+ Phase Shift                   1.000
= Required Time                 1.452
- Arrival Time                  4.315
= Slack Time                   -2.863
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.763 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.609 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.339 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.041 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.934 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.637 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.082 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.096 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.831 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    1.006 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.233 | 0.328 |   4.198 |    1.335 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_931_0          | A ^ -> Y v     | MUX2X1   | 0.155 | 0.117 |   4.315 |    1.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.155 | 0.000 |   4.315 |    1.452 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.963 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.117 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.387 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    3.679 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.338 | 0.009 |   0.825 |    3.688 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.798
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 1.426
- Arrival Time                  4.288
= Slack Time                   -2.862
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.762 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.608 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.338 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.040 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.933 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.636 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.328 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.081 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.452 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.954 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1592_0       | A ^ -> Y v     | MUX2X1   | 0.167 | 0.120 |   4.288 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | D v            | DFFPOSX1 | 0.167 | 0.000 |   4.288 |    1.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.962 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.116 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.369 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.011 |   0.798 |    3.660 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
- Setup                         0.376
+ Phase Shift                   1.000
= Required Time                 1.460
- Arrival Time                  4.321
= Slack Time                   -2.861
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.761 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.607 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.337 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]            | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.931 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224                 | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                  | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.327 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172   | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.080 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC344_n172   | A ^ -> Y v     | INVX4    | 0.174 | 0.179 |   2.960 |    0.099 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1319_0         | A v -> Y v     | AND2X2   | 0.093 | 0.227 |   3.187 |    0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1318_0         | C v -> Y ^     | AOI21X1  | 0.218 | 0.114 |   3.301 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U79                  | B ^ -> Y v     | AOI21X1  | 0.231 | 0.145 |   3.446 |    0.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1447_0         | A v -> Y ^     | INVX1    | 0.131 | 0.132 |   3.579 |    0.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1446_0         | A ^ -> Y v     | NAND2X1  | 0.143 | 0.116 |   3.694 |    0.834 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1445_0         | D v -> Y ^     | AOI22X1  | 0.214 | 0.175 |   3.870 |    1.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC212_FE_OFN72_ | A ^ -> Y ^     | BUFX4    | 0.233 | 0.328 |   4.198 |    1.337 | 
     | n186                                               |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1594_0         | A ^ -> Y v     | MUX2X1   | 0.158 | 0.123 |   4.321 |    1.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   4.321 |    1.460 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.961 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.114 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.384 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.331 | 0.292 |   0.816 |    3.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.342 | 0.021 |   0.837 |    3.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.367
+ Phase Shift                   1.000
= Required Time                 1.433
- Arrival Time                  4.293
= Slack Time                   -2.859
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.759 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.606 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.336 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.930 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.633 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.326 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.079 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.114 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.455 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228               | B ^ -> Y v     | MUX2X1   | 0.161 | 0.125 |   4.292 |    1.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | D v            | DFFPOSX1 | 0.161 | 0.000 |   4.293 |    1.433 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.113 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.366 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.014 |   0.800 |    3.660 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.807
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  4.290
= Slack Time                   -2.859
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.759 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.605 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.335 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.822 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.590 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.184 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.083 | 0.257 |   3.180 |    0.322 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.143 | 0.109 |   3.289 |    0.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.174 | 0.140 |   3.429 |    0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.152 | 0.144 |   3.573 |    0.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.111 |   3.684 |    0.825 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.132 | 0.118 |   3.801 |    0.943 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   4.152 |    1.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.172 | 0.138 |   4.290 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   4.290 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.959 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.112 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.366 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.650 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.016 |   0.807 |    3.665 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.366
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  4.292
= Slack Time                   -2.858
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.758 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.604 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.334 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.631 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.324 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.116 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.457 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.842 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.310 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266               | B ^ -> Y v     | MUX2X1   | 0.159 | 0.123 |   4.291 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | D v            | DFFPOSX1 | 0.159 | 0.000 |   4.292 |    1.434 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.958 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.112 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.365 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.645 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.013 |   0.800 |    3.658 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.810
- Setup                         0.370
+ Phase Shift                   1.000
= Required Time                 1.439
- Arrival Time                  4.296
= Slack Time                   -2.857
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.757 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.603 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.333 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.927 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.630 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.117 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.333 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.611 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.959 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.311 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142               | B ^ -> Y v     | MUX2X1   | 0.165 | 0.128 |   4.296 |    1.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | D v            | DFFPOSX1 | 0.165 | 0.000 |   4.296 |    1.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.957 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.110 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.364 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.019 |   0.810 |    3.666 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.837
- Setup                         0.377
+ Phase Shift                   1.000
= Required Time                 1.460
- Arrival Time                  4.316
= Slack Time                   -2.856
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.756 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.602 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.332 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.287 |   3.210 |    0.353 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.201 | 0.112 |   3.322 |    0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.152 | 0.132 |   3.454 |    0.598 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.131 | 0.130 |   3.584 |    0.728 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.130 | 0.106 |   3.691 |    0.835 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.182 | 0.150 |   3.841 |    0.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   4.190 |    1.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1520_0         | A ^ -> Y v     | MUX2X1   | 0.167 | 0.126 |   4.316 |    1.460 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.167 | 0.000 |   4.316 |    1.460 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.110 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.380 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    3.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.022 |   0.837 |    3.693 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.812
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.434
- Arrival Time                  4.290
= Slack Time                   -2.856
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.756 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.602 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.332 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.587 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.181 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.083 | 0.257 |   3.180 |    0.324 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.143 | 0.109 |   3.289 |    0.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.174 | 0.140 |   3.429 |    0.573 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.152 | 0.144 |   3.573 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.111 |   3.684 |    0.828 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.132 | 0.118 |   3.801 |    0.945 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   4.152 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B ^ -> Y v     | MUX2X1   | 0.174 | 0.137 |   4.290 |    1.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D v            | DFFPOSX1 | 0.174 | 0.001 |   4.290 |    1.434 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.956 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.110 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.363 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.300 | 0.291 |   0.798 |    3.654 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.304 | 0.014 |   0.812 |    3.668 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.835
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.479
- Arrival Time                  4.332
= Slack Time                   -2.854
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.754 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.600 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.330 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.032 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.817 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.585 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.069 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.244 |   3.167 |    0.313 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.193 | 0.128 |   3.295 |    0.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.254 | 0.158 |   3.452 |    0.599 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.114 | 0.116 |   3.568 |    0.714 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.197 | 0.155 |   3.722 |    0.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.210 | 0.188 |   3.910 |    1.056 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   4.214 |    1.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0          | A ^ -> Y v     | MUX2X1   | 0.144 | 0.119 |   4.332 |    1.479 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.144 | 0.000 |   4.332 |    1.479 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.954 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.107 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.377 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    3.675 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.305 | 0.013 |   0.835 |    3.689 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.833
- Setup                         0.374
+ Phase Shift                   1.000
= Required Time                 1.459
- Arrival Time                  4.311
= Slack Time                   -2.853
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.753 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.599 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.329 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.287 |   3.210 |    0.357 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.201 | 0.112 |   3.322 |    0.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.152 | 0.132 |   3.454 |    0.602 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.131 | 0.130 |   3.584 |    0.732 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.130 | 0.106 |   3.691 |    0.838 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.182 | 0.150 |   3.841 |    0.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   4.190 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1522_0         | A ^ -> Y v     | MUX2X1   | 0.163 | 0.121 |   4.311 |    1.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.163 | 0.000 |   4.311 |    1.459 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.953 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.106 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.376 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.320 | 0.017 |   0.833 |    3.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.840
- Setup                         0.355
+ Phase Shift                   1.000
= Required Time                 1.485
- Arrival Time                  4.338
= Slack Time                   -2.852
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.752 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.598 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.328 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.815 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.584 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.178 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.244 |   3.167 |    0.314 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.193 | 0.128 |   3.295 |    0.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.254 | 0.158 |   3.452 |    0.600 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.114 | 0.116 |   3.568 |    0.716 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.197 | 0.155 |   3.722 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.210 | 0.188 |   3.910 |    1.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.188 | 0.304 |   4.214 |    1.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.142 | 0.124 |   4.337 |    1.485 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.142 | 0.000 |   4.338 |    1.485 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.952 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.106 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.376 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    3.674 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.840 |    3.693 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.800
- Setup                         0.368
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  4.283
= Slack Time                   -2.852
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.752 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.598 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.328 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.923 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.626 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.615 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.848 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.964 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1586_0       | A ^ -> Y v     | MUX2X1   | 0.162 | 0.115 |   4.283 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | D v            | DFFPOSX1 | 0.162 | 0.000 |   4.283 |    1.431 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.952 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.106 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.359 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.296 | 0.280 |   0.787 |    3.639 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.299 | 0.013 |   0.800 |    3.652 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.804
- Setup                         0.376
+ Phase Shift                   1.000
= Required Time                 1.428
- Arrival Time                  4.280
= Slack Time                   -2.851
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.751 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.597 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.327 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.030 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.071 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.083 | 0.257 |   3.180 |    0.329 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.143 | 0.109 |   3.289 |    0.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.174 | 0.140 |   3.429 |    0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.152 | 0.144 |   3.573 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.111 |   3.684 |    0.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.132 | 0.118 |   3.801 |    0.950 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   4.152 |    1.301 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1635_0         | A ^ -> Y v     | MUX2X1   | 0.172 | 0.127 |   4.279 |    1.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   4.280 |    1.428 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.951 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.105 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.358 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.301 | 0.013 |   0.804 |    3.655 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.462
- Arrival Time                  4.313
= Slack Time                   -2.851
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.751 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.597 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.327 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.402 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.287 |   3.210 |    0.359 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.201 | 0.112 |   3.322 |    0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.152 | 0.132 |   3.454 |    0.603 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.131 | 0.130 |   3.584 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.130 | 0.106 |   3.691 |    0.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.182 | 0.150 |   3.841 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   4.190 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1516_0         | A ^ -> Y v     | MUX2X1   | 0.164 | 0.122 |   4.312 |    1.461 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.164 | 0.000 |   4.313 |    1.462 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.951 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.105 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.375 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    3.666 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    3.687 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.810
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 1.438
- Arrival Time                  4.289
= Slack Time                   -2.851
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.751 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.597 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.327 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.922 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.624 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.123 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.616 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.849 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.965 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.317 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1545_0       | A ^ -> Y v     | MUX2X1   | 0.167 | 0.121 |   4.288 |    1.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | D v            | DFFPOSX1 | 0.167 | 0.000 |   4.289 |    1.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.951 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.105 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.358 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.019 |   0.810 |    3.661 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.802
- Setup                         0.375
+ Phase Shift                   1.000
= Required Time                 1.427
- Arrival Time                  4.278
= Slack Time                   -2.850
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.750 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.597 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.327 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.029 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.582 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC322_FE_OFN | A v -> Y v     | BUFX2    | 0.083 | 0.257 |   3.180 |    0.330 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_561_0          | B v -> Y ^     | NAND2X1  | 0.143 | 0.109 |   3.289 |    0.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_559_0          | A ^ -> Y v     | NAND2X1  | 0.174 | 0.140 |   3.429 |    0.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_554_0          | A v -> Y ^     | OAI21X1  | 0.152 | 0.144 |   3.573 |    0.723 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_553_0          | B ^ -> Y v     | NAND2X1  | 0.126 | 0.111 |   3.684 |    0.833 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | B v -> Y ^     | AOI21X1  | 0.132 | 0.118 |   3.801 |    0.951 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.275 | 0.351 |   4.152 |    1.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1655_0         | A ^ -> Y v     | MUX2X1   | 0.172 | 0.125 |   4.277 |    1.427 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.172 | 0.000 |   4.278 |    1.427 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.950 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.104 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.358 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.642 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.300 | 0.011 |   0.802 |    3.653 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.809
- Setup                         0.370
+ Phase Shift                   1.000
= Required Time                 1.439
- Arrival Time                  4.286
= Slack Time                   -2.847
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |   -2.747 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.594 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.324 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.026 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[2]          | CLK ^ -> Q v   | DFFSR    | 0.820 | 1.108 |   1.929 |   -0.918 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U224               | A v -> Y ^     | INVX2    | 0.293 | 0.297 |   2.227 |   -0.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U74                | A ^ -> Y v     | NOR2X1   | 0.285 | 0.307 |   2.534 |   -0.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC341_n172 | A v -> Y ^     | INVX4    | 0.266 | 0.247 |   2.781 |   -0.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC345_n172 | A ^ -> Y v     | INVX4    | 0.192 | 0.193 |   2.974 |    0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC347_n172 | A v -> Y v     | BUFX2    | 0.089 | 0.216 |   3.189 |    0.342 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1324_0       | D v -> Y ^     | AOI22X1  | 0.231 | 0.125 |   3.314 |    0.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U121               | A ^ -> Y v     | AOI21X1  | 0.274 | 0.153 |   3.467 |    0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U125               | A v -> Y v     | OR2X2    | 0.105 | 0.233 |   3.700 |    0.852 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0        | D v -> Y ^     | AOI22X1  | 0.140 | 0.116 |   3.816 |    0.969 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191 | A ^ -> Y ^     | BUFX4    | 0.274 | 0.352 |   4.168 |    1.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1582_0       | A ^ -> Y v     | MUX2X1   | 0.165 | 0.118 |   4.286 |    1.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | D v            | DFFPOSX1 | 0.165 | 0.000 |   4.286 |    1.439 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.947 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.101 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.354 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.284 |   0.791 |    3.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.301 | 0.018 |   0.809 |    3.656 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.836
- Setup                         0.373
+ Phase Shift                   1.000
= Required Time                 1.464
- Arrival Time                  4.310
= Slack Time                   -2.847
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.747 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.593 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.323 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.398 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC317_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.287 |   3.210 |    0.363 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1688_0         | D v -> Y ^     | AOI22X1  | 0.201 | 0.112 |   3.322 |    0.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1440_0         | B ^ -> Y v     | NAND2X1  | 0.152 | 0.132 |   3.454 |    0.607 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1439_0         | B v -> Y ^     | NAND2X1  | 0.131 | 0.130 |   3.584 |    0.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1437_0         | A ^ -> Y v     | NAND2X1  | 0.130 | 0.106 |   3.691 |    0.844 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | D v -> Y ^     | AOI22X1  | 0.182 | 0.150 |   3.841 |    0.994 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A ^ -> Y ^     | BUFX4    | 0.267 | 0.349 |   4.190 |    1.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1504_0         | A ^ -> Y v     | MUX2X1   | 0.161 | 0.120 |   4.310 |    1.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.161 | 0.000 |   4.310 |    1.464 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.947 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.101 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.371 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.311 | 0.291 |   0.815 |    3.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.321 | 0.021 |   0.836 |    3.683 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.813
- Setup                         0.366
+ Phase Shift                   1.000
= Required Time                 1.447
- Arrival Time                  4.294
= Slack Time                   -2.847
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.747 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.593 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.323 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.810 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.578 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.172 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.076 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC321_FE_OFN | A v -> Y v     | BUFX2    | 0.089 | 0.285 |   3.208 |    0.361 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U127                 | D v -> Y ^     | AOI22X1  | 0.217 | 0.143 |   3.351 |    0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U128                 | B ^ -> Y v     | AOI21X1  | 0.313 | 0.198 |   3.549 |    0.703 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | A v -> Y ^     | OAI21X1  | 0.180 | 0.159 |   3.708 |    0.862 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B ^ -> Y ^     | AND2X2   | 0.119 | 0.186 |   3.895 |    1.048 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A ^ -> Y ^     | BUFX4    | 0.148 | 0.260 |   4.154 |    1.308 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B ^ -> Y v     | MUX2X1   | 0.157 | 0.139 |   4.293 |    1.447 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D v            | DFFPOSX1 | 0.157 | 0.001 |   4.294 |    1.447 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.947 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.100 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.289 | 0.253 |   0.507 |    3.354 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.303 | 0.293 |   0.800 |    3.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.307 | 0.014 |   0.813 |    3.660 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1] /Q          (v) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.841
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 1.483
- Arrival Time                  4.329
= Slack Time                   -2.846
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | clk ^          |          | 0.161 |       |   0.100 |   -2.746 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |   -2.592 | 
     | nclk__L1_I0                                        | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |   -2.322 | 
     | nclk__L2_I3                                        | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |   -2.024 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/\waddr_reg[1]            | CLK ^ -> Q v   | DFFSR    | 0.964 | 1.215 |   2.037 |   -0.809 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U133                 | A v -> Y ^     | INVX4    | 0.250 | 0.232 |   2.269 |   -0.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U77                  | B ^ -> Y v     | NOR2X1   | 0.298 | 0.181 |   2.449 |   -0.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC50_n174        | A v -> Y ^     | INVX2    | 0.225 | 0.225 |   2.675 |   -0.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC51_n174        | A ^ -> Y v     | INVX8    | 0.303 | 0.248 |   2.923 |    0.077 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC314_FE_OFN | A v -> Y v     | BUFX2    | 0.090 | 0.244 |   3.167 |    0.321 | 
     | 51_n174                                            |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U99                  | D v -> Y ^     | AOI22X1  | 0.193 | 0.128 |   3.295 |    0.449 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U100                 | B ^ -> Y v     | AOI21X1  | 0.254 | 0.158 |   3.452 |    0.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1489_0         | A v -> Y ^     | INVX2    | 0.114 | 0.116 |   3.568 |    0.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1482_0         | A ^ -> Y v     | NAND2X1  | 0.197 | 0.155 |   3.722 |    0.876 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | D v -> Y ^     | AOI22X1  | 0.210 | 0.188 |   3.910 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.169 | 0.291 |   4.201 |    1.355 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.145 | 0.128 |   4.329 |    1.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.145 | 0.001 |   4.329 |    1.483 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    2.946 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.115 | 0.154 |   0.254 |    3.100 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.297 | 0.270 |   0.524 |    3.370 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.301 | 0.298 |   0.822 |    3.668 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.841 |    3.687 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

