{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429666242433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429666242434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 20:30:42 2015 " "Processing started: Tue Apr 21 20:30:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429666242434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1429666242434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final385 -c final_project " "Command: quartus_map --read_settings_files=on --write_settings_files=off final385 -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1429666242434 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1429666243034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic module/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic module/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Graphic Module/VGA_controller.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/VGA_controller.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429666243144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429666243144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pallete.sv 1 1 " "Found 1 design units, including 1 entities, in source file pallete.sv" { { "Info" "ISGN_ENTITY_NAME" "1 palette " "Found entity 1: palette" {  } { { "pallete.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/pallete.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429666243149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429666243149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8 " "Found entity 1: mux8" {  } { { "mux8.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/mux8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429666243153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429666243153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic module/mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic module/mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Mapper " "Found entity 1: Mapper" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429666243158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429666243158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphic module/graphicmodule.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphic module/graphicmodule.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GraphicModule " "Found entity 1: GraphicModule" {  } { { "Graphic Module/GraphicModule.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429666243163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429666243163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sprite_table.sv 1 1 " "Found 1 design units, including 1 entities, in source file sprite_table.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sprite_table " "Found entity 1: sprite_table" {  } { { "sprite_table.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/sprite_table.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1429666243185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1429666243185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GraphicModule " "Elaborating entity \"GraphicModule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1429666243298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mapper Mapper:Mapper " "Elaborating entity \"Mapper\" for hierarchy \"Mapper:Mapper\"" {  } { { "Graphic Module/GraphicModule.sv" "Mapper" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429666243576 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(18) " "Verilog HDL assignment warning at Mapper.sv(18): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243578 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(19) " "Verilog HDL assignment warning at Mapper.sv(19): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243578 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(25) " "Verilog HDL assignment warning at Mapper.sv(25): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243579 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(26) " "Verilog HDL assignment warning at Mapper.sv(26): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243579 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(31) " "Verilog HDL assignment warning at Mapper.sv(31): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243580 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(32) " "Verilog HDL assignment warning at Mapper.sv(32): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243580 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(37) " "Verilog HDL assignment warning at Mapper.sv(37): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243581 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(38) " "Verilog HDL assignment warning at Mapper.sv(38): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243581 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(43) " "Verilog HDL assignment warning at Mapper.sv(43): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243582 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(44) " "Verilog HDL assignment warning at Mapper.sv(44): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243582 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(49) " "Verilog HDL assignment warning at Mapper.sv(49): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243582 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(50) " "Verilog HDL assignment warning at Mapper.sv(50): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243583 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(55) " "Verilog HDL assignment warning at Mapper.sv(55): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243583 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(56) " "Verilog HDL assignment warning at Mapper.sv(56): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243583 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(61) " "Verilog HDL assignment warning at Mapper.sv(61): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243584 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(62) " "Verilog HDL assignment warning at Mapper.sv(62): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243584 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(67) " "Verilog HDL assignment warning at Mapper.sv(67): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243585 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(68) " "Verilog HDL assignment warning at Mapper.sv(68): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243585 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(73) " "Verilog HDL assignment warning at Mapper.sv(73): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243586 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(74) " "Verilog HDL assignment warning at Mapper.sv(74): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243587 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(79) " "Verilog HDL assignment warning at Mapper.sv(79): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243587 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(80) " "Verilog HDL assignment warning at Mapper.sv(80): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243588 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(85) " "Verilog HDL assignment warning at Mapper.sv(85): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243588 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(86) " "Verilog HDL assignment warning at Mapper.sv(86): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243588 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(91) " "Verilog HDL assignment warning at Mapper.sv(91): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243589 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(92) " "Verilog HDL assignment warning at Mapper.sv(92): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243589 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(97) " "Verilog HDL assignment warning at Mapper.sv(97): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243590 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(98) " "Verilog HDL assignment warning at Mapper.sv(98): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243590 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(103) " "Verilog HDL assignment warning at Mapper.sv(103): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243591 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(104) " "Verilog HDL assignment warning at Mapper.sv(104): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243591 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(109) " "Verilog HDL assignment warning at Mapper.sv(109): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243592 "|GraphicModule|Mapper:Mapper"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 5 Mapper.sv(110) " "Verilog HDL assignment warning at Mapper.sv(110): truncated value with size 10 to match size of target (5)" {  } { { "Graphic Module/Mapper.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/Mapper.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243592 "|GraphicModule|Mapper:Mapper"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sprite_table sprite_table:sprite_table " "Elaborating entity \"sprite_table\" for hierarchy \"sprite_table:sprite_table\"" {  } { { "Graphic Module/GraphicModule.sv" "sprite_table" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429666243678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 sprite_table:sprite_table\|mux8:mux8 " "Elaborating entity \"mux8\" for hierarchy \"sprite_table:sprite_table\|mux8:mux8\"" {  } { { "sprite_table.sv" "mux8" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/sprite_table.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429666243756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "palette palette:palette " "Elaborating entity \"palette\" for hierarchy \"palette:palette\"" {  } { { "Graphic Module/GraphicModule.sv" "palette" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429666243762 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2112 2048 pallete.sv(32) " "Verilog HDL assignment warning at pallete.sv(32): truncated value with size 2112 to match size of target (2048)" {  } { { "pallete.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/pallete.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243765 "|GraphicModule|palette:palette"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2112 2048 pallete.sv(63) " "Verilog HDL assignment warning at pallete.sv(63): truncated value with size 2112 to match size of target (2048)" {  } { { "pallete.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/pallete.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243766 "|GraphicModule|palette:palette"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2112 2048 pallete.sv(94) " "Verilog HDL assignment warning at pallete.sv(94): truncated value with size 2112 to match size of target (2048)" {  } { { "pallete.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/pallete.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243767 "|GraphicModule|palette:palette"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:vga_controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:vga_controller\"" {  } { { "Graphic Module/GraphicModule.sv" "vga_controller" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1429666243806 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(76) " "Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10)" {  } { { "Graphic Module/VGA_controller.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/VGA_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243807 "|GraphicModule|vga_controller:vga_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_controller.sv(79) " "Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10)" {  } { { "Graphic Module/VGA_controller.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/VGA_controller.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1429666243807 "|GraphicModule|vga_controller:vga_controller"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1429666274496 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sync GND " "Pin \"sync\" is stuck at GND" {  } { { "Graphic Module/GraphicModule.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1429666277091 "|GraphicModule|sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1429666277091 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1429666277341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1429666282079 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429666282079 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "loadGameTable " "No output dependent on input pin \"loadGameTable\"" {  } { { "Graphic Module/GraphicModule.sv" "" { Text "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/Graphic Module/GraphicModule.sv" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1429666282259 "|GraphicModule|loadGameTable"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1429666282259 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1378 " "Implemented 1378 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "387 " "Implemented 387 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1429666282259 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1429666282259 ""} { "Info" "ICUT_CUT_TM_LCELLS" "962 " "Implemented 962 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1429666282259 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1429666282259 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "627 " "Peak virtual memory: 627 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1429666282389 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 21 20:31:22 2015 " "Processing ended: Tue Apr 21 20:31:22 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1429666282389 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1429666282389 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1429666282389 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1429666282389 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1429666285255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1429666285256 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 21 20:31:24 2015 " "Processing started: Tue Apr 21 20:31:24 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1429666285256 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1429666285256 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off final385 -c final_project " "Command: quartus_fit --read_settings_files=off --write_settings_files=off final385 -c final_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1429666285256 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1429666285418 ""}
{ "Info" "0" "" "Project  = final385" {  } {  } 0 0 "Project  = final385" 0 0 "Fitter" 0 0 1429666285419 ""}
{ "Info" "0" "" "Revision = final_project" {  } {  } 0 0 "Revision = final_project" 0 0 "Fitter" 0 0 1429666285419 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1429666285639 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "final_project EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"final_project\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1429666285662 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429666285807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429666285808 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1429666285808 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1429666287606 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1429666287639 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1429666287901 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1429666287901 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 2363 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429666287912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 2365 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429666287912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 2367 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429666287912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 2369 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429666287912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Quangxdu/Documents/GitHub/ece385/final385/" { { 0 { 0 ""} 0 2371 9684 10422 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1429666287912 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1429666287912 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1429666287921 ""}
