<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>pl_bram_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>intr</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>intr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTR.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>BRAM_PORT</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="bram_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rst</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DIN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>EN</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>en</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DOUT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WE</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>we</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>addr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>MASTER_TYPE</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.BRAM_PORT.MASTER_TYPE"/>
          <spirit:vendorExtensions>
            <xilinx:parameterInfo>
              <xilinx:parameterType>BRAM_CTRL</xilinx:parameterType>
            </xilinx:parameterInfo>
          </spirit:vendorExtensions>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pl_bram_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>acf0e2a4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>pl_bram_ctrl_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>acf0e2a4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>en</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>we</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rst</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>addr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>intr</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pl_bram_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram_read_write.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pl_bram_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ca28c5c5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/pl_bram_ctrl_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/ram_read_write.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/pl_bram_ctrl_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/pl_bram_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>bram controller in pl</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">pl_bram_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Beta">qzynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>pl_bram_ctrl_v1.0</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-06-12T05:30:48Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dcd6b86_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a1055f7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9707af_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72981366_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70848da2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f7d3dac_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@162c39d2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@180b7ac7_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a2fd37_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fbaa3d5_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@acfff6b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66dd3495_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71734e97_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68723a11_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67f8d183_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728edc3b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8eeb196_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13b1a225_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@cccb4b1_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d12757_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@458a4488_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a5f7668_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c0fec3b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57728512_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46c05fde_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2629c009_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62f8b91b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@537ecc72_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b51da02_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b0feee3_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f0262b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f521541_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@165058a9_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@627b6e4c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a3f65a3_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46da2a57_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b0fdc35_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c49fd83_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cc28327_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e6adfd6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5339519e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d82489_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@759730ce_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@263b8bd6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e4c5507_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ee11dea_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58cf2fd1_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d4a7f43_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@569a2b4d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@726e9c2b_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f778b82_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71503226_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228b3b87_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d0cc52_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cee8c50_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ee14b3f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@466fe31e_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d365b4a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5713e529_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66f78842_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18529844_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674bf2a8_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d083786_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78e47495_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10ae65f6_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1e86b5c4_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f23645c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@227b113c_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5751e588_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69fe0b8a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2619b7f0_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@561f0ecf_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d99a60_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e325b66_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32474892_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762171b2_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d95434_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4c486f_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42161b7a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3713407a_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ce2f837_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b68120d_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f659dc_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@586cf6cc_ARCHIVE_LOCATION">f:/xilinx_project/ultrascale/course_s2_PL/hw_platform/07_bram_test/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@446d6024_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71083bf_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a52a842_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15eb9ba0_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11216fce_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2874db78_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c70dcba_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b36b185_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7315f513_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@219f4150_ARCHIVE_LOCATION">e:/XilinxPrj/AXU5EV/course_2020/course_s2_standalone/20_bram_test/vivado/ip_repo/pl_bram_ctrl_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="9d24d114"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="27bd123f"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="e94b265f"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="febc01cd"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
