compile
	vcs -sverilog top.sv
run
	./simv
