# 4-bit Array Multiplier with UVM Testbench

This project implements a 4-bit array multiplier in SystemVerilog and verifies its functionality using the Universal Verification Methodology (UVM).

---

## ğŸ“Œ Overview

- **Design:** 4-bit combinational array multiplier using structural modeling.
- **Testbench:** Built entirely using standard UVM components:
  - Sequence Item
  - Sequence
  - Sequencer
  - Driver
  - Monitor
  - Scoreboard
  - Agent
  - Environment
  - Test

---

## ğŸ“ Design Module

The DUT (`array_multiplier_4bit`) takes two 4-bit inputs (`A` and `B`) and generates an 8-bit output (`P = A * B`). For simplicity and correctness, the implementation uses the built-in `*` operator.

```systemverilog
module array_multiplier_4bit (
    input  [3:0] A, B,
    output [7:0] P
);
    assign P = A * B;
endmodule
```

---

## ğŸ§ª Verification Methodology

The testbench follows the standard UVM architecture:

```text
       +-----------------------+
       |       Test           |
       +-----------------------+
                  |
       +-----------------------+
       |      Environment      |
       +-----------------------+
           |             |
    +------------+   +------------+
    |   Agent    |   | Scoreboard |
    +------------+   +------------+
       |       |
 +-----------+ +-----------+
 | Sequencer | | Monitor   |
 +-----------+ +-----------+
       |
    +--------+
    | Driver |
    +--------+
       |
     DUT âŸµâŸ¶ Interface
```

### Functional Flow
- Stimuli are generated in the `base_sequence`.
- The `driver` drives them to the DUT via the virtual interface.
- The `monitor` observes inputs/outputs.
- The `scoreboard` checks if `P == A * B`.

---

## ğŸ“ File Structure

```text
.
â”œâ”€â”€ interface.sv          // Virtual interface definition
â”œâ”€â”€ sequence_item.sv      // Transaction class
â”œâ”€â”€ sequence.sv           // Sequence to generate stimulus
â”œâ”€â”€ sequencer.sv          // Sequencer class
â”œâ”€â”€ driver.sv             // Drives stimulus to DUT
â”œâ”€â”€ monitor.sv            // Samples DUT signals
â”œâ”€â”€ scoreboard.sv         // Compares expected and actual outputs
â”œâ”€â”€ agent.sv              // Bundles sequencer, driver, and monitor
â”œâ”€â”€ env.sv                // Top UVM environment
â”œâ”€â”€ test.sv               // UVM test class
â”œâ”€â”€ top.sv                // Top-level testbench with DUT instantiation
â”œâ”€â”€ array_multiplier_4bit.sv // DUT implementation
â”œâ”€â”€ README.md             // This file
```

---

## â–¶ï¸ How to Run

1. **Simulator:** Any SystemVerilog-compliant simulator (e.g., Synopsys VCS, Cadence Xcelium, Aldec Riviera, etc.)
2. **Compile and Run:**

```sh
vlog top.sv
vsim -c top -do "run -all"
```

---

## âœ… Features

- Full UVM-based functional verification
- Constrained-random stimulus generation
- Automated output checking using scoreboard
- Scalable testbench structure

---

## ğŸ”§ To Do

- Add coverage collection (`uvm_subscriber`)
- Add constrained corner-case generation
- Add assertions for protocol compliance

---

## ğŸ‘¨â€ğŸ’» Author

**Kavin Kumar K**  
Passionate about VLSI and verification design.  
If you found this helpful, leave a â­ï¸ on the repo!

---

## ğŸ“œ License

This project is open-source and free to use under the [MIT License](LICENSE).
