<html>
	<head>
        <link rel="stylesheet" href="css/blog.css" type="text/css" />
        
        <title>Atmega8 Instruction Set -- Blog -- Varun Agrawal</title>
        
        </head>

	<body>

<div id="header">
<a href="index.html"><img src="img/header.png" height=25%  /></a>
</div>

<div id="content">
<h1>Atmega8 Instruction Set</h1>
<p>
This is an exhaustive list of the instruction set of Atmega8. One should know beforehand what instructions are available in the processor so programming can be done using them, in case it is known that they exist.
</p>
<p>
<b>Instruction set:</b>
<table>
<tbody>
<tr><td><b>Name</b></td><td><b>Description</b></td><td><b>Cycles</b></td>
</tr>
<tr><td>ADD</td><td>Add two registers</td><td>1</td></tr>
<tr><td>ADC</td><td>Add with carry two registers</td><td>1</td></tr>
<tr><td>ADIW</td><td>Add immediate to Word</td><td>2</td></tr>
<tr><td>SUB</td><td>Subtract two registers</td><td>1</td></tr>
<tr><td>SUBI</td><td>Subtract constant from Register</td><td>1</td></tr>
<tr><td>SBC</td><td>Subtract with carry two registers</td><td>1</td></tr>
<tr><td>SBCI</td><td>Subtract with carry constant from register</td><td>1</td></tr>
<tr><td>SBIW</td><td>Subtract immediate from word</td><td>2</td></tr>
<tr><td>AND</td><td>Logical AND registers</td><td>1</td></tr>
<tr><td>ANDI</td><td>Logical AND register and constant</td><td>1</td></tr>
<tr><td>OR</td><td>Logical OR registers</td><td>1</td></tr>
<tr><td>ORI</td><td>Logical OR register and constant</td><td>1</td></tr>
<tr><td>EOR</td><td>Exculsive OR registers</td><td>1</td></tr>
<tr><td>COM</td><td>One's complement</td><td>1</td></tr>
<tr><td>NEG</td><td>Two's complement</td><td>1</td></tr>
<tr><td>SBR</td><td>Set Bit(s) in Register</td><td>1</td></tr>
<tr><td>CBR</td><td>Clear Bit(s) in Register</td><td>1</td></tr>
<tr><td>INC</td><td>Increment</td><td>1</td></tr>
<tr><td>DEC</td><td>Decrement</td><td>1</td></tr>
<tr><td>TST</td><td>Test for zero or minus</td><td>1</td></tr>
<tr><td>CLR</td><td>Clear register</td><td>1</td></tr>
<tr><td>SER</td><td>Set register</td><td>1</td></tr>
<tr><td>MUL</td><td>Multiply unsigned</td><td>2</td></tr>
<tr><td>MULS</td><td>Multiply signed</td><td>2</td></tr>
<tr><td>MULSU</td><td>Multiply signed with unsigned</td><td>2</td></tr>
<tr><td>FMUL</td><td>Fractional Multiply Unsigned</td><td>2</td></tr>
<tr><td>FMULS</td><td>Fractional Multiply signed</td><td>2</td></tr>
<tr><td>FMULSU</td><td>Fractional Multiply signed with unsigned</td><td>2</td></tr>
<tr><td>RJMP</td><td>Relative jump</td><td>2</td></tr>
<tr><td>IJMP</td><td>Indirect jump to (Z)</td><td>2</td></tr>
<tr><td>RCALL</td><td>Relative subroutine call</td><td>3</td></tr>
<tr><td>ICALL</td><td>Indirect call to (Z)</td><td>3</td></tr>
<tr><td>RET</td><td>Subroutine return</td><td>4</td></tr>
<tr><td>RETI</td><td>Interrupt return</td><td>4</td></tr>
<tr><td>CPSE</td><td>Compare, Skip if equal</td><td>1/2/3</td></tr>
<tr><td>CP</td><td>Compare</td><td>1</td></tr>
<tr><td>CPC</td><td>Compare with carry</td><td>1</td></tr>
<tr><td>CPI</td><td>Compare register with Immediate</td><td>1</td></tr>
<tr><td>SBRC</td><td>Skip if bit in register cleared</td><td>1/2/3</td></tr>
<tr><td>SBRS</td><td>Skip if bit in register set</td><td>1/2/3</td></tr>
<tr><td>SBIC</td><td>Skip if bit in I/O register cleared</td><td>1/2/3</td></tr>
<tr><td>SBIS</td><td>Skip if bit in I/O register set</td><td>1/2/3</td></tr>
<tr><td>BRBS</td><td>Branch if Status Flag set</td><td>1/2</td></tr>
<tr><td>BRBC</td><td>Branch if Status Flag cleared</td><td>1/2</td></tr>
<tr><td>BREQ</td><td>Branch if equal</td><td>1/2</td></tr>
<tr><td>BRNE</td><td>Branch if not equal</td><td>1/2</td></tr>
<tr><td>BRCS</td><td>Branch if Carry set</td><td>1/2</td></tr>
<tr><td>BRCC</td><td>Branch if Carry cleared</td><td>1/2</td></tr>
<tr><td>BRSH</td><td>Branch if same or higher</td><td>1/2</td></tr>
<tr><td>BRLO</td><td>Branch if lower</td><td>1/2</td></tr>
<tr><td>BRMI</td><td>Branch if minus</td><td>1/2</td></tr>
<tr><td>BRPL</td><td>Branch if plus</td><td>1/2</td></tr>
<tr><td>BRGE</td><td>Branch if greater or equal, signed</td><td>1/2</td></tr>
<tr><td>BRLT</td><td>Branch if less than zero, signed</td><td>1/2</td></tr>
<tr><td>BRHS</td><td>Branch if half carry flag set</td><td>1/2</td></tr>
<tr><td>BRHC</td><td>Branch if half carry flag cleared</td><td>1/2</td></tr>
<tr><td>BRTS</td><td>Branch if T flag set</td><td>1/2</td></tr>
<tr><td>BRTC</td><td>Branch if T flag cleared</td><td>1/2</td></tr>
<tr><td>BRVS</td><td>Branch if overflow flag is set</td><td>1/2</td></tr>
<tr><td>BRVC</td><td>Branch if overflow flag is cleared</td><td>1/2</td></tr>
<tr><td>BRIE</td><td>Branch if interrupt enabled</td><td>1/2</td></tr>
<tr><td>BRID</td><td>Branch if interrupt disabled</td><td>1/2</td></tr>
<tr><td>MOV</td><td>Move between registers</td><td>1</td></tr>
<tr><td>MOVW</td><td>Copy Register word</td><td>1</td></tr>
<tr><td>LDI</td><td>Load immediate</td><td>1</td></tr>
<tr><td>LD</td><td>Load indirect</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect and post increment</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect and pre decrement</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect and post increment</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect and pre decrement</td><td>2</td></tr>
<tr><td>LDD</td><td>Load indirect with displacement</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect and post increment</td><td>2</td></tr>
<tr><td>LD</td><td>Load indirect and pre decrement</td><td>2</td></tr>
<tr><td>LDD</td><td>Load indirect with displacement</td><td>2</td></tr>
<tr><td>LDS</td><td>Load direct with SRAM</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect and post increment</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect and pre decrement</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect and post increment</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect and pre decrement</td><td>2</td></tr>
<tr><td>STD</td><td>Store indirect with displacement</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect and post increment</td><td>2</td></tr>
<tr><td>ST</td><td>Store indirect and pre decrement</td><td>2</td></tr>
<tr><td>STD</td><td>Store indirect with displacement</td><td>2</td></tr>
<tr><td>STS</td><td>Store direct to SRAM</td><td>2</td></tr>
<tr><td>LPM</td><td>Load program memory</td><td>3</td></tr>
<tr><td>LPM</td><td>Load program memory</td><td>3</td></tr>
<tr><td>LPM</td><td>Load program memory and post increment</td><td>3</td></tr>
<tr><td>SPM</td><td>Store program memory</td><td>-</td></tr>
<tr><td>IN</td><td>In Port</td><td>1</td></tr>
<tr><td>OUT</td><td>Out Port</td><td>1</td></tr>
<tr><td>PUSH</td><td>Push register on Stack</td><td>2</td></tr>
<tr><td>POP</td><td>Pop register on Stack</td><td>2</td></tr>
<tr><td>SBI</td><td>Set bit in I/O register</td><td>2</td></tr>
<tr><td>CBI</td><td>Clear bit in I/O register</td><td>2</td></tr>
<tr><td>LSL</td><td>Logical shift left</td><td>1</td></tr>
<tr><td>LSR</td><td>Logical shift right</td><td>1</td></tr>
<tr><td>ROL</td><td>Rotate left through carry</td><td>1</td></tr>
<tr><td>ROR</td><td>Rotate right through carry</td><td>1</td></tr>
<tr><td>ASR</td><td>Arithmetic shift right</td><td>1</td></tr>
<tr><td>SWAP</td><td>Swap nibbles</td><td>1</td></tr>
<tr><td>BSET</td><td>Flag set</td><td>1</td></tr>
<tr><td>BCLR</td><td>Flag clear</td><td>1</td></tr>
<tr><td>BST</td><td>Bit store from register to T</td><td>1</td></tr>
<tr><td>BLD</td><td>Bit load from T to register</td><td>1</td></tr>
<tr><td>SEC</td><td>Set carry</td><td>1</td></tr>
<tr><td>CLC</td><td>Clear carry</td><td>1</td></tr>
<tr><td>SEN</td><td>Set negative flag</td><td>1</td></tr>
<tr><td>CLN</td><td>Clear negative flag</td><td>1</td></tr>
<tr><td>SEZ</td><td>Set zero flag</td><td>1</td></tr>
<tr><td>CLZ</td><td>Clear zero flag</td><td>1</td></tr>
<tr><td>SEI</td><td>Global interrupt enable</td><td>1</td></tr>
<tr><td>CLI</td><td>Global interrupt disable</td><td>1</td></tr>
<tr><td>SES</td><td>Set signed test flag</td><td>1</td></tr>
<tr><td>CLS</td><td>Clear signed test flag</td><td>1</td></tr>
<tr><td>SEV</td><td>Set Twos complement overflow</td><td>1</td></tr>
<tr><td>CLV</td><td>Clear Twos complement overflow</td><td>1</td></tr>
<tr><td>SET</td><td>Set T in SREG</td><td>1</td></tr>
<tr><td>CLT</td><td>Clear T in SREG</td><td>1</td></tr>
<tr><td>SEH</td><td>Set Half carry flag in SREG</td><td>1</td></tr>
<tr><td>CLH</td><td>Clear Half carry flag in SREG</td><td>1</td></tr>
<tr><td>NOP</td><td>No operation</td><td>1</td></tr>
<tr><td>SLEEP</td><td>Sleep</td><td>1</td></tr>
<tr><td>WDR</td><td>Watchdog Reset</td><td>1</td></tr>
</tbody></table>
</p>
</div>

	</body>
</html>
