# Magnitude_Square_Verilog_FPGA
In this repository I have shared the magnitude square module for 32-bit samples, the design is implemented in a pipeline fashion with verilog and implemented on FPGA.
