// Seed: 1438680847
module module_0;
  always @(posedge 1, posedge id_1) begin : LABEL_0
    id_1 = (1);
    id_1 <= id_1;
    {id_1, 1} = 1;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input tri id_1,
    output tri0 id_2,
    input wand id_3,
    input wor id_4,
    output tri id_5,
    output wand id_6,
    input supply1 id_7
);
  wire id_9;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_10;
  wire id_11;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_12;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wor id_13, id_14;
  assign id_14 = 1 ^ 1;
  always id_2 <= #1 id_3;
endmodule
