obj_dir/Vopl3.cpp obj_dir/Vopl3.h obj_dir/Vopl3.mk obj_dir/Vopl3__1.cpp obj_dir/Vopl3__1__Slow.cpp obj_dir/Vopl3__2.cpp obj_dir/Vopl3__2__Slow.cpp obj_dir/Vopl3__3.cpp obj_dir/Vopl3__4.cpp obj_dir/Vopl3__Slow.cpp obj_dir/Vopl3__Syms.cpp obj_dir/Vopl3__Syms.h obj_dir/Vopl3___024unit.cpp obj_dir/Vopl3___024unit.h obj_dir/Vopl3___024unit__Slow.cpp obj_dir/Vopl3__ver.d obj_dir/Vopl3_classes.mk obj_dir/Vopl3_mem_multi_bank__D1_DB12_O2_N2.cpp obj_dir/Vopl3_mem_multi_bank__D1_DB12_O2_N2.h obj_dir/Vopl3_mem_multi_bank__D1_DB12_O2_N2__Slow.cpp obj_dir/Vopl3_mem_multi_bank__D8_DB16_N2.cpp obj_dir/Vopl3_mem_multi_bank__D8_DB16_N2.h obj_dir/Vopl3_mem_multi_bank__D8_DB16_N2__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port__pi12.cpp obj_dir/Vopl3_mem_simple_dual_port__pi12.h obj_dir/Vopl3_mem_simple_dual_port__pi12__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port__pi5.cpp obj_dir/Vopl3_mem_simple_dual_port__pi5.h obj_dir/Vopl3_mem_simple_dual_port__pi5__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi13.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi13.h obj_dir/Vopl3_mem_simple_dual_port_async_read__pi13__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi3.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi3.h obj_dir/Vopl3_mem_simple_dual_port_async_read__pi3__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi4.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi4.h obj_dir/Vopl3_mem_simple_dual_port_async_read__pi4__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi6.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi6.h obj_dir/Vopl3_mem_simple_dual_port_async_read__pi6__1.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi6__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi7.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi7.h obj_dir/Vopl3_mem_simple_dual_port_async_read__pi7__Slow.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi8.cpp obj_dir/Vopl3_mem_simple_dual_port_async_read__pi8.h obj_dir/Vopl3_mem_simple_dual_port_async_read__pi8__Slow.cpp  : /usr/bin/verilator_bin /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/channels/src/channels.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/channels/src/control_operators.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/channels/src/dac_prep.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/clks/src/clk_div.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/clks/src/reset_sync.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/host_if/src/host_if.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/host_if/src/trick_sw_detection.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/i2s/src/i2s.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/afifo.v /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/edge_detector.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/leds.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/mem_multi_bank.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/mem_multi_bank_reset.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/mem_simple_dual_port.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/mem_simple_dual_port_async_read.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/pipeline_sr.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/misc/src/synchronizer.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/calc_phase_inc.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/calc_rhythm_phase.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/env_rate_counter.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/envelope_generator.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/ksl_add_rom.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/operator.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/opl3_exp_lut.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/opl3_log_sine_lut.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/phase_generator.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/tremolo.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/operator/src/vibrato.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/timers/src/timer.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/timers/src/timers.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/top_level/pkg/opl3_pkg.sv /home/user/openCologne/4.Advanced--4/2.sim/../1.hw/modules/top_level/src/opl3.sv /usr/bin/verilator_bin 
