{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 09:25:53 2015 " "Info: Processing started: Wed Aug 26 09:25:53 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TMTC_FPGA -c TMTC_FPGA " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TMTC_FPGA -c TMTC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tmtc_fpga.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file tmtc_fpga.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TMTC_FPGA " "Info: Found entity 1: TMTC_FPGA" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll0-SYN " "Info: Found design unit 1: altpll0-SYN" {  } { { "altpll0.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll0.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll0 " "Info: Found entity 1: altpll0" {  } { { "altpll0.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "E:/xxl/TMTC_FPGA/lpm_counter0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "E:/xxl/TMTC_FPGA/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_fifo2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_fifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_fifo2-SYN " "Info: Found design unit 1: lpm_fifo2-SYN" {  } { { "lpm_fifo2.vhd" "" { Text "E:/xxl/TMTC_FPGA/lpm_fifo2.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_fifo2 " "Info: Found entity 1: lpm_fifo2" {  } { { "lpm_fifo2.vhd" "" { Text "E:/xxl/TMTC_FPGA/lpm_fifo2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_rising_edge.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file check_rising_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_rising_edge-check_rising_edge_architecture " "Info: Found design unit 1: check_rising_edge-check_rising_edge_architecture" {  } { { "check_rising_edge.vhd" "" { Text "E:/xxl/TMTC_FPGA/check_rising_edge.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 check_rising_edge " "Info: Found entity 1: check_rising_edge" {  } { { "check_rising_edge.vhd" "" { Text "E:/xxl/TMTC_FPGA/check_rising_edge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpci_interface.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cpci_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPCI_INTERFACE-CPCI_INTERFACE_architecture " "Info: Found design unit 1: CPCI_INTERFACE-CPCI_INTERFACE_architecture" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPCI_INTERFACE " "Info: Found entity 1: CPCI_INTERFACE" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxfifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rxfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxfifo-SYN " "Info: Found design unit 1: rxfifo-SYN" {  } { { "RxFifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/RxFifo.vhd" 59 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RxFifo " "Info: Found entity 1: RxFifo" {  } { { "RxFifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/RxFifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpru_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file dpru_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DPRU_Interface " "Info: Found entity 1: DPRU_Interface" {  } { { "DPRU_Interface.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/DPRU_Interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cs_rd_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file cs_rd_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cs_rd_data-cs_rd_data_architecture " "Info: Found design unit 1: cs_rd_data-cs_rd_data_architecture" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 45 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cs_rd_data " "Info: Found entity 1: cs_rd_data" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_int.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_int-gen_int_architecture " "Info: Found design unit 1: gen_int-gen_int_architecture" {  } { { "gen_int.vhd" "" { Text "E:/xxl/TMTC_FPGA/gen_int.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_int " "Info: Found entity 1: gen_int" {  } { { "gen_int.vhd" "" { Text "E:/xxl/TMTC_FPGA/gen_int.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxfifo2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rxfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxfifo2-SYN " "Info: Found design unit 1: rxfifo2-SYN" {  } { { "RXFifo2.vhd" "" { Text "E:/xxl/TMTC_FPGA/RXFifo2.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RXFifo2 " "Info: Found entity 1: RXFifo2" {  } { { "RXFifo2.vhd" "" { Text "E:/xxl/TMTC_FPGA/RXFifo2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rxfifo3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file rxfifo3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rxfifo3-SYN " "Info: Found design unit 1: rxfifo3-SYN" {  } { { "RXFifo3.vhd" "" { Text "E:/xxl/TMTC_FPGA/RXFifo3.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 RXFifo3 " "Info: Found entity 1: RXFifo3" {  } { { "RXFifo3.vhd" "" { Text "E:/xxl/TMTC_FPGA/RXFifo3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk_1k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_clk_1k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_clk_1k-Div_clk_1k_architecture " "Info: Found design unit 1: Div_clk_1k-Div_clk_1k_architecture" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Div_clk_1k " "Info: Found entity 1: Div_clk_1k" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-timer_architecture " "Info: Found design unit 1: timer-timer_architecture" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bl_check.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bl_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bl_check-bl_check_architecture " "Info: Found design unit 1: bl_check-bl_check_architecture" {  } { { "bl_check.vhd" "" { Text "E:/xxl/TMTC_FPGA/bl_check.vhd" 36 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bl_check " "Info: Found entity 1: bl_check" {  } { { "bl_check.vhd" "" { Text "E:/xxl/TMTC_FPGA/bl_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file altpll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altpll1-SYN " "Info: Found design unit 1: altpll1-SYN" {  } { { "altpll1.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll1.vhd" 51 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 altpll1 " "Info: Found entity 1: altpll1" {  } { { "altpll1.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "div_clk_500k.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file div_clk_500k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Div_clk_500k-Div_clk_500k_architecture " "Info: Found design unit 1: Div_clk_500k-Div_clk_500k_architecture" {  } { { "Div_clk_500k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_500k.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Div_clk_500k " "Info: Found entity 1: Div_clk_500k" {  } { { "Div_clk_500k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_500k.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds_clk_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ds_clk_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ds_clk_gen-ds_clk_gen_architecture " "Info: Found design unit 1: ds_clk_gen-ds_clk_gen_architecture" {  } { { "ds_clk_gen.vhd" "" { Text "E:/xxl/TMTC_FPGA/ds_clk_gen.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ds_clk_gen " "Info: Found entity 1: ds_clk_gen" {  } { { "ds_clk_gen.vhd" "" { Text "E:/xxl/TMTC_FPGA/ds_clk_gen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dsrecfifo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dsrecfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dsrecfifo-SYN " "Info: Found design unit 1: dsrecfifo-SYN" {  } { { "DSrecFIFO.vhd" "" { Text "E:/xxl/TMTC_FPGA/DSrecFIFO.vhd" 58 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DSrecFIFO " "Info: Found entity 1: DSrecFIFO" {  } { { "DSrecFIFO.vhd" "" { Text "E:/xxl/TMTC_FPGA/DSrecFIFO.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds_jt.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ds_jt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ds_JT-ds_JT_architecture " "Info: Found design unit 1: ds_JT-ds_JT_architecture" {  } { { "ds_JT.vhd" "" { Text "E:/xxl/TMTC_FPGA/ds_JT.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ds_JT " "Info: Found entity 1: ds_JT" {  } { { "ds_JT.vhd" "" { Text "E:/xxl/TMTC_FPGA/ds_JT.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds_interface.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ds_interface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ds_interface " "Info: Found entity 1: ds_interface" {  } { { "ds_interface.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/ds_interface.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds_module.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ds_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DS_Module " "Info: Found entity 1: DS_Module" {  } { { "DS_Module.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/DS_Module.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ds_sef_check.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ds_sef_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ds_sef_check-ds_sef_check_architecture " "Info: Found design unit 1: ds_sef_check-ds_sef_check_architecture" {  } { { "ds_sef_check.vhd" "" { Text "E:/xxl/TMTC_FPGA/ds_sef_check.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ds_sef_check " "Info: Found entity 1: ds_sef_check" {  } { { "ds_sef_check.vhd" "" { Text "E:/xxl/TMTC_FPGA/ds_sef_check.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram1-SYN " "Info: Found design unit 1: ram1-SYN" {  } { { "ram1.vhd" "" { Text "E:/xxl/TMTC_FPGA/ram1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram1 " "Info: Found entity 1: ram1" {  } { { "ram1.vhd" "" { Text "E:/xxl/TMTC_FPGA/ram1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram2-SYN " "Info: Found design unit 1: ram2-SYN" {  } { { "ram2.vhd" "" { Text "E:/xxl/TMTC_FPGA/ram2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ram2 " "Info: Found entity 1: ram2" {  } { { "ram2.vhd" "" { Text "E:/xxl/TMTC_FPGA/ram2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sec_int_gen.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sec_int_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sec_int_gen-sec_int_gen_architecture " "Info: Found design unit 1: sec_int_gen-sec_int_gen_architecture" {  } { { "sec_int_gen.vhd" "" { Text "E:/xxl/TMTC_FPGA/sec_int_gen.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sec_int_gen " "Info: Found entity 1: sec_int_gen" {  } { { "sec_int_gen.vhd" "" { Text "E:/xxl/TMTC_FPGA/sec_int_gen.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bl_out.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bl_out.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bl_out-bl_out_architecture " "Info: Found design unit 1: bl_out-bl_out_architecture" {  } { { "bl_out.vhd" "" { Text "E:/xxl/TMTC_FPGA/bl_out.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bl_out " "Info: Found entity 1: bl_out" {  } { { "bl_out.vhd" "" { Text "E:/xxl/TMTC_FPGA/bl_out.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_adr.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_adr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_adr-gen_adr_architecture " "Info: Found design unit 1: gen_adr-gen_adr_architecture" {  } { { "gen_adr.vhd" "" { Text "E:/xxl/TMTC_FPGA/gen_adr.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_adr " "Info: Found entity 1: gen_adr" {  } { { "gen_adr.vhd" "" { Text "E:/xxl/TMTC_FPGA/gen_adr.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen_int2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen_int2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen_int2-gen_int2_architecture " "Info: Found design unit 1: gen_int2-gen_int2_architecture" {  } { { "gen_int2.vhd" "" { Text "E:/xxl/TMTC_FPGA/gen_int2.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen_int2 " "Info: Found entity 1: gen_int2" {  } { { "gen_int2.vhd" "" { Text "E:/xxl/TMTC_FPGA/gen_int2.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zl_chanle_slec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file zl_chanle_slec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zl_chanle_slec-zl_chanle_slec_architecture " "Info: Found design unit 1: zl_chanle_slec-zl_chanle_slec_architecture" {  } { { "zl_chanle_slec.vhd" "" { Text "E:/xxl/TMTC_FPGA/zl_chanle_slec.vhd" 33 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zl_chanle_slec " "Info: Found entity 1: zl_chanle_slec" {  } { { "zl_chanle_slec.vhd" "" { Text "E:/xxl/TMTC_FPGA/zl_chanle_slec.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rxtx_mod.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file uart_rxtx_mod.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UART_RXTX_MOD " "Info: Found entity 1: UART_RXTX_MOD" {  } { { "UART_RXTX_MOD.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lock_data.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lock_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lock_Data-Lock_Data_architecture " "Info: Found design unit 1: Lock_Data-Lock_Data_architecture" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Lock_Data " "Info: Found entity 1: Lock_Data" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "TMTC_FPGA " "Info: Elaborating entity \"TMTC_FPGA\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPCI_INTERFACE CPCI_INTERFACE:inst3 " "Info: Elaborating entity \"CPCI_INTERFACE\" for hierarchy \"CPCI_INTERFACE:inst3\"" {  } { { "TMTC_FPGA.bdf" "inst3" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4296 1080 1344 4456 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cs_rd_data cs_rd_data:inst19 " "Info: Elaborating entity \"cs_rd_data\" for hierarchy \"cs_rd_data:inst19\"" {  } { { "TMTC_FPGA.bdf" "inst19" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2056 3808 4072 2472 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74154 74154:inst11 " "Info: Elaborating entity \"74154\" for hierarchy \"74154:inst11\"" {  } { { "TMTC_FPGA.bdf" "inst11" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 3288 1016 1136 3576 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "74154:inst11 " "Info: Elaborated megafunction instantiation \"74154:inst11\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 3288 1016 1136 3576 "inst11" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RXTX_MOD UART_RXTX_MOD:inst12 " "Info: Elaborating entity \"UART_RXTX_MOD\" for hierarchy \"UART_RXTX_MOD:inst12\"" {  } { { "TMTC_FPGA.bdf" "inst12" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2144 2544 2864 2368 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_tx.vhd 2 1 " "Warning: Using design file uart_tx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_tx-FPGA " "Info: Found design unit 1: UART_tx-FPGA" {  } { { "uart_tx.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_tx.vhd" 40 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_tx " "Info: Found entity 1: UART_tx" {  } { { "uart_tx.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_tx.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_tx UART_RXTX_MOD:inst12\|UART_tx:inst5 " "Info: Elaborating entity \"UART_tx\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_tx:inst5\"" {  } { { "UART_RXTX_MOD.bdf" "inst5" { Schematic "E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf" { { 328 1256 1504 552 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "send_fifo.vhd 2 1 " "Warning: Using design file send_fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 send_fifo-SYN " "Info: Found design unit 1: send_fifo-SYN" {  } { { "send_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/send_fifo.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 send_fifo " "Info: Found entity 1: send_fifo" {  } { { "send_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/send_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "send_fifo UART_RXTX_MOD:inst12\|send_fifo:inst6 " "Info: Elaborating entity \"send_fifo\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\"" {  } { { "UART_RXTX_MOD.bdf" "inst6" { Schematic "E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf" { { 352 752 928 536 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\"" {  } { { "send_fifo.vhd" "scfifo_component" { Text "E:/xxl/TMTC_FPGA/send_fifo.vhd" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\"" {  } { { "send_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/send_fifo.vhd" 95 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component " "Info: Instantiated megafunction \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Info: Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Info: Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Info: Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "send_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/send_fifo.vhd" 95 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ol31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_ol31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ol31 " "Info: Found entity 1: scfifo_ol31" {  } { { "db/scfifo_ol31.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/scfifo_ol31.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ol31 UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated " "Info: Elaborating entity \"scfifo_ol31\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_vr31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_vr31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_vr31 " "Info: Found entity 1: a_dpfifo_vr31" {  } { { "db/a_dpfifo_vr31.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_vr31.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_vr31 UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo " "Info: Elaborating entity \"a_dpfifo_vr31\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\"" {  } { { "db/scfifo_ol31.tdf" "dpfifo" { Text "E:/xxl/TMTC_FPGA/db/scfifo_ol31.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_s7f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_fefifo_s7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_s7f " "Info: Found entity 1: a_fefifo_s7f" {  } { { "db/a_fefifo_s7f.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/a_fefifo_s7f.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_s7f UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|a_fefifo_s7f:fifo_state " "Info: Elaborating entity \"a_fefifo_s7f\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|a_fefifo_s7f:fifo_state\"" {  } { { "db/a_dpfifo_vr31.tdf" "fifo_state" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_vr31.tdf" 41 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Info: Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_go7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw " "Info: Elaborating entity \"cntr_go7\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|a_fefifo_s7f:fifo_state\|cntr_go7:count_usedw\"" {  } { { "db/a_fefifo_s7f.tdf" "count_usedw" { Text "E:/xxl/TMTC_FPGA/db/a_fefifo_s7f.tdf" 38 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5711.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/dpram_5711.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5711 " "Info: Found entity 1: dpram_5711" {  } { { "db/dpram_5711.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/dpram_5711.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5711 UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram " "Info: Elaborating entity \"dpram_5711\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\"" {  } { { "db/a_dpfifo_vr31.tdf" "FIFOram" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_vr31.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0k1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_s0k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0k1 " "Info: Found entity 1: altsyncram_s0k1" {  } { { "db/altsyncram_s0k1.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/altsyncram_s0k1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0k1 UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1 " "Info: Elaborating entity \"altsyncram_s0k1\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\"" {  } { { "db/dpram_5711.tdf" "altsyncram1" { Text "E:/xxl/TMTC_FPGA/db/dpram_5711.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Info: Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_4ob.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|cntr_4ob:rd_ptr_count " "Info: Elaborating entity \"cntr_4ob\" for hierarchy \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|cntr_4ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_vr31.tdf" "rd_ptr_count" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_vr31.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_int2 UART_RXTX_MOD:inst12\|gen_int2:inst12 " "Info: Elaborating entity \"gen_int2\" for hierarchy \"UART_RXTX_MOD:inst12\|gen_int2:inst12\"" {  } { { "UART_RXTX_MOD.bdf" "inst12" { Schematic "E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf" { { 1048 1368 1512 1176 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.vhd 2 1 " "Warning: Using design file uart_rx.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART_rx-FPGA " "Info: Found design unit 1: UART_rx-FPGA" {  } { { "uart_rx.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx.vhd" 39 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_rx " "Info: Found entity 1: UART_rx" {  } { { "uart_rx.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_rx UART_RXTX_MOD:inst12\|UART_rx:inst1 " "Info: Elaborating entity \"UART_rx\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_rx:inst1\"" {  } { { "UART_RXTX_MOD.bdf" "inst1" { Schematic "E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf" { { 640 744 1032 832 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fault uart_rx.vhd(45) " "Warning (10036): Verilog HDL or VHDL warning at uart_rx.vhd(45): object \"fault\" assigned a value but never read" {  } { { "uart_rx.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx_fifo.vhd 2 1 " "Warning: Using design file uart_rx_fifo.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_rx_fifo-SYN " "Info: Found design unit 1: uart_rx_fifo-SYN" {  } { { "uart_rx_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx_fifo.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 UART_RX_FIFO " "Info: Found entity 1: UART_RX_FIFO" {  } { { "uart_rx_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx_fifo.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX_FIFO UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7 " "Info: Elaborating entity \"UART_RX_FIFO\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\"" {  } { { "UART_RXTX_MOD.bdf" "inst7" { Schematic "E:/xxl/TMTC_FPGA/UART_RXTX_MOD.bdf" { { 616 1272 1448 816 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component " "Info: Elaborating entity \"scfifo\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\"" {  } { { "uart_rx_fifo.vhd" "scfifo_component" { Text "E:/xxl/TMTC_FPGA/uart_rx_fifo.vhd" 96 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component " "Info: Elaborated megafunction instantiation \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\"" {  } { { "uart_rx_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx_fifo.vhd" 96 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component " "Info: Instantiated megafunction \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 1008 " "Info: Parameter \"almost_full_value\" = \"1008\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Info: Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Info: Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Info: Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Info: Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Info: Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "uart_rx_fifo.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_rx_fifo.vhd" 96 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_gb61.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_gb61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_gb61 " "Info: Found entity 1: scfifo_gb61" {  } { { "db/scfifo_gb61.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/scfifo_gb61.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_gb61 UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated " "Info: Elaborating entity \"scfifo_gb61\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/10.1sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h931.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_h931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h931 " "Info: Found entity 1: a_dpfifo_h931" {  } { { "db/a_dpfifo_h931.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h931 UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo " "Info: Elaborating entity \"a_dpfifo_h931\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\"" {  } { { "db/scfifo_gb61.tdf" "dpfifo" { Text "E:/xxl/TMTC_FPGA/db/scfifo_gb61.tdf" 36 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_fk81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk81 " "Info: Found entity 1: altsyncram_fk81" {  } { { "db/altsyncram_fk81.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/altsyncram_fk81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fk81 UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|altsyncram_fk81:FIFOram " "Info: Elaborating entity \"altsyncram_fk81\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|altsyncram_fk81:FIFOram\"" {  } { { "db/a_dpfifo_h931.tdf" "FIFOram" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vt8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_vt8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vt8 " "Info: Found entity 1: cmpr_vt8" {  } { { "db/cmpr_vt8.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cmpr_vt8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vt8 UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cmpr_vt8:almost_full_comparer " "Info: Elaborating entity \"cmpr_vt8\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cmpr_vt8:almost_full_comparer\"" {  } { { "db/a_dpfifo_h931.tdf" "almost_full_comparer" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 53 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_vt8 UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cmpr_vt8:three_comparison " "Info: Elaborating entity \"cmpr_vt8\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cmpr_vt8:three_comparison\"" {  } { { "db/a_dpfifo_h931.tdf" "three_comparison" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cpb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cpb " "Info: Found entity 1: cntr_cpb" {  } { { "db/cntr_cpb.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_cpb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cpb UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cntr_cpb:rd_ptr_msb " "Info: Elaborating entity \"cntr_cpb\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cntr_cpb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_h931.tdf" "rd_ptr_msb" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pp7.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_pp7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pp7 " "Info: Found entity 1: cntr_pp7" {  } { { "db/cntr_pp7.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_pp7.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pp7 UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cntr_pp7:usedw_counter " "Info: Elaborating entity \"cntr_pp7\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cntr_pp7:usedw_counter\"" {  } { { "db/a_dpfifo_h931.tdf" "usedw_counter" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dpb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_dpb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dpb " "Info: Found entity 1: cntr_dpb" {  } { { "db/cntr_dpb.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_dpb.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dpb UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cntr_dpb:wr_ptr " "Info: Elaborating entity \"cntr_dpb\" for hierarchy \"UART_RXTX_MOD:inst12\|UART_RX_FIFO:inst7\|scfifo:scfifo_component\|scfifo_gb61:auto_generated\|a_dpfifo_h931:dpfifo\|cntr_dpb:wr_ptr\"" {  } { { "db/a_dpfifo_h931.tdf" "wr_ptr" { Text "E:/xxl/TMTC_FPGA/db/a_dpfifo_h931.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "check_edge.vhd 2 1 " "Warning: Using design file check_edge.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 check_edge-check_edge_architecture " "Info: Found design unit 1: check_edge-check_edge_architecture" {  } { { "check_edge.vhd" "" { Text "E:/xxl/TMTC_FPGA/check_edge.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 check_edge " "Info: Found entity 1: check_edge" {  } { { "check_edge.vhd" "" { Text "E:/xxl/TMTC_FPGA/check_edge.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check_edge check_edge:inst88 " "Info: Elaborating entity \"check_edge\" for hierarchy \"check_edge:inst88\"" {  } { { "TMTC_FPGA.bdf" "inst88" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2024 1888 2040 2120 "inst88" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Lock_Data Lock_Data:inst18 " "Info: Elaborating entity \"Lock_Data\" for hierarchy \"Lock_Data:inst18\"" {  } { { "TMTC_FPGA.bdf" "inst18" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2224 1888 2144 2352 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Lock_Data.vhd(28) " "Warning (10492): VHDL Process Statement warning at Lock_Data.vhd(28): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer timer:inst25 " "Info: Elaborating entity \"timer\" for hierarchy \"timer:inst25\"" {  } { { "TMTC_FPGA.bdf" "inst25" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 3024 3808 4016 3184 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_vector timer.vhd(27) " "Warning (10036): Verilog HDL or VHDL warning at timer.vhd(27): object \"counter_vector\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter_vector_seg timer.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at timer.vhd(30): object \"counter_vector_seg\" assigned a value but never read" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset timer.vhd(33) " "Warning (10492): VHDL Process Statement warning at timer.vhd(33): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr timer.vhd(38) " "Warning (10492): VHDL Process Statement warning at timer.vhd(38): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs_enable timer.vhd(38) " "Warning (10492): VHDL Process Statement warning at timer.vhd(38): signal \"cs_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr timer.vhd(40) " "Warning (10492): VHDL Process Statement warning at timer.vhd(40): signal \"wr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cs_unenable timer.vhd(40) " "Warning (10492): VHDL Process Statement warning at timer.vhd(40): signal \"cs_unenable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "enable_mark timer.vhd(29) " "Warning (10631): VHDL Process Statement warning at timer.vhd(29): inferring latch(es) for signal or variable \"enable_mark\", which holds its previous value in one or more paths through the process" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable_mark timer.vhd(29) " "Info (10041): Inferred latch for \"enable_mark\" at timer.vhd(29)" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div_clk_1k Div_clk_1k:inst13 " "Info: Elaborating entity \"Div_clk_1k\" for hierarchy \"Div_clk_1k:inst13\"" {  } { { "TMTC_FPGA.bdf" "inst13" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2784 3808 3992 2944 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Div_clk_1k.vhd(71) " "Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(71): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Div_clk_1k.vhd(87) " "Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(87): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Div_clk_1k.vhd(105) " "Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(105): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Div_clk_1k.vhd(121) " "Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(121): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Div_clk_1k.vhd(139) " "Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(139): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset Div_clk_1k.vhd(156) " "Warning (10492): VHDL Process Statement warning at Div_clk_1k.vhd(156): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll1 altpll1:inst23 " "Info: Elaborating entity \"altpll1\" for hierarchy \"altpll1:inst23\"" {  } { { "TMTC_FPGA.bdf" "inst23" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4296 184 424 4448 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll altpll1:inst23\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"altpll1:inst23\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "altpll_component" { Text "E:/xxl/TMTC_FPGA/altpll1.vhd" 130 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "altpll1:inst23\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"altpll1:inst23\|altpll:altpll_component\"" {  } { { "altpll1.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll1.vhd" 130 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altpll1:inst23\|altpll:altpll_component " "Info: Instantiated megafunction \"altpll1:inst23\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Info: Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 30303 " "Info: Parameter \"inclk0_input_frequency\" = \"30303\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=altpll1 " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=altpll1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "altpll1.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll1.vhd" 130 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7224.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7224.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7224 " "Info: Found entity 1: altsyncram_7224" {  } { { "db/altsyncram_7224.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/altsyncram_7224.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_jsa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_jsa " "Info: Found entity 1: decode_jsa" {  } { { "db/decode_jsa.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/decode_jsa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6pb.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_6pb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6pb " "Info: Found entity 1: mux_6pb" {  } { { "db/mux_6pb.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/mux_6pb.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_1tc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1tc " "Info: Found entity 1: mux_1tc" {  } { { "db/mux_1tc.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/mux_1tc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Info: Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/decode_dvf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5hi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_5hi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5hi " "Info: Found entity 1: cntr_5hi" {  } { { "db/cntr_5hi.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_5hi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Info: Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cmpr_sgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bbj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_bbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bbj " "Info: Found entity 1: cntr_bbj" {  } { { "db/cntr_bbj.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_bbj.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ogi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_ogi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ogi " "Info: Found entity 1: cntr_ogi" {  } { { "db/cntr_ogi.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_ogi.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Info: Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cmpr_rgc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Info: Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cntr_23j.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Info: Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/xxl/TMTC_FPGA/db/cmpr_ngc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Warning: Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Warning: Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "altpll1:inst23\|altpll:altpll_component\|_clk0 " "Warning (14320): Synthesized away node \"altpll1:inst23\|altpll:altpll_component\|_clk0\"" {  } { { "altpll.tdf" "" { Text "d:/altera/10.1sp1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "altpll1.vhd" "" { Text "E:/xxl/TMTC_FPGA/altpll1.vhd" 130 0 0 } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4296 184 424 4448 "inst23" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1}  } {  } 0 0 "Synthesized away the following node(s):" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst98\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst98\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst98\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst98\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst97\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst97\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst97\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst97\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst97\|data_out\[2\] " "Warning: Converted tri-state buffer \"Lock_Data:inst97\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[2\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[3\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[4\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[5\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[6\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[7\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[8\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[9\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[10\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[11\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[12\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[13\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[14\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst96\|data_out\[15\] " "Warning: Converted tri-state buffer \"Lock_Data:inst96\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst92\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst92\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst92\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst92\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst91\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst91\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst91\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst91\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst91\|data_out\[2\] " "Warning: Converted tri-state buffer \"Lock_Data:inst91\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[2\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[3\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[4\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[5\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[6\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[7\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[8\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[9\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[10\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[11\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[12\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[13\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[14\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst90\|data_out\[15\] " "Warning: Converted tri-state buffer \"Lock_Data:inst90\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst87\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst87\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst87\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst87\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst36\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst36\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst36\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst36\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst36\|data_out\[2\] " "Warning: Converted tri-state buffer \"Lock_Data:inst36\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[0\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[1\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[2\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[3\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[4\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[5\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[6\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[7\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[8\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[8\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[9\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[9\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[10\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[10\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[11\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[11\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[12\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[12\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[13\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[13\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[14\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[14\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "Lock_Data:inst18\|data_out\[15\] " "Warning: Converted tri-state buffer \"Lock_Data:inst18\|data_out\[15\]\" feeding internal logic into a wire" {  } { { "Lock_Data.vhd" "" { Text "E:/xxl/TMTC_FPGA/Lock_Data.vhd" 28 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[0\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[0\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[1\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[1\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[2\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[2\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[3\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[3\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[4\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[4\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[5\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[5\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[6\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[6\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[7\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[7\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[8\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[8\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[9\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[9\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[10\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[10\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[11\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[11\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[12\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[12\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[13\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[13\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[14\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[14\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[15\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[15\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[16\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[16\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|AD\[17\] " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|AD\[17\]\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[0\]~0 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[0\]~0\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[1\]~1 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[1\]~1\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[2\]~2 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[2\]~2\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "CPCI_INTERFACE:inst3\|blast_Vector\[3\]~3 " "Warning: Converted tri-state buffer \"CPCI_INTERFACE:inst3\|blast_Vector\[3\]~3\" feeding internal logic into a wire" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[31\] CPCI_INTERFACE:inst3\|CPCI_Data\[31\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[31\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[31\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[30\] CPCI_INTERFACE:inst3\|CPCI_Data\[30\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[30\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[30\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[29\] CPCI_INTERFACE:inst3\|CPCI_Data\[29\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[29\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[29\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[28\] CPCI_INTERFACE:inst3\|CPCI_Data\[28\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[28\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[28\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[27\] CPCI_INTERFACE:inst3\|CPCI_Data\[27\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[27\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[27\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[26\] CPCI_INTERFACE:inst3\|CPCI_Data\[26\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[26\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[26\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[25\] CPCI_INTERFACE:inst3\|CPCI_Data\[25\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[25\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[25\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[24\] CPCI_INTERFACE:inst3\|CPCI_Data\[24\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[24\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[24\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[23\] CPCI_INTERFACE:inst3\|CPCI_Data\[23\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[23\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[23\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[22\] CPCI_INTERFACE:inst3\|CPCI_Data\[22\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[22\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[22\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[21\] CPCI_INTERFACE:inst3\|CPCI_Data\[21\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[21\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[21\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[20\] CPCI_INTERFACE:inst3\|CPCI_Data\[20\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[20\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[20\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[19\] CPCI_INTERFACE:inst3\|CPCI_Data\[19\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[19\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[19\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[18\] CPCI_INTERFACE:inst3\|CPCI_Data\[18\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[18\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[18\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[17\] CPCI_INTERFACE:inst3\|CPCI_Data\[17\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[17\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[17\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[16\] CPCI_INTERFACE:inst3\|CPCI_Data\[16\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[16\]\" to the node \"CPCI_INTERFACE:inst3\|CPCI_Data\[16\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[15\] Lock_Data:inst90\|data_out\[15\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[15\]\" to the node \"Lock_Data:inst90\|data_out\[15\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 49 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[14\] Lock_Data:inst90\|data_out\[14\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[14\]\" to the node \"Lock_Data:inst90\|data_out\[14\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 49 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[13\] Lock_Data:inst90\|data_out\[13\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[13\]\" to the node \"Lock_Data:inst90\|data_out\[13\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 49 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[12\] Lock_Data:inst90\|data_out\[12\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[12\]\" to the node \"Lock_Data:inst90\|data_out\[12\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 49 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "cs_rd_data:inst19\|data_out\[11\] Lock_Data:inst90\|data_out\[11\] " "Warning: Converted the fan-out from the tri-state buffer \"cs_rd_data:inst19\|data_out\[11\]\" to the node \"Lock_Data:inst90\|data_out\[11\]\" into an OR gate" {  } { { "cs_rd_data.vhd" "" { Text "E:/xxl/TMTC_FPGA/cs_rd_data.vhd" 49 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[10\] Lock_Data:inst90\|data_out\[10\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[10\]\" to the node \"Lock_Data:inst90\|data_out\[10\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[9\] Lock_Data:inst90\|data_out\[9\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[9\]\" to the node \"Lock_Data:inst90\|data_out\[9\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[8\] Lock_Data:inst90\|data_out\[8\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[8\]\" to the node \"Lock_Data:inst90\|data_out\[8\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[7\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[7\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[7\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[6\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[6\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[6\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[5\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[5\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[5\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[4\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[4\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[4\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[3\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[3\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[3\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[2\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[2\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[2\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[1\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[1\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[1\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "CPCI_INTERFACE:inst3\|data\[0\] UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"CPCI_INTERFACE:inst3\|data\[0\]\" to the node \"UART_RXTX_MOD:inst12\|send_fifo:inst6\|scfifo:scfifo_component\|scfifo_ol31:auto_generated\|a_dpfifo_vr31:dpfifo\|dpram_5711:FIFOram\|altsyncram_s0k1:altsyncram1\|q_b\[0\]\" into an OR gate" {  } { { "CPCI_INTERFACE.vhd" "" { Text "E:/xxl/TMTC_FPGA/CPCI_INTERFACE.vhd" 37 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 17 -1 0 } } { "uart_tx.vhd" "" { Text "E:/xxl/TMTC_FPGA/uart_tx.vhd" 35 -1 0 } } { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 49 -1 0 } } { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 105 -1 0 } } { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 71 -1 0 } } { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 121 -1 0 } } { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 139 -1 0 } } { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 156 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "85 85 " "Info: 85 registers lost all their fanouts during netlist optimizations. The first 85 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst98\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst98\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst98\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst98\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst97\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst97\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst97\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst97\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst97\|data_out\[2\]~en " "Info: Register \"Lock_Data:inst97\|data_out\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[2\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[3\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[4\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[5\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[6\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[7\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[8\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[9\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[10\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[11\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[12\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[13\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[14\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst96\|data_out\[15\]~en " "Info: Register \"Lock_Data:inst96\|data_out\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst92\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst92\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst92\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst92\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst91\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst91\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst91\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst91\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst91\|data_out\[2\]~en " "Info: Register \"Lock_Data:inst91\|data_out\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[2\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[3\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[4\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[5\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[6\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[7\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[8\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[9\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[10\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[11\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[12\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[13\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[14\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst90\|data_out\[15\]~en " "Info: Register \"Lock_Data:inst90\|data_out\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst87\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst87\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst87\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst87\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst36\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst36\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst36\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst36\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst36\|data_out\[2\]~en " "Info: Register \"Lock_Data:inst36\|data_out\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[0\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[1\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[2\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[3\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[4\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[5\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[6\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[7\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[8\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[9\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[10\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[11\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[12\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[13\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[14\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Lock_Data:inst18\|data_out\[15\]~en " "Info: Register \"Lock_Data:inst18\|data_out\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[0\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[1\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[2\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[3\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[4\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[4\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[5\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[5\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[6\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[6\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[7\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[7\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[8\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[8\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[9\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[9\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[10\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[10\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[11\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[11\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[12\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[12\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[13\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[13\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[14\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[14\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[15\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[15\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[16\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[16\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|AD\[17\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|AD\[17\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[0\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[0\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[1\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[1\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[2\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[2\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "CPCI_INTERFACE:inst3\|blast_Vector\[3\]~en " "Info: Register \"CPCI_INTERFACE:inst3\|blast_Vector\[3\]~en\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 83 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 83 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[7\] " "Warning (15610): No output dependent on input pin \"rd_data9\[7\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[6\] " "Warning (15610): No output dependent on input pin \"rd_data9\[6\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[5\] " "Warning (15610): No output dependent on input pin \"rd_data9\[5\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[4\] " "Warning (15610): No output dependent on input pin \"rd_data9\[4\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[3\] " "Warning (15610): No output dependent on input pin \"rd_data9\[3\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[2\] " "Warning (15610): No output dependent on input pin \"rd_data9\[2\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[1\] " "Warning (15610): No output dependent on input pin \"rd_data9\[1\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data9\[0\] " "Warning (15610): No output dependent on input pin \"rd_data9\[0\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[10\] " "Warning (15610): No output dependent on input pin \"rd_data10\[10\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[9\] " "Warning (15610): No output dependent on input pin \"rd_data10\[9\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[8\] " "Warning (15610): No output dependent on input pin \"rd_data10\[8\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[7\] " "Warning (15610): No output dependent on input pin \"rd_data10\[7\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[6\] " "Warning (15610): No output dependent on input pin \"rd_data10\[6\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[5\] " "Warning (15610): No output dependent on input pin \"rd_data10\[5\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[4\] " "Warning (15610): No output dependent on input pin \"rd_data10\[4\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[3\] " "Warning (15610): No output dependent on input pin \"rd_data10\[3\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[2\] " "Warning (15610): No output dependent on input pin \"rd_data10\[2\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[1\] " "Warning (15610): No output dependent on input pin \"rd_data10\[1\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rd_data10\[0\] " "Warning (15610): No output dependent on input pin \"rd_data10\[0\]\"" {  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2954 " "Info: Implemented 2954 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Info: Implemented 48 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Info: Implemented 28 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Info: Implemented 32 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2715 " "Info: Implemented 2715 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "130 " "Info: Implemented 130 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 164 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 164 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "328 " "Info: Peak virtual memory: 328 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 09:26:03 2015 " "Info: Processing ended: Wed Aug 26 09:26:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Info: Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 09:26:05 2015 " "Info: Processing started: Wed Aug 26 09:26:05 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "TMTC_FPGA EP4CE55F23I7 " "Info: Selected device EP4CE55F23I7 for design \"TMTC_FPGA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Info: Device EP4CE15F23A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Info: Device EP4CE15F23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Info: Device EP4CE15F23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Info: Device EP4CE40F23A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Info: Device EP4CE40F23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Info: Device EP4CE40F23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Info: Device EP4CE30F23A7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Info: Device EP4CE30F23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Info: Device EP4CE30F23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Info: Device EP4CE55F23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Info: Device EP4CE75F23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Info: Device EP4CE75F23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Info: Device EP4CE115F23C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Info: Device EP4CE115F23I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 9530 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 9532 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Info: Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 9534 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Info: Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 9536 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Info: Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 9538 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 104 " "Critical Warning: No exact pin location assignment(s) for 35 pins of 104 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[7\] " "Info: Pin rd_data9\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[7] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 173 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[6\] " "Info: Pin rd_data9\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[6] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 174 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[5\] " "Info: Pin rd_data9\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[5] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 175 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[4\] " "Info: Pin rd_data9\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[4] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 176 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[3\] " "Info: Pin rd_data9\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[3] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 177 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[2\] " "Info: Pin rd_data9\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[2] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 178 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[1\] " "Info: Pin rd_data9\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[1] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 179 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data9\[0\] " "Info: Pin rd_data9\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[0] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 180 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[10\] " "Info: Pin rd_data10\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[10] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 181 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[9\] " "Info: Pin rd_data10\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[9] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 182 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[8\] " "Info: Pin rd_data10\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[8] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 183 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[7\] " "Info: Pin rd_data10\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[7] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 184 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[6\] " "Info: Pin rd_data10\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[6] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[5\] " "Info: Pin rd_data10\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[5] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[4\] " "Info: Pin rd_data10\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[4] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 187 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[3\] " "Info: Pin rd_data10\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[3] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[2\] " "Info: Pin rd_data10\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[2] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 189 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[1\] " "Info: Pin rd_data10\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[1] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd_data10\[0\] " "Info: Pin rd_data10\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[0] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 191 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[15\] " "Info: Pin data_test\[15\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[15] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[15\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[14\] " "Info: Pin data_test\[14\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[14] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[14\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[13\] " "Info: Pin data_test\[13\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[13] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[13\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 194 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[12\] " "Info: Pin data_test\[12\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[12] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[12\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 195 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[11\] " "Info: Pin data_test\[11\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[11] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[11\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 196 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[10\] " "Info: Pin data_test\[10\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[10] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[10\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 197 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[9\] " "Info: Pin data_test\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[9] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[9\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 198 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[8\] " "Info: Pin data_test\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[8] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[8\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[7\] " "Info: Pin data_test\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[7] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[7\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 200 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[6\] " "Info: Pin data_test\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[6] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[6\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[5\] " "Info: Pin data_test\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[5] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[5\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 202 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[4\] " "Info: Pin data_test\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[4] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[4\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[3\] " "Info: Pin data_test\[3\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[3] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[3\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 204 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[2\] " "Info: Pin data_test\[2\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[2] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[2\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[1\] " "Info: Pin data_test\[1\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[1] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[1\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 206 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_test\[0\] " "Info: Pin data_test\[0\] not assigned to an exact location on the device" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[0] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[0\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 207 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst25\|enable_mark\|combout " "Warning: Node \"inst25\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst30\|enable_mark\|combout " "Warning: Node \"inst30\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst31\|enable_mark\|combout " "Warning: Node \"inst31\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst32\|enable_mark\|combout " "Warning: Node \"inst32\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst33\|enable_mark\|combout " "Warning: Node \"inst33\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst34\|enable_mark\|combout " "Warning: Node \"inst34\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst35\|enable_mark\|combout " "Warning: Node \"inst35\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TMTC_FPGA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'TMTC_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_500us " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_500us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_1ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_5ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Info: Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "Info:   Period   Clock Name" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "Info: ======== ============" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " "Info:  100.000 altera_reserved_tck" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN A12 (CLK8, DIFFCLK_5n)) " "Info: Automatically promoted node clk~input (placed in PIN A12 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4352 -64 104 4368 "clk" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 9492 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 4769 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div_clk_1k:inst13\|pcm_clk_signal_1ms  " "Info: Automatically promoted node Div_clk_1k:inst13\|pcm_clk_signal_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div_clk_1k:inst13\|pcm_clk_signal_1ms~0 " "Info: Destination node Div_clk_1k:inst13\|pcm_clk_signal_1ms~0" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 49 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Div_clk_1k:inst13|pcm_clk_signal_1ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 2382 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 49 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Div_clk_1k:inst13|pcm_clk_signal_1ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 407 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div_clk_1k:inst13\|pcm_clk_signal_5ms  " "Info: Automatically promoted node Div_clk_1k:inst13\|pcm_clk_signal_5ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div_clk_1k:inst13\|pcm_clk_signal_5ms~0 " "Info: Destination node Div_clk_1k:inst13\|pcm_clk_signal_5ms~0" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 105 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Div_clk_1k:inst13|pcm_clk_signal_5ms~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 2402 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 105 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Div_clk_1k:inst13|pcm_clk_signal_5ms } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 415 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Div_clk_1k:inst13\|pcm_clk_signal_500us  " "Info: Automatically promoted node Div_clk_1k:inst13\|pcm_clk_signal_500us " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Div_clk_1k:inst13\|pcm_clk_signal_500us~0 " "Info: Destination node Div_clk_1k:inst13\|pcm_clk_signal_500us~0" {  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 36 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Div_clk_1k:inst13|pcm_clk_signal_500us~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 2826 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Div_clk_1k.vhd" "" { Text "E:/xxl/TMTC_FPGA/Div_clk_1k.vhd" 36 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Div_clk_1k:inst13|pcm_clk_signal_500us } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 406 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~6" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 6772 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "d:/altera/10.1sp1/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 6111 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74154:inst37\|31  " "Info: Automatically promoted node 74154:inst37\|31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74154:inst37\|31~_wirecell " "Info: Destination node 74154:inst37\|31~_wirecell" {  } { { "74154.bdf" "" { Schematic "d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74154:inst37|31~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 4762 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74154.bdf" "" { Schematic "d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf" { { 152 720 784 256 "31" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74154:inst37|31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 2121 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74154:inst37\|30  " "Info: Automatically promoted node 74154:inst37\|30 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74154:inst37\|30~_wirecell " "Info: Destination node 74154:inst37\|30~_wirecell" {  } { { "74154.bdf" "" { Schematic "d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74154:inst37|30~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 4761 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74154.bdf" "" { Schematic "d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf" { { 264 720 784 368 "30" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74154:inst37|30 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 2122 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "74154:inst37\|32  " "Info: Automatically promoted node 74154:inst37\|32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74154:inst37\|32~_wirecell " "Info: Destination node 74154:inst37\|32~_wirecell" {  } { { "74154.bdf" "" { Schematic "d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74154:inst37|32~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 4763 5147 6155 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "74154.bdf" "" { Schematic "d:/altera/10.1sp1/quartus/libraries/others/maxplus2/74154.bdf" { { 40 720 784 144 "32" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74154:inst37|32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 2120 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 19 16 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 19 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 23 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 29 12 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 29 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 14 28 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  28 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 9 34 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 41 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  41 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 38 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 5 38 " "Info: I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 5 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 6 37 " "Info: I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  37 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X22_Y21 X32_Y31 " "Info: Router estimated peak interconnect usage is 15% of the available device resources in the region that extends from location X22_Y21 to location X32_Y31" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "93 Cyclone IV E " "Warning: 93 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[7\] 3.3-V LVTTL B18 " "Info: Pin rd_data9\[7\] uses I/O standard 3.3-V LVTTL at B18" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[7] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 173 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[6\] 3.3-V LVTTL U22 " "Info: Pin rd_data9\[6\] uses I/O standard 3.3-V LVTTL at U22" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[6] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 174 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[5\] 3.3-V LVTTL B20 " "Info: Pin rd_data9\[5\] uses I/O standard 3.3-V LVTTL at B20" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[5] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 175 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[4\] 3.3-V LVTTL A13 " "Info: Pin rd_data9\[4\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[4] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 176 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[3\] 3.3-V LVTTL Y15 " "Info: Pin rd_data9\[3\] uses I/O standard 3.3-V LVTTL at Y15" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[3] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 177 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[2\] 3.3-V LVTTL A10 " "Info: Pin rd_data9\[2\] uses I/O standard 3.3-V LVTTL at A10" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[2] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 178 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[1\] 3.3-V LVTTL N22 " "Info: Pin rd_data9\[1\] uses I/O standard 3.3-V LVTTL at N22" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[1] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 179 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data9\[0\] 3.3-V LVTTL T11 " "Info: Pin rd_data9\[0\] uses I/O standard 3.3-V LVTTL at T11" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data9[0] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2352 3608 3776 2368 "rd_data9" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 180 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[10\] 3.3-V LVTTL C21 " "Info: Pin rd_data10\[10\] uses I/O standard 3.3-V LVTTL at C21" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[10] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 181 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[9\] 3.3-V LVTTL V5 " "Info: Pin rd_data10\[9\] uses I/O standard 3.3-V LVTTL at V5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[9] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 182 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[8\] 3.3-V LVTTL AA19 " "Info: Pin rd_data10\[8\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[8] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 183 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[7\] 3.3-V LVTTL V22 " "Info: Pin rd_data10\[7\] uses I/O standard 3.3-V LVTTL at V22" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[7] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 184 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[6\] 3.3-V LVTTL R15 " "Info: Pin rd_data10\[6\] uses I/O standard 3.3-V LVTTL at R15" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[6] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 185 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[5\] 3.3-V LVTTL U13 " "Info: Pin rd_data10\[5\] uses I/O standard 3.3-V LVTTL at U13" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[5] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 186 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[4\] 3.3-V LVTTL E5 " "Info: Pin rd_data10\[4\] uses I/O standard 3.3-V LVTTL at E5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[4] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 187 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[3\] 3.3-V LVTTL T17 " "Info: Pin rd_data10\[3\] uses I/O standard 3.3-V LVTTL at T17" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[3] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 188 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[2\] 3.3-V LVTTL Y14 " "Info: Pin rd_data10\[2\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[2] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 189 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[1\] 3.3-V LVTTL F14 " "Info: Pin rd_data10\[1\] uses I/O standard 3.3-V LVTTL at F14" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[1] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 190 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rd_data10\[0\] 3.3-V LVTTL A15 " "Info: Pin rd_data10\[0\] uses I/O standard 3.3-V LVTTL at A15" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { rd_data10[0] } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2368 3504 3672 2384 "rd_data10" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd_data10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 191 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[15\] 3.3-V LVTTL H2 " "Info: Pin data_test\[15\] uses I/O standard 3.3-V LVTTL at H2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[15] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[15\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 192 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[14\] 3.3-V LVTTL J4 " "Info: Pin data_test\[14\] uses I/O standard 3.3-V LVTTL at J4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[14] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[14\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 193 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[13\] 3.3-V LVTTL N6 " "Info: Pin data_test\[13\] uses I/O standard 3.3-V LVTTL at N6" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[13] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[13\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 194 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[12\] 3.3-V LVTTL N5 " "Info: Pin data_test\[12\] uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[12] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[12\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 195 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[11\] 3.3-V LVTTL J7 " "Info: Pin data_test\[11\] uses I/O standard 3.3-V LVTTL at J7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[11] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[11\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 196 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[10\] 3.3-V LVTTL F1 " "Info: Pin data_test\[10\] uses I/O standard 3.3-V LVTTL at F1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[10] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[10\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 197 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[9\] 3.3-V LVTTL M4 " "Info: Pin data_test\[9\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[9] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[9\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 198 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[8\] 3.3-V LVTTL M6 " "Info: Pin data_test\[8\] uses I/O standard 3.3-V LVTTL at M6" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[8] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[8\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 199 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[7\] 3.3-V LVTTL Y8 " "Info: Pin data_test\[7\] uses I/O standard 3.3-V LVTTL at Y8" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[7] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[7\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 200 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[6\] 3.3-V LVTTL J1 " "Info: Pin data_test\[6\] uses I/O standard 3.3-V LVTTL at J1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[6] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[6\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 201 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[5\] 3.3-V LVTTL M5 " "Info: Pin data_test\[5\] uses I/O standard 3.3-V LVTTL at M5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[5] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[5\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 202 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[4\] 3.3-V LVTTL K7 " "Info: Pin data_test\[4\] uses I/O standard 3.3-V LVTTL at K7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[4] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[4\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 203 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[3\] 3.3-V LVTTL J2 " "Info: Pin data_test\[3\] uses I/O standard 3.3-V LVTTL at J2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[3] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[3\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 204 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[2\] 3.3-V LVTTL W7 " "Info: Pin data_test\[2\] uses I/O standard 3.3-V LVTTL at W7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[2] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[2\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 205 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[1\] 3.3-V LVTTL H1 " "Info: Pin data_test\[1\] uses I/O standard 3.3-V LVTTL at H1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[1] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[1\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 206 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "data_test\[0\] 3.3-V LVTTL T5 " "Info: Pin data_test\[0\] uses I/O standard 3.3-V LVTTL at T5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { data_test[0] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "data_test\[0\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2080 4224 4400 2096 "data_test" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_test[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 207 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[31\] 3.3-V LVTTL AA10 " "Info: Pin CPCI_Data\[31\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[31] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[31\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 130 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[30\] 3.3-V LVTTL AA9 " "Info: Pin CPCI_Data\[30\] uses I/O standard 3.3-V LVTTL at AA9" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[30] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[30\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 131 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[29\] 3.3-V LVTTL AA8 " "Info: Pin CPCI_Data\[29\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[29] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[29\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 132 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[28\] 3.3-V LVTTL AB7 " "Info: Pin CPCI_Data\[28\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[28] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[28\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 133 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[27\] 3.3-V LVTTL AA7 " "Info: Pin CPCI_Data\[27\] uses I/O standard 3.3-V LVTTL at AA7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[27] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[27\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 134 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[26\] 3.3-V LVTTL AB6 " "Info: Pin CPCI_Data\[26\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[26] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[26\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 135 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[25\] 3.3-V LVTTL AA6 " "Info: Pin CPCI_Data\[25\] uses I/O standard 3.3-V LVTTL at AA6" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[25] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[25\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 136 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[24\] 3.3-V LVTTL AB5 " "Info: Pin CPCI_Data\[24\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[24] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[24\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 137 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[23\] 3.3-V LVTTL AA5 " "Info: Pin CPCI_Data\[23\] uses I/O standard 3.3-V LVTTL at AA5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[23] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[23\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 138 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[22\] 3.3-V LVTTL AB4 " "Info: Pin CPCI_Data\[22\] uses I/O standard 3.3-V LVTTL at AB4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[22] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[22\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 139 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[21\] 3.3-V LVTTL AA4 " "Info: Pin CPCI_Data\[21\] uses I/O standard 3.3-V LVTTL at AA4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[21] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[21\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 140 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[20\] 3.3-V LVTTL AB3 " "Info: Pin CPCI_Data\[20\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[20] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[20\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 141 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[19\] 3.3-V LVTTL AA3 " "Info: Pin CPCI_Data\[19\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[19] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[19\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 142 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[18\] 3.3-V LVTTL AA1 " "Info: Pin CPCI_Data\[18\] uses I/O standard 3.3-V LVTTL at AA1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[18] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[18\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 143 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[17\] 3.3-V LVTTL Y2 " "Info: Pin CPCI_Data\[17\] uses I/O standard 3.3-V LVTTL at Y2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[17] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[17\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 144 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[16\] 3.3-V LVTTL Y1 " "Info: Pin CPCI_Data\[16\] uses I/O standard 3.3-V LVTTL at Y1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[16] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[16\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 145 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[15\] 3.3-V LVTTL W2 " "Info: Pin CPCI_Data\[15\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[15] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[15\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 146 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[14\] 3.3-V LVTTL W1 " "Info: Pin CPCI_Data\[14\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[14] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[14\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 147 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[13\] 3.3-V LVTTL V2 " "Info: Pin CPCI_Data\[13\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[13] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[13\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 148 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[12\] 3.3-V LVTTL V1 " "Info: Pin CPCI_Data\[12\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[12] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[12\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 149 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[11\] 3.3-V LVTTL U2 " "Info: Pin CPCI_Data\[11\] uses I/O standard 3.3-V LVTTL at U2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[11] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[11\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 150 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[10\] 3.3-V LVTTL U1 " "Info: Pin CPCI_Data\[10\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[10] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[10\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 151 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[9\] 3.3-V LVTTL T4 " "Info: Pin CPCI_Data\[9\] uses I/O standard 3.3-V LVTTL at T4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[9] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[9\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 152 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[8\] 3.3-V LVTTL R2 " "Info: Pin CPCI_Data\[8\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[8] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[8\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 153 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[7\] 3.3-V LVTTL R1 " "Info: Pin CPCI_Data\[7\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[7] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[7\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 154 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[6\] 3.3-V LVTTL P2 " "Info: Pin CPCI_Data\[6\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[6] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[6\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 155 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[5\] 3.3-V LVTTL P1 " "Info: Pin CPCI_Data\[5\] uses I/O standard 3.3-V LVTTL at P1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[5] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[5\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 156 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[4\] 3.3-V LVTTL N2 " "Info: Pin CPCI_Data\[4\] uses I/O standard 3.3-V LVTTL at N2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[4] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[4\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 157 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[3\] 3.3-V LVTTL N1 " "Info: Pin CPCI_Data\[3\] uses I/O standard 3.3-V LVTTL at N1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[3] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[3\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 158 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[2\] 3.3-V LVTTL M2 " "Info: Pin CPCI_Data\[2\] uses I/O standard 3.3-V LVTTL at M2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[2] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[2\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 159 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[1\] 3.3-V LVTTL M1 " "Info: Pin CPCI_Data\[1\] uses I/O standard 3.3-V LVTTL at M1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[1] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[1\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 160 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_Data\[0\] 3.3-V LVTTL M3 " "Info: Pin CPCI_Data\[0\] uses I/O standard 3.3-V LVTTL at M3" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_Data[0] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_Data\[0\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4280 1440 1616 4296 "CPCI_Data" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_Data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 161 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL A7 " "Info: Pin reset uses I/O standard 3.3-V LVTTL at A7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { reset } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4336 856 1024 4352 "reset" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 210 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "TuXiangGenz_Uart_Rx 3.3-V LVTTL F2 " "Info: Pin TuXiangGenz_Uart_Rx uses I/O standard 3.3-V LVTTL at F2" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { TuXiangGenz_Uart_Rx } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "TuXiangGenz_Uart_Rx" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2976 2304 2472 2992 "TuXiangGenz_Uart_Rx" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { TuXiangGenz_Uart_Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 218 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk 3.3-V LVTTL A12 " "Info: Pin clk uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { clk } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4352 -64 104 4368 "clk" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 209 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[4\] 3.3-V LVTTL W13 " "Info: Pin CPCI_AD\[4\] uses I/O standard 3.3-V LVTTL at W13" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[4] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[4\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 125 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ads 3.3-V LVTTL J3 " "Info: Pin ads uses I/O standard 3.3-V LVTTL at J3" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { ads } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ads" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4352 856 1024 4368 "ads" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ads } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 211 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "blast 3.3-V LVTTL H4 " "Info: Pin blast uses I/O standard 3.3-V LVTTL at H4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { blast } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "blast" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4368 912 1080 4384 "blast" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { blast } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 212 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "lwr 3.3-V LVTTL AB10 " "Info: Pin lwr uses I/O standard 3.3-V LVTTL at AB10" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { lwr } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "lwr" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4384 912 1080 4400 "lwr" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { lwr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 213 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[17\] 3.3-V LVTTL P4 " "Info: Pin CPCI_AD\[17\] uses I/O standard 3.3-V LVTTL at P4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[17] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[17\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 112 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[16\] 3.3-V LVTTL V16 " "Info: Pin CPCI_AD\[16\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[16] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[16\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 113 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[15\] 3.3-V LVTTL P3 " "Info: Pin CPCI_AD\[15\] uses I/O standard 3.3-V LVTTL at P3" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[15] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[15\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 114 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[14\] 3.3-V LVTTL U16 " "Info: Pin CPCI_AD\[14\] uses I/O standard 3.3-V LVTTL at U16" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[14] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[14\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 115 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[13\] 3.3-V LVTTL P5 " "Info: Pin CPCI_AD\[13\] uses I/O standard 3.3-V LVTTL at P5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[13] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[13\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 116 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[12\] 3.3-V LVTTL W15 " "Info: Pin CPCI_AD\[12\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[12] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[12\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 117 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[11\] 3.3-V LVTTL R3 " "Info: Pin CPCI_AD\[11\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[11] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[11\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 118 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[10\] 3.3-V LVTTL V15 " "Info: Pin CPCI_AD\[10\] uses I/O standard 3.3-V LVTTL at V15" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[10] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[10\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 119 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[9\] 3.3-V LVTTL R4 " "Info: Pin CPCI_AD\[9\] uses I/O standard 3.3-V LVTTL at R4" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[9] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[9\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 120 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[8\] 3.3-V LVTTL W14 " "Info: Pin CPCI_AD\[8\] uses I/O standard 3.3-V LVTTL at W14" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[8] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[8\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 121 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[7\] 3.3-V LVTTL R5 " "Info: Pin CPCI_AD\[7\] uses I/O standard 3.3-V LVTTL at R5" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[7] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[7\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 122 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[6\] 3.3-V LVTTL V14 " "Info: Pin CPCI_AD\[6\] uses I/O standard 3.3-V LVTTL at V14" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[6] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[6\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 123 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[1\] 3.3-V LVTTL P7 " "Info: Pin CPCI_AD\[1\] uses I/O standard 3.3-V LVTTL at P7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[1] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[1\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 128 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[2\] 3.3-V LVTTL V13 " "Info: Pin CPCI_AD\[2\] uses I/O standard 3.3-V LVTTL at V13" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[2] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[2\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 127 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[3\] 3.3-V LVTTL R6 " "Info: Pin CPCI_AD\[3\] uses I/O standard 3.3-V LVTTL at R6" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[3] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[3\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 126 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[0\] 3.3-V LVTTL U12 " "Info: Pin CPCI_AD\[0\] uses I/O standard 3.3-V LVTTL at U12" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[0] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[0\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 129 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CPCI_AD\[5\] 3.3-V LVTTL P6 " "Info: Pin CPCI_AD\[5\] uses I/O standard 3.3-V LVTTL at P6" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { CPCI_AD[5] } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CPCI_AD\[5\]" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 4400 912 1080 4416 "CPCI_AD" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CPCI_AD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 124 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Gf_Uart_Rx 3.3-V LVTTL E1 " "Info: Pin Gf_Uart_Rx uses I/O standard 3.3-V LVTTL at E1" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { Gf_Uart_Rx } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "Gf_Uart_Rx" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 2296 2296 2464 2312 "Gf_Uart_Rx" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Gf_Uart_Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 216 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KuanShiChang_Uart_Rx 3.3-V LVTTL E7 " "Info: Pin KuanShiChang_Uart_Rx uses I/O standard 3.3-V LVTTL at E7" {  } { { "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/10.1sp1/quartus/bin/pin_planner.ppl" { KuanShiChang_Uart_Rx } } } { "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/10.1sp1/quartus/bin/Assignment Editor.qase" 1 { { 0 "KuanShiChang_Uart_Rx" } } } } { "TMTC_FPGA.bdf" "" { Schematic "E:/xxl/TMTC_FPGA/TMTC_FPGA.bdf" { { 3736 2328 2496 3752 "KuanShiChang_Uart_Rx" "" } } } } { "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/10.1sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { KuanShiChang_Uart_Rx } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/xxl/TMTC_FPGA/" { { 0 { 0 ""} 0 220 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/xxl/TMTC_FPGA/TMTC_FPGA.fit.smsg " "Info: Generated suppressed messages file E:/xxl/TMTC_FPGA/TMTC_FPGA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Info: Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 09:26:25 2015 " "Info: Processing ended: Wed Aug 26 09:26:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Info: Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Info: Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 09:26:27 2015 " "Info: Processing started: Wed Aug 26 09:26:27 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off TMTC_FPGA -c TMTC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version " "Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 26 09:26:26 2015 " "Info: Processing started: Wed Aug 26 09:26:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TMTC_FPGA -c TMTC_FPGA " "Info: Command: quartus_sta TMTC_FPGA -c TMTC_FPGA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #4" {  } {  } 0 0 "qsta_default_script.tcl version: #4" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Info: Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst25\|enable_mark\|combout " "Warning: Node \"inst25\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst30\|enable_mark\|combout " "Warning: Node \"inst30\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst31\|enable_mark\|combout " "Warning: Node \"inst31\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst32\|enable_mark\|combout " "Warning: Node \"inst32\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst33\|enable_mark\|combout " "Warning: Node \"inst33\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst34\|enable_mark\|combout " "Warning: Node \"inst34\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "inst35\|enable_mark\|combout " "Warning: Node \"inst35\|enable_mark\|combout\" is a latch" {  } { { "timer.vhd" "" { Text "E:/xxl/TMTC_FPGA/timer.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Info: Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Info: Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] " "Info: create_clock -period 10MHz -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "Info: set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Entity %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "TMTC_FPGA.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'TMTC_FPGA.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_500us " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_500us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_1ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_5ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.036 " "Info: Worst-case setup slack is 44.036" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.036         0.000 altera_reserved_tck  " "Info:    44.036         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.378 " "Info: Worst-case hold slack is 0.378" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378         0.000 altera_reserved_tck  " "Info:     0.378         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.583 " "Info: Worst-case recovery slack is 48.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.583         0.000 altera_reserved_tck  " "Info:    48.583         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.058 " "Info: Worst-case removal slack is 1.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058         0.000 altera_reserved_tck  " "Info:     1.058         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.506 " "Info: Worst-case minimum pulse width slack is 49.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.506         0.000 altera_reserved_tck  " "Info:    49.506         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_500us " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_500us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_1ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_5ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.869 " "Info: Worst-case setup slack is 44.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.869         0.000 altera_reserved_tck  " "Info:    44.869         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.341 " "Info: Worst-case hold slack is 0.341" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341         0.000 altera_reserved_tck  " "Info:     0.341         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.924 " "Info: Worst-case recovery slack is 48.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.924         0.000 altera_reserved_tck  " "Info:    48.924         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.936 " "Info: Worst-case removal slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936         0.000 altera_reserved_tck  " "Info:     0.936         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.357 " "Info: Worst-case minimum pulse width slack is 49.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.357         0.000 altera_reserved_tck  " "Info:    49.357         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "357 " "Info: Peak virtual memory: 357 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 09:26:31 2015 " "Info: Processing ended: Wed Aug 26 09:26:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Warning: Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_500us " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_500us was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_1ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_1ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Div_clk_1k:inst13\|pcm_clk_signal_5ms " "Warning: Node: Div_clk_1k:inst13\|pcm_clk_signal_5ms was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 0 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "Critical Warning: The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Fall) altera_reserved_tck (Fall) setup and hold " "Critical Warning: From altera_reserved_tck (Fall) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 0 "From %1!s! to %2!s! (%3!s!)" 0 0 "" 0 -1}  } {  } 1 0 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.513 " "Info: Worst-case setup slack is 47.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.513         0.000 altera_reserved_tck  " "Info:    47.513         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.153 " "Info: Worst-case hold slack is 0.153" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153         0.000 altera_reserved_tck  " "Info:     0.153         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.707 " "Info: Worst-case recovery slack is 49.707" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.707         0.000 altera_reserved_tck  " "Info:    49.707         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.483 " "Info: Worst-case removal slack is 0.483" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483         0.000 altera_reserved_tck  " "Info:     0.483         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.273 " "Info: Worst-case minimum pulse width slack is 49.273" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.273         0.000 altera_reserved_tck  " "Info:    49.273         0.000 altera_reserved_tck " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 33 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Info: Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 26 09:26:34 2015 " "Info: Processing ended: Wed Aug 26 09:26:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 217 s " "Info: Quartus II Full Compilation was successful. 0 errors, 217 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
