verilog work "BCD_From_7bit_Binary.v"
verilog work "lab1_top_module.v"
verilog work "testmain.v"
verilog work "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
