
---------- Begin Simulation Statistics ----------
final_tick                               164668556000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 176760                       # Simulator instruction rate (inst/s)
host_mem_usage                                 734268                       # Number of bytes of host memory used
host_op_rate                                   177112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   565.74                       # Real time elapsed on the host
host_tick_rate                              291067506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164669                       # Number of seconds simulated
sim_ticks                                164668556000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.570687                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104074                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113146                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635473                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                298                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             791                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              493                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389741                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66016                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.646686                       # CPI: cycles per instruction
system.cpu.discardedOps                        196933                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42627910                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485122                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033539                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        31566460                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.607280                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        164668556                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133102096                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       114617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        294766                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          630                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1010722                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          181                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2021824                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            181                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              52517                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        68518                       # Transaction distribution
system.membus.trans_dist::CleanEvict            46095                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127636                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127636                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         52517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       474919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 474919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     15914944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                15914944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            180153                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  180153    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              180153                       # Request fanout histogram
system.membus.respLayer1.occupancy          972281000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           568838000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            617941                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1022013                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1854                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          101647                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           393163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          393163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1982                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       615959                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         5818                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3027110                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3032928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       245504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    125607488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              125852992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          114794                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4385152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1125898                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000722                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.026862                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1125085     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    813      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1125898                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3932522000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3027370995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5946000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 1272                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               829674                       # number of demand (read+write) hits
system.l2.demand_hits::total                   830946                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                1272                       # number of overall hits
system.l2.overall_hits::.cpu.data              829674                       # number of overall hits
system.l2.overall_hits::total                  830946                       # number of overall hits
system.l2.demand_misses::.cpu.inst                710                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             179448                       # number of demand (read+write) misses
system.l2.demand_misses::total                 180158                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               710                       # number of overall misses
system.l2.overall_misses::.cpu.data            179448                       # number of overall misses
system.l2.overall_misses::total                180158                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     69120000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18425794000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18494914000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     69120000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18425794000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18494914000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1982                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1009122                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1011104                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1982                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1009122                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1011104                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.358224                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.177826                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.178179                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.358224                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.177826                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.178179                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97352.112676                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 102680.408809                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102659.410073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97352.112676                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 102680.408809                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102659.410073                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               68518                       # number of writebacks
system.l2.writebacks::total                     68518                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           710                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        179443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            180153                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          710                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       179443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           180153                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     54920000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14836265000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14891185000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     54920000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14836265000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14891185000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.358224                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.177821                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.178175                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.358224                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.177821                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.178175                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77352.112676                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 82679.541693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 82658.545792                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77352.112676                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 82679.541693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 82658.545792                       # average overall mshr miss latency
system.l2.replacements                         114794                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       953495                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           953495                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       953495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       953495                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1757                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1757                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1757                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1757                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            265527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                265527                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127636                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127636                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  13373851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   13373851000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        393163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            393163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.324639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.324639                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 104781.182425                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104781.182425                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127636                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10821131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10821131000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.324639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.324639                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 84781.182425                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84781.182425                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           1272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               1272                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              710                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     69120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     69120000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.358224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.358224                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97352.112676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97352.112676                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          710                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     54920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     54920000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.358224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.358224                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77352.112676                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77352.112676                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        564147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            564147                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        51812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           51812                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5051943000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5051943000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       615959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        615959                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.084116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.084116                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 97505.269050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97505.269050                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        51807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        51807                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4015134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4015134000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.084108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.084108                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77501.766171                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77501.766171                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63934.269425                       # Cycle average of tags in use
system.l2.tags.total_refs                     2021189                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    180330                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     11.208279                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.723372                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       161.857562                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     63674.688491                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001491                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002470                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.971599                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.975560                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        65536                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  32519434                       # Number of tag accesses
system.l2.tags.data_accesses                 32519434                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          45440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       11484352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           11529792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         45440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      4385152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         4385152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             710                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          179443                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              180153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        68518                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              68518                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            275948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          69742228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              70018176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       275948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           275948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       26630172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             26630172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       26630172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           275948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         69742228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96648349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     68518.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       710.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    179443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005726186250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4100                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4100                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              465070                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64448                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      180153                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      68518                       # Number of write requests accepted
system.mem_ctrls.readBursts                    180153                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    68518                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11305                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             11067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             11072                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             11216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             11311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             11280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11332                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            11146                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            11173                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            11333                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            11272                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4360                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4264                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4286                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4192                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4220                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4328                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4351                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.13                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2248943500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  900765000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5626812250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12483.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31233.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   125557                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50069                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 69.69                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.07                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                180153                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                68518                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  132215                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   47417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3863                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        73013                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.946064                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   123.722290                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.629853                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        46797     64.09%     64.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         5554      7.61%     71.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5024      6.88%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1337      1.83%     80.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8021     10.99%     91.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          883      1.21%     92.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          466      0.64%     93.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          358      0.49%     93.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         4573      6.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        73013                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         4100                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.881463                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.166943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.278360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3851     93.93%     93.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          248      6.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4100                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.703902                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.676401                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.971732                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2659     64.85%     64.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               44      1.07%     65.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1364     33.27%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.44%     99.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               15      0.37%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4100                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11529792                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4383104                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                11529792                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4385152                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        70.02                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        26.62                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     70.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  152734681000                       # Total gap between requests
system.mem_ctrls.avgGap                     614203.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        45440                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     11484352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4383104                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 275948.250860959757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 69742228.139779165387                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 26617735.082343224436                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          710                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       179443                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        68518                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18481750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5608330500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3580305177750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26030.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31254.11                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  52253498.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            258582240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137439720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           642557160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          177375600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12998406720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      30184103190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      37814533440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82212998070                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        499.263491                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  97989279000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5498480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  61180797000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            262730580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            139644615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           643735260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          180121320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12998406720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      30289916850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      37725427200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82239982545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        499.427362                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  97755464250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5498480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  61414611750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10196514                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10196514                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10196514                       # number of overall hits
system.cpu.icache.overall_hits::total        10196514                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1982                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1982                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1982                       # number of overall misses
system.cpu.icache.overall_misses::total          1982                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    105806000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    105806000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    105806000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    105806000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198496                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198496                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198496                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198496                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000194                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000194                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000194                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000194                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 53383.451060                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53383.451060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 53383.451060                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53383.451060                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1854                       # number of writebacks
system.cpu.icache.writebacks::total              1854                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1982                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1982                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1982                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1982                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    101842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    101842000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    101842000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    101842000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000194                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000194                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000194                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000194                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51383.451060                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51383.451060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51383.451060                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51383.451060                       # average overall mshr miss latency
system.cpu.icache.replacements                   1854                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10196514                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10196514                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1982                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1982                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    105806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    105806000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198496                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000194                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000194                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 53383.451060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53383.451060                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1982                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    101842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    101842000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000194                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51383.451060                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51383.451060                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           127.987796                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198496                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1982                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5145.558022                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   127.987796                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999905                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          128                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          40795966                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         40795966                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51108739                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51108739                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51109176                       # number of overall hits
system.cpu.dcache.overall_hits::total        51109176                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1054060                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1054060                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1062034                       # number of overall misses
system.cpu.dcache.overall_misses::total       1062034                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  41600480000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  41600480000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  41600480000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  41600480000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52162799                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52162799                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52171210                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52171210                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.020207                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.020207                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.020357                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.020357                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39466.899417                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39466.899417                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39170.572694                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39170.572694                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        98398                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3498                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.129788                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       953495                       # number of writebacks
system.cpu.dcache.writebacks::total            953495                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52911                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52911                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52911                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1001149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1001149                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1009118                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1009118                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  38076395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  38076395000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  38906396999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  38906396999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019193                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019193                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019342                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019342                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 38032.695433                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38032.695433                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 38554.853842                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38554.853842                       # average overall mshr miss latency
system.cpu.dcache.replacements                1008866                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40576139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40576139                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       608481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        608481                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19169979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19169979000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41184620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41184620                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.014774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014774                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31504.646817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31504.646817                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          495                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       607986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       607986                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17933705000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17933705000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.014762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.014762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 29496.904534                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29496.904534                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10532600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10532600                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       445579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       445579                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22430501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22430501000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.040588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.040588                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 50340.121505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 50340.121505                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52416                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52416                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       393163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       393163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20142690000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20142690000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51232.415054                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51232.415054                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          437                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           437                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7974                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7974                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8411                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8411                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.948044                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.948044                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7969                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7969                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    830001999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    830001999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.947450                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.947450                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 104153.846028                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 104153.846028                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       595000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       595000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data       148750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total       148750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       587000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       587000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       146750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       146750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.538134                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52118370                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1009122                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             51.647244                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.538134                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994290                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          151                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209694266                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209694266                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 164668556000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
