Source Block: hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@62:72@HdlIdDef
reg [5:0] out6b;
reg may_invert6b;
reg disparity6b;
reg [3:0] data4b;
reg [3:0] out4b;
reg may_invert4b;
reg disparity4b;
wire disparity4b_in;
reg alt7;

always @(*) begin

Diff Content:
- 67 reg may_invert4b;

Clone Blocks:
Clone Blocks 1:
hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@59:69
 */

reg [5:0] data6b;
reg [5:0] out6b;
reg may_invert6b;
reg disparity6b;
reg [3:0] data4b;
reg [3:0] out4b;
reg may_invert4b;
reg disparity4b;
wire disparity4b_in;

Clone Blocks 2:
hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@63:73
reg may_invert6b;
reg disparity6b;
reg [3:0] data4b;
reg [3:0] out4b;
reg may_invert4b;
reg disparity4b;
wire disparity4b_in;
reg alt7;

always @(*) begin
  if (in_charisk == 1'b1) begin

Clone Blocks 3:
hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@64:74
reg disparity6b;
reg [3:0] data4b;
reg [3:0] out4b;
reg may_invert4b;
reg disparity4b;
wire disparity4b_in;
reg alt7;

always @(*) begin
  if (in_charisk == 1'b1) begin
    // Assume K28.x

Clone Blocks 4:
hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@61:71
reg [5:0] data6b;
reg [5:0] out6b;
reg may_invert6b;
reg disparity6b;
reg [3:0] data4b;
reg [3:0] out4b;
reg may_invert4b;
reg disparity4b;
wire disparity4b_in;
reg alt7;


Clone Blocks 5:
hdl/library/jesd204/jesd204_soft_pcs_tx/jesd204_8b10b_encoder.v@60:70

reg [5:0] data6b;
reg [5:0] out6b;
reg may_invert6b;
reg disparity6b;
reg [3:0] data4b;
reg [3:0] out4b;
reg may_invert4b;
reg disparity4b;
wire disparity4b_in;
reg alt7;

