>> Start test!
>> Comparing against output data...
Comparing files .\out.dat and ..\..\..\OUT_GOLD.DAT
FC: no differences encountered

>> Test passed!
------------------------

D:\Repo\hls\lab2\lab2-1.vivado_hls\solution1\sim\verilog>set PATH= 

D:\Repo\hls\lab2\lab2-1.vivado_hls\solution1\sim\verilog>call C:/Xilinx/Vivado/2019.2/bin/xelab xil_defaultlib.apatb_fir_n11_strm_top glbl -prj fir_n11_strm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir_n11_strm -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_n11_strm_top glbl -prj fir_n11_strm.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir_n11_strm -debug wave 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/AESL_axi_s_pstrmInput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pstrmInput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/AESL_axi_s_pstrmOutput.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_pstrmOutput
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/fir_n11_strm.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_n11_strm_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/fir_n11_strm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/fir_n11_strm_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_n11_strm_AXILiteS_s_axi
INFO: [VRFC 10-311] analyzing module fir_n11_strm_AXILiteS_s_axi_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fir_n11_strm_AXILiteS_s_axi_ram(...
Compiling module xil_defaultlib.fir_n11_strm_AXILiteS_s_axi
Compiling module xil_defaultlib.ibuf(W=33)
Compiling module xil_defaultlib.obuf(W=33)
Compiling module xil_defaultlib.regslice_both_default
Compiling module xil_defaultlib.ibuf(W=5)
Compiling module xil_defaultlib.obuf(W=5)
Compiling module xil_defaultlib.regslice_both(DataWidth=4)
Compiling module xil_defaultlib.ibuf(W=2)
Compiling module xil_defaultlib.obuf(W=2)
Compiling module xil_defaultlib.regslice_both(DataWidth=1)
Compiling module xil_defaultlib.fir_n11_strm
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=32)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=4)
Compiling module xil_defaultlib.fifo(DEPTH=600,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_pstrmInput
Compiling module xil_defaultlib.AESL_axi_s_pstrmOutput
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_fir_n11_strm_top
Compiling module work.glbl
Built simulation snapshot fir_n11_strm

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/xsim.dir/fir_n11_strm/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 26 22:09:40 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/fir_n11_strm/xsim_script.tcl
# xsim {fir_n11_strm} -autoloadwcfg -tclbatch {fir_n11_strm.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source fir_n11_strm.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set cinoutgroup [add_wave_group "C InOuts" -into $designtopgroup]
## set an32Coef__regXferLeng__return_group [add_wave_group an32Coef__regXferLeng__return(axi_slave) -into $cinoutgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/interrupt -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_BRESP -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_BREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_BVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RRESP -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RDATA -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_RVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_ARREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_ARVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_ARADDR -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WSTRB -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WDATA -into $an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_WVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_AWREADY -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_AWVALID -into $an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/s_axi_AXILiteS_AWADDR -into $an32Coef__regXferLeng__return_group -radix hex
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set pstrmOutput_group [add_wave_group pstrmOutput(axis) -into $coutputgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TDEST -into $pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TID -into $pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TLAST -into $pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TUSER -into $pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TSTRB -into $pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TKEEP -into $pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TREADY -into $pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TVALID -into $pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmOutput_TDATA -into $pstrmOutput_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set pstrmInput_group [add_wave_group pstrmInput(axis) -into $cinputgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TDEST -into $pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TID -into $pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TLAST -into $pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TUSER -into $pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TSTRB -into $pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TKEEP -into $pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TREADY -into $pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TVALID -into $pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/pstrmInput_TDATA -into $pstrmInput_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake(internal)" -into $designtopgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_done -into $blocksiggroup
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_idle -into $blocksiggroup
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_ready -into $blocksiggroup
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_start -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_fir_n11_strm_top/AESL_inst_fir_n11_strm/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_fir_n11_strm_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_n11_strm_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_n11_strm_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmInput_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_data_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_keep_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_strb_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_user_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_last_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_id_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_pstrmOutput_V_dest_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_an32Coef -into $tb_portdepth_group -radix hex
## add_wave /apatb_fir_n11_strm_top/LENGTH_regXferLeng_V -into $tb_portdepth_group -radix hex
## set tbcinoutgroup [add_wave_group "C InOuts" -into $testbenchgroup]
## set tb_an32Coef__regXferLeng__return_group [add_wave_group an32Coef__regXferLeng__return(axi_slave) -into $tbcinoutgroup]
## add_wave /apatb_fir_n11_strm_top/AXILiteS_INTERRUPT -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_BRESP -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_BREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_BVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_RRESP -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_RDATA -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_RREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_RVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_ARREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_ARVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_ARADDR -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_WSTRB -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_WDATA -into $tb_an32Coef__regXferLeng__return_group -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_WREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_WVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_AWREADY -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_AWVALID -into $tb_an32Coef__regXferLeng__return_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/AXILiteS_AWADDR -into $tb_an32Coef__regXferLeng__return_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_pstrmOutput_group [add_wave_group pstrmOutput(axis) -into $tbcoutputgroup]
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TDEST -into $tb_pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TID -into $tb_pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TLAST -into $tb_pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TUSER -into $tb_pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TSTRB -into $tb_pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TKEEP -into $tb_pstrmOutput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TREADY -into $tb_pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TVALID -into $tb_pstrmOutput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmOutput_TDATA -into $tb_pstrmOutput_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_pstrmInput_group [add_wave_group pstrmInput(axis) -into $tbcinputgroup]
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TDEST -into $tb_pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TID -into $tb_pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TLAST -into $tb_pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TUSER -into $tb_pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TSTRB -into $tb_pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TKEEP -into $tb_pstrmInput_group -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TREADY -into $tb_pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TVALID -into $tb_pstrmInput_group -color #ffff00 -radix hex
## add_wave /apatb_fir_n11_strm_top/pstrmInput_TDATA -into $tb_pstrmInput_group -radix hex
## save_wave_config fir_n11_strm.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "67935000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 67975 ns : File "D:/Repo/hls/lab2/lab2-1.vivado_hls/solution1/sim/verilog/fir_n11_strm.autotb.v" Line 472
## quit
INFO: [Common 17-206] Exiting xsim at Fri Mar 26 22:09:45 2021...
>> Start test!
>> Comparing against output data...
Comparing files .\out.dat and ..\..\..\OUT_GOLD.DAT
FC: no differences encountered

>> Test passed!
------------------------
