// Seed: 4218047025
module module_0 #(
    parameter id_1 = 32'd7
) ();
  wire _id_1;
  ;
  assign module_1.id_5 = 0;
  wire  [  id_1  :  id_1  ]  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd79
) (
    input tri id_0,
    input supply0 id_1,
    input wire id_2,
    input tri id_3,
    output tri _id_4,
    output tri1 id_5,
    input supply1 id_6,
    output tri1 id_7,
    input wire id_8,
    input tri1 id_9
);
  logic [id_4 : -1 'd0] id_11 = -1;
  xor primCall (id_5, id_6, id_8, id_9);
  module_0 modCall_1 ();
endmodule
