

================================================================
== Vitis HLS Report for 'v_csc_core'
================================================================
* Date:           Fri Nov 15 11:03:02 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.676 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min   |    max    | min |    max   |   Type  |
    +---------+----------+----------+-----------+-----+----------+---------+
    |        1|  16801786|  5.334 ns|  89.621 ms|    1|  16801786|       no|
    +---------+----------+----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                                |                                     |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |                    Instance                    |                Module               |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348  |v_csc_core_Pipeline_VITIS_LOOP_91_2  |        2|     4101|  10.668 ns|  21.875 us|    2|  4101|       no|
        +------------------------------------------------+-------------------------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +-------------------+---------+----------+----------+-----------+-----------+----------+----------+
        |                   |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |     Loop Name     |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_89_1  |        0|  16801785|  4 ~ 4103|          -|          -|  0 ~ 4095|        no|
        +-------------------+---------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     128|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     9|     280|    1065|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      92|    -|
|Register         |        -|     -|      46|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     9|     326|    1285|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |                    Instance                    |                Module               | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348  |v_csc_core_Pipeline_VITIS_LOOP_91_2  |        0|   9|  280|  1065|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+
    |Total                                           |                                     |        0|   9|  280|  1065|    0|
    +------------------------------------------------+-------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln89_1_fu_403_p2  |         +|   0|  0|  20|          13|           1|
    |add_ln89_fu_393_p2    |         +|   0|  0|  20|          13|           1|
    |y_7_fu_438_p2         |         +|   0|  0|  20|          13|           1|
    |cmp17_not_fu_426_p2   |      icmp|   0|  0|  23|          16|          16|
    |cmp20_not_fu_432_p2   |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln89_fu_421_p2   |      icmp|   0|  0|  20|          13|          13|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 128|          85|          49|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |HwReg_height_c26_blk_n     |   9|          2|    1|          2|
    |HwReg_width_c20_blk_n      |   9|          2|    1|          2|
    |ap_NS_fsm                  |  20|          4|    1|          4|
    |ap_done                    |   9|          2|    1|          2|
    |height_blk_n               |   9|          2|    1|          2|
    |stream_csc_write           |   9|          2|    1|          2|
    |stream_in_hresampled_read  |   9|          2|    1|          2|
    |width_blk_n                |   9|          2|    1|          2|
    |y_fu_124                   |   9|          2|   13|         26|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  92|         20|   21|         44|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                            | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |add_ln89_1_reg_621                                           |  13|   0|   13|          0|
    |add_ln89_reg_616                                             |  13|   0|   13|          0|
    |ap_CS_fsm                                                    |   3|   0|    3|          0|
    |ap_done_reg                                                  |   1|   0|    1|          0|
    |cmp17_not_reg_629                                            |   1|   0|    1|          0|
    |cmp20_not_reg_634                                            |   1|   0|    1|          0|
    |grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg  |   1|   0|    1|          0|
    |y_fu_124                                                     |  13|   0|   13|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                        |  46|   0|   46|          0|
    +-------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_continue                          |   in|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|            v_csc_core|  return value|
|stream_in_hresampled_dout            |   in|   24|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_num_data_valid  |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_fifo_cap        |   in|    5|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_empty_n         |   in|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|stream_in_hresampled_read            |  out|    1|     ap_fifo|  stream_in_hresampled|       pointer|
|height_dout                          |   in|   12|     ap_fifo|                height|       pointer|
|height_num_data_valid                |   in|    2|     ap_fifo|                height|       pointer|
|height_fifo_cap                      |   in|    2|     ap_fifo|                height|       pointer|
|height_empty_n                       |   in|    1|     ap_fifo|                height|       pointer|
|height_read                          |  out|    1|     ap_fifo|                height|       pointer|
|width_dout                           |   in|   12|     ap_fifo|                 width|       pointer|
|width_num_data_valid                 |   in|    2|     ap_fifo|                 width|       pointer|
|width_fifo_cap                       |   in|    2|     ap_fifo|                 width|       pointer|
|width_empty_n                        |   in|    1|     ap_fifo|                 width|       pointer|
|width_read                           |  out|    1|     ap_fifo|                 width|       pointer|
|ColStart_read                        |   in|   16|     ap_none|         ColStart_read|        scalar|
|ColEnd_read                          |   in|   16|     ap_none|           ColEnd_read|        scalar|
|RowStart_read                        |   in|   16|     ap_none|         RowStart_read|        scalar|
|RowEnd_read                          |   in|   16|     ap_none|           RowEnd_read|        scalar|
|K11_read                             |   in|   16|     ap_none|              K11_read|        scalar|
|K12_read                             |   in|   16|     ap_none|              K12_read|        scalar|
|K13_read                             |   in|   16|     ap_none|              K13_read|        scalar|
|K21_read                             |   in|   16|     ap_none|              K21_read|        scalar|
|K22_read                             |   in|   16|     ap_none|              K22_read|        scalar|
|K23_read                             |   in|   16|     ap_none|              K23_read|        scalar|
|K31_read                             |   in|   16|     ap_none|              K31_read|        scalar|
|K32_read                             |   in|   16|     ap_none|              K32_read|        scalar|
|K33_read                             |   in|   16|     ap_none|              K33_read|        scalar|
|ROffset_read                         |   in|   10|     ap_none|          ROffset_read|        scalar|
|GOffset_read                         |   in|   10|     ap_none|          GOffset_read|        scalar|
|BOffset_read                         |   in|   10|     ap_none|          BOffset_read|        scalar|
|ClampMin_read                        |   in|    8|     ap_none|         ClampMin_read|        scalar|
|ClipMax_read                         |   in|    8|     ap_none|          ClipMax_read|        scalar|
|K11_2_read                           |   in|   16|     ap_none|            K11_2_read|        scalar|
|K12_2_read                           |   in|   16|     ap_none|            K12_2_read|        scalar|
|K13_2_read                           |   in|   16|     ap_none|            K13_2_read|        scalar|
|K21_2_read                           |   in|   16|     ap_none|            K21_2_read|        scalar|
|K22_2_read                           |   in|   16|     ap_none|            K22_2_read|        scalar|
|K23_2_read                           |   in|   16|     ap_none|            K23_2_read|        scalar|
|K31_2_read                           |   in|   16|     ap_none|            K31_2_read|        scalar|
|K32_2_read                           |   in|   16|     ap_none|            K32_2_read|        scalar|
|K33_2_read                           |   in|   16|     ap_none|            K33_2_read|        scalar|
|ROffset_2_read                       |   in|   10|     ap_none|        ROffset_2_read|        scalar|
|GOffset_2_read                       |   in|   10|     ap_none|        GOffset_2_read|        scalar|
|BOffset_2_read                       |   in|   10|     ap_none|        BOffset_2_read|        scalar|
|ClampMin_2_read                      |   in|    8|     ap_none|       ClampMin_2_read|        scalar|
|ClipMax_2_read                       |   in|    8|     ap_none|        ClipMax_2_read|        scalar|
|stream_csc_din                       |  out|   24|     ap_fifo|            stream_csc|       pointer|
|stream_csc_num_data_valid            |   in|    5|     ap_fifo|            stream_csc|       pointer|
|stream_csc_fifo_cap                  |   in|    5|     ap_fifo|            stream_csc|       pointer|
|stream_csc_full_n                    |   in|    1|     ap_fifo|            stream_csc|       pointer|
|stream_csc_write                     |  out|    1|     ap_fifo|            stream_csc|       pointer|
|HwReg_width_c20_din                  |  out|   12|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_num_data_valid       |   in|    2|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_fifo_cap             |   in|    2|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_full_n               |   in|    1|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_width_c20_write                |  out|    1|     ap_fifo|       HwReg_width_c20|       pointer|
|HwReg_height_c26_din                 |  out|   12|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_num_data_valid      |   in|    2|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_fifo_cap            |   in|    2|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_full_n              |   in|    1|     ap_fifo|      HwReg_height_c26|       pointer|
|HwReg_height_c26_write               |  out|    1|     ap_fifo|      HwReg_height_c26|       pointer|
+-------------------------------------+-----+-----+------------+----------------------+--------------+

