<?xml version="1.0" encoding="UTF-8"?>
<register_list
    name="Core" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/core_reg"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xsi:schemaLocation="http://www.arm.com/core_reg ../../Schemas/core_register_definition.xsd">

    <!-- IRQ mode Registers  -->
    <register_group name="IRQ">
        <gui_name language="en">IRQ</gui_name>
        <description language="en">Banked Core Registers In IRQ mode</description>
        <register name="R13_IRQ" size="4" access="RW">
            <gui_name language="en">SP_IRQ</gui_name>
            <device_name type="alternative">SP_IRQ</device_name>
            <description language="en">Stack Pointer in IRQ mode</description>
        </register>
        <register name="R14_IRQ" size="4" access="RW">
            <gui_name language="en">LR_IRQ</gui_name>
            <device_name type="alternative">LR_IRQ</device_name>
            <description language="en">Link Register in IRQ mode</description>
        </register>
        <register name="SPSR_IRQ" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_irq.html" size="4" access="RW">
            <gui_name language="en">SPSR_IRQ</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
    </register_group>

    <!-- FIQ mode Registers -->
    <register_group name="FIQ">
        <gui_name language="en">FIQ</gui_name>
        <description language="en">Banked Core Registers In FIQ mode</description>
        <register name="R8_FIQ" size="4" access="RW">
            <gui_name language="en">R8_FIQ</gui_name>
            <description language="en">R8 in FIQ mode</description>
        </register>
        <register name="R9_FIQ" size="4" access="RW">
            <gui_name language="en">R9_FIQ</gui_name>
            <description language="en">R9 in FIQ mode</description>
        </register>
        <register name="R10_FIQ" size="4" access="RW">
            <gui_name language="en">R10_FIQ</gui_name>
            <description language="en">R10 in FIQ mode</description>
        </register>
        <register name="R11_FIQ" size="4" access="RW">
            <gui_name language="en">R11_FIQ</gui_name>
            <description language="en">R11 in FIQ mode</description>
        </register>
        <register name="R12_FIQ" size="4" access="RW">
            <gui_name language="en">R12_FIQ</gui_name>
            <description language="en">R12 in FIQ mode</description>
        </register>
        <register name="R13_FIQ" size="4" access="RW">
            <gui_name language="en">SP_FIQ</gui_name>
            <device_name type="alternative">SP_FIQ</device_name>
            <description language="en">Stack Pointer in FIQ mode</description>
        </register>
        <register name="R14_FIQ" size="4" access="RW">
            <gui_name language="en">LR_FIQ</gui_name>
            <device_name type="alternative">LR_FIQ</device_name>
            <description language="en">Link Register in FIQ mode</description>
        </register>
        <register name="SPSR_FIQ" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_fiq.html" size="4" access="RW">
            <gui_name language="en">SPSR_FIQ</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
    </register_group>

    <!-- UND mode Registers  -->
    <register_group name="UND">
        <gui_name language="en">UND</gui_name>
        <description language="en">Banked Core Registers In UND mode</description>
        <register name="R13_UND" size="4" access="RW">
            <gui_name language="en">SP_UND</gui_name>
            <device_name type="alternative">SP_UND</device_name>
            <description language="en">Stack Pointer in UND mode</description>
        </register>
        <register name="R14_UND" size="4" access="RW">
            <gui_name language="en">LR_UND</gui_name>
            <device_name type="alternative">LR_UND</device_name>
            <description language="en">Link Register in UND mode</description>
        </register>
        <register name="SPSR_UND" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_und.html" size="4" access="RW">
            <gui_name language="en">SPSR_UND</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
    </register_group>

    <!-- ABT mode Registers  -->
    <register_group name="ABT">
        <gui_name language="en">ABT</gui_name>
        <description language="en">Banked Core Registers In ABT mode</description>
        <register name="R13_ABT" size="4" access="RW">
            <gui_name language="en">SP_ABT</gui_name>
            <device_name type="alternative">SP_ABT</device_name>
            <description language="en">Stack Pointer in ABT mode</description>
        </register>
        <register name="R14_ABT" size="4" access="RW">
            <gui_name language="en">LR_ABT</gui_name>
            <device_name type="alternative">LR_ABT</device_name>
            <description language="en">Link Register in ABT mode</description>
        </register>
        <register name="SPSR_ABT" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_abt.html" size="4" access="RW">
            <gui_name language="en">SPSR_ABT</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
    </register_group>

    <!-- SVC mode Registers  -->
    <register_group name="SVC">
        <gui_name language="en">SVC</gui_name>
        <description language="en">Banked Core Registers In SVC mode</description>
        <register name="R13_SVC" size="4" access="RW">
            <gui_name language="en">SP_SVC</gui_name>
            <device_name type="alternative">SP_SVC</device_name>
            <description language="en">Stack Pointer in SVC mode</description>
        </register>
        <register name="R14_SVC" size="4" access="RW">
            <gui_name language="en">LR_SVC</gui_name>
            <device_name type="alternative">LR_SVC</device_name>
            <description language="en">Link Register in SVC mode</description>
        </register>
        <register name="SPSR_SVC" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_svc.html" size="4" access="RW">
            <gui_name language="en">SPSR_SVC</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
    </register_group>
    <!-- MON mode Registers  -->
    <register_group name="MON">
        <gui_name language="en">MON</gui_name>
        <description language="en">Banked Core Registers In MON mode</description>
        <register name="R13_MON" size="4" access="RW">
            <gui_name language="en">SP_MON</gui_name>
            <device_name type="alternative">SP_MON</device_name>
            <description language="en">Stack Pointer in MON mode</description>
        </register>
        <register name="R14_MON" size="4" access="RW">
            <gui_name language="en">LR_MON</gui_name>
            <device_name type="alternative">LR_MON</device_name>
            <description language="en">Link Register in MON mode</description>
        </register>
        <register name="SPSR_MON" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_mon.html" size="4" access="RW">
            <gui_name language="en">SPSR_MON</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
    </register_group>
    <!-- HYP mode Registers  -->
    <register_group name="HYP">
        <gui_name language="en">HYP</gui_name>
        <description language="en">Banked Core Registers In HYP mode</description>
        <register name="SPSR_HYP" doclink="CDB://../../../Docs/SysReg_xml-00bet19/xhtml/AArch32-spsr_hyp.html" size="4" access="RW">
            <gui_name language="en">SPSR_HYP</gui_name>
            <description language="en">Saved Program Status Register</description>
            <xi:include href="CPSR/psrfields_V6_7.xml" xpointer="xmlns(cr=http://www.arm.com/core_reg)xpointer(//cr:bitField)"/>
        </register>
        <register name="R13_HYP" size="4" access="RW">
            <gui_name language="en">SP_HYP</gui_name>
            <device_name type="alternative">SP_HYP</device_name>
            <description language="en">Stack Pointer in HYP mode</description>
        </register>
        <register name="ELR_HYP" size="4" access="RW">
            <gui_name language="en">ELR_HYP</gui_name>
            <description language="en">Exception Link Register</description>
        </register>
    </register_group>

</register_list>
