{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595384567106 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595384567106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 10:22:47 2020 " "Processing started: Wed Jul 22 10:22:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595384567106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595384567106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECIDME_Pro -c ECIDME_Pro " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595384567106 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1595384567336 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ECIDME_Pro.v(1328) " "Verilog HDL information at ECIDME_Pro.v(1328): always construct contains both blocking and non-blocking assignments" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1595384574390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ecidme_pro.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ecidme_pro.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECIDME_Pro " "Found entity 1: ECIDME_Pro" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1595384574390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1595384574390 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ECIDME_Pro ECIDME_Pro.v(176) " "Verilog HDL Parameter Declaration warning at ECIDME_Pro.v(176): Parameter Declaration in module \"ECIDME_Pro\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 176 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1595384574390 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "ECIDME_Pro ECIDME_Pro.v(188) " "Verilog HDL Parameter Declaration warning at ECIDME_Pro.v(188): Parameter Declaration in module \"ECIDME_Pro\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 188 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1595384574390 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECIDME_Pro " "Elaborating entity \"ECIDME_Pro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1595384574410 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Current_LEVEL_REF ECIDME_Pro.v(103) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(103): object \"Current_LEVEL_REF\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 103 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UP_MOS_THRESHOLD ECIDME_Pro.v(105) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(105): object \"UP_MOS_THRESHOLD\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DOWN_MOS_THRESHOLD ECIDME_Pro.v(106) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(106): object \"DOWN_MOS_THRESHOLD\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Multiplier_Cal ECIDME_Pro.v(111) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(111): object \"Multiplier_Cal\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "POWER_ENABLE ECIDME_Pro.v(114) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(114): object \"POWER_ENABLE\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RESET_ALL ECIDME_Pro.v(124) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(124): object \"RESET_ALL\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 124 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Audio_Select_BUF ECIDME_Pro.v(135) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(135): object \"Audio_Select_BUF\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "AUDIO_CONTROL_BUF ECIDME_Pro.v(136) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(136): object \"AUDIO_CONTROL_BUF\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Fre_Resonance_I ECIDME_Pro.v(146) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(146): object \"Fre_Resonance_I\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 146 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DAC_UP_MOS_UPDATE ECIDME_Pro.v(207) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(207): object \"DAC_UP_MOS_UPDATE\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 207 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DDS_DATA_CONTROL_REG ECIDME_Pro.v(211) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(211): object \"DDS_DATA_CONTROL_REG\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 211 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DDS_DATA_FREQ0_REG ECIDME_Pro.v(213) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(213): object \"DDS_DATA_FREQ0_REG\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 213 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DDS_DATA_UPDATE ECIDME_Pro.v(217) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(217): object \"DDS_DATA_UPDATE\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "DDS_FREQ_SEL ECIDME_Pro.v(219) " "Verilog HDL or VHDL warning at ECIDME_Pro.v(219): object \"DDS_FREQ_SEL\" assigned a value but never read" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 219 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PANEL_LED_YELLOW_BUF ECIDME_Pro.v(260) " "Verilog HDL Always Construct warning at ECIDME_Pro.v(260): inferring latch(es) for variable \"PANEL_LED_YELLOW_BUF\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PANEL_LED_RED_BUF ECIDME_Pro.v(260) " "Verilog HDL Always Construct warning at ECIDME_Pro.v(260): inferring latch(es) for variable \"PANEL_LED_RED_BUF\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PANEL_LED_GREEN_BUF ECIDME_Pro.v(260) " "Verilog HDL Always Construct warning at ECIDME_Pro.v(260): inferring latch(es) for variable \"PANEL_LED_GREEN_BUF\", which holds its previous value in one or more paths through the always construct" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 260 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1595384574410 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 ECIDME_Pro.v(1300) " "Verilog HDL assignment warning at ECIDME_Pro.v(1300): truncated value with size 32 to match size of target (24)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 ECIDME_Pro.v(1350) " "Verilog HDL assignment warning at ECIDME_Pro.v(1350): truncated value with size 32 to match size of target (28)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(1380) " "Verilog HDL assignment warning at ECIDME_Pro.v(1380): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(1409) " "Verilog HDL assignment warning at ECIDME_Pro.v(1409): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(1438) " "Verilog HDL assignment warning at ECIDME_Pro.v(1438): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(1467) " "Verilog HDL assignment warning at ECIDME_Pro.v(1467): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 ECIDME_Pro.v(1496) " "Verilog HDL assignment warning at ECIDME_Pro.v(1496): truncated value with size 32 to match size of target (14)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(1522) " "Verilog HDL assignment warning at ECIDME_Pro.v(1522): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 ECIDME_Pro.v(1548) " "Verilog HDL assignment warning at ECIDME_Pro.v(1548): truncated value with size 32 to match size of target (19)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 1548 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1595384574420 "|ECIDME_Pro"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TP21 ECIDME_Pro.v(86) " "Output port \"TP21\" at ECIDME_Pro.v(86) has no driver" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 86 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1595384574430 "|ECIDME_Pro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PANEL_LED_GREEN_BUF ECIDME_Pro.v(260) " "Inferred latch for \"PANEL_LED_GREEN_BUF\" at ECIDME_Pro.v(260)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595384574440 "|ECIDME_Pro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PANEL_LED_RED_BUF ECIDME_Pro.v(260) " "Inferred latch for \"PANEL_LED_RED_BUF\" at ECIDME_Pro.v(260)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595384574440 "|ECIDME_Pro"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PANEL_LED_YELLOW_BUF ECIDME_Pro.v(260) " "Inferred latch for \"PANEL_LED_YELLOW_BUF\" at ECIDME_Pro.v(260)" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 260 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1595384574440 "|ECIDME_Pro"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 126 -1 0 } } { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 125 -1 0 } } { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 127 -1 0 } } { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 128 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1595384575100 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1595384575100 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Panel_LED_YELLOW VCC " "Pin \"Panel_LED_YELLOW\" is stuck at VCC" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595384575190 "|ECIDME_Pro|Panel_LED_YELLOW"} { "Warning" "WMLS_MLS_STUCK_PIN" "Panel_LED_GREEN VCC " "Pin \"Panel_LED_GREEN\" is stuck at VCC" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595384575190 "|ECIDME_Pro|Panel_LED_GREEN"} { "Warning" "WMLS_MLS_STUCK_PIN" "Panel_LED_RED VCC " "Pin \"Panel_LED_RED\" is stuck at VCC" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595384575190 "|ECIDME_Pro|Panel_LED_RED"} { "Warning" "WMLS_MLS_STUCK_PIN" "TP21 GND " "Pin \"TP21\" is stuck at GND" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 86 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1595384575190 "|ECIDME_Pro|TP21"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1595384575190 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1595384575310 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1595384575970 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/output_files/ECIDME_Pro.map.smsg " "Generated suppressed messages file F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/output_files/ECIDME_Pro.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1595384576000 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1595384576090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595384576090 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HP_SW_DETECT_LEVEL2 " "No output dependent on input pin \"HP_SW_DETECT_LEVEL2\"" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 71 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595384576140 "|ECIDME_Pro|HP_SW_DETECT_LEVEL2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HP_SW_DETECT_LEVEL3 " "No output dependent on input pin \"HP_SW_DETECT_LEVEL3\"" {  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 72 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1595384576140 "|ECIDME_Pro|HP_SW_DETECT_LEVEL3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1595384576140 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "632 " "Implemented 632 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "28 " "Implemented 28 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1595384576140 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1595384576140 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1595384576140 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1595384576140 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1595384576140 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595384576150 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 10:22:56 2020 " "Processing ended: Wed Jul 22 10:22:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595384576150 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595384576150 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595384576150 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595384576150 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595384578010 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595384578010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 10:22:57 2020 " "Processing started: Wed Jul 22 10:22:57 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595384578010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1595384578010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1595384578010 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1595384578070 ""}
{ "Info" "0" "" "Project  = ECIDME_Pro" {  } {  } 0 0 "Project  = ECIDME_Pro" 0 0 "Fitter" 0 0 1595384578070 ""}
{ "Info" "0" "" "Revision = ECIDME_Pro" {  } {  } 0 0 "Revision = ECIDME_Pro" 0 0 "Fitter" 0 0 1595384578070 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1595384578160 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ECIDME_Pro 10M08SAE144C8GES " "Selected device 10M08SAE144C8GES for design \"ECIDME_Pro\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1595384578180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595384578220 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1595384578220 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1595384578320 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Run the PowerPlay Early Power Estimator File to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8GES " "Device 10M25SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SAE144C8G " "Device 10M25SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1595384578380 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1263 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1265 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1267 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1269 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1271 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1273 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1275 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1277 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1595384578380 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1595384578380 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1595384578390 ""}
{ "Info" "ISTA_SDC_FOUND" "ECIDME_Pro.sdc " "Reading SDC File: 'ECIDME_Pro.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1595384579070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 42 altera_reserved_tck port " "Ignored filter at ECIDME_Pro.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1595384579070 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECIDME_Pro.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ECIDME_Pro.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1595384579070 ""}  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1595384579070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 93 altera_reserved_tck clock " "Ignored filter at ECIDME_Pro.sdc(93): altera_reserved_tck could not be matched with a clock" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1595384579070 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595384579120 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1595384579120 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1595384579120 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1595384579120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1595384579120 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000          CLK " "  20.000          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1595384579120 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1595384579120 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595384579170 ""}  } { { "Src/ECIDME_Pro.v" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/Src/ECIDME_Pro.v" 18 0 0 } } { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 1233 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595384579170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always25~0  " "Automatically promoted node always25~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595384579170 ""}  } { { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 762 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595384579170 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "always26~0  " "Automatically promoted node always26~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1595384579170 ""}  } { { "temporary_test_loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 0 { 0 ""} 0 769 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1595384579170 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1595384579780 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595384579780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1595384579780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595384579780 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1595384579790 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1595384579790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1595384579790 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1595384579790 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1595384579820 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1595384579820 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1595384579820 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595384580050 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1595384580050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1595384580840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595384580960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1595384580970 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1595384581200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595384581200 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1595384581810 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1595384582290 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1595384582290 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595384582330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1595384582340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1595384582340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1595384582340 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.22 " "Total time spent on timing analysis during the Fitter is 0.22 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1595384582360 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595384582450 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1595384582450 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595384582770 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1595384582840 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1595384582840 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1595384583150 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1595384583730 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "Buck_Enable 2.5 V 132 " "Pin Buck_Enable uses I/O standard 2.5 V located at 132 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "Mos_Fault_Control 2.5 V 127 " "Pin Mos_Fault_Control uses I/O standard 2.5 V located at 127 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "Panel_LED_YELLOW 2.5 V 10 " "Pin Panel_LED_YELLOW uses I/O standard 2.5 V located at 10 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "Panel_LED_GREEN 2.5 V 12 " "Pin Panel_LED_GREEN uses I/O standard 2.5 V located at 12 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "Panel_LED_RED 2.5 V 11 " "Pin Panel_LED_RED uses I/O standard 2.5 V located at 11 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "TP21 2.5 V 123 " "Pin TP21 uses I/O standard 2.5 V located at 123 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "nMOS_FAULT 2.5 V 131 " "Pin nMOS_FAULT uses I/O standard 2.5 V located at 131 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "FootSwitch1_Detect 2.5 V 7 " "Pin FootSwitch1_Detect uses I/O standard 2.5 V located at 7 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "FOOtSwitch2_Detect 2.5 V 134 " "Pin FOOtSwitch2_Detect uses I/O standard 2.5 V located at 134 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "nSW_Standby 2.5 V 8 " "Pin nSW_Standby uses I/O standard 2.5 V located at 8 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "nPOWER_FAULT 2.5 V 124 " "Pin nPOWER_FAULT uses I/O standard 2.5 V located at 124 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "nSINK_TEMP_CHECK 2.5 V 130 " "Pin nSINK_TEMP_CHECK uses I/O standard 2.5 V located at 130 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "FootSwitch1_MAX 2.5 V 6 " "Pin FootSwitch1_MAX uses I/O standard 2.5 V located at 6 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "FootSwitch1_MIN 2.5 V 141 " "Pin FootSwitch1_MIN uses I/O standard 2.5 V located at 141 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "FootSwitch2_MAX 2.5 V 140 " "Pin FootSwitch2_MAX uses I/O standard 2.5 V located at 140 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Warning" "WFIOMGR_LOW_SPEED_IO_PLACEMENT_WARNING" "FootSwitch2_MIN 2.5 V 135 " "Pin FootSwitch2_MIN uses I/O standard 2.5 V located at 135 will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." {  } {  } 0 14579 "Pin %1!s! uses I/O standard %2!s! located at %3!s! will have lower speed performance due to its location.  Refer to the product datasheet for the supported I/O speed." 0 0 "Fitter" 0 -1 1595384584060 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/output_files/ECIDME_Pro.fit.smsg " "Generated suppressed messages file F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/output_files/ECIDME_Pro.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1595384584120 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1429 " "Peak virtual memory: 1429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595384584420 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 10:23:04 2020 " "Processing ended: Wed Jul 22 10:23:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595384584420 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595384584420 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595384584420 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1595384584420 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1595384586190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595384586190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 10:23:06 2020 " "Processing started: Wed Jul 22 10:23:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595384586190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1595384586190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1595384586190 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1595384586810 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1595384586840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "598 " "Peak virtual memory: 598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595384587080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 10:23:07 2020 " "Processing ended: Wed Jul 22 10:23:07 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595384587080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595384587080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595384587080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1595384587080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1595384588830 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595384588840 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 10:23:08 2020 " "Processing started: Wed Jul 22 10:23:08 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595384588840 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595384588840 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro " "Command: quartus_pow --read_settings_files=off --write_settings_files=off ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595384588840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595384589060 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595384589060 ""}
{ "Info" "ISTA_SDC_FOUND" "ECIDME_Pro.sdc " "Reading SDC File: 'ECIDME_Pro.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1595384589370 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 42 altera_reserved_tck port " "Ignored filter at ECIDME_Pro.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1595384589380 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECIDME_Pro.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ECIDME_Pro.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1595384589380 ""}  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1595384589380 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 93 altera_reserved_tck clock " "Ignored filter at ECIDME_Pro.sdc(93): altera_reserved_tck could not be matched with a clock" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1595384589380 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595384589420 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595384589420 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1595384589430 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Quartus II" 0 -1 1595384589430 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Quartus II" 0 -1 1595384589440 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Quartus II" 0 -1 1595384589590 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1595384589630 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1595384589630 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1595384589970 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "5.660 millions of transitions / sec " "Average toggle rate for this design is 5.660 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Quartus II" 0 -1 1595384590410 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "728.85 mW " "Total thermal power estimate for the design is 728.85 mW" {  } { { "d:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/altera/15.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Quartus II" 0 -1 1595384590450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit PowerPlay Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "693 " "Peak virtual memory: 693 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595384590570 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 10:23:10 2020 " "Processing ended: Wed Jul 22 10:23:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595384590570 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595384590570 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595384590570 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595384590570 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1595384592410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1595384592420 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 10:23:12 2020 " "Processing started: Wed Jul 22 10:23:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1595384592420 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1595384592420 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ECIDME_Pro -c ECIDME_Pro " "Command: quartus_sta ECIDME_Pro -c ECIDME_Pro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1595384592420 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1595384592470 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1595384592580 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595384592620 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1595384592620 ""}
{ "Info" "ISTA_SDC_FOUND" "ECIDME_Pro.sdc " "Reading SDC File: 'ECIDME_Pro.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1595384592970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 42 altera_reserved_tck port " "Ignored filter at ECIDME_Pro.sdc(42): altera_reserved_tck could not be matched with a port" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1595384592970 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock ECIDME_Pro.sdc 42 Argument <targets> is an empty collection " "Ignored create_clock at ECIDME_Pro.sdc(42): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\] " "create_clock -name \{altera_reserved_tck\} -period 100.000 -waveform \{ 0.000 50.000 \} \[get_ports \{altera_reserved_tck\}\]" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1595384592970 ""}  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1595384592970 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "ECIDME_Pro.sdc 93 altera_reserved_tck clock " "Ignored filter at ECIDME_Pro.sdc(93): altera_reserved_tck could not be matched with a clock" {  } { { "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" "" { Text "F:/Ecidme/project_vhdl2verilog/project_vhdl2verilog/Project/ECIDME_Pro/ECIDME_Pro/ECIDME_Pro.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1595384592970 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595384593010 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595384593010 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1595384593010 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1595384593020 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Quartus II" 0 0 1595384593030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.276 " "Worst-case setup slack is 14.276" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.276               0.000 CLK  " "   14.276               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.459 " "Worst-case hold slack is 0.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 CLK  " "    0.459               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595384593030 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595384593040 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.773 " "Worst-case minimum pulse width slack is 9.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593040 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.773               0.000 CLK  " "    9.773               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593040 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593040 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595384593050 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1595384593050 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1595384593080 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M08SAE144C8GES " "Timing characteristics of device 10M08SAE144C8GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Quartus II" 0 -1 1595384593080 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1595384593460 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595384593510 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595384593510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.545 " "Worst-case setup slack is 14.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.545               0.000 CLK  " "   14.545               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.411 " "Worst-case hold slack is 0.411" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.411               0.000 CLK  " "    0.411               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595384593520 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595384593520 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.757 " "Worst-case minimum pulse width slack is 9.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593530 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.757               0.000 CLK  " "    9.757               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593530 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593530 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595384593540 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1595384593540 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1595384593810 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1595384593810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.808 " "Worst-case setup slack is 17.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.808               0.000 CLK  " "   17.808               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 CLK  " "    0.151               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593820 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595384593830 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1595384593830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.442 " "Worst-case minimum pulse width slack is 9.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.442               0.000 CLK  " "    9.442               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1595384593830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1595384593830 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1595384593840 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595384594470 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1595384594470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "717 " "Peak virtual memory: 717 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1595384594520 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 22 10:23:14 2020 " "Processing ended: Wed Jul 22 10:23:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1595384594520 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1595384594520 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1595384594520 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595384594520 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus II Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1595384595100 ""}
