Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct 20 17:34:53 2023
| Host         : BOOK-22PN8T4506 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     9           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (173)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (173)
--------------------------------
 There are 173 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.844        0.000                      0                  341        0.095        0.000                      0                  341        2.000        0.000                       0                   179  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0_1  {0.000 4.000}        8.000           125.000         
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.844        0.000                      0                  341        0.165        0.000                      0                  341        3.500        0.000                       0                   175  
  clkfbout_clk_wiz_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          3.844        0.000                      0                  341        0.165        0.000                      0                  341        3.500        0.000                       0                   175  
  clkfbout_clk_wiz_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        3.844        0.000                      0                  341        0.095        0.000                      0                  341  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          3.844        0.000                      0                  341        0.095        0.000                      0                  341  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.787ns (44.401%)  route 2.238ns (55.599%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.844     0.719    currSeg1_reg_n_0_[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.301     1.020 r  FSM_sequential_c10States[0]_inv_i_25/O
                         net (fo=1, routed)           0.000     1.020    FSM_sequential_c10States[0]_inv_i_25_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.553 r  FSM_sequential_c10States_reg[0]_inv_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.553    FSM_sequential_c10States_reg[0]_inv_i_16_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.670    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.787    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.394     3.298    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     3.422 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.422    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.190    
    SLICE_X30Y5          FDPE (Setup_fdpe_C_D)        0.077     7.267    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.267    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.486ns (60.302%)  route 1.637ns (39.698%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.314 r  tenScounter_reg[30]_i_3/O[1]
                         net (fo=1, routed)           0.822     3.136    tenScounter0[30]
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.306     3.442 r  tenScounter[30]_i_2/O
                         net (fo=1, routed)           0.000     3.442    tenScounter[30]_i_2_n_0
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.225    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.081     7.306    tenScounter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.306    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.536ns (62.384%)  route 1.529ns (37.616%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.265 r  currSeg1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.873     3.138    in3[29]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.325     3.463 r  currSeg1[29]_i_1/O
                         net (fo=1, routed)           0.000     3.463    currSeg10_in[29]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.302    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.420    currSeg1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 2.559ns (62.983%)  route 1.504ns (37.016%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.847     3.130    in3[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.331     3.461 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.461    currSeg10_in[31]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.302    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.420    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.346ns (59.603%)  route 1.590ns (40.397%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.927 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.149 r  currSeg2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.860     3.009    currSeg2_reg[31]_i_2_n_7
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.336 r  currSeg2[29]_i_1/O
                         net (fo=1, routed)           0.000     3.336    currSeg20_in[29]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.379    currSeg2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.522ns (63.413%)  route 1.455ns (36.587%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.242 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.799     3.041    in3[28]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.334     3.375 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.375    currSeg10_in[28]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.302    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.420    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.362ns (61.052%)  route 1.507ns (38.948%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 r  tenScounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.693     2.882    tenScounter0[28]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.307     3.189 r  tenScounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.189    tenScounter[28]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.225    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.031     7.256    tenScounter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.320ns (60.184%)  route 1.535ns (39.816%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.147 r  currSeg2_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.804     2.952    currSeg2_reg[28]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.255 r  currSeg2[26]_i_1/O
                         net (fo=1, routed)           0.000     3.255    currSeg20_in[26]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.335    currSeg2_reg[26]
  -------------------------------------------------------------------
                         required time                          7.335    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.214ns (56.978%)  route 1.672ns (43.022%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.748 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  currSeg2_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.941     2.953    currSeg2_reg[24]_i_2_n_4
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.332     3.285 r  currSeg2[24]_i_1/O
                         net (fo=1, routed)           0.000     3.285    currSeg20_in[24]
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.579     6.748    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/C
                         clock pessimism              0.626     7.374    
                         clock uncertainty           -0.069     7.305    
    SLICE_X41Y6          FDCE (Setup_fdce_C_D)        0.075     7.380    currSeg2_reg[24]
  -------------------------------------------------------------------
                         required time                          7.380    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.371ns (61.845%)  route 1.463ns (38.155%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.210 r  tenScounter_reg[30]_i_3/O[0]
                         net (fo=1, routed)           0.649     2.859    tenScounter0[29]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.295     3.154 r  tenScounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.154    tenScounter[29]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.225    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.032     7.257    tenScounter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.257    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  4.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 currSeg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X43Y6          FDCE                                         r  currSeg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.214    currSeg2_reg_n_0_[27]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    segInput[27]_i_1_n_0
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.120    -0.333    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 currSeg1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[11]/Q
                         net (fo=3, routed)           0.098    -0.229    currSeg1_reg_n_0_[11]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  segInput[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    segInput[11]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/C
                         clock pessimism              0.246    -0.454    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.091    -0.363    segInput_reg[11]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 currSeg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDCE                                         r  currSeg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  currSeg1_reg[10]/Q
                         net (fo=3, routed)           0.110    -0.217    currSeg1_reg_n_0_[10]
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.045    -0.172 r  segInput[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    segInput[10]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.091    -0.364    segInput_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 currSeg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[6]/Q
                         net (fo=3, routed)           0.161    -0.165    currSeg1_reg_n_0_[6]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.120 r  segInput[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    segInput[6]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/C
                         clock pessimism              0.246    -0.454    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.107    -0.347    segInput_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SSDcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X36Y8          FDRE                                         r  SSDcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  SSDcounter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.267    SSDcounter_reg[5]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  SSDcounter[0]_i_3/O
                         net (fo=2, routed)           0.063    -0.159    SSDcounter[0]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  state_i_1/O
                         net (fo=1, routed)           0.000    -0.114    state_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X37Y8          FDRE                                         r  state_reg/C
                         clock pessimism              0.246    -0.456    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091    -0.365    state_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 currSeg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.902%)  route 0.211ns (53.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[19]/Q
                         net (fo=3, routed)           0.211    -0.115    currSeg2_reg_n_0_[19]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.070 r  segInput[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    segInput[19]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/C
                         clock pessimism              0.249    -0.450    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.120    -0.330    segInput_reg[19]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.462%)  route 0.161ns (43.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDPE (Prop_fdpe_C_Q)         0.164    -0.331 f  FSM_sequential_c10States_reg[0]_inv/Q
                         net (fo=35, routed)          0.161    -0.170    currSeg1
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  FSM_sequential_c10States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    FSM_sequential_c10States[1]_i_1_n_0
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X29Y4          FDCE (Hold_fdce_C_D)         0.091    -0.388    FSM_sequential_c10States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 oneScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  oneScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    oneScounter_reg_n_0_[0]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  oneScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    oneScounter[0]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.092    -0.402    oneScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    tenScounter_reg_n_0_[0]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    tenScounter[0]_i_1_n_0
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X29Y2          FDCE (Hold_fdce_C_D)         0.092    -0.402    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.754%)  route 0.199ns (51.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y2          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  FSM_sequential_c1States_reg[1]/Q
                         net (fo=62, routed)          0.199    -0.155    c1States[1]
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.107 r  oneScounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    oneScounter[3]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.107    -0.371    oneScounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y7      SSDcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y9      SSDcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y9      SSDcounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y10     SSDcounter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.787ns (44.401%)  route 2.238ns (55.599%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.844     0.719    currSeg1_reg_n_0_[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.301     1.020 r  FSM_sequential_c10States[0]_inv_i_25/O
                         net (fo=1, routed)           0.000     1.020    FSM_sequential_c10States[0]_inv_i_25_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.553 r  FSM_sequential_c10States_reg[0]_inv_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.553    FSM_sequential_c10States_reg[0]_inv_i_16_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.670    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.787    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.394     3.298    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     3.422 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.422    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.189    
    SLICE_X30Y5          FDPE (Setup_fdpe_C_D)        0.077     7.266    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.486ns (60.302%)  route 1.637ns (39.698%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.314 r  tenScounter_reg[30]_i_3/O[1]
                         net (fo=1, routed)           0.822     3.136    tenScounter0[30]
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.306     3.442 r  tenScounter[30]_i_2/O
                         net (fo=1, routed)           0.000     3.442    tenScounter[30]_i_2_n_0
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.081     7.305    tenScounter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.536ns (62.384%)  route 1.529ns (37.616%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.265 r  currSeg1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.873     3.138    in3[29]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.325     3.463 r  currSeg1[29]_i_1/O
                         net (fo=1, routed)           0.000     3.463    currSeg10_in[29]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 2.559ns (62.983%)  route 1.504ns (37.016%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.847     3.130    in3[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.331     3.461 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.461    currSeg10_in[31]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.346ns (59.603%)  route 1.590ns (40.397%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.927 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.149 r  currSeg2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.860     3.009    currSeg2_reg[31]_i_2_n_7
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.336 r  currSeg2[29]_i_1/O
                         net (fo=1, routed)           0.000     3.336    currSeg20_in[29]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.522ns (63.413%)  route 1.455ns (36.587%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.242 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.799     3.041    in3[28]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.334     3.375 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.375    currSeg10_in[28]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.362ns (61.052%)  route 1.507ns (38.948%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 r  tenScounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.693     2.882    tenScounter0[28]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.307     3.189 r  tenScounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.189    tenScounter[28]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.031     7.255    tenScounter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.320ns (60.184%)  route 1.535ns (39.816%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.147 r  currSeg2_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.804     2.952    currSeg2_reg[28]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.255 r  currSeg2[26]_i_1/O
                         net (fo=1, routed)           0.000     3.255    currSeg20_in[26]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.334    currSeg2_reg[26]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.214ns (56.978%)  route 1.672ns (43.022%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.748 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  currSeg2_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.941     2.953    currSeg2_reg[24]_i_2_n_4
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.332     3.285 r  currSeg2[24]_i_1/O
                         net (fo=1, routed)           0.000     3.285    currSeg20_in[24]
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.579     6.748    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/C
                         clock pessimism              0.626     7.374    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y6          FDCE (Setup_fdce_C_D)        0.075     7.379    currSeg2_reg[24]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.371ns (61.845%)  route 1.463ns (38.155%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.210 r  tenScounter_reg[30]_i_3/O[0]
                         net (fo=1, routed)           0.649     2.859    tenScounter0[29]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.295     3.154 r  tenScounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.154    tenScounter[29]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.032     7.256    tenScounter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  4.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 currSeg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X43Y6          FDCE                                         r  currSeg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.214    currSeg2_reg_n_0_[27]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    segInput[27]_i_1_n_0
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.246    -0.453    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.120    -0.333    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 currSeg1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[11]/Q
                         net (fo=3, routed)           0.098    -0.229    currSeg1_reg_n_0_[11]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  segInput[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    segInput[11]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/C
                         clock pessimism              0.246    -0.454    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.091    -0.363    segInput_reg[11]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 currSeg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDCE                                         r  currSeg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  currSeg1_reg[10]/Q
                         net (fo=3, routed)           0.110    -0.217    currSeg1_reg_n_0_[10]
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.045    -0.172 r  segInput[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    segInput[10]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.091    -0.364    segInput_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 currSeg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[6]/Q
                         net (fo=3, routed)           0.161    -0.165    currSeg1_reg_n_0_[6]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.120 r  segInput[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    segInput[6]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/C
                         clock pessimism              0.246    -0.454    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.107    -0.347    segInput_reg[6]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SSDcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X36Y8          FDRE                                         r  SSDcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  SSDcounter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.267    SSDcounter_reg[5]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  SSDcounter[0]_i_3/O
                         net (fo=2, routed)           0.063    -0.159    SSDcounter[0]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  state_i_1/O
                         net (fo=1, routed)           0.000    -0.114    state_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X37Y8          FDRE                                         r  state_reg/C
                         clock pessimism              0.246    -0.456    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091    -0.365    state_reg
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 currSeg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.902%)  route 0.211ns (53.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[19]/Q
                         net (fo=3, routed)           0.211    -0.115    currSeg2_reg_n_0_[19]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.070 r  segInput[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    segInput[19]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/C
                         clock pessimism              0.249    -0.450    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.120    -0.330    segInput_reg[19]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.462%)  route 0.161ns (43.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDPE (Prop_fdpe_C_Q)         0.164    -0.331 f  FSM_sequential_c10States_reg[0]_inv/Q
                         net (fo=35, routed)          0.161    -0.170    currSeg1
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  FSM_sequential_c10States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    FSM_sequential_c10States[1]_i_1_n_0
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
                         clock pessimism              0.250    -0.479    
    SLICE_X29Y4          FDCE (Hold_fdce_C_D)         0.091    -0.388    FSM_sequential_c10States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 oneScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  oneScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    oneScounter_reg_n_0_[0]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  oneScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    oneScounter[0]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
                         clock pessimism              0.233    -0.494    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.092    -0.402    oneScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    tenScounter_reg_n_0_[0]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    tenScounter[0]_i_1_n_0
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
    SLICE_X29Y2          FDCE (Hold_fdce_C_D)         0.092    -0.402    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.754%)  route 0.199ns (51.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y2          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  FSM_sequential_c1States_reg[1]/Q
                         net (fo=62, routed)          0.199    -0.155    c1States[1]
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.107 r  oneScounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    oneScounter[3]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/C
                         clock pessimism              0.249    -0.478    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.107    -0.371    oneScounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16   clk_manager/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
Min Period        n/a     FDCE/C              n/a            1.000         8.000       7.000      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y7      SSDcounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y9      SSDcounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y9      SSDcounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X36Y10     SSDcounter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X30Y5      FSM_sequential_c10States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X29Y4      FSM_sequential_c10States_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         4.000       3.500      SLICE_X36Y5      FSM_sequential_c1States_reg[0]_inv/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X35Y2      FSM_sequential_c1States_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X36Y7      SSDcounter_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   clk_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.787ns (44.401%)  route 2.238ns (55.599%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.844     0.719    currSeg1_reg_n_0_[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.301     1.020 r  FSM_sequential_c10States[0]_inv_i_25/O
                         net (fo=1, routed)           0.000     1.020    FSM_sequential_c10States[0]_inv_i_25_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.553 r  FSM_sequential_c10States_reg[0]_inv_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.553    FSM_sequential_c10States_reg[0]_inv_i_16_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.670    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.787    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.394     3.298    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     3.422 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.422    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.189    
    SLICE_X30Y5          FDPE (Setup_fdpe_C_D)        0.077     7.266    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.486ns (60.302%)  route 1.637ns (39.698%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.314 r  tenScounter_reg[30]_i_3/O[1]
                         net (fo=1, routed)           0.822     3.136    tenScounter0[30]
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.306     3.442 r  tenScounter[30]_i_2/O
                         net (fo=1, routed)           0.000     3.442    tenScounter[30]_i_2_n_0
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.081     7.305    tenScounter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.536ns (62.384%)  route 1.529ns (37.616%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.265 r  currSeg1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.873     3.138    in3[29]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.325     3.463 r  currSeg1[29]_i_1/O
                         net (fo=1, routed)           0.000     3.463    currSeg10_in[29]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 2.559ns (62.983%)  route 1.504ns (37.016%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.847     3.130    in3[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.331     3.461 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.461    currSeg10_in[31]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.346ns (59.603%)  route 1.590ns (40.397%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.927 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.149 r  currSeg2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.860     3.009    currSeg2_reg[31]_i_2_n_7
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.336 r  currSeg2[29]_i_1/O
                         net (fo=1, routed)           0.000     3.336    currSeg20_in[29]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.522ns (63.413%)  route 1.455ns (36.587%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.242 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.799     3.041    in3[28]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.334     3.375 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.375    currSeg10_in[28]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.362ns (61.052%)  route 1.507ns (38.948%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 r  tenScounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.693     2.882    tenScounter0[28]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.307     3.189 r  tenScounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.189    tenScounter[28]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.031     7.255    tenScounter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.320ns (60.184%)  route 1.535ns (39.816%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.147 r  currSeg2_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.804     2.952    currSeg2_reg[28]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.255 r  currSeg2[26]_i_1/O
                         net (fo=1, routed)           0.000     3.255    currSeg20_in[26]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.334    currSeg2_reg[26]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.214ns (56.978%)  route 1.672ns (43.022%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.748 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  currSeg2_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.941     2.953    currSeg2_reg[24]_i_2_n_4
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.332     3.285 r  currSeg2[24]_i_1/O
                         net (fo=1, routed)           0.000     3.285    currSeg20_in[24]
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.579     6.748    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/C
                         clock pessimism              0.626     7.374    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y6          FDCE (Setup_fdce_C_D)        0.075     7.379    currSeg2_reg[24]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0_1 rise@8.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.371ns (61.845%)  route 1.463ns (38.155%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.210 r  tenScounter_reg[30]_i_3/O[0]
                         net (fo=1, routed)           0.649     2.859    tenScounter0[29]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.295     3.154 r  tenScounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.154    tenScounter[29]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.032     7.256    tenScounter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  4.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 currSeg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X43Y6          FDCE                                         r  currSeg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.214    currSeg2_reg_n_0_[27]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    segInput[27]_i_1_n_0
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.246    -0.453    
                         clock uncertainty            0.069    -0.384    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.120    -0.264    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 currSeg1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[11]/Q
                         net (fo=3, routed)           0.098    -0.229    currSeg1_reg_n_0_[11]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  segInput[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    segInput[11]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.069    -0.385    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.091    -0.294    segInput_reg[11]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 currSeg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDCE                                         r  currSeg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  currSeg1_reg[10]/Q
                         net (fo=3, routed)           0.110    -0.217    currSeg1_reg_n_0_[10]
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.045    -0.172 r  segInput[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    segInput[10]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.091    -0.295    segInput_reg[10]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 currSeg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[6]/Q
                         net (fo=3, routed)           0.161    -0.165    currSeg1_reg_n_0_[6]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.120 r  segInput[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    segInput[6]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.069    -0.385    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.107    -0.278    segInput_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SSDcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X36Y8          FDRE                                         r  SSDcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  SSDcounter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.267    SSDcounter_reg[5]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  SSDcounter[0]_i_3/O
                         net (fo=2, routed)           0.063    -0.159    SSDcounter[0]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  state_i_1/O
                         net (fo=1, routed)           0.000    -0.114    state_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X37Y8          FDRE                                         r  state_reg/C
                         clock pessimism              0.246    -0.456    
                         clock uncertainty            0.069    -0.387    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091    -0.296    state_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 currSeg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.902%)  route 0.211ns (53.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[19]/Q
                         net (fo=3, routed)           0.211    -0.115    currSeg2_reg_n_0_[19]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.070 r  segInput[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    segInput[19]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/C
                         clock pessimism              0.249    -0.450    
                         clock uncertainty            0.069    -0.381    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.120    -0.261    segInput_reg[19]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.462%)  route 0.161ns (43.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDPE (Prop_fdpe_C_Q)         0.164    -0.331 f  FSM_sequential_c10States_reg[0]_inv/Q
                         net (fo=35, routed)          0.161    -0.170    currSeg1
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  FSM_sequential_c10States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    FSM_sequential_c10States[1]_i_1_n_0
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.069    -0.410    
    SLICE_X29Y4          FDCE (Hold_fdce_C_D)         0.091    -0.319    FSM_sequential_c10States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 oneScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  oneScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    oneScounter_reg_n_0_[0]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  oneScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    oneScounter[0]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
                         clock pessimism              0.233    -0.494    
                         clock uncertainty            0.069    -0.425    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.092    -0.333    oneScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    tenScounter_reg_n_0_[0]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    tenScounter[0]_i_1_n_0
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.069    -0.425    
    SLICE_X29Y2          FDCE (Hold_fdce_C_D)         0.092    -0.333    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.754%)  route 0.199ns (51.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y2          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  FSM_sequential_c1States_reg[1]/Q
                         net (fo=62, routed)          0.199    -0.155    c1States[1]
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.107 r  oneScounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    oneScounter[3]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.069    -0.409    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.107    -0.302    oneScounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.195    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.844ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 currSeg1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[0]_inv/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 1.787ns (44.401%)  route 2.238ns (55.599%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[3]/Q
                         net (fo=4, routed)           0.844     0.719    currSeg1_reg_n_0_[3]
    SLICE_X38Y2          LUT2 (Prop_lut2_I0_O)        0.301     1.020 r  FSM_sequential_c10States[0]_inv_i_25/O
                         net (fo=1, routed)           0.000     1.020    FSM_sequential_c10States[0]_inv_i_25_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.553 r  FSM_sequential_c10States_reg[0]_inv_i_16/CO[3]
                         net (fo=1, routed)           0.000     1.553    FSM_sequential_c10States_reg[0]_inv_i_16_n_0
    SLICE_X38Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.670 r  FSM_sequential_c10States_reg[0]_inv_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.670    FSM_sequential_c10States_reg[0]_inv_i_10_n_0
    SLICE_X38Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.787 r  FSM_sequential_c10States_reg[0]_inv_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.787    FSM_sequential_c10States_reg[0]_inv_i_4_n_0
    SLICE_X38Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.904 f  FSM_sequential_c10States_reg[0]_inv_i_2/CO[3]
                         net (fo=1, routed)           1.394     3.298    FSM_sequential_c10States_reg[0]_inv_i_2_n_0
    SLICE_X30Y5          LUT5 (Prop_lut5_I0_O)        0.124     3.422 r  FSM_sequential_c10States[0]_inv_i_1/O
                         net (fo=1, routed)           0.000     3.422    FSM_sequential_c10States[0]_inv_i_1_n_0
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
                         clock pessimism              0.588     7.259    
                         clock uncertainty           -0.069     7.189    
    SLICE_X30Y5          FDPE (Setup_fdpe_C_D)        0.077     7.266    FSM_sequential_c10States_reg[0]_inv
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.863ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.123ns  (logic 2.486ns (60.302%)  route 1.637ns (39.698%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     2.314 r  tenScounter_reg[30]_i_3/O[1]
                         net (fo=1, routed)           0.822     3.136    tenScounter0[30]
    SLICE_X30Y6          LUT6 (Prop_lut6_I0_O)        0.306     3.442 r  tenScounter[30]_i_2/O
                         net (fo=1, routed)           0.000     3.442    tenScounter[30]_i_2_n_0
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X30Y6          FDCE                                         r  tenScounter_reg[30]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X30Y6          FDCE (Setup_fdce_C_D)        0.081     7.305    tenScounter_reg[30]
  -------------------------------------------------------------------
                         required time                          7.305    
                         arrival time                          -3.442    
  -------------------------------------------------------------------
                         slack                                  3.863    

Slack (MET) :             3.956ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 2.536ns (62.384%)  route 1.529ns (37.616%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.265 r  currSeg1_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.873     3.138    in3[29]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.325     3.463 r  currSeg1[29]_i_1/O
                         net (fo=1, routed)           0.000     3.463    currSeg10_in[29]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[29]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[29]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.463    
  -------------------------------------------------------------------
                         slack                                  3.956    

Slack (MET) :             3.959ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.063ns  (logic 2.559ns (62.983%)  route 1.504ns (37.016%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.043 r  currSeg1_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.043    currSeg1_reg[28]_i_2_n_0
    SLICE_X39Y7          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.282 r  currSeg1_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.847     3.130    in3[31]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.331     3.461 r  currSeg1[31]_i_1/O
                         net (fo=1, routed)           0.000     3.461    currSeg10_in[31]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[31]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.461    
  -------------------------------------------------------------------
                         slack                                  3.959    

Slack (MET) :             4.043ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 2.346ns (59.603%)  route 1.590ns (40.397%))
  Logic Levels:           9  (CARRY4=8 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.927 r  currSeg2_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    currSeg2_reg[28]_i_2_n_0
    SLICE_X40Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     2.149 r  currSeg2_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.860     3.009    currSeg2_reg[31]_i_2_n_7
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.327     3.336 r  currSeg2[29]_i_1/O
                         net (fo=1, routed)           0.000     3.336    currSeg20_in[29]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[29]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.075     7.378    currSeg2_reg[29]
  -------------------------------------------------------------------
                         required time                          7.378    
                         arrival time                          -3.336    
  -------------------------------------------------------------------
                         slack                                  4.043    

Slack (MET) :             4.045ns  (required time - arrival time)
  Source:                 currSeg1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg1_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.977ns  (logic 2.522ns (63.413%)  route 1.455ns (36.587%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.756    -0.602    clk_125
    SLICE_X38Y0          FDCE                                         r  currSeg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y0          FDCE (Prop_fdce_C_Q)         0.478    -0.124 r  currSeg1_reg[1]/Q
                         net (fo=4, routed)           0.657     0.532    currSeg1_reg_n_0_[1]
    SLICE_X39Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     1.359 r  currSeg1_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.359    currSeg1_reg[4]_i_2_n_0
    SLICE_X39Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.473 r  currSeg1_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.473    currSeg1_reg[8]_i_2_n_0
    SLICE_X39Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.587 r  currSeg1_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.587    currSeg1_reg[12]_i_2_n_0
    SLICE_X39Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.701 r  currSeg1_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.701    currSeg1_reg[16]_i_2_n_0
    SLICE_X39Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.815 r  currSeg1_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.815    currSeg1_reg[20]_i_2_n_0
    SLICE_X39Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.929 r  currSeg1_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.929    currSeg1_reg[24]_i_2_n_0
    SLICE_X39Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.242 r  currSeg1_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.799     3.041    in3[28]
    SLICE_X38Y7          LUT2 (Prop_lut2_I1_O)        0.334     3.375 r  currSeg1[28]_i_1/O
                         net (fo=1, routed)           0.000     3.375    currSeg10_in[28]
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.577     6.746    clk_125
    SLICE_X38Y7          FDCE                                         r  currSeg1_reg[28]/C
                         clock pessimism              0.625     7.371    
                         clock uncertainty           -0.069     7.301    
    SLICE_X38Y7          FDCE (Setup_fdce_C_D)        0.118     7.419    currSeg1_reg[28]
  -------------------------------------------------------------------
                         required time                          7.419    
                         arrival time                          -3.375    
  -------------------------------------------------------------------
                         slack                                  4.045    

Slack (MET) :             4.067ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 2.362ns (61.052%)  route 1.507ns (38.948%))
  Logic Levels:           8  (CARRY4=7 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     2.189 r  tenScounter_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.693     2.882    tenScounter0[28]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.307     3.189 r  tenScounter[28]_i_1/O
                         net (fo=1, routed)           0.000     3.189    tenScounter[28]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[28]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.031     7.255    tenScounter_reg[28]
  -------------------------------------------------------------------
                         required time                          7.255    
                         arrival time                          -3.189    
  -------------------------------------------------------------------
                         slack                                  4.067    

Slack (MET) :             4.080ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 2.320ns (60.184%)  route 1.535ns (39.816%))
  Logic Levels:           8  (CARRY4=7 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 6.747 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.813 r  currSeg2_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.813    currSeg2_reg[24]_i_2_n_0
    SLICE_X40Y6          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.147 r  currSeg2_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.804     2.952    currSeg2_reg[28]_i_2_n_6
    SLICE_X41Y7          LUT2 (Prop_lut2_I1_O)        0.303     3.255 r  currSeg2[26]_i_1/O
                         net (fo=1, routed)           0.000     3.255    currSeg20_in[26]
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.578     6.747    clk_125
    SLICE_X41Y7          FDCE                                         r  currSeg2_reg[26]/C
                         clock pessimism              0.626     7.373    
                         clock uncertainty           -0.069     7.303    
    SLICE_X41Y7          FDCE (Setup_fdce_C_D)        0.031     7.334    currSeg2_reg[26]
  -------------------------------------------------------------------
                         required time                          7.334    
                         arrival time                          -3.255    
  -------------------------------------------------------------------
                         slack                                  4.080    

Slack (MET) :             4.094ns  (required time - arrival time)
  Source:                 currSeg2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            currSeg2_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.214ns (56.978%)  route 1.672ns (43.022%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 6.748 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X41Y0          FDCE                                         r  currSeg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y0          FDCE (Prop_fdce_C_Q)         0.419    -0.181 r  currSeg2_reg[3]/Q
                         net (fo=4, routed)           0.730     0.549    currSeg2_reg_n_0_[3]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.694     1.243 r  currSeg2_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.243    currSeg2_reg[4]_i_2_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.357 r  currSeg2_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.357    currSeg2_reg[8]_i_2_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.471 r  currSeg2_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.471    currSeg2_reg[12]_i_2_n_0
    SLICE_X40Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.585 r  currSeg2_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.585    currSeg2_reg[16]_i_2_n_0
    SLICE_X40Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.699 r  currSeg2_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.699    currSeg2_reg[20]_i_2_n_0
    SLICE_X40Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.012 r  currSeg2_reg[24]_i_2/O[3]
                         net (fo=1, routed)           0.941     2.953    currSeg2_reg[24]_i_2_n_4
    SLICE_X41Y6          LUT2 (Prop_lut2_I1_O)        0.332     3.285 r  currSeg2[24]_i_1/O
                         net (fo=1, routed)           0.000     3.285    currSeg20_in[24]
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.579     6.748    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[24]/C
                         clock pessimism              0.626     7.374    
                         clock uncertainty           -0.069     7.304    
    SLICE_X41Y6          FDCE (Setup_fdce_C_D)        0.075     7.379    currSeg2_reg[24]
  -------------------------------------------------------------------
                         required time                          7.379    
                         arrival time                          -3.285    
  -------------------------------------------------------------------
                         slack                                  4.094    

Slack (MET) :             4.103ns  (required time - arrival time)
  Source:                 tenScounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_clk_wiz_0 rise@8.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 2.371ns (61.845%)  route 1.463ns (38.155%))
  Logic Levels:           9  (CARRY4=8 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 6.671 - 8.000 ) 
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.678    -0.680    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y1          FDCE (Prop_fdce_C_Q)         0.518    -0.162 r  tenScounter_reg[1]/Q
                         net (fo=1, routed)           0.814     0.652    tenScounter_reg_n_0_[1]
    SLICE_X28Y0          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     1.289 r  tenScounter_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.289    tenScounter_reg[4]_i_2_n_0
    SLICE_X28Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.406 r  tenScounter_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.406    tenScounter_reg[8]_i_2_n_0
    SLICE_X28Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.523 r  tenScounter_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.523    tenScounter_reg[12]_i_2_n_0
    SLICE_X28Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.640 r  tenScounter_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.640    tenScounter_reg[16]_i_2_n_0
    SLICE_X28Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.757 r  tenScounter_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.757    tenScounter_reg[20]_i_2_n_0
    SLICE_X28Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.874 r  tenScounter_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.874    tenScounter_reg[24]_i_2_n_0
    SLICE_X28Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.991 r  tenScounter_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.991    tenScounter_reg[28]_i_2_n_0
    SLICE_X28Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.210 r  tenScounter_reg[30]_i_3/O[0]
                         net (fo=1, routed)           0.649     2.859    tenScounter0[29]
    SLICE_X29Y6          LUT6 (Prop_lut6_I0_O)        0.295     3.154 r  tenScounter[29]_i_1/O
                         net (fo=1, routed)           0.000     3.154    tenScounter[29]_i_1_n_0
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    10.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     3.478 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     5.077    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     5.168 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.502     6.671    clk_125
    SLICE_X29Y6          FDCE                                         r  tenScounter_reg[29]/C
                         clock pessimism              0.623     7.294    
                         clock uncertainty           -0.069     7.224    
    SLICE_X29Y6          FDCE (Setup_fdce_C_D)        0.032     7.256    tenScounter_reg[29]
  -------------------------------------------------------------------
                         required time                          7.256    
                         arrival time                          -3.154    
  -------------------------------------------------------------------
                         slack                                  4.103    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 currSeg2_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.521%)  route 0.112ns (37.479%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X43Y6          FDCE                                         r  currSeg2_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[27]/Q
                         net (fo=3, routed)           0.112    -0.214    currSeg2_reg_n_0_[27]
    SLICE_X42Y6          LUT3 (Prop_lut3_I0_O)        0.045    -0.169 r  segInput[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.169    segInput[27]_i_1_n_0
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y6          FDRE                                         r  segInput_reg[27]/C
                         clock pessimism              0.246    -0.453    
                         clock uncertainty            0.069    -0.384    
    SLICE_X42Y6          FDRE (Hold_fdre_C_D)         0.120    -0.264    segInput_reg[27]
  -------------------------------------------------------------------
                         required time                          0.264    
                         arrival time                          -0.169    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 currSeg1_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[11]/Q
                         net (fo=3, routed)           0.098    -0.229    currSeg1_reg_n_0_[11]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.184 r  segInput[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.184    segInput[11]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[11]/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.069    -0.385    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.091    -0.294    segInput_reg[11]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 currSeg1_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.849%)  route 0.110ns (37.151%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.592    -0.468    clk_125
    SLICE_X36Y3          FDCE                                         r  currSeg1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  currSeg1_reg[10]/Q
                         net (fo=3, routed)           0.110    -0.217    currSeg1_reg_n_0_[10]
    SLICE_X37Y3          LUT3 (Prop_lut3_I1_O)        0.045    -0.172 r  segInput[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    segInput[10]_i_1_n_0
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y3          FDRE                                         r  segInput_reg[10]/C
                         clock pessimism              0.246    -0.455    
                         clock uncertainty            0.069    -0.386    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.091    -0.295    segInput_reg[10]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 currSeg1_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.593    -0.467    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  currSeg1_reg[6]/Q
                         net (fo=3, routed)           0.161    -0.165    currSeg1_reg_n_0_[6]
    SLICE_X37Y2          LUT3 (Prop_lut3_I1_O)        0.045    -0.120 r  segInput[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.120    segInput[6]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X37Y2          FDRE                                         r  segInput_reg[6]/C
                         clock pessimism              0.246    -0.454    
                         clock uncertainty            0.069    -0.385    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.107    -0.278    segInput_reg[6]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 SSDcounter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.703ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.591    -0.469    clk_125
    SLICE_X36Y8          FDRE                                         r  SSDcounter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.328 r  SSDcounter_reg[5]/Q
                         net (fo=2, routed)           0.062    -0.267    SSDcounter_reg[5]
    SLICE_X37Y8          LUT6 (Prop_lut6_I3_O)        0.045    -0.222 r  SSDcounter[0]_i_3/O
                         net (fo=2, routed)           0.063    -0.159    SSDcounter[0]_i_3_n_0
    SLICE_X37Y8          LUT6 (Prop_lut6_I2_O)        0.045    -0.114 r  state_i_1/O
                         net (fo=1, routed)           0.000    -0.114    state_i_1_n_0
    SLICE_X37Y8          FDRE                                         r  state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.860    -0.703    clk_125
    SLICE_X37Y8          FDRE                                         r  state_reg/C
                         clock pessimism              0.246    -0.456    
                         clock uncertainty            0.069    -0.387    
    SLICE_X37Y8          FDRE (Hold_fdre_C_D)         0.091    -0.296    state_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 currSeg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            segInput_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.902%)  route 0.211ns (53.098%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.594    -0.466    clk_125
    SLICE_X41Y6          FDCE                                         r  currSeg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y6          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  currSeg2_reg[19]/Q
                         net (fo=3, routed)           0.211    -0.115    currSeg2_reg_n_0_[19]
    SLICE_X42Y5          LUT3 (Prop_lut3_I0_O)        0.045    -0.070 r  segInput[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.070    segInput[19]_i_1_n_0
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[19]/C
                         clock pessimism              0.249    -0.450    
                         clock uncertainty            0.069    -0.381    
    SLICE_X42Y5          FDRE (Hold_fdre_C_D)         0.120    -0.261    segInput_reg[19]
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.070    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 FSM_sequential_c10States_reg[0]_inv/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            FSM_sequential_c10States_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.462%)  route 0.161ns (43.538%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.730ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.565    -0.495    clk_125
    SLICE_X30Y5          FDPE                                         r  FSM_sequential_c10States_reg[0]_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y5          FDPE (Prop_fdpe_C_Q)         0.164    -0.331 f  FSM_sequential_c10States_reg[0]_inv/Q
                         net (fo=35, routed)          0.161    -0.170    currSeg1
    SLICE_X29Y4          LUT6 (Prop_lut6_I0_O)        0.045    -0.125 r  FSM_sequential_c10States[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    FSM_sequential_c10States[1]_i_1_n_0
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.833    -0.730    clk_125
    SLICE_X29Y4          FDCE                                         r  FSM_sequential_c10States_reg[1]/C
                         clock pessimism              0.250    -0.479    
                         clock uncertainty            0.069    -0.410    
    SLICE_X29Y4          FDCE (Hold_fdce_C_D)         0.091    -0.319    FSM_sequential_c10States_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 oneScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.212%)  route 0.170ns (47.788%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y1          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  oneScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    oneScounter_reg_n_0_[0]
    SLICE_X35Y1          LUT3 (Prop_lut3_I0_O)        0.045    -0.138 r  oneScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    oneScounter[0]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[0]/C
                         clock pessimism              0.233    -0.494    
                         clock uncertainty            0.069    -0.425    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.092    -0.333    oneScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 tenScounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tenScounter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.203%)  route 0.170ns (47.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.234ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  tenScounter_reg[0]/Q
                         net (fo=2, routed)           0.170    -0.183    tenScounter_reg_n_0_[0]
    SLICE_X29Y2          LUT6 (Prop_lut6_I0_O)        0.045    -0.138 r  tenScounter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.138    tenScounter[0]_i_1_n_0
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.834    -0.729    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C
                         clock pessimism              0.234    -0.494    
                         clock uncertainty            0.069    -0.425    
    SLICE_X29Y2          FDCE (Hold_fdce_C_D)         0.092    -0.333    tenScounter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FSM_sequential_c1States_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            oneScounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.189ns (48.754%)  route 0.199ns (51.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.566    -0.494    clk_125
    SLICE_X35Y2          FDCE                                         r  FSM_sequential_c1States_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.353 f  FSM_sequential_c1States_reg[1]/Q
                         net (fo=62, routed)          0.199    -0.155    c1States[1]
    SLICE_X35Y1          LUT3 (Prop_lut3_I2_O)        0.048    -0.107 r  oneScounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.107    oneScounter[3]_i_1_n_0
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.835    -0.728    clk_125
    SLICE_X35Y1          FDCE                                         r  oneScounter_reg[3]/C
                         clock pessimism              0.249    -0.478    
                         clock uncertainty            0.069    -0.409    
    SLICE_X35Y1          FDCE (Hold_fdce_C_D)         0.107    -0.302    oneScounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.195    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.512ns  (logic 5.038ns (59.184%)  route 3.474ns (40.816%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           3.474     5.003    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510     8.512 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.512    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.485ns  (logic 5.025ns (59.220%)  route 3.460ns (40.780%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         1.539     1.539 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           3.460     4.999    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485     8.485 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.485    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.178ns  (logic 4.990ns (61.013%)  route 3.189ns (38.987%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           3.189     4.639    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539     8.178 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.178    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.119ns  (logic 4.984ns (70.005%)  route 2.135ns (29.995%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.135     3.588    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531     7.119 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.119    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.453ns (76.417%)  route 0.448ns (23.583%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.448     0.669    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         1.232     1.901 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.901    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.313ns  (logic 1.459ns (63.060%)  route 0.855ns (36.940%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    P15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.855     1.073    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         1.240     2.313 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.313    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.457ns  (logic 1.493ns (60.767%)  route 0.964ns (39.233%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W13                  IBUF (Prop_ibuf_I_O)         0.306     0.306 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.964     1.270    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         1.187     2.457 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.457    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.498ns  (logic 1.506ns (60.309%)  route 0.991ns (39.691%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         0.296     0.296 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.287    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         1.211     2.498 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.498    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 4.985ns (45.539%)  route 5.962ns (54.461%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     3.288    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.150     3.438 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.093     6.531    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.814    10.345 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.345    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 4.742ns (44.406%)  route 5.936ns (55.594%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     3.288    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.124     3.412 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.068     6.480    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    10.077 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.077    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 5.011ns (47.364%)  route 5.568ns (52.636%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.606     3.290    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.150     3.440 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.698     6.138    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840     9.978 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.978    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 4.785ns (46.331%)  route 5.543ns (53.669%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.606     3.290    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     3.414 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.673     6.087    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     9.727 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.727    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 4.757ns (47.394%)  route 5.280ns (52.606%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.523     3.207    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.331 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.493     5.824    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612     9.436 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.436    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 4.761ns (47.973%)  route 5.163ns (52.027%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.518     3.202    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.326 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.381     5.707    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.323 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.323    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.555ns  (logic 4.908ns (51.362%)  route 4.647ns (48.638%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.523     3.207    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.153     3.360 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860     5.220    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.734     8.954 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.954    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 4.176ns (63.893%)  route 2.360ns (36.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  segsel_reg/Q
                         net (fo=34, routed)          2.360     2.238    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.698     5.936 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.936    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.429ns (67.535%)  route 0.687ns (32.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  segsel_reg/Q
                         net (fo=34, routed)          0.687     0.370    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.281     1.651 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.651    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.505ns (70.436%)  route 0.632ns (29.564%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.210    -0.091    segIn[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.046 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     0.375    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.296     1.672 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.672    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.525ns (66.748%)  route 0.760ns (33.252%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.166    segIn[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.121 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.625     0.503    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.819 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.819    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.559ns (64.210%)  route 0.869ns (35.790%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  segInput_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.148    segIn[2]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.099    -0.049 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.700     0.651    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     1.963 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.963    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.549ns (62.238%)  route 0.940ns (37.762%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.165    -0.136    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.045    -0.091 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.775     0.683    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.023 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.023    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.611ns (62.735%)  route 0.957ns (37.265%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.165    -0.136    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.048    -0.088 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.792     0.704    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.399     2.103 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.103    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.506ns (57.521%)  route 1.112ns (42.479%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.135    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.946     0.856    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     2.152 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.152    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.586ns (58.581%)  route 1.121ns (41.419%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.135    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.049    -0.086 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.955     0.869    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.373     2.242 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.242    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.946ns  (logic 4.985ns (45.539%)  route 5.962ns (54.461%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     3.288    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.150     3.438 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.093     6.531    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         3.814    10.345 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.345    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.678ns  (logic 4.742ns (44.406%)  route 5.936ns (55.594%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.604     3.288    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.124     3.412 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.068     6.480    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         3.597    10.077 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.077    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.579ns  (logic 5.011ns (47.364%)  route 5.568ns (52.636%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.606     3.290    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.150     3.440 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.698     6.138    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         3.840     9.978 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.978    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.328ns  (logic 4.785ns (46.331%)  route 5.543ns (53.669%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.606     3.290    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.124     3.414 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.673     6.087    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         3.640     9.727 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.727    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.037ns  (logic 4.757ns (47.394%)  route 5.280ns (52.606%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.523     3.207    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.124     3.331 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.493     5.824    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.612     9.436 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.436    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.924ns  (logic 4.761ns (47.973%)  route 5.163ns (52.027%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.518     3.202    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.124     3.326 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.381     5.707    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         3.616     9.323 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.323    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.555ns  (logic 4.908ns (51.362%)  route 4.647ns (48.638%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.757    -0.601    clk_125
    SLICE_X42Y5          FDRE                                         r  segInput_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.478    -0.123 f  segInput_reg[20]/Q
                         net (fo=1, routed)           0.859     0.736    segIn[20]
    SLICE_X43Y5          LUT4 (Prop_lut4_I0_O)        0.295     1.031 f  jc_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.738     1.769    jc_OBUF[6]_inst_i_8_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I5_O)        0.124     1.893 f  jc_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.667     2.560    jc_OBUF[6]_inst_i_4_n_0
    SLICE_X42Y3          LUT5 (Prop_lut5_I3_O)        0.124     2.684 f  jc_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.523     3.207    jc_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y3          LUT5 (Prop_lut5_I3_O)        0.153     3.360 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860     5.220    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         3.734     8.954 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.954    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.536ns  (logic 4.176ns (63.893%)  route 2.360ns (36.107%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.758    -0.600    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.478    -0.122 r  segsel_reg/Q
                         net (fo=34, routed)          2.360     2.238    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         3.698     5.936 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.936    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 segsel_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 1.429ns (67.535%)  route 0.687ns (32.465%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segsel_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  segsel_reg/Q
                         net (fo=34, routed)          0.687     0.370    jc_OBUF[7]
    V18                  OBUF (Prop_obuf_I_O)         1.281     1.651 r  jc_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.651    jc[7]
    V18                                                               r  jc[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.137ns  (logic 1.505ns (70.436%)  route 0.632ns (29.564%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[3]/Q
                         net (fo=7, routed)           0.210    -0.091    segIn[3]
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.046 r  jc_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     0.375    jc_OBUF[6]
    V17                  OBUF (Prop_obuf_I_O)         1.296     1.672 r  jc_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.672    jc[6]
    V17                                                               r  jc[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.525ns (66.748%)  route 0.760ns (33.252%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[1]/Q
                         net (fo=7, routed)           0.135    -0.166    segIn[1]
    SLICE_X43Y3          LUT5 (Prop_lut5_I1_O)        0.045    -0.121 r  jc_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.625     0.503    jc_OBUF[4]
    U14                  OBUF (Prop_obuf_I_O)         1.316     1.819 r  jc_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.819    jc[4]
    U14                                                               r  jc[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.559ns (64.210%)  route 0.869ns (35.790%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.148    -0.317 r  segInput_reg[2]/Q
                         net (fo=7, routed)           0.169    -0.148    segIn[2]
    SLICE_X43Y3          LUT5 (Prop_lut5_I2_O)        0.099    -0.049 r  jc_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.700     0.651    jc_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.312     1.963 r  jc_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.963    jc[5]
    U15                                                               r  jc[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.549ns (62.238%)  route 0.940ns (37.762%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.165    -0.136    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.045    -0.091 r  jc_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.775     0.683    jc_OBUF[1]
    Y14                  OBUF (Prop_obuf_I_O)         1.340     2.023 r  jc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.023    jc[1]
    Y14                                                               r  jc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.569ns  (logic 1.611ns (62.735%)  route 0.957ns (37.265%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.165    -0.136    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.048    -0.088 r  jc_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.792     0.704    jc_OBUF[0]
    W14                  OBUF (Prop_obuf_I_O)         1.399     2.103 r  jc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.103    jc[0]
    W14                                                               r  jc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.506ns (57.521%)  route 1.112ns (42.479%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.135    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I0_O)        0.045    -0.090 r  jc_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.946     0.856    jc_OBUF[2]
    T12                  OBUF (Prop_obuf_I_O)         1.297     2.152 r  jc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.152    jc[2]
    T12                                                               r  jc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segInput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            jc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.707ns  (logic 1.586ns (58.581%)  route 1.121ns (41.419%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.595    -0.465    clk_125
    SLICE_X42Y2          FDRE                                         r  segInput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y2          FDRE (Prop_fdre_C_Q)         0.164    -0.301 r  segInput_reg[0]/Q
                         net (fo=7, routed)           0.166    -0.135    segIn[0]
    SLICE_X43Y3          LUT5 (Prop_lut5_I4_O)        0.049    -0.086 r  jc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.955     0.869    jc_OBUF[3]
    U12                  OBUF (Prop_obuf_I_O)         1.373     2.242 r  jc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.242    jc[3]
    U12                                                               r  jc[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 0.101ns (2.866%)  route 3.423ns (97.134%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      4.000     4.000 f  
    K17                                               0.000     4.000 f  sysclk (IN)
                         net (fo=0)                   0.000     4.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     5.492 f  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.777    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.996    -0.219 f  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.760     1.541    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     1.642 f  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.663     3.305    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   f  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_manager/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.164ns  (logic 0.091ns (2.876%)  route 3.073ns (97.124%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.144ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkf_buf/O
                         net (fo=1, routed)           1.474    -1.358    clk_manager/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV                                   r  clk_manager/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 1.489ns (21.484%)  route 5.441ns (78.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.441     6.930    btn0_IBUF
    SLICE_X29Y2          FDCE                                         f  tenScounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 1.489ns (21.484%)  route 5.441ns (78.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.441     6.930    btn0_IBUF
    SLICE_X29Y2          FDCE                                         f  tenScounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[12]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[13]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[15]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[16]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            FSM_sequential_c1States_reg[0]_inv/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X36Y5          FDPE                                         f  FSM_sequential_c1States_reg[0]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X36Y5          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.257ns (14.095%)  route 1.564ns (85.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.564     1.821    btn0_IBUF
    SLICE_X37Y4          FDCE                                         f  currSeg1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[19]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.257ns (14.095%)  route 1.564ns (85.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.564     1.821    btn0_IBUF
    SLICE_X37Y4          FDCE                                         f  currSeg1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[20]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.257ns (13.218%)  route 1.685ns (86.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.685     1.942    btn0_IBUF
    SLICE_X36Y2          FDCE                                         f  currSeg1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           126 Endpoints
Min Delay           126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[7]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.078ns  (logic 1.489ns (21.037%)  route 5.589ns (78.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.589     7.078    btn0_IBUF
    SLICE_X30Y1          FDCE                                         f  tenScounter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X30Y1          FDCE                                         r  tenScounter_reg[8]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[4]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[5]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.071ns  (logic 1.489ns (21.056%)  route 5.582ns (78.944%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.582     7.071    btn0_IBUF
    SLICE_X29Y1          FDCE                                         f  tenScounter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y1          FDCE                                         r  tenScounter_reg[6]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 1.489ns (21.484%)  route 5.441ns (78.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.441     6.930    btn0_IBUF
    SLICE_X29Y2          FDCE                                         f  tenScounter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            tenScounter_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.930ns  (logic 1.489ns (21.484%)  route 5.441ns (78.516%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.118ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         5.441     6.930    btn0_IBUF
    SLICE_X29Y2          FDCE                                         f  tenScounter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     1.421 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.583    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    -4.522 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    -2.923    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.832 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         1.503    -1.328    clk_125
    SLICE_X29Y2          FDCE                                         r  tenScounter_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[10]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[11]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[12]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[13]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[15]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg2_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.742ns  (logic 0.257ns (14.728%)  route 1.486ns (85.272%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.486     1.742    btn0_IBUF
    SLICE_X42Y3          FDCE                                         f  currSeg2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.863    -0.700    clk_125
    SLICE_X42Y3          FDCE                                         r  currSeg2_reg[16]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            FSM_sequential_c1States_reg[0]_inv/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.761ns  (logic 0.257ns (14.575%)  route 1.504ns (85.425%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.504     1.761    btn0_IBUF
    SLICE_X36Y5          FDPE                                         f  FSM_sequential_c1States_reg[0]_inv/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X36Y5          FDPE                                         r  FSM_sequential_c1States_reg[0]_inv/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.257ns (14.095%)  route 1.564ns (85.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.564     1.821    btn0_IBUF
    SLICE_X37Y4          FDCE                                         f  currSeg1_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[19]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[20]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.821ns  (logic 0.257ns (14.095%)  route 1.564ns (85.905%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.702ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.564     1.821    btn0_IBUF
    SLICE_X37Y4          FDCE                                         f  currSeg1_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.861    -0.702    clk_125
    SLICE_X37Y4          FDCE                                         r  currSeg1_reg[20]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            currSeg1_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.942ns  (logic 0.257ns (13.218%)  route 1.685ns (86.782%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.701ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 f  btn0_IBUF_inst/O
                         net (fo=127, routed)         1.685     1.942    btn0_IBUF
    SLICE_X36Y2          FDCE                                         f  currSeg1_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_manager/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_manager/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_manager/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_manager/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_manager/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_manager/inst/clkout1_buf/O
                         net (fo=173, routed)         0.862    -0.701    clk_125
    SLICE_X36Y2          FDCE                                         r  currSeg1_reg[11]/C





