{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1563269441812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1563269441890 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1563269441890 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "daq2_a10gx 10AX115S2F45I1SG " "Selected device 10AX115S2F45I1SG for design \"daq2_a10gx\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1563269443198 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Core supply voltage 0.9V " "Core supply voltage operating condition is not set. Assuming a default value of '0.9V'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1563269443263 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 100 " "High junction temperature operating condition is not set. Assuming a default value of '100'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1563269443264 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature -40 " "Low junction temperature operating condition is not set. Assuming a default value of '-40'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1563269443264 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component\|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram\|altsyncram:the_altsyncram\|altsyncram_gcm1:auto_generated\|ram_block1a0 " "Atom \"system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component\|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram\|altsyncram:the_altsyncram\|altsyncram_gcm1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1563269443551 "|system_top|system_bd:i_system_bd|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl|system_bd_altera_emif_cal_slave_nf_181_c5oooyy:cal_slave_component|system_bd_altera_avalon_onchip_memory2_181_76knrqa:ioaux_soft_ram|altsyncram:the_altsyncram|altsyncram_gcm1:auto_generated|ram_block1a0"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1563269443551 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1563269445419 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1563269449995 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_START_INFO" "" "Loading the periphery placement data." {  } {  } 0 12290 "Loading the periphery placement data." 0 0 "Fitter" 0 -1 1563269455734 ""}
{ "Info" "IPCC_PERIPHERY_PLACER_END_INFO" "00:00:44 " "Periphery placement data loaded: elapsed time is 00:00:44" {  } {  } 0 12291 "Periphery placement data loaded: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563269499955 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ AU27 " "Pin ~ALTERA_DATA0~ is reserved at location AU27" {  } { { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 249201 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1563269500036 ""}
{ "Info" "ICIO_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CLKUSR~ BD32 " "Pin ~ALTERA_CLKUSR~ is reserved at location BD32" {  } { { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 249203 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 12627 "Pin %1!s! is reserved at location %2!s!" 0 0 "Fitter" 0 -1 1563269500036 ""}
{ "Info" "ICIO_ASSIGN_CLKUSR_TO_100_125_MHZ_CLOCK" "" "Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock." {  } {  } 0 18163 "Pin ~ALTERA_CLKUSR~ was reserved for calibration. This pin must be assigned a 100-125 MHz clock." 0 0 "Fitter" 0 -1 1563269500036 ""}
{ "Info" "ICIO_COMPLEMENT_PIN_CREATED_GROUP" "20 " "20 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" { { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_serial_data\[0\] tx_serial_data\[0\](n) " "Differential I/O pin \"tx_serial_data\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_serial_data\[0\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 100 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3841 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_serial_data\[1\] tx_serial_data\[1\](n) " "Differential I/O pin \"tx_serial_data\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_serial_data\[1\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 100 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3842 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_serial_data\[2\] tx_serial_data\[2\](n) " "Differential I/O pin \"tx_serial_data\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_serial_data\[2\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 100 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3843 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_serial_data\[3\] tx_serial_data\[3\](n) " "Differential I/O pin \"tx_serial_data\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_serial_data\[3\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 100 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3844 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_sync rx_sync(n) " "Differential I/O pin \"rx_sync\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_sync(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 95 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3874 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "eth_txd eth_txd(n) " "Differential I/O pin \"eth_txd\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"eth_txd(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 69 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3863 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "ddr3_ref_clk ddr3_ref_clk(n) " "Differential I/O pin \"ddr3_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"ddr3_ref_clk(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 63 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3860 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "sys_clk sys_clk(n) " "Differential I/O pin \"sys_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"sys_clk(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 42 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3848 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4102 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "eth_ref_clk eth_ref_clk(n) " "Differential I/O pin \"eth_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"eth_ref_clk(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 67 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3861 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4092 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_serial_data\[3\] rx_serial_data\[3\](n) " "Differential I/O pin \"rx_serial_data\[3\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_serial_data\[3\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 96 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3840 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4099 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_ref_clk rx_ref_clk(n) " "Differential I/O pin \"rx_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_ref_clk(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 93 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3872 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4095 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_serial_data\[2\] rx_serial_data\[2\](n) " "Differential I/O pin \"rx_serial_data\[2\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_serial_data\[2\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 96 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3839 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4098 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_serial_data\[1\] rx_serial_data\[1\](n) " "Differential I/O pin \"rx_serial_data\[1\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_serial_data\[1\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 96 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3838 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_serial_data\[0\] rx_serial_data\[0\](n) " "Differential I/O pin \"rx_serial_data\[0\]\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_serial_data\[0\](n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 96 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3837 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4096 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_ref_clk tx_ref_clk(n) " "Differential I/O pin \"tx_ref_clk\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_ref_clk(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 97 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3875 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "trig trig(n) " "Differential I/O pin \"trig\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"trig(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 104 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3878 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "rx_sysref rx_sysref(n) " "Differential I/O pin \"rx_sysref\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"rx_sysref(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 94 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3873 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4101 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_sync tx_sync(n) " "Differential I/O pin \"tx_sync\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_sync(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 99 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3877 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "eth_rxd eth_rxd(n) " "Differential I/O pin \"eth_rxd\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"eth_rxd(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 68 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3862 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4093 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""} { "Info" "ICIO_COMPLEMENT_PIN_CREATED" "tx_sysref tx_sysref(n) " "Differential I/O pin \"tx_sysref\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"tx_sysref(n)\"" {  } { { "system_top.v" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_top.v" 98 0 0 } } { "" "" { Generic "C:/Git/AnalogDevice/projects/daq2/a10gx/" { { 0 { 0 ""} 0 3876 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 4110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 11684 "Differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1563269500178 ""}  } {  } 0 11685 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins" 0 0 "Fitter" 0 -1 1563269500178 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1563269500209 ""}
{ "Info" "IOCT_GEN6_OCT_REMOVED_LOGIC_BLOCK_FROM_NETLIST_TOP" "" "Fitter finished merging On-chip termination (OCT) logic blocks" { { "Info" "IOCT_GEN6_OCT_REMOVED_LOGIC_BLOCK_FROM_NETLIST" "system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_arch_nf_181_trc56rq:arch\|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\|cal_oct.powerup_oct_cal.termination_logic_inst " "Removing unused on-chip termination logic block \"system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_arch_nf_181_trc56rq:arch\|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst\|altera_emif_arch_nf_oct:oct_inst\|cal_oct.powerup_oct_cal.termination_logic_inst\" from the netlist" {  } {  } 0 12786 "Removing unused on-chip termination logic block \"%1!s!\" from the netlist" 0 0 "Design Software" 0 -1 1563269500851 ""}  } {  } 0 12785 "Fitter finished merging On-chip termination (OCT) logic blocks" 0 0 "Fitter" 0 -1 1563269500851 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF" "XCVR_0 " "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"XCVR_0\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." { { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM1" "PIN_BC3 tx_serial_data\[0\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_BC3\" specified for the first transceiver Avalon Memory-Mapped interface \"tx_serial_data\[0\]\"." {  } {  } 0 15135 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the first transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""} { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM2" "PIN_AV5 rx_serial_data\[0\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_AV5\" specified for the second transceiver Avalon Memory-Mapped interface \"rx_serial_data\[0\]\"." {  } {  } 0 15136 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the second transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""}  } {  } 0 15134 "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"%1!s!\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_MERGED_MSG" "system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst " "Merged HSSI Avalon Memory-Mapped interface instances \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" and \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" into single Avalon Memory-Mapped Interface." {  } {  } 0 12269 "Merged HSSI Avalon Memory-Mapped interface instances \"%1!s!\" and \"%2!s!\" into single Avalon Memory-Mapped Interface." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF" "XCVR_1 " "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"XCVR_1\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." { { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM1" "PIN_BC7 tx_serial_data\[1\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_BC7\" specified for the first transceiver Avalon Memory-Mapped interface \"tx_serial_data\[1\]\"." {  } {  } 0 15135 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the first transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""} { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM2" "PIN_AW7 rx_serial_data\[1\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_AW7\" specified for the second transceiver Avalon Memory-Mapped interface \"rx_serial_data\[1\]\"." {  } {  } 0 15136 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the second transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""}  } {  } 0 15134 "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"%1!s!\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_MERGED_MSG" "system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst " "Merged HSSI Avalon Memory-Mapped interface instances \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" and \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" into single Avalon Memory-Mapped Interface." {  } {  } 0 12269 "Merged HSSI Avalon Memory-Mapped interface instances \"%1!s!\" and \"%2!s!\" into single Avalon Memory-Mapped Interface." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF" "XCVR_2 " "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"XCVR_2\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." { { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM1" "PIN_BB5 tx_serial_data\[2\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_BB5\" specified for the first transceiver Avalon Memory-Mapped interface \"tx_serial_data\[2\]\"." {  } {  } 0 15135 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the first transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""} { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM2" "PIN_AY5 rx_serial_data\[2\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_AY5\" specified for the second transceiver Avalon Memory-Mapped interface \"rx_serial_data\[2\]\"." {  } {  } 0 15136 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the second transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""}  } {  } 0 15134 "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"%1!s!\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_MERGED_MSG" "system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst " "Merged HSSI Avalon Memory-Mapped interface instances \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" and \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" into single Avalon Memory-Mapped Interface." {  } {  } 0 12269 "Merged HSSI Avalon Memory-Mapped interface instances \"%1!s!\" and \"%2!s!\" into single Avalon Memory-Mapped Interface." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF" "XCVR_3 " "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"XCVR_3\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." { { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM1" "PIN_BD5 tx_serial_data\[3\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_BD5\" specified for the first transceiver Avalon Memory-Mapped interface \"tx_serial_data\[3\]\"." {  } {  } 0 15135 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the first transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""} { "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_AND_LOC_QSF_FOR_AVMM2" "PIN_BA7 rx_serial_data\[3\] " "Transceiver Avalon Memory-Mapped interface group \"PIN_BA7\" specified for the second transceiver Avalon Memory-Mapped interface \"rx_serial_data\[3\]\"." {  } {  } 0 15136 "Transceiver Avalon Memory-Mapped interface group \"%1!s!\" specified for the second transceiver Avalon Memory-Mapped interface \"%2!s!\"." 0 0 "Design Software" 0 -1 1563269501436 ""}  } {  } 0 15134 "You specified location assignments for transceiver Avalon Memory-Mapped interface group\"%1!s!\". If the Fitter reports placement errors for the merged transceiver Avalon Memory-Mapped interface, check whether the two locations map to the same physical transceiver channel." 0 0 "Fitter" 0 -1 1563269501436 ""}
{ "Info" "IHSSI_HSSI_XCVR_RECONFIG_GROUP_MERGED_MSG" "system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst " "Merged HSSI Avalon Memory-Mapped interface instances \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|system_bd_jesd204_phy_10_oucwlmy:phy\|system_bd_altera_xcvr_native_a10_181_hechn7q:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" and \"system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|system_bd_jesd204_phy_10_ti5bfii:phy\|system_bd_altera_xcvr_native_a10_181_l7fzjpq:native_phy\|twentynm_xcvr_native:g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_rev_20nm5:twentynm_xcvr_native_inst\|twentynm_xcvr_avmm:inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\" into single Avalon Memory-Mapped Interface." {  } {  } 0 12269 "Merged HSSI Avalon Memory-Mapped interface instances \"%1!s!\" and \"%2!s!\" into single Avalon Memory-Mapped Interface." 0 0 "Fitter" 0 -1 1563269501437 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1563269514550 ""}
{ "Info" "IPCC_PDP_CONSTRAINT_PROP_SUCCESS" "" "Plan updated with currently enabled project assignments." {  } {  } 0 16210 "Plan updated with currently enabled project assignments." 0 0 "Fitter" 0 -1 1563269530372 ""}
{ "Info" "IPCC_PERIPHERY_PLACE_ALL_END_INFO" "00:00:08 " "Periphery placement of all unplaced cells complete: elapsed time is 00:00:08" {  } {  } 0 12295 "Periphery placement of all unplaced cells complete: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1563269557441 ""}
{ "Warning" "WHSSI_HSSI_POWER_STRIP_WIDE_OVERWRITE" "VCCR_GXB right 1.03V " "The transceivers with supply \"VCCR_GXB\" on the right HSSI strip use \"1.03V\". The default voltage for unused HSSI channel(s) has been overridden by \"1.03V\"." {  } {  } 2 18576 "The transceivers with supply \"%1!s!\" on the %2!s! HSSI strip use \"%3!s!\". The default voltage for unused HSSI channel(s) has been overridden by \"%3!s!\"." 0 0 "Fitter" 0 -1 1563269562677 ""}
{ "Warning" "WHSSI_HSSI_POWER_STRIP_WIDE_OVERWRITE" "VCCT_GXB right 1.03V " "The transceivers with supply \"VCCT_GXB\" on the right HSSI strip use \"1.03V\". The default voltage for unused HSSI channel(s) has been overridden by \"1.03V\"." {  } {  } 2 18576 "The transceivers with supply \"%1!s!\" on the %2!s! HSSI strip use \"%3!s!\". The default voltage for unused HSSI channel(s) has been overridden by \"%3!s!\"." 0 0 "Fitter" 0 -1 1563269562677 ""}
{ "Warning" "WHSSI_HSSI_POWER_STRIP_WIDE_OVERWRITE" "VCCR_GXB right 1.03V " "The transceivers with supply \"VCCR_GXB\" on the right HSSI strip use \"1.03V\". The default voltage for unused HSSI channel(s) has been overridden by \"1.03V\"." {  } {  } 2 18576 "The transceivers with supply \"%1!s!\" on the %2!s! HSSI strip use \"%3!s!\". The default voltage for unused HSSI channel(s) has been overridden by \"%3!s!\"." 0 0 "Fitter" 0 -1 1563269569982 ""}
{ "Warning" "WHSSI_HSSI_POWER_STRIP_WIDE_OVERWRITE" "VCCT_GXB right 1.03V " "The transceivers with supply \"VCCT_GXB\" on the right HSSI strip use \"1.03V\". The default voltage for unused HSSI channel(s) has been overridden by \"1.03V\"." {  } {  } 2 18576 "The transceivers with supply \"%1!s!\" on the %2!s! HSSI strip use \"%3!s!\". The default voltage for unused HSSI channel(s) has been overridden by \"%3!s!\"." 0 0 "Fitter" 0 -1 1563269569982 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "6 s (5 global, 1 periphery) " "Promoted 6 clocks (5 global, 1 periphery)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "eth_ref_clk~inputCLKENA0 1249 Global Clock Region CLKCTRL_3A_G_I30 " "eth_ref_clk~inputCLKENA0 (1249 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I30" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|altera_xcvr_fpll_a10:link_pll\|outclk0~CLKENA0 21075 Global Clock Region CLKCTRL_4C_G_I22 " "system_bd:i_system_bd\|system_bd_adi_jesd204_10_ghf5ywa:ad9144_jesd204\|altera_xcvr_fpll_a10:link_pll\|outclk0~CLKENA0 (21075 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_4C_G_I22" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|altera_xcvr_fpll_a10:link_pll\|outclk0~CLKENA0 3986 Global Clock Region CLKCTRL_4D_G_I16 " "system_bd:i_system_bd\|system_bd_adi_jesd204_10_zy2um7q:ad9680_jesd204\|altera_xcvr_fpll_a10:link_pll\|outclk0~CLKENA0 (3986 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_4D_G_I16" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_arch_nf_181_trc56rq:arch\|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst\|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst\|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf 32224 Global Clock Region CLKCTRL_2K_G_I4 " "system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_arch_nf_181_trc56rq:arch\|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst\|altera_emif_arch_nf_core_clks_rsts:non_hps.core_clks_rsts_inst\|clk_gen_hmc.hr_qr.clk_gen_master.emif_usr_clk_buf (32224 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I4" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet\|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0\|system_bd_altera_lvds_core20_181_tfp6o7q:core\|altera_lvds_core20:arch_inst\|altera_lvds_core20_pll:internal_pll.pll_inst\|outclock\[2\]~CLKENA0 4 Global Clock Region CLKCTRL_3A_G_I20 " "system_bd:i_system_bd\|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet\|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0\|system_bd_altera_lvds_core20_181_tfp6o7q:core\|altera_lvds_core20:arch_inst\|altera_lvds_core20_pll:internal_pll.pll_inst\|outclock\[2\]~CLKENA0 (4 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_3A_G_I20" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet\|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0\|system_bd_altera_lvds_core20_181_tfp6o7q:core\|altera_lvds_core20:arch_inst\|channels\[0\].soft_cdr.divfwdclk~CLKENA0 2137 Periphery Clock Region 15 CLKCTRL_3A_P15_I5 " "system_bd:i_system_bd\|system_bd_altera_eth_tse_181_3w7teoy:sys_ethernet\|system_bd_altera_lvds_181_ha24u6i:i_lvdsio_rx_0\|system_bd_altera_lvds_core20_181_tfp6o7q:core\|altera_lvds_core20:arch_inst\|channels\[0\].soft_cdr.divfwdclk~CLKENA0 (2137 fanout) drives Periphery Clock Region 15, with the buffer placed at CLKCTRL_3A_P15_I5" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1563269574742 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "7 s (7 global) " "Automatically promoted 7 clocks (7 global)" { { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "ddr3_ref_clk~inputCLKENA0 21 Global Clock Region CLKCTRL_2K_G_I11 " "ddr3_ref_clk~inputCLKENA0 (21 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I11" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "sys_clk~inputCLKENA0 27084 Global Clock Region CLKCTRL_2I_G_I6 " "sys_clk~inputCLKENA0 (27084 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2I_G_I6" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|altera_reset_controller:rst_controller_004\|r_sync_rst~CLKENA0 5451 Global Clock Region CLKCTRL_2I_G_I10 " "system_bd:i_system_bd\|altera_reset_controller:rst_controller_004\|r_sync_rst~CLKENA0 (5451 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2I_G_I10" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 25767 Global Clock Region CLKCTRL_2K_G_I5 " "system_bd:i_system_bd\|altera_reset_controller:rst_controller_006\|altera_reset_synchronizer:alt_rst_sync_uq1\|altera_reset_synchronizer_int_chain_out~CLKENA0 (25767 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I5" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 13173 Global Clock Region CLKCTRL_2I_G_I8 " "system_bd:i_system_bd\|altera_reset_controller:rst_controller\|r_sync_rst~CLKENA0 (13173 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2I_G_I8" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_arch_nf_181_trc56rq:arch\|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\|pll_c_counters\[3\]~CLKENA0 176 Global Clock Region CLKCTRL_2K_G_I3 " "system_bd:i_system_bd\|system_bd_altera_emif_181_xjayrdi:sys_ddr3_cntrl\|system_bd_altera_emif_arch_nf_181_trc56rq:arch\|system_bd_altera_emif_arch_nf_181_trc56rq_top:arch_inst\|altera_emif_arch_nf_pll:pll_inst\|pll_c_counters\[3\]~CLKENA0 (176 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2K_G_I3" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""} { "Info" "ICCLK_GCLK_RCLK_PROMOTE_ASSIGNMENT" "~ALTERA_CLKUSR~~ibufCLKENA0 51 Global Clock Region CLKCTRL_2A_G_I15 " "~ALTERA_CLKUSR~~ibufCLKENA0 (51 fanout) drives Global Clock Region, with the buffer placed at CLKCTRL_2A_G_I15" {  } {  } 0 13173 "%1!s! (%2!d! fanout) drives %3!s!, with the buffer placed at %4!s!" 0 0 "Design Software" 0 -1 1563269574742 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1563269574742 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy " "Entity alt_sld_fab_altera_a10_xcvr_reset_sequencer_181_ivi4soy" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \} " "if \{ \[get_collection_size \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\]\] > 0 \} \{ create_clock -name ~ALTERA_CLKUSR~ -period 8 \[get_pins -compatibility_mode -nowarn ~ALTERA_CLKUSR~~ibuf\|o\] \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_xcvr_resync " "Entity alt_xcvr_resync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\} " "set regs \[get_registers -nowarn *alt_xcvr_resync*sync_r\[0\]\]; if \{\[llength \[query_collection -report -all \$regs\]\] > 0\} \{set_false_path -to \$regs\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1563269620335 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1563269620335 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621112 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621122 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621129 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9144_10/synth/up_rst_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9144_10/synth/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621138 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc " "Reading SDC File: 'system_bd/altera_reset_controller_181/synth/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621454 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc " "Reading SDC File: 'system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621726 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "jesd204_rx_constr.sdc 47 *\|jesd204_rx_ctrl:i_rx_ctrl\|sync_n register " "Ignored filter at jesd204_rx_constr.sdc(47): *\|jesd204_rx_ctrl:i_rx_ctrl\|sync_n could not be matched with a register" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563269621730 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path jesd204_rx_constr.sdc 46 Argument <from> is an empty collection " "Ignored set_false_path at jesd204_rx_constr.sdc(46): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path \\\n  -from \[get_registers *\|jesd204_rx_ctrl:i_rx_ctrl\|sync_n\] " "set_false_path \\\n  -from \[get_registers *\|jesd204_rx_ctrl:i_rx_ctrl\|sync_n\]" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563269621731 ""}  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/jesd204_rx_10/synth/jesd204_rx_constr.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563269621731 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc " "Reading SDC File: 'system_bd/altera_xcvr_native_a10_181/synth/altera_xcvr_native_a10_false_paths.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269621732 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc " "Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/axi_jesd204_rx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269624229 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc " "Reading SDC File: 'system_bd/axi_jesd204_rx_10/synth/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269624364 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc " "Reading SDC File: 'system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269624365 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "util_dacfifo_constr.sdc 5 *dac_raddr_g* register " "Ignored filter at util_dacfifo_constr.sdc(5): *dac_raddr_g* could not be matched with a register" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563269624395 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "util_dacfifo_constr.sdc 5 *dma_raddr_m1* register " "Ignored filter at util_dacfifo_constr.sdc(5): *dma_raddr_m1* could not be matched with a register" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563269624410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path util_dacfifo_constr.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at util_dacfifo_constr.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_registers *dac_raddr_g*\] -to \[get_registers *dma_raddr_m1*\] " "set_false_path -from \[get_registers *dac_raddr_g*\] -to \[get_registers *dma_raddr_m1*\]" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563269624410 ""}  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563269624410 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path util_dacfifo_constr.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at util_dacfifo_constr.sdc(5): Argument <to> is an empty collection" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/util_dacfifo_10/synth/util_dacfifo_constr.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563269624411 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.sdc " "Reading SDC File: 'system_bd/altera_nios2_gen2_unit_181/synth/system_bd_altera_nios2_gen2_unit_181_ajz7wea.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269624482 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.sdc " "Reading SDC File: 'system_bd/altera_eth_tse_mac_181/synth/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269624492 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sdc " "Reading SDC File: 'system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_y5hozjy.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269626722 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc " "Reading SDC File: 'system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269629973 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_altera_lvds_core20_181_tfp6o7q.sdc 119 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|clock_pin_lvds_clock_tree.lvds_clock_tree_inst\|lvdsfclk_in node or keeper or port or register or pin or net or combinational node " "Ignored filter at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(119): i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|clock_pin_lvds_clock_tree.lvds_clock_tree_inst\|lvdsfclk_in could not be matched with a node or keeper or port or register or pin or net or combinational node" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" 119 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563269632935 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "system_bd_altera_lvds_core20_181_tfp6o7q.sdc 199 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock keeper or register or port or pin or cell or partition " "Ignored filter at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(199): i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock could not be matched with a keeper or register or port or pin or cell or partition" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" 199 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1563269633037 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "get_fanouts system_bd_altera_lvds_core20_181_tfp6o7q.sdc 199 Argument with value i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock could not match any element of the following types: ( kpr reg port pin cell partition ) " "Ignored get_fanouts at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(199): Argument with value i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock could not match any element of the following types: ( kpr reg port pin cell partition )" { { "Info" "ISTA_SDC_COMMAND" "get_fanouts \$\{lvds_core_instance_name\}\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock " "get_fanouts \$\{lvds_core_instance_name\}\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock" {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563269633038 ""}  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563269633038 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay system_bd_altera_lvds_core20_181_tfp6o7q.sdc 199 Argument <to> is an empty collection " "Ignored set_max_delay at system_bd_altera_lvds_core20_181_tfp6o7q.sdc(199): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \$\{lvds_core_instance_name\}\|channels\[*\].soft_cdr.serdes_dpa_inst~dpa_reg -to \[get_fanouts \$\{lvds_core_instance_name\}\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock\] \[expr 2*\$slow_clock_period_ns\]  " "set_max_delay -from \$\{lvds_core_instance_name\}\|channels\[*\].soft_cdr.serdes_dpa_inst~dpa_reg -to \[get_fanouts \$\{lvds_core_instance_name\}\|channels\[*\].soft_cdr.serdes_dpa_inst\|dpalock\] \[expr 2*\$slow_clock_period_ns\] " {  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" 199 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1563269633039 ""}  } { { "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" "" { Text "C:/Git/AnalogDevice/projects/daq2/a10gx/system_bd/altera_lvds_core20_181/synth/system_bd_altera_lvds_core20_181_tfp6o7q.sdc" 199 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1563269633039 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc " "Reading SDC File: 'system_bd/altera_eth_tse_pcs_pma_nf_lvds_181/synth/altera_eth_tse_pcs_pma_nf_lvds.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269633812 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'system_bd/altera_avalon_st_handshake_clock_crosser_181/synth/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269634029 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.sdc " "Reading SDC File: 'system_bd/altera_avalon_dc_fifo_181/synth/altera_avalon_dc_fifo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269634039 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_cntrl_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269635596 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_xfer_status_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269635597 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269635599 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_ad9680_10/synth/up_rst_constr.sdc " "Reading SDC File: 'system_bd/axi_ad9680_10/synth/up_rst_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269635601 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sdc " "Reading SDC File: 'system_bd/altera_emif_arch_nf_181/synth/system_bd_altera_emif_arch_nf_181_trc56rq.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269635602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1563269635624 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc " "Reading SDC File: 'system_bd/util_adcfifo_10/synth/util_adcfifo_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269637439 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc " "Reading SDC File: 'system_bd/jesd204_tx_10/synth/jesd204_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269637447 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc " "Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/axi_jesd204_tx_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269637452 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc " "Reading SDC File: 'system_bd/axi_jesd204_tx_10/synth/up_clock_mon_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269637477 ""}
{ "Info" "ISTA_SDC_FOUND" "system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc " "Reading SDC File: 'system_bd/axi_dmac_10/synth/axi_dmac_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269637478 ""}
{ "Info" "ISTA_SDC_FOUND" "system_constr.sdc " "Reading SDC File: 'system_constr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1563269637731 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_coreclkin\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_rx_pld_pcs_interface.inst_twentynm_hssi_rx_pld_pcs_interface\|pld_rx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|fpll_refclk_select_inst\|refclk\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0\} \{i_system_bd\|ad9680_jesd204\|link_pll\|fpll_inst\|outclk\[0\]\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|link_pll\|fpll_refclk_select_inst\|refclk\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|link_pll\|outclk0\} \{i_system_bd\|ad9680_jesd204\|link_pll\|fpll_inst\|outclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\} " "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\} " "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\} " "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\} " "create_generated_clock -source \{sys_clk~inputCLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|avmmclk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_xcvr_avmm\|avmm_atom_insts\[0\].twentynm_hssi_avmm_if_inst\|avmmclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|lane_pll\|a10_xcvr_atx_pll_inst\|twentynm_hssi_pma_lc_refclk_select_mux_inst\|ref_iqclk\[1\]\} -invert -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_pma_clk\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_tx_cgb.inst_twentynm_hssi_pma_tx_cgb\|cpulse_out_bus\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[2\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[2\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[2\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[2\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[2\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[2\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[1\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\} " "create_generated_clock -source \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_cdr_refclk_select_mux.inst_twentynm_hssi_pma_cdr_refclk_select_mux\|ref_iqclk\[1\]\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_pma_clk\} \{i_system_bd\|ad9680_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pma\|gen_twentynm_hssi_pma_rx_deser.inst_twentynm_hssi_pma_rx_deser\|clkdiv\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[0\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[1\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[2\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0~CLKENA0\|outclk\} -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_coreclkin\} \{i_system_bd\|ad9144_jesd204\|phy\|native_phy\|g_xcvr_native_insts\[3\].twentynm_xcvr_native_inst\|twentynm_xcvr_native_inst\|inst_twentynm_pcs\|gen_twentynm_hssi_tx_pld_pcs_interface.inst_twentynm_hssi_tx_pld_pcs_interface\|pld_tx_clk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|fpll_refclk_select_inst\|refclk\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0\} \{i_system_bd\|ad9144_jesd204\|link_pll\|fpll_inst\|outclk\[0\]\} " "create_generated_clock -source \{i_system_bd\|ad9144_jesd204\|link_pll\|fpll_refclk_select_inst\|refclk\} -divide_by 4 -multiply_by 3 -duty_cycle 50.00 -name \{i_system_bd\|ad9144_jesd204\|link_pll\|outclk0\} \{i_system_bd\|ad9144_jesd204\|link_pll\|fpll_inst\|outclk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|refclk\[0\]\} -divide_by 10 -multiply_by 10 -duty_cycle 50.00 -name \{i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|outclock\[2\]\} \{i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|outclk\[2\]\} " "create_generated_clock -source \{i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|refclk\[0\]\} -divide_by 10 -multiply_by 10 -duty_cycle 50.00 -name \{i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|outclock\[2\]\} \{i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|outclk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1563269637875 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1563269637875 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|loaden\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|loaden\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|lvds_clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|lvds_clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst\|loaden\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst\|loaden\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst\|lvds_clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst\|lvds_clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst\|outclk\[3\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst\|outclk\[3\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate\|loaden\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate\|loaden\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate\|lvds_clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate\|lvds_clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate_1\|loaden\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate_1\|loaden\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_CLOCK_ALREADY_EXISTS_ON_PLL" "i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate_1\|lvds_clk\[0\] " " You called derive_pll_clocks. User-defined clock found on pll: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|pll_inst\|pll_inst~_Duplicate_1\|lvds_clk\[0\]. Original clock has priority over derived pll clocks. No clocks added to this pll." {  } {  } 0 332099 " You called derive_pll_clocks. User-defined clock found on pll: %1!s!. Original clock has priority over derived pll clocks. No clocks added to this pll." 0 0 "Fitter" 0 -1 1563269637876 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1563269637877 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "system_bd:i_system_bd\|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi\|SCLK_reg " "Node: system_bd:i_system_bd\|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi\|SCLK_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register daq2_spi:i_daq2_spi\|spi_enable system_bd:i_system_bd\|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi\|SCLK_reg " "Register daq2_spi:i_daq2_spi\|spi_enable is being clocked by system_bd:i_system_bd\|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi\|SCLK_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1563269638220 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1563269638220 "|system_top|system_bd:i_system_bd|system_bd_altera_avalon_spi_181_qzmecjq:sys_spi|SCLK_reg"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_ck.inst\[0\].b\|no_oct.obuf_bar  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_ck.inst\[0\].b\|no_oct.obuf_bar  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_ck.inst\[0\].b\|no_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_ck.inst\[0\].b\|no_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[0\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[0\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[1\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[1\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[2\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[2\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[3\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[3\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[4\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[4\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[5\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[5\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[6\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[6\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[7\].b\|cal_oct.obuf  from: oe  to: o " "Cell: i_system_bd\|sys_ddr3_cntrl\|arch\|arch_inst\|bufs_inst\|gen_mem_dqs.inst\[7\].b\|cal_oct.obuf  from: oe  to: o" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1563269638955 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1563269638955 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1563269639611 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1563269639611 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1563269640370 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 87 clocks " "Found 87 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938   ddr3_clk_n " "   0.938   ddr3_clk_n" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938   ddr3_clk_p " "   0.938   ddr3_clk_p" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[0\]_IN " "   0.937 ddr3_dqs_p\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[1\]_IN " "   0.937 ddr3_dqs_p\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[2\]_IN " "   0.937 ddr3_dqs_p\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[3\]_IN " "   0.937 ddr3_dqs_p\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[4\]_IN " "   0.937 ddr3_dqs_p\[4\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[5\]_IN " "   0.937 ddr3_dqs_p\[5\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[6\]_IN " "   0.937 ddr3_dqs_p\[6\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.937 ddr3_dqs_p\[7\]_IN " "   0.937 ddr3_dqs_p\[7\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000  eth_ref_clk " "   8.000  eth_ref_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|avmmclk " "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|avmmclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_coreclkin " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_pma_clk " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[0\]\|tx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|avmmclk " "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|avmmclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_coreclkin " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_pma_clk " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[1\]\|tx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|avmmclk " "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|avmmclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_coreclkin " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_pma_clk " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[2\]\|tx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|avmmclk " "  10.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|avmmclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_coreclkin " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_pma_clk " "   4.000 i_system_bd\|ad9144_jesd204\|g_xcvr_native_insts\[3\]\|tx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9144_jesd204\|link_pll\|outclk0 " "   4.000 i_system_bd\|ad9144_jesd204\|link_pll\|outclk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_coreclkin " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_pma_clk " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[0\]\|rx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_coreclkin " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_pma_clk " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[1\]\|rx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_coreclkin " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_pma_clk " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[2\]\|rx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_coreclkin " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_coreclkin" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_pma_clk " "   4.000 i_system_bd\|ad9680_jesd204\|g_xcvr_native_insts\[3\]\|rx_pma_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   4.000 i_system_bd\|ad9680_jesd204\|link_pll\|outclk0 " "   4.000 i_system_bd\|ad9680_jesd204\|link_pll\|outclk0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.566 i_system_bd\|sys_ddr3_cntrl_core_cal_slave_clk " "   6.566 i_system_bd\|sys_ddr3_cntrl_core_cal_slave_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.752 i_system_bd\|sys_ddr3_cntrl_core_usr_clk " "   3.752 i_system_bd\|sys_ddr3_cntrl_core_usr_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 i_system_bd\|sys_ddr3_cntrl_phy_clk_0 " "   1.876 i_system_bd\|sys_ddr3_cntrl_phy_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 i_system_bd\|sys_ddr3_cntrl_phy_clk_1 " "   1.876 i_system_bd\|sys_ddr3_cntrl_phy_clk_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.876 i_system_bd\|sys_ddr3_cntrl_phy_clk_2 " "   1.876 i_system_bd\|sys_ddr3_cntrl_phy_clk_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.752 i_system_bd\|sys_ddr3_cntrl_phy_clk_l_0 " "   3.752 i_system_bd\|sys_ddr3_cntrl_phy_clk_l_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.752 i_system_bd\|sys_ddr3_cntrl_phy_clk_l_1 " "   3.752 i_system_bd\|sys_ddr3_cntrl_phy_clk_l_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.752 i_system_bd\|sys_ddr3_cntrl_phy_clk_l_2 " "   3.752 i_system_bd\|sys_ddr3_cntrl_phy_clk_l_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   7.504 i_system_bd\|sys_ddr3_cntrl_ref_clock " "   7.504 i_system_bd\|sys_ddr3_cntrl_ref_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_vco_clk " "   0.938 i_system_bd\|sys_ddr3_cntrl_vco_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_vco_clk_1 " "   0.938 i_system_bd\|sys_ddr3_cntrl_vco_clk_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_vco_clk_2 " "   0.938 i_system_bd\|sys_ddr3_cntrl_vco_clk_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_0 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_1 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_2 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_3 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_4 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_5 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_6 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_7 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_8 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_9 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_9" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_10 " "   0.938 i_system_bd\|sys_ddr3_cntrl_wf_clk_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_core_ck_name_0 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_core_ck_name_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_ck_name_0 " "   0.800 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_ck_name_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_0 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_0_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_0_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_1 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_1_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_1_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_2 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_2_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_2_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_3 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_3_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_3_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_4 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_4_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_4_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_5 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_5" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_5_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_5_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_6 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_6" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_6_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_6_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_7 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_7" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_7_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_7_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_8 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_8" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_8_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_8_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_9 " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_9" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_9_neg " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dpa_data_out_0_9_neg" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  32.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dprio_clk " "  32.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core_dprio_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|loaden\[0\] " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|loaden\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.800 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|lvds_clk\[0\] " "   0.800 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|altera_lvds_core20_iopll\|lvds_clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1563269640372 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|outclock\[2\] " "   8.000 i_system_bd\|sys_ethernet\|i_lvdsio_rx_0\|core\|arch_inst\|internal_pll.pll_inst\|outclock\[2\]" {  