#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27ba250 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2796a60 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x27bb760 .functor NOT 1, L_0x27f3f60, C4<0>, C4<0>, C4<0>;
L_0x27f3d40 .functor XOR 25, L_0x27f3c00, L_0x27f3ca0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f3e50 .functor XOR 25, L_0x27f3d40, L_0x27f3db0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27dfc90_0 .net *"_ivl_10", 24 0, L_0x27f3db0;  1 drivers
v0x27dfd90_0 .net *"_ivl_12", 24 0, L_0x27f3e50;  1 drivers
v0x27dfe70_0 .net *"_ivl_2", 24 0, L_0x27f3b60;  1 drivers
v0x27dff30_0 .net *"_ivl_4", 24 0, L_0x27f3c00;  1 drivers
v0x27e0010_0 .net *"_ivl_6", 24 0, L_0x27f3ca0;  1 drivers
v0x27e0140_0 .net *"_ivl_8", 24 0, L_0x27f3d40;  1 drivers
v0x27e0220_0 .net "a", 0 0, v0x27dd670_0;  1 drivers
v0x27e02c0_0 .net "b", 0 0, v0x27dd730_0;  1 drivers
v0x27e0360_0 .net "c", 0 0, v0x27dd7d0_0;  1 drivers
v0x27e0400_0 .var "clk", 0 0;
v0x27e04a0_0 .net "d", 0 0, v0x27dd910_0;  1 drivers
v0x27e0540_0 .net "e", 0 0, v0x27dda00_0;  1 drivers
v0x27e05e0_0 .net "out_dut", 24 0, L_0x27f39a0;  1 drivers
v0x27e0680_0 .net "out_ref", 24 0, L_0x27bc020;  1 drivers
v0x27e0720_0 .var/2u "stats1", 159 0;
v0x27e07e0_0 .var/2u "strobe", 0 0;
v0x27e08a0_0 .net "tb_match", 0 0, L_0x27f3f60;  1 drivers
v0x27e0a70_0 .net "tb_mismatch", 0 0, L_0x27bb760;  1 drivers
L_0x27f3b60 .concat [ 25 0 0 0], L_0x27bc020;
L_0x27f3c00 .concat [ 25 0 0 0], L_0x27bc020;
L_0x27f3ca0 .concat [ 25 0 0 0], L_0x27f39a0;
L_0x27f3db0 .concat [ 25 0 0 0], L_0x27bc020;
L_0x27f3f60 .cmp/eeq 25, L_0x27f3b60, L_0x27f3e50;
S_0x2796770 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x2796a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27b0160 .functor NOT 25, L_0x27e15b0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27bc020 .functor XOR 25, L_0x27b0160, L_0x27e1700, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27bb9d0_0 .net *"_ivl_0", 4 0, L_0x27e0b50;  1 drivers
v0x27bba70_0 .net *"_ivl_10", 24 0, L_0x27e15b0;  1 drivers
v0x27dc900_0 .net *"_ivl_12", 24 0, L_0x27b0160;  1 drivers
v0x27dc9c0_0 .net *"_ivl_14", 24 0, L_0x27e1700;  1 drivers
v0x27dcaa0_0 .net *"_ivl_2", 4 0, L_0x27e0d00;  1 drivers
v0x27dcbd0_0 .net *"_ivl_4", 4 0, L_0x27e0f20;  1 drivers
v0x27dccb0_0 .net *"_ivl_6", 4 0, L_0x27e1140;  1 drivers
v0x27dcd90_0 .net *"_ivl_8", 4 0, L_0x27e1390;  1 drivers
v0x27dce70_0 .net "a", 0 0, v0x27dd670_0;  alias, 1 drivers
v0x27dcf30_0 .net "b", 0 0, v0x27dd730_0;  alias, 1 drivers
v0x27dcff0_0 .net "c", 0 0, v0x27dd7d0_0;  alias, 1 drivers
v0x27dd0b0_0 .net "d", 0 0, v0x27dd910_0;  alias, 1 drivers
v0x27dd170_0 .net "e", 0 0, v0x27dda00_0;  alias, 1 drivers
v0x27dd230_0 .net "out", 24 0, L_0x27bc020;  alias, 1 drivers
LS_0x27e0b50_0_0 .concat [ 1 1 1 1], v0x27dd670_0, v0x27dd670_0, v0x27dd670_0, v0x27dd670_0;
LS_0x27e0b50_0_4 .concat [ 1 0 0 0], v0x27dd670_0;
L_0x27e0b50 .concat [ 4 1 0 0], LS_0x27e0b50_0_0, LS_0x27e0b50_0_4;
LS_0x27e0d00_0_0 .concat [ 1 1 1 1], v0x27dd730_0, v0x27dd730_0, v0x27dd730_0, v0x27dd730_0;
LS_0x27e0d00_0_4 .concat [ 1 0 0 0], v0x27dd730_0;
L_0x27e0d00 .concat [ 4 1 0 0], LS_0x27e0d00_0_0, LS_0x27e0d00_0_4;
LS_0x27e0f20_0_0 .concat [ 1 1 1 1], v0x27dd7d0_0, v0x27dd7d0_0, v0x27dd7d0_0, v0x27dd7d0_0;
LS_0x27e0f20_0_4 .concat [ 1 0 0 0], v0x27dd7d0_0;
L_0x27e0f20 .concat [ 4 1 0 0], LS_0x27e0f20_0_0, LS_0x27e0f20_0_4;
LS_0x27e1140_0_0 .concat [ 1 1 1 1], v0x27dd910_0, v0x27dd910_0, v0x27dd910_0, v0x27dd910_0;
LS_0x27e1140_0_4 .concat [ 1 0 0 0], v0x27dd910_0;
L_0x27e1140 .concat [ 4 1 0 0], LS_0x27e1140_0_0, LS_0x27e1140_0_4;
LS_0x27e1390_0_0 .concat [ 1 1 1 1], v0x27dda00_0, v0x27dda00_0, v0x27dda00_0, v0x27dda00_0;
LS_0x27e1390_0_4 .concat [ 1 0 0 0], v0x27dda00_0;
L_0x27e1390 .concat [ 4 1 0 0], LS_0x27e1390_0_0, LS_0x27e1390_0_4;
LS_0x27e15b0_0_0 .concat [ 5 5 5 5], L_0x27e1390, L_0x27e1140, L_0x27e0f20, L_0x27e0d00;
LS_0x27e15b0_0_4 .concat [ 5 0 0 0], L_0x27e0b50;
L_0x27e15b0 .concat [ 20 5 0 0], LS_0x27e15b0_0_0, LS_0x27e15b0_0_4;
LS_0x27e1700_0_0 .concat [ 1 1 1 1], v0x27dda00_0, v0x27dd910_0, v0x27dd7d0_0, v0x27dd730_0;
LS_0x27e1700_0_4 .concat [ 1 1 1 1], v0x27dd670_0, v0x27dda00_0, v0x27dd910_0, v0x27dd7d0_0;
LS_0x27e1700_0_8 .concat [ 1 1 1 1], v0x27dd730_0, v0x27dd670_0, v0x27dda00_0, v0x27dd910_0;
LS_0x27e1700_0_12 .concat [ 1 1 1 1], v0x27dd7d0_0, v0x27dd730_0, v0x27dd670_0, v0x27dda00_0;
LS_0x27e1700_0_16 .concat [ 1 1 1 1], v0x27dd910_0, v0x27dd7d0_0, v0x27dd730_0, v0x27dd670_0;
LS_0x27e1700_0_20 .concat [ 1 1 1 1], v0x27dda00_0, v0x27dd910_0, v0x27dd7d0_0, v0x27dd730_0;
LS_0x27e1700_0_24 .concat [ 1 0 0 0], v0x27dd670_0;
LS_0x27e1700_1_0 .concat [ 4 4 4 4], LS_0x27e1700_0_0, LS_0x27e1700_0_4, LS_0x27e1700_0_8, LS_0x27e1700_0_12;
LS_0x27e1700_1_4 .concat [ 4 4 1 0], LS_0x27e1700_0_16, LS_0x27e1700_0_20, LS_0x27e1700_0_24;
L_0x27e1700 .concat [ 16 9 0 0], LS_0x27e1700_1_0, LS_0x27e1700_1_4;
S_0x27dd3d0 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x2796a60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x27dd670_0 .var "a", 0 0;
v0x27dd730_0 .var "b", 0 0;
v0x27dd7d0_0 .var "c", 0 0;
v0x27dd870_0 .net "clk", 0 0, v0x27e0400_0;  1 drivers
v0x27dd910_0 .var "d", 0 0;
v0x27dda00_0 .var "e", 0 0;
E_0x27ac5d0/0 .event negedge, v0x27dd870_0;
E_0x27ac5d0/1 .event posedge, v0x27dd870_0;
E_0x27ac5d0 .event/or E_0x27ac5d0/0, E_0x27ac5d0/1;
S_0x27ddac0 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x2796a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x27f29b0 .functor NOT 25, L_0x27e2820, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f2bb0 .functor NOT 25, L_0x27f2a70, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f2e00 .functor NOT 25, L_0x27f2c70, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f3000 .functor NOT 25, L_0x27f2ec0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f3290 .functor NOT 25, L_0x27f30f0, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f34d0 .functor XOR 25, L_0x27f29b0, L_0x27f2bb0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f3620 .functor XOR 25, L_0x27f34d0, L_0x27f2e00, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f3730 .functor XOR 25, L_0x27f3620, L_0x27f3000, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f3890 .functor XOR 25, L_0x27f3730, L_0x27f3290, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x27f39a0 .functor XOR 25, L_0x27f3890, L_0x27f3350, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x27ddda0_0 .net *"_ivl_10", 24 0, L_0x27e2820;  1 drivers
L_0x7f87dc722018 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27dde80_0 .net *"_ivl_13", 19 0, L_0x7f87dc722018;  1 drivers
v0x27ddf60_0 .net *"_ivl_16", 24 0, L_0x27f2a70;  1 drivers
L_0x7f87dc722060 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27de050_0 .net *"_ivl_19", 19 0, L_0x7f87dc722060;  1 drivers
v0x27de130_0 .net *"_ivl_22", 24 0, L_0x27f2c70;  1 drivers
L_0x7f87dc7220a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27de260_0 .net *"_ivl_25", 19 0, L_0x7f87dc7220a8;  1 drivers
v0x27de340_0 .net *"_ivl_28", 24 0, L_0x27f2ec0;  1 drivers
L_0x7f87dc7220f0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27de420_0 .net *"_ivl_31", 19 0, L_0x7f87dc7220f0;  1 drivers
v0x27de500_0 .net *"_ivl_34", 24 0, L_0x27f30f0;  1 drivers
L_0x7f87dc722138 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x27de670_0 .net *"_ivl_37", 19 0, L_0x7f87dc722138;  1 drivers
v0x27de750_0 .net *"_ivl_42", 24 0, L_0x27f34d0;  1 drivers
v0x27de830_0 .net *"_ivl_44", 24 0, L_0x27f3620;  1 drivers
v0x27de910_0 .net *"_ivl_46", 24 0, L_0x27f3730;  1 drivers
v0x27de9f0_0 .net *"_ivl_48", 24 0, L_0x27f3890;  1 drivers
v0x27dead0_0 .net "a", 0 0, v0x27dd670_0;  alias, 1 drivers
v0x27deb70_0 .net "a_vec", 4 0, L_0x27e1970;  1 drivers
v0x27dec50_0 .net "b", 0 0, v0x27dd730_0;  alias, 1 drivers
v0x27ded40_0 .net "b_vec", 4 0, L_0x27e1c60;  1 drivers
v0x27dee20_0 .net "c", 0 0, v0x27dd7d0_0;  alias, 1 drivers
v0x27def10_0 .net "c_vec", 4 0, L_0x27e1f50;  1 drivers
v0x27deff0_0 .net "d", 0 0, v0x27dd910_0;  alias, 1 drivers
v0x27df0e0_0 .net "d_vec", 4 0, L_0x27e2240;  1 drivers
v0x27df1c0_0 .net "e", 0 0, v0x27dda00_0;  alias, 1 drivers
v0x27df2b0_0 .net "e_vec", 4 0, L_0x27e2530;  1 drivers
v0x27df390_0 .net "neg_a", 24 0, L_0x27f29b0;  1 drivers
v0x27df470_0 .net "neg_b", 24 0, L_0x27f2bb0;  1 drivers
v0x27df550_0 .net "neg_c", 24 0, L_0x27f2e00;  1 drivers
v0x27df630_0 .net "neg_d", 24 0, L_0x27f3000;  1 drivers
v0x27df710_0 .net "neg_e", 24 0, L_0x27f3290;  1 drivers
v0x27df7f0_0 .net "out", 24 0, L_0x27f39a0;  alias, 1 drivers
v0x27df8d0_0 .net "pos_a_b_c_d_e", 24 0, L_0x27f3350;  1 drivers
LS_0x27e1970_0_0 .concat [ 1 1 1 1], v0x27dd670_0, v0x27dd670_0, v0x27dd670_0, v0x27dd670_0;
LS_0x27e1970_0_4 .concat [ 1 0 0 0], v0x27dd670_0;
L_0x27e1970 .concat [ 4 1 0 0], LS_0x27e1970_0_0, LS_0x27e1970_0_4;
LS_0x27e1c60_0_0 .concat [ 1 1 1 1], v0x27dd730_0, v0x27dd730_0, v0x27dd730_0, v0x27dd730_0;
LS_0x27e1c60_0_4 .concat [ 1 0 0 0], v0x27dd730_0;
L_0x27e1c60 .concat [ 4 1 0 0], LS_0x27e1c60_0_0, LS_0x27e1c60_0_4;
LS_0x27e1f50_0_0 .concat [ 1 1 1 1], v0x27dd7d0_0, v0x27dd7d0_0, v0x27dd7d0_0, v0x27dd7d0_0;
LS_0x27e1f50_0_4 .concat [ 1 0 0 0], v0x27dd7d0_0;
L_0x27e1f50 .concat [ 4 1 0 0], LS_0x27e1f50_0_0, LS_0x27e1f50_0_4;
LS_0x27e2240_0_0 .concat [ 1 1 1 1], v0x27dd910_0, v0x27dd910_0, v0x27dd910_0, v0x27dd910_0;
LS_0x27e2240_0_4 .concat [ 1 0 0 0], v0x27dd910_0;
L_0x27e2240 .concat [ 4 1 0 0], LS_0x27e2240_0_0, LS_0x27e2240_0_4;
LS_0x27e2530_0_0 .concat [ 1 1 1 1], v0x27dda00_0, v0x27dda00_0, v0x27dda00_0, v0x27dda00_0;
LS_0x27e2530_0_4 .concat [ 1 0 0 0], v0x27dda00_0;
L_0x27e2530 .concat [ 4 1 0 0], LS_0x27e2530_0_0, LS_0x27e2530_0_4;
L_0x27e2820 .concat [ 5 20 0 0], L_0x27e1970, L_0x7f87dc722018;
L_0x27f2a70 .concat [ 5 20 0 0], L_0x27e1c60, L_0x7f87dc722060;
L_0x27f2c70 .concat [ 5 20 0 0], L_0x27e1f50, L_0x7f87dc7220a8;
L_0x27f2ec0 .concat [ 5 20 0 0], L_0x27e2240, L_0x7f87dc7220f0;
L_0x27f30f0 .concat [ 5 20 0 0], L_0x27e2530, L_0x7f87dc722138;
LS_0x27f3350_0_0 .concat [ 1 1 1 1], v0x27dda00_0, v0x27dd910_0, v0x27dd7d0_0, v0x27dd730_0;
LS_0x27f3350_0_4 .concat [ 1 1 1 1], v0x27dd670_0, v0x27dda00_0, v0x27dd910_0, v0x27dd7d0_0;
LS_0x27f3350_0_8 .concat [ 1 1 1 1], v0x27dd730_0, v0x27dd670_0, v0x27dda00_0, v0x27dd910_0;
LS_0x27f3350_0_12 .concat [ 1 1 1 1], v0x27dd7d0_0, v0x27dd730_0, v0x27dd670_0, v0x27dda00_0;
LS_0x27f3350_0_16 .concat [ 1 1 1 1], v0x27dd910_0, v0x27dd7d0_0, v0x27dd730_0, v0x27dd670_0;
LS_0x27f3350_0_20 .concat [ 1 1 1 1], v0x27dda00_0, v0x27dd910_0, v0x27dd7d0_0, v0x27dd730_0;
LS_0x27f3350_0_24 .concat [ 1 0 0 0], v0x27dd670_0;
LS_0x27f3350_1_0 .concat [ 4 4 4 4], LS_0x27f3350_0_0, LS_0x27f3350_0_4, LS_0x27f3350_0_8, LS_0x27f3350_0_12;
LS_0x27f3350_1_4 .concat [ 4 4 1 0], LS_0x27f3350_0_16, LS_0x27f3350_0_20, LS_0x27f3350_0_24;
L_0x27f3350 .concat [ 16 9 0 0], LS_0x27f3350_1_0, LS_0x27f3350_1_4;
S_0x27dfa70 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x2796a60;
 .timescale -12 -12;
E_0x27ac150 .event anyedge, v0x27e07e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27e07e0_0;
    %nor/r;
    %assign/vec4 v0x27e07e0_0, 0;
    %wait E_0x27ac150;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27dd3d0;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x27ac5d0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x27dda00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27dd910_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27dd7d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27dd730_0, 0;
    %assign/vec4 v0x27dd670_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x2796a60;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e0400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27e07e0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x2796a60;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x27e0400_0;
    %inv;
    %store/vec4 v0x27e0400_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x2796a60;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27dd870_0, v0x27e0a70_0, v0x27e0220_0, v0x27e02c0_0, v0x27e0360_0, v0x27e04a0_0, v0x27e0540_0, v0x27e0680_0, v0x27e05e0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2796a60;
T_5 ;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x2796a60;
T_6 ;
    %wait E_0x27ac5d0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e0720_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e0720_0, 4, 32;
    %load/vec4 v0x27e08a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e0720_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27e0720_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e0720_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x27e0680_0;
    %load/vec4 v0x27e0680_0;
    %load/vec4 v0x27e05e0_0;
    %xor;
    %load/vec4 v0x27e0680_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e0720_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x27e0720_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27e0720_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/vector5/iter0/response7/top_module.sv";
