-- Copyright (C) 2024  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- Quartus Prime generated Memory Initialization File (.mif)

WIDTH=32;
DEPTH=48;

ADDRESS_RADIX=UNS;
DATA_RADIX=HEX;

CONTENT BEGIN
	0   :   001ABB55;
	1   :   00350192;
	2   :   004E5FA2;
	3   :   00666666;
	4   :   007CACA2;
	5   :   0090D0C3;
	6   :   00A27A90;
	7   :   00B15CAC;
	8   :   00BD35E5;
	9   :   00C5D255;
	10  :   00CB0C44;
	11  :   00CCCCCD;
	12  :   00CB0C44;
	13  :   00C5D255;
	14  :   00BD35E5;
	15  :   00B15CAD;
	16  :   00A27A91;
	17  :   0090D0C3;
	18  :   007CACA2;
	19  :   00666667;
	20  :   004E5FA2;
	21  :   00350193;
	22  :   001ABB55;
	23  :   00000000;
	24  :   FFE544AB;
	25  :   FFCAFE6E;
	26  :   FFB1A05E;
	27  :   FF99999A;
	28  :   FF83535F;
	29  :   FF6F2F3E;
	30  :   FF5D8570;
	31  :   FF4EA354;
	32  :   FF42CA1B;
	33  :   FF3A2DAB;
	34  :   FF34F3BC;
	35  :   FF333333;
	36  :   FF34F3BC;
	37  :   FF3A2DAB;
	38  :   FF42CA1A;
	39  :   FF4EA353;
	40  :   FF5D856F;
	41  :   FF6F2F3D;
	42  :   FF83535E;
	43  :   FF999999;
	44  :   FFB1A05D;
	45  :   FFCAFE6D;
	46  :   FFE544AA;
	47  :   FFFFFFFF;
END;
