{:input (genetic.crossover/dumb-crossover 247609370 (genetic.mutation/change-names-remove-clause 2140632132 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")) (genetic.mutation/change-constant-value 702835299 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_9_10_11, wire1_9_10_12, \\wire2_:missing_11_12 , \\wire3_:missing , wire23_40);\n  wire \\:missing_edge ;\n  input wire0_9_10_11;\n  wire wire0_9_10_11;\n  wire \\wire14_15_:missing_26 ;\n  wire wire16;\n  wire wire19_38;\n  input wire1_9_10_12;\n  wire wire1_9_10_12;\n  wire wire22;\n  output wire23_40;\n  wire wire23_40;\n  wire \\wire24_39_42_:missing ;\n  wire wire25;\n  wire wire26_38;\n  wire wire27_32;\n  wire wire28_38;\n  wire wire28_41;\n  wire \\wire29_35_:missing ;\n  wire wire29_45;\n  input \\wire2_:missing_11_12 ;\n  wire \\wire2_:missing_11_12 ;\n  wire \\wire30_:missing ;\n  wire wire34_35;\n  wire wire38;\n  wire wire38_16;\n  wire \\wire38_30_:missing ;\n  wire \\wire38_30_:missing_31 ;\n  wire wire38_37;\n  wire wire38_40;\n  wire \\wire38_:missing_20 ;\n  wire \\wire38_:missing_31 ;\n  wire \\wire38_:missing_43_44 ;\n  wire wire39;\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  wire wire43;\n  wire wire44;\n  wire \\wire4_:missing_21_22 ;\n  wire wire5;\n  wire \\wire6_:missing ;\n  wire wire7_17;\n  wire wire7_38;\n  wire \\wire8_:missing ;\n  wire \\wire9_:missing ;\n  wire \\wire:missing_12 ;\n  wire \\wire:missing_13 ;\n  wire \\wire:missing_15 ;\n  wire \\wire:missing_17 ;\n  wire \\wire:missing_18 ;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_32 ;\n  wire \\wire:missing_33 ;\n  wire \\wire:missing_33_34_36 ;\n  wire \\wire:missing_35_26 ;\n  wire \\wire:missing_41 ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_15  = 4'h8 >> { \\wire14_15_:missing_26 , \\wire14_15_:missing_26  };\n  assign wire16 = 2'hx >> wire38_16;\n  assign \\wire14_15_:missing_26  = 2'h1 >> wire26_38;\n  assign wire27_32 = 2'h1 >> \\wire:missing_edge ;\n  assign wire7_17 = 2'h1 >> wire7_38;\n  assign wire28_41 = 2'h1 >> wire28_38;\n  assign wire29_45 = 2'h1 >> \\wire29_35_:missing ;\n  assign \\wire30_:missing  = 4'h6 >> { \\wire38_30_:missing_31 , \\wire38_30_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire38_:missing_31 , \\wire38_30_:missing_31  };\n  assign \\wire:missing_32  = 4'h8 >> { wire27_32, \\wire:missing_edge  };\n  assign \\wire:missing_33  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_33_34_36  };\n  assign wire34_35 = 4'h8 >> { \\wire:missing_edge , \\wire:missing_33_34_36  };\n  assign \\wire29_35_:missing  = 4'h8 >> { \\wire:missing_35_26 , wire34_35 };\n  assign \\wire8_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire9_:missing  = 4'h6 >> { wire1_9_10_12, wire0_9_10_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { wire1_9_10_12, wire0_9_10_11 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire2_:missing_11_12 , wire0_9_10_11 };\n  assign \\wire:missing_12  = 4'h8 >> { \\wire2_:missing_11_12 , wire1_9_10_12 };\n  assign \\wire:missing_13  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 4'h6 >> { \\wire14_15_:missing_26 , \\wire14_15_:missing_26  };\n  assign \\wire4_:missing_21_22  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire24_39_42_:missing  = 1'h0;\n  assign wire25 = 1'h1;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_edge  = wire29_45;\n  assign wire44 = \\wire38_:missing_43_44 ;\n  assign wire43 = \\wire38_:missing_43_44 ;\n  assign \\wire:missing_edge  = \\wire24_39_42_:missing ;\n  assign \\wire:missing_41  = wire28_41;\n  assign wire23_40 = wire38_40;\n  assign wire39 = \\wire24_39_42_:missing ;\n  assign \\wire38_:missing_20  = wire38;\n  assign \\wire:missing_edge  = wire38_37;\n  assign \\wire:missing_33_34_36  = \\wire:missing_edge ;\n  assign wire22 = \\wire4_:missing_21_22 ;\n  assign \\wire:missing_edge  = \\wire4_:missing_21_22 ;\n  assign \\wire:missing_edge  = \\wire38_:missing_20 ;\n  assign \\wire:missing_19  = wire19_38;\n  assign \\wire:missing_18  = \\wire:missing_edge ;\n  assign \\wire:missing_17  = wire7_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:3.1-102.10\" *)\nmodule postsynth(wire0_9_10_11, wire1_9_10_12, \\wire2_:missing_11_12 , \\wire3_:missing , wire23_40);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:5.9-5.22\" *)\n  input wire0_9_10_11;\n  wire wire0_9_10_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:10.9-10.22\" *)\n  input wire1_9_10_12;\n  wire wire1_9_10_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:12.8-12.14\" *)\n  wire wire22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:13.10-13.19\" *)\n  output wire23_40;\n  wire wire23_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:15.8-15.30\" *)\n  wire \\wire24_39_42_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:16.8-16.14\" *)\n  wire wire25;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:18.8-18.17\" *)\n  wire wire27_32;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:22.8-22.17\" *)\n  wire wire29_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:23.9-23.30\" *)\n  input \\wire2_:missing_11_12 ;\n  wire \\wire2_:missing_11_12 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:26.8-26.17\" *)\n  wire wire34_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:27.8-27.14\" *)\n  wire wire38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:31.8-31.17\" *)\n  wire wire38_37;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:32.8-32.17\" *)\n  wire wire38_40;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:33.8-33.27\" *)\n  wire \\wire38_:missing_20 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:36.8-36.14\" *)\n  wire wire39;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:37.9-37.24\" *)\n  input \\wire3_:missing ;\n  wire \\wire3_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:41.8-41.29\" *)\n  wire \\wire4_:missing_21_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:42.8-42.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:43.8-43.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:46.8-46.23\" *)\n  wire \\wire8_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:49.8-49.24\" *)\n  wire \\wire:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:52.8-52.24\" *)\n  wire \\wire:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:54.8-54.24\" *)\n  wire \\wire:missing_32 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:55.8-55.24\" *)\n  wire \\wire:missing_33 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:56.8-56.30\" *)\n  wire \\wire:missing_33_34_36 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/837E0CCA.v:59.8-59.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire22 = 1'h1;\n  assign wire23_40 = 1'hx;\n  assign \\wire24_39_42_:missing  = 1'h0;\n  assign wire25 = 1'h1;\n  assign wire27_32 = 1'h1;\n  assign wire29_45 = 1'h0;\n  assign wire34_35 = 1'h0;\n  assign wire38 = 1'h0;\n  assign wire38_37 = 1'h0;\n  assign wire38_40 = 1'hx;\n  assign \\wire38_:missing_20  = 1'h0;\n  assign wire39 = 1'h0;\n  assign \\wire4_:missing_21_22  = 1'h1;\n  assign wire5 = 1'h0;\n  assign \\wire6_:missing  = 1'h1;\n  assign \\wire8_:missing  = 1'h1;\n  assign \\wire:missing_13  = 1'h0;\n  assign \\wire:missing_18  = 1'h0;\n  assign \\wire:missing_32  = 1'h0;\n  assign \\wire:missing_33  = 1'h0;\n  assign \\wire:missing_33_34_36  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  1:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8/src/top.v'.\nSBY  1:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] Copy '/tmp/fuzzmount2DDF5D8C/837E0CCA.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8/src/837E0CCA.v'.\nSBY  1:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] Copy '/tmp/fuzzmount2DDF5D8C/837E0CCA.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8/src/837E0CCA.post.v'.\nSBY  1:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: abc pdr\nSBY  1:30:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  1:30:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] base: Warning: Wire presynth.\\wire23_40 is used but has no driver.\nSBY  1:30:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] base: finished (returncode=0)\nSBY  1:30:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  1:30:53 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] aig: Warning: Wire presynth.\\wire23_40 is used but has no driver.\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] aig: finished (returncode=0)\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: Warning: The network has no constraints.\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.03 sec\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: finished (returncode=0)\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] engine_0: Status returned by engine: FAIL\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:10 (10)\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:03 (3)\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] summary: engine_0 (abc pdr) returned FAIL\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8'.\nSBY  1:30:55 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpdjm9jxn8] DONE (FAIL, rc=2)\n", :err ""}}}