
update-firmware-via-uart-using-hal-lib.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001e00  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000010  08001f98  08001f98  00011f98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001fa8  08001fa8  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  08001fa8  08001fa8  00011fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08001fb0  08001fb0  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001fb0  08001fb0  00011fb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001fb4  08001fb4  00011fb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  08001fb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          00001784  200001d4  0800218c  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001958  0800218c  00021958  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000855e  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001641  00000000  00000000  00028762  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006e0  00000000  00000000  00029da8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000668  00000000  00000000  0002a488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015190  00000000  00000000  0002aaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000098d4  00000000  00000000  0003fc80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084a1a  00000000  00000000  00049554  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cdf6e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b1c  00000000  00000000  000cdfc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	200001d4 	.word	0x200001d4
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08001f78 	.word	0x08001f78

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	200001d8 	.word	0x200001d8
 80001d4:	08001f78 	.word	0x08001f78

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b974 	b.w	80004d8 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	9d08      	ldr	r5, [sp, #32]
 800020e:	4604      	mov	r4, r0
 8000210:	468e      	mov	lr, r1
 8000212:	2b00      	cmp	r3, #0
 8000214:	d14d      	bne.n	80002b2 <__udivmoddi4+0xaa>
 8000216:	428a      	cmp	r2, r1
 8000218:	4694      	mov	ip, r2
 800021a:	d969      	bls.n	80002f0 <__udivmoddi4+0xe8>
 800021c:	fab2 f282 	clz	r2, r2
 8000220:	b152      	cbz	r2, 8000238 <__udivmoddi4+0x30>
 8000222:	fa01 f302 	lsl.w	r3, r1, r2
 8000226:	f1c2 0120 	rsb	r1, r2, #32
 800022a:	fa20 f101 	lsr.w	r1, r0, r1
 800022e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000232:	ea41 0e03 	orr.w	lr, r1, r3
 8000236:	4094      	lsls	r4, r2
 8000238:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800023c:	0c21      	lsrs	r1, r4, #16
 800023e:	fbbe f6f8 	udiv	r6, lr, r8
 8000242:	fa1f f78c 	uxth.w	r7, ip
 8000246:	fb08 e316 	mls	r3, r8, r6, lr
 800024a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800024e:	fb06 f107 	mul.w	r1, r6, r7
 8000252:	4299      	cmp	r1, r3
 8000254:	d90a      	bls.n	800026c <__udivmoddi4+0x64>
 8000256:	eb1c 0303 	adds.w	r3, ip, r3
 800025a:	f106 30ff 	add.w	r0, r6, #4294967295
 800025e:	f080 811f 	bcs.w	80004a0 <__udivmoddi4+0x298>
 8000262:	4299      	cmp	r1, r3
 8000264:	f240 811c 	bls.w	80004a0 <__udivmoddi4+0x298>
 8000268:	3e02      	subs	r6, #2
 800026a:	4463      	add	r3, ip
 800026c:	1a5b      	subs	r3, r3, r1
 800026e:	b2a4      	uxth	r4, r4
 8000270:	fbb3 f0f8 	udiv	r0, r3, r8
 8000274:	fb08 3310 	mls	r3, r8, r0, r3
 8000278:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800027c:	fb00 f707 	mul.w	r7, r0, r7
 8000280:	42a7      	cmp	r7, r4
 8000282:	d90a      	bls.n	800029a <__udivmoddi4+0x92>
 8000284:	eb1c 0404 	adds.w	r4, ip, r4
 8000288:	f100 33ff 	add.w	r3, r0, #4294967295
 800028c:	f080 810a 	bcs.w	80004a4 <__udivmoddi4+0x29c>
 8000290:	42a7      	cmp	r7, r4
 8000292:	f240 8107 	bls.w	80004a4 <__udivmoddi4+0x29c>
 8000296:	4464      	add	r4, ip
 8000298:	3802      	subs	r0, #2
 800029a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800029e:	1be4      	subs	r4, r4, r7
 80002a0:	2600      	movs	r6, #0
 80002a2:	b11d      	cbz	r5, 80002ac <__udivmoddi4+0xa4>
 80002a4:	40d4      	lsrs	r4, r2
 80002a6:	2300      	movs	r3, #0
 80002a8:	e9c5 4300 	strd	r4, r3, [r5]
 80002ac:	4631      	mov	r1, r6
 80002ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b2:	428b      	cmp	r3, r1
 80002b4:	d909      	bls.n	80002ca <__udivmoddi4+0xc2>
 80002b6:	2d00      	cmp	r5, #0
 80002b8:	f000 80ef 	beq.w	800049a <__udivmoddi4+0x292>
 80002bc:	2600      	movs	r6, #0
 80002be:	e9c5 0100 	strd	r0, r1, [r5]
 80002c2:	4630      	mov	r0, r6
 80002c4:	4631      	mov	r1, r6
 80002c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ca:	fab3 f683 	clz	r6, r3
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d14a      	bne.n	8000368 <__udivmoddi4+0x160>
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d302      	bcc.n	80002dc <__udivmoddi4+0xd4>
 80002d6:	4282      	cmp	r2, r0
 80002d8:	f200 80f9 	bhi.w	80004ce <__udivmoddi4+0x2c6>
 80002dc:	1a84      	subs	r4, r0, r2
 80002de:	eb61 0303 	sbc.w	r3, r1, r3
 80002e2:	2001      	movs	r0, #1
 80002e4:	469e      	mov	lr, r3
 80002e6:	2d00      	cmp	r5, #0
 80002e8:	d0e0      	beq.n	80002ac <__udivmoddi4+0xa4>
 80002ea:	e9c5 4e00 	strd	r4, lr, [r5]
 80002ee:	e7dd      	b.n	80002ac <__udivmoddi4+0xa4>
 80002f0:	b902      	cbnz	r2, 80002f4 <__udivmoddi4+0xec>
 80002f2:	deff      	udf	#255	; 0xff
 80002f4:	fab2 f282 	clz	r2, r2
 80002f8:	2a00      	cmp	r2, #0
 80002fa:	f040 8092 	bne.w	8000422 <__udivmoddi4+0x21a>
 80002fe:	eba1 010c 	sub.w	r1, r1, ip
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2601      	movs	r6, #1
 800030c:	0c20      	lsrs	r0, r4, #16
 800030e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000312:	fb07 1113 	mls	r1, r7, r3, r1
 8000316:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800031a:	fb0e f003 	mul.w	r0, lr, r3
 800031e:	4288      	cmp	r0, r1
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x12c>
 8000322:	eb1c 0101 	adds.w	r1, ip, r1
 8000326:	f103 38ff 	add.w	r8, r3, #4294967295
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x12a>
 800032c:	4288      	cmp	r0, r1
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2c0>
 8000332:	4643      	mov	r3, r8
 8000334:	1a09      	subs	r1, r1, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb1 f0f7 	udiv	r0, r1, r7
 800033c:	fb07 1110 	mls	r1, r7, r0, r1
 8000340:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x156>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 31ff 	add.w	r1, r0, #4294967295
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x154>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 800035c:	4608      	mov	r0, r1
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000366:	e79c      	b.n	80002a2 <__udivmoddi4+0x9a>
 8000368:	f1c6 0720 	rsb	r7, r6, #32
 800036c:	40b3      	lsls	r3, r6
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa20 f407 	lsr.w	r4, r0, r7
 800037a:	fa01 f306 	lsl.w	r3, r1, r6
 800037e:	431c      	orrs	r4, r3
 8000380:	40f9      	lsrs	r1, r7
 8000382:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000386:	fa00 f306 	lsl.w	r3, r0, r6
 800038a:	fbb1 f8f9 	udiv	r8, r1, r9
 800038e:	0c20      	lsrs	r0, r4, #16
 8000390:	fa1f fe8c 	uxth.w	lr, ip
 8000394:	fb09 1118 	mls	r1, r9, r8, r1
 8000398:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800039c:	fb08 f00e 	mul.w	r0, r8, lr
 80003a0:	4288      	cmp	r0, r1
 80003a2:	fa02 f206 	lsl.w	r2, r2, r6
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b8>
 80003a8:	eb1c 0101 	adds.w	r1, ip, r1
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2bc>
 80003b4:	4288      	cmp	r0, r1
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2bc>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4461      	add	r1, ip
 80003c0:	1a09      	subs	r1, r1, r0
 80003c2:	b2a4      	uxth	r4, r4
 80003c4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c8:	fb09 1110 	mls	r1, r9, r0, r1
 80003cc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003d0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003d4:	458e      	cmp	lr, r1
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1e2>
 80003d8:	eb1c 0101 	adds.w	r1, ip, r1
 80003dc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2b4>
 80003e2:	458e      	cmp	lr, r1
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2b4>
 80003e6:	3802      	subs	r0, #2
 80003e8:	4461      	add	r1, ip
 80003ea:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003ee:	fba0 9402 	umull	r9, r4, r0, r2
 80003f2:	eba1 010e 	sub.w	r1, r1, lr
 80003f6:	42a1      	cmp	r1, r4
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46a6      	mov	lr, r4
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x2a4>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x2a0>
 8000400:	b15d      	cbz	r5, 800041a <__udivmoddi4+0x212>
 8000402:	ebb3 0208 	subs.w	r2, r3, r8
 8000406:	eb61 010e 	sbc.w	r1, r1, lr
 800040a:	fa01 f707 	lsl.w	r7, r1, r7
 800040e:	fa22 f306 	lsr.w	r3, r2, r6
 8000412:	40f1      	lsrs	r1, r6
 8000414:	431f      	orrs	r7, r3
 8000416:	e9c5 7100 	strd	r7, r1, [r5]
 800041a:	2600      	movs	r6, #0
 800041c:	4631      	mov	r1, r6
 800041e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000422:	f1c2 0320 	rsb	r3, r2, #32
 8000426:	40d8      	lsrs	r0, r3
 8000428:	fa0c fc02 	lsl.w	ip, ip, r2
 800042c:	fa21 f303 	lsr.w	r3, r1, r3
 8000430:	4091      	lsls	r1, r2
 8000432:	4301      	orrs	r1, r0
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000440:	fb07 3610 	mls	r6, r7, r0, r3
 8000444:	0c0b      	lsrs	r3, r1, #16
 8000446:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800044a:	fb00 f60e 	mul.w	r6, r0, lr
 800044e:	429e      	cmp	r6, r3
 8000450:	fa04 f402 	lsl.w	r4, r4, r2
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x260>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b8>
 8000460:	429e      	cmp	r6, r3
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b8>
 8000464:	3802      	subs	r0, #2
 8000466:	4463      	add	r3, ip
 8000468:	1b9b      	subs	r3, r3, r6
 800046a:	b289      	uxth	r1, r1
 800046c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000470:	fb07 3316 	mls	r3, r7, r6, r3
 8000474:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000478:	fb06 f30e 	mul.w	r3, r6, lr
 800047c:	428b      	cmp	r3, r1
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x28a>
 8000480:	eb1c 0101 	adds.w	r1, ip, r1
 8000484:	f106 38ff 	add.w	r8, r6, #4294967295
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2b0>
 800048a:	428b      	cmp	r3, r1
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2b0>
 800048e:	3e02      	subs	r6, #2
 8000490:	4461      	add	r1, ip
 8000492:	1ac9      	subs	r1, r1, r3
 8000494:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0x104>
 800049a:	462e      	mov	r6, r5
 800049c:	4628      	mov	r0, r5
 800049e:	e705      	b.n	80002ac <__udivmoddi4+0xa4>
 80004a0:	4606      	mov	r6, r0
 80004a2:	e6e3      	b.n	800026c <__udivmoddi4+0x64>
 80004a4:	4618      	mov	r0, r3
 80004a6:	e6f8      	b.n	800029a <__udivmoddi4+0x92>
 80004a8:	454b      	cmp	r3, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f8>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004b4:	3801      	subs	r0, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f8>
 80004b8:	4646      	mov	r6, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x28a>
 80004bc:	4620      	mov	r0, r4
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1e2>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x260>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b8>
 80004c8:	3b02      	subs	r3, #2
 80004ca:	4461      	add	r1, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x12c>
 80004ce:	4630      	mov	r0, r6
 80004d0:	e709      	b.n	80002e6 <__udivmoddi4+0xde>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x156>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004e0:	f000 f9a0 	bl	8000824 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e4:	f000 f862 	bl	80005ac <MX_GPIO_Init>
  MX_DMA_Init();
 80004e8:	f000 f840 	bl	800056c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80004ec:	f000 f814 	bl	8000518 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

  //vectortable_move();
  HAL_UART_Receive_DMA(&huart2, rx_dma_buffer, sizeof(rx_dma_buffer));
 80004f0:	f241 62bc 	movw	r2, #5820	; 0x16bc
 80004f4:	4905      	ldr	r1, [pc, #20]	; (800050c <main+0x30>)
 80004f6:	4806      	ldr	r0, [pc, #24]	; (8000510 <main+0x34>)
 80004f8:	f001 f829 	bl	800154e <HAL_UART_Receive_DMA>
  while (!receive_done);
 80004fc:	bf00      	nop
 80004fe:	4b05      	ldr	r3, [pc, #20]	; (8000514 <main+0x38>)
 8000500:	781b      	ldrb	r3, [r3, #0]
 8000502:	2b00      	cmp	r3, #0
 8000504:	d0fb      	beq.n	80004fe <main+0x22>
  update_firmware();
 8000506:	f001 fd43 	bl	8001f90 <__update_firmware_veneer>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800050a:	e7fe      	b.n	800050a <main+0x2e>
 800050c:	20000294 	.word	0x20000294
 8000510:	200001f0 	.word	0x200001f0
 8000514:	20001950 	.word	0x20001950

08000518 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800051c:	4b11      	ldr	r3, [pc, #68]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 800051e:	4a12      	ldr	r2, [pc, #72]	; (8000568 <MX_USART2_UART_Init+0x50>)
 8000520:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000522:	4b10      	ldr	r3, [pc, #64]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 8000524:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000528:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800052a:	4b0e      	ldr	r3, [pc, #56]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 800052c:	2200      	movs	r2, #0
 800052e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000530:	4b0c      	ldr	r3, [pc, #48]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 8000532:	2200      	movs	r2, #0
 8000534:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000536:	4b0b      	ldr	r3, [pc, #44]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 8000538:	2200      	movs	r2, #0
 800053a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800053c:	4b09      	ldr	r3, [pc, #36]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 800053e:	220c      	movs	r2, #12
 8000540:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000542:	4b08      	ldr	r3, [pc, #32]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 8000544:	2200      	movs	r2, #0
 8000546:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000548:	4b06      	ldr	r3, [pc, #24]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 800054a:	2200      	movs	r2, #0
 800054c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800054e:	4805      	ldr	r0, [pc, #20]	; (8000564 <MX_USART2_UART_Init+0x4c>)
 8000550:	f000 ffb0 	bl	80014b4 <HAL_UART_Init>
 8000554:	4603      	mov	r3, r0
 8000556:	2b00      	cmp	r3, #0
 8000558:	d001      	beq.n	800055e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800055a:	f000 f841 	bl	80005e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800055e:	bf00      	nop
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	200001f0 	.word	0x200001f0
 8000568:	40004400 	.word	0x40004400

0800056c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800056c:	b580      	push	{r7, lr}
 800056e:	b082      	sub	sp, #8
 8000570:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000572:	2300      	movs	r3, #0
 8000574:	607b      	str	r3, [r7, #4]
 8000576:	4b0c      	ldr	r3, [pc, #48]	; (80005a8 <MX_DMA_Init+0x3c>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	4a0b      	ldr	r2, [pc, #44]	; (80005a8 <MX_DMA_Init+0x3c>)
 800057c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000580:	6313      	str	r3, [r2, #48]	; 0x30
 8000582:	4b09      	ldr	r3, [pc, #36]	; (80005a8 <MX_DMA_Init+0x3c>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800058a:	607b      	str	r3, [r7, #4]
 800058c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800058e:	2200      	movs	r2, #0
 8000590:	2100      	movs	r1, #0
 8000592:	2010      	movs	r0, #16
 8000594:	f000 fa3c 	bl	8000a10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000598:	2010      	movs	r0, #16
 800059a:	f000 fa55 	bl	8000a48 <HAL_NVIC_EnableIRQ>

}
 800059e:	bf00      	nop
 80005a0:	3708      	adds	r7, #8
 80005a2:	46bd      	mov	sp, r7
 80005a4:	bd80      	pop	{r7, pc}
 80005a6:	bf00      	nop
 80005a8:	40023800 	.word	0x40023800

080005ac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b083      	sub	sp, #12
 80005b0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b2:	2300      	movs	r3, #0
 80005b4:	607b      	str	r3, [r7, #4]
 80005b6:	4b09      	ldr	r3, [pc, #36]	; (80005dc <MX_GPIO_Init+0x30>)
 80005b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ba:	4a08      	ldr	r2, [pc, #32]	; (80005dc <MX_GPIO_Init+0x30>)
 80005bc:	f043 0301 	orr.w	r3, r3, #1
 80005c0:	6313      	str	r3, [r2, #48]	; 0x30
 80005c2:	4b06      	ldr	r3, [pc, #24]	; (80005dc <MX_GPIO_Init+0x30>)
 80005c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005c6:	f003 0301 	and.w	r3, r3, #1
 80005ca:	607b      	str	r3, [r7, #4]
 80005cc:	687b      	ldr	r3, [r7, #4]

}
 80005ce:	bf00      	nop
 80005d0:	370c      	adds	r7, #12
 80005d2:	46bd      	mov	sp, r7
 80005d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop
 80005dc:	40023800 	.word	0x40023800

080005e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005e4:	b672      	cpsid	i
}
 80005e6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005e8:	e7fe      	b.n	80005e8 <Error_Handler+0x8>
	...

080005ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b083      	sub	sp, #12
 80005f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005f2:	2300      	movs	r3, #0
 80005f4:	607b      	str	r3, [r7, #4]
 80005f6:	4b10      	ldr	r3, [pc, #64]	; (8000638 <HAL_MspInit+0x4c>)
 80005f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80005fa:	4a0f      	ldr	r2, [pc, #60]	; (8000638 <HAL_MspInit+0x4c>)
 80005fc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000600:	6453      	str	r3, [r2, #68]	; 0x44
 8000602:	4b0d      	ldr	r3, [pc, #52]	; (8000638 <HAL_MspInit+0x4c>)
 8000604:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000606:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800060a:	607b      	str	r3, [r7, #4]
 800060c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800060e:	2300      	movs	r3, #0
 8000610:	603b      	str	r3, [r7, #0]
 8000612:	4b09      	ldr	r3, [pc, #36]	; (8000638 <HAL_MspInit+0x4c>)
 8000614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000616:	4a08      	ldr	r2, [pc, #32]	; (8000638 <HAL_MspInit+0x4c>)
 8000618:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800061c:	6413      	str	r3, [r2, #64]	; 0x40
 800061e:	4b06      	ldr	r3, [pc, #24]	; (8000638 <HAL_MspInit+0x4c>)
 8000620:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000622:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000626:	603b      	str	r3, [r7, #0]
 8000628:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800062a:	bf00      	nop
 800062c:	370c      	adds	r7, #12
 800062e:	46bd      	mov	sp, r7
 8000630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000634:	4770      	bx	lr
 8000636:	bf00      	nop
 8000638:	40023800 	.word	0x40023800

0800063c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800063c:	b580      	push	{r7, lr}
 800063e:	b08a      	sub	sp, #40	; 0x28
 8000640:	af00      	add	r7, sp, #0
 8000642:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000644:	f107 0314 	add.w	r3, r7, #20
 8000648:	2200      	movs	r2, #0
 800064a:	601a      	str	r2, [r3, #0]
 800064c:	605a      	str	r2, [r3, #4]
 800064e:	609a      	str	r2, [r3, #8]
 8000650:	60da      	str	r2, [r3, #12]
 8000652:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000654:	687b      	ldr	r3, [r7, #4]
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a30      	ldr	r2, [pc, #192]	; (800071c <HAL_UART_MspInit+0xe0>)
 800065a:	4293      	cmp	r3, r2
 800065c:	d159      	bne.n	8000712 <HAL_UART_MspInit+0xd6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800065e:	2300      	movs	r3, #0
 8000660:	613b      	str	r3, [r7, #16]
 8000662:	4b2f      	ldr	r3, [pc, #188]	; (8000720 <HAL_UART_MspInit+0xe4>)
 8000664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000666:	4a2e      	ldr	r2, [pc, #184]	; (8000720 <HAL_UART_MspInit+0xe4>)
 8000668:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066c:	6413      	str	r3, [r2, #64]	; 0x40
 800066e:	4b2c      	ldr	r3, [pc, #176]	; (8000720 <HAL_UART_MspInit+0xe4>)
 8000670:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000672:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000676:	613b      	str	r3, [r7, #16]
 8000678:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
 800067e:	4b28      	ldr	r3, [pc, #160]	; (8000720 <HAL_UART_MspInit+0xe4>)
 8000680:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000682:	4a27      	ldr	r2, [pc, #156]	; (8000720 <HAL_UART_MspInit+0xe4>)
 8000684:	f043 0301 	orr.w	r3, r3, #1
 8000688:	6313      	str	r3, [r2, #48]	; 0x30
 800068a:	4b25      	ldr	r3, [pc, #148]	; (8000720 <HAL_UART_MspInit+0xe4>)
 800068c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60fb      	str	r3, [r7, #12]
 8000694:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000696:	230c      	movs	r3, #12
 8000698:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800069a:	2302      	movs	r3, #2
 800069c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069e:	2300      	movs	r3, #0
 80006a0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80006a2:	2303      	movs	r3, #3
 80006a4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80006a6:	2307      	movs	r3, #7
 80006a8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4619      	mov	r1, r3
 80006b0:	481c      	ldr	r0, [pc, #112]	; (8000724 <HAL_UART_MspInit+0xe8>)
 80006b2:	f000 fd47 	bl	8001144 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80006b6:	4b1c      	ldr	r3, [pc, #112]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006b8:	4a1c      	ldr	r2, [pc, #112]	; (800072c <HAL_UART_MspInit+0xf0>)
 80006ba:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80006bc:	4b1a      	ldr	r3, [pc, #104]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006be:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006c2:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80006c4:	4b18      	ldr	r3, [pc, #96]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80006ca:	4b17      	ldr	r3, [pc, #92]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80006d0:	4b15      	ldr	r3, [pc, #84]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006d2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80006d6:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80006d8:	4b13      	ldr	r3, [pc, #76]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006da:	2200      	movs	r2, #0
 80006dc:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80006de:	4b12      	ldr	r3, [pc, #72]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006e0:	2200      	movs	r2, #0
 80006e2:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80006e4:	4b10      	ldr	r3, [pc, #64]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80006ea:	4b0f      	ldr	r3, [pc, #60]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80006f0:	4b0d      	ldr	r3, [pc, #52]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 80006f6:	480c      	ldr	r0, [pc, #48]	; (8000728 <HAL_UART_MspInit+0xec>)
 80006f8:	f000 f9b4 	bl	8000a64 <HAL_DMA_Init>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 8000702:	f7ff ff6d 	bl	80005e0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8000706:	687b      	ldr	r3, [r7, #4]
 8000708:	4a07      	ldr	r2, [pc, #28]	; (8000728 <HAL_UART_MspInit+0xec>)
 800070a:	639a      	str	r2, [r3, #56]	; 0x38
 800070c:	4a06      	ldr	r2, [pc, #24]	; (8000728 <HAL_UART_MspInit+0xec>)
 800070e:	687b      	ldr	r3, [r7, #4]
 8000710:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000712:	bf00      	nop
 8000714:	3728      	adds	r7, #40	; 0x28
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
 800071a:	bf00      	nop
 800071c:	40004400 	.word	0x40004400
 8000720:	40023800 	.word	0x40023800
 8000724:	40020000 	.word	0x40020000
 8000728:	20000234 	.word	0x20000234
 800072c:	40026088 	.word	0x40026088

08000730 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000730:	b480      	push	{r7}
 8000732:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000734:	e7fe      	b.n	8000734 <NMI_Handler+0x4>

08000736 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000736:	b480      	push	{r7}
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800073a:	e7fe      	b.n	800073a <HardFault_Handler+0x4>

0800073c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800073c:	b480      	push	{r7}
 800073e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000740:	e7fe      	b.n	8000740 <MemManage_Handler+0x4>

08000742 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000742:	b480      	push	{r7}
 8000744:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000746:	e7fe      	b.n	8000746 <BusFault_Handler+0x4>

08000748 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800074c:	e7fe      	b.n	800074c <UsageFault_Handler+0x4>

0800074e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800074e:	b480      	push	{r7}
 8000750:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000752:	bf00      	nop
 8000754:	46bd      	mov	sp, r7
 8000756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075a:	4770      	bx	lr

0800075c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800075c:	b480      	push	{r7}
 800075e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000760:	bf00      	nop
 8000762:	46bd      	mov	sp, r7
 8000764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000768:	4770      	bx	lr

0800076a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800076a:	b480      	push	{r7}
 800076c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800076e:	bf00      	nop
 8000770:	46bd      	mov	sp, r7
 8000772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000776:	4770      	bx	lr

08000778 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800077c:	f000 f870 	bl	8000860 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000780:	bf00      	nop
 8000782:	bd80      	pop	{r7, pc}

08000784 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */
	if (__HAL_DMA_GET_COUNTER(&hdma_usart2_rx) == 0) {
 8000788:	4b06      	ldr	r3, [pc, #24]	; (80007a4 <DMA1_Stream5_IRQHandler+0x20>)
 800078a:	681b      	ldr	r3, [r3, #0]
 800078c:	685b      	ldr	r3, [r3, #4]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d102      	bne.n	8000798 <DMA1_Stream5_IRQHandler+0x14>
		receive_done = 1;
 8000792:	4b05      	ldr	r3, [pc, #20]	; (80007a8 <DMA1_Stream5_IRQHandler+0x24>)
 8000794:	2201      	movs	r2, #1
 8000796:	701a      	strb	r2, [r3, #0]
	}
  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000798:	4802      	ldr	r0, [pc, #8]	; (80007a4 <DMA1_Stream5_IRQHandler+0x20>)
 800079a:	f000 fa69 	bl	8000c70 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800079e:	bf00      	nop
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	20000234 	.word	0x20000234
 80007a8:	20001950 	.word	0x20001950

080007ac <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80007ac:	b480      	push	{r7}
 80007ae:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80007b0:	4b06      	ldr	r3, [pc, #24]	; (80007cc <SystemInit+0x20>)
 80007b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80007b6:	4a05      	ldr	r2, [pc, #20]	; (80007cc <SystemInit+0x20>)
 80007b8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80007bc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80007c0:	bf00      	nop
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	e000ed00 	.word	0xe000ed00

080007d0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80007d0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000808 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80007d4:	480d      	ldr	r0, [pc, #52]	; (800080c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80007d6:	490e      	ldr	r1, [pc, #56]	; (8000810 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80007d8:	4a0e      	ldr	r2, [pc, #56]	; (8000814 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80007da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80007dc:	e002      	b.n	80007e4 <LoopCopyDataInit>

080007de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80007de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80007e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80007e2:	3304      	adds	r3, #4

080007e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80007e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80007e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80007e8:	d3f9      	bcc.n	80007de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80007ea:	4a0b      	ldr	r2, [pc, #44]	; (8000818 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80007ec:	4c0b      	ldr	r4, [pc, #44]	; (800081c <LoopFillZerobss+0x26>)
  movs r3, #0
 80007ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80007f0:	e001      	b.n	80007f6 <LoopFillZerobss>

080007f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80007f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80007f4:	3204      	adds	r2, #4

080007f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80007f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80007f8:	d3fb      	bcc.n	80007f2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80007fa:	f7ff ffd7 	bl	80007ac <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80007fe:	f001 fb97 	bl	8001f30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000802:	f7ff fe6b 	bl	80004dc <main>
  bx  lr    
 8000806:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000808:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800080c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000810:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8000814:	08001fb8 	.word	0x08001fb8
  ldr r2, =_sbss
 8000818:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800081c:	20001958 	.word	0x20001958

08000820 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000820:	e7fe      	b.n	8000820 <ADC_IRQHandler>
	...

08000824 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000824:	b580      	push	{r7, lr}
 8000826:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000828:	4b0c      	ldr	r3, [pc, #48]	; (800085c <HAL_Init+0x38>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	4a0b      	ldr	r2, [pc, #44]	; (800085c <HAL_Init+0x38>)
 800082e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000832:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000834:	4b09      	ldr	r3, [pc, #36]	; (800085c <HAL_Init+0x38>)
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a08      	ldr	r2, [pc, #32]	; (800085c <HAL_Init+0x38>)
 800083a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800083e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000840:	4b06      	ldr	r3, [pc, #24]	; (800085c <HAL_Init+0x38>)
 8000842:	681b      	ldr	r3, [r3, #0]
 8000844:	4a05      	ldr	r2, [pc, #20]	; (800085c <HAL_Init+0x38>)
 8000846:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800084a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800084c:	2003      	movs	r0, #3
 800084e:	f000 f8d4 	bl	80009fa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  //HAL_InitTick(TICK_INT_PRIORITY);

  /* Init the low level hardware */
  HAL_MspInit();
 8000852:	f7ff fecb 	bl	80005ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000856:	2300      	movs	r3, #0
}
 8000858:	4618      	mov	r0, r3
 800085a:	bd80      	pop	{r7, pc}
 800085c:	40023c00 	.word	0x40023c00

08000860 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000860:	b480      	push	{r7}
 8000862:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000864:	4b06      	ldr	r3, [pc, #24]	; (8000880 <HAL_IncTick+0x20>)
 8000866:	781b      	ldrb	r3, [r3, #0]
 8000868:	461a      	mov	r2, r3
 800086a:	4b06      	ldr	r3, [pc, #24]	; (8000884 <HAL_IncTick+0x24>)
 800086c:	681b      	ldr	r3, [r3, #0]
 800086e:	4413      	add	r3, r2
 8000870:	4a04      	ldr	r2, [pc, #16]	; (8000884 <HAL_IncTick+0x24>)
 8000872:	6013      	str	r3, [r2, #0]
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	20000004 	.word	0x20000004
 8000884:	20001954 	.word	0x20001954

08000888 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000888:	b480      	push	{r7}
 800088a:	af00      	add	r7, sp, #0
  return uwTick;
 800088c:	4b03      	ldr	r3, [pc, #12]	; (800089c <HAL_GetTick+0x14>)
 800088e:	681b      	ldr	r3, [r3, #0]
}
 8000890:	4618      	mov	r0, r3
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr
 800089a:	bf00      	nop
 800089c:	20001954 	.word	0x20001954

080008a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008a0:	b480      	push	{r7}
 80008a2:	b085      	sub	sp, #20
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	f003 0307 	and.w	r3, r3, #7
 80008ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80008b0:	4b0c      	ldr	r3, [pc, #48]	; (80008e4 <__NVIC_SetPriorityGrouping+0x44>)
 80008b2:	68db      	ldr	r3, [r3, #12]
 80008b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80008b6:	68ba      	ldr	r2, [r7, #8]
 80008b8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80008bc:	4013      	ands	r3, r2
 80008be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80008c4:	68bb      	ldr	r3, [r7, #8]
 80008c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80008c8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80008cc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80008d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80008d2:	4a04      	ldr	r2, [pc, #16]	; (80008e4 <__NVIC_SetPriorityGrouping+0x44>)
 80008d4:	68bb      	ldr	r3, [r7, #8]
 80008d6:	60d3      	str	r3, [r2, #12]
}
 80008d8:	bf00      	nop
 80008da:	3714      	adds	r7, #20
 80008dc:	46bd      	mov	sp, r7
 80008de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008e2:	4770      	bx	lr
 80008e4:	e000ed00 	.word	0xe000ed00

080008e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80008e8:	b480      	push	{r7}
 80008ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80008ec:	4b04      	ldr	r3, [pc, #16]	; (8000900 <__NVIC_GetPriorityGrouping+0x18>)
 80008ee:	68db      	ldr	r3, [r3, #12]
 80008f0:	0a1b      	lsrs	r3, r3, #8
 80008f2:	f003 0307 	and.w	r3, r3, #7
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr
 8000900:	e000ed00 	.word	0xe000ed00

08000904 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000904:	b480      	push	{r7}
 8000906:	b083      	sub	sp, #12
 8000908:	af00      	add	r7, sp, #0
 800090a:	4603      	mov	r3, r0
 800090c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800090e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000912:	2b00      	cmp	r3, #0
 8000914:	db0b      	blt.n	800092e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000916:	79fb      	ldrb	r3, [r7, #7]
 8000918:	f003 021f 	and.w	r2, r3, #31
 800091c:	4907      	ldr	r1, [pc, #28]	; (800093c <__NVIC_EnableIRQ+0x38>)
 800091e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000922:	095b      	lsrs	r3, r3, #5
 8000924:	2001      	movs	r0, #1
 8000926:	fa00 f202 	lsl.w	r2, r0, r2
 800092a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800092e:	bf00      	nop
 8000930:	370c      	adds	r7, #12
 8000932:	46bd      	mov	sp, r7
 8000934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000938:	4770      	bx	lr
 800093a:	bf00      	nop
 800093c:	e000e100 	.word	0xe000e100

08000940 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	4603      	mov	r3, r0
 8000948:	6039      	str	r1, [r7, #0]
 800094a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800094c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000950:	2b00      	cmp	r3, #0
 8000952:	db0a      	blt.n	800096a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000954:	683b      	ldr	r3, [r7, #0]
 8000956:	b2da      	uxtb	r2, r3
 8000958:	490c      	ldr	r1, [pc, #48]	; (800098c <__NVIC_SetPriority+0x4c>)
 800095a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800095e:	0112      	lsls	r2, r2, #4
 8000960:	b2d2      	uxtb	r2, r2
 8000962:	440b      	add	r3, r1
 8000964:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000968:	e00a      	b.n	8000980 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800096a:	683b      	ldr	r3, [r7, #0]
 800096c:	b2da      	uxtb	r2, r3
 800096e:	4908      	ldr	r1, [pc, #32]	; (8000990 <__NVIC_SetPriority+0x50>)
 8000970:	79fb      	ldrb	r3, [r7, #7]
 8000972:	f003 030f 	and.w	r3, r3, #15
 8000976:	3b04      	subs	r3, #4
 8000978:	0112      	lsls	r2, r2, #4
 800097a:	b2d2      	uxtb	r2, r2
 800097c:	440b      	add	r3, r1
 800097e:	761a      	strb	r2, [r3, #24]
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr
 800098c:	e000e100 	.word	0xe000e100
 8000990:	e000ed00 	.word	0xe000ed00

08000994 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000994:	b480      	push	{r7}
 8000996:	b089      	sub	sp, #36	; 0x24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	f003 0307 	and.w	r3, r3, #7
 80009a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80009a8:	69fb      	ldr	r3, [r7, #28]
 80009aa:	f1c3 0307 	rsb	r3, r3, #7
 80009ae:	2b04      	cmp	r3, #4
 80009b0:	bf28      	it	cs
 80009b2:	2304      	movcs	r3, #4
 80009b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80009b6:	69fb      	ldr	r3, [r7, #28]
 80009b8:	3304      	adds	r3, #4
 80009ba:	2b06      	cmp	r3, #6
 80009bc:	d902      	bls.n	80009c4 <NVIC_EncodePriority+0x30>
 80009be:	69fb      	ldr	r3, [r7, #28]
 80009c0:	3b03      	subs	r3, #3
 80009c2:	e000      	b.n	80009c6 <NVIC_EncodePriority+0x32>
 80009c4:	2300      	movs	r3, #0
 80009c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009c8:	f04f 32ff 	mov.w	r2, #4294967295
 80009cc:	69bb      	ldr	r3, [r7, #24]
 80009ce:	fa02 f303 	lsl.w	r3, r2, r3
 80009d2:	43da      	mvns	r2, r3
 80009d4:	68bb      	ldr	r3, [r7, #8]
 80009d6:	401a      	ands	r2, r3
 80009d8:	697b      	ldr	r3, [r7, #20]
 80009da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80009dc:	f04f 31ff 	mov.w	r1, #4294967295
 80009e0:	697b      	ldr	r3, [r7, #20]
 80009e2:	fa01 f303 	lsl.w	r3, r1, r3
 80009e6:	43d9      	mvns	r1, r3
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80009ec:	4313      	orrs	r3, r2
         );
}
 80009ee:	4618      	mov	r0, r3
 80009f0:	3724      	adds	r7, #36	; 0x24
 80009f2:	46bd      	mov	sp, r7
 80009f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f8:	4770      	bx	lr

080009fa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80009fa:	b580      	push	{r7, lr}
 80009fc:	b082      	sub	sp, #8
 80009fe:	af00      	add	r7, sp, #0
 8000a00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000a02:	6878      	ldr	r0, [r7, #4]
 8000a04:	f7ff ff4c 	bl	80008a0 <__NVIC_SetPriorityGrouping>
}
 8000a08:	bf00      	nop
 8000a0a:	3708      	adds	r7, #8
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	bd80      	pop	{r7, pc}

08000a10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000a10:	b580      	push	{r7, lr}
 8000a12:	b086      	sub	sp, #24
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	4603      	mov	r3, r0
 8000a18:	60b9      	str	r1, [r7, #8]
 8000a1a:	607a      	str	r2, [r7, #4]
 8000a1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000a22:	f7ff ff61 	bl	80008e8 <__NVIC_GetPriorityGrouping>
 8000a26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000a28:	687a      	ldr	r2, [r7, #4]
 8000a2a:	68b9      	ldr	r1, [r7, #8]
 8000a2c:	6978      	ldr	r0, [r7, #20]
 8000a2e:	f7ff ffb1 	bl	8000994 <NVIC_EncodePriority>
 8000a32:	4602      	mov	r2, r0
 8000a34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a38:	4611      	mov	r1, r2
 8000a3a:	4618      	mov	r0, r3
 8000a3c:	f7ff ff80 	bl	8000940 <__NVIC_SetPriority>
}
 8000a40:	bf00      	nop
 8000a42:	3718      	adds	r7, #24
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}

08000a48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	4603      	mov	r3, r0
 8000a50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000a52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a56:	4618      	mov	r0, r3
 8000a58:	f7ff ff54 	bl	8000904 <__NVIC_EnableIRQ>
}
 8000a5c:	bf00      	nop
 8000a5e:	3708      	adds	r7, #8
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}

08000a64 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000a64:	b580      	push	{r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8000a70:	f7ff ff0a 	bl	8000888 <HAL_GetTick>
 8000a74:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8000a76:	687b      	ldr	r3, [r7, #4]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d101      	bne.n	8000a80 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e099      	b.n	8000bb4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	2202      	movs	r2, #2
 8000a84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8000a90:	687b      	ldr	r3, [r7, #4]
 8000a92:	681b      	ldr	r3, [r3, #0]
 8000a94:	681a      	ldr	r2, [r3, #0]
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f022 0201 	bic.w	r2, r2, #1
 8000a9e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000aa0:	e00f      	b.n	8000ac2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000aa2:	f7ff fef1 	bl	8000888 <HAL_GetTick>
 8000aa6:	4602      	mov	r2, r0
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	1ad3      	subs	r3, r2, r3
 8000aac:	2b05      	cmp	r3, #5
 8000aae:	d908      	bls.n	8000ac2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ab0:	687b      	ldr	r3, [r7, #4]
 8000ab2:	2220      	movs	r2, #32
 8000ab4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	2203      	movs	r2, #3
 8000aba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8000abe:	2303      	movs	r3, #3
 8000ac0:	e078      	b.n	8000bb4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	681b      	ldr	r3, [r3, #0]
 8000ac6:	681b      	ldr	r3, [r3, #0]
 8000ac8:	f003 0301 	and.w	r3, r3, #1
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d1e8      	bne.n	8000aa2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000ad8:	697a      	ldr	r2, [r7, #20]
 8000ada:	4b38      	ldr	r3, [pc, #224]	; (8000bbc <HAL_DMA_Init+0x158>)
 8000adc:	4013      	ands	r3, r2
 8000ade:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	685a      	ldr	r2, [r3, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]
 8000ae6:	689b      	ldr	r3, [r3, #8]
 8000ae8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000aee:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000af0:	687b      	ldr	r3, [r7, #4]
 8000af2:	691b      	ldr	r3, [r3, #16]
 8000af4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000afa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	699b      	ldr	r3, [r3, #24]
 8000b00:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000b06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	6a1b      	ldr	r3, [r3, #32]
 8000b0c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8000b0e:	697a      	ldr	r2, [r7, #20]
 8000b10:	4313      	orrs	r3, r2
 8000b12:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b18:	2b04      	cmp	r3, #4
 8000b1a:	d107      	bne.n	8000b2c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b24:	4313      	orrs	r3, r2
 8000b26:	697a      	ldr	r2, [r7, #20]
 8000b28:	4313      	orrs	r3, r2
 8000b2a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8000b2c:	687b      	ldr	r3, [r7, #4]
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	697a      	ldr	r2, [r7, #20]
 8000b32:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	695b      	ldr	r3, [r3, #20]
 8000b3a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000b3c:	697b      	ldr	r3, [r7, #20]
 8000b3e:	f023 0307 	bic.w	r3, r3, #7
 8000b42:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b48:	697a      	ldr	r2, [r7, #20]
 8000b4a:	4313      	orrs	r3, r2
 8000b4c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b52:	2b04      	cmp	r3, #4
 8000b54:	d117      	bne.n	8000b86 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b5a:	697a      	ldr	r2, [r7, #20]
 8000b5c:	4313      	orrs	r3, r2
 8000b5e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	d00e      	beq.n	8000b86 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8000b68:	6878      	ldr	r0, [r7, #4]
 8000b6a:	f000 fa6f 	bl	800104c <DMA_CheckFifoParam>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d008      	beq.n	8000b86 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	2240      	movs	r2, #64	; 0x40
 8000b78:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000b7a:	687b      	ldr	r3, [r7, #4]
 8000b7c:	2201      	movs	r2, #1
 8000b7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8000b82:	2301      	movs	r3, #1
 8000b84:	e016      	b.n	8000bb4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	697a      	ldr	r2, [r7, #20]
 8000b8c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8000b8e:	6878      	ldr	r0, [r7, #4]
 8000b90:	f000 fa26 	bl	8000fe0 <DMA_CalcBaseAndBitshift>
 8000b94:	4603      	mov	r3, r0
 8000b96:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000b9c:	223f      	movs	r2, #63	; 0x3f
 8000b9e:	409a      	lsls	r2, r3
 8000ba0:	68fb      	ldr	r3, [r7, #12]
 8000ba2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000ba4:	687b      	ldr	r3, [r7, #4]
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	2201      	movs	r2, #1
 8000bae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8000bb2:	2300      	movs	r3, #0
}
 8000bb4:	4618      	mov	r0, r3
 8000bb6:	3718      	adds	r7, #24
 8000bb8:	46bd      	mov	sp, r7
 8000bba:	bd80      	pop	{r7, pc}
 8000bbc:	f010803f 	.word	0xf010803f

08000bc0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b086      	sub	sp, #24
 8000bc4:	af00      	add	r7, sp, #0
 8000bc6:	60f8      	str	r0, [r7, #12]
 8000bc8:	60b9      	str	r1, [r7, #8]
 8000bca:	607a      	str	r2, [r7, #4]
 8000bcc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000bd2:	68fb      	ldr	r3, [r7, #12]
 8000bd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000bd6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8000bde:	2b01      	cmp	r3, #1
 8000be0:	d101      	bne.n	8000be6 <HAL_DMA_Start_IT+0x26>
 8000be2:	2302      	movs	r3, #2
 8000be4:	e040      	b.n	8000c68 <HAL_DMA_Start_IT+0xa8>
 8000be6:	68fb      	ldr	r3, [r7, #12]
 8000be8:	2201      	movs	r2, #1
 8000bea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8000bee:	68fb      	ldr	r3, [r7, #12]
 8000bf0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000bf4:	b2db      	uxtb	r3, r3
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d12f      	bne.n	8000c5a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8000bfa:	68fb      	ldr	r3, [r7, #12]
 8000bfc:	2202      	movs	r2, #2
 8000bfe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	2200      	movs	r2, #0
 8000c06:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8000c08:	683b      	ldr	r3, [r7, #0]
 8000c0a:	687a      	ldr	r2, [r7, #4]
 8000c0c:	68b9      	ldr	r1, [r7, #8]
 8000c0e:	68f8      	ldr	r0, [r7, #12]
 8000c10:	f000 f9b8 	bl	8000f84 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c18:	223f      	movs	r2, #63	; 0x3f
 8000c1a:	409a      	lsls	r2, r3
 8000c1c:	693b      	ldr	r3, [r7, #16]
 8000c1e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	681a      	ldr	r2, [r3, #0]
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	f042 0216 	orr.w	r2, r2, #22
 8000c2e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d007      	beq.n	8000c48 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	681a      	ldr	r2, [r3, #0]
 8000c3e:	68fb      	ldr	r3, [r7, #12]
 8000c40:	681b      	ldr	r3, [r3, #0]
 8000c42:	f042 0208 	orr.w	r2, r2, #8
 8000c46:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8000c48:	68fb      	ldr	r3, [r7, #12]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	681b      	ldr	r3, [r3, #0]
 8000c52:	f042 0201 	orr.w	r2, r2, #1
 8000c56:	601a      	str	r2, [r3, #0]
 8000c58:	e005      	b.n	8000c66 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8000c5a:	68fb      	ldr	r3, [r7, #12]
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8000c62:	2302      	movs	r3, #2
 8000c64:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8000c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8000c68:	4618      	mov	r0, r3
 8000c6a:	3718      	adds	r7, #24
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bd80      	pop	{r7, pc}

08000c70 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b086      	sub	sp, #24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8000c78:	2300      	movs	r3, #0
 8000c7a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8000c7c:	4b8e      	ldr	r3, [pc, #568]	; (8000eb8 <HAL_DMA_IRQHandler+0x248>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a8e      	ldr	r2, [pc, #568]	; (8000ebc <HAL_DMA_IRQHandler+0x24c>)
 8000c82:	fba2 2303 	umull	r2, r3, r2, r3
 8000c86:	0a9b      	lsrs	r3, r3, #10
 8000c88:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000c8e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8000c90:	693b      	ldr	r3, [r7, #16]
 8000c92:	681b      	ldr	r3, [r3, #0]
 8000c94:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c9a:	2208      	movs	r2, #8
 8000c9c:	409a      	lsls	r2, r3
 8000c9e:	68fb      	ldr	r3, [r7, #12]
 8000ca0:	4013      	ands	r3, r2
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d01a      	beq.n	8000cdc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 0304 	and.w	r3, r3, #4
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d013      	beq.n	8000cdc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	681b      	ldr	r3, [r3, #0]
 8000cb8:	681a      	ldr	r2, [r3, #0]
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	f022 0204 	bic.w	r2, r2, #4
 8000cc2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cc8:	2208      	movs	r2, #8
 8000cca:	409a      	lsls	r2, r3
 8000ccc:	693b      	ldr	r3, [r7, #16]
 8000cce:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000cd4:	f043 0201 	orr.w	r2, r3, #1
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000ce0:	2201      	movs	r2, #1
 8000ce2:	409a      	lsls	r2, r3
 8000ce4:	68fb      	ldr	r3, [r7, #12]
 8000ce6:	4013      	ands	r3, r2
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d012      	beq.n	8000d12 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	695b      	ldr	r3, [r3, #20]
 8000cf2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d00b      	beq.n	8000d12 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000cfe:	2201      	movs	r2, #1
 8000d00:	409a      	lsls	r2, r3
 8000d02:	693b      	ldr	r3, [r7, #16]
 8000d04:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d0a:	f043 0202 	orr.w	r2, r3, #2
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d16:	2204      	movs	r2, #4
 8000d18:	409a      	lsls	r2, r3
 8000d1a:	68fb      	ldr	r3, [r7, #12]
 8000d1c:	4013      	ands	r3, r2
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d012      	beq.n	8000d48 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d00b      	beq.n	8000d48 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d34:	2204      	movs	r2, #4
 8000d36:	409a      	lsls	r2, r3
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000d40:	f043 0204 	orr.w	r2, r3, #4
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d4c:	2210      	movs	r2, #16
 8000d4e:	409a      	lsls	r2, r3
 8000d50:	68fb      	ldr	r3, [r7, #12]
 8000d52:	4013      	ands	r3, r2
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d043      	beq.n	8000de0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8000d58:	687b      	ldr	r3, [r7, #4]
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 0308 	and.w	r3, r3, #8
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	d03c      	beq.n	8000de0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000d6a:	2210      	movs	r2, #16
 8000d6c:	409a      	lsls	r2, r3
 8000d6e:	693b      	ldr	r3, [r7, #16]
 8000d70:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	681b      	ldr	r3, [r3, #0]
 8000d76:	681b      	ldr	r3, [r3, #0]
 8000d78:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d018      	beq.n	8000db2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d108      	bne.n	8000da0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d024      	beq.n	8000de0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d9a:	6878      	ldr	r0, [r7, #4]
 8000d9c:	4798      	blx	r3
 8000d9e:	e01f      	b.n	8000de0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d01b      	beq.n	8000de0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000dac:	6878      	ldr	r0, [r7, #4]
 8000dae:	4798      	blx	r3
 8000db0:	e016      	b.n	8000de0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	681b      	ldr	r3, [r3, #0]
 8000db6:	681b      	ldr	r3, [r3, #0]
 8000db8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d107      	bne.n	8000dd0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	681a      	ldr	r2, [r3, #0]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	681b      	ldr	r3, [r3, #0]
 8000dca:	f022 0208 	bic.w	r2, r2, #8
 8000dce:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d003      	beq.n	8000de0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ddc:	6878      	ldr	r0, [r7, #4]
 8000dde:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000de4:	2220      	movs	r2, #32
 8000de6:	409a      	lsls	r2, r3
 8000de8:	68fb      	ldr	r3, [r7, #12]
 8000dea:	4013      	ands	r3, r2
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	f000 808f 	beq.w	8000f10 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	681b      	ldr	r3, [r3, #0]
 8000df8:	f003 0310 	and.w	r3, r3, #16
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	f000 8087 	beq.w	8000f10 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e06:	2220      	movs	r2, #32
 8000e08:	409a      	lsls	r2, r3
 8000e0a:	693b      	ldr	r3, [r7, #16]
 8000e0c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8000e0e:	687b      	ldr	r3, [r7, #4]
 8000e10:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000e14:	b2db      	uxtb	r3, r3
 8000e16:	2b05      	cmp	r3, #5
 8000e18:	d136      	bne.n	8000e88 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e1a:	687b      	ldr	r3, [r7, #4]
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	681a      	ldr	r2, [r3, #0]
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	f022 0216 	bic.w	r2, r2, #22
 8000e28:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	695a      	ldr	r2, [r3, #20]
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000e38:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d103      	bne.n	8000e4a <HAL_DMA_IRQHandler+0x1da>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d007      	beq.n	8000e5a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	681b      	ldr	r3, [r3, #0]
 8000e4e:	681a      	ldr	r2, [r3, #0]
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f022 0208 	bic.w	r2, r2, #8
 8000e58:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000e5e:	223f      	movs	r2, #63	; 0x3f
 8000e60:	409a      	lsls	r2, r3
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	2201      	movs	r2, #1
 8000e6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	2200      	movs	r2, #0
 8000e72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d07e      	beq.n	8000f7c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8000e7e:	687b      	ldr	r3, [r7, #4]
 8000e80:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000e82:	6878      	ldr	r0, [r7, #4]
 8000e84:	4798      	blx	r3
        }
        return;
 8000e86:	e079      	b.n	8000f7c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	681b      	ldr	r3, [r3, #0]
 8000e8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d01d      	beq.n	8000ed2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	681b      	ldr	r3, [r3, #0]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d10d      	bne.n	8000ec0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8000ea4:	687b      	ldr	r3, [r7, #4]
 8000ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d031      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eb0:	6878      	ldr	r0, [r7, #4]
 8000eb2:	4798      	blx	r3
 8000eb4:	e02c      	b.n	8000f10 <HAL_DMA_IRQHandler+0x2a0>
 8000eb6:	bf00      	nop
 8000eb8:	20000000 	.word	0x20000000
 8000ebc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ec4:	2b00      	cmp	r3, #0
 8000ec6:	d023      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000ecc:	6878      	ldr	r0, [r7, #4]
 8000ece:	4798      	blx	r3
 8000ed0:	e01e      	b.n	8000f10 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d10f      	bne.n	8000f00 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f022 0210 	bic.w	r2, r2, #16
 8000eee:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	2201      	movs	r2, #1
 8000ef4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	2200      	movs	r2, #0
 8000efc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f04:	2b00      	cmp	r3, #0
 8000f06:	d003      	beq.n	8000f10 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f0c:	6878      	ldr	r0, [r7, #4]
 8000f0e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	d032      	beq.n	8000f7e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8000f1c:	f003 0301 	and.w	r3, r3, #1
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d022      	beq.n	8000f6a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	2205      	movs	r2, #5
 8000f28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	681a      	ldr	r2, [r3, #0]
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	f022 0201 	bic.w	r2, r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8000f3c:	68bb      	ldr	r3, [r7, #8]
 8000f3e:	3301      	adds	r3, #1
 8000f40:	60bb      	str	r3, [r7, #8]
 8000f42:	697a      	ldr	r2, [r7, #20]
 8000f44:	429a      	cmp	r2, r3
 8000f46:	d307      	bcc.n	8000f58 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	f003 0301 	and.w	r3, r3, #1
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d1f2      	bne.n	8000f3c <HAL_DMA_IRQHandler+0x2cc>
 8000f56:	e000      	b.n	8000f5a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8000f58:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2200      	movs	r2, #0
 8000f66:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d005      	beq.n	8000f7e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f76:	6878      	ldr	r0, [r7, #4]
 8000f78:	4798      	blx	r3
 8000f7a:	e000      	b.n	8000f7e <HAL_DMA_IRQHandler+0x30e>
        return;
 8000f7c:	bf00      	nop
    }
  }
}
 8000f7e:	3718      	adds	r7, #24
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000f84:	b480      	push	{r7}
 8000f86:	b085      	sub	sp, #20
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	60f8      	str	r0, [r7, #12]
 8000f8c:	60b9      	str	r1, [r7, #8]
 8000f8e:	607a      	str	r2, [r7, #4]
 8000f90:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	681a      	ldr	r2, [r3, #0]
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000fa0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8000fa2:	68fb      	ldr	r3, [r7, #12]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	683a      	ldr	r2, [r7, #0]
 8000fa8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	689b      	ldr	r3, [r3, #8]
 8000fae:	2b40      	cmp	r3, #64	; 0x40
 8000fb0:	d108      	bne.n	8000fc4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8000fb2:	68fb      	ldr	r3, [r7, #12]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	687a      	ldr	r2, [r7, #4]
 8000fb8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	68ba      	ldr	r2, [r7, #8]
 8000fc0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8000fc2:	e007      	b.n	8000fd4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8000fc4:	68fb      	ldr	r3, [r7, #12]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	68ba      	ldr	r2, [r7, #8]
 8000fca:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	687a      	ldr	r2, [r7, #4]
 8000fd2:	60da      	str	r2, [r3, #12]
}
 8000fd4:	bf00      	nop
 8000fd6:	3714      	adds	r7, #20
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b085      	sub	sp, #20
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	3b10      	subs	r3, #16
 8000ff0:	4a14      	ldr	r2, [pc, #80]	; (8001044 <DMA_CalcBaseAndBitshift+0x64>)
 8000ff2:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff6:	091b      	lsrs	r3, r3, #4
 8000ff8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8000ffa:	4a13      	ldr	r2, [pc, #76]	; (8001048 <DMA_CalcBaseAndBitshift+0x68>)
 8000ffc:	68fb      	ldr	r3, [r7, #12]
 8000ffe:	4413      	add	r3, r2
 8001000:	781b      	ldrb	r3, [r3, #0]
 8001002:	461a      	mov	r2, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	2b03      	cmp	r3, #3
 800100c:	d909      	bls.n	8001022 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800100e:	687b      	ldr	r3, [r7, #4]
 8001010:	681b      	ldr	r3, [r3, #0]
 8001012:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001016:	f023 0303 	bic.w	r3, r3, #3
 800101a:	1d1a      	adds	r2, r3, #4
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	659a      	str	r2, [r3, #88]	; 0x58
 8001020:	e007      	b.n	8001032 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800102a:	f023 0303 	bic.w	r3, r3, #3
 800102e:	687a      	ldr	r2, [r7, #4]
 8001030:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001036:	4618      	mov	r0, r3
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr
 8001042:	bf00      	nop
 8001044:	aaaaaaab 	.word	0xaaaaaaab
 8001048:	08001fa0 	.word	0x08001fa0

0800104c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800104c:	b480      	push	{r7}
 800104e:	b085      	sub	sp, #20
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001054:	2300      	movs	r3, #0
 8001056:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800105c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d11f      	bne.n	80010a6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	2b03      	cmp	r3, #3
 800106a:	d856      	bhi.n	800111a <DMA_CheckFifoParam+0xce>
 800106c:	a201      	add	r2, pc, #4	; (adr r2, 8001074 <DMA_CheckFifoParam+0x28>)
 800106e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001072:	bf00      	nop
 8001074:	08001085 	.word	0x08001085
 8001078:	08001097 	.word	0x08001097
 800107c:	08001085 	.word	0x08001085
 8001080:	0800111b 	.word	0x0800111b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001088:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800108c:	2b00      	cmp	r3, #0
 800108e:	d046      	beq.n	800111e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001090:	2301      	movs	r3, #1
 8001092:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001094:	e043      	b.n	800111e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800109a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800109e:	d140      	bne.n	8001122 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80010a4:	e03d      	b.n	8001122 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	699b      	ldr	r3, [r3, #24]
 80010aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80010ae:	d121      	bne.n	80010f4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	2b03      	cmp	r3, #3
 80010b4:	d837      	bhi.n	8001126 <DMA_CheckFifoParam+0xda>
 80010b6:	a201      	add	r2, pc, #4	; (adr r2, 80010bc <DMA_CheckFifoParam+0x70>)
 80010b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80010bc:	080010cd 	.word	0x080010cd
 80010c0:	080010d3 	.word	0x080010d3
 80010c4:	080010cd 	.word	0x080010cd
 80010c8:	080010e5 	.word	0x080010e5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80010cc:	2301      	movs	r3, #1
 80010ce:	73fb      	strb	r3, [r7, #15]
      break;
 80010d0:	e030      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010d6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d025      	beq.n	800112a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80010e2:	e022      	b.n	800112a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80010e8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80010ec:	d11f      	bne.n	800112e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80010f2:	e01c      	b.n	800112e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80010f4:	68bb      	ldr	r3, [r7, #8]
 80010f6:	2b02      	cmp	r3, #2
 80010f8:	d903      	bls.n	8001102 <DMA_CheckFifoParam+0xb6>
 80010fa:	68bb      	ldr	r3, [r7, #8]
 80010fc:	2b03      	cmp	r3, #3
 80010fe:	d003      	beq.n	8001108 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001100:	e018      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	73fb      	strb	r3, [r7, #15]
      break;
 8001106:	e015      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800110c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d00e      	beq.n	8001132 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	73fb      	strb	r3, [r7, #15]
      break;
 8001118:	e00b      	b.n	8001132 <DMA_CheckFifoParam+0xe6>
      break;
 800111a:	bf00      	nop
 800111c:	e00a      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      break;
 800111e:	bf00      	nop
 8001120:	e008      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      break;
 8001122:	bf00      	nop
 8001124:	e006      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      break;
 8001126:	bf00      	nop
 8001128:	e004      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      break;
 800112a:	bf00      	nop
 800112c:	e002      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      break;   
 800112e:	bf00      	nop
 8001130:	e000      	b.n	8001134 <DMA_CheckFifoParam+0xe8>
      break;
 8001132:	bf00      	nop
    }
  } 
  
  return status; 
 8001134:	7bfb      	ldrb	r3, [r7, #15]
}
 8001136:	4618      	mov	r0, r3
 8001138:	3714      	adds	r7, #20
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop

08001144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001144:	b480      	push	{r7}
 8001146:	b089      	sub	sp, #36	; 0x24
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
 800114c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001156:	2300      	movs	r3, #0
 8001158:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800115a:	2300      	movs	r3, #0
 800115c:	61fb      	str	r3, [r7, #28]
 800115e:	e159      	b.n	8001414 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001160:	2201      	movs	r2, #1
 8001162:	69fb      	ldr	r3, [r7, #28]
 8001164:	fa02 f303 	lsl.w	r3, r2, r3
 8001168:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800116a:	683b      	ldr	r3, [r7, #0]
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	697a      	ldr	r2, [r7, #20]
 8001170:	4013      	ands	r3, r2
 8001172:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001174:	693a      	ldr	r2, [r7, #16]
 8001176:	697b      	ldr	r3, [r7, #20]
 8001178:	429a      	cmp	r2, r3
 800117a:	f040 8148 	bne.w	800140e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800117e:	683b      	ldr	r3, [r7, #0]
 8001180:	685b      	ldr	r3, [r3, #4]
 8001182:	f003 0303 	and.w	r3, r3, #3
 8001186:	2b01      	cmp	r3, #1
 8001188:	d005      	beq.n	8001196 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001192:	2b02      	cmp	r3, #2
 8001194:	d130      	bne.n	80011f8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800119c:	69fb      	ldr	r3, [r7, #28]
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	2203      	movs	r2, #3
 80011a2:	fa02 f303 	lsl.w	r3, r2, r3
 80011a6:	43db      	mvns	r3, r3
 80011a8:	69ba      	ldr	r2, [r7, #24]
 80011aa:	4013      	ands	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011ae:	683b      	ldr	r3, [r7, #0]
 80011b0:	68da      	ldr	r2, [r3, #12]
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	005b      	lsls	r3, r3, #1
 80011b6:	fa02 f303 	lsl.w	r3, r2, r3
 80011ba:	69ba      	ldr	r2, [r7, #24]
 80011bc:	4313      	orrs	r3, r2
 80011be:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	69ba      	ldr	r2, [r7, #24]
 80011c4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	685b      	ldr	r3, [r3, #4]
 80011ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011cc:	2201      	movs	r2, #1
 80011ce:	69fb      	ldr	r3, [r7, #28]
 80011d0:	fa02 f303 	lsl.w	r3, r2, r3
 80011d4:	43db      	mvns	r3, r3
 80011d6:	69ba      	ldr	r2, [r7, #24]
 80011d8:	4013      	ands	r3, r2
 80011da:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011dc:	683b      	ldr	r3, [r7, #0]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	091b      	lsrs	r3, r3, #4
 80011e2:	f003 0201 	and.w	r2, r3, #1
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	fa02 f303 	lsl.w	r3, r2, r3
 80011ec:	69ba      	ldr	r2, [r7, #24]
 80011ee:	4313      	orrs	r3, r2
 80011f0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	685b      	ldr	r3, [r3, #4]
 80011fc:	f003 0303 	and.w	r3, r3, #3
 8001200:	2b03      	cmp	r3, #3
 8001202:	d017      	beq.n	8001234 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800120a:	69fb      	ldr	r3, [r7, #28]
 800120c:	005b      	lsls	r3, r3, #1
 800120e:	2203      	movs	r2, #3
 8001210:	fa02 f303 	lsl.w	r3, r2, r3
 8001214:	43db      	mvns	r3, r3
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	4013      	ands	r3, r2
 800121a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800121c:	683b      	ldr	r3, [r7, #0]
 800121e:	689a      	ldr	r2, [r3, #8]
 8001220:	69fb      	ldr	r3, [r7, #28]
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	fa02 f303 	lsl.w	r3, r2, r3
 8001228:	69ba      	ldr	r2, [r7, #24]
 800122a:	4313      	orrs	r3, r2
 800122c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001234:	683b      	ldr	r3, [r7, #0]
 8001236:	685b      	ldr	r3, [r3, #4]
 8001238:	f003 0303 	and.w	r3, r3, #3
 800123c:	2b02      	cmp	r3, #2
 800123e:	d123      	bne.n	8001288 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001240:	69fb      	ldr	r3, [r7, #28]
 8001242:	08da      	lsrs	r2, r3, #3
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	3208      	adds	r2, #8
 8001248:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800124c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800124e:	69fb      	ldr	r3, [r7, #28]
 8001250:	f003 0307 	and.w	r3, r3, #7
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	220f      	movs	r2, #15
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	691a      	ldr	r2, [r3, #16]
 8001268:	69fb      	ldr	r3, [r7, #28]
 800126a:	f003 0307 	and.w	r3, r3, #7
 800126e:	009b      	lsls	r3, r3, #2
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800127a:	69fb      	ldr	r3, [r7, #28]
 800127c:	08da      	lsrs	r2, r3, #3
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	3208      	adds	r2, #8
 8001282:	69b9      	ldr	r1, [r7, #24]
 8001284:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800128e:	69fb      	ldr	r3, [r7, #28]
 8001290:	005b      	lsls	r3, r3, #1
 8001292:	2203      	movs	r2, #3
 8001294:	fa02 f303 	lsl.w	r3, r2, r3
 8001298:	43db      	mvns	r3, r3
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4013      	ands	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012a0:	683b      	ldr	r3, [r7, #0]
 80012a2:	685b      	ldr	r3, [r3, #4]
 80012a4:	f003 0203 	and.w	r2, r3, #3
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	f000 80a2 	beq.w	800140e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ca:	2300      	movs	r3, #0
 80012cc:	60fb      	str	r3, [r7, #12]
 80012ce:	4b57      	ldr	r3, [pc, #348]	; (800142c <HAL_GPIO_Init+0x2e8>)
 80012d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012d2:	4a56      	ldr	r2, [pc, #344]	; (800142c <HAL_GPIO_Init+0x2e8>)
 80012d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80012d8:	6453      	str	r3, [r2, #68]	; 0x44
 80012da:	4b54      	ldr	r3, [pc, #336]	; (800142c <HAL_GPIO_Init+0x2e8>)
 80012dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80012e2:	60fb      	str	r3, [r7, #12]
 80012e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012e6:	4a52      	ldr	r2, [pc, #328]	; (8001430 <HAL_GPIO_Init+0x2ec>)
 80012e8:	69fb      	ldr	r3, [r7, #28]
 80012ea:	089b      	lsrs	r3, r3, #2
 80012ec:	3302      	adds	r3, #2
 80012ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f4:	69fb      	ldr	r3, [r7, #28]
 80012f6:	f003 0303 	and.w	r3, r3, #3
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	220f      	movs	r2, #15
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	43db      	mvns	r3, r3
 8001304:	69ba      	ldr	r2, [r7, #24]
 8001306:	4013      	ands	r3, r2
 8001308:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800130a:	687b      	ldr	r3, [r7, #4]
 800130c:	4a49      	ldr	r2, [pc, #292]	; (8001434 <HAL_GPIO_Init+0x2f0>)
 800130e:	4293      	cmp	r3, r2
 8001310:	d019      	beq.n	8001346 <HAL_GPIO_Init+0x202>
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	4a48      	ldr	r2, [pc, #288]	; (8001438 <HAL_GPIO_Init+0x2f4>)
 8001316:	4293      	cmp	r3, r2
 8001318:	d013      	beq.n	8001342 <HAL_GPIO_Init+0x1fe>
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	4a47      	ldr	r2, [pc, #284]	; (800143c <HAL_GPIO_Init+0x2f8>)
 800131e:	4293      	cmp	r3, r2
 8001320:	d00d      	beq.n	800133e <HAL_GPIO_Init+0x1fa>
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a46      	ldr	r2, [pc, #280]	; (8001440 <HAL_GPIO_Init+0x2fc>)
 8001326:	4293      	cmp	r3, r2
 8001328:	d007      	beq.n	800133a <HAL_GPIO_Init+0x1f6>
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	4a45      	ldr	r2, [pc, #276]	; (8001444 <HAL_GPIO_Init+0x300>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d101      	bne.n	8001336 <HAL_GPIO_Init+0x1f2>
 8001332:	2304      	movs	r3, #4
 8001334:	e008      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001336:	2307      	movs	r3, #7
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x204>
 800133a:	2303      	movs	r3, #3
 800133c:	e004      	b.n	8001348 <HAL_GPIO_Init+0x204>
 800133e:	2302      	movs	r3, #2
 8001340:	e002      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <HAL_GPIO_Init+0x204>
 8001346:	2300      	movs	r3, #0
 8001348:	69fa      	ldr	r2, [r7, #28]
 800134a:	f002 0203 	and.w	r2, r2, #3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4093      	lsls	r3, r2
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001358:	4935      	ldr	r1, [pc, #212]	; (8001430 <HAL_GPIO_Init+0x2ec>)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001366:	4b38      	ldr	r3, [pc, #224]	; (8001448 <HAL_GPIO_Init+0x304>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	43db      	mvns	r3, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4013      	ands	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800138a:	4a2f      	ldr	r2, [pc, #188]	; (8001448 <HAL_GPIO_Init+0x304>)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001390:	4b2d      	ldr	r3, [pc, #180]	; (8001448 <HAL_GPIO_Init+0x304>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013b4:	4a24      	ldr	r2, [pc, #144]	; (8001448 <HAL_GPIO_Init+0x304>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013ba:	4b23      	ldr	r3, [pc, #140]	; (8001448 <HAL_GPIO_Init+0x304>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013de:	4a1a      	ldr	r2, [pc, #104]	; (8001448 <HAL_GPIO_Init+0x304>)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013e4:	4b18      	ldr	r3, [pc, #96]	; (8001448 <HAL_GPIO_Init+0x304>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001408:	4a0f      	ldr	r2, [pc, #60]	; (8001448 <HAL_GPIO_Init+0x304>)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3301      	adds	r3, #1
 8001412:	61fb      	str	r3, [r7, #28]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	f67f aea2 	bls.w	8001160 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3724      	adds	r7, #36	; 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40023800 	.word	0x40023800
 8001430:	40013800 	.word	0x40013800
 8001434:	40020000 	.word	0x40020000
 8001438:	40020400 	.word	0x40020400
 800143c:	40020800 	.word	0x40020800
 8001440:	40020c00 	.word	0x40020c00
 8001444:	40021000 	.word	0x40021000
 8001448:	40013c00 	.word	0x40013c00

0800144c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800144c:	b480      	push	{r7}
 800144e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001450:	4b03      	ldr	r3, [pc, #12]	; (8001460 <HAL_RCC_GetHCLKFreq+0x14>)
 8001452:	681b      	ldr	r3, [r3, #0]
}
 8001454:	4618      	mov	r0, r3
 8001456:	46bd      	mov	sp, r7
 8001458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800145c:	4770      	bx	lr
 800145e:	bf00      	nop
 8001460:	20000000 	.word	0x20000000

08001464 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001464:	b580      	push	{r7, lr}
 8001466:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001468:	f7ff fff0 	bl	800144c <HAL_RCC_GetHCLKFreq>
 800146c:	4602      	mov	r2, r0
 800146e:	4b05      	ldr	r3, [pc, #20]	; (8001484 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	0a9b      	lsrs	r3, r3, #10
 8001474:	f003 0307 	and.w	r3, r3, #7
 8001478:	4903      	ldr	r1, [pc, #12]	; (8001488 <HAL_RCC_GetPCLK1Freq+0x24>)
 800147a:	5ccb      	ldrb	r3, [r1, r3]
 800147c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001480:	4618      	mov	r0, r3
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40023800 	.word	0x40023800
 8001488:	08001f98 	.word	0x08001f98

0800148c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001490:	f7ff ffdc 	bl	800144c <HAL_RCC_GetHCLKFreq>
 8001494:	4602      	mov	r2, r0
 8001496:	4b05      	ldr	r3, [pc, #20]	; (80014ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	0b5b      	lsrs	r3, r3, #13
 800149c:	f003 0307 	and.w	r3, r3, #7
 80014a0:	4903      	ldr	r1, [pc, #12]	; (80014b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80014a2:	5ccb      	ldrb	r3, [r1, r3]
 80014a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80014a8:	4618      	mov	r0, r3
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	40023800 	.word	0x40023800
 80014b0:	08001f98 	.word	0x08001f98

080014b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d101      	bne.n	80014c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80014c2:	2301      	movs	r3, #1
 80014c4:	e03f      	b.n	8001546 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80014cc:	b2db      	uxtb	r3, r3
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d106      	bne.n	80014e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2200      	movs	r2, #0
 80014d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f7ff f8ae 	bl	800063c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	2224      	movs	r2, #36	; 0x24
 80014e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	68da      	ldr	r2, [r3, #12]
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80014f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 faa5 	bl	8001a48 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	691a      	ldr	r2, [r3, #16]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800150c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	695a      	ldr	r2, [r3, #20]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800151c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800152c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	2200      	movs	r2, #0
 8001532:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	2220      	movs	r2, #32
 8001538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2220      	movs	r2, #32
 8001540:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001544:	2300      	movs	r3, #0
}
 8001546:	4618      	mov	r0, r3
 8001548:	3708      	adds	r7, #8
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800154e:	b580      	push	{r7, lr}
 8001550:	b084      	sub	sp, #16
 8001552:	af00      	add	r7, sp, #0
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	4613      	mov	r3, r2
 800155a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800155c:	68fb      	ldr	r3, [r7, #12]
 800155e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8001562:	b2db      	uxtb	r3, r3
 8001564:	2b20      	cmp	r3, #32
 8001566:	d11d      	bne.n	80015a4 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8001568:	68bb      	ldr	r3, [r7, #8]
 800156a:	2b00      	cmp	r3, #0
 800156c:	d002      	beq.n	8001574 <HAL_UART_Receive_DMA+0x26>
 800156e:	88fb      	ldrh	r3, [r7, #6]
 8001570:	2b00      	cmp	r3, #0
 8001572:	d101      	bne.n	8001578 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8001574:	2301      	movs	r3, #1
 8001576:	e016      	b.n	80015a6 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800157e:	2b01      	cmp	r3, #1
 8001580:	d101      	bne.n	8001586 <HAL_UART_Receive_DMA+0x38>
 8001582:	2302      	movs	r3, #2
 8001584:	e00f      	b.n	80015a6 <HAL_UART_Receive_DMA+0x58>
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	2201      	movs	r2, #1
 800158a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	2200      	movs	r2, #0
 8001592:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8001594:	88fb      	ldrh	r3, [r7, #6]
 8001596:	461a      	mov	r2, r3
 8001598:	68b9      	ldr	r1, [r7, #8]
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f000 f92a 	bl	80017f4 <UART_Start_Receive_DMA>
 80015a0:	4603      	mov	r3, r0
 80015a2:	e000      	b.n	80015a6 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 80015a4:	2302      	movs	r3, #2
  }
}
 80015a6:	4618      	mov	r0, r3
 80015a8:	3710      	adds	r7, #16
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80015ae:	b480      	push	{r7}
 80015b0:	b083      	sub	sp, #12
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80015b6:	bf00      	nop
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d4:	4770      	bx	lr

080015d6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80015d6:	b480      	push	{r7}
 80015d8:	b083      	sub	sp, #12
 80015da:	af00      	add	r7, sp, #0
 80015dc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	460b      	mov	r3, r1
 80015f4:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80015f6:	bf00      	nop
 80015f8:	370c      	adds	r7, #12
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr

08001602 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8001602:	b580      	push	{r7, lr}
 8001604:	b09c      	sub	sp, #112	; 0x70
 8001606:	af00      	add	r7, sp, #0
 8001608:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800160e:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800161a:	2b00      	cmp	r3, #0
 800161c:	d172      	bne.n	8001704 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800161e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001620:	2200      	movs	r2, #0
 8001622:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8001624:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	330c      	adds	r3, #12
 800162a:	64fb      	str	r3, [r7, #76]	; 0x4c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800162c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800162e:	e853 3f00 	ldrex	r3, [r3]
 8001632:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8001634:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001636:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800163a:	66bb      	str	r3, [r7, #104]	; 0x68
 800163c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	330c      	adds	r3, #12
 8001642:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8001644:	65ba      	str	r2, [r7, #88]	; 0x58
 8001646:	657b      	str	r3, [r7, #84]	; 0x54
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001648:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800164a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800164c:	e841 2300 	strex	r3, r2, [r1]
 8001650:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8001652:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001654:	2b00      	cmp	r3, #0
 8001656:	d1e5      	bne.n	8001624 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001658:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	3314      	adds	r3, #20
 800165e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001660:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001662:	e853 3f00 	ldrex	r3, [r3]
 8001666:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8001668:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800166a:	f023 0301 	bic.w	r3, r3, #1
 800166e:	667b      	str	r3, [r7, #100]	; 0x64
 8001670:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	3314      	adds	r3, #20
 8001676:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001678:	647a      	str	r2, [r7, #68]	; 0x44
 800167a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800167c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800167e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001680:	e841 2300 	strex	r3, r2, [r1]
 8001684:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8001686:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1e5      	bne.n	8001658 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800168c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	3314      	adds	r3, #20
 8001692:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001696:	e853 3f00 	ldrex	r3, [r3]
 800169a:	623b      	str	r3, [r7, #32]
   return(result);
 800169c:	6a3b      	ldr	r3, [r7, #32]
 800169e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80016a2:	663b      	str	r3, [r7, #96]	; 0x60
 80016a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	3314      	adds	r3, #20
 80016aa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80016ac:	633a      	str	r2, [r7, #48]	; 0x30
 80016ae:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016b0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80016b2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80016b4:	e841 2300 	strex	r3, r2, [r1]
 80016b8:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80016ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d1e5      	bne.n	800168c <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80016c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016c2:	2220      	movs	r2, #32
 80016c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80016c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d119      	bne.n	8001704 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80016d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	330c      	adds	r3, #12
 80016d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80016d8:	693b      	ldr	r3, [r7, #16]
 80016da:	e853 3f00 	ldrex	r3, [r3]
 80016de:	60fb      	str	r3, [r7, #12]
   return(result);
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	f023 0310 	bic.w	r3, r3, #16
 80016e6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	330c      	adds	r3, #12
 80016ee:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80016f0:	61fa      	str	r2, [r7, #28]
 80016f2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80016f4:	69b9      	ldr	r1, [r7, #24]
 80016f6:	69fa      	ldr	r2, [r7, #28]
 80016f8:	e841 2300 	strex	r3, r2, [r1]
 80016fc:	617b      	str	r3, [r7, #20]
   return(result);
 80016fe:	697b      	ldr	r3, [r7, #20]
 8001700:	2b00      	cmp	r3, #0
 8001702:	d1e5      	bne.n	80016d0 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001704:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001706:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001708:	2b01      	cmp	r3, #1
 800170a:	d106      	bne.n	800171a <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800170c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800170e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001710:	4619      	mov	r1, r3
 8001712:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8001714:	f7ff ff69 	bl	80015ea <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8001718:	e002      	b.n	8001720 <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 800171a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800171c:	f7ff ff47 	bl	80015ae <HAL_UART_RxCpltCallback>
}
 8001720:	bf00      	nop
 8001722:	3770      	adds	r7, #112	; 0x70
 8001724:	46bd      	mov	sp, r7
 8001726:	bd80      	pop	{r7, pc}

08001728 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b084      	sub	sp, #16
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001734:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001736:	68fb      	ldr	r3, [r7, #12]
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	2b01      	cmp	r3, #1
 800173c:	d108      	bne.n	8001750 <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001742:	085b      	lsrs	r3, r3, #1
 8001744:	b29b      	uxth	r3, r3
 8001746:	4619      	mov	r1, r3
 8001748:	68f8      	ldr	r0, [r7, #12]
 800174a:	f7ff ff4e 	bl	80015ea <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800174e:	e002      	b.n	8001756 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 8001750:	68f8      	ldr	r0, [r7, #12]
 8001752:	f7ff ff36 	bl	80015c2 <HAL_UART_RxHalfCpltCallback>
}
 8001756:	bf00      	nop
 8001758:	3710      	adds	r7, #16
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}

0800175e <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800175e:	b580      	push	{r7, lr}
 8001760:	b084      	sub	sp, #16
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8001766:	2300      	movs	r3, #0
 8001768:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800176e:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8001770:	68bb      	ldr	r3, [r7, #8]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	695b      	ldr	r3, [r3, #20]
 8001776:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800177a:	2b80      	cmp	r3, #128	; 0x80
 800177c:	bf0c      	ite	eq
 800177e:	2301      	moveq	r3, #1
 8001780:	2300      	movne	r3, #0
 8001782:	b2db      	uxtb	r3, r3
 8001784:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8001786:	68bb      	ldr	r3, [r7, #8]
 8001788:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b21      	cmp	r3, #33	; 0x21
 8001790:	d108      	bne.n	80017a4 <UART_DMAError+0x46>
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8001798:	68bb      	ldr	r3, [r7, #8]
 800179a:	2200      	movs	r2, #0
 800179c:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800179e:	68b8      	ldr	r0, [r7, #8]
 80017a0:	f000 f8c6 	bl	8001930 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80017ae:	2b40      	cmp	r3, #64	; 0x40
 80017b0:	bf0c      	ite	eq
 80017b2:	2301      	moveq	r3, #1
 80017b4:	2300      	movne	r3, #0
 80017b6:	b2db      	uxtb	r3, r3
 80017b8:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80017ba:	68bb      	ldr	r3, [r7, #8]
 80017bc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80017c0:	b2db      	uxtb	r3, r3
 80017c2:	2b22      	cmp	r3, #34	; 0x22
 80017c4:	d108      	bne.n	80017d8 <UART_DMAError+0x7a>
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d005      	beq.n	80017d8 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	2200      	movs	r2, #0
 80017d0:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80017d2:	68b8      	ldr	r0, [r7, #8]
 80017d4:	f000 f8d4 	bl	8001980 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017dc:	f043 0210 	orr.w	r2, r3, #16
 80017e0:	68bb      	ldr	r3, [r7, #8]
 80017e2:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80017e4:	68b8      	ldr	r0, [r7, #8]
 80017e6:	f7ff fef6 	bl	80015d6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80017ea:	bf00      	nop
 80017ec:	3710      	adds	r7, #16
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
	...

080017f4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	b098      	sub	sp, #96	; 0x60
 80017f8:	af00      	add	r7, sp, #0
 80017fa:	60f8      	str	r0, [r7, #12]
 80017fc:	60b9      	str	r1, [r7, #8]
 80017fe:	4613      	mov	r3, r2
 8001800:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8001802:	68ba      	ldr	r2, [r7, #8]
 8001804:	68fb      	ldr	r3, [r7, #12]
 8001806:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	88fa      	ldrh	r2, [r7, #6]
 800180c:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	2200      	movs	r2, #0
 8001812:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	2222      	movs	r2, #34	; 0x22
 8001818:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001820:	4a40      	ldr	r2, [pc, #256]	; (8001924 <UART_Start_Receive_DMA+0x130>)
 8001822:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001828:	4a3f      	ldr	r2, [pc, #252]	; (8001928 <UART_Start_Receive_DMA+0x134>)
 800182a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001830:	4a3e      	ldr	r2, [pc, #248]	; (800192c <UART_Start_Receive_DMA+0x138>)
 8001832:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001838:	2200      	movs	r2, #0
 800183a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800183c:	f107 0308 	add.w	r3, r7, #8
 8001840:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	3304      	adds	r3, #4
 800184c:	4619      	mov	r1, r3
 800184e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001850:	681a      	ldr	r2, [r3, #0]
 8001852:	88fb      	ldrh	r3, [r7, #6]
 8001854:	f7ff f9b4 	bl	8000bc0 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8001858:	2300      	movs	r3, #0
 800185a:	613b      	str	r3, [r7, #16]
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	613b      	str	r3, [r7, #16]
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	685b      	ldr	r3, [r3, #4]
 800186a:	613b      	str	r3, [r7, #16]
 800186c:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800186e:	68fb      	ldr	r3, [r7, #12]
 8001870:	2200      	movs	r2, #0
 8001872:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	691b      	ldr	r3, [r3, #16]
 800187a:	2b00      	cmp	r3, #0
 800187c:	d019      	beq.n	80018b2 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	330c      	adds	r3, #12
 8001884:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001886:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001888:	e853 3f00 	ldrex	r3, [r3]
 800188c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800188e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001890:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001894:	65bb      	str	r3, [r7, #88]	; 0x58
 8001896:	68fb      	ldr	r3, [r7, #12]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	330c      	adds	r3, #12
 800189c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800189e:	64fa      	str	r2, [r7, #76]	; 0x4c
 80018a0:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018a2:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 80018a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80018a6:	e841 2300 	strex	r3, r2, [r1]
 80018aa:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80018ac:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d1e5      	bne.n	800187e <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80018b2:	68fb      	ldr	r3, [r7, #12]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	3314      	adds	r3, #20
 80018b8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018bc:	e853 3f00 	ldrex	r3, [r3]
 80018c0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80018c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80018c4:	f043 0301 	orr.w	r3, r3, #1
 80018c8:	657b      	str	r3, [r7, #84]	; 0x54
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	3314      	adds	r3, #20
 80018d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80018d2:	63ba      	str	r2, [r7, #56]	; 0x38
 80018d4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80018d6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80018d8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80018da:	e841 2300 	strex	r3, r2, [r1]
 80018de:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80018e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80018e2:	2b00      	cmp	r3, #0
 80018e4:	d1e5      	bne.n	80018b2 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80018e6:	68fb      	ldr	r3, [r7, #12]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	3314      	adds	r3, #20
 80018ec:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80018ee:	69bb      	ldr	r3, [r7, #24]
 80018f0:	e853 3f00 	ldrex	r3, [r3]
 80018f4:	617b      	str	r3, [r7, #20]
   return(result);
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80018fc:	653b      	str	r3, [r7, #80]	; 0x50
 80018fe:	68fb      	ldr	r3, [r7, #12]
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	3314      	adds	r3, #20
 8001904:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8001906:	627a      	str	r2, [r7, #36]	; 0x24
 8001908:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800190a:	6a39      	ldr	r1, [r7, #32]
 800190c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800190e:	e841 2300 	strex	r3, r2, [r1]
 8001912:	61fb      	str	r3, [r7, #28]
   return(result);
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1e5      	bne.n	80018e6 <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800191a:	2300      	movs	r3, #0
}
 800191c:	4618      	mov	r0, r3
 800191e:	3760      	adds	r7, #96	; 0x60
 8001920:	46bd      	mov	sp, r7
 8001922:	bd80      	pop	{r7, pc}
 8001924:	08001603 	.word	0x08001603
 8001928:	08001729 	.word	0x08001729
 800192c:	0800175f 	.word	0x0800175f

08001930 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8001930:	b480      	push	{r7}
 8001932:	b089      	sub	sp, #36	; 0x24
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	330c      	adds	r3, #12
 800193e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	e853 3f00 	ldrex	r3, [r3]
 8001946:	60bb      	str	r3, [r7, #8]
   return(result);
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800194e:	61fb      	str	r3, [r7, #28]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	330c      	adds	r3, #12
 8001956:	69fa      	ldr	r2, [r7, #28]
 8001958:	61ba      	str	r2, [r7, #24]
 800195a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800195c:	6979      	ldr	r1, [r7, #20]
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	e841 2300 	strex	r3, r2, [r1]
 8001964:	613b      	str	r3, [r7, #16]
   return(result);
 8001966:	693b      	ldr	r3, [r7, #16]
 8001968:	2b00      	cmp	r3, #0
 800196a:	d1e5      	bne.n	8001938 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	2220      	movs	r2, #32
 8001970:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8001974:	bf00      	nop
 8001976:	3724      	adds	r7, #36	; 0x24
 8001978:	46bd      	mov	sp, r7
 800197a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800197e:	4770      	bx	lr

08001980 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8001980:	b480      	push	{r7}
 8001982:	b095      	sub	sp, #84	; 0x54
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	330c      	adds	r3, #12
 800198e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001990:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001992:	e853 3f00 	ldrex	r3, [r3]
 8001996:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8001998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800199a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800199e:	64fb      	str	r3, [r7, #76]	; 0x4c
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	330c      	adds	r3, #12
 80019a6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80019a8:	643a      	str	r2, [r7, #64]	; 0x40
 80019aa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019ac:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80019ae:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80019b0:	e841 2300 	strex	r3, r2, [r1]
 80019b4:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80019b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d1e5      	bne.n	8001988 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	3314      	adds	r3, #20
 80019c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80019c4:	6a3b      	ldr	r3, [r7, #32]
 80019c6:	e853 3f00 	ldrex	r3, [r3]
 80019ca:	61fb      	str	r3, [r7, #28]
   return(result);
 80019cc:	69fb      	ldr	r3, [r7, #28]
 80019ce:	f023 0301 	bic.w	r3, r3, #1
 80019d2:	64bb      	str	r3, [r7, #72]	; 0x48
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	3314      	adds	r3, #20
 80019da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80019dc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80019e0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80019e2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019e4:	e841 2300 	strex	r3, r2, [r1]
 80019e8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80019ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d1e5      	bne.n	80019bc <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019f4:	2b01      	cmp	r3, #1
 80019f6:	d119      	bne.n	8001a2c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	330c      	adds	r3, #12
 80019fe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	e853 3f00 	ldrex	r3, [r3]
 8001a06:	60bb      	str	r3, [r7, #8]
   return(result);
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	f023 0310 	bic.w	r3, r3, #16
 8001a0e:	647b      	str	r3, [r7, #68]	; 0x44
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	330c      	adds	r3, #12
 8001a16:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001a18:	61ba      	str	r2, [r7, #24]
 8001a1a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001a1c:	6979      	ldr	r1, [r7, #20]
 8001a1e:	69ba      	ldr	r2, [r7, #24]
 8001a20:	e841 2300 	strex	r3, r2, [r1]
 8001a24:	613b      	str	r3, [r7, #16]
   return(result);
 8001a26:	693b      	ldr	r3, [r7, #16]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d1e5      	bne.n	80019f8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2220      	movs	r2, #32
 8001a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	2200      	movs	r2, #0
 8001a38:	631a      	str	r2, [r3, #48]	; 0x30
}
 8001a3a:	bf00      	nop
 8001a3c:	3754      	adds	r7, #84	; 0x54
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a44:	4770      	bx	lr
	...

08001a48 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a4c:	b0c0      	sub	sp, #256	; 0x100
 8001a4e:	af00      	add	r7, sp, #0
 8001a50:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001a54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	691b      	ldr	r3, [r3, #16]
 8001a5c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8001a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a64:	68d9      	ldr	r1, [r3, #12]
 8001a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a6a:	681a      	ldr	r2, [r3, #0]
 8001a6c:	ea40 0301 	orr.w	r3, r0, r1
 8001a70:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001a72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a76:	689a      	ldr	r2, [r3, #8]
 8001a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a7c:	691b      	ldr	r3, [r3, #16]
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a84:	695b      	ldr	r3, [r3, #20]
 8001a86:	431a      	orrs	r2, r3
 8001a88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a8c:	69db      	ldr	r3, [r3, #28]
 8001a8e:	4313      	orrs	r3, r2
 8001a90:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8001a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	68db      	ldr	r3, [r3, #12]
 8001a9c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8001aa0:	f021 010c 	bic.w	r1, r1, #12
 8001aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8001aae:	430b      	orrs	r3, r1
 8001ab0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	695b      	ldr	r3, [r3, #20]
 8001aba:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8001abe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ac2:	6999      	ldr	r1, [r3, #24]
 8001ac4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ac8:	681a      	ldr	r2, [r3, #0]
 8001aca:	ea40 0301 	orr.w	r3, r0, r1
 8001ace:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001ad0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ad4:	681a      	ldr	r2, [r3, #0]
 8001ad6:	4b8f      	ldr	r3, [pc, #572]	; (8001d14 <UART_SetConfig+0x2cc>)
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d005      	beq.n	8001ae8 <UART_SetConfig+0xa0>
 8001adc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	4b8d      	ldr	r3, [pc, #564]	; (8001d18 <UART_SetConfig+0x2d0>)
 8001ae4:	429a      	cmp	r2, r3
 8001ae6:	d104      	bne.n	8001af2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001ae8:	f7ff fcd0 	bl	800148c <HAL_RCC_GetPCLK2Freq>
 8001aec:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8001af0:	e003      	b.n	8001afa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001af2:	f7ff fcb7 	bl	8001464 <HAL_RCC_GetPCLK1Freq>
 8001af6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001afe:	69db      	ldr	r3, [r3, #28]
 8001b00:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001b04:	f040 810c 	bne.w	8001d20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001b08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8001b12:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8001b16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8001b1a:	4622      	mov	r2, r4
 8001b1c:	462b      	mov	r3, r5
 8001b1e:	1891      	adds	r1, r2, r2
 8001b20:	65b9      	str	r1, [r7, #88]	; 0x58
 8001b22:	415b      	adcs	r3, r3
 8001b24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8001b2a:	4621      	mov	r1, r4
 8001b2c:	eb12 0801 	adds.w	r8, r2, r1
 8001b30:	4629      	mov	r1, r5
 8001b32:	eb43 0901 	adc.w	r9, r3, r1
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b4a:	4690      	mov	r8, r2
 8001b4c:	4699      	mov	r9, r3
 8001b4e:	4623      	mov	r3, r4
 8001b50:	eb18 0303 	adds.w	r3, r8, r3
 8001b54:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8001b58:	462b      	mov	r3, r5
 8001b5a:	eb49 0303 	adc.w	r3, r9, r3
 8001b5e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8001b62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001b66:	685b      	ldr	r3, [r3, #4]
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8001b6e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8001b72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8001b76:	460b      	mov	r3, r1
 8001b78:	18db      	adds	r3, r3, r3
 8001b7a:	653b      	str	r3, [r7, #80]	; 0x50
 8001b7c:	4613      	mov	r3, r2
 8001b7e:	eb42 0303 	adc.w	r3, r2, r3
 8001b82:	657b      	str	r3, [r7, #84]	; 0x54
 8001b84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001b88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8001b8c:	f7fe fb24 	bl	80001d8 <__aeabi_uldivmod>
 8001b90:	4602      	mov	r2, r0
 8001b92:	460b      	mov	r3, r1
 8001b94:	4b61      	ldr	r3, [pc, #388]	; (8001d1c <UART_SetConfig+0x2d4>)
 8001b96:	fba3 2302 	umull	r2, r3, r3, r2
 8001b9a:	095b      	lsrs	r3, r3, #5
 8001b9c:	011c      	lsls	r4, r3, #4
 8001b9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001ba8:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8001bac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8001bb0:	4642      	mov	r2, r8
 8001bb2:	464b      	mov	r3, r9
 8001bb4:	1891      	adds	r1, r2, r2
 8001bb6:	64b9      	str	r1, [r7, #72]	; 0x48
 8001bb8:	415b      	adcs	r3, r3
 8001bba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001bbc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8001bc0:	4641      	mov	r1, r8
 8001bc2:	eb12 0a01 	adds.w	sl, r2, r1
 8001bc6:	4649      	mov	r1, r9
 8001bc8:	eb43 0b01 	adc.w	fp, r3, r1
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	f04f 0300 	mov.w	r3, #0
 8001bd4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8001bd8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001bdc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001be0:	4692      	mov	sl, r2
 8001be2:	469b      	mov	fp, r3
 8001be4:	4643      	mov	r3, r8
 8001be6:	eb1a 0303 	adds.w	r3, sl, r3
 8001bea:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8001bee:	464b      	mov	r3, r9
 8001bf0:	eb4b 0303 	adc.w	r3, fp, r3
 8001bf4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8001bf8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001bfc:	685b      	ldr	r3, [r3, #4]
 8001bfe:	2200      	movs	r2, #0
 8001c00:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8001c04:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8001c08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	18db      	adds	r3, r3, r3
 8001c10:	643b      	str	r3, [r7, #64]	; 0x40
 8001c12:	4613      	mov	r3, r2
 8001c14:	eb42 0303 	adc.w	r3, r2, r3
 8001c18:	647b      	str	r3, [r7, #68]	; 0x44
 8001c1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8001c1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8001c22:	f7fe fad9 	bl	80001d8 <__aeabi_uldivmod>
 8001c26:	4602      	mov	r2, r0
 8001c28:	460b      	mov	r3, r1
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	4b3b      	ldr	r3, [pc, #236]	; (8001d1c <UART_SetConfig+0x2d4>)
 8001c2e:	fba3 2301 	umull	r2, r3, r3, r1
 8001c32:	095b      	lsrs	r3, r3, #5
 8001c34:	2264      	movs	r2, #100	; 0x64
 8001c36:	fb02 f303 	mul.w	r3, r2, r3
 8001c3a:	1acb      	subs	r3, r1, r3
 8001c3c:	00db      	lsls	r3, r3, #3
 8001c3e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8001c42:	4b36      	ldr	r3, [pc, #216]	; (8001d1c <UART_SetConfig+0x2d4>)
 8001c44:	fba3 2302 	umull	r2, r3, r3, r2
 8001c48:	095b      	lsrs	r3, r3, #5
 8001c4a:	005b      	lsls	r3, r3, #1
 8001c4c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001c50:	441c      	add	r4, r3
 8001c52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001c56:	2200      	movs	r2, #0
 8001c58:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8001c5c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8001c60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8001c64:	4642      	mov	r2, r8
 8001c66:	464b      	mov	r3, r9
 8001c68:	1891      	adds	r1, r2, r2
 8001c6a:	63b9      	str	r1, [r7, #56]	; 0x38
 8001c6c:	415b      	adcs	r3, r3
 8001c6e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001c70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8001c74:	4641      	mov	r1, r8
 8001c76:	1851      	adds	r1, r2, r1
 8001c78:	6339      	str	r1, [r7, #48]	; 0x30
 8001c7a:	4649      	mov	r1, r9
 8001c7c:	414b      	adcs	r3, r1
 8001c7e:	637b      	str	r3, [r7, #52]	; 0x34
 8001c80:	f04f 0200 	mov.w	r2, #0
 8001c84:	f04f 0300 	mov.w	r3, #0
 8001c88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8001c8c:	4659      	mov	r1, fp
 8001c8e:	00cb      	lsls	r3, r1, #3
 8001c90:	4651      	mov	r1, sl
 8001c92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001c96:	4651      	mov	r1, sl
 8001c98:	00ca      	lsls	r2, r1, #3
 8001c9a:	4610      	mov	r0, r2
 8001c9c:	4619      	mov	r1, r3
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	4642      	mov	r2, r8
 8001ca2:	189b      	adds	r3, r3, r2
 8001ca4:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8001ca8:	464b      	mov	r3, r9
 8001caa:	460a      	mov	r2, r1
 8001cac:	eb42 0303 	adc.w	r3, r2, r3
 8001cb0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001cc0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8001cc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8001cc8:	460b      	mov	r3, r1
 8001cca:	18db      	adds	r3, r3, r3
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cce:	4613      	mov	r3, r2
 8001cd0:	eb42 0303 	adc.w	r3, r2, r3
 8001cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001cd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001cda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8001cde:	f7fe fa7b 	bl	80001d8 <__aeabi_uldivmod>
 8001ce2:	4602      	mov	r2, r0
 8001ce4:	460b      	mov	r3, r1
 8001ce6:	4b0d      	ldr	r3, [pc, #52]	; (8001d1c <UART_SetConfig+0x2d4>)
 8001ce8:	fba3 1302 	umull	r1, r3, r3, r2
 8001cec:	095b      	lsrs	r3, r3, #5
 8001cee:	2164      	movs	r1, #100	; 0x64
 8001cf0:	fb01 f303 	mul.w	r3, r1, r3
 8001cf4:	1ad3      	subs	r3, r2, r3
 8001cf6:	00db      	lsls	r3, r3, #3
 8001cf8:	3332      	adds	r3, #50	; 0x32
 8001cfa:	4a08      	ldr	r2, [pc, #32]	; (8001d1c <UART_SetConfig+0x2d4>)
 8001cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8001d00:	095b      	lsrs	r3, r3, #5
 8001d02:	f003 0207 	and.w	r2, r3, #7
 8001d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	4422      	add	r2, r4
 8001d0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8001d10:	e105      	b.n	8001f1e <UART_SetConfig+0x4d6>
 8001d12:	bf00      	nop
 8001d14:	40011000 	.word	0x40011000
 8001d18:	40011400 	.word	0x40011400
 8001d1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001d24:	2200      	movs	r2, #0
 8001d26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8001d2a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8001d2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8001d32:	4642      	mov	r2, r8
 8001d34:	464b      	mov	r3, r9
 8001d36:	1891      	adds	r1, r2, r2
 8001d38:	6239      	str	r1, [r7, #32]
 8001d3a:	415b      	adcs	r3, r3
 8001d3c:	627b      	str	r3, [r7, #36]	; 0x24
 8001d3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d42:	4641      	mov	r1, r8
 8001d44:	1854      	adds	r4, r2, r1
 8001d46:	4649      	mov	r1, r9
 8001d48:	eb43 0501 	adc.w	r5, r3, r1
 8001d4c:	f04f 0200 	mov.w	r2, #0
 8001d50:	f04f 0300 	mov.w	r3, #0
 8001d54:	00eb      	lsls	r3, r5, #3
 8001d56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d5a:	00e2      	lsls	r2, r4, #3
 8001d5c:	4614      	mov	r4, r2
 8001d5e:	461d      	mov	r5, r3
 8001d60:	4643      	mov	r3, r8
 8001d62:	18e3      	adds	r3, r4, r3
 8001d64:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8001d68:	464b      	mov	r3, r9
 8001d6a:	eb45 0303 	adc.w	r3, r5, r3
 8001d6e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8001d72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	2200      	movs	r2, #0
 8001d7a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001d7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	f04f 0300 	mov.w	r3, #0
 8001d8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001d8e:	4629      	mov	r1, r5
 8001d90:	008b      	lsls	r3, r1, #2
 8001d92:	4621      	mov	r1, r4
 8001d94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001d98:	4621      	mov	r1, r4
 8001d9a:	008a      	lsls	r2, r1, #2
 8001d9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8001da0:	f7fe fa1a 	bl	80001d8 <__aeabi_uldivmod>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4b60      	ldr	r3, [pc, #384]	; (8001f2c <UART_SetConfig+0x4e4>)
 8001daa:	fba3 2302 	umull	r2, r3, r3, r2
 8001dae:	095b      	lsrs	r3, r3, #5
 8001db0:	011c      	lsls	r4, r3, #4
 8001db2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001db6:	2200      	movs	r2, #0
 8001db8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001dbc:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8001dc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8001dc4:	4642      	mov	r2, r8
 8001dc6:	464b      	mov	r3, r9
 8001dc8:	1891      	adds	r1, r2, r2
 8001dca:	61b9      	str	r1, [r7, #24]
 8001dcc:	415b      	adcs	r3, r3
 8001dce:	61fb      	str	r3, [r7, #28]
 8001dd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001dd4:	4641      	mov	r1, r8
 8001dd6:	1851      	adds	r1, r2, r1
 8001dd8:	6139      	str	r1, [r7, #16]
 8001dda:	4649      	mov	r1, r9
 8001ddc:	414b      	adcs	r3, r1
 8001dde:	617b      	str	r3, [r7, #20]
 8001de0:	f04f 0200 	mov.w	r2, #0
 8001de4:	f04f 0300 	mov.w	r3, #0
 8001de8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001dec:	4659      	mov	r1, fp
 8001dee:	00cb      	lsls	r3, r1, #3
 8001df0:	4651      	mov	r1, sl
 8001df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001df6:	4651      	mov	r1, sl
 8001df8:	00ca      	lsls	r2, r1, #3
 8001dfa:	4610      	mov	r0, r2
 8001dfc:	4619      	mov	r1, r3
 8001dfe:	4603      	mov	r3, r0
 8001e00:	4642      	mov	r2, r8
 8001e02:	189b      	adds	r3, r3, r2
 8001e04:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001e08:	464b      	mov	r3, r9
 8001e0a:	460a      	mov	r2, r1
 8001e0c:	eb42 0303 	adc.w	r3, r2, r3
 8001e10:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001e14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001e18:	685b      	ldr	r3, [r3, #4]
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	67bb      	str	r3, [r7, #120]	; 0x78
 8001e1e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8001e20:	f04f 0200 	mov.w	r2, #0
 8001e24:	f04f 0300 	mov.w	r3, #0
 8001e28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8001e2c:	4649      	mov	r1, r9
 8001e2e:	008b      	lsls	r3, r1, #2
 8001e30:	4641      	mov	r1, r8
 8001e32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001e36:	4641      	mov	r1, r8
 8001e38:	008a      	lsls	r2, r1, #2
 8001e3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8001e3e:	f7fe f9cb 	bl	80001d8 <__aeabi_uldivmod>
 8001e42:	4602      	mov	r2, r0
 8001e44:	460b      	mov	r3, r1
 8001e46:	4b39      	ldr	r3, [pc, #228]	; (8001f2c <UART_SetConfig+0x4e4>)
 8001e48:	fba3 1302 	umull	r1, r3, r3, r2
 8001e4c:	095b      	lsrs	r3, r3, #5
 8001e4e:	2164      	movs	r1, #100	; 0x64
 8001e50:	fb01 f303 	mul.w	r3, r1, r3
 8001e54:	1ad3      	subs	r3, r2, r3
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	3332      	adds	r3, #50	; 0x32
 8001e5a:	4a34      	ldr	r2, [pc, #208]	; (8001f2c <UART_SetConfig+0x4e4>)
 8001e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e60:	095b      	lsrs	r3, r3, #5
 8001e62:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001e66:	441c      	add	r4, r3
 8001e68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	673b      	str	r3, [r7, #112]	; 0x70
 8001e70:	677a      	str	r2, [r7, #116]	; 0x74
 8001e72:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8001e76:	4642      	mov	r2, r8
 8001e78:	464b      	mov	r3, r9
 8001e7a:	1891      	adds	r1, r2, r2
 8001e7c:	60b9      	str	r1, [r7, #8]
 8001e7e:	415b      	adcs	r3, r3
 8001e80:	60fb      	str	r3, [r7, #12]
 8001e82:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001e86:	4641      	mov	r1, r8
 8001e88:	1851      	adds	r1, r2, r1
 8001e8a:	6039      	str	r1, [r7, #0]
 8001e8c:	4649      	mov	r1, r9
 8001e8e:	414b      	adcs	r3, r1
 8001e90:	607b      	str	r3, [r7, #4]
 8001e92:	f04f 0200 	mov.w	r2, #0
 8001e96:	f04f 0300 	mov.w	r3, #0
 8001e9a:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8001e9e:	4659      	mov	r1, fp
 8001ea0:	00cb      	lsls	r3, r1, #3
 8001ea2:	4651      	mov	r1, sl
 8001ea4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8001ea8:	4651      	mov	r1, sl
 8001eaa:	00ca      	lsls	r2, r1, #3
 8001eac:	4610      	mov	r0, r2
 8001eae:	4619      	mov	r1, r3
 8001eb0:	4603      	mov	r3, r0
 8001eb2:	4642      	mov	r2, r8
 8001eb4:	189b      	adds	r3, r3, r2
 8001eb6:	66bb      	str	r3, [r7, #104]	; 0x68
 8001eb8:	464b      	mov	r3, r9
 8001eba:	460a      	mov	r2, r1
 8001ebc:	eb42 0303 	adc.w	r3, r2, r3
 8001ec0:	66fb      	str	r3, [r7, #108]	; 0x6c
 8001ec2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001ec6:	685b      	ldr	r3, [r3, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	663b      	str	r3, [r7, #96]	; 0x60
 8001ecc:	667a      	str	r2, [r7, #100]	; 0x64
 8001ece:	f04f 0200 	mov.w	r2, #0
 8001ed2:	f04f 0300 	mov.w	r3, #0
 8001ed6:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8001eda:	4649      	mov	r1, r9
 8001edc:	008b      	lsls	r3, r1, #2
 8001ede:	4641      	mov	r1, r8
 8001ee0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8001ee4:	4641      	mov	r1, r8
 8001ee6:	008a      	lsls	r2, r1, #2
 8001ee8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8001eec:	f7fe f974 	bl	80001d8 <__aeabi_uldivmod>
 8001ef0:	4602      	mov	r2, r0
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	4b0d      	ldr	r3, [pc, #52]	; (8001f2c <UART_SetConfig+0x4e4>)
 8001ef6:	fba3 1302 	umull	r1, r3, r3, r2
 8001efa:	095b      	lsrs	r3, r3, #5
 8001efc:	2164      	movs	r1, #100	; 0x64
 8001efe:	fb01 f303 	mul.w	r3, r1, r3
 8001f02:	1ad3      	subs	r3, r2, r3
 8001f04:	011b      	lsls	r3, r3, #4
 8001f06:	3332      	adds	r3, #50	; 0x32
 8001f08:	4a08      	ldr	r2, [pc, #32]	; (8001f2c <UART_SetConfig+0x4e4>)
 8001f0a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f0e:	095b      	lsrs	r3, r3, #5
 8001f10:	f003 020f 	and.w	r2, r3, #15
 8001f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	4422      	add	r2, r4
 8001f1c:	609a      	str	r2, [r3, #8]
}
 8001f1e:	bf00      	nop
 8001f20:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8001f24:	46bd      	mov	sp, r7
 8001f26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001f2a:	bf00      	nop
 8001f2c:	51eb851f 	.word	0x51eb851f

08001f30 <__libc_init_array>:
 8001f30:	b570      	push	{r4, r5, r6, lr}
 8001f32:	4d0d      	ldr	r5, [pc, #52]	; (8001f68 <__libc_init_array+0x38>)
 8001f34:	4c0d      	ldr	r4, [pc, #52]	; (8001f6c <__libc_init_array+0x3c>)
 8001f36:	1b64      	subs	r4, r4, r5
 8001f38:	10a4      	asrs	r4, r4, #2
 8001f3a:	2600      	movs	r6, #0
 8001f3c:	42a6      	cmp	r6, r4
 8001f3e:	d109      	bne.n	8001f54 <__libc_init_array+0x24>
 8001f40:	4d0b      	ldr	r5, [pc, #44]	; (8001f70 <__libc_init_array+0x40>)
 8001f42:	4c0c      	ldr	r4, [pc, #48]	; (8001f74 <__libc_init_array+0x44>)
 8001f44:	f000 f818 	bl	8001f78 <_init>
 8001f48:	1b64      	subs	r4, r4, r5
 8001f4a:	10a4      	asrs	r4, r4, #2
 8001f4c:	2600      	movs	r6, #0
 8001f4e:	42a6      	cmp	r6, r4
 8001f50:	d105      	bne.n	8001f5e <__libc_init_array+0x2e>
 8001f52:	bd70      	pop	{r4, r5, r6, pc}
 8001f54:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f58:	4798      	blx	r3
 8001f5a:	3601      	adds	r6, #1
 8001f5c:	e7ee      	b.n	8001f3c <__libc_init_array+0xc>
 8001f5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001f62:	4798      	blx	r3
 8001f64:	3601      	adds	r6, #1
 8001f66:	e7f2      	b.n	8001f4e <__libc_init_array+0x1e>
 8001f68:	08001fb0 	.word	0x08001fb0
 8001f6c:	08001fb0 	.word	0x08001fb0
 8001f70:	08001fb0 	.word	0x08001fb0
 8001f74:	08001fb4 	.word	0x08001fb4

08001f78 <_init>:
 8001f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f7a:	bf00      	nop
 8001f7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f7e:	bc08      	pop	{r3}
 8001f80:	469e      	mov	lr, r3
 8001f82:	4770      	bx	lr

08001f84 <_fini>:
 8001f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f86:	bf00      	nop
 8001f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001f8a:	bc08      	pop	{r3}
 8001f8c:	469e      	mov	lr, r3
 8001f8e:	4770      	bx	lr

08001f90 <__update_firmware_veneer>:
 8001f90:	f85f f000 	ldr.w	pc, [pc]	; 8001f94 <__update_firmware_veneer+0x4>
 8001f94:	200001b1 	.word	0x200001b1

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	00f42400                                .$..

20000004 <uwTickFreq>:
20000004:	00000001                                ....

20000008 <flash_lock>:
flash_lock() {
20000008:	b480      	push	{r7}
2000000a:	b083      	sub	sp, #12
2000000c:	af00      	add	r7, sp, #0
	uint32_t volatile* const FLASH_CR   = (uint32_t*)(0x40023c00 + 0x10);
2000000e:	4b0a      	ldr	r3, [pc, #40]	; (20000038 <flash_lock+0x30>)
20000010:	607b      	str	r3, [r7, #4]
	if (((*FLASH_CR >> 31) & 1) == 0) {
20000012:	687b      	ldr	r3, [r7, #4]
20000014:	681b      	ldr	r3, [r3, #0]
20000016:	0fdb      	lsrs	r3, r3, #31
20000018:	f003 0301 	and.w	r3, r3, #1
2000001c:	2b00      	cmp	r3, #0
2000001e:	d105      	bne.n	2000002c <flash_lock+0x24>
		*FLASH_CR |= (1 << 31);
20000020:	687b      	ldr	r3, [r7, #4]
20000022:	681b      	ldr	r3, [r3, #0]
20000024:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
20000028:	687b      	ldr	r3, [r7, #4]
2000002a:	601a      	str	r2, [r3, #0]
}
2000002c:	bf00      	nop
2000002e:	370c      	adds	r7, #12
20000030:	46bd      	mov	sp, r7
20000032:	f85d 7b04 	ldr.w	r7, [sp], #4
20000036:	4770      	bx	lr
20000038:	40023c10 	.word	0x40023c10

2000003c <flash_unlock>:
flash_unlock() {
2000003c:	b480      	push	{r7}
2000003e:	b083      	sub	sp, #12
20000040:	af00      	add	r7, sp, #0
	uint32_t volatile* const FLASH_KEYR = (uint32_t*)(0x40023c00 + 0x04);
20000042:	4b0b      	ldr	r3, [pc, #44]	; (20000070 <flash_unlock+0x34>)
20000044:	607b      	str	r3, [r7, #4]
	uint32_t volatile* const FLASH_CR   = (uint32_t*)(0x40023c00 + 0x10);
20000046:	4b0b      	ldr	r3, [pc, #44]	; (20000074 <flash_unlock+0x38>)
20000048:	603b      	str	r3, [r7, #0]
	if (((*FLASH_CR >> 31) & 1) == 1) {
2000004a:	683b      	ldr	r3, [r7, #0]
2000004c:	681b      	ldr	r3, [r3, #0]
2000004e:	0fdb      	lsrs	r3, r3, #31
20000050:	f003 0301 	and.w	r3, r3, #1
20000054:	2b01      	cmp	r3, #1
20000056:	d105      	bne.n	20000064 <flash_unlock+0x28>
		*FLASH_KEYR = 0x45670123;
20000058:	687b      	ldr	r3, [r7, #4]
2000005a:	4a07      	ldr	r2, [pc, #28]	; (20000078 <flash_unlock+0x3c>)
2000005c:	601a      	str	r2, [r3, #0]
		*FLASH_KEYR = 0xCDEF89AB;
2000005e:	687b      	ldr	r3, [r7, #4]
20000060:	4a06      	ldr	r2, [pc, #24]	; (2000007c <flash_unlock+0x40>)
20000062:	601a      	str	r2, [r3, #0]
}
20000064:	bf00      	nop
20000066:	370c      	adds	r7, #12
20000068:	46bd      	mov	sp, r7
2000006a:	f85d 7b04 	ldr.w	r7, [sp], #4
2000006e:	4770      	bx	lr
20000070:	40023c04 	.word	0x40023c04
20000074:	40023c10 	.word	0x40023c10
20000078:	45670123 	.word	0x45670123
2000007c:	cdef89ab 	.word	0xcdef89ab

20000080 <flash_erase_sector>:
flash_erase_sector(eSERTOR_t sector) {
20000080:	b580      	push	{r7, lr}
20000082:	b084      	sub	sp, #16
20000084:	af00      	add	r7, sp, #0
20000086:	4603      	mov	r3, r0
20000088:	71fb      	strb	r3, [r7, #7]
	uint32_t volatile* const FLASH_SR   = (uint32_t*)(0x40023c00 + 0x0C);
2000008a:	4b1a      	ldr	r3, [pc, #104]	; (200000f4 <flash_erase_sector+0x74>)
2000008c:	60fb      	str	r3, [r7, #12]
	uint32_t volatile* const FLASH_CR   = (uint32_t*)(0x40023c00 + 0x10);
2000008e:	4b1a      	ldr	r3, [pc, #104]	; (200000f8 <flash_erase_sector+0x78>)
20000090:	60bb      	str	r3, [r7, #8]
	flash_unlock();
20000092:	f7ff ffd3 	bl	2000003c <flash_unlock>
	while (((*FLASH_SR >> 16) & 1) == 1) {}
20000096:	bf00      	nop
20000098:	68fb      	ldr	r3, [r7, #12]
2000009a:	681b      	ldr	r3, [r3, #0]
2000009c:	0c1b      	lsrs	r3, r3, #16
2000009e:	f003 0301 	and.w	r3, r3, #1
200000a2:	2b01      	cmp	r3, #1
200000a4:	d0f8      	beq.n	20000098 <flash_erase_sector+0x18>
	*FLASH_CR |= (1 << 1);
200000a6:	68bb      	ldr	r3, [r7, #8]
200000a8:	681b      	ldr	r3, [r3, #0]
200000aa:	f043 0202 	orr.w	r2, r3, #2
200000ae:	68bb      	ldr	r3, [r7, #8]
200000b0:	601a      	str	r2, [r3, #0]
	*FLASH_CR |= (sector << 3);
200000b2:	68bb      	ldr	r3, [r7, #8]
200000b4:	681b      	ldr	r3, [r3, #0]
200000b6:	79fa      	ldrb	r2, [r7, #7]
200000b8:	00d2      	lsls	r2, r2, #3
200000ba:	431a      	orrs	r2, r3
200000bc:	68bb      	ldr	r3, [r7, #8]
200000be:	601a      	str	r2, [r3, #0]
	*FLASH_CR |= (1 << 16);
200000c0:	68bb      	ldr	r3, [r7, #8]
200000c2:	681b      	ldr	r3, [r3, #0]
200000c4:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
200000c8:	68bb      	ldr	r3, [r7, #8]
200000ca:	601a      	str	r2, [r3, #0]
	while (((*FLASH_SR >> 16) & 1) == 1) {}
200000cc:	bf00      	nop
200000ce:	68fb      	ldr	r3, [r7, #12]
200000d0:	681b      	ldr	r3, [r3, #0]
200000d2:	0c1b      	lsrs	r3, r3, #16
200000d4:	f003 0301 	and.w	r3, r3, #1
200000d8:	2b01      	cmp	r3, #1
200000da:	d0f8      	beq.n	200000ce <flash_erase_sector+0x4e>
	*FLASH_CR &= ~(1 << 1);
200000dc:	68bb      	ldr	r3, [r7, #8]
200000de:	681b      	ldr	r3, [r3, #0]
200000e0:	f023 0202 	bic.w	r2, r3, #2
200000e4:	68bb      	ldr	r3, [r7, #8]
200000e6:	601a      	str	r2, [r3, #0]
	flash_lock();
200000e8:	f7ff ff8e 	bl	20000008 <flash_lock>
}
200000ec:	bf00      	nop
200000ee:	3710      	adds	r7, #16
200000f0:	46bd      	mov	sp, r7
200000f2:	bd80      	pop	{r7, pc}
200000f4:	40023c0c 	.word	0x40023c0c
200000f8:	40023c10 	.word	0x40023c10

200000fc <flash_program_byte>:
flash_program_byte(void* address, uint8_t* buffer, uint32_t size) {
200000fc:	b580      	push	{r7, lr}
200000fe:	b088      	sub	sp, #32
20000100:	af00      	add	r7, sp, #0
20000102:	60f8      	str	r0, [r7, #12]
20000104:	60b9      	str	r1, [r7, #8]
20000106:	607a      	str	r2, [r7, #4]
	uint32_t volatile* const FLASH_SR   = (uint32_t*)(0x40023c00 + 0x0C);
20000108:	4b1e      	ldr	r3, [pc, #120]	; (20000184 <flash_program_byte+0x88>)
2000010a:	617b      	str	r3, [r7, #20]
	uint32_t volatile* const FLASH_CR   = (uint32_t*)(0x40023c00 + 0x10);
2000010c:	4b1e      	ldr	r3, [pc, #120]	; (20000188 <flash_program_byte+0x8c>)
2000010e:	613b      	str	r3, [r7, #16]
	flash_unlock();
20000110:	f7ff ff94 	bl	2000003c <flash_unlock>
	while (((*FLASH_SR >> 16) & 1) == 1) {}
20000114:	bf00      	nop
20000116:	697b      	ldr	r3, [r7, #20]
20000118:	681b      	ldr	r3, [r3, #0]
2000011a:	0c1b      	lsrs	r3, r3, #16
2000011c:	f003 0301 	and.w	r3, r3, #1
20000120:	2b01      	cmp	r3, #1
20000122:	d0f8      	beq.n	20000116 <flash_program_byte+0x1a>
	*FLASH_CR |= (1 << 0);
20000124:	693b      	ldr	r3, [r7, #16]
20000126:	681b      	ldr	r3, [r3, #0]
20000128:	f043 0201 	orr.w	r2, r3, #1
2000012c:	693b      	ldr	r3, [r7, #16]
2000012e:	601a      	str	r2, [r3, #0]
	uint8_t* flash = (uint8_t*)address;
20000130:	68fb      	ldr	r3, [r7, #12]
20000132:	61fb      	str	r3, [r7, #28]
	for(uint32_t i = 0; i < size; i++) {
20000134:	2300      	movs	r3, #0
20000136:	61bb      	str	r3, [r7, #24]
20000138:	e00c      	b.n	20000154 <flash_program_byte+0x58>
		  *flash = *buffer;
2000013a:	68bb      	ldr	r3, [r7, #8]
2000013c:	781a      	ldrb	r2, [r3, #0]
2000013e:	69fb      	ldr	r3, [r7, #28]
20000140:	701a      	strb	r2, [r3, #0]
		   flash++;
20000142:	69fb      	ldr	r3, [r7, #28]
20000144:	3301      	adds	r3, #1
20000146:	61fb      	str	r3, [r7, #28]
		   buffer++;
20000148:	68bb      	ldr	r3, [r7, #8]
2000014a:	3301      	adds	r3, #1
2000014c:	60bb      	str	r3, [r7, #8]
	for(uint32_t i = 0; i < size; i++) {
2000014e:	69bb      	ldr	r3, [r7, #24]
20000150:	3301      	adds	r3, #1
20000152:	61bb      	str	r3, [r7, #24]
20000154:	69ba      	ldr	r2, [r7, #24]
20000156:	687b      	ldr	r3, [r7, #4]
20000158:	429a      	cmp	r2, r3
2000015a:	d3ee      	bcc.n	2000013a <flash_program_byte+0x3e>
	*FLASH_CR &= ~(1 << 0);
2000015c:	693b      	ldr	r3, [r7, #16]
2000015e:	681b      	ldr	r3, [r3, #0]
20000160:	f023 0201 	bic.w	r2, r3, #1
20000164:	693b      	ldr	r3, [r7, #16]
20000166:	601a      	str	r2, [r3, #0]
	while (((*FLASH_SR >> 16) & 1) == 1) {}
20000168:	bf00      	nop
2000016a:	697b      	ldr	r3, [r7, #20]
2000016c:	681b      	ldr	r3, [r3, #0]
2000016e:	0c1b      	lsrs	r3, r3, #16
20000170:	f003 0301 	and.w	r3, r3, #1
20000174:	2b01      	cmp	r3, #1
20000176:	d0f8      	beq.n	2000016a <flash_program_byte+0x6e>
	flash_lock();
20000178:	f7ff ff46 	bl	20000008 <flash_lock>
}
2000017c:	bf00      	nop
2000017e:	3720      	adds	r7, #32
20000180:	46bd      	mov	sp, r7
20000182:	bd80      	pop	{r7, pc}
20000184:	40023c0c 	.word	0x40023c0c
20000188:	40023c10 	.word	0x40023c10

2000018c <reset_system>:
reset_system() {
2000018c:	b480      	push	{r7}
2000018e:	b083      	sub	sp, #12
20000190:	af00      	add	r7, sp, #0
	uint32_t volatile* const AIRCR   = (uint32_t*)(0xE000ED0C);
20000192:	4b05      	ldr	r3, [pc, #20]	; (200001a8 <reset_system+0x1c>)
20000194:	607b      	str	r3, [r7, #4]
	*AIRCR = (0x5FA << 16)|(1 << 2);		// register key
20000196:	687b      	ldr	r3, [r7, #4]
20000198:	4a04      	ldr	r2, [pc, #16]	; (200001ac <reset_system+0x20>)
2000019a:	601a      	str	r2, [r3, #0]
}
2000019c:	bf00      	nop
2000019e:	370c      	adds	r7, #12
200001a0:	46bd      	mov	sp, r7
200001a2:	f85d 7b04 	ldr.w	r7, [sp], #4
200001a6:	4770      	bx	lr
200001a8:	e000ed0c 	.word	0xe000ed0c
200001ac:	05fa0004 	.word	0x05fa0004

200001b0 <update_firmware>:
update_firmware() {
200001b0:	b580      	push	{r7, lr}
200001b2:	af00      	add	r7, sp, #0
	flash_erase_sector(SECTOR_0);
200001b4:	2000      	movs	r0, #0
200001b6:	f7ff ff63 	bl	20000080 <flash_erase_sector>
	flash_program_byte((void*)SECTOR_0_BASE_ADDR, rx_dma_buffer, sizeof(rx_dma_buffer));
200001ba:	f241 62bc 	movw	r2, #5820	; 0x16bc
200001be:	4904      	ldr	r1, [pc, #16]	; (200001d0 <update_firmware+0x20>)
200001c0:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
200001c4:	f7ff ff9a 	bl	200000fc <flash_program_byte>
	reset_system();
200001c8:	f7ff ffe0 	bl	2000018c <reset_system>
}
200001cc:	bf00      	nop
200001ce:	bd80      	pop	{r7, pc}
200001d0:	20000294 	.word	0x20000294
