# sv.study
System Verilog Study<br>
Material : "SystemVerilog for Verification" by Kumar Khandagle (Udemy Lecture)
