0.2
2016.1
C:/Users/tommi/Documents/GitHub/project_reti_logiche/project_reti_logiche.sim/sim_1/synth/func/project_tb_func_synth.v,1682525449,verilog,,,,,,,,,
C:/Users/tommi/Documents/GitHub/project_reti_logiche/tbset_new/tb_1.vhd,1677658722,vhdl,,,,,,,,,
C:/Users/tommi/Documents/GitHub/project_reti_logiche/tbset_new/tb_example23.vhd,1673086719,vhdl,,,,,,,,,
