INFO: [HLS 200-10] Running '/opt/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'atoler' on host 'cmstrigger02.hep.wisc.edu' (Linux_x86_64 version 5.14.0-427.22.1.el9_4.x86_64) on Thu Mar 27 08:16:17 CDT 2025
INFO: [HLS 200-10] In directory '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment4'
Sourcing Tcl script '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment4/assignment4/solution1/csynth.tcl'
INFO: [HLS 200-10] Opening project '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment4/assignment4'.
INFO: [HLS 200-10] Adding design file 'assignment4.cpp' to the project
INFO: [HLS 200-10] Adding design file 'assignment4.h' to the project
INFO: [HLS 200-10] Adding test bench file 'assignment4_test.cpp' to the project
INFO: [HLS 200-10] Opening solution '/afs/hep.wisc.edu/user/atoler/TAC-HEP-FPGA/assignment4/assignment4/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-1-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'assignment4.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104722 ; free virtual = 220918
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104722 ; free virtual = 220918
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104728 ; free virtual = 220925
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104725 ; free virtual = 220923
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104753 ; free virtual = 220951
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104752 ; free virtual = 220951
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'assignment4_c' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'assignment4_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 30.58 seconds; current allocated memory: 146.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 146.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'assignment4_c' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr_add' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr_sub' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr_mul' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr_div' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'assignment4_c/arr_mod' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'assignment4_c' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'assignment4_c_fdiv_32ns_32ns_32_5_1' to 'assignment4_c_fdibkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'assignment4_c_sitofp_32s_32_2_1' to 'assignment4_c_sitcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'assignment4_c_srem_32s_32s_32_36_seq_1' to 'assignment4_c_sredEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'assignment4_c_fdibkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'assignment4_c_sitcud': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'assignment4_c_sredEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'assignment4_c'.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 147.578 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 59.55 MHz
INFO: [RTMG 210-282] Generating pipelined core: 'assignment4_c_sredEe_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1629.836 ; gain = 1228.703 ; free physical = 104730 ; free virtual = 220945
INFO: [VHDL 208-304] Generating VHDL RTL for assignment4_c.
INFO: [VLOG 209-307] Generating Verilog RTL for assignment4_c.
INFO: [HLS 200-112] Total elapsed time: 39.27 seconds; peak allocated memory: 147.578 MB.
