

================================================================
== Vitis HLS Report for 'syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46'
================================================================
* Date:           Tue Feb 27 22:16:15 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        proj_syr2k_no_taffo
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7v585t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  27.457 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   |  min |  max |   Type  |
    +---------+---------+-----------+----------+------+------+---------+
    |     1282|     6402|  35.200 us|  0.176 ms|  1282|  6402|       no|
    +---------+---------+-----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_52_3_VITIS_LOOP_54_4  |     1280|     6400|        21|         20|          1|  64 ~ 320|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 20, depth = 21


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 20, D = 21, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.53>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 24 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 25 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvar_flatten329 = alloca i32 1"   --->   Operation 26 'alloca' 'indvar_flatten329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %C"   --->   Operation 28 'read' 'C_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha"   --->   Operation 29 'read' 'alpha_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvars_iv73_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv73"   --->   Operation 30 'read' 'indvars_iv73_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln52_3_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln52_3"   --->   Operation 31 'read' 'zext_ln52_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %A"   --->   Operation 32 'read' 'A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %B"   --->   Operation 33 'read' 'B_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %tmp_s"   --->   Operation 34 'read' 'tmp_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.84ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten329"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 36 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %k"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 37 [1/1] (0.84ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.84>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc37.3"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%k_1 = load i5 %k"   --->   Operation 39 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten329_load = load i9 %indvar_flatten329" [syr2k_no_taffo.c:52]   --->   Operation 40 'load' 'indvar_flatten329_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 42 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty = trunc i5 %k_1"   --->   Operation 43 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_read, i4 %empty, i2 0"   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast22 = zext i10 %tmp_1"   --->   Operation 45 'zext' 'p_cast22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.81ns)   --->   "%empty_21 = add i64 %p_cast22, i64 %B_read"   --->   Operation 46 'add' 'empty_21' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.81ns)   --->   "%empty_22 = add i64 %p_cast22, i64 %A_read"   --->   Operation 47 'add' 'empty_22' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_cast4 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_21, i32 2, i32 63"   --->   Operation 48 'partselect' 'p_cast4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_22, i32 2, i32 63"   --->   Operation 49 'partselect' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.90ns)   --->   "%icmp_ln52 = icmp_eq  i9 %indvar_flatten329_load, i9 %zext_ln52_3_read" [syr2k_no_taffo.c:52]   --->   Operation 50 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (1.35ns)   --->   "%add_ln52 = add i9 %indvar_flatten329_load, i9 1" [syr2k_no_taffo.c:52]   --->   Operation 51 'add' 'add_ln52' <Predicate = true> <Delay = 1.35> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln52 = br i1 %icmp_ln52, void %for.inc40.3, void %for.inc43.3.exitStub" [syr2k_no_taffo.c:52]   --->   Operation 52 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [syr2k_no_taffo.c:54]   --->   Operation 53 'load' 'j_load' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.87ns)   --->   "%icmp_ln54 = icmp_eq  i5 %j_load, i5 %indvars_iv73_read" [syr2k_no_taffo.c:54]   --->   Operation 54 'icmp' 'icmp_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.62ns)   --->   "%select_ln53 = select i1 %icmp_ln54, i5 0, i5 %j_load" [syr2k_no_taffo.c:53]   --->   Operation 55 'select' 'select_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.09ns)   --->   "%add_ln52_1 = add i5 %k_1, i5 1" [syr2k_no_taffo.c:52]   --->   Operation 56 'add' 'add_ln52_1' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_24 = trunc i5 %add_ln52_1" [syr2k_no_taffo.c:52]   --->   Operation 57 'trunc' 'empty_24' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.58ns)   --->   "%select_ln53_1 = select i1 %icmp_ln54, i4 %empty_24, i4 %empty" [syr2k_no_taffo.c:53]   --->   Operation 58 'select' 'select_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.58> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_read, i4 %empty_24, i2 0" [syr2k_no_taffo.c:52]   --->   Operation 59 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%p_cast22_mid1 = zext i10 %tmp_2" [syr2k_no_taffo.c:52]   --->   Operation 60 'zext' 'p_cast22_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.81ns)   --->   "%p_mid1317 = add i64 %p_cast22_mid1, i64 %B_read" [syr2k_no_taffo.c:52]   --->   Operation 61 'add' 'p_mid1317' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.81ns)   --->   "%p_mid1319 = add i64 %p_cast22_mid1, i64 %A_read" [syr2k_no_taffo.c:52]   --->   Operation 62 'add' 'p_mid1319' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_cast15_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1317, i32 2, i32 63" [syr2k_no_taffo.c:52]   --->   Operation 63 'partselect' 'p_cast15_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.62ns)   --->   "%select_ln53_2 = select i1 %icmp_ln54, i62 %p_cast15_mid1, i62 %p_cast4" [syr2k_no_taffo.c:53]   --->   Operation 64 'select' 'select_ln53_2' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %select_ln53_2" [syr2k_no_taffo.c:53]   --->   Operation 65 'sext' 'sext_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln53" [syr2k_no_taffo.c:53]   --->   Operation 66 'getelementptr' 'gmem_addr' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_cast16_mid1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %p_mid1319, i32 2, i32 63" [syr2k_no_taffo.c:52]   --->   Operation 67 'partselect' 'p_cast16_mid1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.62ns)   --->   "%select_ln53_3 = select i1 %icmp_ln54, i62 %p_cast16_mid1, i62 %p_cast7" [syr2k_no_taffo.c:53]   --->   Operation 68 'select' 'select_ln53_3' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i62 %select_ln53_3" [syr2k_no_taffo.c:53]   --->   Operation 69 'sext' 'sext_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln53_1" [syr2k_no_taffo.c:53]   --->   Operation 70 'getelementptr' 'gmem_addr_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.62ns)   --->   "%select_ln52 = select i1 %icmp_ln54, i5 %add_ln52_1, i5 %k_1" [syr2k_no_taffo.c:52]   --->   Operation 71 'select' 'select_ln52' <Predicate = (!icmp_ln52)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i5 %select_ln53" [syr2k_no_taffo.c:57]   --->   Operation 72 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln57_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %trunc_ln57, i4 %select_ln53_1, i2 0" [syr2k_no_taffo.c:57]   --->   Operation 73 'bitconcatenate' 'shl_ln57_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %shl_ln57_3" [syr2k_no_taffo.c:57]   --->   Operation 74 'zext' 'zext_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.81ns)   --->   "%add_ln57 = add i64 %zext_ln57, i64 %A_read" [syr2k_no_taffo.c:57]   --->   Operation 75 'add' 'add_ln57' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln57_s = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 76 'partselect' 'trunc_ln57_s' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln57 = sext i62 %trunc_ln57_s" [syr2k_no_taffo.c:57]   --->   Operation 77 'sext' 'sext_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%gmem_addr_2 = getelementptr i32 %gmem, i64 %sext_ln57" [syr2k_no_taffo.c:57]   --->   Operation 78 'getelementptr' 'gmem_addr_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln57_1 = add i64 %zext_ln57, i64 %B_read" [syr2k_no_taffo.c:57]   --->   Operation 79 'add' 'add_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln57_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_1, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 80 'partselect' 'trunc_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%sext_ln57_1 = sext i62 %trunc_ln57_1" [syr2k_no_taffo.c:57]   --->   Operation 81 'sext' 'sext_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%gmem_addr_3 = getelementptr i32 %gmem, i64 %sext_ln57_1" [syr2k_no_taffo.c:57]   --->   Operation 82 'getelementptr' 'gmem_addr_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i4.i2, i4 %tmp_read, i4 %trunc_ln57, i2 0" [syr2k_no_taffo.c:57]   --->   Operation 83 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln57_1 = zext i10 %tmp_3" [syr2k_no_taffo.c:57]   --->   Operation 84 'zext' 'zext_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.81ns)   --->   "%add_ln57_2 = add i64 %zext_ln57_1, i64 %C_read" [syr2k_no_taffo.c:57]   --->   Operation 85 'add' 'add_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln57_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln57_2, i32 2, i32 63" [syr2k_no_taffo.c:57]   --->   Operation 86 'partselect' 'trunc_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln57_2 = sext i62 %trunc_ln57_2" [syr2k_no_taffo.c:57]   --->   Operation 87 'sext' 'sext_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%gmem_addr_4 = getelementptr i32 %gmem, i64 %sext_ln57_2" [syr2k_no_taffo.c:57]   --->   Operation 88 'getelementptr' 'gmem_addr_4' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (1.09ns)   --->   "%add_ln54 = add i5 %select_ln53, i5 1" [syr2k_no_taffo.c:54]   --->   Operation 89 'add' 'add_ln54' <Predicate = (!icmp_ln52)> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.84ns)   --->   "%store_ln54 = store i9 %add_ln52, i9 %indvar_flatten329" [syr2k_no_taffo.c:54]   --->   Operation 90 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 91 [1/1] (0.84ns)   --->   "%store_ln54 = store i5 %select_ln52, i5 %k" [syr2k_no_taffo.c:54]   --->   Operation 91 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 92 [1/1] (0.84ns)   --->   "%store_ln54 = store i5 %add_ln54, i5 %j" [syr2k_no_taffo.c:54]   --->   Operation 92 'store' 'store_ln54' <Predicate = (!icmp_ln52)> <Delay = 0.84>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln52)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.6>
ST_2 : Operation 93 [7/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 93 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 14.6>
ST_3 : Operation 94 [6/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 94 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 95 [7/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 95 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 14.6>
ST_4 : Operation 96 [5/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 96 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 97 [6/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 97 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 98 [7/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 98 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 14.6>
ST_5 : Operation 99 [4/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 99 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 100 [5/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 100 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 101 [6/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 101 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 102 [7/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 102 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 14.6>
ST_6 : Operation 103 [3/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 103 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 104 [4/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 104 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 105 [5/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 105 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 106 [6/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 106 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 107 [7/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 107 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 14.6>
ST_7 : Operation 108 [2/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 108 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 109 [3/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 109 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 110 [4/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 110 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 111 [5/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 111 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 112 [6/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 112 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 14.6>
ST_8 : Operation 113 [1/7] (14.6ns)   --->   "%gmem_load_19_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 113 'readreq' 'gmem_load_19_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 114 [2/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 114 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 115 [3/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 115 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 116 [4/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 116 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 117 [5/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 117 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 14.6>
ST_9 : Operation 118 [1/1] (14.6ns)   --->   "%gmem_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr" [syr2k_no_taffo.c:53]   --->   Operation 118 'read' 'gmem_addr_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 119 [1/7] (14.6ns)   --->   "%gmem_load_20_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_1, i32 1" [syr2k_no_taffo.c:53]   --->   Operation 119 'readreq' 'gmem_load_20_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [2/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 120 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 121 [3/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 121 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 122 [4/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 122 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 14.6>
ST_10 : Operation 123 [1/1] (14.6ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_1" [syr2k_no_taffo.c:53]   --->   Operation 123 'read' 'gmem_addr_1_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 124 [1/7] (14.6ns)   --->   "%gmem_load_21_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_2, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 124 'readreq' 'gmem_load_21_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 125 [2/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 125 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 126 [3/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 126 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 23.0>
ST_11 : Operation 127 [1/1] (14.6ns)   --->   "%gmem_addr_2_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_2" [syr2k_no_taffo.c:57]   --->   Operation 127 'read' 'gmem_addr_2_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %gmem_addr_2_read" [syr2k_no_taffo.c:57]   --->   Operation 128 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_11 : Operation 129 [2/2] (8.46ns)   --->   "%mul15_3 = fmul i32 %bitcast_ln57, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 129 'fmul' 'mul15_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 130 [1/7] (14.6ns)   --->   "%gmem_load_22_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_3, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 130 'readreq' 'gmem_load_22_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 131 [2/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 131 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 23.0>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %gmem_addr_read" [syr2k_no_taffo.c:53]   --->   Operation 132 'bitcast' 'bitcast_ln53' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 133 [1/2] (8.46ns)   --->   "%mul15_3 = fmul i32 %bitcast_ln57, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 133 'fmul' 'mul15_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 134 [2/2] (8.46ns)   --->   "%mul20_3 = fmul i32 %mul15_3, i32 %bitcast_ln53" [syr2k_no_taffo.c:57]   --->   Operation 134 'fmul' 'mul20_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 135 [1/1] (14.6ns)   --->   "%gmem_addr_3_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_3" [syr2k_no_taffo.c:57]   --->   Operation 135 'read' 'gmem_addr_3_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %gmem_addr_3_read" [syr2k_no_taffo.c:57]   --->   Operation 136 'bitcast' 'bitcast_ln57_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_12 : Operation 137 [2/2] (8.46ns)   --->   "%mul25_3 = fmul i32 %bitcast_ln57_1, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 137 'fmul' 'mul25_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 138 [1/7] (14.6ns)   --->   "%gmem_load_23_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 138 'readreq' 'gmem_load_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 16.9>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i32 %gmem_addr_1_read" [syr2k_no_taffo.c:53]   --->   Operation 139 'bitcast' 'bitcast_ln53_1' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_13 : Operation 140 [1/2] (8.46ns)   --->   "%mul20_3 = fmul i32 %mul15_3, i32 %bitcast_ln53" [syr2k_no_taffo.c:57]   --->   Operation 140 'fmul' 'mul20_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 141 [1/2] (8.46ns)   --->   "%mul25_3 = fmul i32 %bitcast_ln57_1, i32 %alpha_read" [syr2k_no_taffo.c:57]   --->   Operation 141 'fmul' 'mul25_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 142 [2/2] (8.46ns)   --->   "%mul30_3 = fmul i32 %mul25_3, i32 %bitcast_ln53_1" [syr2k_no_taffo.c:57]   --->   Operation 142 'fmul' 'mul30_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (14.6ns)   --->   "%gmem_addr_4_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 143 'read' 'gmem_addr_4_read' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 21.3>
ST_14 : Operation 144 [1/2] (8.46ns)   --->   "%mul30_3 = fmul i32 %mul25_3, i32 %bitcast_ln53_1" [syr2k_no_taffo.c:57]   --->   Operation 144 'fmul' 'mul30_3' <Predicate = (!icmp_ln52)> <Delay = 8.46> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 8.46> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [2/2] (12.8ns)   --->   "%add31_3 = fadd i32 %mul20_3, i32 %mul30_3" [syr2k_no_taffo.c:57]   --->   Operation 145 'fadd' 'add31_3' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 25.7>
ST_15 : Operation 146 [1/2] (12.8ns)   --->   "%add31_3 = fadd i32 %mul20_3, i32 %mul30_3" [syr2k_no_taffo.c:57]   --->   Operation 146 'fadd' 'add31_3' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln57_2 = bitcast i32 %gmem_addr_4_read" [syr2k_no_taffo.c:57]   --->   Operation 147 'bitcast' 'bitcast_ln57_2' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_15 : Operation 148 [2/2] (12.8ns)   --->   "%add36_3 = fadd i32 %bitcast_ln57_2, i32 %add31_3" [syr2k_no_taffo.c:57]   --->   Operation 148 'fadd' 'add36_3' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/1] (14.6ns)   --->   "%gmem_addr_23_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i32P1A, i32 %gmem_addr_4, i32 1" [syr2k_no_taffo.c:57]   --->   Operation 149 'writereq' 'gmem_addr_23_req' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 27.4>
ST_16 : Operation 150 [1/2] (12.8ns)   --->   "%add36_3 = fadd i32 %bitcast_ln57_2, i32 %add31_3" [syr2k_no_taffo.c:57]   --->   Operation 150 'fadd' 'add36_3' <Predicate = (!icmp_ln52)> <Delay = 12.8> <CoreInst = "FAddSub_nodsp">   --->   Core 17 'FAddSub_nodsp' <Latency = 1> <II = 1> <Delay = 12.8> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%bitcast_ln57_3 = bitcast i32 %add36_3" [syr2k_no_taffo.c:57]   --->   Operation 151 'bitcast' 'bitcast_ln57_3' <Predicate = (!icmp_ln52)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (14.6ns)   --->   "%write_ln57 = write void @_ssdm_op_Write.m_axi.i32P1A, i32 %gmem_addr_4, i32 %bitcast_ln57_3, i4 15" [syr2k_no_taffo.c:57]   --->   Operation 152 'write' 'write_ln57' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 14.6>
ST_17 : Operation 153 [5/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 153 'writeresp' 'gmem_addr_23_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 14.6>
ST_18 : Operation 154 [4/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 154 'writeresp' 'gmem_addr_23_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 14.6>
ST_19 : Operation 155 [3/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 155 'writeresp' 'gmem_addr_23_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 14.6>
ST_20 : Operation 156 [2/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 156 'writeresp' 'gmem_addr_23_resp' <Predicate = (!icmp_ln52)> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 14.6>
ST_21 : Operation 157 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 157 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 158 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"   --->   Operation 158 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns)   --->   "%empty_23 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 320, i64 0"   --->   Operation 159 'speclooptripcount' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:53]   --->   Operation 160 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%specpipeline_ln56 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [syr2k_no_taffo.c:56]   --->   Operation 161 'specpipeline' 'specpipeline_ln56' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [syr2k_no_taffo.c:42]   --->   Operation 162 'specloopname' 'specloopname_ln42' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 163 [1/5] (14.6ns)   --->   "%gmem_addr_23_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i32P1A, i32 %gmem_addr_4" [syr2k_no_taffo.c:57]   --->   Operation 163 'writeresp' 'gmem_addr_23_resp' <Predicate = true> <Delay = 14.6> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc37.3" [syr2k_no_taffo.c:54]   --->   Operation 164 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ tmp_s]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln52_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indvars_iv73]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ alpha]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                      (alloca           ) [ 0100000000000000000000]
k                      (alloca           ) [ 0100000000000000000000]
indvar_flatten329      (alloca           ) [ 0100000000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000000000]
C_read                 (read             ) [ 0000000000000000000000]
alpha_read             (read             ) [ 0011111111111100000000]
indvars_iv73_read      (read             ) [ 0000000000000000000000]
zext_ln52_3_read       (read             ) [ 0000000000000000000000]
A_read                 (read             ) [ 0000000000000000000000]
B_read                 (read             ) [ 0000000000000000000000]
tmp_read               (read             ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
store_ln0              (store            ) [ 0000000000000000000000]
br_ln0                 (br               ) [ 0000000000000000000000]
k_1                    (load             ) [ 0000000000000000000000]
indvar_flatten329_load (load             ) [ 0000000000000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000]
empty                  (trunc            ) [ 0000000000000000000000]
tmp_1                  (bitconcatenate   ) [ 0000000000000000000000]
p_cast22               (zext             ) [ 0000000000000000000000]
empty_21               (add              ) [ 0000000000000000000000]
empty_22               (add              ) [ 0000000000000000000000]
p_cast4                (partselect       ) [ 0000000000000000000000]
p_cast7                (partselect       ) [ 0000000000000000000000]
icmp_ln52              (icmp             ) [ 0111111111111111111110]
add_ln52               (add              ) [ 0000000000000000000000]
br_ln52                (br               ) [ 0000000000000000000000]
j_load                 (load             ) [ 0000000000000000000000]
icmp_ln54              (icmp             ) [ 0000000000000000000000]
select_ln53            (select           ) [ 0000000000000000000000]
add_ln52_1             (add              ) [ 0000000000000000000000]
empty_24               (trunc            ) [ 0000000000000000000000]
select_ln53_1          (select           ) [ 0000000000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000000000000]
p_cast22_mid1          (zext             ) [ 0000000000000000000000]
p_mid1317              (add              ) [ 0000000000000000000000]
p_mid1319              (add              ) [ 0000000000000000000000]
p_cast15_mid1          (partselect       ) [ 0000000000000000000000]
select_ln53_2          (select           ) [ 0000000000000000000000]
sext_ln53              (sext             ) [ 0000000000000000000000]
gmem_addr              (getelementptr    ) [ 0011111111000000000000]
p_cast16_mid1          (partselect       ) [ 0000000000000000000000]
select_ln53_3          (select           ) [ 0000000000000000000000]
sext_ln53_1            (sext             ) [ 0000000000000000000000]
gmem_addr_1            (getelementptr    ) [ 0011111111100000000000]
select_ln52            (select           ) [ 0000000000000000000000]
trunc_ln57             (trunc            ) [ 0000000000000000000000]
shl_ln57_3             (bitconcatenate   ) [ 0000000000000000000000]
zext_ln57              (zext             ) [ 0000000000000000000000]
add_ln57               (add              ) [ 0000000000000000000000]
trunc_ln57_s           (partselect       ) [ 0000000000000000000000]
sext_ln57              (sext             ) [ 0000000000000000000000]
gmem_addr_2            (getelementptr    ) [ 0011111111110000000000]
add_ln57_1             (add              ) [ 0000000000000000000000]
trunc_ln57_1           (partselect       ) [ 0000000000000000000000]
sext_ln57_1            (sext             ) [ 0000000000000000000000]
gmem_addr_3            (getelementptr    ) [ 0011111111111000000000]
tmp_3                  (bitconcatenate   ) [ 0000000000000000000000]
zext_ln57_1            (zext             ) [ 0000000000000000000000]
add_ln57_2             (add              ) [ 0000000000000000000000]
trunc_ln57_2           (partselect       ) [ 0000000000000000000000]
sext_ln57_2            (sext             ) [ 0000000000000000000000]
gmem_addr_4            (getelementptr    ) [ 0111111111111111111111]
add_ln54               (add              ) [ 0000000000000000000000]
store_ln54             (store            ) [ 0000000000000000000000]
store_ln54             (store            ) [ 0000000000000000000000]
store_ln54             (store            ) [ 0000000000000000000000]
gmem_load_19_req       (readreq          ) [ 0000000000000000000000]
gmem_addr_read         (read             ) [ 0000000000111000000000]
gmem_load_20_req       (readreq          ) [ 0000000000000000000000]
gmem_addr_1_read       (read             ) [ 0000000000011100000000]
gmem_load_21_req       (readreq          ) [ 0000000000000000000000]
gmem_addr_2_read       (read             ) [ 0000000000000000000000]
bitcast_ln57           (bitcast          ) [ 0000000000001000000000]
gmem_load_22_req       (readreq          ) [ 0000000000000000000000]
bitcast_ln53           (bitcast          ) [ 0000000000000100000000]
mul15_3                (fmul             ) [ 0000000000000100000000]
gmem_addr_3_read       (read             ) [ 0000000000000000000000]
bitcast_ln57_1         (bitcast          ) [ 0000000000000100000000]
gmem_load_23_req       (readreq          ) [ 0000000000000000000000]
bitcast_ln53_1         (bitcast          ) [ 0000000000000010000000]
mul20_3                (fmul             ) [ 0000000000000011000000]
mul25_3                (fmul             ) [ 0000000000000010000000]
gmem_addr_4_read       (read             ) [ 0000000000000011000000]
mul30_3                (fmul             ) [ 0000000000000001000000]
add31_3                (fadd             ) [ 0000000000000000100000]
bitcast_ln57_2         (bitcast          ) [ 0000000000000000100000]
gmem_addr_23_req       (writereq         ) [ 0000000000000000000000]
add36_3                (fadd             ) [ 0000000000000000000000]
bitcast_ln57_3         (bitcast          ) [ 0000000000000000000000]
write_ln57             (write            ) [ 0000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000]
specloopname_ln0       (specloopname     ) [ 0000000000000000000000]
empty_23               (speclooptripcount) [ 0000000000000000000000]
specpipeline_ln53      (specpipeline     ) [ 0000000000000000000000]
specpipeline_ln56      (specpipeline     ) [ 0000000000000000000000]
specloopname_ln42      (specloopname     ) [ 0000000000000000000000]
gmem_addr_23_resp      (writeresp        ) [ 0000000000000000000000]
br_ln54                (br               ) [ 0000000000000000000000]
ret_ln0                (ret              ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tmp_s">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_s"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln52_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln52_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="indvars_iv73">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indvars_iv73"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="alpha">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alpha"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_52_3_VITIS_LOOP_54_4_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="j_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="indvar_flatten329_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten329/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="C_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="64" slack="0"/>
<pin id="108" dir="0" index="1" bw="64" slack="0"/>
<pin id="109" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="C_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="alpha_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="alpha_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="indvars_iv73_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="5" slack="0"/>
<pin id="120" dir="0" index="1" bw="5" slack="0"/>
<pin id="121" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="indvars_iv73_read/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="zext_ln52_3_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="9" slack="0"/>
<pin id="126" dir="0" index="1" bw="9" slack="0"/>
<pin id="127" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln52_3_read/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="A_read_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_read/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="B_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="4" slack="0"/>
<pin id="145" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_readreq_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="1"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_19_req/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_readreq_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="2"/>
<pin id="158" dir="0" index="2" bw="1" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_20_req/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_readreq_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="3"/>
<pin id="165" dir="0" index="2" bw="1" slack="0"/>
<pin id="166" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_21_req/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_readreq_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="4"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="gmem_load_22_req/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_writeresp_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="32" slack="5"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem_load_23_req/6 gmem_addr_23_req/15 gmem_addr_23_resp/17 "/>
</bind>
</comp>

<comp id="183" class="1004" name="gmem_addr_read_read_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="8"/>
<pin id="186" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_read/9 "/>
</bind>
</comp>

<comp id="188" class="1004" name="gmem_addr_1_read_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="9"/>
<pin id="191" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/10 "/>
</bind>
</comp>

<comp id="193" class="1004" name="gmem_addr_2_read_read_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="32" slack="10"/>
<pin id="196" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_2_read/11 "/>
</bind>
</comp>

<comp id="198" class="1004" name="gmem_addr_3_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="11"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_3_read/12 "/>
</bind>
</comp>

<comp id="203" class="1004" name="gmem_addr_4_read_read_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="32" slack="12"/>
<pin id="206" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_4_read/13 "/>
</bind>
</comp>

<comp id="209" class="1004" name="write_ln57_write_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="0" slack="0"/>
<pin id="211" dir="0" index="1" bw="32" slack="15"/>
<pin id="212" dir="0" index="2" bw="32" slack="0"/>
<pin id="213" dir="0" index="3" bw="1" slack="0"/>
<pin id="214" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln57/16 "/>
</bind>
</comp>

<comp id="218" class="1004" name="grp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add31_3/14 add36_3/15 "/>
</bind>
</comp>

<comp id="223" class="1004" name="grp_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul15_3/11 mul20_3/12 mul30_3/13 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="11"/>
<pin id="231" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_3/12 "/>
</bind>
</comp>

<comp id="234" class="1005" name="reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul15_3 mul20_3 "/>
</bind>
</comp>

<comp id="240" class="1004" name="store_ln0_store_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="9" slack="0"/>
<pin id="243" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln0_store_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="5" slack="0"/>
<pin id="248" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="store_ln0_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="5" slack="0"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="k_1_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="indvar_flatten329_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="9" slack="0"/>
<pin id="260" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten329_load/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="empty_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="0" index="2" bw="4" slack="0"/>
<pin id="269" dir="0" index="3" bw="1" slack="0"/>
<pin id="270" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="p_cast22_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="10" slack="0"/>
<pin id="277" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast22/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="empty_21_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="10" slack="0"/>
<pin id="281" dir="0" index="1" bw="64" slack="0"/>
<pin id="282" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_21/1 "/>
</bind>
</comp>

<comp id="285" class="1004" name="empty_22_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="0"/>
<pin id="288" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_22/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="p_cast4_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="62" slack="0"/>
<pin id="293" dir="0" index="1" bw="64" slack="0"/>
<pin id="294" dir="0" index="2" bw="3" slack="0"/>
<pin id="295" dir="0" index="3" bw="7" slack="0"/>
<pin id="296" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast4/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="p_cast7_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="62" slack="0"/>
<pin id="303" dir="0" index="1" bw="64" slack="0"/>
<pin id="304" dir="0" index="2" bw="3" slack="0"/>
<pin id="305" dir="0" index="3" bw="7" slack="0"/>
<pin id="306" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast7/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="icmp_ln52_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="9" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln52/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln52_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="j_load_load_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="icmp_ln54_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="5" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="select_ln53_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="1" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="5" slack="0"/>
<pin id="336" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln52_1_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="empty_24_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_24/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="select_ln53_1_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="4" slack="0"/>
<pin id="353" dir="0" index="2" bw="4" slack="0"/>
<pin id="354" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/1 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_2_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="4" slack="0"/>
<pin id="361" dir="0" index="2" bw="4" slack="0"/>
<pin id="362" dir="0" index="3" bw="1" slack="0"/>
<pin id="363" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_cast22_mid1_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast22_mid1/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_mid1317_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="64" slack="0"/>
<pin id="375" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1317/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="p_mid1319_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="10" slack="0"/>
<pin id="380" dir="0" index="1" bw="64" slack="0"/>
<pin id="381" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1319/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_cast15_mid1_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="62" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="3" slack="0"/>
<pin id="388" dir="0" index="3" bw="7" slack="0"/>
<pin id="389" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast15_mid1/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln53_2_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="62" slack="0"/>
<pin id="397" dir="0" index="2" bw="62" slack="0"/>
<pin id="398" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sext_ln53_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="62" slack="0"/>
<pin id="404" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="gmem_addr_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="62" slack="0"/>
<pin id="409" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="p_cast16_mid1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="62" slack="0"/>
<pin id="414" dir="0" index="1" bw="64" slack="0"/>
<pin id="415" dir="0" index="2" bw="3" slack="0"/>
<pin id="416" dir="0" index="3" bw="7" slack="0"/>
<pin id="417" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_cast16_mid1/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="select_ln53_3_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="1" slack="0"/>
<pin id="424" dir="0" index="1" bw="62" slack="0"/>
<pin id="425" dir="0" index="2" bw="62" slack="0"/>
<pin id="426" dir="1" index="3" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_3/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="sext_ln53_1_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="62" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln53_1/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="gmem_addr_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="0"/>
<pin id="436" dir="0" index="1" bw="62" slack="0"/>
<pin id="437" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/1 "/>
</bind>
</comp>

<comp id="440" class="1004" name="select_ln52_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="5" slack="0"/>
<pin id="443" dir="0" index="2" bw="5" slack="0"/>
<pin id="444" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln52/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="trunc_ln57_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="0"/>
<pin id="450" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln57/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="shl_ln57_3_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="10" slack="0"/>
<pin id="454" dir="0" index="1" bw="4" slack="0"/>
<pin id="455" dir="0" index="2" bw="4" slack="0"/>
<pin id="456" dir="0" index="3" bw="1" slack="0"/>
<pin id="457" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln57_3/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="zext_ln57_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="add_ln57_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="10" slack="0"/>
<pin id="468" dir="0" index="1" bw="64" slack="0"/>
<pin id="469" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="trunc_ln57_s_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="62" slack="0"/>
<pin id="474" dir="0" index="1" bw="64" slack="0"/>
<pin id="475" dir="0" index="2" bw="3" slack="0"/>
<pin id="476" dir="0" index="3" bw="7" slack="0"/>
<pin id="477" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_s/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln57_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="62" slack="0"/>
<pin id="484" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="gmem_addr_2_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="0"/>
<pin id="488" dir="0" index="1" bw="62" slack="0"/>
<pin id="489" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_2/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="add_ln57_1_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="10" slack="0"/>
<pin id="494" dir="0" index="1" bw="64" slack="0"/>
<pin id="495" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_1/1 "/>
</bind>
</comp>

<comp id="498" class="1004" name="trunc_ln57_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="62" slack="0"/>
<pin id="500" dir="0" index="1" bw="64" slack="0"/>
<pin id="501" dir="0" index="2" bw="3" slack="0"/>
<pin id="502" dir="0" index="3" bw="7" slack="0"/>
<pin id="503" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_1/1 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sext_ln57_1_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="62" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_1/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="gmem_addr_3_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="0"/>
<pin id="514" dir="0" index="1" bw="62" slack="0"/>
<pin id="515" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_3/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="10" slack="0"/>
<pin id="520" dir="0" index="1" bw="4" slack="0"/>
<pin id="521" dir="0" index="2" bw="4" slack="0"/>
<pin id="522" dir="0" index="3" bw="1" slack="0"/>
<pin id="523" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln57_1_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="10" slack="0"/>
<pin id="530" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln57_1/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln57_2_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="0" index="1" bw="64" slack="0"/>
<pin id="535" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln57_2/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="trunc_ln57_2_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="62" slack="0"/>
<pin id="540" dir="0" index="1" bw="64" slack="0"/>
<pin id="541" dir="0" index="2" bw="3" slack="0"/>
<pin id="542" dir="0" index="3" bw="7" slack="0"/>
<pin id="543" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln57_2/1 "/>
</bind>
</comp>

<comp id="548" class="1004" name="sext_ln57_2_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="62" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln57_2/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="gmem_addr_4_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="62" slack="0"/>
<pin id="555" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_4/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln54_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln54_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="9" slack="0"/>
<pin id="566" dir="0" index="1" bw="9" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln54_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="574" class="1004" name="store_ln54_store_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="5" slack="0"/>
<pin id="576" dir="0" index="1" bw="5" slack="0"/>
<pin id="577" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/1 "/>
</bind>
</comp>

<comp id="579" class="1004" name="bitcast_ln57_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57/11 "/>
</bind>
</comp>

<comp id="584" class="1004" name="bitcast_ln53_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="3"/>
<pin id="586" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="bitcast_ln57_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="0"/>
<pin id="590" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_1/12 "/>
</bind>
</comp>

<comp id="593" class="1004" name="bitcast_ln53_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="3"/>
<pin id="595" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln53_1/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="bitcast_ln57_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="32" slack="2"/>
<pin id="599" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_2/15 "/>
</bind>
</comp>

<comp id="601" class="1004" name="bitcast_ln57_3_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="0"/>
<pin id="603" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln57_3/16 "/>
</bind>
</comp>

<comp id="606" class="1005" name="j_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="5" slack="0"/>
<pin id="608" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="613" class="1005" name="k_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="5" slack="0"/>
<pin id="615" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="620" class="1005" name="indvar_flatten329_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="0"/>
<pin id="622" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten329 "/>
</bind>
</comp>

<comp id="627" class="1005" name="alpha_read_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="10"/>
<pin id="629" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="alpha_read "/>
</bind>
</comp>

<comp id="633" class="1005" name="icmp_ln52_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="1" slack="1"/>
<pin id="635" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln52 "/>
</bind>
</comp>

<comp id="637" class="1005" name="gmem_addr_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="1"/>
<pin id="639" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="gmem_addr_1_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="2"/>
<pin id="645" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="gmem_addr_2_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="3"/>
<pin id="651" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="gmem_addr_3_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="4"/>
<pin id="657" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="gmem_addr_3 "/>
</bind>
</comp>

<comp id="661" class="1005" name="gmem_addr_4_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="5"/>
<pin id="663" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="gmem_addr_4 "/>
</bind>
</comp>

<comp id="668" class="1005" name="gmem_addr_read_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="3"/>
<pin id="670" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_read "/>
</bind>
</comp>

<comp id="673" class="1005" name="gmem_addr_1_read_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="3"/>
<pin id="675" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

<comp id="678" class="1005" name="bitcast_ln57_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57 "/>
</bind>
</comp>

<comp id="683" class="1005" name="bitcast_ln53_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="32" slack="1"/>
<pin id="685" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53 "/>
</bind>
</comp>

<comp id="688" class="1005" name="bitcast_ln57_1_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57_1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="bitcast_ln53_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln53_1 "/>
</bind>
</comp>

<comp id="698" class="1005" name="mul25_3_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul25_3 "/>
</bind>
</comp>

<comp id="703" class="1005" name="gmem_addr_4_read_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="2"/>
<pin id="705" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="gmem_addr_4_read "/>
</bind>
</comp>

<comp id="708" class="1005" name="mul30_3_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="32" slack="1"/>
<pin id="710" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul30_3 "/>
</bind>
</comp>

<comp id="713" class="1005" name="add31_3_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="1"/>
<pin id="715" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add31_3 "/>
</bind>
</comp>

<comp id="718" class="1005" name="bitcast_ln57_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln57_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="97"><net_src comp="16" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="38" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="12" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="10" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="42" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="36" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="68" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="160"><net_src comp="68" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="167"><net_src comp="68" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="16" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="174"><net_src comp="68" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="181"><net_src comp="68" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="16" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="70" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="70" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="70" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="72" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="215"><net_src comp="74" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="76" pin="0"/><net_sink comp="209" pin=3"/></net>

<net id="217"><net_src comp="78" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="222"><net_src comp="218" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="223" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="232"><net_src comp="223" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="233"><net_src comp="228" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="237"><net_src comp="223" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="239"><net_src comp="234" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="249"><net_src comp="48" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="264"><net_src comp="255" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="54" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="272"><net_src comp="142" pin="2"/><net_sink comp="265" pin=1"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="274"><net_src comp="56" pin="0"/><net_sink comp="265" pin=3"/></net>

<net id="278"><net_src comp="265" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="283"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="136" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="275" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="130" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="279" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="307"><net_src comp="58" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="285" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="310"><net_src comp="62" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="315"><net_src comp="258" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="124" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="258" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="330"><net_src comp="323" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="118" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="337"><net_src comp="326" pin="2"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="48" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="323" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="344"><net_src comp="255" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="66" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="326" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="261" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="364"><net_src comp="54" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="142" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="346" pin="1"/><net_sink comp="358" pin=2"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="358" pin=3"/></net>

<net id="371"><net_src comp="358" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="136" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="368" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="130" pin="2"/><net_sink comp="378" pin=1"/></net>

<net id="390"><net_src comp="58" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="372" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="60" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="62" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="399"><net_src comp="326" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="384" pin="4"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="291" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="0" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="418"><net_src comp="58" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="419"><net_src comp="378" pin="2"/><net_sink comp="412" pin=1"/></net>

<net id="420"><net_src comp="60" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="421"><net_src comp="62" pin="0"/><net_sink comp="412" pin=3"/></net>

<net id="427"><net_src comp="326" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="412" pin="4"/><net_sink comp="422" pin=1"/></net>

<net id="429"><net_src comp="301" pin="4"/><net_sink comp="422" pin=2"/></net>

<net id="433"><net_src comp="422" pin="3"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="0" pin="0"/><net_sink comp="434" pin=0"/></net>

<net id="439"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="445"><net_src comp="326" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="340" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="255" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="451"><net_src comp="332" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="458"><net_src comp="54" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="448" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="460"><net_src comp="350" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="452" pin=3"/></net>

<net id="465"><net_src comp="452" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="130" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="478"><net_src comp="58" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="480"><net_src comp="60" pin="0"/><net_sink comp="472" pin=2"/></net>

<net id="481"><net_src comp="62" pin="0"/><net_sink comp="472" pin=3"/></net>

<net id="485"><net_src comp="472" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="0" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="496"><net_src comp="462" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="497"><net_src comp="136" pin="2"/><net_sink comp="492" pin=1"/></net>

<net id="504"><net_src comp="58" pin="0"/><net_sink comp="498" pin=0"/></net>

<net id="505"><net_src comp="492" pin="2"/><net_sink comp="498" pin=1"/></net>

<net id="506"><net_src comp="60" pin="0"/><net_sink comp="498" pin=2"/></net>

<net id="507"><net_src comp="62" pin="0"/><net_sink comp="498" pin=3"/></net>

<net id="511"><net_src comp="498" pin="4"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="524"><net_src comp="54" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="142" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="526"><net_src comp="448" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="527"><net_src comp="56" pin="0"/><net_sink comp="518" pin=3"/></net>

<net id="531"><net_src comp="518" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="106" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="544"><net_src comp="58" pin="0"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="532" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="60" pin="0"/><net_sink comp="538" pin=2"/></net>

<net id="547"><net_src comp="62" pin="0"/><net_sink comp="538" pin=3"/></net>

<net id="551"><net_src comp="538" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="556"><net_src comp="0" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="548" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="332" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="66" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="317" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="440" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="578"><net_src comp="558" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="193" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="587"><net_src comp="584" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="591"><net_src comp="198" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="596"><net_src comp="593" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="604"><net_src comp="218" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="609"><net_src comp="94" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="616"><net_src comp="98" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="623"><net_src comp="102" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="625"><net_src comp="620" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="630"><net_src comp="112" pin="2"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="632"><net_src comp="627" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="636"><net_src comp="311" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="640"><net_src comp="406" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="646"><net_src comp="434" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="188" pin=1"/></net>

<net id="652"><net_src comp="486" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="658"><net_src comp="512" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="664"><net_src comp="552" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="671"><net_src comp="183" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="676"><net_src comp="188" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="681"><net_src comp="579" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="686"><net_src comp="584" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="691"><net_src comp="588" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="696"><net_src comp="593" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="701"><net_src comp="228" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="706"><net_src comp="203" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="711"><net_src comp="223" pin="2"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="716"><net_src comp="218" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="721"><net_src comp="597" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="218" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {15 16 17 18 19 20 21 }
 - Input state : 
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : gmem | {2 3 4 5 6 7 8 9 10 11 12 13 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : tmp_s | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : B | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : A | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : zext_ln52_3 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : indvars_iv73 | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : alpha | {1 }
	Port: syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46 : C | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		k_1 : 1
		indvar_flatten329_load : 1
		empty : 2
		tmp_1 : 3
		p_cast22 : 4
		empty_21 : 5
		empty_22 : 5
		p_cast4 : 6
		p_cast7 : 6
		icmp_ln52 : 2
		add_ln52 : 2
		br_ln52 : 3
		j_load : 1
		icmp_ln54 : 2
		select_ln53 : 3
		add_ln52_1 : 2
		empty_24 : 3
		select_ln53_1 : 4
		tmp_2 : 4
		p_cast22_mid1 : 5
		p_mid1317 : 6
		p_mid1319 : 6
		p_cast15_mid1 : 7
		select_ln53_2 : 8
		sext_ln53 : 9
		gmem_addr : 10
		p_cast16_mid1 : 7
		select_ln53_3 : 8
		sext_ln53_1 : 9
		gmem_addr_1 : 10
		select_ln52 : 3
		trunc_ln57 : 4
		shl_ln57_3 : 5
		zext_ln57 : 6
		add_ln57 : 7
		trunc_ln57_s : 8
		sext_ln57 : 9
		gmem_addr_2 : 10
		add_ln57_1 : 7
		trunc_ln57_1 : 8
		sext_ln57_1 : 9
		gmem_addr_3 : 10
		tmp_3 : 5
		zext_ln57_1 : 6
		add_ln57_2 : 7
		trunc_ln57_2 : 8
		sext_ln57_2 : 9
		gmem_addr_4 : 10
		add_ln54 : 4
		store_ln54 : 3
		store_ln54 : 4
		store_ln54 : 5
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		mul15_3 : 1
	State 12
		mul20_3 : 1
		mul25_3 : 1
	State 13
		mul30_3 : 1
	State 14
		add31_3 : 1
	State 15
		add36_3 : 1
	State 16
		bitcast_ln57_3 : 1
		write_ln57 : 2
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        empty_21_fu_279        |    0    |    0    |    71   |
|          |        empty_22_fu_285        |    0    |    0    |    71   |
|          |        add_ln52_fu_317        |    0    |    0    |    16   |
|          |       add_ln52_1_fu_340       |    0    |    0    |    13   |
|    add   |        p_mid1317_fu_372       |    0    |    0    |    71   |
|          |        p_mid1319_fu_378       |    0    |    0    |    71   |
|          |        add_ln57_fu_466        |    0    |    0    |    71   |
|          |       add_ln57_1_fu_492       |    0    |    0    |    71   |
|          |       add_ln57_2_fu_532       |    0    |    0    |    71   |
|          |        add_ln54_fu_558        |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|   fmul   |           grp_fu_223          |    3    |   128   |   135   |
|          |           grp_fu_228          |    3    |   128   |   135   |
|----------|-------------------------------|---------|---------|---------|
|   fadd   |           grp_fu_218          |    0    |   128   |   375   |
|----------|-------------------------------|---------|---------|---------|
|          |       select_ln53_fu_332      |    0    |    0    |    5    |
|          |      select_ln53_1_fu_350     |    0    |    0    |    4    |
|  select  |      select_ln53_2_fu_394     |    0    |    0    |    62   |
|          |      select_ln53_3_fu_422     |    0    |    0    |    62   |
|          |       select_ln52_fu_440      |    0    |    0    |    5    |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln52_fu_311       |    0    |    0    |    11   |
|          |        icmp_ln54_fu_326       |    0    |    0    |    9    |
|----------|-------------------------------|---------|---------|---------|
|          |       C_read_read_fu_106      |    0    |    0    |    0    |
|          |     alpha_read_read_fu_112    |    0    |    0    |    0    |
|          | indvars_iv73_read_read_fu_118 |    0    |    0    |    0    |
|          |  zext_ln52_3_read_read_fu_124 |    0    |    0    |    0    |
|          |       A_read_read_fu_130      |    0    |    0    |    0    |
|   read   |       B_read_read_fu_136      |    0    |    0    |    0    |
|          |      tmp_read_read_fu_142     |    0    |    0    |    0    |
|          |   gmem_addr_read_read_fu_183  |    0    |    0    |    0    |
|          |  gmem_addr_1_read_read_fu_188 |    0    |    0    |    0    |
|          |  gmem_addr_2_read_read_fu_193 |    0    |    0    |    0    |
|          |  gmem_addr_3_read_read_fu_198 |    0    |    0    |    0    |
|          |  gmem_addr_4_read_read_fu_203 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |       grp_readreq_fu_148      |    0    |    0    |    0    |
|  readreq |       grp_readreq_fu_155      |    0    |    0    |    0    |
|          |       grp_readreq_fu_162      |    0    |    0    |    0    |
|          |       grp_readreq_fu_169      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
| writeresp|      grp_writeresp_fu_176     |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |    write_ln57_write_fu_209    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          empty_fu_261         |    0    |    0    |    0    |
|   trunc  |        empty_24_fu_346        |    0    |    0    |    0    |
|          |       trunc_ln57_fu_448       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |          tmp_1_fu_265         |    0    |    0    |    0    |
|bitconcatenate|          tmp_2_fu_358         |    0    |    0    |    0    |
|          |       shl_ln57_3_fu_452       |    0    |    0    |    0    |
|          |          tmp_3_fu_518         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        p_cast22_fu_275        |    0    |    0    |    0    |
|   zext   |      p_cast22_mid1_fu_368     |    0    |    0    |    0    |
|          |        zext_ln57_fu_462       |    0    |    0    |    0    |
|          |       zext_ln57_1_fu_528      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |         p_cast4_fu_291        |    0    |    0    |    0    |
|          |         p_cast7_fu_301        |    0    |    0    |    0    |
|          |      p_cast15_mid1_fu_384     |    0    |    0    |    0    |
|partselect|      p_cast16_mid1_fu_412     |    0    |    0    |    0    |
|          |      trunc_ln57_s_fu_472      |    0    |    0    |    0    |
|          |      trunc_ln57_1_fu_498      |    0    |    0    |    0    |
|          |      trunc_ln57_2_fu_538      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        sext_ln53_fu_402       |    0    |    0    |    0    |
|          |       sext_ln53_1_fu_430      |    0    |    0    |    0    |
|   sext   |        sext_ln57_fu_482       |    0    |    0    |    0    |
|          |       sext_ln57_1_fu_508      |    0    |    0    |    0    |
|          |       sext_ln57_2_fu_548      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    6    |   384   |   1342  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|     add31_3_reg_713     |   32   |
|    alpha_read_reg_627   |   32   |
|  bitcast_ln53_1_reg_693 |   32   |
|   bitcast_ln53_reg_683  |   32   |
|  bitcast_ln57_1_reg_688 |   32   |
|  bitcast_ln57_2_reg_718 |   32   |
|   bitcast_ln57_reg_678  |   32   |
| gmem_addr_1_read_reg_673|   32   |
|   gmem_addr_1_reg_643   |   32   |
|   gmem_addr_2_reg_649   |   32   |
|   gmem_addr_3_reg_655   |   32   |
| gmem_addr_4_read_reg_703|   32   |
|   gmem_addr_4_reg_661   |   32   |
|  gmem_addr_read_reg_668 |   32   |
|    gmem_addr_reg_637    |   32   |
|    icmp_ln52_reg_633    |    1   |
|indvar_flatten329_reg_620|    9   |
|        j_reg_606        |    5   |
|        k_reg_613        |    5   |
|     mul25_3_reg_698     |   32   |
|     mul30_3_reg_708     |   32   |
|         reg_234         |   32   |
+-------------------------+--------+
|          Total          |   596  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_176 |  p0  |   3  |   1  |    3   |
|      grp_fu_218      |  p0  |   3  |  32  |   96   ||    13   |
|      grp_fu_218      |  p1  |   4  |  32  |   128  ||    17   |
|      grp_fu_223      |  p0  |   6  |  32  |   192  ||    25   |
|      grp_fu_223      |  p1  |   5  |  32  |   160  ||    21   |
|      grp_fu_228      |  p0  |   2  |  32  |   64   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   643  || 5.21957 ||    85   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   384  |  1342  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   85   |
|  Register |    -   |    -   |   596  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |   980  |  1427  |
+-----------+--------+--------+--------+--------+
