{
   "ActiveEmotionalView":"Default View",
   "Default View_Layers":"",
   "Default View_Layout":"",
   "Default View_ScaleFactor":"0.524768",
   "Default View_TopLeft":"-185,-217",
   "ExpandedHierarchyInLayout":"",
   "Grouping and No Loops_ScaleFactor":"0.245018",
   "Grouping and No Loops_TopLeft":"-106,-1290",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 25 -x 7200 -y 60 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 25 -x 7200 -y 80 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port adc_cdcs_o -pg 1 -lvl 25 -x 7200 -y 200 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 25 -x 7200 -y 560 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 25 -x 7200 -y 600 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 25 -x 7200 -y 620 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 25 -x 7200 -y 640 -defaultsOSRD
preplace portBus adc_data_1_i -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace portBus adc_data_2_i -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace portBus dac_data_o -pg 1 -lvl 25 -x 7200 -y 580 -defaultsOSRD
preplace inst clk_0 -pg 1 -lvl 1 -x 140 -y 320 -swap {0 1 2 3 5 6 4} -defaultsOSRD -pinDir adc_cdcs_o right -pinY adc_cdcs_o 0R -pinDir adc_clk_n_i left -pinY adc_clk_n_i 140L -pinDir adc_clk_p_i left -pinY adc_clk_p_i 160L -pinDir clk_125 right -pinY clk_125 20R -pinDir clk_250 right -pinY clk_250 280R -pinDir clk_250_m45 right -pinY clk_250_m45 300R -pinDir locked right -pinY locked 120R
preplace inst adc_0 -pg 1 -lvl 3 -x 830 -y 500 -swap {0 1 2 3 4 5 8 9 6 7} -defaultsOSRD -pinDir adc_data_1 right -pinY adc_data_1 40R -pinDir adc_data_2 right -pinY adc_data_2 160R -pinBusDir adc_data_1_i left -pinBusY adc_data_1_i 180L -pinBusDir adc_data_2_i left -pinBusY adc_data_2_i 200L -pinDir clk_125 left -pinY clk_125 0L -pinDir resetn left -pinY resetn 20L
preplace inst dac_0 -pg 1 -lvl 24 -x 7040 -y 560 -swap {0 1 2 3 4 5 8 6 7 9 10 11 12 13 14} -defaultsOSRD -pinDir dac_data_1 left -pinY dac_data_1 0L -pinDir dac_data_2 left -pinY dac_data_2 100L -pinDir clk_125 left -pinY clk_125 240L -pinDir clk_250 left -pinY clk_250 200L -pinDir clk_250_m45 left -pinY clk_250_m45 220L -pinDir dac_clk_o right -pinY dac_clk_o 0R -pinBusDir dac_data_o right -pinBusY dac_data_o 20R -pinDir dac_rst_o right -pinY dac_rst_o 40R -pinDir dac_sel_o right -pinY dac_sel_o 60R -pinDir dac_wrt_o right -pinY dac_wrt_o 80R -pinDir resetn left -pinY resetn 260L
preplace inst processing_system7_0 -pg 1 -lvl 2 -x 470 -y 60 -defaultsOSRD -pinDir DDR right -pinY DDR 0R -pinDir FIXED_IO right -pinY FIXED_IO 20R -pinDir USBIND_0 right -pinY USBIND_0 40R -pinDir M_AXI_GP0 right -pinY M_AXI_GP0 80R -pinDir M_AXI_GP0_ACLK left -pinY M_AXI_GP0_ACLK 180L -pinDir FCLK_CLK0 right -pinY FCLK_CLK0 100R -pinDir FCLK_RESET0_N left -pinY FCLK_RESET0_N 200L
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 470 -y 400 -swap {1 0 3 4 2 5 6 7 8 9} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 20L -pinDir ext_reset_in left -pinY ext_reset_in 0L -pinDir aux_reset_in left -pinY aux_reset_in 60L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 80L -pinDir dcm_locked left -pinY dcm_locked 40L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 80R
preplace inst vecToStream16_1 -pg 1 -lvl 23 -x 6770 -y 660 -swap {0 1 2 3 5 4} -defaultsOSRD -pinDir data_o right -pinY data_o 0R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 40L -pinBusDir data left -pinBusY data 20L
preplace inst reg_bank_0 -pg 1 -lvl 4 -x 1150 -y 260 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 30 31 22 28 23 24 25 26 27 29} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir s00_axi_aclk left -pinY s00_axi_aclk 160L -pinDir s00_axi_aresetn left -pinY s00_axi_aresetn 180L -pinBusDir regOut00 right -pinBusY regOut00 160R -pinBusDir regOut01 right -pinBusY regOut01 180R -pinBusDir regOut02 right -pinBusY regOut02 0R -pinBusDir regOut03 right -pinBusY regOut03 120R -pinBusDir regOut04 right -pinBusY regOut04 20R -pinBusDir regOut05 right -pinBusY regOut05 40R -pinBusDir regOut06 right -pinBusY regOut06 60R -pinBusDir regOut07 right -pinBusY regOut07 80R -pinBusDir regOut08 right -pinBusY regOut08 100R -pinBusDir regOut09 right -pinBusY regOut09 140R
preplace inst ps7_0_axi_periph -pg 1 -lvl 3 -x 830 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 62 60 63 61 64} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir M00_AXI right -pinY M00_AXI 120R -pinDir ACLK left -pinY ACLK 20L -pinDir ARESETN left -pinY ARESETN 80L -pinDir S00_ACLK left -pinY S00_ACLK 40L -pinDir S00_ARESETN left -pinY S00_ARESETN 100L -pinDir M00_ACLK left -pinY M00_ACLK 60L -pinDir M00_ARESETN left -pinY M00_ARESETN 120L
preplace inst xlslice_0 -pg 1 -lvl 10 -x 3110 -y 560 -defaultsOSRD -pinBusDir Din left -pinBusY Din 0L -pinBusDir Dout right -pinBusY Dout 0R
preplace inst xlslice_1 -pg 1 -lvl 10 -x 3110 -y 660 -defaultsOSRD -pinBusDir Din left -pinBusY Din 40L -pinBusDir Dout right -pinBusY Dout 0R
preplace inst xlconstant_0 -pg 1 -lvl 11 -x 3390 -y 680 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst mult_gen_0 -pg 1 -lvl 9 -x 2880 -y 500 -swap {1 2 0 3 4} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinBusDir A left -pinBusY A 40L -pinBusDir B left -pinBusY B 0L -pinDir SCLR left -pinY SCLR 60L -pinBusDir P right -pinBusY P 60R
preplace inst mult_gen_1 -pg 1 -lvl 9 -x 2880 -y 860 -swap {1 3 0 2 4} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinBusDir A left -pinBusY A 60L -pinBusDir B left -pinBusY B 0L -pinDir SCLR left -pinY SCLR 40L -pinBusDir P right -pinBusY P 0R
preplace inst c_shift_ram_0 -pg 1 -lvl 13 -x 3990 -y 600 -defaultsOSRD -pinBusDir A left -pinBusY A 0L -pinBusDir D left -pinBusY D 20L -pinDir CLK left -pinY CLK 40L -pinDir SCLR left -pinY SCLR 60L -pinBusDir Q right -pinBusY Q 20R
preplace inst c_shift_ram_1 -pg 1 -lvl 14 -x 4250 -y 600 -defaultsOSRD -pinBusDir A left -pinBusY A 0L -pinBusDir D left -pinBusY D 20L -pinDir CLK left -pinY CLK 40L -pinDir SCLR left -pinY SCLR 60L -pinBusDir Q right -pinBusY Q 0R
preplace inst mult_gen_2 -pg 1 -lvl 16 -x 4780 -y 520 -swap {1 2 0 3 4} -defaultsOSRD -pinDir CLK left -pinY CLK 20L -pinBusDir A left -pinBusY A 40L -pinBusDir B left -pinBusY B 0L -pinDir SCLR left -pinY SCLR 120L -pinBusDir P right -pinBusY P 40R
preplace inst xlslice_2 -pg 1 -lvl 17 -x 4990 -y 560 -defaultsOSRD -pinBusDir Din left -pinBusY Din 0L -pinBusDir Dout right -pinBusY Dout 0R
preplace inst stream16ToVec_0 -pg 1 -lvl 4 -x 1150 -y 540 -defaultsOSRD -pinDir data_i left -pinY data_i 0L -pinDir clk left -pinY clk 20L -pinBusDir data right -pinBusY data 20R
preplace inst vecToStream16_0 -pg 1 -lvl 23 -x 6770 -y 520 -swap {0 1 2 3 5 4} -defaultsOSRD -pinDir data_o right -pinY data_o 40R -pinDir clk left -pinY clk 0L -pinDir resetn left -pinY resetn 40L -pinBusDir data left -pinBusY data 20L
preplace inst stream16ToVec_1 -pg 1 -lvl 4 -x 1150 -y 660 -defaultsOSRD -pinDir data_i left -pinY data_i 0L -pinDir clk left -pinY clk 20L -pinBusDir data right -pinBusY data 20R
preplace inst vecSubNoOverflow_0 -pg 1 -lvl 5 -x 1510 -y 540 -swap {2 0 1 3 4} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinDir reset left -pinY reset 0L -pinBusDir dataIn0 left -pinBusY dataIn0 20L -pinBusDir dataIn1 right -pinBusY dataIn1 20R -pinBusDir dataOut right -pinBusY dataOut 80R
preplace inst vecSubNoOverflow_1 -pg 1 -lvl 5 -x 1510 -y 900 -swap {2 0 1 4 3} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir reset left -pinY reset 0L -pinBusDir dataIn0 left -pinBusY dataIn0 20L -pinBusDir dataIn1 right -pinBusY dataIn1 120R -pinBusDir dataOut right -pinBusY dataOut 60R
preplace inst vecShiftR_0 -pg 1 -lvl 6 -x 1840 -y 620 -swap {2 0 1 3} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinBusDir dataIn left -pinBusY dataIn 0L -pinBusDir dataShiftR left -pinBusY dataShiftR 60L -pinBusDir dataOut right -pinBusY dataOut 0R
preplace inst vecShiftR_1 -pg 1 -lvl 6 -x 1840 -y 920 -swap {1 2 0 3} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir dataIn left -pinBusY dataIn 40L -pinBusDir dataShiftR left -pinBusY dataShiftR 0L -pinBusDir dataOut right -pinBusY dataOut 0R
preplace inst vecAddNoOverflow_0 -pg 1 -lvl 7 -x 2190 -y 600 -swap {3 2 1 0 4} -defaultsOSRD -pinDir clk left -pinY clk 60L -pinDir reset left -pinY reset 40L -pinBusDir dataIn0 left -pinBusY dataIn0 20L -pinBusDir dataIn1 left -pinBusY dataIn1 0L -pinBusDir dataOut right -pinBusY dataOut 60R
preplace inst vecAddNoOverflow_1 -pg 1 -lvl 7 -x 2190 -y 860 -swap {1 0 2 3 4} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir reset left -pinY reset 0L -pinBusDir dataIn0 left -pinBusY dataIn0 60L -pinBusDir dataIn1 left -pinBusY dataIn1 100L -pinBusDir dataOut right -pinBusY dataOut 100R
preplace inst clkDivider_0 -pg 1 -lvl 7 -x 2190 -y 420 -swap {2 1 0 3} -defaultsOSRD -pinDir clk left -pinY clk 40L -pinDir reset left -pinY reset 20L -pinBusDir divide2 left -pinBusY divide2 0L -pinDir clk_o right -pinY clk_o 40R
preplace inst downSample_0 -pg 1 -lvl 8 -x 2530 -y 620 -swap {0 2 1 3} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir reset left -pinY reset 80L -pinBusDir dataIn left -pinBusY dataIn 40L -pinBusDir dataOut right -pinBusY dataOut 0R
preplace inst downSample_1 -pg 1 -lvl 8 -x 2530 -y 880 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir reset left -pinY reset 20L -pinBusDir dataIn left -pinBusY dataIn 80L -pinBusDir dataOut right -pinBusY dataOut 40R
preplace inst vecAddNoOverflow_2 -pg 1 -lvl 11 -x 3390 -y 520 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir reset left -pinY reset 20L -pinBusDir dataIn0 left -pinBusY dataIn0 40L -pinBusDir dataIn1 left -pinBusY dataIn1 60L -pinBusDir dataOut right -pinBusY dataOut 60R
preplace inst vecShiftL_0 -pg 1 -lvl 12 -x 3710 -y 560 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir dataIn left -pinBusY dataIn 20L -pinBusDir dataShiftL left -pinBusY dataShiftL 100L -pinBusDir dataOut right -pinBusY dataOut 0R
preplace inst vecSubNoOverflow_2 -pg 1 -lvl 15 -x 4510 -y 520 -swap {1 3 0 2 4} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir reset left -pinY reset 120L -pinBusDir dataIn0 left -pinBusY dataIn0 0L -pinBusDir dataIn1 left -pinBusY dataIn1 80L -pinBusDir dataOut right -pinBusY dataOut 40R
preplace inst vecShiftL_1 -pg 1 -lvl 18 -x 5270 -y 520 -swap {1 2 0 3} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir dataIn left -pinBusY dataIn 40L -pinBusDir dataShiftL left -pinBusY dataShiftL 0L -pinBusDir dataOut right -pinBusY dataOut 60R
preplace inst vecSwitch_0 -pg 1 -lvl 20 -x 5870 -y 520 -swap {0 2 3 1 4} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir dataInSwitch left -pinY dataInSwitch 60L -pinBusDir dataIn0 left -pinBusY dataIn0 120L -pinBusDir dataIn1 left -pinBusY dataIn1 20L -pinBusDir dataOut right -pinBusY dataOut 20R
preplace inst vecCompareGreaterEqu_0 -pg 1 -lvl 19 -x 5570 -y 540 -swap {1 2 0 3} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinBusDir dataIn0 left -pinBusY dataIn0 40L -pinBusDir dataIn1 left -pinBusY dataIn1 0L -pinDir dataOut right -pinY dataOut 40R
preplace inst vecSwitch_1 -pg 1 -lvl 22 -x 6430 -y 500 -swap {0 1 3 2 4} -defaultsOSRD -pinDir clk left -pinY clk 0L -pinDir dataInSwitch left -pinY dataInSwitch 20L -pinBusDir dataIn0 left -pinBusY dataIn0 120L -pinBusDir dataIn1 left -pinBusY dataIn1 40L -pinBusDir dataOut right -pinBusY dataOut 40R
preplace inst vecCompareSmallerEqu_0 -pg 1 -lvl 21 -x 6150 -y 520 -defaultsOSRD -pinDir clk left -pinY clk 0L -pinBusDir dataIn0 left -pinBusY dataIn0 20L -pinBusDir dataIn1 left -pinBusY dataIn1 40L -pinDir dataOut right -pinY dataOut 0R
preplace netloc clk_0_clk_125 1 1 23 260 340 660 420 1000 740 1320 820 1680 860 2020 540 NJ 540 2680J 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 NJ 440 6600 800 NJ
preplace netloc clk_0_clk_250 1 1 23 280J 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 NJ 760 N
preplace netloc clk_0_clk_250_m45 1 1 23 260J 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 NJ 780 N
preplace netloc clk_0_locked 1 1 1 N 440
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 22 680 440 980 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 NJ 800 6580J 820 NJ
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 1 280 260n
preplace netloc adc_clk_p_i_1 1 0 1 NJ 480
preplace netloc adc_clk_n_i_1 1 0 1 NJ 460
preplace netloc adc_data_1_i_1 1 0 3 NJ 680 NJ 680 NJ
preplace netloc adc_data_2_i_1 1 0 3 NJ 700 NJ 700 NJ
preplace netloc clk_0_adc_cdcs_o 1 1 24 NJ 320 NJ 320 1000J 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ 200 NJ
preplace netloc dac_0_dac_clk_o 1 24 1 NJ 560
preplace netloc dac_0_dac_data_o 1 24 1 NJ 580
preplace netloc dac_0_dac_rst_o 1 24 1 NJ 600
preplace netloc dac_0_dac_sel_o 1 24 1 NJ 620
preplace netloc dac_0_dac_wrt_o 1 24 1 NJ 640
preplace netloc reg_bank_0_regOut00 1 4 19 1360 840 NJ 840 2040 720 2380 820 2780 640 3000J 500 3220 740 NJ 740 3880 740 4140 720 4360 700 4660 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 NJ 700 6620
preplace netloc stream16ToVec_0_data 1 4 1 N 560
preplace netloc reg_bank_0_regOut01 1 4 2 1340J 680 1660
preplace netloc vecSubNoOverflow_0_dataOut 1 5 1 N 620
preplace netloc vecShiftR_0_dataOut 1 6 1 N 620
preplace netloc stream16ToVec_1_data 1 4 1 1300 680n
preplace netloc vecSubNoOverflow_1_dataOut 1 5 1 N 960
preplace netloc vecShiftR_1_dataOut 1 6 1 N 920
preplace netloc vecAddNoOverflow_0_dataOut 1 5 3 NJ 560 2000 740 2340
preplace netloc vecAddNoOverflow_1_dataOut 1 5 3 N 1020 2020 1020 2360
preplace netloc reg_bank_0_regOut02 1 4 3 NJ 260 NJ 260 2040
preplace netloc clkDivider_0_clk_o 1 7 15 2360 560 2760 620 2980J 480 3240 460 3540 720 3860 720 4120 540 4360 460 4680 460 NJ 460 5120 460 5440 460 5720 460 6020 460 6280
preplace netloc downSample_0_dataOut 1 8 1 2740 540n
preplace netloc downSample_1_dataOut 1 8 1 N 920
preplace netloc mult_gen_1_P 1 9 1 2980 700n
preplace netloc mult_gen_0_P 1 9 1 N 560
preplace netloc reg_bank_0_regOut03 1 4 5 NJ 380 1660J 520 NJ 520 NJ 520 2700
preplace netloc reg_bank_0_regOut04 1 4 5 NJ 280 NJ 280 NJ 280 NJ 280 2720
preplace netloc xlslice_0_Dout 1 10 1 NJ 560
preplace netloc xlslice_1_Dout 1 10 1 3240J 580n
preplace netloc vecAddNoOverflow_2_dataOut 1 11 1 N 580
preplace netloc xlconstant_0_dout 1 11 1 3560J 660n
preplace netloc c_shift_ram_0_Q 1 13 1 N 620
preplace netloc reg_bank_0_regOut05 1 4 10 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 3860 540 4100
preplace netloc vecShiftL_0_dataOut 1 12 3 3880 520 NJ 520 N
preplace netloc c_shift_ram_1_Q 1 14 1 N 600
preplace netloc mult_gen_2_P 1 16 1 N 560
preplace netloc vecSubNoOverflow_2_dataOut 1 15 1 N 560
preplace netloc reg_bank_0_regOut06 1 4 12 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 NJ 320 4660
preplace netloc xlslice_2_Dout 1 17 1 NJ 560
preplace netloc reg_bank_0_regOut07 1 4 14 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 NJ 340 5100
preplace netloc Net 1 18 2 5420 640 NJ
preplace netloc reg_bank_0_regOut08 1 4 16 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 NJ 360 5420 480 5700
preplace netloc vecCompareGreaterEqu_0_dataOut 1 19 1 N 580
preplace netloc vecSwitch_0_dataOut 1 20 2 6020 620 NJ
preplace netloc vecCompareSmallerEqu_0_dataOut 1 21 1 N 520
preplace netloc vecSwitch_1_dataOut 1 22 1 6640 540n
preplace netloc adc_0_adc_data_2 1 3 1 N 660
preplace netloc ps7_0_axi_periph_M00_AXI 1 3 1 N 260
preplace netloc adc_0_adc_data_1 1 3 1 N 540
preplace netloc vecToStream16_1_data_o 1 23 1 N 660
preplace netloc vecToStream16_0_data_o 1 23 1 N 560
preplace netloc processing_system7_0_DDR 1 2 23 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ 60 NJ
preplace netloc processing_system7_0_M_AXI_GP0 1 2 1 N 140
preplace netloc processing_system7_0_FIXED_IO 1 2 23 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ 80 NJ
levelinfo -pg 1 0 140 470 830 1150 1510 1840 2190 2530 2880 3110 3390 3710 3990 4250 4510 4780 4990 5270 5570 5870 6150 6430 6770 7040 7200
pagesize -pg 1 -db -bbox -sgen -190 0 7380 1080
",
   "No Loops_ScaleFactor":"0.242392",
   "No Loops_TopLeft":"-186,-1238",
   "Reduced Jogs_Layers":"",
   "Reduced Jogs_Layout":"",
   "Reduced Jogs_ScaleFactor":"0.240483",
   "Reduced Jogs_TopLeft":"-183,-1326",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 12 -x 4830 -y 80 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 12 -x 4830 -y 110 -defaultsOSRD
preplace port adc_clk_n_i -pg 1 -lvl 0 -x -10 -y 790 -defaultsOSRD
preplace port adc_clk_p_i -pg 1 -lvl 0 -x -10 -y 820 -defaultsOSRD
preplace port adc_cdcs_o -pg 1 -lvl 12 -x 4830 -y 990 -defaultsOSRD
preplace port dac_clk_o -pg 1 -lvl 12 -x 4830 -y 1020 -defaultsOSRD
preplace port dac_rst_o -pg 1 -lvl 12 -x 4830 -y 1080 -defaultsOSRD
preplace port dac_sel_o -pg 1 -lvl 12 -x 4830 -y 1110 -defaultsOSRD
preplace port dac_wrt_o -pg 1 -lvl 12 -x 4830 -y 1140 -defaultsOSRD
preplace portBus adc_data_1_i -pg 1 -lvl 0 -x -10 -y 910 -defaultsOSRD
preplace portBus adc_data_2_i -pg 1 -lvl 0 -x -10 -y 940 -defaultsOSRD
preplace portBus dac_data_o -pg 1 -lvl 12 -x 4830 -y 1050 -defaultsOSRD
preplace portBus exp_n_io -pg 1 -lvl 12 -x 4830 -y 730 -defaultsOSRD
preplace portBus led_o -pg 1 -lvl 12 -x 4830 -y 760 -defaultsOSRD
preplace inst reg_bank_0 -pg 1 -lvl 9 -x 3730 -y 630 -defaultsOSRD
preplace inst vecAddNoOverflow_2 -pg 1 -lvl 5 -x 2120 -y 860 -defaultsOSRD
preplace inst processing_system7_0 -pg 1 -lvl 11 -x 4580 -y 140 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 1040 -y 800 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 8 -x 3340 -y 170 -defaultsOSRD
preplace inst watchdog_0 -pg 1 -lvl 8 -x 3340 -y 750 -defaultsOSRD
preplace inst dac_0 -pg 1 -lvl 7 -x 2960 -y 1100 -defaultsOSRD
preplace inst adc_0 -pg 1 -lvl 3 -x 1390 -y 790 -defaultsOSRD
preplace inst clock -pg 1 -lvl 1 -x 240 -y 670 -defaultsOSRD
preplace inst Ichannel -pg 1 -lvl 4 -x 1780 -y 600 -defaultsOSRD
preplace inst Qchannel -pg 1 -lvl 4 -x 1780 -y 870 -defaultsOSRD
preplace inst HighLevel -pg 1 -lvl 6 -x 2490 -y 830 -defaultsOSRD
preplace inst axi_gpio_0 -pg 1 -lvl 9 -x 3730 -y 320 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 10 -x 4210 -y 130 -defaultsOSRD
preplace inst axi_dma_0 -pg 1 -lvl 9 -x 3730 -y 130 -defaultsOSRD
preplace inst vecToStream16_0 -pg 1 -lvl 7 -x 2960 -y 710 -defaultsOSRD
preplace inst stream_ctrl_0 -pg 1 -lvl 8 -x 3340 -y 440 -defaultsOSRD
preplace netloc clk_0_clk_125 1 1 10 420 680 1240 680 1560 1000 NJ 1000 2270 1070 2640 630 3120 570 3540 30 3910 250 4360
preplace netloc clk_0_clk_250 1 1 6 390 1110 NJ 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc clk_0_clk_250_m45 1 1 6 360 1130 NJ 1130 NJ 1130 NJ 1130 NJ 1130 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 8 1230 1080 NJ 1080 NJ 1080 NJ 1080 2700 450 3110 330 3550 230 4040
preplace netloc adc_clk_p_i_1 1 0 1 20J 700n
preplace netloc adc_clk_n_i_1 1 0 1 10J 680n
preplace netloc adc_data_1_i_1 1 0 3 NJ 910 NJ 910 1220J
preplace netloc adc_data_2_i_1 1 0 3 40J 790 410J 700 1230J
preplace netloc clk_0_adc_cdcs_o 1 1 11 NJ 660 NJ 660 1530J 1060 NJ 1060 NJ 1060 2770J 980 NJ 980 NJ 980 NJ 980 NJ 980 4800J
preplace netloc dac_0_dac_clk_o 1 7 5 3110J 1020 NJ 1020 NJ 1020 NJ 1020 NJ
preplace netloc dac_0_dac_data_o 1 7 5 3140J 1050 NJ 1050 NJ 1050 NJ 1050 NJ
preplace netloc dac_0_dac_rst_o 1 7 5 3160J 1080 NJ 1080 NJ 1080 NJ 1080 NJ
preplace netloc dac_0_dac_sel_o 1 7 5 3130J 1110 NJ 1110 NJ 1110 NJ 1110 NJ
preplace netloc dac_0_dac_wrt_o 1 7 5 NJ 1140 NJ 1140 NJ 1140 NJ 1140 NJ
preplace netloc reg_bank_0_regOut00 1 0 10 30 770 370J 670 NJ 670 1580 740 1950 740 2270 660 2750 790 3120 870 NJ 870 4020
preplace netloc reg_bank_0_regOut01 1 3 7 1600 1090 NJ 1090 NJ 1090 2630J 880 NJ 880 NJ 880 4010
preplace netloc clkDivider_0_clk_o 1 1 6 NJ 640 NJ 640 1570 730 1970 730 2260 650 2770J
preplace netloc reg_bank_0_regOut05 1 3 7 1590 1050 NJ 1050 NJ 1050 2650J 920 NJ 920 NJ 920 3990
preplace netloc reg_bank_0_regOut06 1 5 5 2310 980 2720J 970 3120J 990 NJ 990 4040
preplace netloc reg_bank_0_regOut07 1 5 5 2320 990 2680J 930 NJ 930 NJ 930 3970
preplace netloc reg_bank_0_regOut08 1 5 5 2310 670 2680J 860 NJ 860 NJ 860 3910
preplace netloc reg_bank_0_regOut09 1 5 5 2290 1020 2730J 940 NJ 940 NJ 940 3960
preplace netloc reg_bank_0_regOut10 1 5 5 2330 1000 2710J 950 NJ 950 NJ 950 3950
preplace netloc reg_bank_0_regOut11 1 5 5 2300 1010 2760J 990 3100J 1000 NJ 1000 4030
preplace netloc reg_bank_0_regOut12 1 5 5 2280 1030 2750J 960 NJ 960 NJ 960 3940
preplace netloc vecAddNoOverflow_3_dataOut 1 6 3 NJ 840 3110J 680 3550
preplace netloc reg_bank_0_regOut13 1 3 7 1630 990 1960J 640 NJ 640 2740J 870 3100J 900 NJ 900 3900
preplace netloc Imult1_Dout 1 4 1 1930 590n
preplace netloc Qmult1_Dout 1 4 1 1920 860n
preplace netloc vecAddNoOverflow_2_dataOut 1 5 1 2260 830n
preplace netloc reg_bank_0_regOut03 1 3 7 1620 1040 NJ 1040 NJ 1040 2690J 890 NJ 890 NJ 890 3980
preplace netloc reg_bank_0_regOut04 1 3 7 1610 1100 NJ 1100 NJ 1100 2740J 910 NJ 910 NJ 910 4000
preplace netloc Ichannel_dataOut 1 4 5 NJ 610 NJ 610 NJ 610 NJ 610 3530
preplace netloc Qchannel_dataOut 1 4 5 1940J 620 NJ 620 NJ 620 NJ 620 3500
preplace netloc system_watchdog_o 1 8 1 3520 690n
preplace netloc processing_system7_0_FCLK_RESET0_N 1 1 11 430 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 NJ 10 4800
preplace netloc clk_0_locked 1 1 1 380 720n
preplace netloc reg_bank_0_regOut14 1 9 3 NJ 760 NJ 760 4810J
preplace netloc HighLevel_dataOut1 1 6 1 2650 730n
preplace netloc axi_gpio_0_gpio_io_o 1 7 3 3160 550 3510J 410 4040
preplace netloc axi_gpio_0_gpio2_io_o 1 7 3 3150 560 3520J 420 3900
preplace netloc reg_bank_0_regOut02 1 0 10 40 780 400J 690 NJ 690 1550J 720 1950J 630 NJ 630 2630J 830 NJ 830 3520J 850 3930
preplace netloc reg_bank_0_regOut15 1 7 3 3140 970 NJ 970 3920
preplace netloc adc_0_adc_data_1 1 3 1 1540 530n
preplace netloc processing_system7_0_FIXED_IO 1 11 1 NJ 110
preplace netloc ps7_0_axi_periph_M02_AXI 1 8 1 3510 190n
preplace netloc processing_system7_0_M_AXI_GP0 1 7 5 3130 840 NJ 840 NJ 840 NJ 840 4790
preplace netloc vecToStream16_0_data_o 1 6 1 2660 820n
preplace netloc adc_0_adc_data_2 1 3 1 N 800
preplace netloc processing_system7_0_DDR 1 11 1 4810J 80n
preplace netloc ps7_0_axi_periph_M00_AXI 1 8 1 3530 150n
preplace netloc vecToStream16_1_data_o 1 6 1 2670 800n
preplace netloc axi_dma_0_M_AXI_S2MM 1 9 1 3900 70n
preplace netloc vecToStream16_0_data_o1 1 7 1 3100 390n
preplace netloc axi_interconnect_0_M00_AXI 1 10 1 N 130
preplace netloc stream_ctrl_0_stream_o 1 8 1 3500 110n
preplace netloc ps7_0_axi_periph_M01_AXI 1 8 1 3490 90n
levelinfo -pg 1 -10 240 1040 1390 1780 2120 2490 2960 3340 3730 4210 4580 4830
pagesize -pg 1 -db -bbox -sgen -190 0 5000 1210
"
}
{
   "da_axi4_cnt":"3",
   "da_ps7_cnt":"1"
}
