# do UART_Design.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Group_16
# 
# Top level modules:
# 	Group_16
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Group_16_vlg_sample_tst
# -- Compiling module Group_16_vlg_check_tst
# -- Compiling module Group_16_vlg_vec_tst
# 
# Top level modules:
# 	Group_16_vlg_vec_tst
# vsim -L max7000ae_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Group_16_vlg_vec_tst 
# Loading work.Group_16_vlg_vec_tst
# Loading work.Group_16
# Loading max7000ae_ver.max_io
# Loading max7000ae_ver.max_asynch_io
# Loading max7000ae_ver.max_mcell
# Loading max7000ae_ver.max_asynch_mcell
# Loading max7000ae_ver.max_mcell_register
# Loading max7000ae_ver.max_sexp
# Loading max7000ae_ver.max_asynch_sexp
# Loading work.Group_16_vlg_sample_tst
# Loading work.Group_16_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : UART_Design.vt(364)
#    Time: 51200 ns  Iteration: 0  Instance: /Group_16_vlg_vec_tst/tb_out
