{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 01 17:31:06 2020 " "Info: Processing started: Fri May 01 17:31:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AlteraDE1_SimpleProcessor -c AlteraDe1_SimpleProcessor --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } } { "d:/programs/altera/quartus ii/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/programs/altera/quartus ii/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock memory DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg0 register DP:dataPath\|DFF_reg:Areg\|Q\[7\] 271.81 MHz 3.679 ns Internal " "Info: Clock \"clock\" has Internal fmax of 271.81 MHz between source memory \"DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"DP:dataPath\|DFF_reg:Areg\|Q\[7\]\" (period= 3.679 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.599 ns + Longest memory register " "Info: + Longest memory to register delay is 3.599 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X20_Y5 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.850 ns) 1.850 ns DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a1 2 MEM M4K_X20_Y5 4 " "Info: 2: + IC(0.000 ns) + CELL(1.850 ns) = 1.850 ns; Loc. = M4K_X20_Y5; Fanout = 4; MEM Node = 'DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a1'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1 } "NODE_NAME" } } { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 70 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.309 ns) 2.756 ns DP:dataPath\|addSubstractor:addSub1\|Add0~11 3 COMB LCCOMB_X21_Y7_N4 2 " "Info: 3: + IC(0.597 ns) + CELL(0.309 ns) = 2.756 ns; Loc. = LCCOMB_X21_Y7_N4; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~11'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1 DP:dataPath|addSubstractor:addSub1|Add0~11 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.791 ns DP:dataPath\|addSubstractor:addSub1\|Add0~15 4 COMB LCCOMB_X21_Y7_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.791 ns; Loc. = LCCOMB_X21_Y7_N6; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~15'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~11 DP:dataPath|addSubstractor:addSub1|Add0~15 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.826 ns DP:dataPath\|addSubstractor:addSub1\|Add0~19 5 COMB LCCOMB_X21_Y7_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.826 ns; Loc. = LCCOMB_X21_Y7_N8; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~19'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~15 DP:dataPath|addSubstractor:addSub1|Add0~19 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.861 ns DP:dataPath\|addSubstractor:addSub1\|Add0~23 6 COMB LCCOMB_X21_Y7_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.861 ns; Loc. = LCCOMB_X21_Y7_N10; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~23'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~19 DP:dataPath|addSubstractor:addSub1|Add0~23 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.896 ns DP:dataPath\|addSubstractor:addSub1\|Add0~27 7 COMB LCCOMB_X21_Y7_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 2.896 ns; Loc. = LCCOMB_X21_Y7_N12; Fanout = 2; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~27'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { DP:dataPath|addSubstractor:addSub1|Add0~23 DP:dataPath|addSubstractor:addSub1|Add0~27 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.020 ns DP:dataPath\|addSubstractor:addSub1\|Add0~31 8 COMB LCCOMB_X21_Y7_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 3.020 ns; Loc. = LCCOMB_X21_Y7_N14; Fanout = 1; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~31'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { DP:dataPath|addSubstractor:addSub1|Add0~27 DP:dataPath|addSubstractor:addSub1|Add0~31 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.145 ns DP:dataPath\|addSubstractor:addSub1\|Add0~34 9 COMB LCCOMB_X21_Y7_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 3.145 ns; Loc. = LCCOMB_X21_Y7_N16; Fanout = 1; COMB Node = 'DP:dataPath\|addSubstractor:addSub1\|Add0~34'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { DP:dataPath|addSubstractor:addSub1|Add0~31 DP:dataPath|addSubstractor:addSub1|Add0~34 } "NODE_NAME" } } { "addSubstractor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/addSubstractor.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.053 ns) 3.444 ns DP:dataPath\|mux4to1:mux1\|out\[7\]~7 10 COMB LCCOMB_X21_Y7_N22 1 " "Info: 10: + IC(0.246 ns) + CELL(0.053 ns) = 3.444 ns; Loc. = LCCOMB_X21_Y7_N22; Fanout = 1; COMB Node = 'DP:dataPath\|mux4to1:mux1\|out\[7\]~7'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.299 ns" { DP:dataPath|addSubstractor:addSub1|Add0~34 DP:dataPath|mux4to1:mux1|out[7]~7 } "NODE_NAME" } } { "mux4to1.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/mux4to1.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 3.599 ns DP:dataPath\|DFF_reg:Areg\|Q\[7\] 11 REG LCFF_X21_Y7_N23 5 " "Info: 11: + IC(0.000 ns) + CELL(0.155 ns) = 3.599 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'DP:dataPath\|DFF_reg:Areg\|Q\[7\]'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { DP:dataPath|mux4to1:mux1|out[7]~7 DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.756 ns ( 76.58 % ) " "Info: Total cell delay = 2.756 ns ( 76.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.843 ns ( 23.42 % ) " "Info: Total interconnect delay = 0.843 ns ( 23.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1 DP:dataPath|addSubstractor:addSub1|Add0~11 DP:dataPath|addSubstractor:addSub1|Add0~15 DP:dataPath|addSubstractor:addSub1|Add0~19 DP:dataPath|addSubstractor:addSub1|Add0~23 DP:dataPath|addSubstractor:addSub1|Add0~27 DP:dataPath|addSubstractor:addSub1|Add0~31 DP:dataPath|addSubstractor:addSub1|Add0~34 DP:dataPath|mux4to1:mux1|out[7]~7 DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.599 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1 {} DP:dataPath|addSubstractor:addSub1|Add0~11 {} DP:dataPath|addSubstractor:addSub1|Add0~15 {} DP:dataPath|addSubstractor:addSub1|Add0~19 {} DP:dataPath|addSubstractor:addSub1|Add0~23 {} DP:dataPath|addSubstractor:addSub1|Add0~27 {} DP:dataPath|addSubstractor:addSub1|Add0~31 {} DP:dataPath|addSubstractor:addSub1|Add0~34 {} DP:dataPath|mux4to1:mux1|out[7]~7 {} DP:dataPath|DFF_reg:Areg|Q[7] {} } { 0.000ns 0.000ns 0.597ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns } { 0.000ns 1.850ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.146 ns - Smallest " "Info: - Smallest clock skew is 0.146 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.466 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns DP:dataPath\|DFF_reg:Areg\|Q\[7\] 3 REG LCFF_X21_Y7_N23 5 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'DP:dataPath\|DFF_reg:Areg\|Q\[7\]'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|DFF_reg:Areg|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.320 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.467 ns) 2.320 ns DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg0 3 MEM M4K_X20_Y5 8 " "Info: 3: + IC(0.656 ns) + CELL(0.467 ns) = 2.320 ns; Loc. = M4K_X20_Y5; Fanout = 8; MEM Node = 'DP:dataPath\|RAM:RAM32x8\|altsyncram:RAM_rtl_0\|altsyncram_fij1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.123 ns" { clock~clkctrl DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.321 ns ( 56.94 % ) " "Info: Total cell delay = 1.321 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 43.06 % ) " "Info: Total interconnect delay = 0.999 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clock clock~clkctrl DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|DFF_reg:Areg|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clock clock~clkctrl DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.136 ns + " "Info: + Micro clock to output delay of source is 0.136 ns" {  } { { "db/altsyncram_fij1.tdf" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/db/altsyncram_fij1.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.599 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1 DP:dataPath|addSubstractor:addSub1|Add0~11 DP:dataPath|addSubstractor:addSub1|Add0~15 DP:dataPath|addSubstractor:addSub1|Add0~19 DP:dataPath|addSubstractor:addSub1|Add0~23 DP:dataPath|addSubstractor:addSub1|Add0~27 DP:dataPath|addSubstractor:addSub1|Add0~31 DP:dataPath|addSubstractor:addSub1|Add0~34 DP:dataPath|mux4to1:mux1|out[7]~7 DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.599 ns" { DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 {} DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a1 {} DP:dataPath|addSubstractor:addSub1|Add0~11 {} DP:dataPath|addSubstractor:addSub1|Add0~15 {} DP:dataPath|addSubstractor:addSub1|Add0~19 {} DP:dataPath|addSubstractor:addSub1|Add0~23 {} DP:dataPath|addSubstractor:addSub1|Add0~27 {} DP:dataPath|addSubstractor:addSub1|Add0~31 {} DP:dataPath|addSubstractor:addSub1|Add0~34 {} DP:dataPath|mux4to1:mux1|out[7]~7 {} DP:dataPath|DFF_reg:Areg|Q[7] {} } { 0.000ns 0.000ns 0.597ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.246ns 0.000ns } { 0.000ns 1.850ns 0.309ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.125ns 0.053ns 0.155ns } "" } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[7] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|DFF_reg:Areg|Q[7] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.320 ns" { clock clock~clkctrl DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.320 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|RAM:RAM32x8|altsyncram:RAM_rtl_0|altsyncram_fij1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.467ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CU:controlUnit\|state.Input enter clock 3.099 ns register " "Info: tsu for register \"CU:controlUnit\|state.Input\" (data pin = \"enter\", clock pin = \"clock\") is 3.099 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.477 ns + Longest pin register " "Info: + Longest pin to register delay is 5.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns enter 1 PIN PIN_AB8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; PIN Node = 'enter'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { enter } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.193 ns) + CELL(0.272 ns) 5.322 ns CU:controlUnit\|Selector2~0 2 COMB LCCOMB_X22_Y7_N24 1 " "Info: 2: + IC(4.193 ns) + CELL(0.272 ns) = 5.322 ns; Loc. = LCCOMB_X22_Y7_N24; Fanout = 1; COMB Node = 'CU:controlUnit\|Selector2~0'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.465 ns" { enter CU:controlUnit|Selector2~0 } "NODE_NAME" } } { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.477 ns CU:controlUnit\|state.Input 3 REG LCFF_X22_Y7_N25 11 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.477 ns; Loc. = LCFF_X22_Y7_N25; Fanout = 11; REG Node = 'CU:controlUnit\|state.Input'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { CU:controlUnit|Selector2~0 CU:controlUnit|state.Input } "NODE_NAME" } } { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.284 ns ( 23.44 % ) " "Info: Total cell delay = 1.284 ns ( 23.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.193 ns ( 76.56 % ) " "Info: Total interconnect delay = 4.193 ns ( 76.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.477 ns" { enter CU:controlUnit|Selector2~0 CU:controlUnit|state.Input } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.477 ns" { enter {} enter~combout {} CU:controlUnit|Selector2~0 {} CU:controlUnit|state.Input {} } { 0.000ns 0.000ns 4.193ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 7 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.468 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns CU:controlUnit\|state.Input 3 REG LCFF_X22_Y7_N25 11 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X22_Y7_N25; Fanout = 11; REG Node = 'CU:controlUnit\|state.Input'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl CU:controlUnit|state.Input } "NODE_NAME" } } { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl CU:controlUnit|state.Input } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} CU:controlUnit|state.Input {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.477 ns" { enter CU:controlUnit|Selector2~0 CU:controlUnit|state.Input } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.477 ns" { enter {} enter~combout {} CU:controlUnit|Selector2~0 {} CU:controlUnit|state.Input {} } { 0.000ns 0.000ns 4.193ns 0.000ns } { 0.000ns 0.857ns 0.272ns 0.155ns } "" } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl CU:controlUnit|state.Input } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} CU:controlUnit|state.Input {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock dataOut\[6\] DP:dataPath\|DFF_reg:Areg\|Q\[6\] 6.440 ns register " "Info: tco from clock \"clock\" to destination pin \"dataOut\[6\]\" through register \"DP:dataPath\|DFF_reg:Areg\|Q\[6\]\" is 6.440 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.466 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.466 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.651 ns) + CELL(0.618 ns) 2.466 ns DP:dataPath\|DFF_reg:Areg\|Q\[6\] 3 REG LCFF_X21_Y7_N29 5 " "Info: 3: + IC(0.651 ns) + CELL(0.618 ns) = 2.466 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'DP:dataPath\|DFF_reg:Areg\|Q\[6\]'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.269 ns" { clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[6] } "NODE_NAME" } } { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.69 % ) " "Info: Total cell delay = 1.472 ns ( 59.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.994 ns ( 40.31 % ) " "Info: Total interconnect delay = 0.994 ns ( 40.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[6] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|DFF_reg:Areg|Q[6] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.880 ns + Longest register pin " "Info: + Longest register to pin delay is 3.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DP:dataPath\|DFF_reg:Areg\|Q\[6\] 1 REG LCFF_X21_Y7_N29 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y7_N29; Fanout = 5; REG Node = 'DP:dataPath\|DFF_reg:Areg\|Q\[6\]'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { DP:dataPath|DFF_reg:Areg|Q[6] } "NODE_NAME" } } { "DFF_reg.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/DFF_reg.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.882 ns) + CELL(1.998 ns) 3.880 ns dataOut\[6\] 2 PIN PIN_B11 0 " "Info: 2: + IC(1.882 ns) + CELL(1.998 ns) = 3.880 ns; Loc. = PIN_B11; Fanout = 0; PIN Node = 'dataOut\[6\]'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.880 ns" { DP:dataPath|DFF_reg:Areg|Q[6] dataOut[6] } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.998 ns ( 51.49 % ) " "Info: Total cell delay = 1.998 ns ( 51.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.882 ns ( 48.51 % ) " "Info: Total interconnect delay = 1.882 ns ( 48.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.880 ns" { DP:dataPath|DFF_reg:Areg|Q[6] dataOut[6] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.880 ns" { DP:dataPath|DFF_reg:Areg|Q[6] {} dataOut[6] {} } { 0.000ns 1.882ns } { 0.000ns 1.998ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.466 ns" { clock clock~clkctrl DP:dataPath|DFF_reg:Areg|Q[6] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.466 ns" { clock {} clock~combout {} clock~clkctrl {} DP:dataPath|DFF_reg:Areg|Q[6] {} } { 0.000ns 0.000ns 0.343ns 0.651ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "3.880 ns" { DP:dataPath|DFF_reg:Areg|Q[6] dataOut[6] } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "3.880 ns" { DP:dataPath|DFF_reg:Areg|Q[6] {} dataOut[6] {} } { 0.000ns 1.882ns } { 0.000ns 1.998ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CU:controlUnit\|state.start enter clock -2.609 ns register " "Info: th for register \"CU:controlUnit\|state.start\" (data pin = \"enter\", clock pin = \"clock\") is -2.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.468 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 59 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 59; COMB Node = 'clock~clkctrl'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.653 ns) + CELL(0.618 ns) 2.468 ns CU:controlUnit\|state.start 3 REG LCFF_X22_Y7_N29 2 " "Info: 3: + IC(0.653 ns) + CELL(0.618 ns) = 2.468 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 2; REG Node = 'CU:controlUnit\|state.start'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "1.271 ns" { clock~clkctrl CU:controlUnit|state.start } "NODE_NAME" } } { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.64 % ) " "Info: Total cell delay = 1.472 ns ( 59.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.996 ns ( 40.36 % ) " "Info: Total interconnect delay = 0.996 ns ( 40.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl CU:controlUnit|state.start } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} CU:controlUnit|state.start {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 7 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.226 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.226 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns enter 1 PIN PIN_AB8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 2; PIN Node = 'enter'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "" { enter } "NODE_NAME" } } { "AlteraDE1_SimpleProcessor.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/AlteraDE1_SimpleProcessor.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.161 ns) + CELL(0.053 ns) 5.071 ns CU:controlUnit\|Selector1~0 2 COMB LCCOMB_X22_Y7_N28 1 " "Info: 2: + IC(4.161 ns) + CELL(0.053 ns) = 5.071 ns; Loc. = LCCOMB_X22_Y7_N28; Fanout = 1; COMB Node = 'CU:controlUnit\|Selector1~0'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "4.214 ns" { enter CU:controlUnit|Selector1~0 } "NODE_NAME" } } { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.226 ns CU:controlUnit\|state.start 3 REG LCFF_X22_Y7_N29 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.226 ns; Loc. = LCFF_X22_Y7_N29; Fanout = 2; REG Node = 'CU:controlUnit\|state.start'" {  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { CU:controlUnit|Selector1~0 CU:controlUnit|state.start } "NODE_NAME" } } { "CU.v" "" { Text "D:/My Projects/AlteraDE1_SimpleProcessor/CU.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 20.38 % ) " "Info: Total cell delay = 1.065 ns ( 20.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.161 ns ( 79.62 % ) " "Info: Total interconnect delay = 4.161 ns ( 79.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { enter CU:controlUnit|Selector1~0 CU:controlUnit|state.start } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { enter {} enter~combout {} CU:controlUnit|Selector1~0 {} CU:controlUnit|state.start {} } { 0.000ns 0.000ns 4.161ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "2.468 ns" { clock clock~clkctrl CU:controlUnit|state.start } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "2.468 ns" { clock {} clock~combout {} clock~clkctrl {} CU:controlUnit|state.start {} } { 0.000ns 0.000ns 0.343ns 0.653ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/programs/altera/quartus ii/quartus/bin/TimingClosureFloorplan.fld" "" "5.226 ns" { enter CU:controlUnit|Selector1~0 CU:controlUnit|state.start } "NODE_NAME" } } { "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/programs/altera/quartus ii/quartus/bin/Technology_Viewer.qrui" "5.226 ns" { enter {} enter~combout {} CU:controlUnit|Selector1~0 {} CU:controlUnit|state.start {} } { 0.000ns 0.000ns 4.161ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "180 " "Info: Peak virtual memory: 180 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 01 17:31:06 2020 " "Info: Processing ended: Fri May 01 17:31:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
